#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Sat Nov  8 19:44:28 2025
# Process ID: 38164
# Current directory: E:/SRP/fpga2025/2025NodeX/project/backup_16x16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42000 E:\SRP\fpga2025\2025NodeX\project\backup_16x16\backup_16x16.xpr
# Log file: E:/SRP/fpga2025/2025NodeX/project/backup_16x16/vivado.log
# Journal file: E:/SRP/fpga2025/2025NodeX/project/backup_16x16\vivado.jou
# Running On        :EggRoll
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26200
# Processor Detail  :AMD Ryzen 9 7945HX with Radeon Graphics        
# CPU Frequency     :2495 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :16844 MB
# Swap memory       :27917 MB
# Total Virtual     :44762 MB
# Available Virtual :13869 MB
#-----------------------------------------------------------
start_guioopen_project E:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.xpruupdate_compile_order -fileset sources_1export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/csr_dma.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/riscv_core_top.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/vrf.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/vlsu.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/vid.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/vex.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/vcsrs.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/sparse_buf.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/pc_reg.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/dense_buffer.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/ctrl.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/rvv_pkg.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/if_id.sv] -no_script -reset -force -quiet
remove_files  {E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/csr_dma.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/riscv_core_top.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/vrf.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/vlsu.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/vid.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/vex.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/vcsrs.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/sparse_buf.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/pc_reg.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/dense_buffer.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/ctrl.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/rvv_pkg.sv E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/if_id.sv}
add_files -norecurse {E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv E:/SRP/fpga2025/2025NodeX/src/rtl/core/vcsrs.sv E:/SRP/fpga2025/2025NodeX/src/rtl/core/rvv_pkg.sv E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv E:/SRP/fpga2025/2025NodeX/src/rtl/core/pc_reg.sv E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv E:/SRP/fpga2025/2025NodeX/src/rtl/core/if_id.sv E:/SRP/fpga2025/2025NodeX/src/rtl/core/vlsu.sv E:/SRP/fpga2025/2025NodeX/src/rtl/core/vrf.sv E:/SRP/fpga2025/2025NodeX/src/rtl/utils/sparse_buf.sv E:/SRP/fpga2025/2025NodeX/src/rtl/core/ctrl.sv E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/SRP/fpga2025/2025NodeX/project/backup_16x16/riscv_soc_top_tb_behav.wcfg
source tb_riscv_core.tcl
run all
close_sim
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/test/single_core_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/test/single_core_tb.sv
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/test/scalar_core0_init.txt] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/test/instr_core0_init.txt] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/test/external_mem_init.txt] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/test/scalar_core0_init.txt E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/test/instr_core0_init.txt E:/SRP/backup_1/SPMM-based-Vector-Processor-lsm/16x16_int8_dual_core/test/external_mem_init.txt}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/SRP/fpga2025/2025NodeX/src/testbench/external_mem_init.txt E:/SRP/fpga2025/2025NodeX/src/testbench/instr_core0_init.txt E:/SRP/fpga2025/2025NodeX/src/testbench/scalar_core0_init.txt}
add_files -fileset sim_1 -norecurse E:/SRP/fpga2025/2025NodeX/src/testbench/single_core_tb.sv
update_compile_order -fileset sim_1
launch_simulation
open_wave_config E:/SRP/fpga2025/2025NodeX/project/backup_16x16/riscv_soc_top_tb_behav.wcfg
source tb_riscv_core.tcl
run all
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_sim
