INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denni/Documents/dac70r.github.io/EE2026/Labs/Postlab_Lab3_EE2026/Postlab_Lab3_EE2026.srcs/sources_1/new/Postlab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Postlab3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denni/Documents/dac70r.github.io/EE2026/Labs/Postlab_Lab3_EE2026/Postlab_Lab3_EE2026.srcs/sim_1/new/my_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_sim
