{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476086505751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476086505751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 16:01:45 2016 " "Processing started: Mon Oct 10 16:01:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476086505751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086505751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp31 -c exp31 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp31 -c exp31" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086505751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1476086506220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp31.v 1 1 " "Found 1 design units, including 1 entities, in source file exp31.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp31 " "Found entity 1: exp31" {  } { { "exp31.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spectrum.v 1 1 " "Found 1 design units, including 1 entities, in source file spectrum.v" { { "Info" "ISGN_ENTITY_NAME" "1 Spectrum " "Found entity 1: Spectrum" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thdbadfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file thdbadfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThdbADFilter " "Found entity 1: ThdbADFilter" {  } { { "ThdbADFilter.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/ThdbADFilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522009 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ThdbDA.v(38) " "Verilog HDL information at ThdbDA.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "ThdbDA.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/ThdbDA.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1476086522009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thdbda.v 1 1 " "Found 1 design units, including 1 entities, in source file thdbda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThdbDA " "Found entity 1: ThdbDA" {  } { { "ThdbDA.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/ThdbDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thdbad.v 1 1 " "Found 1 design units, including 1 entities, in source file thdbad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThdbAD " "Found entity 1: ThdbAD" {  } { { "ThdbAD.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/ThdbAD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulseheight.v 1 1 " "Found 1 design units, including 1 entities, in source file pulseheight.v" { { "Info" "ISGN_ENTITY_NAME" "1 PulseHeight " "Found entity 1: PulseHeight" {  } { { "PulseHeight.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/PulseHeight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spectrumtest.v 1 1 " "Found 1 design units, including 1 entities, in source file spectrumtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpectrumTest " "Found entity 1: SpectrumTest" {  } { { "SpectrumTest.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/SpectrumTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp31 " "Elaborating entity \"exp31\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476086522071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "exp31.v" "pll0" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/PROJECTS/Quartus_lesson/exp31/pll.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/pll.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522212 ""}  } { { "pll.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/pll.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476086522212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThdbDA ThdbDA:ThdbDA0 " "Elaborating entity \"ThdbDA\" for hierarchy \"ThdbDA:ThdbDA0\"" {  } { { "exp31.v" "ThdbDA0" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ThdbDA.v(63) " "Verilog HDL assignment warning at ThdbDA.v(63): truncated value with size 32 to match size of target (8)" {  } { { "ThdbDA.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/ThdbDA.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476086522290 "|exp31|ThdbDA:ThdbDA0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ThdbDA.v(65) " "Verilog HDL assignment warning at ThdbDA.v(65): truncated value with size 32 to match size of target (8)" {  } { { "ThdbDA.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/ThdbDA.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476086522290 "|exp31|ThdbDA:ThdbDA0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThdbAD ThdbAD:ThdbAD0 " "Elaborating entity \"ThdbAD\" for hierarchy \"ThdbAD:ThdbAD0\"" {  } { { "exp31.v" "ThdbAD0" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseHeight PulseHeight:PulseHeight0 " "Elaborating entity \"PulseHeight\" for hierarchy \"PulseHeight:PulseHeight0\"" {  } { { "exp31.v" "PulseHeight0" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram0\"" {  } { { "exp31.v" "ram0" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "E:/PROJECTS/Quartus_lesson/exp31/ram.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/ram.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1476086522431 ""}  } { { "ram.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/ram.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1476086522431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ckc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ckc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ckc2 " "Found entity 1: altsyncram_ckc2" {  } { { "db/altsyncram_ckc2.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/altsyncram_ckc2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086522493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ckc2 ram:ram0\|altsyncram:altsyncram_component\|altsyncram_ckc2:auto_generated " "Elaborating entity \"altsyncram_ckc2\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\|altsyncram_ckc2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Spectrum Spectrum:Spectrum0 " "Elaborating entity \"Spectrum\" for hierarchy \"Spectrum:Spectrum0\"" {  } { { "exp31.v" "Spectrum0" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522525 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pulse_height Spectrum.v(87) " "Verilog HDL Always Construct warning at Spectrum.v(87): variable \"pulse_height\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "channel_count_read Spectrum.v(95) " "Verilog HDL Always Construct warning at Spectrum.v(95): variable \"channel_count_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_count Spectrum.v(100) " "Verilog HDL Always Construct warning at Spectrum.v(100): variable \"clear_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "channel_count_write_en Spectrum.v(80) " "Verilog HDL Always Construct warning at Spectrum.v(80): inferring latch(es) for variable \"channel_count_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "channel_address_write Spectrum.v(80) " "Verilog HDL Always Construct warning at Spectrum.v(80): inferring latch(es) for variable \"channel_address_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "channel_count_write Spectrum.v(80) " "Verilog HDL Always Construct warning at Spectrum.v(80): inferring latch(es) for variable \"channel_count_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[0\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[0\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[1\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[1\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[2\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[2\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[3\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[3\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[4\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[4\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[5\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[5\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[6\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[6\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[7\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[7\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[8\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[8\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[9\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[9\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[10\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[10\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[11\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[11\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[12\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[12\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[13\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[13\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[14\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[14\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[15\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[15\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[16\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[16\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[17\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[17\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[18\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[18\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[19\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[19\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[20\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[20\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[21\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[21\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[22\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[22\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[23\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[23\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[24\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[24\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[25\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[25\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[26\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[26\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[27\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[27\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[28\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[28\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[29\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[29\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[30\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[30\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write\[31\] Spectrum.v(80) " "Inferred latch for \"channel_count_write\[31\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address_write\[0\] Spectrum.v(80) " "Inferred latch for \"channel_address_write\[0\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address_write\[1\] Spectrum.v(80) " "Inferred latch for \"channel_address_write\[1\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address_write\[2\] Spectrum.v(80) " "Inferred latch for \"channel_address_write\[2\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address_write\[3\] Spectrum.v(80) " "Inferred latch for \"channel_address_write\[3\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address_write\[4\] Spectrum.v(80) " "Inferred latch for \"channel_address_write\[4\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address_write\[5\] Spectrum.v(80) " "Inferred latch for \"channel_address_write\[5\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address_write\[6\] Spectrum.v(80) " "Inferred latch for \"channel_address_write\[6\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address_write\[7\] Spectrum.v(80) " "Inferred latch for \"channel_address_write\[7\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address_write\[8\] Spectrum.v(80) " "Inferred latch for \"channel_address_write\[8\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_address_write\[9\] Spectrum.v(80) " "Inferred latch for \"channel_address_write\[9\]\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_count_write_en Spectrum.v(80) " "Inferred latch for \"channel_count_write_en\" at Spectrum.v(80)" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 "|exp31|Spectrum:Spectrum0"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1476086522540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThdbADFilter ThdbADFilter:ThdbADFilter0 " "Elaborating entity \"ThdbADFilter\" for hierarchy \"ThdbADFilter:ThdbADFilter0\"" {  } { { "exp31.v" "ThdbADFilter0" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 14 ThdbADFilter.v(28) " "Verilog HDL assignment warning at ThdbADFilter.v(28): truncated value with size 17 to match size of target (14)" {  } { { "ThdbADFilter.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/ThdbADFilter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1476086522556 "|exp31|ThdbADFilter:ThdbADFilter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpectrumTest SpectrumTest:SpectrumTest0 " "Elaborating entity \"SpectrumTest\" for hierarchy \"SpectrumTest:SpectrumTest0\"" {  } { { "exp31.v" "SpectrumTest0" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086522571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4424 " "Found entity 1: altsyncram_4424" {  } { { "db/altsyncram_4424.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/altsyncram_4424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086524981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086524981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086525247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086525247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086525340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086525340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ii " "Found entity 1: cntr_3ii" {  } { { "db/cntr_3ii.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/cntr_3ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086525497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086525497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086525559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086525559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086525653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086525653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086525778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086525778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086525856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086525856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086525950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086525950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086526012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086526012 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086526528 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1476086526606 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.10.10.16:02:11 Progress: Loading sldae8edda9/alt_sld_fab_wrapper_hw.tcl " "2016.10.10.16:02:11 Progress: Loading sldae8edda9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086531946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086535728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086536025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086538185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086538248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086538295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086538373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086538389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086538389 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1476086539123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldae8edda9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldae8edda9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldae8edda9/alt_sld_fab.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086539310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086539310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086539357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086539357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086539357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086539357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086539389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086539389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086539451 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086539451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086539451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/db/ip/sldae8edda9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476086539482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086539482 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Spectrum:Spectrum0\|state.STATE_CLEAR Spectrum:Spectrum0\|state.STATE_CLEAR~_emulated Spectrum:Spectrum0\|state.STATE_CLEAR~1 " "Register \"Spectrum:Spectrum0\|state.STATE_CLEAR\" is converted into an equivalent circuit using register \"Spectrum:Spectrum0\|state.STATE_CLEAR~_emulated\" and latch \"Spectrum:Spectrum0\|state.STATE_CLEAR~1\"" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1476086543545 "|exp31|Spectrum:Spectrum0|state.STATE_CLEAR"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Spectrum:Spectrum0\|state.STATE_PAUSE Spectrum:Spectrum0\|state.STATE_PAUSE~_emulated Spectrum:Spectrum0\|state.STATE_PAUSE~1 " "Register \"Spectrum:Spectrum0\|state.STATE_PAUSE\" is converted into an equivalent circuit using register \"Spectrum:Spectrum0\|state.STATE_PAUSE~_emulated\" and latch \"Spectrum:Spectrum0\|state.STATE_PAUSE~1\"" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1476086543545 "|exp31|Spectrum:Spectrum0|state.STATE_PAUSE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Spectrum:Spectrum0\|state.STATE_IDLE Spectrum:Spectrum0\|state.STATE_IDLE~_emulated Spectrum:Spectrum0\|state.STATE_IDLE~1 " "Register \"Spectrum:Spectrum0\|state.STATE_IDLE\" is converted into an equivalent circuit using register \"Spectrum:Spectrum0\|state.STATE_IDLE~_emulated\" and latch \"Spectrum:Spectrum0\|state.STATE_IDLE~1\"" {  } { { "Spectrum.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/Spectrum.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1476086543545 "|exp31|Spectrum:Spectrum0|state.STATE_IDLE"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1476086543545 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DA_MODE VCC " "Pin \"DA_MODE\" is stuck at VCC" {  } { { "exp31.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476086543670 "|exp31|DA_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEA GND " "Pin \"ADC_OEA\" is stuck at GND" {  } { { "exp31.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476086543670 "|exp31|ADC_OEA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1476086543670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086543811 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1476086544592 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1476086544592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086545389 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1476086547389 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1476086547389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086547577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/PROJECTS/Quartus_lesson/exp31/output_files/exp31.map.smsg " "Generated suppressed messages file E:/PROJECTS/Quartus_lesson/exp31/output_files/exp31.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086548373 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 265 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 265 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1476086549389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476086549499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476086549499 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_OTRA " "No output dependent on input pin \"AD_OTRA\"" {  } { { "exp31.v" "" { Text "E:/PROJECTS/Quartus_lesson/exp31/exp31.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1476086550014 "|exp31|AD_OTRA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1476086550014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2711 " "Implemented 2711 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476086550014 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476086550014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2517 " "Implemented 2517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476086550014 ""} { "Info" "ICUT_CUT_TM_RAMS" "148 " "Implemented 148 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1476086550014 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1476086550014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476086550014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "919 " "Peak virtual memory: 919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476086550108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 16:02:30 2016 " "Processing ended: Mon Oct 10 16:02:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476086550108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476086550108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476086550108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476086550108 ""}
