#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002790eef7a20 .scope module, "DP_tb" "DP_tb" 2 1;
 .timescale 0 0;
v000002790ef56c10_0 .net "Aeq0", 0 0, L_000002790eeda090;  1 drivers
v000002790ef56350_0 .var "Aload", 0 0;
v000002790ef57110_0 .net "Apos", 0 0, L_000002790eeda720;  1 drivers
v000002790ef56850_0 .var "Asel", 1 0;
v000002790ef55c70_0 .var "Clock", 0 0;
v000002790ef565d0_0 .var "INPUT", 7 0;
v000002790ef56cb0_0 .net "IR", 2 0, L_000002790ef55bd0;  1 drivers
v000002790ef56670_0 .var "IRLoad", 0 0;
v000002790ef56a30_0 .var "JMPmux", 0 0;
v000002790ef55a90_0 .var "MemWr", 0 0;
v000002790ef55ef0_0 .var "Meminst", 0 0;
v000002790ef56e90_0 .net "OUTPUT", 7 0, L_000002790eed9d10;  1 drivers
v000002790ef57250_0 .var "PCload", 0 0;
v000002790ef56210_0 .var "Reset", 0 0;
v000002790ef55b30_0 .var "Sub", 0 0;
S_000002790eef8d50 .scope module, "inst1" "DP" 2 11, 3 1 0, S_000002790eef7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IRload";
    .port_info 1 /INPUT 1 "JMPmux";
    .port_info 2 /INPUT 1 "PCload";
    .port_info 3 /INPUT 1 "Meminst";
    .port_info 4 /INPUT 1 "MemWr";
    .port_info 5 /INPUT 1 "Aload";
    .port_info 6 /INPUT 1 "Reset";
    .port_info 7 /INPUT 1 "Clock";
    .port_info 8 /INPUT 1 "Sub";
    .port_info 9 /INPUT 2 "Asel";
    .port_info 10 /INPUT 8 "INPUT";
    .port_info 11 /OUTPUT 8 "OUTPUT";
    .port_info 12 /OUTPUT 3 "IR";
    .port_info 13 /OUTPUT 1 "Aeq0";
    .port_info 14 /OUTPUT 1 "Apos";
L_000002790eed9a70 .functor BUFZ 2, v000002790ef56850_0, C4<00>, C4<00>, C4<00>;
L_000002790eed9d10 .functor BUFZ 8, v000002790eef5fa0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002790eed9b50 .functor OR 1, L_000002790ef56030, L_000002790ef560d0, L_000002790ef55d10, L_000002790ef56170;
L_000002790eeda800 .functor OR 1, L_000002790ef57570, L_000002790ef55f90, L_000002790ef56710, L_000002790ef56f30;
L_000002790eeda090 .functor NOR 1, L_000002790ef567b0, L_000002790ef568f0, C4<0>, C4<0>;
L_000002790eeda720 .functor NOT 1, L_000002790ef56df0, C4<0>, C4<0>, C4<0>;
v000002790ef548f0_0 .net "Aeq0", 0 0, L_000002790eeda090;  alias, 1 drivers
v000002790ef53bd0_0 .net "Aload", 0 0, v000002790ef56350_0;  1 drivers
v000002790ef53b30_0 .net "Apos", 0 0, L_000002790eeda720;  alias, 1 drivers
v000002790ef53ef0_0 .net "Asel", 1 0, v000002790ef56850_0;  1 drivers
v000002790ef54490_0 .net "Clock", 0 0, v000002790ef55c70_0;  1 drivers
v000002790ef54670_0 .net "INPUT", 7 0, v000002790ef565d0_0;  1 drivers
v000002790ef54990_0 .net "IR", 2 0, L_000002790ef55bd0;  alias, 1 drivers
v000002790ef53310_0 .net "IRload", 0 0, v000002790ef56670_0;  1 drivers
v000002790ef54710_0 .net "JMPmux", 0 0, v000002790ef56a30_0;  1 drivers
v000002790ef54210_0 .net "MemWr", 0 0, v000002790ef55a90_0;  1 drivers
v000002790ef542b0_0 .net "Meminst", 0 0, v000002790ef55ef0_0;  1 drivers
v000002790ef531d0_0 .net "OUTPUT", 7 0, L_000002790eed9d10;  alias, 1 drivers
v000002790ef53450_0 .net "PCload", 0 0, v000002790ef57250_0;  1 drivers
v000002790ef547b0_0 .net "Reset", 0 0, v000002790ef56210_0;  1 drivers
v000002790ef53d10_0 .net "Sub", 0 0, v000002790ef55b30_0;  1 drivers
o000002790eefb018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002790ef53db0_0 .net "Z", 7 0, o000002790eefb018;  0 drivers
v000002790ef53130_0 .net *"_ivl_15", 0 0, L_000002790eed9b50;  1 drivers
v000002790ef54a30_0 .net *"_ivl_18", 0 0, L_000002790ef56030;  1 drivers
L_000002790f070088 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000002790ef53f90_0 .net/2u *"_ivl_2", 4 0, L_000002790f070088;  1 drivers
v000002790ef534f0_0 .net *"_ivl_20", 0 0, L_000002790ef560d0;  1 drivers
v000002790ef53630_0 .net *"_ivl_22", 0 0, L_000002790ef55d10;  1 drivers
v000002790ef53e50_0 .net *"_ivl_24", 0 0, L_000002790ef56170;  1 drivers
v000002790ef54c10_0 .net *"_ivl_26", 0 0, L_000002790eeda800;  1 drivers
v000002790ef54850_0 .net *"_ivl_30", 0 0, L_000002790ef57570;  1 drivers
v000002790ef54b70_0 .net *"_ivl_32", 0 0, L_000002790ef55f90;  1 drivers
v000002790ef54f30_0 .net *"_ivl_34", 0 0, L_000002790ef56710;  1 drivers
v000002790ef536d0_0 .net *"_ivl_36", 0 0, L_000002790ef56f30;  1 drivers
v000002790ef54030_0 .net *"_ivl_39", 0 0, L_000002790ef567b0;  1 drivers
v000002790ef543f0_0 .net *"_ivl_41", 0 0, L_000002790ef568f0;  1 drivers
v000002790ef54df0_0 .net *"_ivl_44", 0 0, L_000002790ef56df0;  1 drivers
v000002790ef540d0_0 .net "address", 4 0, L_000002790ef56fd0;  1 drivers
v000002790ef54350_0 .net "dPC", 4 0, L_000002790ef56ad0;  1 drivers
v000002790ef53770_0 .net "increment5bits", 4 0, L_000002790ef55db0;  1 drivers
v000002790ef54e90_0 .net "qA", 7 0, v000002790eef5fa0_0;  1 drivers
v000002790ef53090_0 .net "qIR", 7 0, v000002790eef5e60_0;  1 drivers
v000002790ef54530_0 .net "qPC", 4 0, v000002790eef6360_0;  1 drivers
v000002790ef54ad0_0 .net "qRAM", 7 0, v000002790eef69a0_0;  1 drivers
v000002790ef53270_0 .net "resultAddSub", 8 0, v000002790eef6e00_0;  1 drivers
v000002790ef545d0_0 .net "wireAddSubRslt", 7 0, L_000002790ef56d50;  1 drivers
v000002790ef538b0_0 .net "wireAsel", 1 0, L_000002790eed9a70;  1 drivers
v000002790ef53950_0 .net "wireMux4to1", 7 0, L_000002790ef57610;  1 drivers
v000002790ef539f0_0 .net "wireNOR", 1 0, L_000002790ef55e50;  1 drivers
L_000002790ef55db0 .arith/sum 5, v000002790eef6360_0, L_000002790f070088;
L_000002790ef56d50 .part v000002790eef6e00_0, 0, 8;
L_000002790ef55bd0 .part v000002790eef5e60_0, 5, 3;
L_000002790ef56030 .part v000002790eef5fa0_0, 0, 1;
L_000002790ef560d0 .part v000002790eef5fa0_0, 1, 1;
L_000002790ef55d10 .part v000002790eef5fa0_0, 2, 1;
L_000002790ef56170 .part v000002790eef5fa0_0, 3, 1;
L_000002790ef55e50 .concat8 [ 1 1 0 0], L_000002790eed9b50, L_000002790eeda800;
L_000002790ef57570 .part v000002790eef5fa0_0, 4, 1;
L_000002790ef55f90 .part v000002790eef5fa0_0, 5, 1;
L_000002790ef56710 .part v000002790eef5fa0_0, 6, 1;
L_000002790ef56f30 .part v000002790eef5fa0_0, 7, 1;
L_000002790ef567b0 .part L_000002790ef55e50, 0, 1;
L_000002790ef568f0 .part L_000002790ef55e50, 1, 1;
L_000002790ef56df0 .part v000002790eef5fa0_0, 7, 1;
L_000002790ef55950 .part v000002790eef5e60_0, 0, 5;
L_000002790ef57070 .part v000002790eef5e60_0, 0, 5;
L_000002790ef576b0 .part v000002790ef56850_0, 0, 1;
L_000002790ef559f0 .part v000002790ef56850_0, 1, 1;
S_000002790eed9060 .scope module, "Areg" "DFF_reg" 3 57, 4 1 0, S_000002790eef8d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Q";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 8 "D";
P_000002790eef0660 .param/l "size" 0 4 1, +C4<00000000000000000000000000001000>;
v000002790eef7760_0 .net "D", 7 0, L_000002790ef57610;  alias, 1 drivers
v000002790eef5fa0_0 .var "Q", 7 0;
v000002790eef6680_0 .net "clear", 0 0, v000002790ef56210_0;  alias, 1 drivers
v000002790eef67c0_0 .net "clock", 0 0, v000002790ef55c70_0;  alias, 1 drivers
v000002790eef74e0_0 .net "load", 0 0, v000002790ef56350_0;  alias, 1 drivers
E_000002790eef08a0/0 .event negedge, v000002790eef6680_0;
E_000002790eef08a0/1 .event posedge, v000002790eef67c0_0;
E_000002790eef08a0 .event/or E_000002790eef08a0/0, E_000002790eef08a0/1;
S_000002790eed91f0 .scope module, "IRreg" "DFF_reg" 3 55, 4 1 0, S_000002790eef8d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Q";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 8 "D";
P_000002790eef0d60 .param/l "size" 0 4 1, +C4<00000000000000000000000000001000>;
v000002790eef5c80_0 .net "D", 7 0, v000002790eef69a0_0;  alias, 1 drivers
v000002790eef5e60_0 .var "Q", 7 0;
v000002790eef6540_0 .net "clear", 0 0, v000002790ef56210_0;  alias, 1 drivers
v000002790eef6fe0_0 .net "clock", 0 0, v000002790ef55c70_0;  alias, 1 drivers
v000002790eef6860_0 .net "load", 0 0, v000002790ef56670_0;  alias, 1 drivers
S_000002790eee6560 .scope module, "PCreg" "DFF_reg" 3 56, 4 1 0, S_000002790eef8d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Q";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 5 "D";
P_000002790eef0da0 .param/l "size" 0 4 1, +C4<00000000000000000000000000000101>;
v000002790eef6cc0_0 .net "D", 4 0, L_000002790ef56ad0;  alias, 1 drivers
v000002790eef6360_0 .var "Q", 4 0;
v000002790eef5b40_0 .net "clear", 0 0, v000002790ef56210_0;  alias, 1 drivers
v000002790eef6220_0 .net "clock", 0 0, v000002790ef55c70_0;  alias, 1 drivers
v000002790eef6900_0 .net "load", 0 0, v000002790ef57250_0;  alias, 1 drivers
S_000002790eee66f0 .scope module, "RAM32x8" "RAM" 3 58, 5 1 0, S_000002790eef8d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 5 "ADDR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "DATA_OUT";
P_000002790eed7670 .param/l "RAM_BITS" 0 5 1, +C4<00000000000000000000000000001000>;
P_000002790eed76a8 .param/l "RAM_LOCATIONS" 0 5 1, +C4<00000000000000000000000000100000>;
v000002790eef6040_0 .net "ADDR", 4 0, L_000002790ef56fd0;  alias, 1 drivers
v000002790eef6f40_0 .net "DATA_IN", 7 0, v000002790eef5fa0_0;  alias, 1 drivers
v000002790eef69a0_0 .var "DATA_OUT", 7 0;
v000002790eef7800 .array "RAM", 0 31, 7 0;
v000002790eef7120_0 .net "WRITE", 0 0, v000002790ef55a90_0;  alias, 1 drivers
v000002790eef65e0_0 .net "clk", 0 0, v000002790ef55c70_0;  alias, 1 drivers
E_000002790eef0fa0 .event posedge, v000002790eef67c0_0;
S_000002790eede3e0 .scope module, "addSub1" "addSubstractor" 3 60, 6 1 0, S_000002790eef8d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sub";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 9 "out";
v000002790eef6a40_0 .net "A", 7 0, v000002790eef5fa0_0;  alias, 1 drivers
v000002790eef6b80_0 .net "B", 7 0, v000002790eef69a0_0;  alias, 1 drivers
v000002790eef6e00_0 .var "out", 8 0;
v000002790eef7580_0 .net "sub", 0 0, v000002790ef55b30_0;  alias, 1 drivers
E_000002790eef0fe0 .event anyedge, v000002790eef5c80_0, v000002790eef5fa0_0, v000002790eef7580_0;
S_000002790eede570 .scope module, "mux1" "mux4to1" 3 53, 7 1 0, S_000002790eef8d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S0";
    .port_info 1 /INPUT 1 "S1";
    .port_info 2 /INPUT 8 "i0";
    .port_info 3 /INPUT 8 "i1";
    .port_info 4 /INPUT 8 "i2";
    .port_info 5 /INPUT 8 "i3";
    .port_info 6 /OUTPUT 8 "out";
P_000002790eef0f20 .param/l "size" 0 7 1, +C4<00000000000000000000000000001000>;
v000002790eef6ea0_0 .net "S0", 0 0, L_000002790ef576b0;  1 drivers
v000002790eef5d20_0 .net "S1", 0 0, L_000002790ef559f0;  1 drivers
v000002790eef5960_0 .net *"_ivl_0", 1 0, L_000002790ef56490;  1 drivers
v000002790eef6ae0_0 .net *"_ivl_10", 0 0, L_000002790ef572f0;  1 drivers
v000002790eef6c20_0 .net *"_ivl_12", 1 0, L_000002790ef57390;  1 drivers
L_000002790f070280 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002790eef5dc0_0 .net/2u *"_ivl_14", 1 0, L_000002790f070280;  1 drivers
v000002790eef71c0_0 .net *"_ivl_16", 0 0, L_000002790ef57750;  1 drivers
v000002790eef7620_0 .net *"_ivl_18", 7 0, L_000002790ef57430;  1 drivers
L_000002790f0701f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002790eef5aa0_0 .net/2u *"_ivl_2", 1 0, L_000002790f0701f0;  1 drivers
v000002790eef7260_0 .net *"_ivl_20", 7 0, L_000002790ef574d0;  1 drivers
v000002790eef7300_0 .net *"_ivl_4", 0 0, L_000002790ef571b0;  1 drivers
v000002790eef5a00_0 .net *"_ivl_6", 1 0, L_000002790ef56530;  1 drivers
L_000002790f070238 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002790eef73a0_0 .net/2u *"_ivl_8", 1 0, L_000002790f070238;  1 drivers
v000002790eef7440_0 .net "i0", 7 0, L_000002790ef56d50;  alias, 1 drivers
v000002790eef76c0_0 .net "i1", 7 0, v000002790ef565d0_0;  alias, 1 drivers
v000002790eef5be0_0 .net "i2", 7 0, v000002790eef69a0_0;  alias, 1 drivers
v000002790eef5f00_0 .net "i3", 7 0, o000002790eefb018;  alias, 0 drivers
v000002790eef60e0_0 .net "out", 7 0, L_000002790ef57610;  alias, 1 drivers
L_000002790ef56490 .concat [ 1 1 0 0], L_000002790ef576b0, L_000002790ef559f0;
L_000002790ef571b0 .cmp/eq 2, L_000002790ef56490, L_000002790f0701f0;
L_000002790ef56530 .concat [ 1 1 0 0], L_000002790ef576b0, L_000002790ef559f0;
L_000002790ef572f0 .cmp/eq 2, L_000002790ef56530, L_000002790f070238;
L_000002790ef57390 .concat [ 1 1 0 0], L_000002790ef576b0, L_000002790ef559f0;
L_000002790ef57750 .cmp/eq 2, L_000002790ef57390, L_000002790f070280;
L_000002790ef57430 .functor MUXZ 8, o000002790eefb018, v000002790eef69a0_0, L_000002790ef57750, C4<>;
L_000002790ef574d0 .functor MUXZ 8, L_000002790ef57430, v000002790ef565d0_0, L_000002790ef572f0, C4<>;
L_000002790ef57610 .functor MUXZ 8, L_000002790ef574d0, L_000002790ef56d50, L_000002790ef571b0, C4<>;
S_000002790eeca290 .scope module, "muxJMP" "mux2to1" 3 50, 8 1 0, S_000002790eef8d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S0";
    .port_info 1 /INPUT 5 "i1";
    .port_info 2 /INPUT 5 "i0";
    .port_info 3 /OUTPUT 5 "out";
P_000002790eef05a0 .param/l "size" 0 8 1, +C4<00000000000000000000000000000101>;
v000002790eef6180_0 .net "S0", 0 0, v000002790ef56a30_0;  alias, 1 drivers
v000002790eef62c0_0 .net *"_ivl_0", 31 0, L_000002790ef562b0;  1 drivers
L_000002790f0700d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002790eef6400_0 .net *"_ivl_3", 30 0, L_000002790f0700d0;  1 drivers
L_000002790f070118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002790eef64a0_0 .net/2u *"_ivl_4", 31 0, L_000002790f070118;  1 drivers
v000002790eec43a0_0 .net *"_ivl_6", 0 0, L_000002790ef56990;  1 drivers
v000002790eec3860_0 .net "i0", 4 0, L_000002790ef55db0;  alias, 1 drivers
v000002790eec3900_0 .net "i1", 4 0, L_000002790ef55950;  1 drivers
v000002790eec3ae0_0 .net "out", 4 0, L_000002790ef56ad0;  alias, 1 drivers
L_000002790ef562b0 .concat [ 1 31 0 0], v000002790ef56a30_0, L_000002790f0700d0;
L_000002790ef56990 .cmp/eq 32, L_000002790ef562b0, L_000002790f070118;
L_000002790ef56ad0 .functor MUXZ 5, L_000002790ef55950, L_000002790ef55db0, L_000002790ef56990, C4<>;
S_000002790eeca420 .scope module, "muxMeminst" "mux2to1" 3 51, 8 1 0, S_000002790eef8d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S0";
    .port_info 1 /INPUT 5 "i1";
    .port_info 2 /INPUT 5 "i0";
    .port_info 3 /OUTPUT 5 "out";
P_000002790eef0ce0 .param/l "size" 0 8 1, +C4<00000000000000000000000000000101>;
v000002790ef54d50_0 .net "S0", 0 0, v000002790ef55ef0_0;  alias, 1 drivers
v000002790ef53a90_0 .net *"_ivl_0", 31 0, L_000002790ef563f0;  1 drivers
L_000002790f070160 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002790ef53c70_0 .net *"_ivl_3", 30 0, L_000002790f070160;  1 drivers
L_000002790f0701a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002790ef54cb0_0 .net/2u *"_ivl_4", 31 0, L_000002790f0701a8;  1 drivers
v000002790ef533b0_0 .net *"_ivl_6", 0 0, L_000002790ef56b70;  1 drivers
v000002790ef54170_0 .net "i0", 4 0, v000002790eef6360_0;  alias, 1 drivers
v000002790ef53810_0 .net "i1", 4 0, L_000002790ef57070;  1 drivers
v000002790ef53590_0 .net "out", 4 0, L_000002790ef56fd0;  alias, 1 drivers
L_000002790ef563f0 .concat [ 1 31 0 0], v000002790ef55ef0_0, L_000002790f070160;
L_000002790ef56b70 .cmp/eq 32, L_000002790ef563f0, L_000002790f0701a8;
L_000002790ef56fd0 .functor MUXZ 5, L_000002790ef57070, v000002790eef6360_0, L_000002790ef56b70, C4<>;
    .scope S_000002790eed91f0;
T_0 ;
    %wait E_000002790eef08a0;
    %load/vec4 v000002790eef6540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002790eef5e60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002790eef6860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002790eef5c80_0;
    %assign/vec4 v000002790eef5e60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002790eef5e60_0;
    %assign/vec4 v000002790eef5e60_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002790eee6560;
T_1 ;
    %wait E_000002790eef08a0;
    %load/vec4 v000002790eef5b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002790eef6360_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002790eef6900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002790eef6cc0_0;
    %assign/vec4 v000002790eef6360_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002790eef6360_0;
    %assign/vec4 v000002790eef6360_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002790eed9060;
T_2 ;
    %wait E_000002790eef08a0;
    %load/vec4 v000002790eef6680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002790eef5fa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002790eef74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002790eef7760_0;
    %assign/vec4 v000002790eef5fa0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002790eef5fa0_0;
    %assign/vec4 v000002790eef5fa0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002790eee66f0;
T_3 ;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 176, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 31, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 126, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 196, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 196, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002790eef7800, 4, 0;
    %end;
    .thread T_3;
    .scope S_000002790eee66f0;
T_4 ;
    %wait E_000002790eef0fa0;
    %load/vec4 v000002790eef7120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002790eef6f40_0;
    %load/vec4 v000002790eef6040_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002790eef7800, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002790eef6040_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002790eef7800, 4;
    %assign/vec4 v000002790eef69a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002790eede3e0;
T_5 ;
    %wait E_000002790eef0fe0;
    %load/vec4 v000002790eef7580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002790eef6a40_0;
    %pad/u 9;
    %load/vec4 v000002790eef6b80_0;
    %pad/u 9;
    %sub;
    %store/vec4 v000002790eef6e00_0, 0, 9;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002790eef6a40_0;
    %pad/u 9;
    %load/vec4 v000002790eef6b80_0;
    %pad/u 9;
    %add;
    %store/vec4 v000002790eef6e00_0, 0, 9;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002790eef7a20;
T_6 ;
    %vpi_call 2 34 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002790eef7a20 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002790eef7a20;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002790ef55c70_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000002790ef55c70_0;
    %inv;
    %store/vec4 v000002790ef55c70_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000002790eef7a20;
T_8 ;
    %wait E_000002790eef0fa0;
    %vpi_call 2 47 "$display", "At time %t, IRLoad = %b", $time, v000002790ef56670_0 {0 0 0};
    %vpi_call 2 48 "$display", "At time %t, Asel = %b", $time, v000002790ef56850_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_000002790eef7a20;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002790ef56670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002790ef56a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002790ef57250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002790ef55ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002790ef55a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002790ef56350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002790ef55c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002790ef55b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002790ef56210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002790ef56850_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002790ef565d0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002790ef56210_0, 0, 1;
    %delay 10, 0;
    %delay 20, 0;
    %vpi_call 2 134 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "DP_TB.v";
    "DP.v";
    "DFF_reg.v";
    "RAM.v";
    "addSubstractor.v";
    "mux4to1.v";
    "mux2to1.v";
