#define HDMIRX_P0_ANA_OV_0_BASE 0x220700
#define REG_0000_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x00)//0x2207_00h
    #define REG_0000_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_CR_LOCK_L0_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0000_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_CR_LOCK_L1_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0000_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_CR_LOCK_L2_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0000_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_CR_LOCK_L3_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0000_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_BW_L0_OV Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0000_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_BW_L1_OV Fld(3,7,AC_MSKW10)//[9:7]
    #define REG_0000_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_BW_L2_OV Fld(3,10,AC_MSKB1)//[12:10]
    #define REG_0000_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_BW_L3_OV Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0004_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x02)//0x2207_01h
    #define REG_0004_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_MODE_L0_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0004_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_MODE_L1_OV Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0004_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_MODE_L2_OV Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0004_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_MODE_L3_OV Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0004_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_IN_L0_OV Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0004_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_IN_L1_OV Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0004_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_IN_L2_OV Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0004_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_IN_L3_OV Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0008_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x04)//0x2207_02h
    #define REG_0008_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_PLL_L0_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0008_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_PLL_L1_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0008_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_PLL_L2_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0008_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_PLL_L3_OV Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0008_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_POST_L0_OV Fld(3,12,AC_MSKB1)//[14:12]
#define REG_000C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x06)//0x2207_03h
    #define REG_000C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_POST_L1_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_000C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_POST_L2_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_000C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_POST_L3_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_000C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_RX2TX_OV Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_000C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L0_OV Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_000C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L1_OV Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0010_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x08)//0x2207_04h
    #define REG_0010_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L2_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0010_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L3_OV Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0010_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KI_L0_OV Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0010_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KI_L1_OV Fld(3,7,AC_MSKW10)//[9:7]
    #define REG_0010_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KI_L2_OV Fld(3,10,AC_MSKB1)//[12:10]
    #define REG_0010_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KI_L3_OV Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0014_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x0a)//0x2207_05h
    #define REG_0014_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KP_L0_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0014_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KP_L1_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0014_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KP_L2_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0014_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KP_L3_OV Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0014_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_ACDR_MODE_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0014_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_PIX_2X_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0014_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_RX2TX_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0014_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L0_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0018_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x0c)//0x2207_06h
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L1_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L2_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L3_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_DATARATE_DIV36_2X_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_ERR_DET_L0_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_ERR_DET_L1_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_ERR_DET_L2_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_ERR_DET_L3_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_HDMI2P1_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_SCAN_L0_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_SCAN_L1_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_SCAN_L2_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_SCAN_L3_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0018_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_BW_L0_OV Fld(3,13,AC_MSKB1)//[15:13]
#define REG_001C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x0e)//0x2207_07h
    #define REG_001C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_BW_L1_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_001C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_BW_L2_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_001C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_BW_L3_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_001C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L0_OV Fld(2,9,AC_MSKB1)//[10:9]
    #define REG_001C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L1_OV Fld(2,11,AC_MSKB1)//[12:11]
    #define REG_001C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L2_OV Fld(2,13,AC_MSKB1)//[14:13]
#define REG_0020_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x10)//0x2207_08h
    #define REG_0020_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L3_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0020_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_L0_OV Fld(6,2,AC_MSKB0)//[7:2]
    #define REG_0020_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_L1_OV Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0024_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x12)//0x2207_09h
    #define REG_0024_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_L2_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0024_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_L3_OV Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0028_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x14)//0x2207_0ah
    #define REG_0028_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PD_L0_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0028_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PD_L1_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0028_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PD_L2_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_002C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x16)//0x2207_0bh
    #define REG_002C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PD_L3_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_002C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PFD_L0_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_002C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PFD_L1_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0030_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x18)//0x2207_0ch
    #define REG_0030_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0030_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_OV Fld(5,5,AC_MSKW10)//[9:5]
#define REG_0034_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x1a)//0x2207_0dh
    #define REG_0034_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L0_OV Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0034_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L1_OV Fld(7,7,AC_MSKW10)//[13:7]
#define REG_0038_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x1c)//0x2207_0eh
    #define REG_0038_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L2_OV Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0038_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L3_OV Fld(7,7,AC_MSKW10)//[13:7]
#define REG_003C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x1e)//0x2207_0fh
    #define REG_003C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L0_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_003C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L1_OV Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0040_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x20)//0x2207_10h
    #define REG_0040_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L2_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0040_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L3_OV Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0044_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x22)//0x2207_11h
    #define REG_0044_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L0_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0044_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L1_OV Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0048_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x24)//0x2207_12h
    #define REG_0048_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L2_OV Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0048_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L3_OV Fld(6,6,AC_MSKW10)//[11:6]
#define REG_004C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x26)//0x2207_13h
    #define REG_004C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L0_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_004C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L1_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_004C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L2_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0050_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x28)//0x2207_14h
    #define REG_0050_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L3_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0050_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L0_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0050_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L1_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0054_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x2a)//0x2207_15h
    #define REG_0054_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L2_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0054_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L3_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0054_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L0_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0058_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x2c)//0x2207_16h
    #define REG_0058_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L1_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0058_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L2_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0058_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L3_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_005C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x2e)//0x2207_17h
    #define REG_005C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L0_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_005C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L1_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_005C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L2_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0060_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x30)//0x2207_18h
    #define REG_0060_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L3_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0060_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L0_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0060_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L1_OV Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0064_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x32)//0x2207_19h
    #define REG_0064_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L2_OV Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0064_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L3_OV Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0064_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_BG_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0064_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_CLKIN_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0064_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L0_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0064_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L1_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0064_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L2_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0064_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L3_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0068_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x34)//0x2207_1ah
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_DLPF_L0_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_DLPF_L1_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_DLPF_L2_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_DLPF_L3_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_LANE_L0_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_LANE_L1_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_LANE_L2_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_LANE_L3_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L0_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L1_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L2_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L3_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PHDAC_L0_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PHDAC_L1_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PHDAC_L2_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0068_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PHDAC_L3_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_006C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x36)//0x2207_1bh
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PLL_L0_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PLL_L1_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PLL_L2_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_PLL_L3_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L0_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L1_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L2_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L3_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_QD_L0_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_QD_L1_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_QD_L2_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_006C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_QD_L3_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0070_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x38)//0x2207_1ch
    #define REG_0070_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PGA_BW_L0_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0070_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PGA_BW_L1_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0070_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PGA_BW_L2_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0070_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PGA_BW_L3_OV Fld(3,9,AC_MSKB1)//[11:9]
#define REG_0074_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x3a)//0x2207_1dh
    #define REG_0074_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PGA_GAIN_L0_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0074_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PGA_GAIN_L1_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0078_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x3c)//0x2207_1eh
    #define REG_0078_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PGA_GAIN_L2_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0078_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PGA_GAIN_L3_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_007C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x3e)//0x2207_1fh
    #define REG_007C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L0_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_007C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L1_OV Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_007C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L2_OV Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_007C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L3_OV Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_007C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PIXCKO_MD_L0_OV Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_007C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PIXCKO_MD_L1_OV Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0080_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x40)//0x2207_20h
    #define REG_0080_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PIXCKO_MD_L2_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0080_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PIXCKO_MD_L3_OV Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0080_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_OV Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0080_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_OV Fld(3,7,AC_MSKW10)//[9:7]
    #define REG_0080_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_OV Fld(3,10,AC_MSKB1)//[12:10]
    #define REG_0080_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_OV Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0084_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x42)//0x2207_21h
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SAFF_CAL_START_L0_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SAFF_CAL_START_L1_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SAFF_CAL_START_L2_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SAFF_CAL_START_L3_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L0_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L1_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L2_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L3_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_OV Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_OV Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_OV Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0084_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_OV Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0088_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x44)//0x2207_22h
    #define REG_0088_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0088_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_OV Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0088_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_OV Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0088_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_OV Fld(2,6,AC_MSKB0)//[7:6]
#define REG_008C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x46)//0x2207_23h
    #define REG_008C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L0_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_0090_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x48)//0x2207_24h
    #define REG_0090_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L1_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_0094_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x4a)//0x2207_25h
    #define REG_0094_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L2_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_0098_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x4c)//0x2207_26h
    #define REG_0098_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L3_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_009C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x4e)//0x2207_27h
    #define REG_009C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L0_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_00A0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x50)//0x2207_28h
    #define REG_00A0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L1_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_00A4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x52)//0x2207_29h
    #define REG_00A4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L2_OV Fld(9,0,AC_MSKW10)//[8:0]
#define REG_00A8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x54)//0x2207_2ah
    #define REG_00A8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L3_OV Fld(9,0,AC_MSKW10)//[8:0]

//ODINSON2
#if 0
reg_rgs_hdmi2p1rx_saff_cal_dlevp_l0_ov
reg_rgs_hdmi2p1rx_saff_cal_dlevp_l1_ov
reg_rgs_hdmi2p1rx_saff_cal_dlevp_l2_ov
reg_rgs_hdmi2p1rx_saff_cal_dlevp_l3_ov
reg_rgs_hdmi2p1rx_saff_cal_dlevn_l0_ov
reg_rgs_hdmi2p1rx_saff_cal_dlevn_l1_ov
reg_rgs_hdmi2p1rx_saff_cal_dlevn_l2_ov
reg_rgs_hdmi2p1rx_saff_cal_dlevn_l3_ov
reg_rg_hdmi2p1rx_test_iedata_load_sync_ov ??????


#define REG_00AC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x56)//0x2207_2Bh
    #define REG_01B0_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L0_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B0_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L1_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x58)//0x2207_2Ch
    #define REG_01B4_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L2_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B4_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L3_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x5A)//0x2207_2Dh
    #define REG_01B8_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L0_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B8_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L1_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x5C)//0x2207_2Eh
    #define REG_01BC_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L2_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01BC_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L3_OV Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00BC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x5E)//0x2207_2Fh
    #define REG_01BC_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_TEST_IEDATA_LOAD_SYNC_OV Fld(4,0,AC_MSKB0)//[7:0]
#endif

#define REG_00AC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x56)//0x2207_2bh
    #define REG_00AC_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L0_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00AC_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L1_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x58)//0x2207_2ch
    #define REG_00B0_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L2_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B0_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVP_L3_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x5a)//0x2207_2dh
    #define REG_00B4_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L0_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B4_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L1_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x5c)//0x2207_2eh
    #define REG_00B8_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L2_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B8_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_SAFF_CAL_DLEVN_L3_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00BC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x5e)//0x2207_2fh
    #define REG_00BC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_IEDATA_LOAD_SYNC_OV Fld(4,0,AC_MSKB0)//[3:0]
#define REG_00C0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x60)//0x2207_30h
    #define REG_00C0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DPLPH_L0_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00C4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x62)//0x2207_31h
    #define REG_00C4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DPLPH_L1_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00C8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x64)//0x2207_32h
    #define REG_00C8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DPLPH_L2_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00CC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x66)//0x2207_33h
    #define REG_00CC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DPLPH_L3_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00D0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x68)//0x2207_34h
    #define REG_00D0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_EQRS_L0_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00D4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x6a)//0x2207_35h
    #define REG_00D4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_EQRS_L1_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00D8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x6c)//0x2207_36h
    #define REG_00D8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_EQRS_L2_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00DC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x6e)//0x2207_37h
    #define REG_00DC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_EQRS_L3_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_00E0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x70)//0x2207_38h
    #define REG_00E0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PGA_RL_L0_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00E0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PGA_RL_L1_OV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00E0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PGA_RL_L2_OV Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00E0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PGA_RL_L3_OV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00E4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x72)//0x2207_39h
    #define REG_00E4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L0_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00E4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L1_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00E4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L2_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00E4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_RESET_VCO_L3_OV Fld(1,3,AC_MSKB0)//[3:3]
#define REG_00E8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x74)//0x2207_3ah
    #define REG_00E8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DLPF_L0_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00EC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x76)//0x2207_3bh
    #define REG_00EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DLPF_L0_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x78)//0x2207_3ch
    #define REG_00F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DLPF_L1_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x7a)//0x2207_3dh
    #define REG_00F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DLPF_L1_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x7c)//0x2207_3eh
    #define REG_00F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DLPF_L2_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00FC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x7e)//0x2207_3fh
    #define REG_00FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DLPF_L2_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0100_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x80)//0x2207_40h
    #define REG_0100_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DLPF_L3_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0104_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x82)//0x2207_41h
    #define REG_0104_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DLPF_L3_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0108_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x84)//0x2207_42h
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX0N_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX0P_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX1N_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX1P_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX2N_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RX2P_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RXCN_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_EN_PAD_RXCP_OV Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX0N_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX0P_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX1N_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX1P_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX2N_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_I_PAD_RX2P_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_I_PAD_RXCN_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0108_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_I_PAD_RXCP_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_010C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x86)//0x2207_43h
    #define REG_010C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX0N_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_010C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX0P_OV Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_010C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX1N_OV Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_010C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX1P_OV Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_010C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX2N_OV Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_010C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RX2P_OV Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_010C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RXCN_OV Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_010C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_GPIO_OEN_PAD_RXCP_OV Fld(1,7,AC_MSKB0)//[7:7]
#define REG_0110_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x88)//0x2207_44h
    #define REG_0110_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_ATOP_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0114_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x8a)//0x2207_45h
    #define REG_0114_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_ATOP_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x8c)//0x2207_46h
    #define REG_0118_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_ATOP_OV_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_011C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x8e)//0x2207_47h
    #define REG_011C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_ATOP_OV_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x90)//0x2207_48h
    #define REG_0120_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_ATOP2_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0124_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x92)//0x2207_49h
    #define REG_0124_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_ATOP2_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x94)//0x2207_4ah
    #define REG_0128_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_ATOP2_OV_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_012C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x96)//0x2207_4bh
    #define REG_012C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_ATOP2_OV_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0130_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x98)//0x2207_4ch
    #define REG_0130_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_BIST_L0_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0130_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_BIST_L1_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0134_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x9a)//0x2207_4dh
    #define REG_0134_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_BIST_L2_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0134_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_BIST_L3_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0138_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x9c)//0x2207_4eh
    #define REG_0138_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CAL_L0_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0138_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CAL_L1_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_013C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0x9e)//0x2207_4fh
    #define REG_013C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CAL_L2_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_013C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CAL_L3_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0140_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xa0)//0x2207_50h
    #define REG_0140_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L0_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0144_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xa2)//0x2207_51h
    #define REG_0144_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L0_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0148_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xa4)//0x2207_52h
    #define REG_0148_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L0_OV_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_014C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xa6)//0x2207_53h
    #define REG_014C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L1_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0150_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xa8)//0x2207_54h
    #define REG_0150_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L1_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0154_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xaa)//0x2207_55h
    #define REG_0154_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L1_OV_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0158_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xac)//0x2207_56h
    #define REG_0158_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L2_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_015C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xae)//0x2207_57h
    #define REG_015C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L2_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0160_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xb0)//0x2207_58h
    #define REG_0160_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L2_OV_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0164_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xb2)//0x2207_59h
    #define REG_0164_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L3_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0168_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xb4)//0x2207_5ah
    #define REG_0168_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L3_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_016C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xb6)//0x2207_5bh
    #define REG_016C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CH_L3_OV_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0170_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xb8)//0x2207_5ch
    #define REG_0170_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L0_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0174_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xba)//0x2207_5dh
    #define REG_0174_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L0_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0178_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xbc)//0x2207_5eh
    #define REG_0178_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L0_OV_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_017C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xbe)//0x2207_5fh
    #define REG_017C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L1_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0180_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xc0)//0x2207_60h
    #define REG_0180_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L1_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xc2)//0x2207_61h
    #define REG_0184_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L1_OV_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0188_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xc4)//0x2207_62h
    #define REG_0188_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L2_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xc6)//0x2207_63h
    #define REG_018C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L2_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0190_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xc8)//0x2207_64h
    #define REG_0190_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L2_OV_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0194_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xca)//0x2207_65h
    #define REG_0194_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L3_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0198_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xcc)//0x2207_66h
    #define REG_0198_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L3_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_019C_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xce)//0x2207_67h
    #define REG_019C_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DFE_L3_OV_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01A0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xd0)//0x2207_68h
    #define REG_01A0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_DVICLK_OV Fld(3,0,AC_MSKB0)//[2:0]
#define REG_01A4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xd2)//0x2207_69h
    #define REG_01A4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_IO_LOOPBK_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xd4)//0x2207_6ah
    #define REG_01A8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_IO_LOOPBK_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01AC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xd6)//0x2207_6bh
    #define REG_01AC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_LANE_L0_OV Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xd8)//0x2207_6ch
    #define REG_01B0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_LANE_L1_OV Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xda)//0x2207_6dh
    #define REG_01B4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_LANE_L2_OV Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01B8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xdc)//0x2207_6eh
    #define REG_01B8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_LANE_L3_OV Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01BC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xde)//0x2207_6fh
    #define REG_01BC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PLL_L0_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xe0)//0x2207_70h
    #define REG_01C0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PLL_L0_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xe2)//0x2207_71h
    #define REG_01C4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PLL_L1_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xe4)//0x2207_72h
    #define REG_01C8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PLL_L1_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01CC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xe6)//0x2207_73h
    #define REG_01CC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PLL_L2_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xe8)//0x2207_74h
    #define REG_01D0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PLL_L2_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xea)//0x2207_75h
    #define REG_01D4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PLL_L3_OV_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xec)//0x2207_76h
    #define REG_01D8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PLL_L3_OV_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01DC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xee)//0x2207_77h
    #define REG_01DC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_CLKAMP_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01DC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PGA_L0_OV Fld(8,2,AC_MSKW10)//[9:2]
#define REG_01E0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xf0)//0x2207_78h
    #define REG_01E0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PGA_L1_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PGA_L2_OV Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xf2)//0x2207_79h
    #define REG_01E4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_TEST_PGA_L3_OV Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_PIX_4X_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01E4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_PD_LDO_OV Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01E4_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX0N_OV Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01E4_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX0P_OV Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01E4_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX1N_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01E4_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX1P_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01E4_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX2N_OV Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01E4_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RX2P_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01E8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xf4)//0x2207_7ah
    #define REG_01E8_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RXCN_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01E8_P0_HDMIRX_ANA_OV_0_REG_RGS_HDMI2P1RX_GPIO_C_PAD_RXCP_OV Fld(1,1,AC_MSKB0)//[1:1]
#define REG_01EC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xf6)//0x2207_7bh
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_CR_LOCK_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_CR_LOCK_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_CR_LOCK_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_CR_LOCK_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_BW_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_BW_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_BW_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_BW_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_MODE_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_MODE_L1_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_MODE_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DFE_MODE_L3_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_IN_L0_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_IN_L1_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_IN_L2_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01EC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_IN_L3_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01F0_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xf8)//0x2207_7ch
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_PLL_L0_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_PLL_L1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_PLL_L2_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_PLL_L3_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_POST_L0_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_POST_L1_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_POST_L2_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_POST_L3_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_RX2TX_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L0_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L1_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L2_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L3_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KI_L0_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KI_L1_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01F0_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KI_L2_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01F4_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xfa)//0x2207_7dh
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KI_L3_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KP_L0_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KP_L1_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KP_L2_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_DLPF_KP_L3_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_ACDR_MODE_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_PIX_2X_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_RX2TX_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L0_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L1_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L2_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L3_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_DATARATE_DIV36_2X_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_ERR_DET_L0_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_ERR_DET_L1_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01F4_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_ERR_DET_L2_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01F8_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xfc)//0x2207_7eh
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_ERR_DET_L3_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_HDMI2P1_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_SCAN_L0_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_SCAN_L1_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_SCAN_L2_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EN_SCAN_L3_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_BW_L0_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_BW_L1_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_BW_L2_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_BW_L3_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L0_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L1_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L2_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L3_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_L0_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01F8_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_L1_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01FC_P0_HDMIRX_ANA_OV_0 (HDMIRX_P0_ANA_OV_0_BASE + 0xfe)//0x2207_7fh
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_L2_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_EQ_L3_OV_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PD_L0_OV_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PD_L1_OV_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PD_L2_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PD_L3_OV_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PFD_L0_OV_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PFD_L1_OV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_OV_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L0_OV_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L1_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L2_OV_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L3_OV_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L0_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01FC_P0_HDMIRX_ANA_OV_0_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L1_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
