m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/software/USERHW_NIOS_APP/obj/default/runtime/sim/mentor
Eram
Z1 w1667097931
Z2 DPx9 altera_mf 20 altera_mf_components 0 22 ^:alB2MJEEXl;OOBQIDHY2
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/RAM.vhd
Z6 FD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/RAM.vhd
l0
L43
VZ:kMbZ]=nn@VC?W8mF5]T3
!s100 `gSV;hBhmFeCkdi4bL:?l3
Z7 OV;C;10.5b;63
32
Z8 !s110 1667098583
!i10b 1
Z9 !s108 1667098583.000000
Z10 !s90 -reportprogress|300|D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/RAM.vhd|-work|USERHW_NIOS_0|
Z11 !s107 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/RAM.vhd|
!i113 1
Z12 o-work USERHW_NIOS_0
Z13 tExplicit 1 CvgOpt 0
Asyn
R2
R3
R4
DEx4 work 3 ram 0 22 Z:kMbZ]=nn@VC?W8mF5]T3
l60
L56
VmUYLT<HnmoVF>dSnLIQBa2
!s100 FVLXQWK2D2[@OF[bPXFgm1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ereg_32bit
R1
Z14 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R3
R4
R0
Z15 8D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/reg_32bit.vhd
Z16 FD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/reg_32bit.vhd
l0
L5
V45:@kfzLdSDhYJA[ba6h<0
!s100 ;Tz?8kNW_U0MlVLZ_a_cQ1
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/reg_32bit.vhd|-work|USERHW_NIOS_0|
Z18 !s107 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/reg_32bit.vhd|
!i113 1
R12
R13
Ax
R14
R3
R4
Z19 DEx4 work 9 reg_32bit 0 22 45:@kfzLdSDhYJA[ba6h<0
l16
L15
Z20 Vi_NVii^=MADCb?AIY3Hl33
Z21 !s100 gXnOU`o=<Pbh3^5lYIVFU0
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Euserhw_nios
R1
R14
R3
R4
R0
Z22 8D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/USERHW_NIOS.vhd
Z23 FD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/USERHW_NIOS.vhd
l0
L5
VRk9=0@;QSaDC__2EbXL]83
!s100 4fmJX<5eKQU<>^YXU]ARW1
R7
32
Z24 !s110 1667098582
!i10b 1
Z25 !s108 1667098582.000000
Z26 !s90 -reportprogress|300|D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/USERHW_NIOS.vhd|-work|USERHW_NIOS_0|
Z27 !s107 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/USERHW_NIOS.vhd|
!i113 1
R12
R13
Ax
R14
R3
R4
DEx4 work 11 userhw_nios 0 22 Rk9=0@;QSaDC__2EbXL]83
l52
L18
VX_oJT^SB6OCh>SX^J@VnO0
!s100 mOdcWK7>UNTc<M_B7CNai0
R7
32
R24
!i10b 1
R25
R26
R27
!i113 1
R12
R13
