;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @-100, 1
	SPL @-100, 1
	JMP -207, @-120
	SPL @-100, 1
	SPL @-100, 1
	SLT 721, -0
	ADD #0, 38
	JMN @72, #200
	DJN 0, 10
	JMN 12, <10
	SLT 0, -319
	SLT 0, -310
	SUB #72, @200
	DJN 0, 10
	SLT 0, -319
	CMP 12, @10
	JMP -207, @-120
	JMP -207, @-120
	SUB 12, @10
	SUB 12, @10
	SLT 30, 9
	CMP 210, 1
	SUB 30, 9
	SUB 30, 9
	CMP 102, 0
	ADD #0, 31
	ADD #0, 31
	DAT <60, #-32
	SLT 0, -319
	MOV -7, <-20
	SLT 721, -0
	CMP 102, 0
	SPL <600, #-320
	SLT -207, <-120
	SUB #0, -40
	SUB #0, -40
	MOV #0, 31
	CMP #60, -32
	MOV -7, <-20
	CMP 210, 1
	SPL 0, <402
	CMP 1, <-23
	SPL 0, <402
	CMP 20, @12
	CMP -207, <-120
