// Auto-generated by OpenLane
module cpu(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input[3:0] mux_in_data,
  input[3:0] alu_in_data,
  input clk,
  input rstn,
  output carry_out,
  output[3:0] rom_out,
  output[3:0] alu_out,
  output[3:0] reg_out,
  output[2:0] pc_out
);
endmodule
