// Seed: 4239022902
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input logic id_6,
    input id_7,
    output logic id_8,
    input logic id_9,
    output logic id_10,
    output id_11
);
  always @(*) begin
    id_11 = 1;
    id_8  = 1;
  end
  specify
    (posedge id_12 => (id_13 +: id_0)) = (id_12  : 1  : id_6, id_0 < 1);
  endspecify
  logic id_14;
  logic id_15;
endmodule
