# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# vsim -voptargs="+acc" -msgmode both seven_seg_counter_tb 
# Start time: 16:37:06 on Sep 20,2021
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mm1750  Hostname: GOL1360-04  ProcessID: 12596
#           Attempting to use alternate WLF file "./wlfta69sec".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta69sec
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bcd2seven_seg_pkg
# Loading work.seven_seg_counter_pkg
# Loading work.seven_seg_counter_tb(arch)#1
# Loading work.generic_adder_beh_pkg
# Loading work.generic_counter_pkg
# Loading work.seven_seg_counter(count)#1
# Loading work.generic_adder_beh(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.bcd2seven_seg(convert)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
run -all
# Break key hit
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Error: ../src/seven_seg_counter_tb.vhd(49): Illegal target for signal assignment.
# ** Error: ../src/seven_seg_counter_tb.vhd(49): (vcom-1136) Unknown identifier "clk".
# ** Error: ../src/seven_seg_counter_tb.vhd(49): (vcom-1136) Unknown identifier "clk".
# ** Error: ../src/seven_seg_counter_tb.vhd(49): Enumeration literal '0' is not of type (error).
# ** Note: ../src/seven_seg_counter_tb.vhd(86): VHDL Compiler exiting
# ** Error: c:/software/Modelsim/win64/vcom failed.
# Error in macro ./sim.do line 6
# c:/software/Modelsim/win64/vcom failed.
#     while executing
# "vcom -93 -quiet -work work ../src/seven_seg_counter_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 16:45:48 on Sep 20,2021, Elapsed time: 0:08:42
# Errors: 7, Warnings: 2
# vsim -voptargs="+acc" -msgmode both seven_seg_counter_tb 
# Start time: 16:45:48 on Sep 20,2021
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mm1750  Hostname: GOL1360-04  ProcessID: 12596
#           Attempting to use alternate WLF file "./wlftv5r5v7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv5r5v7
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bcd2seven_seg_pkg
# Loading work.seven_seg_counter_pkg
# Loading work.seven_seg_counter_tb(arch)#1
# Loading work.generic_adder_beh_pkg
# Loading work.generic_counter_pkg
# Loading work.seven_seg_counter(count)#1
# Loading work.generic_adder_beh(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.bcd2seven_seg(convert)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: Simulation Completed Successfully.
#    Time: 1560 ns  Iteration: 0  Instance: /seven_seg_counter_tb
# Causality operation skipped due to absence of debug database file
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 16:49:06 on Sep 20,2021, Elapsed time: 0:03:18
# Errors: 8, Warnings: 3
# vsim -voptargs="+acc" -msgmode both seven_seg_counter_tb 
# Start time: 16:49:06 on Sep 20,2021
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mm1750  Hostname: GOL1360-04  ProcessID: 12596
#           Attempting to use alternate WLF file "./wlftnx2njd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnx2njd
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bcd2seven_seg_pkg
# Loading work.seven_seg_counter_pkg
# Loading work.seven_seg_counter_tb(arch)#1
# Loading work.generic_adder_beh_pkg
# Loading work.generic_counter_pkg
# Loading work.seven_seg_counter(count)#1
# Loading work.generic_adder_beh(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.bcd2seven_seg(convert)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: Simulation Completed Successfully.
#    Time: 1560 ns  Iteration: 0  Instance: /seven_seg_counter_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 16:54:45 on Sep 20,2021, Elapsed time: 0:05:39
# Errors: 9, Warnings: 2
# vsim -voptargs="+acc" -msgmode both seven_seg_counter_tb 
# Start time: 16:54:45 on Sep 20,2021
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mm1750  Hostname: GOL1360-04  ProcessID: 12596
#           Attempting to use alternate WLF file "./wlftm1cvt0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm1cvt0
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bcd2seven_seg_pkg
# Loading work.seven_seg_counter_pkg
# Loading work.seven_seg_counter_tb(arch)#1
# Loading work.generic_adder_beh_pkg
# Loading work.generic_counter_pkg
# Loading work.seven_seg_counter(count)#1
# Loading work.generic_adder_beh(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.bcd2seven_seg(convert)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: Simulation Completed Successfully.
#    Time: 1560 ns  Iteration: 0  Instance: /seven_seg_counter_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 16:55:30 on Sep 20,2021, Elapsed time: 0:00:45
# Errors: 1, Warnings: 2
# vsim -voptargs="+acc" -msgmode both seven_seg_counter_tb 
# Start time: 16:55:30 on Sep 20,2021
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mm1750  Hostname: GOL1360-04  ProcessID: 12596
#           Attempting to use alternate WLF file "./wlftxna57g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxna57g
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bcd2seven_seg_pkg
# Loading work.seven_seg_counter_pkg
# Loading work.seven_seg_counter_tb(arch)#1
# Loading work.generic_adder_beh_pkg
# Loading work.generic_counter_pkg
# Loading work.seven_seg_counter(count)#1
# Loading work.generic_adder_beh(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.bcd2seven_seg(convert)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: Simulation Completed Successfully.
#    Time: 1560 ns  Iteration: 0  Instance: /seven_seg_counter_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 16:56:35 on Sep 20,2021, Elapsed time: 0:01:05
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" -msgmode both seven_seg_counter_tb 
# Start time: 16:56:35 on Sep 20,2021
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mm1750  Hostname: GOL1360-04  ProcessID: 12596
#           Attempting to use alternate WLF file "./wlftk3rn1j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk3rn1j
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bcd2seven_seg_pkg
# Loading work.seven_seg_counter_pkg
# Loading work.seven_seg_counter_tb(arch)#1
# Loading work.generic_adder_beh_pkg
# Loading work.generic_counter_pkg
# Loading work.seven_seg_counter(count)#1
# Loading work.generic_adder_beh(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.bcd2seven_seg(convert)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: Simulation Completed Successfully.
#    Time: 1560 ns  Iteration: 0  Instance: /seven_seg_counter_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Error: ../../src/seven_seg_counter.vhd(78): near "PROCESS": (vcom-1576) expecting IF.
# ** Error: c:/software/Modelsim/win64/vcom failed.
# Error in macro ./sim.do line 5
# c:/software/Modelsim/win64/vcom failed.
#     while executing
# "vcom -93 -quiet -work work ../../src/seven_seg_counter.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 17:07:33 on Sep 20,2021, Elapsed time: 0:10:58
# Errors: 32, Warnings: 2
# vsim -voptargs="+acc" -msgmode both seven_seg_counter_tb 
# Start time: 17:07:33 on Sep 20,2021
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mm1750  Hostname: GOL1360-04  ProcessID: 12596
#           Attempting to use alternate WLF file "./wlftba71k3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftba71k3
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bcd2seven_seg_pkg
# Loading work.seven_seg_counter_pkg
# Loading work.seven_seg_counter_tb(arch)#1
# Loading work.generic_adder_beh_pkg
# Loading work.generic_counter_pkg
# Loading work.seven_seg_counter(count)#1
# Loading work.generic_adder_beh(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.bcd2seven_seg(convert)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: Simulation Completed Successfully.
#    Time: 1560 ns  Iteration: 0  Instance: /seven_seg_counter_tb
