Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date             : Sun Dec  9 19:08:42 2018
| Host             : pcetu-136 running 64-bit major release  (build 9200)
| Command          : report_power -file HDMI_bd_wrapper_power_routed.rpt -pb HDMI_bd_wrapper_power_summary_routed.pb -rpx HDMI_bd_wrapper_power_routed.rpx
| Design           : HDMI_bd_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.528        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.416        |
| Device Static (W)        | 0.112        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 78.9         |
| Junction Temperature (C) | 31.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        5 |       --- |             --- |
| Slice Logic              |     0.004 |     3561 |       --- |             --- |
|   LUT as Logic           |     0.003 |      975 |     53200 |            1.83 |
|   CARRY4                 |    <0.001 |       55 |     13300 |            0.41 |
|   Register               |    <0.001 |     1724 |    106400 |            1.62 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |    <0.001 |       27 |     53200 |            0.05 |
|   Others                 |    <0.001 |      324 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |       86 |     17400 |            0.49 |
|   BUFR                   |     0.000 |        3 |        88 |            3.41 |
| Signals                  |     0.004 |     2771 |       --- |             --- |
| Block RAM                |     0.000 |        1 |       140 |            0.71 |
| MMCM                     |     0.124 |        2 |         4 |           50.00 |
| PLL                      |     0.110 |        1 |         4 |           25.00 |
| DSPs                     |     0.007 |       14 |       220 |            6.36 |
| I/O                      |     0.163 |       25 |       125 |           20.00 |
| Static Power             |     0.112 |          |           |                 |
| Total                    |     0.528 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.033 |      0.009 |
| Vccaux    |       1.800 |     0.151 |       0.140 |      0.011 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------+-------------------------------------------------------+-----------------+
| Clock                        | Domain                                                | Constraint (ns) |
+------------------------------+-------------------------------------------------------+-----------------+
| CLK                          | CLK                                                   |             8.0 |
| clk_out1_HDMI_bd_clk_wiz_0_0 | HDMI_bd_i/clk_wiz_0/inst/clk_out1_HDMI_bd_clk_wiz_0_0 |             5.0 |
| clkfbout_HDMI_bd_clk_wiz_0_0 | HDMI_bd_i/clk_wiz_0/inst/clkfbout_HDMI_bd_clk_wiz_0_0 |             8.0 |
+------------------------------+-------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------+-----------+
| Name                                                                           | Power (W) |
+--------------------------------------------------------------------------------+-----------+
| HDMI_bd_wrapper                                                                |     0.416 |
|   HDMI_bd_i                                                                    |     0.416 |
|     Detect_centre                                                              |     0.009 |
|       Additionneur_Nbits_0                                                     |    <0.001 |
|         U0                                                                     |    <0.001 |
|       Additionneur_Nbits_1                                                     |    <0.001 |
|         U0                                                                     |    <0.001 |
|       Blank_pixel_counter                                                      |     0.000 |
|         U0                                                                     |     0.000 |
|       adapt_input_ouput_0                                                      |     0.000 |
|       adapt_input_ouput_1                                                      |     0.000 |
|       adapt_input_ouput_2                                                      |     0.000 |
|       adapt_input_ouput_3                                                      |     0.000 |
|       adapt_input_ouput_4                                                      |     0.000 |
|       column_counter1                                                          |    <0.001 |
|         U0                                                                     |    <0.001 |
|       div_xAxis                                                                |     0.004 |
|         U0                                                                     |     0.004 |
|           i_synth                                                              |     0.004 |
|             i_nd_to_rdy                                                        |     0.000 |
|             i_zero_fract.i_synth                                               |     0.004 |
|               opt_high_radix.i_zero_fract.i_high_radix                         |     0.004 |
|                 i_denom_est_bypass                                             |     0.000 |
|                 i_estimator                                                    |     0.000 |
|                   i_coarse_est                                                 |     0.000 |
|                   i_lut                                                        |     0.000 |
|                     i_synth_opt.i_synth                                        |     0.000 |
|                   i_multadd                                                    |     0.000 |
|                     i_synth_option.i_synth_model                               |     0.000 |
|                       opt_vx7.i_uniwrap                                        |     0.000 |
|                   i_x_bypass                                                   |     0.000 |
|                 i_fix_prenorm.i_prenormalizer                                  |     0.000 |
|                   i_layer[2].i_shift_ctrl                                      |     0.000 |
|                   i_layer[2].i_shift_data                                      |     0.000 |
|                   i_layer[4].i_shift_ctrl                                      |     0.000 |
|                   i_layer[4].i_shift_data                                      |     0.000 |
|                   i_layer[5].i_shift_data                                      |     0.000 |
|                 i_fix_prenorm.i_shift_del                                      |     0.000 |
|                 i_fixed.i_fix_to_flt                                           |     0.000 |
|                   i_fpo                                                        |     0.000 |
|                     FIX_TO_FLT_OP.SPD.OP                                       |     0.000 |
|                       EXP                                                      |     0.000 |
|                         EXP_MOD_DEL                                            |     0.000 |
|                           i_pipe                                               |     0.000 |
|                         IP_SIGN_DELAY                                          |     0.000 |
|                           i_pipe                                               |     0.000 |
|                         ZERO_DELAY                                             |     0.000 |
|                           i_pipe                                               |     0.000 |
|                       LZE                                                      |     0.000 |
|                         ENCODE[0].DIST_DEL                                     |     0.000 |
|                           i_pipe                                               |     0.000 |
|                         ENCODE[0].MUX_0                                        |     0.000 |
|                           OP_DEL                                               |     0.000 |
|                             i_pipe                                             |     0.000 |
|                         TWO.DIST_DEL                                           |     0.000 |
|                           i_pipe                                               |     0.000 |
|                         ZERO_DET_CC_1                                          |     0.000 |
|                         ZERO_DET_CC_2.CC                                       |     0.000 |
|                       M_ABS                                                    |     0.000 |
|                         Q_DEL                                                  |     0.000 |
|                           i_pipe                                               |     0.000 |
|                       NORM_SHIFT                                               |     0.000 |
|                         MUX_LOOP[0].DEL_SHIFT                                  |     0.000 |
|                           i_pipe                                               |     0.000 |
|                         MUX_LOOP[1].DEL_SHIFT                                  |     0.000 |
|                           i_pipe                                               |     0.000 |
|                       OP                                                       |     0.000 |
|                       ROUND                                                    |     0.000 |
|                         LOGIC.RND1                                             |     0.000 |
|                           Q_DEL                                                |     0.000 |
|                             i_pipe                                             |     0.000 |
|                         LOGIC.RND2                                             |     0.000 |
|                           Q_DEL                                                |     0.000 |
|                             i_pipe                                             |     0.000 |
|                         RND_BIT_GEN                                            |     0.000 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                  |     0.000 |
|                       Z_C_DEL                                                  |     0.000 |
|                         i_pipe                                                 |     0.000 |
|                 i_fixed.i_negate_del                                           |    <0.001 |
|                 i_flow_ctrl                                                    |     0.000 |
|                 i_iterative_unit                                               |     0.003 |
|                   i_est_reg                                                    |     0.000 |
|                   i_extra_digits.i_add                                         |     0.000 |
|                     i_synth_option.i_synth_model                               |     0.000 |
|                       opt_vx7.i_uniwrap                                        |     0.000 |
|                   i_extra_digits.i_est_carousel                                |     0.000 |
|                   i_extra_digits.i_est_reg                                     |     0.000 |
|                   i_extra_digits.i_extra_digit_carrysave_carousel              |     0.000 |
|                   i_extra_digits.i_extra_digit_subtract_del                    |     0.000 |
|                   i_extra_digits.i_extra_digits[1].top_digit.i_extra_digit_reg |     0.000 |
|                   i_extra_digits.i_extra_pp_digit.i_extra_pp_digit_reg         |     0.000 |
|                   i_extra_digits.i_multadd                                     |    <0.001 |
|                     i_synth_option.i_synth_model                               |    <0.001 |
|                       opt_vx7.i_uniwrap                                        |    <0.001 |
|                   i_nd_del                                                     |     0.000 |
|                   i_nd_pipe                                                    |     0.000 |
|                   i_nd_pipe2                                                   |     0.000 |
|                   i_splice[0].i_denom_reg                                      |     0.000 |
|                   i_splice[1].i_add                                            |    <0.001 |
|                     i_synth_option.i_synth_model                               |    <0.001 |
|                       opt_vx7.i_uniwrap                                        |    <0.001 |
|                   i_splice[1].i_carrysave_del                                  |     0.000 |
|                   i_splice[1].i_denom_pipe                                     |     0.000 |
|                   i_splice[1].i_denom_reg                                      |     0.000 |
|                   i_splice[1].i_denommux_reg                                   |     0.000 |
|                   i_splice[1].i_mult                                           |     0.001 |
|                     i_synth_option.i_synth_model                               |     0.001 |
|                       opt_vx7.i_uniwrap                                        |     0.001 |
|                   i_splice[1].i_residue_reg                                    |     0.000 |
|                   i_subtract_reg                                               |     0.000 |
|                 i_numer_del                                                    |     0.000 |
|                 i_prescaler                                                    |     0.000 |
|                   gDSP.gDSP_only.iDSP                                          |     0.000 |
|                 i_quotient_collector                                           |     0.002 |
|                   i_typical_case.i_addsub                                      |     0.002 |
|                     i_vx5_sp3.i_trivial.i_addsub                               |     0.002 |
|                       i_synth_option.i_synth_model                             |     0.002 |
|                         opt_vx7.i_uniwrap                                      |     0.002 |
|                   i_typical_case.i_negate_carousel                             |     0.000 |
|                   i_typical_case.i_quot_carousel_balance                       |     0.000 |
|       div_yAxis                                                                |     0.004 |
|         U0                                                                     |     0.004 |
|           i_synth                                                              |     0.004 |
|             i_nd_to_rdy                                                        |     0.000 |
|             i_zero_fract.i_synth                                               |     0.004 |
|               opt_high_radix.i_zero_fract.i_high_radix                         |     0.004 |
|                 i_denom_est_bypass                                             |     0.000 |
|                 i_estimator                                                    |     0.000 |
|                   i_coarse_est                                                 |     0.000 |
|                   i_lut                                                        |     0.000 |
|                     i_synth_opt.i_synth                                        |     0.000 |
|                   i_multadd                                                    |     0.000 |
|                     i_synth_option.i_synth_model                               |     0.000 |
|                       opt_vx7.i_uniwrap                                        |     0.000 |
|                   i_x_bypass                                                   |     0.000 |
|                 i_fix_prenorm.i_prenormalizer                                  |     0.000 |
|                   i_layer[2].i_shift_ctrl                                      |     0.000 |
|                   i_layer[2].i_shift_data                                      |     0.000 |
|                   i_layer[4].i_shift_ctrl                                      |     0.000 |
|                   i_layer[4].i_shift_data                                      |     0.000 |
|                   i_layer[5].i_shift_data                                      |     0.000 |
|                 i_fix_prenorm.i_shift_del                                      |     0.000 |
|                 i_fixed.i_fix_to_flt                                           |     0.000 |
|                   i_fpo                                                        |     0.000 |
|                     FIX_TO_FLT_OP.SPD.OP                                       |     0.000 |
|                       EXP                                                      |     0.000 |
|                         EXP_MOD_DEL                                            |     0.000 |
|                           i_pipe                                               |     0.000 |
|                         IP_SIGN_DELAY                                          |     0.000 |
|                           i_pipe                                               |     0.000 |
|                         ZERO_DELAY                                             |     0.000 |
|                           i_pipe                                               |     0.000 |
|                       LZE                                                      |     0.000 |
|                         ENCODE[0].DIST_DEL                                     |     0.000 |
|                           i_pipe                                               |     0.000 |
|                         ENCODE[0].MUX_0                                        |     0.000 |
|                           OP_DEL                                               |     0.000 |
|                             i_pipe                                             |     0.000 |
|                         TWO.DIST_DEL                                           |     0.000 |
|                           i_pipe                                               |     0.000 |
|                         ZERO_DET_CC_1                                          |     0.000 |
|                         ZERO_DET_CC_2.CC                                       |     0.000 |
|                       M_ABS                                                    |     0.000 |
|                         Q_DEL                                                  |     0.000 |
|                           i_pipe                                               |     0.000 |
|                       NORM_SHIFT                                               |     0.000 |
|                         MUX_LOOP[0].DEL_SHIFT                                  |     0.000 |
|                           i_pipe                                               |     0.000 |
|                         MUX_LOOP[1].DEL_SHIFT                                  |     0.000 |
|                           i_pipe                                               |     0.000 |
|                       OP                                                       |     0.000 |
|                       ROUND                                                    |     0.000 |
|                         LOGIC.RND1                                             |     0.000 |
|                           Q_DEL                                                |     0.000 |
|                             i_pipe                                             |     0.000 |
|                         LOGIC.RND2                                             |     0.000 |
|                           Q_DEL                                                |     0.000 |
|                             i_pipe                                             |     0.000 |
|                         RND_BIT_GEN                                            |     0.000 |
|                           NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                  |     0.000 |
|                       Z_C_DEL                                                  |     0.000 |
|                         i_pipe                                                 |     0.000 |
|                 i_fixed.i_negate_del                                           |    <0.001 |
|                 i_flow_ctrl                                                    |     0.000 |
|                 i_iterative_unit                                               |     0.003 |
|                   i_est_reg                                                    |     0.000 |
|                   i_extra_digits.i_add                                         |     0.000 |
|                     i_synth_option.i_synth_model                               |     0.000 |
|                       opt_vx7.i_uniwrap                                        |     0.000 |
|                   i_extra_digits.i_est_carousel                                |     0.000 |
|                   i_extra_digits.i_est_reg                                     |     0.000 |
|                   i_extra_digits.i_extra_digit_carrysave_carousel              |     0.000 |
|                   i_extra_digits.i_extra_digit_subtract_del                    |     0.000 |
|                   i_extra_digits.i_extra_digits[1].top_digit.i_extra_digit_reg |     0.000 |
|                   i_extra_digits.i_extra_pp_digit.i_extra_pp_digit_reg         |     0.000 |
|                   i_extra_digits.i_multadd                                     |    <0.001 |
|                     i_synth_option.i_synth_model                               |    <0.001 |
|                       opt_vx7.i_uniwrap                                        |    <0.001 |
|                   i_nd_del                                                     |     0.000 |
|                   i_nd_pipe                                                    |     0.000 |
|                   i_nd_pipe2                                                   |     0.000 |
|                   i_splice[0].i_denom_reg                                      |     0.000 |
|                   i_splice[1].i_add                                            |    <0.001 |
|                     i_synth_option.i_synth_model                               |    <0.001 |
|                       opt_vx7.i_uniwrap                                        |    <0.001 |
|                   i_splice[1].i_carrysave_del                                  |     0.000 |
|                   i_splice[1].i_denom_pipe                                     |     0.000 |
|                   i_splice[1].i_denom_reg                                      |     0.000 |
|                   i_splice[1].i_denommux_reg                                   |     0.000 |
|                   i_splice[1].i_mult                                           |     0.002 |
|                     i_synth_option.i_synth_model                               |     0.002 |
|                       opt_vx7.i_uniwrap                                        |     0.002 |
|                   i_splice[1].i_residue_reg                                    |     0.000 |
|                   i_subtract_reg                                               |     0.000 |
|                 i_numer_del                                                    |     0.000 |
|                 i_prescaler                                                    |     0.000 |
|                   gDSP.gDSP_only.iDSP                                          |     0.000 |
|                 i_quotient_collector                                           |     0.002 |
|                   i_typical_case.i_addsub                                      |     0.002 |
|                     i_vx5_sp3.i_trivial.i_addsub                               |     0.002 |
|                       i_synth_option.i_synth_model                             |     0.002 |
|                         opt_vx7.i_uniwrap                                      |     0.002 |
|                   i_typical_case.i_negate_carousel                             |     0.000 |
|                   i_typical_case.i_quot_carousel_balance                       |     0.000 |
|       divideur_select_outp_0                                                   |     0.000 |
|       divideur_select_outp_1                                                   |     0.000 |
|       ligne_counter1                                                           |    <0.001 |
|         U0                                                                     |    <0.001 |
|       not_1bit_0                                                               |     0.000 |
|     RGB_to_Y_0                                                                 |     0.000 |
|       U0                                                                       |     0.000 |
|     Segmentation                                                               |     0.000 |
|       ENABLE                                                                   |     0.000 |
|       Seuillage_0                                                              |     0.000 |
|         U0                                                                     |     0.000 |
|       abs_8bits_signed_0                                                       |     0.000 |
|         U0                                                                     |     0.000 |
|       c_addsub_1                                                               |     0.000 |
|         U0                                                                     |     0.000 |
|           xst_addsub                                                           |     0.000 |
|             i_baseblox.i_baseblox_addsub                                       |     0.000 |
|               no_pipelining.the_addsub                                         |     0.000 |
|                 i_lut6.i_lut6_addsub                                           |     0.000 |
|                   i_q.i_simple.qreg                                            |     0.000 |
|       reg_Nbits_0                                                              |     0.000 |
|         U0                                                                     |     0.000 |
|           registres[0].reg                                                     |     0.000 |
|           registres[1].reg                                                     |     0.000 |
|           registres[2].reg                                                     |     0.000 |
|           registres[3].reg                                                     |     0.000 |
|           registres[4].reg                                                     |     0.000 |
|           registres[5].reg                                                     |     0.000 |
|           registres[6].reg                                                     |     0.000 |
|           registres[7].reg                                                     |     0.000 |
|       reg_Nbits_1                                                              |     0.000 |
|         U0                                                                     |     0.000 |
|           registres[0].reg                                                     |     0.000 |
|           registres[1].reg                                                     |     0.000 |
|           registres[2].reg                                                     |     0.000 |
|           registres[3].reg                                                     |     0.000 |
|           registres[4].reg                                                     |     0.000 |
|           registres[5].reg                                                     |     0.000 |
|           registres[6].reg                                                     |     0.000 |
|           registres[7].reg                                                     |     0.000 |
|       reg_Nbits_2                                                              |     0.000 |
|         U0                                                                     |     0.000 |
|           registres[0].reg                                                     |     0.000 |
|           registres[1].reg                                                     |     0.000 |
|           registres[2].reg                                                     |     0.000 |
|           registres[3].reg                                                     |     0.000 |
|           registres[4].reg                                                     |     0.000 |
|           registres[5].reg                                                     |     0.000 |
|           registres[6].reg                                                     |     0.000 |
|           registres[7].reg                                                     |     0.000 |
|     VDD                                                                        |     0.000 |
|     affiche_centre_0                                                           |    <0.001 |
|       U0                                                                       |    <0.001 |
|     clk_wiz_0                                                                  |     0.111 |
|       inst                                                                     |     0.111 |
|     dvi2rgb_0                                                                  |     0.102 |
|       U0                                                                       |     0.102 |
|         DataDecoders[0].DecoderX                                               |     0.012 |
|           ChannelBondX                                                         |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                 |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                 |    <0.001 |
|           InputSERDES_X                                                        |     0.010 |
|           PhaseAlignX                                                          |    <0.001 |
|           SyncBaseOvf                                                          |    <0.001 |
|             SyncAsyncx                                                         |    <0.001 |
|           SyncBaseRst                                                          |    <0.001 |
|             SyncAsyncx                                                         |    <0.001 |
|         DataDecoders[1].DecoderX                                               |     0.012 |
|           ChannelBondX                                                         |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                 |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                 |    <0.001 |
|           InputSERDES_X                                                        |     0.010 |
|           PhaseAlignX                                                          |    <0.001 |
|           SyncBaseOvf                                                          |    <0.001 |
|             SyncAsyncx                                                         |    <0.001 |
|           SyncBaseRst                                                          |    <0.001 |
|             SyncAsyncx                                                         |    <0.001 |
|         DataDecoders[2].DecoderX                                               |     0.012 |
|           ChannelBondX                                                         |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                 |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                 |    <0.001 |
|           InputSERDES_X                                                        |     0.010 |
|           PhaseAlignX                                                          |    <0.001 |
|           SyncBaseOvf                                                          |    <0.001 |
|             SyncAsyncx                                                         |    <0.001 |
|           SyncBaseRst                                                          |    <0.001 |
|             SyncAsyncx                                                         |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                                            |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                                 |     0.002 |
|           I2C_SlaveController                                                  |     0.002 |
|             GlitchF_SCL                                                        |    <0.001 |
|             GlitchF_SDA                                                        |    <0.001 |
|             SyncSCL                                                            |    <0.001 |
|             SyncSDA                                                            |    <0.001 |
|         LockLostReset                                                          |     0.000 |
|           SyncAsyncx                                                           |     0.000 |
|         TMDS_ClockingX                                                         |     0.065 |
|           LockLostReset                                                        |    <0.001 |
|             SyncAsyncx                                                         |    <0.001 |
|           MMCM_LockSync                                                        |    <0.001 |
|           RdyLostReset                                                         |    <0.001 |
|             SyncAsyncx                                                         |    <0.001 |
|     filtrage_intensif                                                          |     0.000 |
|       ET_logique_5entree_0                                                     |     0.000 |
|         U0                                                                     |     0.000 |
|       reg_1bit_0                                                               |     0.000 |
|         U0                                                                     |     0.000 |
|       reg_1bit_1                                                               |     0.000 |
|         U0                                                                     |     0.000 |
|       reg_1bit_2                                                               |     0.000 |
|         U0                                                                     |     0.000 |
|       reg_1bit_3                                                               |     0.000 |
|         U0                                                                     |     0.000 |
|       reg_1bit_4                                                               |     0.000 |
|         U0                                                                     |     0.000 |
|       reg_1bit_5                                                               |     0.000 |
|         U0                                                                     |     0.000 |
|     rgb2dvi_0                                                                  |     0.194 |
|       U0                                                                       |     0.194 |
|         ClockGenInternal.ClockGenX                                             |     0.062 |
|           LockLostReset                                                        |     0.000 |
|             SyncAsyncx                                                         |     0.000 |
|           PLL_LockSyncAsync                                                    |     0.000 |
|         ClockSerializer                                                        |     0.033 |
|         DataEncoders[0].DataEncoder                                            |    <0.001 |
|         DataEncoders[0].DataSerializer                                         |     0.033 |
|         DataEncoders[1].DataEncoder                                            |    <0.001 |
|         DataEncoders[1].DataSerializer                                         |     0.033 |
|         DataEncoders[2].DataEncoder                                            |    <0.001 |
|         DataEncoders[2].DataSerializer                                         |     0.033 |
|         LockLostReset                                                          |     0.000 |
|           SyncAsyncx                                                           |     0.000 |
|   hdmi_in_ddc_scl_iobuf                                                        |     0.000 |
|   hdmi_in_ddc_sda_iobuf                                                        |     0.000 |
+--------------------------------------------------------------------------------+-----------+


