\hypertarget{struct_s_d_i_o___type_def}{}\section{S\+D\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_d_i_o___type_def}\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}


SD host Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{P\+O\+W\+ER}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{C\+L\+K\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{A\+RG}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{C\+MD}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{R\+E\+S\+P\+C\+MD}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}{R\+E\+S\+P1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{R\+E\+S\+P2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{R\+E\+S\+P3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}{R\+E\+S\+P4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{D\+T\+I\+M\+ER}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{D\+L\+EN}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{D\+C\+T\+RL}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{D\+C\+O\+U\+NT}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{S\+TA}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{M\+A\+SK}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}{F\+I\+F\+O\+C\+NT}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}13\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{F\+I\+FO}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
SD host Interface. 

Definition at line 814 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}\label{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!A\+RG@{A\+RG}}
\index{A\+RG@{A\+RG}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+RG}{ARG}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+RG}

S\+D\+IO argument register, Address offset\+: 0x08 

Definition at line 818 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}\label{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!C\+L\+K\+CR@{C\+L\+K\+CR}}
\index{C\+L\+K\+CR@{C\+L\+K\+CR}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+L\+K\+CR}{CLKCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+L\+K\+CR}

S\+DI clock control register, Address offset\+: 0x04 

Definition at line 817 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}\label{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!C\+MD@{C\+MD}}
\index{C\+MD@{C\+MD}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+MD}{CMD}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+MD}

S\+D\+IO command register, Address offset\+: 0x0C 

Definition at line 819 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}\label{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+C\+O\+U\+NT@{D\+C\+O\+U\+NT}}
\index{D\+C\+O\+U\+NT@{D\+C\+O\+U\+NT}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+C\+O\+U\+NT}{DCOUNT}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t D\+C\+O\+U\+NT}

S\+D\+IO data counter register, Address offset\+: 0x30 

Definition at line 828 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}\label{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+C\+T\+RL@{D\+C\+T\+RL}}
\index{D\+C\+T\+RL@{D\+C\+T\+RL}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+C\+T\+RL}{DCTRL}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+C\+T\+RL}

S\+D\+IO data control register, Address offset\+: 0x2C 

Definition at line 827 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}\label{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+L\+EN@{D\+L\+EN}}
\index{D\+L\+EN@{D\+L\+EN}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+L\+EN}{DLEN}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+L\+EN}

S\+D\+IO data length register, Address offset\+: 0x28 

Definition at line 826 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}\label{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!D\+T\+I\+M\+ER@{D\+T\+I\+M\+ER}}
\index{D\+T\+I\+M\+ER@{D\+T\+I\+M\+ER}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+T\+I\+M\+ER}{DTIMER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+T\+I\+M\+ER}

S\+D\+IO data timer register, Address offset\+: 0x24 

Definition at line 825 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}\label{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!F\+I\+FO@{F\+I\+FO}}
\index{F\+I\+FO@{F\+I\+FO}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+I\+FO}{FIFO}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t F\+I\+FO}

S\+D\+IO data F\+I\+FO register, Address offset\+: 0x80 

Definition at line 835 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}\label{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!F\+I\+F\+O\+C\+NT@{F\+I\+F\+O\+C\+NT}}
\index{F\+I\+F\+O\+C\+NT@{F\+I\+F\+O\+C\+NT}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+I\+F\+O\+C\+NT}{FIFOCNT}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t F\+I\+F\+O\+C\+NT}

S\+D\+IO F\+I\+FO counter register, Address offset\+: 0x48 

Definition at line 833 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+CR}{ICR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+CR}

S\+D\+IO interrupt clear register, Address offset\+: 0x38 

Definition at line 830 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}\label{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M\+A\+SK}{MASK}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M\+A\+SK}

S\+D\+IO mask register, Address offset\+: 0x3C 

Definition at line 831 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}\label{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!P\+O\+W\+ER@{P\+O\+W\+ER}}
\index{P\+O\+W\+ER@{P\+O\+W\+ER}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+O\+W\+ER}{POWER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t P\+O\+W\+ER}

S\+D\+IO power control register, Address offset\+: 0x00 

Definition at line 816 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}\label{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}2\mbox{]}}

Reserved, 0x40-\/0x44 

Definition at line 832 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}\label{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}13\mbox{]}}

Reserved, 0x4\+C-\/0x7C 

Definition at line 834 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}\label{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P1@{R\+E\+S\+P1}}
\index{R\+E\+S\+P1@{R\+E\+S\+P1}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+P1}{RESP1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+P1}

S\+D\+IO response 1 register, Address offset\+: 0x14 

Definition at line 821 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}\label{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P2@{R\+E\+S\+P2}}
\index{R\+E\+S\+P2@{R\+E\+S\+P2}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+P2}{RESP2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+P2}

S\+D\+IO response 2 register, Address offset\+: 0x18 

Definition at line 822 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}\label{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P3@{R\+E\+S\+P3}}
\index{R\+E\+S\+P3@{R\+E\+S\+P3}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+P3}{RESP3}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+P3}

S\+D\+IO response 3 register, Address offset\+: 0x1C 

Definition at line 823 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}\label{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P4@{R\+E\+S\+P4}}
\index{R\+E\+S\+P4@{R\+E\+S\+P4}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+P4}{RESP4}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+P4}

S\+D\+IO response 4 register, Address offset\+: 0x20 

Definition at line 824 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}\label{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!R\+E\+S\+P\+C\+MD@{R\+E\+S\+P\+C\+MD}}
\index{R\+E\+S\+P\+C\+MD@{R\+E\+S\+P\+C\+MD}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+P\+C\+MD}{RESPCMD}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+P\+C\+MD}

S\+D\+IO command response register, Address offset\+: 0x10 

Definition at line 820 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}\label{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}} 
\index{S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}!S\+TA@{S\+TA}}
\index{S\+TA@{S\+TA}!S\+D\+I\+O\+\_\+\+Type\+Def@{S\+D\+I\+O\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+TA}{STA}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t S\+TA}

S\+D\+IO status register, Address offset\+: 0x34 

Definition at line 829 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
