<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include_b/component/mclk.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_77906d78eadec3b490d272609fc2ad07.html">include_b</a></li><li class="navelem"><a class="el" href="dir_375a7981bc807e88bf9ff3f6d1b7fd61.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mclk.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2mclk_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_MCLK_COMPONENT_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_MCLK_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5e52a9862cf025deca5d1a6ca3549955">   53</a></span>&#160;<span class="preprocessor">#define MCLK_U2234</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga33a5fe449cc0952da1f6a4c4479bdb61">   54</a></span>&#160;<span class="preprocessor">#define REV_MCLK                    0x101</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* -------- MCLK_CTRLA : (MCLK Offset: 0x00) (R/W  8) Control A -------- */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;} <a class="code" href="union_m_c_l_k___c_t_r_l_a___type.html">MCLK_CTRLA_Type</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8b444ecb081c2c293fb934c6a50eb8d7">   63</a></span>&#160;<span class="preprocessor">#define MCLK_CTRLA_OFFSET           0x00         </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa689c46b5cf92061710a29001d45239a">   64</a></span>&#160;<span class="preprocessor">#define MCLK_CTRLA_RESETVALUE       0x00ul       </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf37c133548e9d6a6ec49db11b80587dc">   65</a></span>&#160;<span class="preprocessor">#define MCLK_CTRLA_MASK             0x00ul       </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_INTENCLR : (MCLK Offset: 0x01) (R/W  8) Interrupt Enable Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    uint8_t  CKRDY:1;          </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    uint8_t  :7;               </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  } bit;                       </div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;} <a class="code" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html">MCLK_INTENCLR_Type</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga68637b3f1fed0ccd3ae371c53992e406">   78</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_OFFSET        0x01         </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad173bb9dba9e1522a644dbde879829d4">   79</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_RESETVALUE    0x00ul       </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaebdcc599e953e54697b2e40b5397496b">   81</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_CKRDY_Pos     0            </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga949276193ac8d97d0202ec75f9e84e8f">   82</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_CKRDY         (0x1ul &lt;&lt; MCLK_INTENCLR_CKRDY_Pos)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga6389053110a48b3e28a1856e9379af38">   83</a></span>&#160;<span class="preprocessor">#define MCLK_INTENCLR_MASK          0x01ul       </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_INTENSET : (MCLK Offset: 0x02) (R/W  8) Interrupt Enable Set -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    uint8_t  CKRDY:1;          </div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    uint8_t  :7;               </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  } bit;                       </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;} <a class="code" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html">MCLK_INTENSET_Type</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab0258927c23f68d0f403a91f68fdc1a8">   96</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_OFFSET        0x02         </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1a1d204e6b63e6fb14793fad6be480b3">   97</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_RESETVALUE    0x00ul       </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab9fefb6acd254d502c9ea81d010831ff">   99</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_CKRDY_Pos     0            </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga23e45552d797bdc0fea7ff5e8e7ffab0">  100</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_CKRDY         (0x1ul &lt;&lt; MCLK_INTENSET_CKRDY_Pos)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa5b62ad35b9bc2c164fea2457115e2b8">  101</a></span>&#160;<span class="preprocessor">#define MCLK_INTENSET_MASK          0x01ul       </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_INTFLAG : (MCLK Offset: 0x03) (R/W  8) Interrupt Flag Status and Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  CKRDY:1;          </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  :7;               </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  } bit;                       </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;} <a class="code" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html">MCLK_INTFLAG_Type</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf56eeb6ada43fe94d261d6d04336635b">  114</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_OFFSET         0x03         </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8e5308a9ba8280b0e4f121e9d65a36a4">  115</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_RESETVALUE     0x01ul       </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gabef328de34a9da476fa9a626643999e5">  117</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_CKRDY_Pos      0            </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4d627a8eb324eb7142abf6c035aef208">  118</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_CKRDY          (0x1ul &lt;&lt; MCLK_INTFLAG_CKRDY_Pos)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4d2f239e68ff5fba4b25397d91bed74a">  119</a></span>&#160;<span class="preprocessor">#define MCLK_INTFLAG_MASK           0x01ul       </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_CPUDIV : (MCLK Offset: 0x04) (R/W  8) CPU Clock Division -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    uint8_t  CPUDIV:8;         </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  } bit;                       </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;} <a class="code" href="union_m_c_l_k___c_p_u_d_i_v___type.html">MCLK_CPUDIV_Type</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga6b856556e549869e608b1c9d9ca335ff">  131</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_OFFSET          0x04         </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad5b446415ed860f94d2368945fa4b698">  132</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_RESETVALUE      0x01ul       </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae6faf0af5e1e22725e3c3080e2b94af7">  134</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_Pos      0            </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac4c71bf8b27ccc014cad4e42a0ffcc34">  135</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_Msk      (0xFFul &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga12595592ea99f05db67f87b18bfad62b">  136</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV(value)   (MCLK_CPUDIV_CPUDIV_Msk &amp; ((value) &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos))</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaaae3ea7bacfd57d32b6f68c9de98152e">  137</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV1_Val     0x1ul  </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga15f305d7ac6e3dec87c96ef1636d1708">  138</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV2_Val     0x2ul  </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaaaddab15620e9b154890594aef095ae3">  139</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV4_Val     0x4ul  </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7b62ecc83e4fa31634f6e69d8a32c8b5">  140</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV8_Val     0x8ul  </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0cfaa19877c910fea42fc0ac0f5aad9f">  141</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV16_Val    0x10ul  </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga448a4c4d751ee50c5d4b5ba090e1b59a">  142</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV32_Val    0x20ul  </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaac6c3fe67fb4444a6514401b65749a0e">  143</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV64_Val    0x40ul  </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1823f80244b12bdfd6a2c0b2b5aad95c">  144</a></span>&#160;<span class="preprocessor">#define   MCLK_CPUDIV_CPUDIV_DIV128_Val   0x80ul  </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7d988d86c47f82a9d8ffc47c4ff5dd56">  145</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV1     (MCLK_CPUDIV_CPUDIV_DIV1_Val   &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga467cc69309bf25c7896a848784ce2e9a">  146</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV2     (MCLK_CPUDIV_CPUDIV_DIV2_Val   &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab1f0cc1e1a3778b5a239c9cff1c5223f">  147</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV4     (MCLK_CPUDIV_CPUDIV_DIV4_Val   &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5c62ac1166efd68988989b2a17aa5bfc">  148</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV8     (MCLK_CPUDIV_CPUDIV_DIV8_Val   &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga81c373371d475d9edc93bda1067fa18b">  149</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV16    (MCLK_CPUDIV_CPUDIV_DIV16_Val  &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0c8e9c97c478acc4f8f38cfebfc5a7ff">  150</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV32    (MCLK_CPUDIV_CPUDIV_DIV32_Val  &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5717b327de2a33a70201490cc80b7b54">  151</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV64    (MCLK_CPUDIV_CPUDIV_DIV64_Val  &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab2eb2e14c7741ad1675bf06eed171ae5">  152</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_CPUDIV_DIV128   (MCLK_CPUDIV_CPUDIV_DIV128_Val &lt;&lt; MCLK_CPUDIV_CPUDIV_Pos)</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab671f30e14e4976663447bcdf727ea01">  153</a></span>&#160;<span class="preprocessor">#define MCLK_CPUDIV_MASK            0xFFul       </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_LPDIV : (MCLK Offset: 0x05) (R/W  8) Low-Power Clock Division -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    uint8_t  LPDIV:8;          </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  } bit;                       </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;} <a class="code" href="union_m_c_l_k___l_p_d_i_v___type.html">MCLK_LPDIV_Type</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae217da001f7399f8c4785842de7ac30a">  165</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_OFFSET           0x05         </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1e1b0d70e59a1295aee353dbbb59d4e7">  166</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_RESETVALUE       0x01ul       </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad9275e73d38bc33c74fe1d10e17e0023">  168</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_Pos        0            </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae69bcc4ce96b750eb890f742276ba127">  169</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_Msk        (0xFFul &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga162afa860299e19823eff8ca539a2fe9">  170</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV(value)     (MCLK_LPDIV_LPDIV_Msk &amp; ((value) &lt;&lt; MCLK_LPDIV_LPDIV_Pos))</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab7ad1f7299520f4cc271641d3c1d45af">  171</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV1_Val       0x1ul  </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac227ee23da578cc1218555697aceb4b8">  172</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV2_Val       0x2ul  </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5e716c7a9dbe745b4da5fc7921452a6a">  173</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV4_Val       0x4ul  </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga03b73cc67f8190dd558d476a0bffca16">  174</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV8_Val       0x8ul  </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae8321fe2a5533dd1a11004517f41e489">  175</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV16_Val      0x10ul  </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8e43281ced7f337fcb3969549fc20758">  176</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV32_Val      0x20ul  </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac4fb37777ca79177c4978c771ee1aa5c">  177</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV64_Val      0x40ul  </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga64472f172aa67a75e94939e0792f6f6e">  178</a></span>&#160;<span class="preprocessor">#define   MCLK_LPDIV_LPDIV_DIV128_Val     0x80ul  </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac6c7e231ac115931e8979609dc00d561">  179</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV1       (MCLK_LPDIV_LPDIV_DIV1_Val     &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gadb426cd1e3f677a470acdb0f086206c6">  180</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV2       (MCLK_LPDIV_LPDIV_DIV2_Val     &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga33c81c235eaff5b9d807aded67a1b669">  181</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV4       (MCLK_LPDIV_LPDIV_DIV4_Val     &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0d6a94f7f18e9e421febb1e427f9b830">  182</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV8       (MCLK_LPDIV_LPDIV_DIV8_Val     &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4e890af8896b8c1d13be12c5333948f5">  183</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV16      (MCLK_LPDIV_LPDIV_DIV16_Val    &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga84e01334c1e689a7850144327aba471e">  184</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV32      (MCLK_LPDIV_LPDIV_DIV32_Val    &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad8294dc01ed3bfcb136d6f4436bbf2ea">  185</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV64      (MCLK_LPDIV_LPDIV_DIV64_Val    &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga56e4e157c6968e1885c44c6e7d0e9799">  186</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_LPDIV_DIV128     (MCLK_LPDIV_LPDIV_DIV128_Val   &lt;&lt; MCLK_LPDIV_LPDIV_Pos)</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gade56d2279c16b5b2e8be666b0a8649d7">  187</a></span>&#160;<span class="preprocessor">#define MCLK_LPDIV_MASK             0xFFul       </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_BUPDIV : (MCLK Offset: 0x06) (R/W  8) Backup Clock Division -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    uint8_t  BUPDIV:8;         </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  } bit;                       </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;} <a class="code" href="union_m_c_l_k___b_u_p_d_i_v___type.html">MCLK_BUPDIV_Type</a>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac49ff4b000bc9c634c103d0bc6acd7b5">  199</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_OFFSET          0x06         </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf59a347fd28a738ba216458c47fc4972">  200</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_RESETVALUE      0x01ul       </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga990b49fd5adb7bbd8a9acf12cd483ae2">  202</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_Pos      0            </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaaf5ec276b248b1db35df2d8d0cd43a63">  203</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_Msk      (0xFFul &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga42610a33dd470ab15cbcec8bf88a1bd1">  204</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV(value)   (MCLK_BUPDIV_BUPDIV_Msk &amp; ((value) &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos))</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga671158df20fbfdcde67f602985780d65">  205</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV1_Val     0x1ul  </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gada1d955fec255a2fbcadeba457ae7adc">  206</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV2_Val     0x2ul  </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8d24e01f4620f7ee40ef3082ae7c0124">  207</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV4_Val     0x4ul  </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf66206caec0cf262aede3e55dec93ec7">  208</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV8_Val     0x8ul  </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga279f3f80490b7b0270a14b9ffb710a28">  209</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV16_Val    0x10ul  </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad1c5a99f229c470b78e648faed733586">  210</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV32_Val    0x20ul  </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab7bf2544525ba0a186073d360323d96f">  211</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV64_Val    0x40ul  </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5535fc6657d52b803831d35ac47a03e5">  212</a></span>&#160;<span class="preprocessor">#define   MCLK_BUPDIV_BUPDIV_DIV128_Val   0x80ul  </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4dd1bacc8eca76626ef8e592d1ac464b">  213</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV1     (MCLK_BUPDIV_BUPDIV_DIV1_Val   &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga36a6bf67b2b1595f3bcf53fc54bceea8">  214</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV2     (MCLK_BUPDIV_BUPDIV_DIV2_Val   &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae68c22231296a92c6e7aef7549c7d8fd">  215</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV4     (MCLK_BUPDIV_BUPDIV_DIV4_Val   &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0ec289ec135dca5ee500d3306ff2dc0e">  216</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV8     (MCLK_BUPDIV_BUPDIV_DIV8_Val   &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5e6c89fac09e41e6353db9dd809242c8">  217</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV16    (MCLK_BUPDIV_BUPDIV_DIV16_Val  &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga24a3d2b7f467f0ce055c5af0e564224a">  218</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV32    (MCLK_BUPDIV_BUPDIV_DIV32_Val  &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad85392a9bdc99ead9e74afcaec6cff38">  219</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV64    (MCLK_BUPDIV_BUPDIV_DIV64_Val  &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga584edc0fc37f85132a13749053338e65">  220</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_BUPDIV_DIV128   (MCLK_BUPDIV_BUPDIV_DIV128_Val &lt;&lt; MCLK_BUPDIV_BUPDIV_Pos)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga739dd9b874d39d68e895360d192b61cb">  221</a></span>&#160;<span class="preprocessor">#define MCLK_BUPDIV_MASK            0xFFul       </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_AHBMASK : (MCLK Offset: 0x10) (R/W 32) AHB Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    uint32_t HPB0_:1;          </div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    uint32_t HPB1_:1;          </div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    uint32_t HPB2_:1;          </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    uint32_t HPB3_:1;          </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    uint32_t HPB4_:1;          </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    uint32_t DSU_:1;           </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    uint32_t NVMCTRL_:1;       </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    uint32_t HMCRAMCHS_:1;     </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    uint32_t HMCRAMCLP_:1;     </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    uint32_t DMAC_:1;          </div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    uint32_t USB_:1;           </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    uint32_t PAC_:1;           </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    uint32_t NVMCTRL_PICACHU_:1; </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    uint32_t L2HBRIDGES_H_:1;  </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    uint32_t H2LBRIDGES_H_:1;  </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    uint32_t HMCRAMCHS_AHBSETUPKEEPER_:1; </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    uint32_t HMCRAMCHS_HMATRIXLP2HMCRAMCHSBRIDGE_:1; </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    uint32_t :12;              </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  } bit;                       </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;} <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html">MCLK_AHBMASK_Type</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf60da772fd92f5ac2d24529a4edd5bcf">  252</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_OFFSET         0x10         </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7416e817fc3532e446cfae94a314c2c1">  253</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_RESETVALUE     0x000FFFFFul </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaab73df1970914c738e069aa3f44343f7">  255</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB0_Pos       0            </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gadfdec284630c9c471fd1d731464252a2">  256</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB0           (0x1ul &lt;&lt; MCLK_AHBMASK_HPB0_Pos)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad500245362fc27f25dbd1cd872403db5">  257</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB1_Pos       1            </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaba05d82d3b9053c8634f5644410059fe">  258</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB1           (0x1ul &lt;&lt; MCLK_AHBMASK_HPB1_Pos)</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad85e221b80ccea1b2fb40ccd57361831">  259</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB2_Pos       2            </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4195e6c352a7882bd03c3a0e41a711be">  260</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB2           (0x1ul &lt;&lt; MCLK_AHBMASK_HPB2_Pos)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0fde493e6b6f196f2f5097f561c77fa3">  261</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB3_Pos       3            </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga98288687816bc464a0a8372ad889dd3e">  262</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB3           (0x1ul &lt;&lt; MCLK_AHBMASK_HPB3_Pos)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab9b11305713c203d9dfee2cbcb51feb9">  263</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB4_Pos       4            </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga684a9680af528e496524af474154a138">  264</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HPB4           (0x1ul &lt;&lt; MCLK_AHBMASK_HPB4_Pos)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf25c239a7914145d262614e4cea537b3">  265</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DSU_Pos        5            </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga65924af4e0fa2107ba83b9a2e6f58049">  266</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DSU            (0x1ul &lt;&lt; MCLK_AHBMASK_DSU_Pos)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga81becb828c915d5aac7686148213cb7a">  267</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_Pos    8            </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga59eafea8fd7c2b1338f9d8c459dc9e1e">  268</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL        (0x1ul &lt;&lt; MCLK_AHBMASK_NVMCTRL_Pos)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9de749365f52d084fd08c0aaa9fcb467">  269</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS_Pos  9            </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga52a0ac082cc2b3571d54c78a16df5972">  270</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS      (0x1ul &lt;&lt; MCLK_AHBMASK_HMCRAMCHS_Pos)</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8c2786acd24ae163abbe7b6db31524ca">  271</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCLP_Pos  10           </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga6996ee47d34b0119f0de51f638bb8ba5">  272</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCLP      (0x1ul &lt;&lt; MCLK_AHBMASK_HMCRAMCLP_Pos)</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9777b9f4e5c6f15597d5d0f3c284a638">  273</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DMAC_Pos       11           </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga528ff2fc41ed495daa5426a00d005543">  274</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_DMAC           (0x1ul &lt;&lt; MCLK_AHBMASK_DMAC_Pos)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga58c4b1c4ee77bdcf758d0e74ec5b5abc">  275</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_USB_Pos        12           </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac0f4944f37bde2fe7e8d7fe87ca957fb">  276</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_USB            (0x1ul &lt;&lt; MCLK_AHBMASK_USB_Pos)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga25f30a1fcd43fb869b5594496df8d1f1">  277</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_PAC_Pos        14           </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaffaabbf8d69adeb59ff3f1a1e4b428dc">  278</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_PAC            (0x1ul &lt;&lt; MCLK_AHBMASK_PAC_Pos)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad05fb017381480b1f5c4925fe5b2a148">  279</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_PICACHU_Pos 15           </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga2ae9f1568e029c3a1a067700c0a4723c">  280</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_PICACHU (0x1ul &lt;&lt; MCLK_AHBMASK_NVMCTRL_PICACHU_Pos)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4ad5d3c40a3540f607c1333ccdae30d7">  281</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_L2HBRIDGES_H_Pos 16           </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga2e55c46acf876369f5bef73b05ad7013">  282</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_L2HBRIDGES_H   (0x1ul &lt;&lt; MCLK_AHBMASK_L2HBRIDGES_H_Pos)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7f5250546b91de5659df9b3a7898133b">  283</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_H2LBRIDGES_H_Pos 17           </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1e7429edbe94123e06ef2f71da8ce8d3">  284</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_H2LBRIDGES_H   (0x1ul &lt;&lt; MCLK_AHBMASK_H2LBRIDGES_H_Pos)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga374b03eac7955927d847a8a2f63fb6ac">  285</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS_AHBSETUPKEEPER_Pos 18           </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0302adcf72766aec4850cc6f28f31df0">  286</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS_AHBSETUPKEEPER (0x1ul &lt;&lt; MCLK_AHBMASK_HMCRAMCHS_AHBSETUPKEEPER_Pos)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga388647ec385ad699dc05f41e7dbfeb09">  287</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS_HMATRIXLP2HMCRAMCHSBRIDGE_Pos 19           </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga3310a4a2949edeae1b9f052c77e5da61">  288</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_HMCRAMCHS_HMATRIXLP2HMCRAMCHSBRIDGE (0x1ul &lt;&lt; MCLK_AHBMASK_HMCRAMCHS_HMATRIXLP2HMCRAMCHSBRIDGE_Pos)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4ff9567101bdb1ceefebec27f64d817f">  289</a></span>&#160;<span class="preprocessor">#define MCLK_AHBMASK_MASK           0x000FDF3Ful </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBAMASK : (MCLK Offset: 0x14) (R/W 32) APBA Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    uint32_t PM_:1;            </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    uint32_t MCLK_:1;          </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    uint32_t RSTC_:1;          </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    uint32_t OSCCTRL_:1;       </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    uint32_t OSC32KCTRL_:1;    </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    uint32_t SUPC_:1;          </div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    uint32_t GCLK_:1;          </div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    uint32_t WDT_:1;           </div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    uint32_t RTC_:1;           </div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    uint32_t EIC_:1;           </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    uint32_t PORT_:1;          </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    uint32_t TAL_:1;           </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    uint32_t :20;              </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  } bit;                       </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;} <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html">MCLK_APBAMASK_Type</a>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0c6c90fc226352932e5d81fb51efebc0">  313</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OFFSET        0x14         </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga3d96d2b490df3f3164791e72baeabe60">  314</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RESETVALUE    0x00001FFFul </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga04293b17854c4a2862117cb1e92e90d9">  316</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PM_Pos        0            </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7941e06780c125fd16a2d5ae4d1f8e1e">  317</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PM            (0x1ul &lt;&lt; MCLK_APBAMASK_PM_Pos)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0db8d768734ebf5b9b0c4b32fff4ad02">  318</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_MCLK_Pos      1            </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gae1adde513e3034e9af1d3b83675bbfee">  319</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_MCLK          (0x1ul &lt;&lt; MCLK_APBAMASK_MCLK_Pos)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga23015f90db0192052e8d0a971684fa6e">  320</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RSTC_Pos      2            </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga6336e4028597b8188dc6d9408d8bc80d">  321</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RSTC          (0x1ul &lt;&lt; MCLK_APBAMASK_RSTC_Pos)</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac3c888b7b8de3be9e61afcf2aff6dff2">  322</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSCCTRL_Pos   3            </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga14f0797fb3f869e7dae0d1f669c1baef">  323</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSCCTRL       (0x1ul &lt;&lt; MCLK_APBAMASK_OSCCTRL_Pos)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac13c0587fd456465accd0efc6e769413">  324</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSC32KCTRL_Pos 4            </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab35f8bfe9dfac960c39e117b13c0c775">  325</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_OSC32KCTRL    (0x1ul &lt;&lt; MCLK_APBAMASK_OSC32KCTRL_Pos)</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9482e51359fc581f7c605977eb3685c5">  326</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_SUPC_Pos      5            </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa034a3017bc25f04ecd48ed91b75c101">  327</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_SUPC          (0x1ul &lt;&lt; MCLK_APBAMASK_SUPC_Pos)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5fb09fb3c0885c6bf234d8021344b40b">  328</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_GCLK_Pos      6            </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga71a56d5e1f337ebd9fdc1c2e7dd9c033">  329</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_GCLK          (0x1ul &lt;&lt; MCLK_APBAMASK_GCLK_Pos)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga65b51937fbcdf1a5d7418bbfd0cb3a4e">  330</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_WDT_Pos       7            </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7840b89731ff3eb4be62d16784fa2bc2">  331</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_WDT           (0x1ul &lt;&lt; MCLK_APBAMASK_WDT_Pos)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga29bcfd311e7858237139c52fa164728d">  332</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RTC_Pos       8            </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gafe14ec8c85deabba0ae8f43d80415b39">  333</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_RTC           (0x1ul &lt;&lt; MCLK_APBAMASK_RTC_Pos)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5071841327f5691fad5aaa64928723b4">  334</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_EIC_Pos       9            </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga6d055e2f0b11b2e2892aa84f9d2d28a3">  335</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_EIC           (0x1ul &lt;&lt; MCLK_APBAMASK_EIC_Pos)</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga30ff98490972c5a9bbcc79575ea7faa8">  336</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PORT_Pos      10           </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga98f63a040a2d8bc584bf533d95242515">  337</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_PORT          (0x1ul &lt;&lt; MCLK_APBAMASK_PORT_Pos)</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa8ca7fab582590a43369763a5183fb4e">  338</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_TAL_Pos       11           </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga498e85b5425f9308dea0ac83ec8be49c">  339</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_TAL           (0x1ul &lt;&lt; MCLK_APBAMASK_TAL_Pos)</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga85274982e658543846410257d8741368">  340</a></span>&#160;<span class="preprocessor">#define MCLK_APBAMASK_MASK          0x00000FFFul </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBBMASK : (MCLK Offset: 0x18) (R/W 32) APBB Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    uint32_t USB_:1;           </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    uint32_t DSU_:1;           </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    uint32_t NVMCTRL_:1;       </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    uint32_t :29;              </div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  } bit;                       </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;} <a class="code" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html">MCLK_APBBMASK_Type</a>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8c35b6e1cf5ad6b7de3361646bc0510f">  355</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_OFFSET        0x18         </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7784f1cdd1314b91b3004070e1fc4b8b">  356</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_RESETVALUE    0x00000017ul </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf21d2c3cd0e5edba8c2ad9db99d97a37">  358</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_USB_Pos       0            </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaaf842d3fb3e5253ed4f5aa5022143020">  359</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_USB           (0x1ul &lt;&lt; MCLK_APBBMASK_USB_Pos)</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga04d6d13ad8ea21c5493c88e22b64900b">  360</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_DSU_Pos       1            </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab5389d85bf558511dcf954f5e2eb47a2">  361</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_DSU           (0x1ul &lt;&lt; MCLK_APBBMASK_DSU_Pos)</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga00e3c7c7c317a8a1a2e828ed35e38993">  362</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_NVMCTRL_Pos   2            </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga859d088ecae69a31dab834572749a8c3">  363</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_NVMCTRL       (0x1ul &lt;&lt; MCLK_APBBMASK_NVMCTRL_Pos)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga17175a488d06a4b52abab2d654660456">  364</a></span>&#160;<span class="preprocessor">#define MCLK_APBBMASK_MASK          0x00000007ul </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBCMASK : (MCLK Offset: 0x1C) (R/W 32) APBC Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    uint32_t SERCOM0_:1;       </div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    uint32_t SERCOM1_:1;       </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    uint32_t SERCOM2_:1;       </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    uint32_t SERCOM3_:1;       </div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    uint32_t SERCOM4_:1;       </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    uint32_t TCC0_:1;          </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    uint32_t TCC1_:1;          </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    uint32_t TCC2_:1;          </div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    uint32_t TC0_:1;           </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    uint32_t TC1_:1;           </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    uint32_t TC2_:1;           </div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    uint32_t TC3_:1;           </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    uint32_t DAC_:1;           </div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    uint32_t AES_:1;           </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    uint32_t TRNG_:1;          </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    uint32_t :17;              </div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  } bit;                       </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;} <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html">MCLK_APBCMASK_Type</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9adc77e1bade5beba117c02998b80574">  391</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_OFFSET        0x1C         </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad844382addaec4552ab75518ff2d7e74">  392</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_RESETVALUE    0x00007FFFul </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga374f42f8901b252860e3cc1d2624caf4">  394</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM0_Pos   0            </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga670e465e481f03a5589fc4ad7ae7a70f">  395</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM0       (0x1ul &lt;&lt; MCLK_APBCMASK_SERCOM0_Pos)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga5b44931d7ee6f6e9db11c722308df358">  396</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM1_Pos   1            </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga98ec28736c0b1f9428ee9dfc1884eeff">  397</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM1       (0x1ul &lt;&lt; MCLK_APBCMASK_SERCOM1_Pos)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga51332d6c4ece3ae0b4039bce69b8a7f7">  398</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM2_Pos   2            </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga36476aeaf42717c6869f54390f38c029">  399</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM2       (0x1ul &lt;&lt; MCLK_APBCMASK_SERCOM2_Pos)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga883809e62bbb619e191cb3308acc7c75">  400</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM3_Pos   3            </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga2cc259b90f507ebd23fd2c8e8a27047d">  401</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM3       (0x1ul &lt;&lt; MCLK_APBCMASK_SERCOM3_Pos)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga3ee8b25a7f394c894926c0912805650e">  402</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM4_Pos   4            </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga98799b3c9d94cc6222398c9452a74907">  403</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_SERCOM4       (0x1ul &lt;&lt; MCLK_APBCMASK_SERCOM4_Pos)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa3256a05915a7aa02553f9661d4e15fa">  404</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC0_Pos      5            </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab312835922e01e936961833fbd6692c7">  405</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC0          (0x1ul &lt;&lt; MCLK_APBCMASK_TCC0_Pos)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gac5b9251c80361f67ac79d6e263f17cd7">  406</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC1_Pos      6            </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga3c4f3ae83b54444e0a1cc32ff8beb6bd">  407</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC1          (0x1ul &lt;&lt; MCLK_APBCMASK_TCC1_Pos)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga4f871f80238ad9bbb73e2f8656a9e59d">  408</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC2_Pos      7            </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga19eb46ff025f9b876d0bb25038a441c9">  409</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TCC2          (0x1ul &lt;&lt; MCLK_APBCMASK_TCC2_Pos)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga30976456f5f57cca14ea304b64fbb220">  410</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC0_Pos       8            </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8b882c1f33ac77c836a097fde5af2750">  411</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC0           (0x1ul &lt;&lt; MCLK_APBCMASK_TC0_Pos)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga12bd13f669204099d5d88f711d740364">  412</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC1_Pos       9            </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab0af8b41a1a97060adc66a720ee3f962">  413</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC1           (0x1ul &lt;&lt; MCLK_APBCMASK_TC1_Pos)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0e802290cbae7f31b5402ede4c2f5eef">  414</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC2_Pos       10           </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga485c02ada631ef44890736e3ee932ac9">  415</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC2           (0x1ul &lt;&lt; MCLK_APBCMASK_TC2_Pos)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1802cf9fe564bf6d91ed88729fb9ae78">  416</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC3_Pos       11           </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gabf583e8c4680e3fd537f73e3aad520b5">  417</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TC3           (0x1ul &lt;&lt; MCLK_APBCMASK_TC3_Pos)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gabadc45c03b50f2e6ace929a858401219">  418</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_DAC_Pos       12           </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaa21b35aa90994641cd5d7f356b1186f8">  419</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_DAC           (0x1ul &lt;&lt; MCLK_APBCMASK_DAC_Pos)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gafe03bc583599946038f7e2de91be340c">  420</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_AES_Pos       13           </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga2ba4d5128ce2cd738d9019fa127815e0">  421</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_AES           (0x1ul &lt;&lt; MCLK_APBCMASK_AES_Pos)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga398240eb1bf125624011e74222087b4f">  422</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TRNG_Pos      14           </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1a40fe05d77739123054498e7b303d3b">  423</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_TRNG          (0x1ul &lt;&lt; MCLK_APBCMASK_TRNG_Pos)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaecd8f6d7a986889c2f43a65a506bd42e">  424</a></span>&#160;<span class="preprocessor">#define MCLK_APBCMASK_MASK          0x00007FFFul </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBDMASK : (MCLK Offset: 0x20) (R/W 32) APBD Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    uint32_t EVSYS_:1;         </div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    uint32_t SERCOM5_:1;       </div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    uint32_t TC4_:1;           </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    uint32_t ADC_:1;           </div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    uint32_t AC_:1;            </div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    uint32_t PTC_:1;           </div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    uint32_t OPAMP_:1;         </div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    uint32_t CCL_:1;           </div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  } bit;                       </div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;} <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html">MCLK_APBDMASK_Type</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7a00f8f628fc059b0ffcc36d2343c212">  444</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_OFFSET        0x20         </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaffe228d4015871770d9c2ac2d3e23349">  445</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_RESETVALUE    0x000000FFul </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga910bc2de1962da4cbea78c349a2f2b7e">  447</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_EVSYS_Pos     0            </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga826a7d1fcf9eee631511c46344039c7d">  448</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_EVSYS         (0x1ul &lt;&lt; MCLK_APBDMASK_EVSYS_Pos)</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga0860f3d77409f156d996a776493af3a9">  449</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_SERCOM5_Pos   1            </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1fe54d279cd69d48baff8dfd429f3169">  450</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_SERCOM5       (0x1ul &lt;&lt; MCLK_APBDMASK_SERCOM5_Pos)</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga7d13025b086bcd8480dbf86f5f1b777f">  451</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_TC4_Pos       2            </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gab6acdfbe094d9b0e4f69bbff979f64e6">  452</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_TC4           (0x1ul &lt;&lt; MCLK_APBDMASK_TC4_Pos)</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga82ab9cf32c337d1ebb62297a5a4ef23b">  453</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_ADC_Pos       3            </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga1c4a96831e7097762131640ea3a2a18d">  454</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_ADC           (0x1ul &lt;&lt; MCLK_APBDMASK_ADC_Pos)</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga60557062e19bd94f9b08ee6e6b97f9dc">  455</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_AC_Pos        4            </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gacff1b48dd89483139c8429e50eac4928">  456</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_AC            (0x1ul &lt;&lt; MCLK_APBDMASK_AC_Pos)</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga316b3e3d84370e9142e997abf7224527">  457</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_PTC_Pos       5            </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gaf57c394f5082ccebc06ecd7d7c2a161b">  458</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_PTC           (0x1ul &lt;&lt; MCLK_APBDMASK_PTC_Pos)</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga9519c2ae50777e3ebcb13ccf4bb9f562">  459</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_OPAMP_Pos     6            </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga8d5ae02e51db6550b623552311d738c6">  460</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_OPAMP         (0x1ul &lt;&lt; MCLK_APBDMASK_OPAMP_Pos)</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gadd0703ea141f13c69460177cd037090b">  461</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_CCL_Pos       7            </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga184b441b35c401bb44ea57cc32168b8b">  462</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_CCL           (0x1ul &lt;&lt; MCLK_APBDMASK_CCL_Pos)</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gad7749cd8272a2d7fdb3faaeaa99e5268">  463</a></span>&#160;<span class="preprocessor">#define MCLK_APBDMASK_MASK          0x000000FFul </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBEMASK : (MCLK Offset: 0x24) (R/W 32) APBE Mask -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    uint32_t PAC_:1;           </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    uint32_t :31;              </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  } bit;                       </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;} <a class="code" href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html">MCLK_APBEMASK_Type</a>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga55abce5cac818f3855f42fb5f7466225">  476</a></span>&#160;<span class="preprocessor">#define MCLK_APBEMASK_OFFSET        0x24         </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#gadc53205cf8aae62a6f0aaa180cfc2da2">  477</a></span>&#160;<span class="preprocessor">#define MCLK_APBEMASK_RESETVALUE    0x0000000Dul </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga353e18deab55ff7de5b4294c60185ed8">  479</a></span>&#160;<span class="preprocessor">#define MCLK_APBEMASK_PAC_Pos       0            </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga766c196f627ecd3887e8ce1c722bec50">  480</a></span>&#160;<span class="preprocessor">#define MCLK_APBEMASK_PAC           (0x1ul &lt;&lt; MCLK_APBEMASK_PAC_Pos)</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___m_c_l_k.html#ga694a5d6189623d9209e267eae49ddb58">  481</a></span>&#160;<span class="preprocessor">#define MCLK_APBEMASK_MASK          0x00000001ul </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___c_t_r_l_a___type.html">MCLK_CTRLA_Type</a>           CTRLA;       </div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html">MCLK_INTENCLR_Type</a>        INTENCLR;    </div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html">MCLK_INTENSET_Type</a>        INTENSET;    </div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___i_n_t_f_l_a_g___type.html">MCLK_INTFLAG_Type</a>         INTFLAG;     </div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___c_p_u_d_i_v___type.html">MCLK_CPUDIV_Type</a>          CPUDIV;      </div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___l_p_d_i_v___type.html">MCLK_LPDIV_Type</a>           LPDIV;       </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___b_u_p_d_i_v___type.html">MCLK_BUPDIV_Type</a>          BUPDIV;      </div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x9];</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_h_b_m_a_s_k___type.html">MCLK_AHBMASK_Type</a>         AHBMASK;     </div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html">MCLK_APBAMASK_Type</a>        APBAMASK;    </div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html">MCLK_APBBMASK_Type</a>        APBBMASK;    </div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html">MCLK_APBCMASK_Type</a>        APBCMASK;    </div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html">MCLK_APBDMASK_Type</a>        APBDMASK;    </div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html">MCLK_APBEMASK_Type</a>        APBEMASK;    </div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;} <a class="code" href="struct_mclk.html">Mclk</a>;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_MCLK_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_m_c_l_k___a_h_b_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_h_b_m_a_s_k___type.html">MCLK_AHBMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00246">mclk_100.h:246</a></div></div>
<div class="ttc" id="union_m_c_l_k___c_t_r_l_a___type_html"><div class="ttname"><a href="union_m_c_l_k___c_t_r_l_a___type.html">MCLK_CTRLA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00058">mclk_100.h:58</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_f_l_a_g___type_html"><div class="ttname"><a href="union_m_c_l_k___i_n_t_f_l_a_g___type.html">MCLK_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00123">mclk_100.h:123</a></div></div>
<div class="ttc" id="union_m_c_l_k___l_p_d_i_v___type_html"><div class="ttname"><a href="union_m_c_l_k___l_p_d_i_v___type.html">MCLK_LPDIV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00178">mclk_100.h:178</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00070">samd21e15a.h:70</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_e_n_c_l_r___type_html"><div class="ttname"><a href="union_m_c_l_k___i_n_t_e_n_c_l_r___type.html">MCLK_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00081">mclk_100.h:81</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_b_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_p_b_b_m_a_s_k___type.html">MCLK_APBBMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00365">mclk_100.h:365</a></div></div>
<div class="ttc" id="union_m_c_l_k___i_n_t_e_n_s_e_t___type_html"><div class="ttname"><a href="union_m_c_l_k___i_n_t_e_n_s_e_t___type.html">MCLK_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00102">mclk_100.h:102</a></div></div>
<div class="ttc" id="union_m_c_l_k___b_u_p_d_i_v___type_html"><div class="ttname"><a href="union_m_c_l_k___b_u_p_d_i_v___type.html">MCLK_BUPDIV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00212">mclk_100.h:212</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_d_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_p_b_d_m_a_s_k___type.html">MCLK_APBDMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00449">mclk_100.h:449</a></div></div>
<div class="ttc" id="struct_mclk_html"><div class="ttname"><a href="struct_mclk.html">Mclk</a></div><div class="ttdoc">MCLK hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00506">mclk_100.h:506</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_a_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_p_b_a_m_a_s_k___type.html">MCLK_APBAMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00314">mclk_100.h:314</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_c_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_p_b_c_m_a_s_k___type.html">MCLK_APBCMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00389">mclk_100.h:389</a></div></div>
<div class="ttc" id="union_m_c_l_k___a_p_b_e_m_a_s_k___type_html"><div class="ttname"><a href="union_m_c_l_k___a_p_b_e_m_a_s_k___type.html">MCLK_APBEMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00488">mclk_100.h:488</a></div></div>
<div class="ttc" id="union_m_c_l_k___c_p_u_d_i_v___type_html"><div class="ttname"><a href="union_m_c_l_k___c_p_u_d_i_v___type.html">MCLK_CPUDIV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk__100_8h_source.html#l00144">mclk_100.h:144</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
