<Results/membwl/dimm4/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3518
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1453.07 --||-- Mem Ch  0: Reads (MB/s):   724.86 --|
|--            Writes(MB/s):  1740.47 --||--            Writes(MB/s):   996.41 --|
|-- Mem Ch  1: Reads (MB/s):  1451.90 --||-- Mem Ch  1: Reads (MB/s):   727.96 --|
|--            Writes(MB/s):  1734.10 --||--            Writes(MB/s):   997.09 --|
|-- Mem Ch  2: Reads (MB/s):  1455.96 --||-- Mem Ch  2: Reads (MB/s):   748.90 --|
|--            Writes(MB/s):  1739.80 --||--            Writes(MB/s):   998.71 --|
|-- Mem Ch  3: Reads (MB/s):  1452.40 --||-- Mem Ch  3: Reads (MB/s):   732.61 --|
|--            Writes(MB/s):  1735.27 --||--            Writes(MB/s):   994.20 --|
|-- NODE 0 Mem Read (MB/s) :  5813.33 --||-- NODE 1 Mem Read (MB/s) :  2934.32 --|
|-- NODE 0 Mem Write(MB/s) :  6949.64 --||-- NODE 1 Mem Write(MB/s) :  3986.41 --|
|-- NODE 0 P. Write (T/s):     143010 --||-- NODE 1 P. Write (T/s):     130656 --|
|-- NODE 0 Memory (MB/s):    12762.98 --||-- NODE 1 Memory (MB/s):     6920.74 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8747.66                --|
            |--                System Write Throughput(MB/s):      10936.06                --|
            |--               System Memory Throughput(MB/s):      19683.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 35ee
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8568          96      14 M   107 M     24       0     472 K
 1     939 K       655 K    16 M   141 M    192 M    36     429 K
-----------------------------------------------------------------------
 *     947 K       655 K    31 M   249 M    192 M    36     901 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.93        Core1: 25.07        
Core2: 32.98        Core3: 29.68        
Core4: 33.63        Core5: 43.26        
Core6: 24.61        Core7: 35.80        
Core8: 36.04        Core9: 45.92        
Core10: 30.69        Core11: 29.07        
Core12: 23.68        Core13: 30.21        
Core14: 32.46        Core15: 30.43        
Core16: 35.43        Core17: 26.61        
Core18: 33.63        Core19: 24.67        
Core20: 37.25        Core21: 29.08        
Core22: 36.66        Core23: 21.72        
Core24: 35.07        Core25: 22.38        
Core26: 35.30        Core27: 36.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.26
Socket1: 30.05
DDR read Latency(ns)
Socket0: 1693.28
Socket1: 3109.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.76        Core1: 24.60        
Core2: 30.56        Core3: 29.89        
Core4: 33.74        Core5: 35.86        
Core6: 24.78        Core7: 37.54        
Core8: 35.06        Core9: 44.49        
Core10: 31.05        Core11: 28.96        
Core12: 23.41        Core13: 30.60        
Core14: 32.50        Core15: 28.83        
Core16: 36.26        Core17: 27.01        
Core18: 36.87        Core19: 24.65        
Core20: 37.82        Core21: 24.82        
Core22: 36.67        Core23: 27.31        
Core24: 35.19        Core25: 25.03        
Core26: 35.14        Core27: 36.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.03
Socket1: 29.87
DDR read Latency(ns)
Socket0: 1743.44
Socket1: 3001.38
irq_total: 179007.113386408
cpu_total: 16.59
cpu_0: 15.36
cpu_1: 9.24
cpu_2: 2.59
cpu_3: 32.51
cpu_4: 17.95
cpu_5: 6.45
cpu_6: 1.93
cpu_7: 29.06
cpu_8: 18.88
cpu_9: 6.65
cpu_10: 18.28
cpu_11: 1.53
cpu_12: 2.06
cpu_13: 22.61
cpu_14: 12.43
cpu_15: 1.46
cpu_16: 31.25
cpu_17: 21.34
cpu_18: 32.45
cpu_19: 18.55
cpu_20: 24.00
cpu_21: 43.42
cpu_22: 30.72
cpu_23: 17.49
cpu_24: 7.51
cpu_25: 16.76
cpu_26: 2.66
cpu_27: 19.48
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 138553
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 138553
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1357740
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1357740
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12244096169
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12244096169
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12190499706
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12190499706
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9144510
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9144510
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9699119
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 9699119
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1357741
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1357741
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 138558
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 138558


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.60        Core1: 25.19        
Core2: 30.70        Core3: 29.75        
Core4: 34.32        Core5: 39.09        
Core6: 25.06        Core7: 37.56        
Core8: 33.95        Core9: 41.84        
Core10: 30.92        Core11: 26.05        
Core12: 23.49        Core13: 30.59        
Core14: 32.76        Core15: 29.30        
Core16: 36.08        Core17: 28.38        
Core18: 34.77        Core19: 24.69        
Core20: 38.37        Core21: 25.48        
Core22: 36.68        Core23: 22.12        
Core24: 35.49        Core25: 24.80        
Core26: 33.92        Core27: 36.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.85
Socket1: 29.65
DDR read Latency(ns)
Socket0: 1709.87
Socket1: 3071.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.79        Core1: 25.27        
Core2: 30.70        Core3: 29.80        
Core4: 34.16        Core5: 42.30        
Core6: 24.81        Core7: 38.24        
Core8: 34.24        Core9: 46.32        
Core10: 30.47        Core11: 28.77        
Core12: 23.41        Core13: 30.33        
Core14: 32.39        Core15: 32.50        
Core16: 35.38        Core17: 27.97        
Core18: 33.63        Core19: 23.81        
Core20: 38.11        Core21: 25.02        
Core22: 36.71        Core23: 21.71        
Core24: 34.41        Core25: 25.79        
Core26: 34.85        Core27: 36.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.47
Socket1: 29.59
DDR read Latency(ns)
Socket0: 1719.99
Socket1: 3093.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.46        Core1: 25.28        
Core2: 30.07        Core3: 29.80        
Core4: 34.58        Core5: 43.39        
Core6: 24.63        Core7: 38.53        
Core8: 35.57        Core9: 42.33        
Core10: 30.53        Core11: 28.97        
Core12: 23.48        Core13: 30.31        
Core14: 32.40        Core15: 29.17        
Core16: 35.81        Core17: 27.00        
Core18: 34.11        Core19: 24.60        
Core20: 37.64        Core21: 24.44        
Core22: 36.74        Core23: 21.53        
Core24: 35.25        Core25: 27.22        
Core26: 34.73        Core27: 36.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.57
Socket1: 29.44
DDR read Latency(ns)
Socket0: 1735.36
Socket1: 3109.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.54        Core1: 24.65        
Core2: 30.09        Core3: 29.65        
Core4: 35.28        Core5: 37.35        
Core6: 24.82        Core7: 38.52        
Core8: 35.59        Core9: 43.56        
Core10: 30.43        Core11: 28.75        
Core12: 23.41        Core13: 30.42        
Core14: 32.68        Core15: 29.23        
Core16: 35.94        Core17: 27.04        
Core18: 34.60        Core19: 24.61        
Core20: 37.85        Core21: 24.34        
Core22: 36.73        Core23: 21.57        
Core24: 35.19        Core25: 27.27        
Core26: 35.29        Core27: 36.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.76
Socket1: 29.39
DDR read Latency(ns)
Socket0: 1723.60
Socket1: 3086.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14221
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411207454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411212670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205671462; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205671462; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205676159; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205676159; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205680256; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205680256; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205684578; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205684578; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004752511; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4759569; Consumed Joules: 290.50; Watts: 48.38; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 3541536; Consumed DRAM Joules: 54.19; DRAM Watts: 9.02
S1P0; QPIClocks: 14411303198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411306394; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205727231; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205727231; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205730797; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205730797; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205734604; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205734604; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205735355; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205735355; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004758463; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4873057; Consumed Joules: 297.43; Watts: 49.54; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3177307; Consumed DRAM Joules: 48.61; DRAM Watts: 8.10
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 385f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.43   0.11    0.60      26 M     29 M    0.12    0.18    0.05    0.06      224       10       20     67
   1    1     0.07   0.77   0.09    0.60    1371 K   3996 K    0.66    0.44    0.00    0.01      392      157       15     62
   2    0     0.01   0.33   0.03    0.60     685 K   1490 K    0.54    0.05    0.01    0.01      336        3        6     66
   3    1     0.08   0.33   0.23    0.67      55 M     67 M    0.17    0.29    0.07    0.09     1904     1268        1     63
   4    0     0.08   0.63   0.12    0.60      25 M     29 M    0.15    0.21    0.03    0.04     1680     1532        3     67
   5    1     0.05   0.76   0.06    0.60    3257 K   3919 K    0.17    0.23    0.01    0.01       56       56        7     63
   6    0     0.01   0.43   0.03    0.60     367 K   1527 K    0.76    0.05    0.00    0.01       56       12       11     66
   7    1     0.03   0.14   0.19    0.60      49 M     54 M    0.10    0.29    0.18    0.20    14616        0     1624     62
   8    0     0.22   1.40   0.16    0.60    8224 K     12 M    0.33    0.21    0.00    0.01       56        2        4     66
   9    1     0.05   0.65   0.08    0.60    3747 K   4045 K    0.07    0.17    0.01    0.01      112       18        3     62
  10    0     0.10   0.66   0.15    0.60      26 M     29 M    0.12    0.36    0.03    0.03     3752       87     3172     65
  11    1     0.01   0.29   0.03    0.60     416 K   1282 K    0.68    0.04    0.01    0.02        0        2        7     61
  12    0     0.02   0.55   0.03    0.60     311 K   1079 K    0.71    0.10    0.00    0.01       56        0        7     67
  13    1     0.07   0.42   0.16    0.60      36 M     42 M    0.15    0.26    0.05    0.06       56       13        0     61
  14    0     0.10   0.87   0.12    0.60    4886 K   6907 K    0.29    0.27    0.00    0.01      336       88       30     66
  15    1     0.02   0.51   0.04    0.60    1459 K   1937 K    0.25    0.09    0.01    0.01      224       15       30     61
  16    0     0.05   0.23   0.22    0.64      88 M     97 M    0.09    0.15    0.18    0.20    10528     9236        2     66
  17    1     0.07   0.48   0.15    0.60      21 M     25 M    0.17    0.48    0.03    0.04      728       11      350     62
  18    0     0.15   0.66   0.23    0.67      49 M     56 M    0.12    0.25    0.03    0.04     8344        7     6601     67
  19    1     0.16   1.25   0.13    0.60    2349 K   7255 K    0.68    0.34    0.00    0.00      168       28        1     62
  20    0     0.07   0.27   0.24    0.68      88 M     98 M    0.10    0.16    0.13    0.15       56        5       49     67
  21    1     0.09   0.21   0.44    0.92      89 M    109 M    0.18    0.29    0.09    0.11    11424     5525       16     62
  22    0     0.07   0.43   0.16    0.60      46 M     52 M    0.11    0.24    0.07    0.07     8120     6741        5     67
  23    1     0.05   0.44   0.12    0.60      14 M     20 M    0.27    0.52    0.03    0.04      784      317        3     63
  24    0     0.06   0.72   0.08    0.60    4113 K   4469 K    0.08    0.23    0.01    0.01       56        1       11     68
  25    1     0.06   0.61   0.10    0.60      10 M     14 M    0.29    0.42    0.02    0.02      336       13      272     62
  26    0     0.02   0.50   0.05    0.61    1773 K   2064 K    0.14    0.06    0.01    0.01      112        3        8     67
  27    1     0.07   0.51   0.15    0.60      15 M     19 M    0.24    0.55    0.02    0.03      784       13      322     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.58   0.12    0.62     371 M    422 M    0.12    0.21    0.04    0.04    33712    17727     9929     60
 SKT    1     0.06   0.45   0.14    0.66     304 M    376 M    0.19    0.35    0.03    0.04    31584     7436     2651     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.51   0.13    0.64     676 M    799 M    0.15    0.28    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   37 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.65 %

 C1 core residency: 72.20 %; C3 core residency: 5.80 %; C6 core residency: 1.35 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.51 => corresponds to 12.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1       29 G     29 G   |   30%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   88 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.33    32.23     244.47      43.90         110.63
 SKT   1    19.35    22.13     250.48      40.74         122.61
---------------------------------------------------------------------------------------------------------------
       *    47.68    54.36     494.95      84.64         116.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3942
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1126.88 --||-- Mem Ch  0: Reads (MB/s):  1336.42 --|
|--            Writes(MB/s):  1426.71 --||--            Writes(MB/s):  1431.21 --|
|-- Mem Ch  1: Reads (MB/s):  1135.81 --||-- Mem Ch  1: Reads (MB/s):  1317.49 --|
|--            Writes(MB/s):  1424.57 --||--            Writes(MB/s):  1425.20 --|
|-- Mem Ch  2: Reads (MB/s):  1136.91 --||-- Mem Ch  2: Reads (MB/s):  1336.22 --|
|--            Writes(MB/s):  1426.71 --||--            Writes(MB/s):  1424.36 --|
|-- Mem Ch  3: Reads (MB/s):  1131.04 --||-- Mem Ch  3: Reads (MB/s):  1345.03 --|
|--            Writes(MB/s):  1420.75 --||--            Writes(MB/s):  1426.63 --|
|-- NODE 0 Mem Read (MB/s) :  4530.64 --||-- NODE 1 Mem Read (MB/s) :  5335.15 --|
|-- NODE 0 Mem Write(MB/s) :  5698.73 --||-- NODE 1 Mem Write(MB/s) :  5707.39 --|
|-- NODE 0 P. Write (T/s):     138058 --||-- NODE 1 P. Write (T/s):     140761 --|
|-- NODE 0 Memory (MB/s):    10229.37 --||-- NODE 1 Memory (MB/s):    11042.55 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9865.79                --|
            |--                System Write Throughput(MB/s):      11406.12                --|
            |--               System Memory Throughput(MB/s):      21271.92                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a17
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8592         108      17 M   119 M     48       0     549 K
 1     985 K       707 K    21 M   134 M    195 M     0     412 K
-----------------------------------------------------------------------
 *     993 K       707 K    39 M   253 M    195 M     0     962 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.26        Core1: 24.36        
Core2: 37.09        Core3: 21.01        
Core4: 35.69        Core5: 25.05        
Core6: 30.09        Core7: 22.43        
Core8: 33.28        Core9: 30.17        
Core10: 36.27        Core11: 34.05        
Core12: 25.06        Core13: 21.55        
Core14: 24.95        Core15: 30.08        
Core16: 32.26        Core17: 33.37        
Core18: 48.32        Core19: 22.56        
Core20: 36.10        Core21: 22.47        
Core22: 43.88        Core23: 21.42        
Core24: 43.69        Core25: 22.90        
Core26: 32.17        Core27: 33.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.90
Socket1: 24.15
DDR read Latency(ns)
Socket0: 2874.90
Socket1: 2103.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.41        Core1: 24.30        
Core2: 37.13        Core3: 21.67        
Core4: 35.79        Core5: 25.74        
Core6: 30.45        Core7: 22.40        
Core8: 33.33        Core9: 30.30        
Core10: 36.44        Core11: 31.28        
Core12: 25.14        Core13: 21.51        
Core14: 25.03        Core15: 30.24        
Core16: 31.97        Core17: 33.73        
Core18: 48.29        Core19: 22.58        
Core20: 35.42        Core21: 22.68        
Core22: 43.91        Core23: 21.48        
Core24: 42.96        Core25: 22.71        
Core26: 32.09        Core27: 33.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.84
Socket1: 24.30
DDR read Latency(ns)
Socket0: 2856.21
Socket1: 2115.17
irq_total: 205766.742642549
cpu_total: 17.57
cpu_0: 35.97
cpu_1: 9.04
cpu_2: 2.79
cpu_3: 21.01
cpu_4: 33.58
cpu_5: 6.45
cpu_6: 8.51
cpu_7: 17.89
cpu_8: 24.20
cpu_9: 2.06
cpu_10: 15.03
cpu_11: 0.07
cpu_12: 3.06
cpu_13: 37.97
cpu_14: 2.26
cpu_15: 10.77
cpu_16: 29.26
cpu_17: 19.95
cpu_18: 22.81
cpu_19: 2.26
cpu_20: 28.92
cpu_21: 46.68
cpu_22: 34.38
cpu_23: 16.22
cpu_24: 9.84
cpu_25: 28.59
cpu_26: 2.39
cpu_27: 19.95
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 158670
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 158670
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10460752
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10460752
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1364101
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1364101
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12250347537
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12250347537
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12301602530
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12301602530
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11105905
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11105905
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1364116
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1364116
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 158496
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 158496


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.20        Core1: 24.21        
Core2: 37.38        Core3: 21.63        
Core4: 36.07        Core5: 25.53        
Core6: 30.32        Core7: 22.60        
Core8: 32.94        Core9: 29.83        
Core10: 36.67        Core11: 31.88        
Core12: 24.58        Core13: 21.95        
Core14: 25.85        Core15: 30.19        
Core16: 32.26        Core17: 34.35        
Core18: 48.21        Core19: 23.06        
Core20: 36.27        Core21: 28.25        
Core22: 43.85        Core23: 20.10        
Core24: 42.48        Core25: 22.92        
Core26: 31.57        Core27: 33.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.18
Socket1: 25.39
DDR read Latency(ns)
Socket0: 2741.75
Socket1: 2153.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.98        Core1: 25.24        
Core2: 31.05        Core3: 26.50        
Core4: 36.00        Core5: 24.72        
Core6: 30.24        Core7: 22.56        
Core8: 33.10        Core9: 30.17        
Core10: 36.42        Core11: 31.45        
Core12: 25.24        Core13: 22.35        
Core14: 25.89        Core15: 30.38        
Core16: 31.86        Core17: 33.61        
Core18: 48.97        Core19: 23.21        
Core20: 36.20        Core21: 27.01        
Core22: 43.73        Core23: 24.32        
Core24: 39.32        Core25: 27.53        
Core26: 30.45        Core27: 33.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.03
Socket1: 26.87
DDR read Latency(ns)
Socket0: 2700.53
Socket1: 2042.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.85        Core1: 25.17        
Core2: 31.69        Core3: 23.06        
Core4: 35.73        Core5: 25.37        
Core6: 29.92        Core7: 22.28        
Core8: 33.12        Core9: 30.34        
Core10: 36.28        Core11: 35.67        
Core12: 25.11        Core13: 22.23        
Core14: 25.26        Core15: 30.48        
Core16: 32.27        Core17: 35.17        
Core18: 46.48        Core19: 22.75        
Core20: 36.49        Core21: 28.23        
Core22: 43.26        Core23: 25.03        
Core24: 42.18        Core25: 26.91        
Core26: 30.38        Core27: 34.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.79
Socket1: 26.83
DDR read Latency(ns)
Socket0: 2679.89
Socket1: 2035.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.91        Core1: 24.17        
Core2: 39.18        Core3: 21.19        
Core4: 35.05        Core5: 25.78        
Core6: 29.45        Core7: 19.21        
Core8: 34.03        Core9: 34.24        
Core10: 31.54        Core11: 33.32        
Core12: 24.57        Core13: 20.99        
Core14: 25.66        Core15: 30.27        
Core16: 33.07        Core17: 33.99        
Core18: 29.19        Core19: 22.70        
Core20: 36.70        Core21: 27.15        
Core22: 28.95        Core23: 20.57        
Core24: 43.09        Core25: 21.20        
Core26: 32.24        Core27: 34.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.14
Socket1: 24.45
DDR read Latency(ns)
Socket0: 2486.32
Socket1: 2087.24
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15287
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412300874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412306746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206227695; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206227695; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206232513; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206232513; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206242024; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206242024; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206246763; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206246763; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005224878; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4992392; Consumed Joules: 304.71; Watts: 50.74; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3233194; Consumed DRAM Joules: 49.47; DRAM Watts: 8.24
S1P0; QPIClocks: 14412398006; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412401594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206287354; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206287354; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206287528; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206287528; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206287814; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206287814; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206287923; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206287923; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005254325; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5057914; Consumed Joules: 308.71; Watts: 51.41; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3489378; Consumed DRAM Joules: 53.39; DRAM Watts: 8.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c8d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.43   0.20    0.62      49 M     53 M    0.08    0.26    0.06    0.06     8288        6     6480     67
   1    1     0.07   0.84   0.09    0.62    1436 K   4526 K    0.68    0.36    0.00    0.01      392       54       14     63
   2    0     0.02   0.53   0.04    0.60    2005 K   2256 K    0.11    0.08    0.01    0.01      168        3        7     65
   3    1     0.09   0.53   0.16    0.60      14 M     19 M    0.26    0.59    0.02    0.02      952        4      208     63
   4    0     0.07   0.27   0.26    0.70      90 M    101 M    0.10    0.15    0.13    0.14     7784     4041        7     66
   5    1     0.05   0.87   0.06    0.60     987 K   3374 K    0.71    0.40    0.00    0.01      224       52        2     63
   6    0     0.07   0.91   0.08    0.60    3252 K   4310 K    0.25    0.24    0.00    0.01      168       10       13     66
   7    1     0.11   0.64   0.17    0.60    8300 K     14 M    0.42    0.64    0.01    0.01      280      105       15     62
   8    0     0.20   1.19   0.17    0.60    8285 K     13 M    0.39    0.18    0.00    0.01      168       93        4     65
   9    1     0.03   0.58   0.04    0.60    1917 K   2110 K    0.09    0.07    0.01    0.01      224       11        1     62
  10    0     0.08   0.56   0.13    0.60      34 M     35 M    0.05    0.34    0.05    0.05     4648        6     4359     65
  11    1     0.00   0.24   0.00    0.60      21 K     30 K    0.29    0.08    0.02    0.03        0        0        1     61
  12    0     0.03   0.67   0.04    0.60     792 K   1414 K    0.44    0.12    0.00    0.00       56       15       11     66
  13    1     0.38   0.49   0.78    1.20      53 M     66 M    0.20    0.38    0.01    0.02    15512      213       83     60
  14    0     0.02   0.57   0.04    0.60     648 K   1342 K    0.52    0.08    0.00    0.01      112       49        8     66
  15    1     0.15   0.64   0.23    0.65    8263 K     11 M    0.29    0.28    0.01    0.01      280       31       14     61
  16    0     0.16   0.76   0.21    0.62      34 M     39 M    0.12    0.32    0.02    0.03     8232       38     5379     66
  17    1     0.04   0.25   0.14    0.60      27 M     34 M    0.20    0.25    0.08    0.10      392        6       58     62
  18    0     0.31   0.43   0.72    1.20     101 M    109 M    0.08    0.38    0.03    0.04      280       11        4     65
  19    1     0.02   0.62   0.04    0.60     349 K   1081 K    0.68    0.11    0.00    0.00      168       12        1     62
  20    0     0.08   0.45   0.17    0.60      48 M     54 M    0.11    0.19    0.06    0.07     3808     2668       54     65
  21    1     0.13   0.36   0.37    0.84      49 M     61 M    0.20    0.36    0.04    0.05     2688       15      808     62
  22    0     0.31   0.44   0.69    1.20      97 M    107 M    0.09    0.38    0.03    0.03      112       10        2     65
  23    1     0.06   0.46   0.12    0.60      13 M     19 M    0.29    0.54    0.02    0.03      616      307        2     63
  24    0     0.06   0.70   0.09    0.60    4620 K   5014 K    0.08    0.21    0.01    0.01       56        0       15     67
  25    1     0.06   0.32   0.20    0.61      29 M     39 M    0.25    0.44    0.05    0.06    10248      348        0     62
  26    0     0.02   0.46   0.03    0.60    1166 K   1648 K    0.29    0.05    0.01    0.01      112        2        6     66
  27    1     0.04   0.27   0.15    0.60      26 M     33 M    0.22    0.26    0.07    0.08      448        7       57     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.52   0.21    0.81     477 M    531 M    0.10    0.30    0.03    0.04    33992     6952    16349     59
 SKT    1     0.09   0.48   0.18    0.75     234 M    310 M    0.24    0.41    0.02    0.03    32424     1165     1264     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.50   0.19    0.78     712 M    842 M    0.15    0.34    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.76 %

 C1 core residency: 68.58 %; C3 core residency: 2.94 %; C6 core residency: 3.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.50 => corresponds to 12.58 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1       36 G     36 G   |   37%    37%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    23.41    25.23     255.37      41.28         123.83
 SKT   1    26.38    30.95     258.75      44.60         134.17
---------------------------------------------------------------------------------------------------------------
       *    49.79    56.18     514.12      85.88         127.09
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3d70
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   768.95 --||-- Mem Ch  0: Reads (MB/s):  1178.16 --|
|--            Writes(MB/s):  1169.80 --||--            Writes(MB/s):  1494.10 --|
|-- Mem Ch  1: Reads (MB/s):   764.28 --||-- Mem Ch  1: Reads (MB/s):  1181.67 --|
|--            Writes(MB/s):  1166.95 --||--            Writes(MB/s):  1492.01 --|
|-- Mem Ch  2: Reads (MB/s):   764.83 --||-- Mem Ch  2: Reads (MB/s):  1201.57 --|
|--            Writes(MB/s):  1169.36 --||--            Writes(MB/s):  1491.30 --|
|-- Mem Ch  3: Reads (MB/s):   759.97 --||-- Mem Ch  3: Reads (MB/s):  1180.28 --|
|--            Writes(MB/s):  1165.48 --||--            Writes(MB/s):  1488.64 --|
|-- NODE 0 Mem Read (MB/s) :  3058.03 --||-- NODE 1 Mem Read (MB/s) :  4741.68 --|
|-- NODE 0 Mem Write(MB/s) :  4671.59 --||-- NODE 1 Mem Write(MB/s) :  5966.04 --|
|-- NODE 0 P. Write (T/s):     129831 --||-- NODE 1 P. Write (T/s):     134798 --|
|-- NODE 0 Memory (MB/s):     7729.62 --||-- NODE 1 Memory (MB/s):    10707.72 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7799.71                --|
            |--                System Write Throughput(MB/s):      10637.63                --|
            |--               System Memory Throughput(MB/s):      18437.34                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e45
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8268          36      16 M   101 M     12       0     527 K
 1     823 K       929 K    21 M   144 M    191 M     0     436 K
-----------------------------------------------------------------------
 *     831 K       929 K    37 M   245 M    191 M     0     964 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.57        Core1: 33.59        
Core2: 30.67        Core3: 23.64        
Core4: 40.46        Core5: 37.30        
Core6: 25.25        Core7: 21.87        
Core8: 40.53        Core9: 31.28        
Core10: 33.22        Core11: 38.90        
Core12: 23.51        Core13: 25.28        
Core14: 22.06        Core15: 33.12        
Core16: 40.27        Core17: 25.48        
Core18: 34.64        Core19: 37.16        
Core20: 32.21        Core21: 18.28        
Core22: 39.75        Core23: 20.81        
Core24: 37.14        Core25: 20.71        
Core26: 27.51        Core27: 23.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.76
Socket1: 22.30
DDR read Latency(ns)
Socket0: 3717.15
Socket1: 2277.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 34.93        
Core2: 30.59        Core3: 23.94        
Core4: 40.31        Core5: 37.60        
Core6: 25.06        Core7: 20.08        
Core8: 42.92        Core9: 29.74        
Core10: 34.52        Core11: 38.93        
Core12: 23.59        Core13: 24.81        
Core14: 25.27        Core15: 32.50        
Core16: 40.23        Core17: 26.92        
Core18: 35.64        Core19: 36.64        
Core20: 32.04        Core21: 17.76        
Core22: 39.66        Core23: 20.70        
Core24: 35.99        Core25: 19.46        
Core26: 30.43        Core27: 24.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.92
Socket1: 22.11
DDR read Latency(ns)
Socket0: 3732.46
Socket1: 2316.88
irq_total: 225890.44597407
cpu_total: 16.52
cpu_0: 32.85
cpu_1: 9.57
cpu_2: 1.80
cpu_3: 25.53
cpu_4: 17.09
cpu_5: 0.13
cpu_6: 1.80
cpu_7: 10.97
cpu_8: 0.13
cpu_9: 2.33
cpu_10: 20.55
cpu_11: 9.31
cpu_12: 11.24
cpu_13: 21.74
cpu_14: 2.99
cpu_15: 17.02
cpu_16: 42.22
cpu_17: 14.49
cpu_18: 30.98
cpu_19: 5.98
cpu_20: 25.13
cpu_21: 37.63
cpu_22: 27.59
cpu_23: 33.64
cpu_24: 9.18
cpu_25: 12.43
cpu_26: 1.73
cpu_27: 36.30
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10598623
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10598623
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11242014
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11242014
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1354084
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1354084
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 160600
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 160600
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12145210562
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12145210562
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 160585
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 160585
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12211336005
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12211336005
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1354107
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1354107


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 34.98        
Core2: 31.32        Core3: 24.02        
Core4: 41.03        Core5: 29.72        
Core6: 25.69        Core7: 19.81        
Core8: 33.44        Core9: 31.53        
Core10: 33.11        Core11: 36.87        
Core12: 23.56        Core13: 26.16        
Core14: 25.04        Core15: 33.08        
Core16: 40.17        Core17: 22.97        
Core18: 35.42        Core19: 35.46        
Core20: 32.49        Core21: 17.57        
Core22: 40.22        Core23: 20.83        
Core24: 32.93        Core25: 20.66        
Core26: 31.11        Core27: 23.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.83
Socket1: 21.98
DDR read Latency(ns)
Socket0: 3819.04
Socket1: 2269.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.36        Core1: 34.93        
Core2: 33.56        Core3: 23.90        
Core4: 41.31        Core5: 39.20        
Core6: 25.65        Core7: 23.62        
Core8: 36.65        Core9: 29.92        
Core10: 34.29        Core11: 39.07        
Core12: 22.76        Core13: 26.16        
Core14: 24.70        Core15: 32.66        
Core16: 40.12        Core17: 23.39        
Core18: 32.86        Core19: 38.23        
Core20: 32.41        Core21: 18.16        
Core22: 40.54        Core23: 20.75        
Core24: 38.68        Core25: 22.32        
Core26: 29.63        Core27: 23.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.86
Socket1: 22.47
DDR read Latency(ns)
Socket0: 3780.26
Socket1: 2247.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.37        Core1: 34.66        
Core2: 33.32        Core3: 24.03        
Core4: 41.00        Core5: 37.17        
Core6: 25.55        Core7: 24.20        
Core8: 38.87        Core9: 29.83        
Core10: 34.52        Core11: 36.69        
Core12: 23.38        Core13: 25.98        
Core14: 24.91        Core15: 32.84        
Core16: 40.26        Core17: 22.80        
Core18: 32.99        Core19: 38.22        
Core20: 32.24        Core21: 18.04        
Core22: 40.06        Core23: 20.83        
Core24: 39.43        Core25: 22.36        
Core26: 29.66        Core27: 24.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.85
Socket1: 22.50
DDR read Latency(ns)
Socket0: 3814.36
Socket1: 2256.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.54        Core1: 34.68        
Core2: 30.26        Core3: 23.98        
Core4: 41.45        Core5: 38.35        
Core6: 25.77        Core7: 20.25        
Core8: 34.53        Core9: 30.01        
Core10: 34.34        Core11: 38.90        
Core12: 22.58        Core13: 26.02        
Core14: 24.61        Core15: 32.80        
Core16: 40.16        Core17: 23.96        
Core18: 32.43        Core19: 39.10        
Core20: 32.82        Core21: 18.96        
Core22: 40.38        Core23: 19.99        
Core24: 38.28        Core25: 19.89        
Core26: 29.92        Core27: 23.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.91
Socket1: 22.19
DDR read Latency(ns)
Socket0: 3717.97
Socket1: 2309.71
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16358
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410762286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410766822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205443547; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205443547; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205454141; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205454141; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205461975; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205461975; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205465265; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205465265; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004618878; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4673347; Consumed Joules: 285.24; Watts: 47.50; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3132485; Consumed DRAM Joules: 47.93; DRAM Watts: 7.98
S1P0; QPIClocks: 14410939578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410943174; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205557150; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205557150; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205557595; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205557595; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205558451; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205558451; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205559020; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205559020; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004646617; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4851496; Consumed Joules: 296.11; Watts: 49.31; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3486910; Consumed DRAM Joules: 53.35; DRAM Watts: 8.88
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 40b7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.43   0.29    0.74      59 M     66 M    0.12    0.26    0.05    0.05     6104     7601       25     67
   1    1     0.06   0.67   0.09    0.60    3113 K   4317 K    0.28    0.24    0.01    0.01      224       94       12     64
   2    0     0.01   0.33   0.03    0.60     696 K   1550 K    0.55    0.06    0.01    0.01      112        6        3     65
   3    1     0.09   0.56   0.16    0.60      14 M     23 M    0.41    0.40    0.02    0.03      168       12        5     63
   4    0     0.06   0.44   0.13    0.60      31 M     34 M    0.09    0.20    0.05    0.06      168        2       27     66
   5    1     0.00   0.28   0.00    0.60      48 K     73 K    0.34    0.06    0.02    0.03      112        8        3     64
   6    0     0.01   0.40   0.03    0.60     291 K   1558 K    0.81    0.06    0.00    0.01        0       16        6     66
   7    1     0.04   0.51   0.09    0.60    5478 K   9690 K    0.43    0.64    0.01    0.02     1008      149        1     62
   8    0     0.00   0.35   0.00    0.60      89 K    140 K    0.36    0.09    0.02    0.03       56       16        0     66
   9    1     0.01   0.40   0.04    0.60     879 K   1689 K    0.48    0.05    0.01    0.01        0        3        1     62
  10    0     0.06   0.46   0.14    0.60      39 M     42 M    0.07    0.26    0.06    0.07     2632        6     3358     65
  11    1     0.03   0.74   0.04    0.60    3159 K   4017 K    0.21    0.12    0.01    0.01       56       14        1     62
  12    0     0.06   0.87   0.07    0.60    1251 K   3593 K    0.65    0.45    0.00    0.01      168        8        9     66
  13    1     0.07   0.40   0.18    0.60      28 M     35 M    0.21    0.37    0.04    0.05     1904      888        2     61
  14    0     0.02   0.52   0.03    0.60     374 K   1241 K    0.70    0.07    0.00    0.01      224       54        7     66
  15    1     0.14   1.06   0.13    0.60    5949 K   8584 K    0.31    0.31    0.00    0.01      448        8        6     61
  16    0     0.09   0.28   0.34    0.80      92 M    103 M    0.11    0.15    0.10    0.11    12544       37     8505     66
  17    1     0.03   0.32   0.11    0.60      14 M     19 M    0.24    0.41    0.04    0.06     1176       10      652     62
  18    0     0.18   0.81   0.22    0.65      38 M     41 M    0.08    0.29    0.02    0.02     3416        7     3745     66
  19    1     0.05   0.69   0.07    0.60    2593 K   3346 K    0.23    0.22    0.01    0.01      112       42        0     63
  20    0     0.06   0.37   0.16    0.60      55 M     60 M    0.09    0.23    0.10    0.11     5432     7729        0     66
  21    1     0.14   0.40   0.35    0.81      29 M     43 M    0.32    0.55    0.02    0.03     2072        9      966     63
  22    0     0.07   0.37   0.20    0.61      60 M     65 M    0.09    0.19    0.08    0.09     4144       19     4609     67
  23    1     0.09   0.34   0.27    0.72      33 M     48 M    0.31    0.45    0.04    0.05    18536     1433        2     63
  24    0     0.06   0.72   0.09    0.60    4714 K   5078 K    0.07    0.26    0.01    0.01       56        2       12     67
  25    1     0.05   0.50   0.10    0.60    7262 K     11 M    0.39    0.57    0.01    0.02      224      258        1     62
  26    0     0.01   0.23   0.03    0.60     446 K   1390 K    0.68    0.04    0.01    0.02       56        2        2     66
  27    1     0.09   0.31   0.28    0.73      42 M     57 M    0.25    0.37    0.05    0.07     6048       24     2388     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.47   0.13    0.66     384 M    431 M    0.11    0.22    0.05    0.05    35112    15505    20308     59
 SKT    1     0.06   0.47   0.14    0.66     191 M    271 M    0.30    0.44    0.02    0.03    32088     2952     4040     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.47   0.13    0.66     575 M    703 M    0.18    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   36 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.73 %

 C1 core residency: 65.98 %; C3 core residency: 4.25 %; C6 core residency: 10.04 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.47 => corresponds to 11.77 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   16%    16%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   95 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    15.84    24.43     241.46      40.36         121.37
 SKT   1    24.52    30.66     247.86      44.43         126.32
---------------------------------------------------------------------------------------------------------------
       *    40.35    55.10     489.31      84.79         123.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 419c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1440.73 --||-- Mem Ch  0: Reads (MB/s):   729.73 --|
|--            Writes(MB/s):  1844.24 --||--            Writes(MB/s):  1141.77 --|
|-- Mem Ch  1: Reads (MB/s):  1431.45 --||-- Mem Ch  1: Reads (MB/s):   722.07 --|
|--            Writes(MB/s):  1839.60 --||--            Writes(MB/s):  1138.96 --|
|-- Mem Ch  2: Reads (MB/s):  1438.03 --||-- Mem Ch  2: Reads (MB/s):   725.37 --|
|--            Writes(MB/s):  1842.68 --||--            Writes(MB/s):  1138.75 --|
|-- Mem Ch  3: Reads (MB/s):  1438.12 --||-- Mem Ch  3: Reads (MB/s):   734.77 --|
|--            Writes(MB/s):  1839.65 --||--            Writes(MB/s):  1139.56 --|
|-- NODE 0 Mem Read (MB/s) :  5748.33 --||-- NODE 1 Mem Read (MB/s) :  2911.94 --|
|-- NODE 0 Mem Write(MB/s) :  7366.17 --||-- NODE 1 Mem Write(MB/s) :  4559.04 --|
|-- NODE 0 P. Write (T/s):     141813 --||-- NODE 1 P. Write (T/s):     130353 --|
|-- NODE 0 Memory (MB/s):    13114.50 --||-- NODE 1 Memory (MB/s):     7470.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8660.27                --|
            |--                System Write Throughput(MB/s):      11925.22                --|
            |--               System Memory Throughput(MB/s):      20585.48                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4273
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8232          36      23 M   123 M    288       0     591 K
 1     852 K       933 K    20 M   123 M    192 M     0     530 K
-----------------------------------------------------------------------
 *     860 K       933 K    43 M   247 M    192 M     0    1121 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.68        Core1: 25.04        
Core2: 37.52        Core3: 21.95        
Core4: 38.07        Core5: 33.97        
Core6: 37.67        Core7: 20.19        
Core8: 26.36        Core9: 29.77        
Core10: 36.75        Core11: 37.20        
Core12: 29.66        Core13: 23.85        
Core14: 31.97        Core15: 34.38        
Core16: 32.91        Core17: 19.60        
Core18: 36.98        Core19: 21.94        
Core20: 35.44        Core21: 21.50        
Core22: 33.29        Core23: 28.20        
Core24: 32.00        Core25: 19.97        
Core26: 36.08        Core27: 23.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.29
Socket1: 22.35
DDR read Latency(ns)
Socket0: 1990.59
Socket1: 4166.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.58        Core1: 25.45        
Core2: 37.47        Core3: 22.44        
Core4: 37.84        Core5: 36.84        
Core6: 36.09        Core7: 20.03        
Core8: 26.55        Core9: 29.78        
Core10: 36.92        Core11: 40.06        
Core12: 29.61        Core13: 25.33        
Core14: 32.05        Core15: 34.72        
Core16: 33.09        Core17: 19.69        
Core18: 37.37        Core19: 22.21        
Core20: 35.59        Core21: 21.97        
Core22: 33.09        Core23: 29.56        
Core24: 32.75        Core25: 21.43        
Core26: 35.82        Core27: 23.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.34
Socket1: 23.01
DDR read Latency(ns)
Socket0: 1995.77
Socket1: 4282.25
irq_total: 218075.336098499
cpu_total: 17.00
cpu_0: 27.73
cpu_1: 10.37
cpu_2: 3.72
cpu_3: 28.92
cpu_4: 24.27
cpu_5: 0.20
cpu_6: 7.51
cpu_7: 26.20
cpu_8: 13.30
cpu_9: 11.17
cpu_10: 28.26
cpu_11: 0.07
cpu_12: 16.95
cpu_13: 19.28
cpu_14: 0.80
cpu_15: 3.39
cpu_16: 29.45
cpu_17: 20.15
cpu_18: 29.65
cpu_19: 2.59
cpu_20: 34.24
cpu_21: 34.18
cpu_22: 29.99
cpu_23: 23.67
cpu_24: 2.06
cpu_25: 27.26
cpu_26: 2.79
cpu_27: 17.69
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10139515
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10139515
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12158862520
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12158862520
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1355731
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1355731
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12225998219
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12225998219
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 153630
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 153630
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1355733
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1355733
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10754160
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10754160
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 153629
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 153629


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.12        Core1: 25.30        
Core2: 37.57        Core3: 29.48        
Core4: 38.26        Core5: 33.19        
Core6: 38.16        Core7: 20.42        
Core8: 26.26        Core9: 29.95        
Core10: 36.84        Core11: 28.77        
Core12: 30.05        Core13: 23.61        
Core14: 31.96        Core15: 34.63        
Core16: 33.61        Core17: 19.87        
Core18: 37.53        Core19: 22.39        
Core20: 35.66        Core21: 21.15        
Core22: 33.20        Core23: 29.39        
Core24: 32.19        Core25: 21.53        
Core26: 36.42        Core27: 25.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.58
Socket1: 24.00
DDR read Latency(ns)
Socket0: 1915.38
Socket1: 4301.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.59        Core1: 25.74        
Core2: 35.70        Core3: 37.61        
Core4: 38.69        Core5: 36.76        
Core6: 41.88        Core7: 21.47        
Core8: 25.74        Core9: 30.25        
Core10: 36.98        Core11: 35.91        
Core12: 31.82        Core13: 27.83        
Core14: 32.00        Core15: 35.82        
Core16: 34.12        Core17: 19.66        
Core18: 37.93        Core19: 22.40        
Core20: 36.08        Core21: 19.78        
Core22: 32.94        Core23: 30.74        
Core24: 30.66        Core25: 23.89        
Core26: 37.04        Core27: 31.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.75
Socket1: 27.25
DDR read Latency(ns)
Socket0: 1696.22
Socket1: 4363.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.84        Core1: 25.42        
Core2: 36.97        Core3: 24.06        
Core4: 38.23        Core5: 35.03        
Core6: 36.93        Core7: 20.05        
Core8: 26.78        Core9: 29.91        
Core10: 36.67        Core11: 41.04        
Core12: 29.56        Core13: 22.66        
Core14: 32.20        Core15: 35.01        
Core16: 31.92        Core17: 19.53        
Core18: 37.34        Core19: 22.46        
Core20: 35.54        Core21: 21.77        
Core22: 32.86        Core23: 28.43        
Core24: 35.18        Core25: 22.30        
Core26: 36.52        Core27: 24.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.15
Socket1: 22.95
DDR read Latency(ns)
Socket0: 1989.91
Socket1: 4286.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.68        Core1: 25.61        
Core2: 37.52        Core3: 22.75        
Core4: 37.90        Core5: 35.31        
Core6: 36.82        Core7: 20.21        
Core8: 26.38        Core9: 29.77        
Core10: 36.69        Core11: 39.14        
Core12: 29.74        Core13: 24.84        
Core14: 31.19        Core15: 34.06        
Core16: 31.94        Core17: 19.42        
Core18: 37.07        Core19: 22.23        
Core20: 35.58        Core21: 21.81        
Core22: 33.20        Core23: 27.53        
Core24: 32.93        Core25: 21.22        
Core26: 36.96        Core27: 23.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.12
Socket1: 22.78
DDR read Latency(ns)
Socket0: 2002.29
Socket1: 4362.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17428
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413367262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413372302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206785499; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206785499; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206790666; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206790666; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206795078; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206795078; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206796940; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206796940; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005664840; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4781297; Consumed Joules: 291.83; Watts: 48.60; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3473448; Consumed DRAM Joules: 53.14; DRAM Watts: 8.85
S1P0; QPIClocks: 14413444218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413458214; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206824481; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206824481; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206820248; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206820248; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206821208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206821208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206816828; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206816828; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005693732; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4744014; Consumed Joules: 289.55; Watts: 48.22; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 3224122; Consumed DRAM Joules: 49.33; DRAM Watts: 8.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44e5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.41   0.20    0.61      50 M     54 M    0.07    0.25    0.06    0.07     4648        6     6444     67
   1    1     0.07   0.78   0.09    0.60    1324 K   4521 K    0.71    0.39    0.00    0.01      336       99       10     64
   2    0     0.03   0.54   0.05    0.62    2162 K   2312 K    0.06    0.10    0.01    0.01       56       36        9     65
   3    1     0.12   0.56   0.22    0.64      17 M     26 M    0.32    0.51    0.01    0.02      336       24      542     64
   4    0     0.08   0.25   0.31    0.77      96 M    105 M    0.09    0.16    0.12    0.14     5320        3     6736     66
   5    1     0.00   0.30   0.00    0.60      55 K    110 K    0.50    0.08    0.01    0.03      280        8        1     64
   6    0     0.06   0.72   0.08    0.60    3438 K   4244 K    0.19    0.23    0.01    0.01      168       19       20     66
   7    1     0.08   0.37   0.23    0.65      46 M     54 M    0.15    0.34    0.06    0.07    10416     1574       20     62
   8    0     0.10   1.03   0.09    0.60    2318 K   6697 K    0.65    0.23    0.00    0.01      168        2        5     66
   9    1     0.16   1.15   0.14    0.60    5831 K   9583 K    0.39    0.24    0.00    0.01      168       36        3     62
  10    0     0.08   0.42   0.18    0.60      52 M     58 M    0.10    0.18    0.07    0.08     2968     2665        8     64
  11    1     0.00   0.28   0.00    0.60      25 K     36 K    0.31    0.09    0.02    0.03        0        0        1     62
  12    0     0.13   1.01   0.12    0.60    4775 K   7887 K    0.39    0.32    0.00    0.01      168        4       11     66
  13    1     0.08   0.50   0.15    0.60      15 M     19 M    0.21    0.52    0.02    0.03      728        5      463     62
  14    0     0.00   0.21   0.01    0.60      90 K    460 K    0.80    0.12    0.00    0.02        0       10        1     67
  15    1     0.02   0.55   0.04    0.60    1486 K   1839 K    0.19    0.10    0.01    0.01      224      119       25     62
  16    0     0.10   0.52   0.20    0.62      50 M     58 M    0.14    0.24    0.05    0.06     2072     3148        7     66
  17    1     0.06   0.47   0.14    0.60      13 M     19 M    0.32    0.57    0.02    0.03      784      282        0     62
  18    0     0.08   0.42   0.19    0.61      54 M     60 M    0.10    0.18    0.07    0.07     2016     2689        8     66
  19    1     0.03   0.65   0.04    0.60     359 K   1055 K    0.66    0.13    0.00    0.00      280       31        0     63
  20    0     0.06   0.30   0.21    0.63      84 M     89 M    0.06    0.15    0.13    0.14    12152     8289       35     67
  21    1     0.10   0.38   0.27    0.72      42 M     55 M    0.24    0.38    0.04    0.05      672       17      303     63
  22    0     0.10   0.46   0.21    0.63      51 M     57 M    0.11    0.24    0.05    0.06     4648     6858      235     67
  23    1     0.06   0.39   0.15    0.60      27 M     33 M    0.17    0.36    0.05    0.06      672        0      522     64
  24    0     0.02   0.46   0.04    0.60    1073 K   1616 K    0.34    0.07    0.01    0.01       56        5        7     67
  25    1     0.10   0.54   0.19    0.61      16 M     24 M    0.31    0.52    0.02    0.02      672      517        1     63
  26    0     0.02   0.49   0.05    0.64    1710 K   1946 K    0.12    0.06    0.01    0.01      168       10        8     67
  27    1     0.06   0.39   0.15    0.60      21 M     26 M    0.18    0.47    0.04    0.05    16296      122      546     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.48   0.14    0.63     454 M    509 M    0.11    0.19    0.05    0.05    34608    23744    13534     59
 SKT    1     0.07   0.53   0.13    0.63     210 M    277 M    0.24    0.43    0.02    0.03    31864     2834     2437     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.50   0.13    0.63     665 M    786 M    0.15    0.30    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   37 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.21 %

 C1 core residency: 63.57 %; C3 core residency: 3.29 %; C6 core residency: 11.93 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.50 => corresponds to 12.53 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   16%    16%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  100 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    27.53    34.50     244.03      44.02         114.95
 SKT   1    19.46    24.24     243.65      41.65         124.62
---------------------------------------------------------------------------------------------------------------
       *    46.99    58.74     487.68      85.66         117.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 45ca
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   326.83 --||-- Mem Ch  0: Reads (MB/s):  1946.37 --|
|--            Writes(MB/s):   558.91 --||--            Writes(MB/s):  2306.54 --|
|-- Mem Ch  1: Reads (MB/s):   318.57 --||-- Mem Ch  1: Reads (MB/s):  1953.75 --|
|--            Writes(MB/s):   553.88 --||--            Writes(MB/s):  2301.86 --|
|-- Mem Ch  2: Reads (MB/s):   324.25 --||-- Mem Ch  2: Reads (MB/s):  1975.73 --|
|--            Writes(MB/s):   557.66 --||--            Writes(MB/s):  2304.49 --|
|-- Mem Ch  3: Reads (MB/s):   320.29 --||-- Mem Ch  3: Reads (MB/s):  1958.05 --|
|--            Writes(MB/s):   553.10 --||--            Writes(MB/s):  2299.56 --|
|-- NODE 0 Mem Read (MB/s) :  1289.94 --||-- NODE 1 Mem Read (MB/s) :  7833.90 --|
|-- NODE 0 Mem Write(MB/s) :  2223.56 --||-- NODE 1 Mem Write(MB/s) :  9212.45 --|
|-- NODE 0 P. Write (T/s):     126774 --||-- NODE 1 P. Write (T/s):     148937 --|
|-- NODE 0 Memory (MB/s):     3513.50 --||-- NODE 1 Memory (MB/s):    17046.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9123.84                --|
            |--                System Write Throughput(MB/s):      11436.01                --|
            |--               System Memory Throughput(MB/s):      20559.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 469f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8112          24      15 M   111 M    516       0     424 K
 1     943 K       812 K    21 M   137 M    195 M   372     469 K
-----------------------------------------------------------------------
 *     951 K       812 K    37 M   249 M    195 M   372     894 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.90        Core1: 42.33        
Core2: 38.39        Core3: 32.15        
Core4: 34.46        Core5: 25.41        
Core6: 25.40        Core7: 27.35        
Core8: 38.18        Core9: 33.20        
Core10: 42.35        Core11: 47.65        
Core12: 31.18        Core13: 22.31        
Core14: 24.95        Core15: 28.32        
Core16: 36.94        Core17: 23.34        
Core18: 42.92        Core19: 37.16        
Core20: 44.08        Core21: 21.06        
Core22: 43.62        Core23: 30.31        
Core24: 36.01        Core25: 30.93        
Core26: 36.19        Core27: 24.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.29
Socket1: 26.14
DDR read Latency(ns)
Socket0: 6686.51
Socket1: 1422.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.09        Core1: 42.21        
Core2: 38.62        Core3: 31.52        
Core4: 34.31        Core5: 25.54        
Core6: 26.40        Core7: 27.22        
Core8: 40.31        Core9: 32.28        
Core10: 40.93        Core11: 47.80        
Core12: 31.28        Core13: 21.14        
Core14: 25.16        Core15: 28.60        
Core16: 37.08        Core17: 22.94        
Core18: 42.78        Core19: 37.67        
Core20: 41.65        Core21: 19.54        
Core22: 43.58        Core23: 30.12        
Core24: 37.35        Core25: 30.66        
Core26: 35.86        Core27: 22.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.81
Socket1: 25.43
DDR read Latency(ns)
Socket0: 6803.00
Socket1: 1433.04
irq_total: 196325.833315548
cpu_total: 17.14
cpu_0: 22.41
cpu_1: 7.31
cpu_2: 2.73
cpu_3: 29.45
cpu_4: 22.74
cpu_5: 10.24
cpu_6: 2.19
cpu_7: 30.72
cpu_8: 0.07
cpu_9: 15.09
cpu_10: 37.03
cpu_11: 6.05
cpu_12: 7.91
cpu_13: 23.07
cpu_14: 2.13
cpu_15: 2.39
cpu_16: 17.89
cpu_17: 36.64
cpu_18: 37.83
cpu_19: 7.78
cpu_20: 26.26
cpu_21: 32.91
cpu_22: 35.44
cpu_23: 16.95
cpu_24: 2.86
cpu_25: 22.87
cpu_26: 3.19
cpu_27: 17.82
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12225794591
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12225794591
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 146096
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 146096
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 146072
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 146072
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1355710
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1355710
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10226586
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10226586
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12166466253
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12166466253
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9640789
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9640789
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1355710
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1355710


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.75        Core1: 39.19        
Core2: 39.55        Core3: 30.89        
Core4: 34.55        Core5: 25.12        
Core6: 26.54        Core7: 28.88        
Core8: 39.15        Core9: 31.98        
Core10: 41.26        Core11: 47.67        
Core12: 31.01        Core13: 20.99        
Core14: 25.19        Core15: 28.50        
Core16: 37.64        Core17: 23.90        
Core18: 42.94        Core19: 37.38        
Core20: 42.34        Core21: 20.55        
Core22: 43.55        Core23: 28.71        
Core24: 37.19        Core25: 30.77        
Core26: 34.49        Core27: 22.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.13
Socket1: 25.88
DDR read Latency(ns)
Socket0: 6280.46
Socket1: 1437.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.64        Core1: 39.18        
Core2: 38.08        Core3: 34.08        
Core4: 34.24        Core5: 25.69        
Core6: 25.90        Core7: 28.04        
Core8: 39.51        Core9: 32.44        
Core10: 41.02        Core11: 47.10        
Core12: 30.87        Core13: 21.98        
Core14: 25.57        Core15: 28.40        
Core16: 37.74        Core17: 23.34        
Core18: 42.78        Core19: 37.14        
Core20: 42.86        Core21: 19.48        
Core22: 43.55        Core23: 31.32        
Core24: 35.66        Core25: 31.40        
Core26: 35.85        Core27: 22.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.19
Socket1: 26.10
DDR read Latency(ns)
Socket0: 6606.78
Socket1: 1409.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.27        Core1: 39.80        
Core2: 36.82        Core3: 33.77        
Core4: 34.76        Core5: 25.69        
Core6: 25.33        Core7: 30.01        
Core8: 45.04        Core9: 32.25        
Core10: 42.89        Core11: 47.74        
Core12: 31.19        Core13: 25.87        
Core14: 25.03        Core15: 28.34        
Core16: 39.20        Core17: 24.75        
Core18: 42.90        Core19: 37.79        
Core20: 44.22        Core21: 20.13        
Core22: 43.68        Core23: 30.72        
Core24: 31.50        Core25: 32.08        
Core26: 34.13        Core27: 24.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.76
Socket1: 27.26
DDR read Latency(ns)
Socket0: 6094.51
Socket1: 1411.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.80        Core1: 39.77        
Core2: 37.14        Core3: 34.14        
Core4: 34.64        Core5: 25.62        
Core6: 26.01        Core7: 30.35        
Core8: 40.26        Core9: 31.78        
Core10: 41.19        Core11: 47.56        
Core12: 31.14        Core13: 22.93        
Core14: 24.87        Core15: 28.23        
Core16: 39.43        Core17: 25.09        
Core18: 42.84        Core19: 37.80        
Core20: 42.58        Core21: 20.89        
Core22: 43.67        Core23: 30.53        
Core24: 34.98        Core25: 31.71        
Core26: 33.25        Core27: 23.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.31
Socket1: 27.19
DDR read Latency(ns)
Socket0: 5904.03
Socket1: 1419.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18494
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410794990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410800146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205466222; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205466222; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205471397; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205471397; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205476202; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205476202; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205480705; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205480705; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004577482; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4605597; Consumed Joules: 281.10; Watts: 46.81; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 2804609; Consumed DRAM Joules: 42.91; DRAM Watts: 7.15
S1P0; QPIClocks: 14410837782; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410841506; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205514164; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205514164; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205514280; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205514280; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205514138; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205514138; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205506583; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205506583; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004604648; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5054906; Consumed Joules: 308.53; Watts: 51.38; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3815118; Consumed DRAM Joules: 58.37; DRAM Watts: 9.72
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4914
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.49   0.17    0.60      36 M     39 M    0.07    0.30    0.04    0.05     3248        7     3086     67
   1    1     0.05   0.68   0.08    0.60    3206 K   4122 K    0.22    0.22    0.01    0.01      336      105       10     63
   2    0     0.04   0.53   0.07    0.61    3127 K   3202 K    0.02    0.10    0.01    0.01      112       25       11     65
   3    1     0.14   0.72   0.19    0.60      29 M     35 M    0.17    0.27    0.02    0.03     1064      428        2     63
   4    0     0.09   0.45   0.19    0.61      51 M     55 M    0.08    0.27    0.06    0.06     8120        0     7238     66
   5    1     0.08   0.96   0.09    0.60    1896 K   6193 K    0.69    0.26    0.00    0.01      112       75       12     63
   6    0     0.02   0.61   0.04    0.60     508 K   1344 K    0.62    0.13    0.00    0.01      112       11        9     67
   7    1     0.04   0.22   0.20    0.61      39 M     47 M    0.17    0.38    0.09    0.10    10472        4     1608     62
   8    0     0.00   0.49   0.00    0.61      80 K    117 K    0.31    0.14    0.01    0.02      392       12        1     66
   9    1     0.09   0.84   0.11    0.60    4550 K   6814 K    0.33    0.31    0.00    0.01      224       36      169     62
  10    0     0.10   0.47   0.20    0.62      54 M     60 M    0.09    0.20    0.06    0.06     4648      221     3227     65
  11    1     0.05   0.80   0.06    0.60    3030 K   3657 K    0.17    0.26    0.01    0.01        0        5        3     61
  12    0     0.06   0.86   0.07    0.60    2701 K   4352 K    0.38    0.20    0.00    0.01       56        9        5     67
  13    1     0.11   0.57   0.19    0.60      12 M     19 M    0.39    0.53    0.01    0.02      616      238        1     61
  14    0     0.02   0.48   0.04    0.60     338 K   1265 K    0.73    0.06    0.00    0.01      168       45        7     66
  15    1     0.03   0.53   0.06    0.61    2006 K   2209 K    0.09    0.11    0.01    0.01      280       34       48     61
  16    0     0.05   0.44   0.12    0.60      34 M     37 M    0.07    0.25    0.07    0.07     4480        7     2945     66
  17    1     0.29   0.74   0.40    0.87      37 M     50 M    0.26    0.39    0.01    0.02    15512      251      743     62
  18    0     0.07   0.22   0.33    0.80      98 M    107 M    0.08    0.15    0.13    0.15      336        3      224     66
  19    1     0.06   0.75   0.08    0.60    3743 K   4629 K    0.19    0.26    0.01    0.01      112       43        0     63
  20    0     0.06   0.35   0.17    0.60      52 M     57 M    0.08    0.19    0.09    0.10     4704        6     3406     66
  21    1     0.11   0.42   0.26    0.70      24 M     35 M    0.32    0.52    0.02    0.03     1288      147      506     63
  22    0     0.11   0.46   0.23    0.66      54 M     59 M    0.08    0.25    0.05    0.06     7616       23     7653     67
  23    1     0.04   0.33   0.13    0.60      29 M     36 M    0.17    0.29    0.07    0.08      896      723       18     64
  24    0     0.02   0.54   0.04    0.60    1523 K   1795 K    0.15    0.09    0.01    0.01        0        7        8     67
  25    1     0.11   0.43   0.25    0.69    7272 K     29 M    0.76    0.55    0.01    0.03      504      100        0     63
  26    0     0.03   0.59   0.04    0.60    2168 K   2332 K    0.07    0.06    0.01    0.01      224        7       46     67
  27    1     0.05   0.48   0.11    0.60      12 M     17 M    0.31    0.48    0.02    0.03      560      210        3     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.43   0.12    0.64     394 M    432 M    0.09    0.22    0.05    0.06    34216      383    27866     59
 SKT    1     0.09   0.57   0.16    0.66     210 M    300 M    0.30    0.42    0.02    0.02    31976     2399     3123     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.51   0.14    0.65     605 M    733 M    0.17    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.41 %

 C1 core residency: 72.05 %; C3 core residency: 2.91 %; C6 core residency: 3.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.51 => corresponds to 12.82 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.79 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       29 G     29 G   |   30%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   98 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     8.46    12.79     235.69      35.50         132.81
 SKT   1    32.83    38.00     256.69      47.70         123.70
---------------------------------------------------------------------------------------------------------------
       *    41.29    50.79     492.38      83.20         129.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
IBRS and IBPB supported  : yes
STIBP supported          : yes
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
Spec arch caps supported : no
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 49f7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   799.30 --||-- Mem Ch  0: Reads (MB/s):  1367.71 --|
|--            Writes(MB/s):   937.22 --||--            Writes(MB/s):  2024.89 --|
|-- Mem Ch  1: Reads (MB/s):   789.79 --||-- Mem Ch  1: Reads (MB/s):  1376.66 --|
|--            Writes(MB/s):   930.83 --||--            Writes(MB/s):  2023.74 --|
|-- Mem Ch  2: Reads (MB/s):   800.25 --||-- Mem Ch  2: Reads (MB/s):  1392.20 --|
|--            Writes(MB/s):   937.04 --||--            Writes(MB/s):  2025.03 --|
|-- Mem Ch  3: Reads (MB/s):   788.95 --||-- Mem Ch  3: Reads (MB/s):  1384.54 --|
|--            Writes(MB/s):   930.05 --||--            Writes(MB/s):  2023.37 --|
|-- NODE 0 Mem Read (MB/s) :  3178.29 --||-- NODE 1 Mem Read (MB/s) :  5521.11 --|
|-- NODE 0 Mem Write(MB/s) :  3735.14 --||-- NODE 1 Mem Write(MB/s) :  8097.03 --|
|-- NODE 0 P. Write (T/s):     131278 --||-- NODE 1 P. Write (T/s):     139765 --|
|-- NODE 0 Memory (MB/s):     6913.44 --||-- NODE 1 Memory (MB/s):    13618.15 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8699.41                --|
            |--                System Write Throughput(MB/s):      11832.17                --|
            |--               System Memory Throughput(MB/s):      20531.58                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4acd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8808          96      20 M   112 M    540       0     521 K
 1     948 K       897 K    23 M   136 M    190 M     0     601 K
-----------------------------------------------------------------------
 *     957 K       897 K    44 M   249 M    190 M     0    1123 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 25.24        
Core2: 39.53        Core3: 34.22        
Core4: 36.12        Core5: 34.37        
Core6: 24.70        Core7: 24.25        
Core8: 31.35        Core9: 24.88        
Core10: 34.32        Core11: 22.07        
Core12: 25.90        Core13: 20.84        
Core14: 25.13        Core15: 32.67        
Core16: 36.01        Core17: 20.13        
Core18: 38.47        Core19: 22.74        
Core20: 28.07        Core21: 17.12        
Core22: 35.93        Core23: 22.16        
Core24: 30.90        Core25: 25.77        
Core26: 34.75        Core27: 19.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.91
Socket1: 22.53
DDR read Latency(ns)
Socket0: 4049.07
Socket1: 1822.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.45        Core1: 25.25        
Core2: 39.53        Core3: 31.87        
Core4: 36.60        Core5: 39.57        
Core6: 24.98        Core7: 23.24        
Core8: 32.24        Core9: 25.00        
Core10: 34.09        Core11: 22.57        
Core12: 26.26        Core13: 20.98        
Core14: 24.23        Core15: 32.25        
Core16: 36.29        Core17: 22.21        
Core18: 38.81        Core19: 21.11        
Core20: 30.49        Core21: 17.23        
Core22: 35.85        Core23: 22.33        
Core24: 30.84        Core25: 25.96        
Core26: 30.88        Core27: 20.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.24
Socket1: 22.50
DDR read Latency(ns)
Socket0: 4218.02
Socket1: 1817.06
irq_total: 254644.378527185
cpu_total: 17.53
cpu_0: 23.74
cpu_1: 10.51
cpu_2: 3.72
cpu_3: 25.60
cpu_4: 26.46
cpu_5: 0.20
cpu_6: 8.05
cpu_7: 27.33
cpu_8: 14.30
cpu_9: 10.44
cpu_10: 32.25
cpu_11: 6.58
cpu_12: 2.66
cpu_13: 19.15
cpu_14: 1.66
cpu_15: 2.53
cpu_16: 27.99
cpu_17: 19.75
cpu_18: 44.15
cpu_19: 8.05
cpu_20: 15.49
cpu_21: 40.29
cpu_22: 26.60
cpu_23: 27.13
cpu_24: 1.93
cpu_25: 27.73
cpu_26: 2.59
cpu_27: 33.98
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11988547
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11988547
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 171266
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 171266
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12143682046
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12143682046
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11302288
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11302288
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 171246
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 171246
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1346600
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1346600
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1346604
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1346604
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12081808350
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12081808350


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 24.96        
Core2: 38.23        Core3: 32.88        
Core4: 36.82        Core5: 25.70        
Core6: 25.04        Core7: 23.29        
Core8: 32.16        Core9: 25.25        
Core10: 33.95        Core11: 22.36        
Core12: 25.99        Core13: 21.10        
Core14: 24.40        Core15: 32.68        
Core16: 36.36        Core17: 22.04        
Core18: 38.85        Core19: 21.91        
Core20: 30.71        Core21: 17.60        
Core22: 36.07        Core23: 22.64        
Core24: 30.32        Core25: 25.57        
Core26: 30.61        Core27: 20.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.28
Socket1: 22.70
DDR read Latency(ns)
Socket0: 4185.27
Socket1: 1822.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 25.21        
Core2: 39.62        Core3: 33.29        
Core4: 36.80        Core5: 34.93        
Core6: 24.97        Core7: 23.58        
Core8: 31.34        Core9: 24.98        
Core10: 34.07        Core11: 21.93        
Core12: 25.68        Core13: 21.07        
Core14: 24.30        Core15: 33.06        
Core16: 36.14        Core17: 21.96        
Core18: 38.85        Core19: 19.70        
Core20: 30.74        Core21: 17.26        
Core22: 36.40        Core23: 22.61        
Core24: 31.01        Core25: 25.49        
Core26: 31.04        Core27: 20.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.30
Socket1: 22.63
DDR read Latency(ns)
Socket0: 4178.42
Socket1: 1827.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.26        Core1: 25.19        
Core2: 39.52        Core3: 33.39        
Core4: 36.80        Core5: 34.40        
Core6: 25.06        Core7: 24.08        
Core8: 32.17        Core9: 25.09        
Core10: 34.36        Core11: 22.57        
Core12: 26.04        Core13: 21.32        
Core14: 24.34        Core15: 31.86        
Core16: 36.41        Core17: 20.93        
Core18: 38.92        Core19: 22.13        
Core20: 31.13        Core21: 17.64        
Core22: 36.57        Core23: 22.65        
Core24: 30.97        Core25: 25.27        
Core26: 33.11        Core27: 20.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.50
Socket1: 22.71
DDR read Latency(ns)
Socket0: 4103.46
Socket1: 1814.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 25.13        
Core2: 39.33        Core3: 34.41        
Core4: 36.87        Core5: 32.83        
Core6: 25.09        Core7: 23.81        
Core8: 31.80        Core9: 25.16        
Core10: 34.30        Core11: 23.14        
Core12: 26.13        Core13: 21.23        
Core14: 24.41        Core15: 33.09        
Core16: 36.32        Core17: 20.40        
Core18: 38.56        Core19: 22.79        
Core20: 30.89        Core21: 17.33        
Core22: 36.43        Core23: 22.48        
Core24: 30.83        Core25: 25.60        
Core26: 33.18        Core27: 20.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.39
Socket1: 22.67
DDR read Latency(ns)
Socket0: 4093.46
Socket1: 1828.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19564
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412186306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412191590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206166832; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206166832; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206172062; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206172062; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206176940; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206176940; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206181791; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206181791; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005174281; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4788545; Consumed Joules: 292.27; Watts: 48.67; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 2954879; Consumed DRAM Joules: 45.21; DRAM Watts: 7.53
S1P0; QPIClocks: 14412313878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412318242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206236588; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206236588; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206238928; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206238928; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206242138; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206242138; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206244674; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206244674; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005221338; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4967908; Consumed Joules: 303.22; Watts: 50.49; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3812914; Consumed DRAM Joules: 58.34; DRAM Watts: 9.71
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d3d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.49   0.21    0.62      39 M     44 M    0.12    0.34    0.04    0.04     3752     5002       23     67
   1    1     0.08   0.77   0.10    0.60    1265 K   4746 K    0.73    0.40    0.00    0.01      448       51       11     63
   2    0     0.03   0.56   0.05    0.60    2285 K   2392 K    0.04    0.08    0.01    0.01       56       25        9     65
   3    1     0.07   0.37   0.18    0.60      39 M     45 M    0.15    0.26    0.06    0.07     2688        8      879     63
   4    0     0.08   0.39   0.20    0.62      57 M     62 M    0.09    0.22    0.07    0.08     5096        0     6921     66
   5    1     0.00   0.31   0.00    0.60      79 K    165 K    0.52    0.08    0.01    0.03      112        9        4     63
   6    0     0.07   0.76   0.10    0.60    1355 K   4222 K    0.68    0.42    0.00    0.01      168       28       19     66
   7    1     0.10   0.51   0.20    0.61      21 M     28 M    0.24    0.47    0.02    0.03     5824       35      673     62
   8    0     0.10   0.98   0.10    0.60    4393 K   8152 K    0.46    0.18    0.00    0.01      224       15        4     65
   9    1     0.07   0.79   0.09    0.60    2393 K   4829 K    0.50    0.37    0.00    0.01      336       41        2     62
  10    0     0.12   0.47   0.26    0.70      57 M     65 M    0.12    0.27    0.05    0.05     6496       89    10202     65
  11    1     0.05   0.87   0.06    0.60     698 K   3220 K    0.78    0.45    0.00    0.01       56       12        6     62
  12    0     0.02   0.62   0.04    0.60     690 K   1501 K    0.54    0.13    0.00    0.01       56       10        7     66
  13    1     0.08   0.53   0.16    0.60      12 M     16 M    0.24    0.57    0.02    0.02     1344        8      227     61
  14    0     0.03   0.66   0.04    0.60     645 K   1158 K    0.44    0.11    0.00    0.00       56       72        9     66
  15    1     0.02   0.51   0.04    0.60    1411 K   1821 K    0.23    0.09    0.01    0.01      168        6       21     62
  16    0     0.08   0.42   0.19    0.60      59 M     66 M    0.10    0.16    0.07    0.08     3304     3099        7     66
  17    1     0.06   0.40   0.14    0.60      15 M     22 M    0.30    0.53    0.03    0.04     3304      587        2     62
  18    0     0.10   0.24   0.42    0.90     109 M    121 M    0.10    0.16    0.11    0.12     5768       14     6833     65
  19    1     0.07   0.87   0.08    0.60     787 K   3411 K    0.77    0.46    0.00    0.01      112       31        1     63
  20    0     0.07   0.54   0.14    0.60      37 M     41 M    0.10    0.33    0.05    0.06     4312     5444        1     66
  21    1     0.16   0.40   0.41    0.88      32 M     52 M    0.37    0.48    0.02    0.03     8792     1022        1     63
  22    0     0.08   0.40   0.19    0.61      58 M     63 M    0.07    0.23    0.08    0.08     5152       32     7346     67
  23    1     0.10   0.51   0.20    0.61      20 M     29 M    0.30    0.47    0.02    0.03     4984      763        1     63
  24    0     0.01   0.39   0.03    0.60     833 K   1567 K    0.47    0.06    0.01    0.01        0        5        5     67
  25    1     0.10   0.50   0.19    0.60      30 M     42 M    0.27    0.33    0.03    0.04      392       21        0     62
  26    0     0.02   0.45   0.04    0.60    1331 K   1939 K    0.31    0.05    0.01    0.01      112        5        5     67
  27    1     0.23   0.81   0.28    0.73      15 M     28 M    0.45    0.52    0.01    0.01     2184      261        2     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.46   0.14    0.67     431 M    486 M    0.11    0.23    0.05    0.05    34552    13840    31391     59
 SKT    1     0.08   0.56   0.15    0.66     196 M    284 M    0.31    0.44    0.02    0.02    30744     2855     1830     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.51   0.15    0.66     627 M    770 M    0.19    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.34 %

 C1 core residency: 72.10 %; C3 core residency: 1.78 %; C6 core residency: 3.79 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.51 => corresponds to 12.70 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.88 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       30 G     30 G   |   31%    31%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   97 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    15.86    18.77     245.90      38.90         119.48
 SKT   1    27.84    40.68     256.01      47.80         121.29
---------------------------------------------------------------------------------------------------------------
       *    43.69    59.45     501.91      86.70         120.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e21
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   886.61 --||-- Mem Ch  0: Reads (MB/s):  1465.47 --|
|--            Writes(MB/s):  1168.09 --||--            Writes(MB/s):  1604.29 --|
|-- Mem Ch  1: Reads (MB/s):   871.34 --||-- Mem Ch  1: Reads (MB/s):  1464.66 --|
|--            Writes(MB/s):  1161.29 --||--            Writes(MB/s):  1601.10 --|
|-- Mem Ch  2: Reads (MB/s):   883.60 --||-- Mem Ch  2: Reads (MB/s):  1475.42 --|
|--            Writes(MB/s):  1166.32 --||--            Writes(MB/s):  1604.71 --|
|-- Mem Ch  3: Reads (MB/s):   883.90 --||-- Mem Ch  3: Reads (MB/s):  1488.12 --|
|--            Writes(MB/s):  1161.99 --||--            Writes(MB/s):  1606.57 --|
|-- NODE 0 Mem Read (MB/s) :  3525.45 --||-- NODE 1 Mem Read (MB/s) :  5893.66 --|
|-- NODE 0 Mem Write(MB/s) :  4657.68 --||-- NODE 1 Mem Write(MB/s) :  6416.67 --|
|-- NODE 0 P. Write (T/s):     133171 --||-- NODE 1 P. Write (T/s):     141480 --|
|-- NODE 0 Memory (MB/s):     8183.13 --||-- NODE 1 Memory (MB/s):    12310.33 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9419.11                --|
            |--                System Write Throughput(MB/s):      11074.35                --|
            |--               System Memory Throughput(MB/s):      20493.47                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4ef6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8604          24      15 M    91 M    300       0     551 K
 1    1113 K       668 K    24 M   162 M    194 M     0     533 K
-----------------------------------------------------------------------
 *    1122 K       668 K    39 M   254 M    194 M     0    1085 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.21        Core1: 26.70        
Core2: 34.98        Core3: 26.47        
Core4: 36.20        Core5: 40.55        
Core6: 24.74        Core7: 23.14        
Core8: 40.59        Core9: 35.85        
Core10: 29.39        Core11: 29.79        
Core12: 38.63        Core13: 29.39        
Core14: 24.85        Core15: 30.87        
Core16: 39.89        Core17: 23.81        
Core18: 43.67        Core19: 20.26        
Core20: 32.20        Core21: 17.81        
Core22: 36.22        Core23: 21.05        
Core24: 42.00        Core25: 23.58        
Core26: 34.94        Core27: 27.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.02
Socket1: 23.61
DDR read Latency(ns)
Socket0: 3153.48
Socket1: 2240.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.39        Core1: 26.97        
Core2: 34.62        Core3: 26.75        
Core4: 35.73        Core5: 42.05        
Core6: 24.91        Core7: 23.45        
Core8: 38.92        Core9: 35.42        
Core10: 28.91        Core11: 31.41        
Core12: 36.68        Core13: 29.30        
Core14: 24.88        Core15: 31.65        
Core16: 40.59        Core17: 23.75        
Core18: 44.10        Core19: 19.69        
Core20: 31.96        Core21: 17.98        
Core22: 36.26        Core23: 22.28        
Core24: 42.26        Core25: 23.88        
Core26: 34.75        Core27: 28.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.90
Socket1: 23.88
DDR read Latency(ns)
Socket0: 3125.89
Socket1: 2232.76
irq_total: 223755.960268643
cpu_total: 17.59
cpu_0: 28.86
cpu_1: 2.86
cpu_2: 2.46
cpu_3: 34.04
cpu_4: 23.54
cpu_5: 6.58
cpu_6: 2.26
cpu_7: 48.47
cpu_8: 6.72
cpu_9: 3.99
cpu_10: 29.79
cpu_11: 1.20
cpu_12: 7.98
cpu_13: 33.58
cpu_14: 9.51
cpu_15: 2.26
cpu_16: 25.27
cpu_17: 32.85
cpu_18: 25.40
cpu_19: 2.73
cpu_20: 22.07
cpu_21: 39.63
cpu_22: 21.88
cpu_23: 18.95
cpu_24: 21.88
cpu_25: 19.02
cpu_26: 2.73
cpu_27: 16.09
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11618810
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11618810
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12323249
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12323249
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1365322
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1365322
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12312477244
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12312477244
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 176042
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 176042
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 176047
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 176047
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12265317680
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12265317680
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1365311
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1365311


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.42        Core1: 20.82        
Core2: 34.37        Core3: 26.64        
Core4: 36.48        Core5: 35.43        
Core6: 25.21        Core7: 24.03        
Core8: 36.39        Core9: 35.78        
Core10: 29.15        Core11: 25.90        
Core12: 35.80        Core13: 29.79        
Core14: 24.57        Core15: 29.82        
Core16: 40.03        Core17: 24.01        
Core18: 43.83        Core19: 20.38        
Core20: 32.27        Core21: 17.93        
Core22: 36.68        Core23: 22.57        
Core24: 42.71        Core25: 23.79        
Core26: 34.12        Core27: 29.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.08
Socket1: 24.08
DDR read Latency(ns)
Socket0: 3113.97
Socket1: 2236.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.06        Core1: 27.20        
Core2: 33.74        Core3: 26.52        
Core4: 35.04        Core5: 43.52        
Core6: 24.81        Core7: 24.65        
Core8: 37.42        Core9: 35.92        
Core10: 29.10        Core11: 30.07        
Core12: 34.08        Core13: 30.90        
Core14: 24.75        Core15: 33.63        
Core16: 41.71        Core17: 24.02        
Core18: 44.49        Core19: 20.69        
Core20: 32.10        Core21: 18.72        
Core22: 35.66        Core23: 22.39        
Core24: 41.43        Core25: 24.02        
Core26: 34.75        Core27: 28.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.84
Socket1: 24.47
DDR read Latency(ns)
Socket0: 3078.91
Socket1: 2232.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.35        Core1: 26.05        
Core2: 28.14        Core3: 26.80        
Core4: 35.59        Core5: 44.17        
Core6: 24.89        Core7: 24.85        
Core8: 31.70        Core9: 37.07        
Core10: 31.73        Core11: 29.41        
Core12: 40.13        Core13: 31.44        
Core14: 24.66        Core15: 34.53        
Core16: 42.24        Core17: 23.84        
Core18: 44.92        Core19: 20.34        
Core20: 33.49        Core21: 18.61        
Core22: 35.53        Core23: 21.44        
Core24: 42.25        Core25: 28.58        
Core26: 35.32        Core27: 27.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.83
Socket1: 24.74
DDR read Latency(ns)
Socket0: 3036.74
Socket1: 2251.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.73        Core1: 26.26        
Core2: 29.04        Core3: 25.78        
Core4: 35.38        Core5: 44.72        
Core6: 25.11        Core7: 23.04        
Core8: 31.39        Core9: 35.92        
Core10: 32.50        Core11: 29.76        
Core12: 39.66        Core13: 27.46        
Core14: 24.69        Core15: 33.90        
Core16: 41.02        Core17: 24.11        
Core18: 41.54        Core19: 20.18        
Core20: 34.27        Core21: 17.94        
Core22: 35.45        Core23: 21.79        
Core24: 42.24        Core25: 29.03        
Core26: 34.84        Core27: 27.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.03
Socket1: 23.91
DDR read Latency(ns)
Socket0: 3218.18
Socket1: 2100.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20632
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413157534; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413163034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206656124; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206656124; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206661503; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206661503; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206666704; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206666704; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206671678; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206671678; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005588255; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4742726; Consumed Joules: 289.47; Watts: 48.21; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3070964; Consumed DRAM Joules: 46.99; DRAM Watts: 7.82
S1P0; QPIClocks: 14413270086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413272610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206729943; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206729943; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206730331; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206730331; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206730745; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206730745; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206735998; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206735998; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005625624; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5130233; Consumed Joules: 313.12; Watts: 52.14; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3592576; Consumed DRAM Joules: 54.97; DRAM Watts: 9.15
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5169
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.39   0.22    0.64      50 M     55 M    0.08    0.22    0.06    0.06      280        7       26     67
   1    1     0.03   0.60   0.04    0.60     739 K   1648 K    0.55    0.15    0.00    0.01      168       53       16     63
   2    0     0.02   0.47   0.04    0.60    1390 K   1857 K    0.25    0.08    0.01    0.01      112        3        6     65
   3    1     0.08   0.35   0.24    0.68      51 M     66 M    0.22    0.30    0.06    0.08      224       15        2     62
   4    0     0.07   0.44   0.17    0.60      46 M     50 M    0.08    0.25    0.06    0.07     7672     1242     6866     66
   5    1     0.05   0.77   0.06    0.60    3187 K   3853 K    0.17    0.22    0.01    0.01      168       51        4     62
   6    0     0.02   0.58   0.04    0.60     429 K   1445 K    0.70    0.11    0.00    0.01      448       12       10     66
   7    1     0.43   0.66   0.65    1.20      47 M     69 M    0.31    0.34    0.01    0.02     4592       57      614     60
   8    0     0.05   0.77   0.06    0.60    3274 K   3895 K    0.16    0.21    0.01    0.01      336       18       10     66
   9    1     0.03   0.55   0.06    0.61    2282 K   2458 K    0.07    0.07    0.01    0.01        0        9        1     61
  10    0     0.11   0.52   0.22    0.64      46 M     54 M    0.15    0.29    0.04    0.05     7280     7682        9     64
  11    1     0.01   0.24   0.03    0.67     339 K    957 K    0.65    0.06    0.00    0.01      112        1        5     61
  12    0     0.07   0.73   0.09    0.60    4025 K   4786 K    0.16    0.22    0.01    0.01      168       36       14     66
  13    1     0.19   0.60   0.31    0.77      35 M     45 M    0.22    0.35    0.02    0.02      280       49        3     61
  14    0     0.07   0.81   0.08    0.61    1369 K   3875 K    0.65    0.38    0.00    0.01      112       61       36     66
  15    1     0.02   0.49   0.04    0.60    1216 K   1719 K    0.29    0.08    0.01    0.01      112        5       16     61
  16    0     0.10   0.53   0.19    0.61      50 M     54 M    0.09    0.22    0.05    0.05     3136       84     3156     66
  17    1     0.09   0.36   0.23    0.67      32 M     41 M    0.20    0.42    0.04    0.05    19432       70     1304     62
  18    0     0.07   0.26   0.29    0.75      94 M    101 M    0.07    0.16    0.13    0.14      112        4        5     66
  19    1     0.04   0.61   0.06    0.61     491 K   1303 K    0.62    0.19    0.00    0.00      280       18        1     63
  20    0     0.06   0.40   0.14    0.60      44 M     49 M    0.10    0.25    0.08    0.09     7448     6776       51     66
  21    1     0.20   0.50   0.40    0.87      30 M     48 M    0.36    0.52    0.02    0.02     2016      305        1     62
  22    0     0.06   0.39   0.15    0.60      46 M     50 M    0.06    0.24    0.08    0.09     7392       19     6775     66
  23    1     0.08   0.54   0.14    0.60      13 M     17 M    0.22    0.61    0.02    0.02     1288        1      242     63
  24    0     0.16   1.02   0.16    0.61      10 M     11 M    0.10    0.22    0.01    0.01      168        3       51     67
  25    1     0.06   0.46   0.13    0.60      17 M     21 M    0.19    0.51    0.03    0.04     1904        6      429     62
  26    0     0.02   0.53   0.04    0.60    1533 K   1846 K    0.17    0.06    0.01    0.01      280      436        8     66
  27    1     0.05   0.42   0.12    0.60      24 M     32 M    0.25    0.34    0.05    0.06      112       11        3     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.51   0.13    0.63     401 M    444 M    0.10    0.23    0.04    0.05    34944    16383    17023     59
 SKT    1     0.10   0.53   0.18    0.78     262 M    353 M    0.26    0.40    0.02    0.03    30688      651     2641     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.52   0.16    0.71     663 M    798 M    0.17    0.32    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.29 %

 C1 core residency: 74.48 %; C3 core residency: 2.07 %; C6 core residency: 1.17 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.52 => corresponds to 13.07 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.06 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       32 G     32 G   |   33%    33%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  104 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    17.25    23.33     242.97      39.75         124.21
 SKT   1    28.71    32.57     261.72      45.13         126.81
---------------------------------------------------------------------------------------------------------------
       *    45.96    55.90     504.69      84.88         125.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 524c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1041.09 --||-- Mem Ch  0: Reads (MB/s):  1555.33 --|
|--            Writes(MB/s):  1179.69 --||--            Writes(MB/s):  1645.20 --|
|-- Mem Ch  1: Reads (MB/s):  1025.28 --||-- Mem Ch  1: Reads (MB/s):  1567.26 --|
|--            Writes(MB/s):  1172.70 --||--            Writes(MB/s):  1644.96 --|
|-- Mem Ch  2: Reads (MB/s):  1033.08 --||-- Mem Ch  2: Reads (MB/s):  1588.93 --|
|--            Writes(MB/s):  1175.88 --||--            Writes(MB/s):  1646.10 --|
|-- Mem Ch  3: Reads (MB/s):  1044.05 --||-- Mem Ch  3: Reads (MB/s):  1579.49 --|
|--            Writes(MB/s):  1174.52 --||--            Writes(MB/s):  1643.75 --|
|-- NODE 0 Mem Read (MB/s) :  4143.49 --||-- NODE 1 Mem Read (MB/s) :  6291.01 --|
|-- NODE 0 Mem Write(MB/s) :  4702.79 --||-- NODE 1 Mem Write(MB/s) :  6580.00 --|
|-- NODE 0 P. Write (T/s):     137237 --||-- NODE 1 P. Write (T/s):     145263 --|
|-- NODE 0 Memory (MB/s):     8846.28 --||-- NODE 1 Memory (MB/s):    12871.02 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10434.51                --|
            |--                System Write Throughput(MB/s):      11282.79                --|
            |--               System Memory Throughput(MB/s):      21717.30                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5322
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9096          36      14 M   112 M     36       0     587 K
 1     999 K       581 K    20 M   148 M    196 M     0     326 K
-----------------------------------------------------------------------
 *    1008 K       581 K    34 M   261 M    196 M     0     913 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.66        Core1: 23.96        
Core2: 37.42        Core3: 40.16        
Core4: 43.02        Core5: 32.95        
Core6: 26.23        Core7: 18.55        
Core8: 38.02        Core9: 29.93        
Core10: 40.71        Core11: 24.64        
Core12: 24.08        Core13: 34.13        
Core14: 24.11        Core15: 35.30        
Core16: 32.09        Core17: 13.39        
Core18: 42.75        Core19: 26.31        
Core20: 33.32        Core21: 28.79        
Core22: 42.42        Core23: 24.68        
Core24: 39.69        Core25: 32.44        
Core26: 36.77        Core27: 31.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.25
Socket1: 27.74
DDR read Latency(ns)
Socket0: 2420.96
Socket1: 1782.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.73        Core1: 24.05        
Core2: 37.65        Core3: 40.38        
Core4: 43.71        Core5: 32.69        
Core6: 26.39        Core7: 19.44        
Core8: 38.97        Core9: 30.03        
Core10: 41.17        Core11: 24.69        
Core12: 23.01        Core13: 34.21        
Core14: 23.92        Core15: 35.01        
Core16: 32.22        Core17: 13.66        
Core18: 43.02        Core19: 26.31        
Core20: 34.45        Core21: 28.97        
Core22: 43.09        Core23: 24.85        
Core24: 39.34        Core25: 33.22        
Core26: 37.05        Core27: 31.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.67
Socket1: 28.09
DDR read Latency(ns)
Socket0: 2414.62
Socket1: 1779.71
irq_total: 212223.487557672
cpu_total: 18.70
cpu_0: 48.54
cpu_1: 3.92
cpu_2: 4.45
cpu_3: 33.91
cpu_4: 22.54
cpu_5: 5.32
cpu_6: 1.93
cpu_7: 22.21
cpu_8: 0.13
cpu_9: 1.33
cpu_10: 15.82
cpu_11: 9.97
cpu_12: 3.59
cpu_13: 25.13
cpu_14: 2.13
cpu_15: 25.47
cpu_16: 33.51
cpu_17: 34.64
cpu_18: 32.85
cpu_19: 0.86
cpu_20: 32.58
cpu_21: 35.11
cpu_22: 31.98
cpu_23: 30.92
cpu_24: 0.66
cpu_25: 35.64
cpu_26: 9.44
cpu_27: 18.88
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 172942
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 172942
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12305421038
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12305421038
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 173032
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 173032
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12111748
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12111748
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 11414198
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 11414198
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1369438
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1369438
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1369443
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1369443
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12349592470
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12349592470


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.61        Core1: 24.33        
Core2: 36.65        Core3: 39.95        
Core4: 43.91        Core5: 30.71        
Core6: 26.39        Core7: 19.24        
Core8: 24.69        Core9: 29.38        
Core10: 41.49        Core11: 24.66        
Core12: 21.65        Core13: 34.24        
Core14: 23.95        Core15: 35.00        
Core16: 32.30        Core17: 13.70        
Core18: 42.90        Core19: 26.28        
Core20: 34.66        Core21: 28.93        
Core22: 43.13        Core23: 24.96        
Core24: 33.91        Core25: 32.73        
Core26: 37.13        Core27: 31.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.68
Socket1: 27.97
DDR read Latency(ns)
Socket0: 2415.17
Socket1: 1779.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.67        Core1: 24.12        
Core2: 37.71        Core3: 40.44        
Core4: 44.01        Core5: 32.84        
Core6: 26.35        Core7: 19.44        
Core8: 37.48        Core9: 30.06        
Core10: 42.27        Core11: 24.67        
Core12: 21.96        Core13: 34.25        
Core14: 24.10        Core15: 35.19        
Core16: 32.34        Core17: 13.64        
Core18: 42.99        Core19: 26.34        
Core20: 34.91        Core21: 28.87        
Core22: 43.19        Core23: 24.88        
Core24: 39.79        Core25: 32.18        
Core26: 37.31        Core27: 31.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.85
Socket1: 27.96
DDR read Latency(ns)
Socket0: 2427.37
Socket1: 1774.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.53        Core1: 23.93        
Core2: 37.72        Core3: 40.36        
Core4: 43.40        Core5: 33.03        
Core6: 26.55        Core7: 19.65        
Core8: 36.72        Core9: 28.62        
Core10: 42.43        Core11: 24.52        
Core12: 22.86        Core13: 34.21        
Core14: 24.01        Core15: 35.41        
Core16: 31.97        Core17: 13.70        
Core18: 42.66        Core19: 26.56        
Core20: 35.00        Core21: 28.31        
Core22: 42.51        Core23: 24.46        
Core24: 39.36        Core25: 30.61        
Core26: 37.25        Core27: 32.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.56
Socket1: 27.64
DDR read Latency(ns)
Socket0: 2445.97
Socket1: 1774.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.45        Core1: 24.03        
Core2: 37.55        Core3: 40.20        
Core4: 41.95        Core5: 32.60        
Core6: 26.37        Core7: 18.92        
Core8: 37.65        Core9: 30.17        
Core10: 41.65        Core11: 24.37        
Core12: 22.66        Core13: 34.19        
Core14: 24.10        Core15: 35.46        
Core16: 31.58        Core17: 13.67        
Core18: 42.30        Core19: 26.49        
Core20: 34.72        Core21: 28.02        
Core22: 41.97        Core23: 24.46        
Core24: 38.64        Core25: 30.78        
Core26: 37.21        Core27: 32.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.09
Socket1: 27.57
DDR read Latency(ns)
Socket0: 2427.49
Socket1: 1776.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21698
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412821886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412824926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206475736; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206475736; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206514925; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206514925; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206513043; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206513043; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206530829; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206530829; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005494477; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4826593; Consumed Joules: 294.59; Watts: 49.06; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 3216546; Consumed DRAM Joules: 49.21; DRAM Watts: 8.20
S1P0; QPIClocks: 14413075966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413079026; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206620506; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206620506; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206624196; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206624196; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206632926; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206632926; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206632259; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206632259; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005476658; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5018936; Consumed Joules: 306.33; Watts: 51.01; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3621905; Consumed DRAM Joules: 55.42; DRAM Watts: 9.23
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5594
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.34   0.63   0.55    1.10      78 M     91 M    0.14    0.16    0.02    0.03     8960     6391       22     65
   1    1     0.03   0.61   0.05    0.60     769 K   1716 K    0.55    0.16    0.00    0.01      224       45       13     63
   2    0     0.03   0.57   0.06    0.60    2888 K   2994 K    0.04    0.09    0.01    0.01      112       42      133     65
   3    1     0.09   0.59   0.15    0.60      24 M     30 M    0.18    0.33    0.03    0.03     1512       16     1038     63
   4    0     0.04   0.30   0.15    0.60      40 M     45 M    0.10    0.16    0.09    0.10      168     2664       15     66
   5    1     0.04   0.63   0.06    0.60    1867 K   3865 K    0.52    0.15    0.01    0.01      168       51        0     63
   6    0     0.01   0.50   0.03    0.60     304 K   1142 K    0.73    0.08    0.00    0.01      168        6        6     66
   7    1     0.03   0.16   0.17    0.60      58 M     64 M    0.09    0.20    0.22    0.24     8512     3945        2     62
   8    0     0.00   0.34   0.00    0.60      36 K     58 K    0.38    0.11    0.01    0.02      112        8        0     66
   9    1     0.00   0.16   0.03    0.60     280 K   1206 K    0.77    0.06    0.01    0.02        0        1        0     62
  10    0     0.03   0.23   0.12    0.60      38 M     42 M    0.09    0.17    0.14    0.15     4648        6     4865     65
  11    1     0.07   0.92   0.07    0.60    1400 K   4510 K    0.69    0.24    0.00    0.01      224        1        2     61
  12    0     0.03   0.66   0.05    0.60     583 K   1328 K    0.56    0.16    0.00    0.00       56        9       12     66
  13    1     0.04   0.24   0.17    0.60      68 M     73 M    0.07    0.16    0.16    0.17    16072     4845        2     61
  14    0     0.01   0.35   0.03    0.60     240 K   1516 K    0.84    0.04    0.00    0.01        0       38        5     66
  15    1     0.13   1.12   0.12    0.60    5406 K   8499 K    0.36    0.26    0.00    0.01      112        4     3216     61
  16    0     0.11   0.45   0.26    0.70      80 M     90 M    0.11    0.19    0.07    0.08      448       74        0     65
  17    1     0.20   0.59   0.35    0.80      21 M     27 M    0.19    0.72    0.01    0.01      616        9       96     62
  18    0     0.07   0.29   0.24    0.67      74 M     81 M    0.09    0.16    0.11    0.12     9856        4     9454     66
  19    1     0.01   0.40   0.03    0.60     152 K   1280 K    0.88    0.06    0.00    0.01      224       26        0     63
  20    0     0.14   0.46   0.31    0.76      47 M     52 M    0.09    0.25    0.03    0.04     7952       99     7171     66
  21    1     0.09   0.36   0.26    0.70      63 M     74 M    0.14    0.23    0.07    0.08     1680     1683        2     63
  22    0     0.03   0.23   0.13    0.60      39 M     43 M    0.10    0.16    0.13    0.14     1960       18     2319     67
  23    1     0.09   0.40   0.23    0.65      35 M     45 M    0.24    0.39    0.04    0.05        0        2       91     63
  24    0     0.00   0.23   0.01    0.60     190 K    417 K    0.54    0.10    0.01    0.02        0       10        1     67
  25    1     0.13   0.42   0.30    0.76      58 M     68 M    0.14    0.27    0.05    0.05      224      292      116     63
  26    0     0.07   0.57   0.12    0.60    6143 K   6236 K    0.02    0.06    0.01    0.01      336        4       28     67
  27    1     0.06   0.40   0.14    0.60      33 M     39 M    0.15    0.18    0.06    0.07     1792     1338        2     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.46   0.15    0.73     409 M    460 M    0.11    0.18    0.04    0.05    34776     9373    24031     59
 SKT    1     0.07   0.48   0.15    0.67     374 M    444 M    0.16    0.32    0.04    0.04    31360    12258     4580     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.47   0.15    0.70     783 M    904 M    0.13    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   42 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.44 %

 C1 core residency: 61.04 %; C3 core residency: 7.65 %; C6 core residency: 9.88 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.47 => corresponds to 11.65 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   17%    17%   
 SKT    1       33 G     33 G   |   34%    34%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  101 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    20.99    26.49     243.97      40.57         128.72
 SKT   1    35.42    34.15     255.97      47.07         122.38
---------------------------------------------------------------------------------------------------------------
       *    56.40    60.64     499.95      87.65         125.70
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5678
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):   990.09 --||-- Mem Ch  0: Reads (MB/s):  1073.98 --|
|--            Writes(MB/s):   918.00 --||--            Writes(MB/s):  1620.25 --|
|-- Mem Ch  1: Reads (MB/s):   990.78 --||-- Mem Ch  1: Reads (MB/s):  1062.35 --|
|--            Writes(MB/s):   912.23 --||--            Writes(MB/s):  1618.55 --|
|-- Mem Ch  2: Reads (MB/s):   997.09 --||-- Mem Ch  2: Reads (MB/s):  1057.01 --|
|--            Writes(MB/s):   919.13 --||--            Writes(MB/s):  1615.56 --|
|-- Mem Ch  3: Reads (MB/s):   991.06 --||-- Mem Ch  3: Reads (MB/s):  1079.39 --|
|--            Writes(MB/s):   912.88 --||--            Writes(MB/s):  1620.05 --|
|-- NODE 0 Mem Read (MB/s) :  3969.01 --||-- NODE 1 Mem Read (MB/s) :  4272.73 --|
|-- NODE 0 Mem Write(MB/s) :  3662.25 --||-- NODE 1 Mem Write(MB/s) :  6474.42 --|
|-- NODE 0 P. Write (T/s):     134293 --||-- NODE 1 P. Write (T/s):     136660 --|
|-- NODE 0 Memory (MB/s):     7631.25 --||-- NODE 1 Memory (MB/s):    10747.15 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8241.74                --|
            |--                System Write Throughput(MB/s):      10136.66                --|
            |--               System Memory Throughput(MB/s):      18378.40                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 574d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      11 K        24      13 M   104 M     24       0     379 K
 1     829 K       823 K    19 M   143 M    195 M    12     478 K
-----------------------------------------------------------------------
 *     840 K       823 K    32 M   248 M    195 M    12     858 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.77        Core1: 24.69        
Core2: 27.76        Core3: 20.70        
Core4: 31.39        Core5: 33.74        
Core6: 24.57        Core7: 20.61        
Core8: 31.23        Core9: 25.69        
Core10: 32.86        Core11: 32.12        
Core12: 23.42        Core13: 19.63        
Core14: 26.77        Core15: 33.32        
Core16: 32.14        Core17: 18.86        
Core18: 32.20        Core19: 36.14        
Core20: 35.23        Core21: 24.00        
Core22: 43.18        Core23: 20.85        
Core24: 35.69        Core25: 24.65        
Core26: 33.76        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.23
Socket1: 22.08
DDR read Latency(ns)
Socket0: 2599.28
Socket1: 2860.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.82        Core1: 23.78        
Core2: 27.93        Core3: 28.23        
Core4: 31.86        Core5: 33.81        
Core6: 24.63        Core7: 21.63        
Core8: 32.51        Core9: 25.29        
Core10: 33.54        Core11: 32.20        
Core12: 23.88        Core13: 19.96        
Core14: 26.78        Core15: 31.54        
Core16: 32.13        Core17: 18.58        
Core18: 32.83        Core19: 39.32        
Core20: 35.52        Core21: 23.52        
Core22: 41.56        Core23: 21.66        
Core24: 36.18        Core25: 24.63        
Core26: 35.01        Core27: 28.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.99
Socket1: 24.55
DDR read Latency(ns)
Socket0: 2443.11
Socket1: 2461.80
irq_total: 200291.323450434
cpu_total: 16.36
cpu_0: 33.58
cpu_1: 9.04
cpu_2: 6.78
cpu_3: 32.31
cpu_4: 21.34
cpu_5: 1.20
cpu_6: 8.71
cpu_7: 16.02
cpu_8: 0.53
cpu_9: 9.64
cpu_10: 12.90
cpu_11: 8.11
cpu_12: 2.66
cpu_13: 19.75
cpu_14: 6.45
cpu_15: 1.00
cpu_16: 38.23
cpu_17: 22.07
cpu_18: 21.01
cpu_19: 7.98
cpu_20: 31.65
cpu_21: 36.90
cpu_22: 22.54
cpu_23: 20.01
cpu_24: 2.46
cpu_25: 27.93
cpu_26: 5.05
cpu_27: 32.05
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1369843
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1369843
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9856356
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 9856356
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9292347
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9292347
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12353175370
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12353175370
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1369862
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1369862
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 140793
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 140793
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 140806
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 140806
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12293166016
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12293166016


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.35        Core1: 24.12        
Core2: 26.64        Core3: 29.94        
Core4: 33.11        Core5: 29.01        
Core6: 24.36        Core7: 21.39        
Core8: 33.49        Core9: 25.40        
Core10: 33.84        Core11: 31.77        
Core12: 24.93        Core13: 20.23        
Core14: 24.34        Core15: 32.12        
Core16: 32.41        Core17: 18.78        
Core18: 33.28        Core19: 39.74        
Core20: 35.42        Core21: 24.15        
Core22: 41.24        Core23: 21.82        
Core24: 36.09        Core25: 23.49        
Core26: 34.60        Core27: 29.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.08
Socket1: 24.74
DDR read Latency(ns)
Socket0: 2402.50
Socket1: 2443.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.48        Core1: 23.53        
Core2: 27.11        Core3: 30.12        
Core4: 33.48        Core5: 29.31        
Core6: 24.42        Core7: 21.54        
Core8: 35.91        Core9: 25.33        
Core10: 34.00        Core11: 32.28        
Core12: 23.86        Core13: 20.09        
Core14: 24.29        Core15: 34.17        
Core16: 32.03        Core17: 18.64        
Core18: 33.07        Core19: 40.04        
Core20: 35.42        Core21: 24.66        
Core22: 41.54        Core23: 21.83        
Core24: 36.22        Core25: 23.50        
Core26: 35.11        Core27: 30.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.18
Socket1: 25.03
DDR read Latency(ns)
Socket0: 2405.46
Socket1: 2460.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.69        Core1: 24.41        
Core2: 27.54        Core3: 30.66        
Core4: 32.33        Core5: 31.94        
Core6: 24.63        Core7: 21.16        
Core8: 33.05        Core9: 25.36        
Core10: 33.36        Core11: 32.31        
Core12: 24.70        Core13: 20.11        
Core14: 26.95        Core15: 34.81        
Core16: 32.64        Core17: 18.79        
Core18: 33.26        Core19: 40.21        
Core20: 35.48        Core21: 23.90        
Core22: 41.44        Core23: 21.59        
Core24: 35.69        Core25: 24.33        
Core26: 35.41        Core27: 29.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.13
Socket1: 24.98
DDR read Latency(ns)
Socket0: 2403.59
Socket1: 2424.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.71        Core1: 23.87        
Core2: 27.68        Core3: 30.66        
Core4: 32.32        Core5: 32.32        
Core6: 23.88        Core7: 21.52        
Core8: 32.98        Core9: 25.28        
Core10: 34.05        Core11: 32.67        
Core12: 24.71        Core13: 20.24        
Core14: 26.79        Core15: 34.07        
Core16: 32.52        Core17: 18.83        
Core18: 33.43        Core19: 39.74        
Core20: 35.57        Core21: 23.87        
Core22: 41.46        Core23: 21.62        
Core24: 35.82        Core25: 24.43        
Core26: 34.87        Core27: 29.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.19
Socket1: 25.04
DDR read Latency(ns)
Socket0: 2406.55
Socket1: 2424.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22765
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413159982; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413164466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206642878; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206642878; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206645723; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206645723; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206648320; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206648320; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206650947; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206650947; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005572404; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4746853; Consumed Joules: 289.72; Watts: 48.25; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3173810; Consumed DRAM Joules: 48.56; DRAM Watts: 8.09
S1P0; QPIClocks: 14413219974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413223334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206702982; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206702982; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206703254; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206703254; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206704323; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206704323; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206700053; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206700053; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005613214; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4910974; Consumed Joules: 299.74; Watts: 49.92; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 3550323; Consumed DRAM Joules: 54.32; DRAM Watts: 9.05
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 59be
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.22   0.32    0.78     105 M    114 M    0.08    0.15    0.15    0.16    11256    12633       16     66
   1    1     0.07   0.80   0.09    0.60    1460 K   4728 K    0.69    0.39    0.00    0.01      224       74       11     63
   2    0     0.05   0.79   0.06    0.60    1628 K   3934 K    0.59    0.18    0.00    0.01      336       13      115     65
   3    1     0.04   0.23   0.16    0.60      36 M     42 M    0.16    0.25    0.10    0.12     3808        3     1044     63
   4    0     0.06   0.37   0.17    0.60      54 M     60 M    0.10    0.22    0.09    0.10     4088     6993        3     67
   5    1     0.01   0.20   0.03    0.61     348 K   1168 K    0.70    0.07    0.01    0.02      168        5        3     64
   6    0     0.07   0.81   0.09    0.60    1499 K   3736 K    0.60    0.40    0.00    0.01      168       22       24     66
   7    1     0.09   0.71   0.12    0.60    9471 K     14 M    0.37    0.50    0.01    0.02     1008      282       18     62
   8    0     0.00   0.27   0.01    0.60     147 K    369 K    0.60    0.11    0.01    0.02        0        6        1     65
   9    1     0.07   0.84   0.08    0.60    1772 K   4666 K    0.62    0.42    0.00    0.01      112       33        1     62
  10    0     0.04   0.42   0.10    0.60      29 M     32 M    0.07    0.25    0.07    0.07     1904       13     3587     65
  11    1     0.16   1.18   0.14    0.60    5313 K     10 M    0.47    0.19    0.00    0.01      112       95        1     61
  12    0     0.03   0.65   0.04    0.60     832 K   1425 K    0.42    0.11    0.00    0.01       56        7        9     66
  13    1     0.10   0.65   0.15    0.60      10 M     15 M    0.28    0.57    0.01    0.02      616      216        1     62
  14    0     0.07   0.81   0.09    0.60    1614 K   3737 K    0.57    0.41    0.00    0.01      168       75       26     66
  15    1     0.02   0.59   0.04    0.60    1990 K   2133 K    0.07    0.09    0.01    0.01      112       34       67     61
  16    0     0.16   0.76   0.21    0.63      43 M     47 M    0.08    0.27    0.03    0.03     5600        5     6321     66
  17    1     0.06   0.50   0.11    0.60    8937 K     13 M    0.36    0.61    0.02    0.02      616      186        0     62
  18    0     0.07   0.47   0.15    0.60      40 M     43 M    0.06    0.28    0.06    0.06     2856       13     4683     66
  19    1     0.05   0.74   0.07    0.60    3248 K   3848 K    0.16    0.26    0.01    0.01      168       41        0     63
  20    0     0.05   0.33   0.15    0.60      54 M     59 M    0.09    0.22    0.11    0.12     4032     8034        0     66
  21    1     0.14   0.36   0.40    0.87      51 M     71 M    0.28    0.37    0.04    0.05     1008      371        1     63
  22    0     0.07   0.20   0.35    0.82     110 M    120 M    0.09    0.14    0.16    0.17     5600       57     6981     66
  23    1     0.09   0.61   0.15    0.60    9390 K     16 M    0.44    0.51    0.01    0.02      728      302        1     64
  24    0     0.02   0.53   0.04    0.60    1446 K   1716 K    0.16    0.08    0.01    0.01      112       13        6     67
  25    1     0.03   0.17   0.20    0.61      45 M     53 M    0.15    0.37    0.13    0.15    19096     1081        3     63
  26    0     0.02   0.50   0.04    0.60    1370 K   1775 K    0.23    0.06    0.01    0.01      224       11        7     66
  27    1     0.04   0.24   0.15    0.60      36 M     42 M    0.15    0.24    0.10    0.11     3640       20      990     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.43   0.13    0.67     447 M    495 M    0.10    0.20    0.06    0.06    36400    27895    21779     59
 SKT    1     0.07   0.51   0.14    0.64     222 M    297 M    0.25    0.39    0.02    0.03    31416     2743     2140     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.47   0.13    0.65     669 M    793 M    0.16    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   37 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.19 %

 C1 core residency: 69.25 %; C3 core residency: 5.15 %; C6 core residency: 5.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.47 => corresponds to 11.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   17%    17%   
 SKT    1       29 G     29 G   |   30%    30%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   91 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    22.33    22.07     244.28      40.76         114.51
 SKT   1    25.01    35.11     252.41      45.81         120.46
---------------------------------------------------------------------------------------------------------------
       *    47.34    57.19     496.69      86.56         116.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",

	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_CTYPE = "en_US.UTF-8",
 ($Format:%ci ID=%h$)	LC_NAME = "he_IL.UTF-8",

	LANG = "en_US.UTF-8"

    are supported and installed on your system.
 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5aa3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1297.12 --||-- Mem Ch  0: Reads (MB/s):  1269.83 --|
|--            Writes(MB/s):  1373.07 --||--            Writes(MB/s):  1352.84 --|
|-- Mem Ch  1: Reads (MB/s):  1288.70 --||-- Mem Ch  1: Reads (MB/s):  1275.60 --|
|--            Writes(MB/s):  1366.47 --||--            Writes(MB/s):  1350.58 --|
|-- Mem Ch  2: Reads (MB/s):  1294.40 --||-- Mem Ch  2: Reads (MB/s):  1281.83 --|
|--            Writes(MB/s):  1370.31 --||--            Writes(MB/s):  1353.40 --|
|-- Mem Ch  3: Reads (MB/s):  1288.24 --||-- Mem Ch  3: Reads (MB/s):  1279.89 --|
|--            Writes(MB/s):  1366.48 --||--            Writes(MB/s):  1353.08 --|
|-- NODE 0 Mem Read (MB/s) :  5168.46 --||-- NODE 1 Mem Read (MB/s) :  5107.16 --|
|-- NODE 0 Mem Write(MB/s) :  5476.34 --||-- NODE 1 Mem Write(MB/s) :  5409.90 --|
|-- NODE 0 P. Write (T/s):     140420 --||-- NODE 1 P. Write (T/s):     139574 --|
|-- NODE 0 Memory (MB/s):    10644.79 --||-- NODE 1 Memory (MB/s):    10517.05 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10275.61                --|
            |--                System Write Throughput(MB/s):      10886.23                --|
            |--               System Memory Throughput(MB/s):      21161.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5b7e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8712          36      20 M   112 M      0       0     452 K
 1    1133 K       482 K    19 M   149 M    197 M    12     418 K
-----------------------------------------------------------------------
 *    1142 K       482 K    39 M   261 M    197 M    12     870 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.22        Core1: 26.15        
Core2: 32.26        Core3: 21.11        
Core4: 29.57        Core5: 34.26        
Core6: 25.63        Core7: 20.37        
Core8: 34.78        Core9: 40.08        
Core10: 40.45        Core11: 28.92        
Core12: 30.40        Core13: 39.43        
Core14: 40.84        Core15: 33.45        
Core16: 35.71        Core17: 26.47        
Core18: 34.97        Core19: 22.38        
Core20: 35.38        Core21: 25.88        
Core22: 35.36        Core23: 33.59        
Core24: 31.23        Core25: 41.34        
Core26: 37.65        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.80
Socket1: 27.09
DDR read Latency(ns)
Socket0: 2269.59
Socket1: 2232.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.06        Core1: 25.82        
Core2: 31.78        Core3: 20.84        
Core4: 29.11        Core5: 37.06        
Core6: 25.74        Core7: 20.82        
Core8: 37.39        Core9: 39.53        
Core10: 40.97        Core11: 28.80        
Core12: 30.31        Core13: 39.38        
Core14: 40.42        Core15: 33.63        
Core16: 35.81        Core17: 27.21        
Core18: 34.95        Core19: 22.52        
Core20: 35.37        Core21: 26.21        
Core22: 35.50        Core23: 33.36        
Core24: 30.94        Core25: 41.60        
Core26: 38.55        Core27: 20.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.86
Socket1: 27.34
DDR read Latency(ns)
Socket0: 2275.73
Socket1: 2210.10
irq_total: 186218.738352238
cpu_total: 17.40
cpu_0: 27.99
cpu_1: 9.24
cpu_2: 2.39
cpu_3: 17.89
cpu_4: 16.69
cpu_5: 0.20
cpu_6: 2.26
cpu_7: 17.55
cpu_8: 0.13
cpu_9: 10.90
cpu_10: 41.95
cpu_11: 1.73
cpu_12: 7.51
cpu_13: 18.35
cpu_14: 18.82
cpu_15: 2.66
cpu_16: 22.27
cpu_17: 32.05
cpu_18: 29.32
cpu_19: 1.73
cpu_20: 27.79
cpu_21: 57.85
cpu_22: 29.99
cpu_23: 18.28
cpu_24: 1.80
cpu_25: 23.54
cpu_26: 4.26
cpu_27: 42.15
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 11159962
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 11159962
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 159394
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 159394
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12338295794
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12338295794
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10520031
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10520031
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12375715356
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12375715356
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1372335
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1372335
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 159431
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 159431
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1372340
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1372340


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.32        Core1: 25.84        
Core2: 31.73        Core3: 21.00        
Core4: 30.00        Core5: 34.82        
Core6: 25.35        Core7: 20.76        
Core8: 27.75        Core9: 39.71        
Core10: 40.32        Core11: 28.95        
Core12: 29.80        Core13: 39.34        
Core14: 40.25        Core15: 33.43        
Core16: 35.98        Core17: 27.16        
Core18: 35.23        Core19: 22.38        
Core20: 35.41        Core21: 25.52        
Core22: 35.43        Core23: 33.52        
Core24: 30.90        Core25: 41.15        
Core26: 37.52        Core27: 20.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.86
Socket1: 27.13
DDR read Latency(ns)
Socket0: 2263.69
Socket1: 2257.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.78        Core1: 25.91        
Core2: 31.67        Core3: 24.78        
Core4: 34.02        Core5: 36.53        
Core6: 24.84        Core7: 21.61        
Core8: 37.42        Core9: 40.60        
Core10: 38.98        Core11: 29.28        
Core12: 30.60        Core13: 37.99        
Core14: 41.30        Core15: 33.09        
Core16: 36.36        Core17: 34.83        
Core18: 35.78        Core19: 23.01        
Core20: 35.76        Core21: 23.62        
Core22: 35.74        Core23: 33.29        
Core24: 32.96        Core25: 39.32        
Core26: 29.89        Core27: 21.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.99
Socket1: 27.75
DDR read Latency(ns)
Socket0: 2097.40
Socket1: 2466.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.03        Core1: 25.57        
Core2: 33.32        Core3: 23.72        
Core4: 33.21        Core5: 36.84        
Core6: 25.00        Core7: 21.59        
Core8: 37.46        Core9: 40.12        
Core10: 38.80        Core11: 29.46        
Core12: 30.47        Core13: 38.17        
Core14: 41.61        Core15: 34.23        
Core16: 36.21        Core17: 34.89        
Core18: 35.46        Core19: 22.45        
Core20: 35.76        Core21: 22.66        
Core22: 35.54        Core23: 33.60        
Core24: 34.63        Core25: 40.81        
Core26: 29.64        Core27: 21.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.82
Socket1: 27.50
DDR read Latency(ns)
Socket0: 2101.75
Socket1: 2450.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.08        Core1: 26.15        
Core2: 32.06        Core3: 22.82        
Core4: 32.00        Core5: 37.98        
Core6: 25.38        Core7: 20.46        
Core8: 37.24        Core9: 40.70        
Core10: 37.76        Core11: 29.38        
Core12: 30.43        Core13: 38.29        
Core14: 41.68        Core15: 33.30        
Core16: 36.38        Core17: 32.96        
Core18: 34.90        Core19: 22.25        
Core20: 35.71        Core21: 22.59        
Core22: 35.37        Core23: 33.60        
Core24: 34.37        Core25: 41.26        
Core26: 30.86        Core27: 21.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.39
Socket1: 27.16
DDR read Latency(ns)
Socket0: 2104.32
Socket1: 2462.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23841
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411170266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411175702; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205651287; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205651287; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205655593; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205655593; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205664583; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205664583; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205677033; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205677033; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004747331; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4749990; Consumed Joules: 289.92; Watts: 48.28; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 3370068; Consumed DRAM Joules: 51.56; DRAM Watts: 8.59
S1P0; QPIClocks: 14411251458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411254486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205713413; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205713413; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205713502; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205713502; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205713482; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205713482; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205713491; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205713491; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004769405; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4963349; Consumed Joules: 302.94; Watts: 50.45; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3276898; Consumed DRAM Joules: 50.14; DRAM Watts: 8.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5df2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.36   0.21    0.63      53 M     57 M    0.08    0.20    0.07    0.07      336        8      585     67
   1    1     0.07   0.78   0.09    0.60    1331 K   4364 K    0.69    0.35    0.00    0.01      392       71        9     64
   2    0     0.02   0.42   0.04    0.60    1110 K   1737 K    0.36    0.07    0.01    0.01      224        1      179     66
   3    1     0.09   0.50   0.17    0.60      16 M     21 M    0.26    0.52    0.02    0.02     2576        8      385     63
   4    0     0.06   0.40   0.15    0.60      44 M     49 M    0.11    0.23    0.07    0.08     4256     7362        4     66
   5    1     0.00   0.27   0.00    0.60     102 K    180 K    0.43    0.06    0.02    0.03      280        4        1     64
   6    0     0.02   0.52   0.03    0.60     328 K   1274 K    0.74    0.08    0.00    0.01       56        4        9     66
   7    1     0.06   0.47   0.13    0.60      11 M     17 M    0.33    0.58    0.02    0.03     1456      212        0     63
   8    0     0.00   0.34   0.00    0.60      38 K     61 K    0.38    0.09    0.01    0.02        0        9        0     66
   9    1     0.07   0.82   0.08    0.60    4739 K   5328 K    0.11    0.24    0.01    0.01      224       35        1     62
  10    0     0.11   0.50   0.22    0.64      50 M     57 M    0.12    0.25    0.05    0.05     3304       88     4563     65
  11    1     0.01   0.32   0.04    0.60     613 K   1705 K    0.64    0.03    0.01    0.02      112        3        7     62
  12    0     0.06   0.84   0.07    0.60    2996 K   4607 K    0.35    0.22    0.00    0.01      112        4        7     66
  13    1     0.07   0.40   0.18    0.60      36 M     41 M    0.12    0.27    0.05    0.06     1008        8      295     61
  14    0     0.16   1.07   0.14    0.60    9664 K     12 M    0.23    0.16    0.01    0.01      336       33       33     66
  15    1     0.02   0.56   0.04    0.60    1682 K   1936 K    0.13    0.12    0.01    0.01       56        7       28     61
  16    0     0.09   0.54   0.16    0.60      47 M     53 M    0.11    0.20    0.05    0.06     2912     2141        1     65
  17    1     0.05   0.42   0.13    0.60      23 M     29 M    0.22    0.39    0.04    0.05      728      332        0     62
  18    0     0.11   0.32   0.34    0.81      89 M     98 M    0.10    0.20    0.08    0.09    10024       10    14706     66
  19    1     0.02   0.50   0.03    0.60     316 K   1244 K    0.75    0.10    0.00    0.01      168       15        1     62
  20    0     0.03   0.15   0.18    0.60      81 M     86 M    0.06    0.14    0.31    0.33     8568     8917        0     66
  21    1     0.21   0.36   0.60    1.19      64 M     91 M    0.30    0.33    0.03    0.04     2352      921      206     62
  22    0     0.15   0.67   0.22    0.64      49 M     56 M    0.13    0.22    0.03    0.04     3248     2071        7     66
  23    1     0.04   0.30   0.13    0.60      36 M     43 M    0.16    0.22    0.09    0.11      112        7        1     63
  24    0     0.02   0.48   0.04    0.60    1216 K   1679 K    0.28    0.08    0.01    0.01      112        7        7     67
  25    1     0.04   0.25   0.15    0.60      37 M     43 M    0.14    0.20    0.10    0.11     1456      318      200     62
  26    0     0.02   0.49   0.04    0.60    1350 K   1789 K    0.25    0.06    0.01    0.01      112        2        6     66
  27    1     0.28   0.74   0.38    0.86      27 M     43 M    0.35    0.43    0.01    0.02    15848       11      213     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.49   0.13    0.64     432 M    484 M    0.11    0.20    0.05    0.05    33600    20657    20107     59
 SKT    1     0.07   0.48   0.15    0.74     262 M    347 M    0.24    0.35    0.03    0.03    26768     1952     1346     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.48   0.14    0.69     694 M    831 M    0.16    0.27    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.62 %

 C1 core residency: 66.26 %; C3 core residency: 4.15 %; C6 core residency: 8.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.48 => corresponds to 12.12 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.73 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       33 G     33 G   |   34%    34%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  102 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    27.57    30.01     242.92      43.02         117.46
 SKT   1    21.56    24.11     253.58      42.07         129.91
---------------------------------------------------------------------------------------------------------------
       *    49.13    54.13     496.50      85.09         122.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
