// Generated by CIRCT circtorg-0.0.0-1018-g3a39b339f
module simple_custom_verilog_name_custom_name(
  input  I,
  output O);

  assign O = I;
endmodule

