

================================================================
== Vitis HLS Report for 'topKQueryScores_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Mon Nov 27 17:34:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        topKQueryScores
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      818|      818|  2.726 us|  2.726 us|  818|  818|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      816|      816|       106|          3|          1|   238|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1329|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     11|     1073|      762|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      498|     -|
|Register             |        -|      -|     1203|      128|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     11|     2276|     2717|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U1  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|  685|  635|    0|
    |dmul_64ns_64ns_64_8_max_dsp_1_U2   |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|  388|  127|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  11| 1073|  762|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln16_fu_276_p2         |         +|   0|  0|   15|           8|           1|
    |add_ln19_1_fu_246_p2       |         +|   0|  0|   71|          64|          11|
    |add_ln19_2_fu_261_p2       |         +|   0|  0|   71|          64|          12|
    |add_ln19_fu_220_p2         |         +|   0|  0|   71|          64|          64|
    |add_ln515_fu_361_p2        |         +|   0|  0|   19|          12|          11|
    |result_V_2_fu_447_p2       |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_fu_375_p2       |         -|   0|  0|   18|          10|          11|
    |ap_block_state2_io         |       and|   0|  0|    2|           1|           1|
    |ap_ext_blocking_cur_n      |       and|   0|  0|    2|           1|           1|
    |ap_ext_blocking_n          |       and|   0|  0|    2|           1|           2|
    |ap_int_blocking_n          |       and|   0|  0|    2|           2|           2|
    |ap_str_blocking_n          |       and|   0|  0|    2|           2|           2|
    |icmp_ln16_fu_202_p2        |      icmp|   0|  0|   11|           8|           6|
    |r_V_fu_401_p2              |      lshr|   0|  0|  460|         137|         137|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|    2|           1|           1|
    |query_scores_d0            |    select|   0|  0|   32|           1|          32|
    |ush_fu_385_p3              |    select|   0|  0|   12|           1|          12|
    |val_fu_435_p3              |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_407_p2            |       shl|   0|  0|  460|         137|         137|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1329|         519|         511|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  20|          4|    1|          4|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter35           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter29_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter30_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter31_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter32_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter33_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter34_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1               |   9|          2|    8|         16|
    |gmem_blk_n_AR                      |   9|          2|    1|          2|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |grp_fu_185_p0                      |  20|          4|   64|        256|
    |grp_fu_185_p1                      |  20|          4|   64|        256|
    |grp_fu_190_p0                      |  20|          4|   64|        256|
    |grp_fu_190_p1                      |  20|          4|   64|        256|
    |i_fu_108                           |   9|          2|    8|         16|
    |m_axi_gmem_ARADDR                  |  20|          4|   64|        256|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 498|        108|  377|       1396|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln19_reg_491                   |  64|   0|   64|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_540           |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_550           |  64|   0|   64|          0|
    |gmem_addr_read_reg_530             |  64|   0|   64|          0|
    |i_1_reg_481                        |   8|   0|    8|          0|
    |i_fu_108                           |   8|   0|    8|          0|
    |icmp_ln16_reg_487                  |   1|   0|    1|          0|
    |mul_1_reg_565                      |  64|   0|   64|          0|
    |mul_2_reg_570                      |  64|   0|   64|          0|
    |mul_reg_560                        |  64|   0|   64|          0|
    |p_Result_s_reg_590                 |   1|   0|    1|          0|
    |product_1_1_reg_580                |  64|   0|   64|          0|
    |product_1_2_reg_585                |  64|   0|   64|          0|
    |product_1_reg_575                  |  64|   0|   64|          0|
    |trunc_ln19_3_reg_497               |  61|   0|   61|          0|
    |trunc_ln19_6_reg_508               |  61|   0|   61|          0|
    |trunc_ln19_9_reg_513               |  61|   0|   61|          0|
    |val_reg_595                        |  32|   0|   32|          0|
    |i_1_reg_481                        |  64|  32|    8|          0|
    |icmp_ln16_reg_487                  |  64|  32|    1|          0|
    |mul_1_reg_565                      |  64|  32|   64|          0|
    |mul_2_reg_570                      |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1203| 128| 1084|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  topKQueryScores_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  topKQueryScores_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  topKQueryScores_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  topKQueryScores_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  topKQueryScores_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  topKQueryScores_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ext_blocking_n      |  out|    1|  ap_ctrl_hs|  topKQueryScores_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_str_blocking_n      |  out|    1|  ap_ctrl_hs|  topKQueryScores_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_int_blocking_n      |  out|    1|  ap_ctrl_hs|  topKQueryScores_Pipeline_VITIS_LOOP_16_1|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    8|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|    9|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                                      gmem|       pointer|
|fs_matrix              |   in|   64|     ap_none|                                 fs_matrix|        scalar|
|conv                   |   in|   64|     ap_none|                                      conv|        scalar|
|conv_1                 |   in|   64|     ap_none|                                    conv_1|        scalar|
|conv_2                 |   in|   64|     ap_none|                                    conv_2|        scalar|
|query_scores_address0  |  out|    8|   ap_memory|                              query_scores|         array|
|query_scores_ce0       |  out|    1|   ap_memory|                              query_scores|         array|
|query_scores_we0       |  out|    1|   ap_memory|                              query_scores|         array|
|query_scores_d0        |  out|   32|   ap_memory|                              query_scores|         array|
+-----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 106


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 106
* Pipeline : 1
  Pipeline-0 : II = 3, D = 106, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 109 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv_2"   --->   Operation 111 'read' 'conv_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv_1"   --->   Operation 112 'read' 'conv_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv"   --->   Operation 113 'read' 'conv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%fs_matrix_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fs_matrix"   --->   Operation 114 'read' 'fs_matrix_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_18_2"   --->   Operation 116 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:16]   --->   Operation 117 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.58ns)   --->   "%icmp_ln16 = icmp_eq  i8 %i_1, i8 238" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:16]   --->   Operation 118 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %VITIS_LOOP_18_2.split, void %VITIS_LOOP_24_3.exitStub" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:16]   --->   Operation 119 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %i_1, i3 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 120 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i11 %shl_ln" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 121 'zext' 'zext_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.14ns)   --->   "%add_ln19 = add i64 %zext_ln19, i64 %fs_matrix_read" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 122 'add' 'add_ln19' <Predicate = (!icmp_ln16)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln19_3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln19, i32 3, i32 63" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 123 'partselect' 'trunc_ln19_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i61 %trunc_ln19_3" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 124 'sext' 'sext_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 125 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 126 [70/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 126 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln16)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 127 [1/1] (1.14ns)   --->   "%add_ln19_1 = add i64 %add_ln19, i64 1904" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 127 'add' 'add_ln19_1' <Predicate = (!icmp_ln16)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln19_6 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln19_1, i32 3, i32 63" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 128 'partselect' 'trunc_ln19_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.14ns)   --->   "%add_ln19_2 = add i64 %add_ln19, i64 3808" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 129 'add' 'add_ln19_2' <Predicate = (!icmp_ln16)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln19_9 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln19_2, i32 3, i32 63" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 130 'partselect' 'trunc_ln19_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238"   --->   Operation 133 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.70ns)   --->   "%add_ln16 = add i8 %i_1, i8 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:16]   --->   Operation 134 'add' 'add_ln16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [69/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 135 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln16)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i61 %trunc_ln19_6" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 136 'sext' 'sext_ln19_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i64 %gmem, i64 %sext_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 137 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 138 [70/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 138 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln16)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln16 = store i8 %add_ln16, i8 %i" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:16]   --->   Operation 139 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 140 [68/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 140 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 141 [69/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 141 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i61 %trunc_ln19_9" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 142 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i64 %gmem, i64 %sext_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 143 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [70/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 144 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 145 [67/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 145 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 146 [68/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 146 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 147 [69/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 147 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 148 [66/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 148 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 149 [67/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 149 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 150 [68/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 150 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 151 [65/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 151 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 152 [66/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 152 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 153 [67/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 153 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 154 [64/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 154 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 155 [65/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 155 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 156 [66/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 156 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 157 [63/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 157 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 158 [64/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 158 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 159 [65/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 159 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 160 [62/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 160 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 161 [63/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 161 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 162 [64/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 162 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 163 [61/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 163 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 164 [62/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 164 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 165 [63/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 165 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 166 [60/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 166 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 167 [61/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 167 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 168 [62/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 168 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 169 [59/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 169 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 170 [60/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 170 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 171 [61/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 171 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 172 [58/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 172 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 173 [59/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 173 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 174 [60/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 174 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 175 [57/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 175 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 176 [58/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 176 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 177 [59/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 177 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 178 [56/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 178 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 179 [57/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 179 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 180 [58/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 180 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 181 [55/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 181 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 182 [56/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 182 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 183 [57/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 183 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 184 [54/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 184 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 185 [55/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 185 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 186 [56/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 186 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 187 [53/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 187 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 188 [54/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 188 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 189 [55/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 189 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 190 [52/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 190 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 191 [53/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 191 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 192 [54/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 192 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 193 [51/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 193 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 194 [52/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 194 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 195 [53/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 195 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 196 [50/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 196 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 197 [51/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 197 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 198 [52/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 198 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 199 [49/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 199 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 200 [50/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 200 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 201 [51/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 201 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 202 [48/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 202 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 203 [49/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 203 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 204 [50/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 204 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 205 [47/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 205 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 206 [48/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 206 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 207 [49/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 207 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 208 [46/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 208 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 209 [47/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 209 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 210 [48/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 210 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 211 [45/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 211 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 212 [46/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 212 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 213 [47/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 213 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 214 [44/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 214 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 215 [45/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 215 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 216 [46/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 216 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 217 [43/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 217 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 218 [44/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 218 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 219 [45/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 219 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 220 [42/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 220 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 221 [43/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 221 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 222 [44/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 222 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 223 [41/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 223 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 224 [42/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 224 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 225 [43/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 225 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 226 [40/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 226 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 227 [41/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 227 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 228 [42/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 228 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 229 [39/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 229 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 230 [40/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 230 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 231 [41/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 231 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 232 [38/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 232 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 233 [39/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 233 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 234 [40/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 234 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 235 [37/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 235 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 236 [38/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 236 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 237 [39/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 237 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 238 [36/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 238 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 239 [37/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 239 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 240 [38/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 240 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 241 [35/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 241 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 242 [36/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 242 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 243 [37/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 243 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 244 [34/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 244 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 245 [35/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 245 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 246 [36/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 246 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 247 [33/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 247 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 248 [34/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 248 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 249 [35/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 249 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 250 [32/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 250 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 251 [33/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 251 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 252 [34/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 252 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 253 [31/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 253 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 254 [32/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 254 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 255 [33/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 255 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 256 [30/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 256 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 257 [31/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 257 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 258 [32/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 258 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 259 [29/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 259 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 260 [30/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 260 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 261 [31/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 261 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 262 [28/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 262 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 263 [29/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 263 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 264 [30/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 264 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 265 [27/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 265 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 266 [28/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 266 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 267 [29/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 267 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 268 [26/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 268 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 269 [27/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 269 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 270 [28/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 270 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 271 [25/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 271 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 272 [26/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 272 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 273 [27/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 273 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 274 [24/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 274 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 275 [25/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 275 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 276 [26/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 276 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 277 [23/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 277 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 278 [24/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 278 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 279 [25/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 279 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 280 [22/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 280 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 281 [23/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 281 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 282 [24/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 282 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 283 [21/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 283 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 284 [22/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 284 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 285 [23/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 285 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 286 [20/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 286 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 287 [21/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 287 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 288 [22/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 288 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 289 [19/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 289 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 290 [20/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 290 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 291 [21/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 291 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 292 [18/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 292 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 293 [19/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 293 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 294 [20/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 294 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 295 [17/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 295 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 296 [18/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 296 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 297 [19/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 297 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 298 [16/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 298 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 299 [17/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 299 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 300 [18/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 300 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 301 [15/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 301 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 302 [16/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 302 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 303 [17/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 303 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 304 [14/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 304 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 305 [15/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 305 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 306 [16/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 306 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 307 [13/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 307 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 308 [14/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 308 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 309 [15/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 309 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 310 [12/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 310 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 311 [13/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 311 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 312 [14/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 312 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 313 [11/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 313 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 314 [12/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 314 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 315 [13/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 315 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 316 [10/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 316 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 317 [11/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 317 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 318 [12/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 318 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 319 [9/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 319 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 320 [10/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 320 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 321 [11/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 321 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 322 [8/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 322 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 323 [9/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 323 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 324 [10/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 324 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 325 [7/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 325 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 326 [8/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 326 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 327 [9/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 327 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 328 [6/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 328 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 329 [7/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 329 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 330 [8/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 330 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 331 [5/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 331 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 332 [6/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 332 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 333 [7/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 333 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 334 [4/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 334 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 335 [5/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 335 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 336 [6/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 336 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 337 [3/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 337 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 338 [4/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 338 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 339 [5/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 339 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 340 [2/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 340 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 341 [3/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 341 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 342 [4/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 342 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 343 [1/70] (2.43ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 343 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 344 [2/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 344 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 345 [3/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 345 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 346 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 346 'read' 'gmem_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 347 [1/70] (2.43ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_1, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 347 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 348 [2/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 348 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %gmem_addr_read" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 349 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 350 [8/8] (2.32ns)   --->   "%mul = dmul i64 %conv_read, i64 %bitcast_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 350 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 351 [1/1] (2.43ns)   --->   "%gmem_addr_1_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 351 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 352 [1/70] (2.43ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr_2, i32 1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 352 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 353 [7/8] (2.32ns)   --->   "%mul = dmul i64 %conv_read, i64 %bitcast_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 353 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i64 %gmem_addr_1_read" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 354 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 355 [8/8] (2.32ns)   --->   "%mul_1 = dmul i64 %conv_1_read, i64 %bitcast_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 355 'dmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 356 [1/1] (2.43ns)   --->   "%gmem_addr_2_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 356 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.32>
ST_75 : Operation 357 [6/8] (2.32ns)   --->   "%mul = dmul i64 %conv_read, i64 %bitcast_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 357 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 358 [7/8] (2.32ns)   --->   "%mul_1 = dmul i64 %conv_1_read, i64 %bitcast_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 358 'dmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i64 %gmem_addr_2_read" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 359 'bitcast' 'bitcast_ln19_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 360 [8/8] (2.32ns)   --->   "%mul_2 = dmul i64 %conv_2_read, i64 %bitcast_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 360 'dmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.32>
ST_76 : Operation 361 [5/8] (2.32ns)   --->   "%mul = dmul i64 %conv_read, i64 %bitcast_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 361 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 362 [6/8] (2.32ns)   --->   "%mul_1 = dmul i64 %conv_1_read, i64 %bitcast_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 362 'dmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 363 [7/8] (2.32ns)   --->   "%mul_2 = dmul i64 %conv_2_read, i64 %bitcast_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 363 'dmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.32>
ST_77 : Operation 364 [4/8] (2.32ns)   --->   "%mul = dmul i64 %conv_read, i64 %bitcast_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 364 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 365 [5/8] (2.32ns)   --->   "%mul_1 = dmul i64 %conv_1_read, i64 %bitcast_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 365 'dmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 366 [6/8] (2.32ns)   --->   "%mul_2 = dmul i64 %conv_2_read, i64 %bitcast_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 366 'dmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.32>
ST_78 : Operation 367 [3/8] (2.32ns)   --->   "%mul = dmul i64 %conv_read, i64 %bitcast_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 367 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 368 [4/8] (2.32ns)   --->   "%mul_1 = dmul i64 %conv_1_read, i64 %bitcast_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 368 'dmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 369 [5/8] (2.32ns)   --->   "%mul_2 = dmul i64 %conv_2_read, i64 %bitcast_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 369 'dmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.32>
ST_79 : Operation 370 [2/8] (2.32ns)   --->   "%mul = dmul i64 %conv_read, i64 %bitcast_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 370 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 371 [3/8] (2.32ns)   --->   "%mul_1 = dmul i64 %conv_1_read, i64 %bitcast_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 371 'dmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 372 [4/8] (2.32ns)   --->   "%mul_2 = dmul i64 %conv_2_read, i64 %bitcast_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 372 'dmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.32>
ST_80 : Operation 373 [1/8] (2.32ns)   --->   "%mul = dmul i64 %conv_read, i64 %bitcast_ln19" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 373 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 374 [2/8] (2.32ns)   --->   "%mul_1 = dmul i64 %conv_1_read, i64 %bitcast_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 374 'dmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 375 [3/8] (2.32ns)   --->   "%mul_2 = dmul i64 %conv_2_read, i64 %bitcast_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 375 'dmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.32>
ST_81 : Operation 376 [8/8] (1.90ns)   --->   "%product_1 = dadd i64 %mul, i64 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 376 'dadd' 'product_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 377 [1/8] (2.32ns)   --->   "%mul_1 = dmul i64 %conv_1_read, i64 %bitcast_ln19_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 377 'dmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 378 [2/8] (2.32ns)   --->   "%mul_2 = dmul i64 %conv_2_read, i64 %bitcast_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 378 'dmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.32>
ST_82 : Operation 379 [7/8] (1.90ns)   --->   "%product_1 = dadd i64 %mul, i64 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 379 'dadd' 'product_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 380 [1/8] (2.32ns)   --->   "%mul_2 = dmul i64 %conv_2_read, i64 %bitcast_ln19_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 380 'dmul' 'mul_2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.90>
ST_83 : Operation 381 [6/8] (1.90ns)   --->   "%product_1 = dadd i64 %mul, i64 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 381 'dadd' 'product_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.90>
ST_84 : Operation 382 [5/8] (1.90ns)   --->   "%product_1 = dadd i64 %mul, i64 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 382 'dadd' 'product_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.90>
ST_85 : Operation 383 [4/8] (1.90ns)   --->   "%product_1 = dadd i64 %mul, i64 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 383 'dadd' 'product_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.90>
ST_86 : Operation 384 [3/8] (1.90ns)   --->   "%product_1 = dadd i64 %mul, i64 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 384 'dadd' 'product_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.90>
ST_87 : Operation 385 [2/8] (1.90ns)   --->   "%product_1 = dadd i64 %mul, i64 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 385 'dadd' 'product_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.90>
ST_88 : Operation 386 [1/8] (1.90ns)   --->   "%product_1 = dadd i64 %mul, i64 0" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 386 'dadd' 'product_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.90>
ST_89 : Operation 387 [8/8] (1.90ns)   --->   "%product_1_1 = dadd i64 %product_1, i64 %mul_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 387 'dadd' 'product_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.90>
ST_90 : Operation 388 [7/8] (1.90ns)   --->   "%product_1_1 = dadd i64 %product_1, i64 %mul_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 388 'dadd' 'product_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.90>
ST_91 : Operation 389 [6/8] (1.90ns)   --->   "%product_1_1 = dadd i64 %product_1, i64 %mul_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 389 'dadd' 'product_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.90>
ST_92 : Operation 390 [5/8] (1.90ns)   --->   "%product_1_1 = dadd i64 %product_1, i64 %mul_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 390 'dadd' 'product_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.90>
ST_93 : Operation 391 [4/8] (1.90ns)   --->   "%product_1_1 = dadd i64 %product_1, i64 %mul_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 391 'dadd' 'product_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.90>
ST_94 : Operation 392 [3/8] (1.90ns)   --->   "%product_1_1 = dadd i64 %product_1, i64 %mul_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 392 'dadd' 'product_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.90>
ST_95 : Operation 393 [2/8] (1.90ns)   --->   "%product_1_1 = dadd i64 %product_1, i64 %mul_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 393 'dadd' 'product_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.90>
ST_96 : Operation 394 [1/8] (1.90ns)   --->   "%product_1_1 = dadd i64 %product_1, i64 %mul_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 394 'dadd' 'product_1_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.90>
ST_97 : Operation 395 [8/8] (1.90ns)   --->   "%product_1_2 = dadd i64 %product_1_1, i64 %mul_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 395 'dadd' 'product_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.90>
ST_98 : Operation 396 [7/8] (1.90ns)   --->   "%product_1_2 = dadd i64 %product_1_1, i64 %mul_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 396 'dadd' 'product_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 1.90>
ST_99 : Operation 397 [6/8] (1.90ns)   --->   "%product_1_2 = dadd i64 %product_1_1, i64 %mul_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 397 'dadd' 'product_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.90>
ST_100 : Operation 398 [5/8] (1.90ns)   --->   "%product_1_2 = dadd i64 %product_1_1, i64 %mul_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 398 'dadd' 'product_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.90>
ST_101 : Operation 399 [4/8] (1.90ns)   --->   "%product_1_2 = dadd i64 %product_1_1, i64 %mul_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 399 'dadd' 'product_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 1.90>
ST_102 : Operation 400 [3/8] (1.90ns)   --->   "%product_1_2 = dadd i64 %product_1_1, i64 %mul_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 400 'dadd' 'product_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 1.90>
ST_103 : Operation 401 [2/8] (1.90ns)   --->   "%product_1_2 = dadd i64 %product_1_1, i64 %mul_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 401 'dadd' 'product_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 430 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 430 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 104 <SV = 103> <Delay = 1.90>
ST_104 : Operation 402 [1/8] (1.90ns)   --->   "%product_1_2 = dadd i64 %product_1_1, i64 %mul_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:19]   --->   Operation 402 'dadd' 'product_1_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.16>
ST_105 : Operation 403 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %product_1_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 403 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 404 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 404 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 405 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 405 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 406 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i64 %data_V"   --->   Operation 406 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 407 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_1, i1 0" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 407 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 408 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 409 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 410 [1/1] (0.73ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 410 'add' 'add_ln515' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 411 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 411 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 412 [1/1] (0.73ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %xs_exp_V"   --->   Operation 412 'sub' 'sub_ln1512' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 413 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 414 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515"   --->   Operation 414 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 415 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 416 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 417 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 418 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 419 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 420 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_1, i32 53, i32 84"   --->   Operation 421 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 422 [1/1] (1.12ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_3"   --->   Operation 422 'select' 'val' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.30>
ST_106 : Operation 423 [1/1] (0.00ns)   --->   "%i_cast2 = zext i8 %i_1" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:16]   --->   Operation 423 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 424 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:17]   --->   Operation 424 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 425 [1/1] (0.88ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 425 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 426 [1/1] (0.22ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 426 'select' 'result_V' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 427 [1/1] (0.00ns)   --->   "%query_scores_addr = getelementptr i32 %query_scores, i64 0, i64 %i_cast2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:21]   --->   Operation 427 'getelementptr' 'query_scores_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 428 [1/1] (1.19ns)   --->   "%store_ln21 = store i32 %result_V, i8 %query_scores_addr" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:21]   --->   Operation 428 'store' 'store_ln21' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 238> <RAM>
ST_106 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln16 = br void %VITIS_LOOP_18_2" [/home/nmath018/topK_feature/hls_catch22/src/krnl.cpp:16]   --->   Operation 429 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fs_matrix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ query_scores]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_2_read       (read             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000]
conv_1_read       (read             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000]
conv_read         (read             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
fs_matrix_read    (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1               (load             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln16         (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
br_ln16           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln19          (add              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19_3      (partselect       ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln19         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 01111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
add_ln19_1        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19_6      (partselect       ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln19_2        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln19_9      (partselect       ) [ 01011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln16          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln19_1       (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000]
store_ln16        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln19_2       (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 01110111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000]
gmem_load_1_req   (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read    (read             ) [ 01000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
gmem_load_4_req   (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln19      (bitcast          ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000]
gmem_addr_1_read  (read             ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000]
gmem_load_5_req   (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln19_1    (bitcast          ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000]
gmem_addr_2_read  (read             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
bitcast_ln19_2    (bitcast          ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000]
mul               (dmul             ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000]
mul_1             (dmul             ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110000000000]
mul_2             (dmul             ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111100]
product_1         (dadd             ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000]
product_1_1       (dadd             ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100]
product_1_2       (dadd             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
data_V            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s        (bitselect        ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
xs_exp_V          (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa          (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln515        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln515         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1512        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512       (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush               (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488       (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V               (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1             (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val               (select           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
i_cast2           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln17 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
query_scores_addr (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0           (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fs_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fs_matrix"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="query_scores">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="query_scores"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="conv_2_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="74"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_2_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv_1_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="73"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_1_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="conv_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="72"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="fs_matrix_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fs_matrix_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_readreq_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_readreq_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="gmem_addr_read_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="70"/>
<pin id="160" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/72 "/>
</bind>
</comp>

<comp id="162" class="1004" name="gmem_addr_1_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="70"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/73 "/>
</bind>
</comp>

<comp id="167" class="1004" name="gmem_addr_2_read_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="70"/>
<pin id="170" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/74 "/>
</bind>
</comp>

<comp id="172" class="1004" name="query_scores_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="query_scores_addr/106 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln21_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/106 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="product_1/81 product_1_1/89 product_1_2/97 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="72"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/73 mul_1/74 mul_2/75 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_1_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln16_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln19_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln19_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln19_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="61" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="7" slack="0"/>
<pin id="231" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_3/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln19_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="61" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="gmem_addr_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln19_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="0" index="1" bw="12" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln19_6_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="61" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_6/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln19_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="0" index="1" bw="13" slack="0"/>
<pin id="264" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln19_9_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="61" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="61" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_9/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln16_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="2"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln19_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="61" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="gmem_addr_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln16_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="2"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln19_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="61" slack="2"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_2/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="gmem_addr_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="bitcast_ln19_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/73 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bitcast_ln19_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/74 "/>
</bind>
</comp>

<comp id="314" class="1004" name="bitcast_ln19_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_2/75 "/>
</bind>
</comp>

<comp id="318" class="1004" name="data_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/105 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Result_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/105 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xs_exp_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="0" index="3" bw="7" slack="0"/>
<pin id="334" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/105 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Result_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/105 "/>
</bind>
</comp>

<comp id="343" class="1004" name="mantissa_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="54" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="52" slack="0"/>
<pin id="347" dir="0" index="3" bw="1" slack="0"/>
<pin id="348" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/105 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln15_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="54" slack="0"/>
<pin id="355" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/105 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln515_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/105 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln515_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="11" slack="0"/>
<pin id="364" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/105 "/>
</bind>
</comp>

<comp id="367" class="1004" name="isNeg_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/105 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln1512_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="0" index="1" bw="11" slack="0"/>
<pin id="378" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/105 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln1512_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/105 "/>
</bind>
</comp>

<comp id="385" class="1004" name="ush_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="12" slack="0"/>
<pin id="388" dir="0" index="2" bw="12" slack="0"/>
<pin id="389" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/105 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln1488_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/105 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln1488_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/105 "/>
</bind>
</comp>

<comp id="401" class="1004" name="r_V_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="54" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/105 "/>
</bind>
</comp>

<comp id="407" class="1004" name="r_V_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="54" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/105 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="137" slack="0"/>
<pin id="416" dir="0" index="2" bw="7" slack="0"/>
<pin id="417" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/105 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln818_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/105 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="137" slack="0"/>
<pin id="428" dir="0" index="2" bw="7" slack="0"/>
<pin id="429" dir="0" index="3" bw="8" slack="0"/>
<pin id="430" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/105 "/>
</bind>
</comp>

<comp id="435" class="1004" name="val_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="32" slack="0"/>
<pin id="439" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/105 "/>
</bind>
</comp>

<comp id="443" class="1004" name="i_cast2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="105"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/106 "/>
</bind>
</comp>

<comp id="447" class="1004" name="result_V_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/106 "/>
</bind>
</comp>

<comp id="452" class="1004" name="result_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="1"/>
<pin id="456" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/106 "/>
</bind>
</comp>

<comp id="459" class="1005" name="i_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="466" class="1005" name="conv_2_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="74"/>
<pin id="468" dir="1" index="1" bw="64" slack="74"/>
</pin_list>
<bind>
<opset="conv_2_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="conv_1_read_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="73"/>
<pin id="473" dir="1" index="1" bw="64" slack="73"/>
</pin_list>
<bind>
<opset="conv_1_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="conv_read_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="72"/>
<pin id="478" dir="1" index="1" bw="64" slack="72"/>
</pin_list>
<bind>
<opset="conv_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="i_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="2"/>
<pin id="483" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="icmp_ln16_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="491" class="1005" name="add_ln19_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="497" class="1005" name="trunc_ln19_3_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="61" slack="1"/>
<pin id="499" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19_3 "/>
</bind>
</comp>

<comp id="502" class="1005" name="gmem_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="trunc_ln19_6_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="61" slack="1"/>
<pin id="510" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19_6 "/>
</bind>
</comp>

<comp id="513" class="1005" name="trunc_ln19_9_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="61" slack="2"/>
<pin id="515" dir="1" index="1" bw="61" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln19_9 "/>
</bind>
</comp>

<comp id="518" class="1005" name="gmem_addr_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="524" class="1005" name="gmem_addr_2_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="1"/>
<pin id="526" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="gmem_addr_read_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="1"/>
<pin id="532" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="535" class="1005" name="bitcast_ln19_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19 "/>
</bind>
</comp>

<comp id="540" class="1005" name="gmem_addr_1_read_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="1"/>
<pin id="542" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="bitcast_ln19_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="gmem_addr_2_read_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="555" class="1005" name="bitcast_ln19_2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="1"/>
<pin id="557" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="mul_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="565" class="1005" name="mul_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="8"/>
<pin id="567" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="mul_2_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="15"/>
<pin id="572" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="575" class="1005" name="product_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="1"/>
<pin id="577" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="product_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="product_1_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="product_1_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="product_1_2_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="product_1_2 "/>
</bind>
</comp>

<comp id="590" class="1005" name="p_Result_s_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="595" class="1005" name="val_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="68" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="68" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="106" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="199" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="130" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="239" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="246" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="261" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="295"><net_src comp="276" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="326"><net_src comp="72" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="335"><net_src comp="74" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="318" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="76" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="78" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="318" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="80" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="82" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="84" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="343" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="329" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="86" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="88" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="90" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="92" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="329" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="367" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="361" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="353" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="353" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="397" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="94" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="401" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="96" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="98" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="407" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="96" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="100" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="440"><net_src comp="367" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="421" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="425" pin="4"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="443" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="451"><net_src comp="18" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="458"><net_src comp="452" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="462"><net_src comp="108" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="469"><net_src comp="112" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="474"><net_src comp="118" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="479"><net_src comp="124" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="484"><net_src comp="199" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="490"><net_src comp="202" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="220" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="500"><net_src comp="226" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="505"><net_src comp="239" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="511"><net_src comp="251" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="516"><net_src comp="266" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="521"><net_src comp="284" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="527"><net_src comp="299" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="533"><net_src comp="157" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="538"><net_src comp="306" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="543"><net_src comp="162" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="548"><net_src comp="310" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="553"><net_src comp="167" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="558"><net_src comp="314" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="563"><net_src comp="190" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="568"><net_src comp="190" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="573"><net_src comp="190" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="578"><net_src comp="185" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="583"><net_src comp="185" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="588"><net_src comp="185" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="593"><net_src comp="321" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="598"><net_src comp="435" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="452" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: query_scores | {106 }
 - Input state : 
	Port: topKQueryScores_Pipeline_VITIS_LOOP_16_1 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 }
	Port: topKQueryScores_Pipeline_VITIS_LOOP_16_1 : fs_matrix | {1 }
	Port: topKQueryScores_Pipeline_VITIS_LOOP_16_1 : conv | {1 }
	Port: topKQueryScores_Pipeline_VITIS_LOOP_16_1 : conv_1 | {1 }
	Port: topKQueryScores_Pipeline_VITIS_LOOP_16_1 : conv_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln16 : 2
		br_ln16 : 3
		shl_ln : 2
		zext_ln19 : 3
		add_ln19 : 4
		trunc_ln19_3 : 5
	State 2
		gmem_addr : 1
		gmem_load_1_req : 2
		trunc_ln19_6 : 1
		trunc_ln19_9 : 1
	State 3
		gmem_addr_1 : 1
		gmem_load_4_req : 2
		store_ln16 : 1
	State 4
		gmem_addr_2 : 1
		gmem_load_5_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		mul : 1
	State 74
		mul_1 : 1
	State 75
		mul_2 : 1
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_1 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln515 : 2
		add_ln515 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
		sext_ln1488 : 6
		zext_ln1488 : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln818 : 10
		tmp_3 : 9
		val : 11
	State 106
		result_V : 1
		query_scores_addr : 1
		store_ln21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   dadd   |          grp_fu_185          |    3    |   685   |   635   |
|----------|------------------------------|---------|---------|---------|
|   dmul   |          grp_fu_190          |    8    |   388   |   127   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln19_fu_220       |    0    |    0    |    71   |
|          |       add_ln19_1_fu_246      |    0    |    0    |    71   |
|    add   |       add_ln19_2_fu_261      |    0    |    0    |    71   |
|          |        add_ln16_fu_276       |    0    |    0    |    15   |
|          |       add_ln515_fu_361       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |          r_V_fu_401          |    0    |    0    |   161   |
|----------|------------------------------|---------|---------|---------|
|    shl   |         r_V_1_fu_407         |    0    |    0    |   161   |
|----------|------------------------------|---------|---------|---------|
|          |          ush_fu_385          |    0    |    0    |    12   |
|  select  |          val_fu_435          |    0    |    0    |    32   |
|          |        result_V_fu_452       |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln1512_fu_375      |    0    |    0    |    18   |
|          |       result_V_2_fu_447      |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln16_fu_202       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |    conv_2_read_read_fu_112   |    0    |    0    |    0    |
|          |    conv_1_read_read_fu_118   |    0    |    0    |    0    |
|          |     conv_read_read_fu_124    |    0    |    0    |    0    |
|   read   |  fs_matrix_read_read_fu_130  |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_157  |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_162 |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_167 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_136      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_143      |    0    |    0    |    0    |
|          |      grp_readreq_fu_150      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_208        |    0    |    0    |    0    |
|          |        mantissa_fu_343       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln19_fu_216       |    0    |    0    |    0    |
|          |       zext_ln15_fu_353       |    0    |    0    |    0    |
|   zext   |       zext_ln515_fu_357      |    0    |    0    |    0    |
|          |      zext_ln1488_fu_397      |    0    |    0    |    0    |
|          |       zext_ln818_fu_421      |    0    |    0    |    0    |
|          |        i_cast2_fu_443        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln19_3_fu_226     |    0    |    0    |    0    |
|          |      trunc_ln19_6_fu_251     |    0    |    0    |    0    |
|partselect|      trunc_ln19_9_fu_266     |    0    |    0    |    0    |
|          |        xs_exp_V_fu_329       |    0    |    0    |    0    |
|          |         tmp_3_fu_425         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln19_fu_236       |    0    |    0    |    0    |
|          |      sext_ln19_1_fu_281      |    0    |    0    |    0    |
|   sext   |      sext_ln19_2_fu_296      |    0    |    0    |    0    |
|          |      sext_ln1512_fu_381      |    0    |    0    |    0    |
|          |      sext_ln1488_fu_393      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_321      |    0    |    0    |    0    |
| bitselect|         isNeg_fu_367         |    0    |    0    |    0    |
|          |          tmp_fu_413          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       p_Result_1_fu_339      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    11   |   1073  |   1474  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln19_reg_491    |   64   |
| bitcast_ln19_1_reg_545 |   64   |
| bitcast_ln19_2_reg_555 |   64   |
|  bitcast_ln19_reg_535  |   64   |
|   conv_1_read_reg_471  |   64   |
|   conv_2_read_reg_466  |   64   |
|    conv_read_reg_476   |   64   |
|gmem_addr_1_read_reg_540|   64   |
|   gmem_addr_1_reg_518  |   64   |
|gmem_addr_2_read_reg_550|   64   |
|   gmem_addr_2_reg_524  |   64   |
| gmem_addr_read_reg_530 |   64   |
|    gmem_addr_reg_502   |   64   |
|       i_1_reg_481      |    8   |
|        i_reg_459       |    8   |
|    icmp_ln16_reg_487   |    1   |
|      mul_1_reg_565     |   64   |
|      mul_2_reg_570     |   64   |
|       mul_reg_560      |   64   |
|   p_Result_s_reg_590   |    1   |
|   product_1_1_reg_580  |   64   |
|   product_1_2_reg_585  |   64   |
|    product_1_reg_575   |   64   |
|  trunc_ln19_3_reg_497  |   61   |
|  trunc_ln19_6_reg_508  |   61   |
|  trunc_ln19_9_reg_513  |   61   |
|       val_reg_595      |   32   |
+------------------------+--------+
|          Total         |  1449  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_136 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_143 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_150 |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_185     |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_185     |  p1  |   3  |  64  |   192  ||    14   |
|     grp_fu_190     |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_190     |  p1  |   6  |  64  |   384  ||    31   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1344  ||  2.939  ||   100   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |  1073  |  1474  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   100  |
|  Register |    -   |    -   |  1449  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    2   |  2522  |  1574  |
+-----------+--------+--------+--------+--------+
