<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 135</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:18px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page135-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a135.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;5-27</p>
<p style="position:absolute;top:47px;left:670px;white-space:nowrap" class="ft01">INSTRUCTION SET SUMMARY</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">5.11.2 Packed&#160;</p>
<p style="position:absolute;top:98px;left:212px;white-space:nowrap" class="ft02">Comparison&#160;</p>
<p style="position:absolute;top:98px;left:311px;white-space:nowrap" class="ft02">SIMD integer Instruction</p>
<p style="position:absolute;top:126px;left:69px;white-space:nowrap" class="ft03">PCMPGTQ</p>
<p style="position:absolute;top:126px;left:230px;white-space:nowrap" class="ft03">Performs logical compare&#160;of greater-than&#160;on&#160;packed&#160;integer&#160;quadwords.</p>
<p style="position:absolute;top:181px;left:69px;white-space:nowrap" class="ft04">5.12&#160;</p>
<p style="position:absolute;top:181px;left:148px;white-space:nowrap" class="ft04">AESNI AND PCLMULQDQ</p>
<p style="position:absolute;top:216px;left:69px;white-space:nowrap" class="ft08">Six AESNI instructions operate&#160;on&#160;XMM registers to&#160;provide accelerated primitives for block&#160;encryption/decryption&#160;<br/>using&#160;Advanced Encryption&#160;Standard (FIPS-197). The PCLMULQDQ&#160;instruction performs carry-less&#160;multiplication&#160;<br/>for two binary&#160;numbers up&#160;to 64-bit&#160;wide.&#160;<br/>AESDEC</p>
<p style="position:absolute;top:270px;left:230px;white-space:nowrap" class="ft03">Perform&#160;an AES decryption round using&#160;an 128-bit&#160;state&#160;and a&#160;round key.</p>
<p style="position:absolute;top:291px;left:69px;white-space:nowrap" class="ft03">AESDECLAST</p>
<p style="position:absolute;top:291px;left:230px;white-space:nowrap" class="ft03">Perform the&#160;last AES&#160;decryption&#160;round&#160;using&#160;an&#160;128-bit state&#160;and&#160;a round key.</p>
<p style="position:absolute;top:312px;left:69px;white-space:nowrap" class="ft03">AESENC</p>
<p style="position:absolute;top:312px;left:230px;white-space:nowrap" class="ft03">Perform&#160;an AES encryption&#160;round&#160;using an&#160;128-bit state and&#160;a round&#160;key.</p>
<p style="position:absolute;top:333px;left:69px;white-space:nowrap" class="ft03">AESENCLAST</p>
<p style="position:absolute;top:333px;left:230px;white-space:nowrap" class="ft03">Perform&#160;the last&#160;AES encryption round&#160;using an&#160;128-bit state and&#160;a round key.</p>
<p style="position:absolute;top:354px;left:69px;white-space:nowrap" class="ft03">AESIMC</p>
<p style="position:absolute;top:354px;left:230px;white-space:nowrap" class="ft03">Perform an&#160;inverse mix column transformation primitive.</p>
<p style="position:absolute;top:375px;left:69px;white-space:nowrap" class="ft03">AESKEYGENASSIST</p>
<p style="position:absolute;top:375px;left:230px;white-space:nowrap" class="ft03">Assist the&#160;creation&#160;of round&#160;keys with a&#160;key expansion&#160;schedule.</p>
<p style="position:absolute;top:396px;left:69px;white-space:nowrap" class="ft03">PCLMULQDQ</p>
<p style="position:absolute;top:396px;left:230px;white-space:nowrap" class="ft03">Perform carryless&#160;multiplication of two 64-bit&#160;numbers.</p>
<p style="position:absolute;top:451px;left:69px;white-space:nowrap" class="ft04">5.13&#160;</p>
<p style="position:absolute;top:451px;left:148px;white-space:nowrap" class="ft04">INTEL® ADVANCED VECTOR EXTENSIONS (INTEL® AVX)</p>
<p style="position:absolute;top:486px;left:69px;white-space:nowrap" class="ft03">Intel</p>
<p style="position:absolute;top:483px;left:100px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:486px;left:111px;white-space:nowrap" class="ft03">&#160;Advanced&#160;Vector Extensions (AVX)&#160;promotes&#160;legacy&#160;128-bit&#160;SIMD instruction&#160;sets that&#160;operate on&#160;XMM&#160;</p>
<p style="position:absolute;top:502px;left:69px;white-space:nowrap" class="ft08">register set&#160;to use&#160;a “vector extension“ (VEX)&#160;prefix and&#160;operates&#160;on 256-bit vector registers&#160;(YMM). Almost&#160;all&#160;<br/>prior&#160;generations of 128-bit SIMD&#160;instructions&#160;that operates on&#160;XMM (but&#160;not on MMX&#160;registers) are promoted&#160;to&#160;<br/>support&#160;three-operand syntax with VEX-128 encoding.<br/>VEX-prefix encoded&#160;AVX&#160;instructions support&#160;256-bit and&#160;128-bit&#160;floating-point operations by extending&#160;the legacy&#160;<br/>128-bit SIMD floating-point&#160;instructions&#160;to support three-operand&#160;syntax.&#160;<br/>Additional functional enhancements are also&#160;provided with&#160;VEX-encoded AVX&#160;instructions.<br/>The&#160;list of AVX instructions are&#160;listed in the&#160;following&#160;tables:</p>
<p style="position:absolute;top:643px;left:69px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:643px;left:95px;white-space:nowrap" class="ft07"><a href="o_7281d5ea06a5b67a-337.html">Table&#160;14-2 lists&#160;</a>256-bit&#160;and&#160;128-bit&#160;floating-point arithmetic instructions promoted from legacy 128-bit&#160;SIMD&#160;<br/>instruction sets.</p>
<p style="position:absolute;top:682px;left:69px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:682px;left:95px;white-space:nowrap" class="ft07"><a href="o_7281d5ea06a5b67a-337.html">Table&#160;14-3 lists 256-bit and&#160;</a>128-bit data movement and&#160;processing&#160;instructions promoted from legacy 128-bit&#160;<br/>SIMD instruction&#160;sets.</p>
<p style="position:absolute;top:721px;left:69px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:721px;left:95px;white-space:nowrap" class="ft07"><a href="o_7281d5ea06a5b67a-338.html">Table&#160;14-4 lists&#160;</a>functional&#160;enhancements of 256-bit&#160;AVX instructions not available from&#160;legacy&#160;128-bit SIMD&#160;<br/>instruction sets.</p>
<p style="position:absolute;top:760px;left:69px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:760px;left:95px;white-space:nowrap" class="ft07"><a href="o_7281d5ea06a5b67a-339.html">Table&#160;14-5&#160;</a>lists 128-bit integer and floating-point&#160;instructions promoted from&#160;legacy 128-bit SIMD&#160;instruction&#160;<br/>sets.</p>
<p style="position:absolute;top:799px;left:69px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:799px;left:95px;white-space:nowrap" class="ft07"><a href="o_7281d5ea06a5b67a-341.html">Table&#160;14-6 lists&#160;</a>functional&#160;enhancements of 128-bit&#160;AVX instructions not available from&#160;legacy&#160;128-bit SIMD&#160;<br/>instruction sets.</p>
<p style="position:absolute;top:838px;left:69px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:838px;left:95px;white-space:nowrap" class="ft03"><a href="o_7281d5ea06a5b67a-342.html">Table&#160;14-7 lists&#160;</a>128-bit&#160;data movement and&#160;processing&#160;instructions&#160;promoted from legacy instruction sets.</p>
<p style="position:absolute;top:894px;left:69px;white-space:nowrap" class="ft04">5.14 16-BIT&#160;</p>
<p style="position:absolute;top:894px;left:217px;white-space:nowrap" class="ft04">FLOATING-POINT&#160;</p>
<p style="position:absolute;top:894px;left:381px;white-space:nowrap" class="ft04">CONVERSION</p>
<p style="position:absolute;top:930px;left:69px;white-space:nowrap" class="ft08">Conversion between single-precision&#160;floating-point (32-bit)&#160;and half-precision&#160;FP&#160;(16-bit) data are&#160;provided by&#160;<br/>VCVTPS2PH,&#160;VCVTPH2PS:<br/>VCVTPH2PS</p>
<p style="position:absolute;top:967px;left:230px;white-space:nowrap" class="ft03">Convert&#160;eight/four&#160;data element containing 16-bit&#160;floating-point&#160;data into&#160;eight/four&#160;</p>
<p style="position:absolute;top:984px;left:230px;white-space:nowrap" class="ft03">single-precision floating-point&#160;data.</p>
<p style="position:absolute;top:1005px;left:69px;white-space:nowrap" class="ft03">VCVTPS2PH</p>
<p style="position:absolute;top:1005px;left:230px;white-space:nowrap" class="ft03">Convert&#160;eight/four data element containing single-precision&#160;floating-point&#160;data into&#160;</p>
<p style="position:absolute;top:1021px;left:230px;white-space:nowrap" class="ft03">eight/four 16-bit&#160;floating-point data.</p>
</div>
</body>
</html>
