<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:31:25.561+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat_DMA&lt;8, 480, 640, 0>' to 'AXIvideo2Mat_DMA' (HLS_SimpleDesign/Mat2AXIvideo_DMA.h:19:50)" projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:31:25.528+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo_DMA&lt;8, 480, 640, 0>' to 'Mat2AXIvideo_DMA' (HLS_SimpleDesign/Mat2AXIvideo_DMA.h:50:47)" projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:31:25.161+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_1.data_stream.V' (HLS_SimpleDesign/Grey_image.cpp:42)." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:31:24.318+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:31:04.346+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:31:04.326+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set video_out_group [add_wave_group video_out(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_out_TREADY -into $video_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_out_TVALID -into $video_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_out_TDEST -into $video_out_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_out_TID -into $video_out_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_out_TLAST -into $video_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_out_TUSER -into $video_out_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_out_TSTRB -into $video_out_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_out_TKEEP -into $video_out_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_out_TDATA -into $video_out_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set video_in_group [add_wave_group video_in(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_in_TREADY -into $video_in_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_in_TVALID -into $video_in_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_in_TDEST -into $video_in_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_in_TID -into $video_in_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_in_TLAST -into $video_in_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_in_TUSER -into $video_in_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_in_TSTRB -into $video_in_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_in_TKEEP -into $video_in_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/video_in_TDATA -into $video_in_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_blur_image_top/AESL_inst_blur_image/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_blur_image_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvin_trans_num_video_in_V_data_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvin_trans_num_video_in_V_keep_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvin_trans_num_video_in_V_strb_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvin_trans_num_video_in_V_user_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvin_trans_num_video_in_V_last_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvin_trans_num_video_in_V_id_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvin_trans_num_video_in_V_dest_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvout_trans_num_video_out_V_data_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvout_trans_num_video_out_V_keep_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvout_trans_num_video_out_V_strb_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvout_trans_num_video_out_V_user_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvout_trans_num_video_out_V_last_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvout_trans_num_video_out_V_id_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/ap_c_n_tvout_trans_num_video_out_V_dest_V -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_in_V_data_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_in_V_keep_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_in_V_strb_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_in_V_user_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_in_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_in_V_id_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_in_V_dest_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_out_V_data_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_out_V_keep_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_out_V_strb_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_out_V_user_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_out_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_out_V_id_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/LENGTH_video_out_V_dest_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_video_out_group [add_wave_group video_out(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_blur_image_top/video_out_TREADY -into $tb_video_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_out_TVALID -into $tb_video_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_out_TDEST -into $tb_video_out_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_out_TID -into $tb_video_out_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_out_TLAST -into $tb_video_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_out_TUSER -into $tb_video_out_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_out_TSTRB -into $tb_video_out_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_out_TKEEP -into $tb_video_out_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_out_TDATA -into $tb_video_out_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_video_in_group [add_wave_group video_in(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_blur_image_top/video_in_TREADY -into $tb_video_in_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_in_TVALID -into $tb_video_in_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_in_TDEST -into $tb_video_in_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_in_TID -into $tb_video_in_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_in_TLAST -into $tb_video_in_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_in_TUSER -into $tb_video_in_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_in_TSTRB -into $tb_video_in_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_in_TKEEP -into $tb_video_in_group -radix hex&#xD;&#xA;## add_wave /apatb_blur_image_top/video_in_TDATA -into $tb_video_in_group -radix hex&#xD;&#xA;## save_wave_config blur_image.wcfg&#xD;&#xA;## run all&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 3091385 ns  Iteration: 1  Process: /apatb_blur_image_top/generate_sim_done_proc  File: C:/localization-hls/Hardware/HLS/HLS_SimpleDesign/solution1/sim/vhdl/blur_image.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 3091385 ns  Iteration: 1  Process: /apatb_blur_image_top/generate_sim_done_proc  File: C:/localization-hls/Hardware/HLS/HLS_SimpleDesign/solution1/sim/vhdl/blur_image.autotb.vhd&#xD;&#xA;$finish called at time : 3091385 ns&#xD;&#xA;run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 273.059 ; gain = 40.715&#xD;&#xA;## quit" projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:33:37.158+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:37:12.553+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:37:06.095+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;video_in_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;video_in_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 44481e46&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1653.480 ; gain = 36.234&#xD;&#xA;Post Restoration Checksum: NetGraph: 27c9b394 NumContArr: 1c7e6ab2 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 44481e46&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.289 ; gain = 58.043&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 44481e46&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.289 ; gain = 58.043&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 44481e46&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.289 ; gain = 58.043&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 2ba552792&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.289 ; gain = 58.043" projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:37:06.084+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;video_in_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;video_in_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.135+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;video_in_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;video_in_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.126+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;video_in_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;video_in_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.117+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;video_in_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;video_in_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.108+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;video_in_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;video_in_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.099+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;video_in_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;video_in_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.090+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;video_in_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;video_in_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.083+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;video_in_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;video_in_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.072+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.061+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;video_out_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;video_out_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.052+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:56.043+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is C:/localization-hls/Hardware/HLS/HLS_SimpleDesign/solution1/impl/vhdl/project.cache/ip &#xD;&#xA;Command: opt_design&#xD;&#xA;Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'" projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:45.970+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1419.145 ; gain = 556.414&#xD;&#xA;Contents of report file './report/blur_image_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019&#xD;&#xA;| Date         : Thu May 14 18:36:20 2020&#xD;&#xA;| Host         : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/blur_image_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7z007s-clg225&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.11 2016-07-27&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;  Merge Timing Exceptions                    :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 11 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 13 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      4.763        0.000                      0                  702        0.254        0.000                      0                  702        4.500        0.000                       0                   305  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              4.763        0.000                      0                  702        0.254        0.000                      0                  702        4.500        0.000                       0                   305  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        4.763ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             4.763ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[5]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[0]/R&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        4.753ns  (logic 2.139ns (45.003%)  route 2.614ns (54.997%))&#xD;&#xA;  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=304, unset)          0.973     0.973    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[5]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.496     1.469 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[5]/Q&#xD;&#xA;                         net (fo=3, unplaced)         0.759     2.228    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[5]&#xD;&#xA;                         LUT3 (Prop_lut3_I0_O)        0.295     2.523 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm4_carry_i_3/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     2.523    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm4_carry_i_3_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xD;&#xA;                                                      0.550     3.073 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm4_carry/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.073    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm4_carry_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.114     3.187 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm4_carry__0/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.187    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm4_carry__0_n_0&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[2])&#xD;&#xA;                                                      0.250     3.437 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_NS_fsm4_carry__1/CO[2]&#xD;&#xA;                         net (fo=7, unplaced)         0.487     3.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/CO[0]&#xD;&#xA;                         LUT4 (Prop_lut4_I3_O)        0.310     4.234 f  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_2/O&#xD;&#xA;                         net (fo=33, unplaced)        0.521     4.755    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_1700&#xD;&#xA;                         LUT6 (Prop_lut6_I5_O)        0.124     4.879 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_1_reg_170[0]_i_1/O&#xD;&#xA;                         net (fo=32, unplaced)        0.847     5.726    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[0]/R&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=304, unset)          0.924    10.924    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[0]/C&#xD;&#xA;                         clock pessimism              0.000    10.924    &#xD;&#xA;                         clock uncertainty           -0.035    10.889    &#xD;&#xA;                         FDRE (Setup_fdre_C_R)       -0.400    10.489    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/t_V_1_reg_170_reg[0]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         10.489    &#xD;&#xA;                         arrival time                          -5.726    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  4.763    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.254ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[0]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[0]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.387ns  (logic 0.256ns (66.134%)  route 0.131ns (33.866%))&#xD;&#xA;  Logic Levels:           1  (LUT5=1)&#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=304, unset)          0.410     0.410    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[0]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[0]/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.131     0.699    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/video_out_TSTRB[0]&#xD;&#xA;                         LUT5 (Prop_lut5_I4_O)        0.098     0.797 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int[0]_i_1/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     0.797    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int[0]_i_1_n_0&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[0]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=304, unset)          0.432     0.432    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[0]/C&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         FDRE (Hold_fdre_C_D)         0.112     0.544    bd_0_i/hls_inst/U0/Mat2AXIvideo_DMA_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[0]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.544    &#xD;&#xA;                         arrival time                           0.797    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.254    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000                bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[0]/C&#xD;&#xA;Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[0]/C&#xD;&#xA;High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/AXIvideo2Mat_DMA_U0/ap_CS_fsm_reg[0]/C&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.145 ; gain = 0.000" projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:20.422+0200" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:07.439+0200" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.535 ; gain = 327.211&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1060.863 ; gain = 367.539&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1060.863 ; gain = 367.539&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1070.395 ; gain = 377.070&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1085.203 ; gain = 391.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1085.203 ; gain = 391.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1085.203 ; gain = 391.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1085.203 ; gain = 391.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1085.203 ; gain = 391.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1085.203 ; gain = 391.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+-----------------------+------+&#xD;&#xA;|      |Cell                   |Count |&#xD;&#xA;+------+-----------------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xD;&#xA;+------+-----------------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |    16|&#xD;&#xA;|2     |  bd_0_i |bd_0   |    16|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1085.203 ; gain = 391.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1085.203 ; gain = 374.926&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1085.203 ; gain = 391.879" projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:36:02.421+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is c:/localization-hls/Hardware/HLS/HLS_SimpleDesign/solution1/impl/vhdl/project.cache/ip &#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7z007sclg225-1 -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'" projectName="HLS_SimpleDesign" solutionName="solution1" date="2020-05-14T18:35:37.376+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
