Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Apr 28 19:16:43 2022
| Host         : ajit4-ProLiant-ML10 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file axi_10g_ethernet_0_example_design_control_sets_placed.rpt
| Design       : axi_10g_ethernet_0_example_design
| Device       : xc7vx690t
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   176 |
| Unused register locations in slices containing registers |   631 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2054 |          570 |
| No           | No                    | Yes                    |             123 |           25 |
| No           | Yes                   | No                     |             719 |          301 |
| Yes          | No                    | No                     |             891 |          251 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1302 |          357 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                             Clock Signal                                                                             |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_async4                                                                                                                                                                           |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                        |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                        |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7][0]                        |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7][0]                        |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7]_0[0]                      |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | mni/txi/data_sent                                                                                                                                                                                                                                                                      | mni/txi/req_reg_reg_0                                                                                                                                                                                                                                                          |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_rx_rst/reset_async4                                                                                                                                                                           |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                        |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                        |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/gttxreset_txusrclk2                                                                                                                                        |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/sim_speedup_controller_inst/load_sim_value_control |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                        |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                    |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01                     | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |                1 |              1 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                         |                2 |              2 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                2 |              2 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | mni/txi/req_reg_reg_0                                                                                                                                                                                                                                                          |                1 |              2 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                1 |              3 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/Q[0]                                                                                                                                                                                          | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SR[0]                                                                                                                                                           |                1 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                             |                2 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                           | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                              |                1 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                        |                3 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                2 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                        |                2 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                        |                2 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                             |                2 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                        |                3 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/wr_sreset                                                                                                                                                                                                           |                2 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                        |                3 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_size/start_data_reg                                                                                                                                                                                    |                2 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                        |                2 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                        |                2 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/pfc_tx_cntl/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                    | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                            |                1 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                        |                2 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                        |                1 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_2_n_0                                                                                                                                                                           | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1                                                                                                                                                                            |                4 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                  |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/position_final_reg[1][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/terminate_mux_now[7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_2_n_0                                                                                                                                                                      | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_1_n_0                                                                                                                                                              |                2 |              5 |
|  axi_lite_clocking_i/s_axi_aclk                                                                                                                                      |                                                                                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                     |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                        |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gtrxreset_out[0]                                                                                                                                                                      |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_pause_control//i__n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_reset_gen/SR[0]                                                                                                                                                                                                                  |                2 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gtrxreset_out[0]                                                                                                                                                                      |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                   |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]_0[0]                                                                                                                     |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                          |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                           |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i                                                                                                                                                                                        |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                             |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                          |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                 |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                     |                1 |              5 |
|  axi_lite_clocking_i/s_axi_aclk                                                                                                                                      |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp__0                                                                                                                                          |                1 |              5 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[17]_0                                                                                                                                                                    |                4 |              6 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                                                                   | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_cntl/pause_tdata[63]_i_1_n_0                                                                                                                                                                           |                2 |              6 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rs_sm/col_cnt[6]_i_2_n_0                                                                                                                                                                                             | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rs_sm/next_rs_state1                                                                                                                                                                                         |                2 |              6 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                 |                1 |              6 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[7]_0[0]                                                                                                                                                                  |                4 |              6 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[25]_0                                                                                                                                                                    |                3 |              6 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt                                           | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                             |                2 |              6 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                       |                3 |              6 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[9]_0                                                                                                                                                                     |                4 |              6 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                        |                3 |              7 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                       | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                        |                2 |              7 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7][0]                        |                3 |              7 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7]_0[0]                      |                2 |              7 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/idle_mux_now[7]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |              7 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7][0]                        |                2 |              7 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                        |                3 |              7 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                        |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |                1 |              7 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                        |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                        |                3 |              7 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_2_n_0                                                                                                                                                                                  | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_1_n_0                                                                                                                                                                          |                2 |              7 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2_reg[7][0]                        |                2 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/frame_ctrl_d1_reg[7]                                                                                                                                                                       |                4 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                         |                1 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                            |                4 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                |                4 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][0]                       | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4_reg[7][0]                        |                4 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                          |                3 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/local_ifg_count_reg[9]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                4 |              8 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_frames[8]_i_1__0_n_0                                                                                                                                                                                                                  | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/SR[0]                                                                                                                                                                                                               |                3 |              9 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/E[0]                                                                                                                                                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/SR[0]                                                                                                                                                                                       |                3 |              9 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_frames[8]_i_1_n_0                                                                                                                                                                                                                        | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/SR[0]                                                                                                                                                                                                                  |                3 |              9 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/SR[0]                                                                                                                                                                                      |                6 |              9 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/sel                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |              9 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_store_frame_reg_reg_n_0                                                                                                                                                                                                               | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/wr_sreset                                                                                                                                                                                                           |                3 |             10 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_store_frame_reg__0                                                                                                                                                                                                                       | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_reset_gen/SR[0]                                                                                                                                                                                                                  |                5 |             10 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                       | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                7 |             10 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                        |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                          |                2 |             10 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_addr[9]_i_1__0_n_0                                                                                                                                                                                                                    | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/wr_sreset                                                                                                                                                                                                           |                3 |             10 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/p_2_in                                                                                                                                                                                                                                   | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/SR[0]                                                                                                                                                                                                               |                2 |             10 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_addr[9]_i_1_n_0                                                                                                                                                                                                                          | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_reset_gen/SR[0]                                                                                                                                                                                                                  |                5 |             10 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/E[0]                                                                                                                                                                                                                          | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/SR[0]                                                                                                                                                                                                                  |                2 |             10 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[32]_i_1_n_0 |                4 |             11 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event                                                                                                                                                                 | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                    |                4 |             11 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/cycle_count_int0                                                                                                                                                                                            | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/cycle_count_int_reg[11]                                                                                                                                                                             |                3 |             12 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[1]                                                 |                                                                                                                                                                                                                                                                                |                2 |             12 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/frame_size_reg[14][0]                                                                                                                                                                                       | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/SR[0]                                                                                                                                                                                               |                5 |             12 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_fsm/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |             12 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0 |                4 |             12 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_size/frame_counter_int                                                                                                                                                                                         | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_fsm/frame_counter_int_reg[12]                                                                                                                                                                          |                4 |             13 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_decode/last_valid[2]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                7 |             13 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                    | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |                3 |             15 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |                3 |             15 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_cntl/rx_to_tx_pause_req/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_pause_control/control_shift                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_cntl/tx_quanta_count[0]_i_2_n_0                                                                                                                                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                            |                4 |             16 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                             |                                                                                                                                                                                                                                                                                |                5 |             16 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |                5 |             16 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1_n_0 |                6 |             16 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[30]_i_1_n_0 |                5 |             16 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                             | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                     |                6 |             17 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state_reg_n_0_[1]                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             17 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                         | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                        |                6 |             18 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/SR[0]                                                                                                                                                                                                               |                5 |             18 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/SR[0]                                                                                                                                                                                                                  |                5 |             18 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                     | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                    |                3 |             20 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0                 | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |                5 |             20 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset1                                                                                                                                                                         | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                             |                5 |             20 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                  | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                 |                5 |             20 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][1]                       |                                                                                                                                                                                                                                                                                |                7 |             22 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/wr_state0                                                                                                                                                                                           |                7 |             23 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/rxuserrdy_counter1_carry__1_n_7                                                                                                                                       | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter_reg[23]                                                                                                          |                6 |             24 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_mux_final/rs_disable_s/xgmii_cntl_reg[1]                                                                                                                                                               |               15 |             27 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                       |                8 |             29 |
|  axi_lite_clocking_i/s_axi_aclk                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             31 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               22 |             32 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_crc_control/crc88_data_reg[31][2]                                                                                                                                                                      |               12 |             32 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_i_1_n_0                              |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_frame_size/cc_eq_1                                                                                                                                                                                     |               23 |             33 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_mux_2/frame_data_hold0__0                                                                                                                                                                              |               12 |             33 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                        |                                                                                                                                                                                                                                                                                |               12 |             34 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_mux_final/rs_disable_s/SR[0]                                                                                                                                                                           |               20 |             34 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                                      |                                                                                                                                                                                                                                                                                |                7 |             34 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/__0/i__n_0                                                                                                                                                                                                                               | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/SR[0]                                                                                                                                                                                                               |                8 |             37 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                                                         |               26 |             38 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |                8 |             40 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                     |                8 |             40 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                 |               17 |             50 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_64_data_out_reg[63][2]                       | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |               29 |             50 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[49][0]                            |                                                                                                                                                                                                                                                                                |                9 |             50 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_enc_reg_reg[49][0]                             |                                                                                                                                                                                                                                                                                |               13 |             50 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                         |               13 |             50 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                         | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                        |               14 |             50 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                 | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                         |                8 |             50 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/p_7_in                                                                                                                                                                                                                     | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/wr_sreset                                                                                                                                                                                                           |               12 |             64 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | mni/txi/p_7_in                                                                                                                                                                                                                                                                         | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_reset_gen/SR[0]                                                                                                                                                                                                                  |               17 |             64 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_user/rx_axis_tdata[63]_i_2_n_0                                                                                                                                                                                 | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/rx/rx_config_sync/rx_axis_tdata_reg[63]                                                                                                                                                                      |               13 |             64 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1_n_0                     |                                                                                                                                                                                                                                                                                |               11 |             66 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/read_en                                                                                                                                                                                                     | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/read_data_pipe0                                                                                                                                                                                     |               13 |             73 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                        |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               19 |             73 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_axis_tdata0                                                                                                                                                                                                                              | fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/SR[0]                                                                                                                                                                                                                  |               12 |             73 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               19 |             73 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | mni/rxi/RX_FIFO_pipe_read_data[72]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               23 |             73 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | mni/txi/pipe_data                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               20 |             73 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | mni/txi/tx_axis_tkeep[7]_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               21 |             73 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data[73]_i_1_n_0 |                                                                                                                                                                                                                                                                                |               15 |             74 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                    |                                                                                                                                                                                                                                                                                |               11 |             88 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                | fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_en                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               13 |            104 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                |                                                                                                                                                                                                                                                                                |               13 |            104 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               38 |            171 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/CLK                                                | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                                  | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                    |               39 |            194 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        | fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                |               72 |            202 |
|  fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out                                                                |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |              504 |           1778 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 2      |                     3 |
| 3      |                     2 |
| 4      |                    20 |
| 5      |                    20 |
| 6      |                     9 |
| 7      |                    10 |
| 8      |                    15 |
| 9      |                     5 |
| 10     |                     8 |
| 11     |                     2 |
| 12     |                     5 |
| 13     |                     2 |
| 15     |                     2 |
| 16+    |                    60 |
+--------+-----------------------+


