                System Verilog Parser                     
                Ver : v0.1.01

//# File = "net-6.sv"
module m; 
tri1  w1;
tri1 signed w7;
tri1  w11[2:0];
tri1 signed w9[2:0];
tri1  wm21;
tri1  w211[3:0];
tri1  w4;
tri1  w281[4:0];
tri1  w21[9:3];
tri1 signed n1;
tri1 signed n2[3:0];
tri1 signed n3;
tri1 vectored [4:0] n5[2:0];
tri1 scalared signed[4:0] nw9[2:0];
endmodule

Compilation complete with 0 warnings and 0 errors.
