# ISSCC 17 0.62V

This example describes the sensor design from ISSCC 2017 paper: [A 0.62mW Ultra-Low-Power Convolutional-NeuralNetwork Face-Recognition Processor and a CIS Integrated with Always-On Haar-Like Face Detector](https://ieeexplore.ieee.org/abstract/document/7870354). The JSSC-version is [A Low-Power Convolutional Neural Network Face Recognition Processor and a CIS Integrated With Always-on Face Detector](https://ieeexplore.ieee.org/document/8197364).

## Described Pipeline

This is the vision pipeline that implemented in this example:

![isscc_17_062v_flowchart](https://user-images.githubusercontent.com/21286132/222922693-c9d2dcd2-b459-405f-a0b1-4586f069a0e1.png)
