$date
	Thu Mar 24 01:27:57 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_clock $end
$var reg 1 ! clk1 $end
$upscope $end
$scope module test_clock $end
$var reg 1 " clk2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#1
1!
#2
0!
1"
#3
1!
#4
0!
0"
#5
1!
