// Seed: 588733062
macromodule module_0 (
    output wor id_0
);
  always {id_2, id_2, 1 == id_2, id_2, 1'h0, 1} <= id_2;
  wire id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    output wor id_0
);
  wire id_2;
  wire id_3;
  logic [7:0] id_4, id_5 = id_4;
  assign id_0 = id_4[""];
  id_6(
      .id_0(1), .id_1(id_5), .id_2(id_0), .id_3(id_5)
  ); id_7(
      .id_0(~^1)
  );
  wire id_8;
  module_0(
      id_0
  );
  wire id_9;
endmodule
