Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue May  7 12:24:48 2019
| Host             : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command          : report_power -file Full_Calc_FPGA_power_routed.rpt -pb Full_Calc_FPGA_power_summary_routed.pb -rpx Full_Calc_FPGA_power_routed.rpx
| Design           : Full_Calc_FPGA
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.094        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.022        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |    <0.001 |      456 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      145 |     20800 |            0.70 |
|   CARRY4                 |    <0.001 |        8 |      8150 |            0.10 |
|   Register               |    <0.001 |      222 |     41600 |            0.53 |
|   Others                 |     0.000 |       34 |       --- |             --- |
|   BUFG                   |     0.000 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |     0.000 |        8 |      9600 |            0.08 |
| Signals                  |    <0.001 |      368 |       --- |             --- |
| I/O                      |     0.021 |       41 |       106 |           38.68 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.094 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.002 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | clk100MHz |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| Full_Calc_FPGA                     |     0.022 |
|   CLK                              |    <0.001 |
|   DEBOUNCER                        |     0.000 |
|   LED                              |    <0.001 |
|   nolabel_line53                   |    <0.001 |
|     FCCU                           |    <0.001 |
|     FCDP                           |    <0.001 |
|       Calc                         |     0.000 |
|         CCU                        |     0.000 |
|         CDP                        |     0.000 |
|           U1                       |     0.000 |
|             RegFile_reg_r1_0_3_0_3 |     0.000 |
|             RegFile_reg_r2_0_3_0_3 |     0.000 |
|       Div                          |     0.000 |
|         DCU                        |     0.000 |
|         DDP                        |     0.000 |
|           R                        |     0.000 |
|           X                        |     0.000 |
|           Y                        |     0.000 |
|           counter                  |     0.000 |
|       F                            |    <0.001 |
|       Mult                         |     0.000 |
|         AND1                       |     0.000 |
|         AND3                       |     0.000 |
|         D1                         |     0.000 |
|         D2                         |     0.000 |
|         D5                         |     0.000 |
|         EBCLA2                     |     0.000 |
|           FBCLA1                   |     0.000 |
|             CLA                    |     0.000 |
|         SR1                        |     0.000 |
|         SR2                        |     0.000 |
|       OUT_H                        |    <0.001 |
|       OUT_L                        |    <0.001 |
|       X                            |     0.000 |
|       Y                            |     0.000 |
+------------------------------------+-----------+


