{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725542825291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725542825292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  5 15:27:05 2024 " "Processing started: Thu Sep  5 15:27:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725542825292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1725542825292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta forest-risc-v -c forest-risc-v " "Command: quartus_sta forest-risc-v -c forest-risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1725542825292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1725542825324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1725542825490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1725542825490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542825555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542825555 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725542825899 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1725542825899 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725542825899 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725542825899 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1725542825899 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1725542825899 ""}
{ "Info" "ISTA_SDC_FOUND" "jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1725542825917 ""}
{ "Info" "ISTA_SDC_FOUND" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1725542825933 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/forest-risc-v.sdc " "Reading SDC File: 'output_files/forest-risc-v.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1725542825934 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out " "Node: jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[1\] jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out " "Register pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[1\] is being clocked by jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1725542825942 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1725542825942 "|forest-risc-v|jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\] " "Node: pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_ff:inst6\|dffs\[4\] pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\] " "Register lpm_ff:inst6\|dffs\[4\] is being clocked by pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1725542825942 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1725542825942 "|forest-risc-v|pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst69\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst69\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1725542825951 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725542825951 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1725542825951 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1725542825951 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FPGA_CLK (Rise) FPGA_CLK (Rise) setup and hold " "From FPGA_CLK (Rise) to FPGA_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1725542825951 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1725542825951 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1725542825952 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1725542825958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.129 " "Worst-case setup slack is 7.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.129               0.000 FPGA_CLK  " "    7.129               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.704               0.000 altera_reserved_tck  " "   42.704               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542825985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.442 " "Worst-case hold slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 FPGA_CLK  " "    0.442               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542825991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.167 " "Worst-case recovery slack is 15.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.167               0.000 FPGA_CLK  " "   15.167               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.101               0.000 altera_reserved_tck  " "   96.101               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542825993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 altera_reserved_tck  " "    1.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 FPGA_CLK  " "    1.160               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542825995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.657 " "Worst-case minimum pulse width slack is 9.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.657               0.000 FPGA_CLK  " "    9.657               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.515               0.000 altera_reserved_tck  " "   49.515               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542825996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542825996 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542826064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542826064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542826064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542826064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.471 ns " "Worst Case Available Settling Time: 18.471 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542826064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542826064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542826064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542826064 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725542826064 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725542826067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725542826094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725542826799 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out " "Node: jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[1\] jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out " "Register pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[1\] is being clocked by jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1725542827007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1725542827007 "|forest-risc-v|jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\] " "Node: pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_ff:inst6\|dffs\[4\] pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\] " "Register lpm_ff:inst6\|dffs\[4\] is being clocked by pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1725542827007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1725542827007 "|forest-risc-v|pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst69\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst69\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1725542827010 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725542827010 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1725542827010 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1725542827010 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FPGA_CLK (Rise) FPGA_CLK (Rise) setup and hold " "From FPGA_CLK (Rise) to FPGA_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1725542827010 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1725542827010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.774 " "Worst-case setup slack is 7.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.774               0.000 FPGA_CLK  " "    7.774               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.254               0.000 altera_reserved_tck  " "   43.254               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542827027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 FPGA_CLK  " "    0.401               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542827033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.477 " "Worst-case recovery slack is 15.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.477               0.000 FPGA_CLK  " "   15.477               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.309               0.000 altera_reserved_tck  " "   96.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542827036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.027 " "Worst-case removal slack is 1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 altera_reserved_tck  " "    1.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.073               0.000 FPGA_CLK  " "    1.073               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542827039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.663 " "Worst-case minimum pulse width slack is 9.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.663               0.000 FPGA_CLK  " "    9.663               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.393               0.000 altera_reserved_tck  " "   49.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542827041 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.510 ns " "Worst Case Available Settling Time: 18.510 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827100 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827100 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725542827100 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725542827105 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out " "Node: jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[1\] jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out " "Register pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[1\] is being clocked by jtag_debug_sys:inst72\|jtag_debug_sys_pio_clock:pio_clock\|data_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1725542827269 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1725542827269 "|forest-risc-v|jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\] " "Node: pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lpm_ff:inst6\|dffs\[4\] pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\] " "Register lpm_ff:inst6\|dffs\[4\] is being clocked by pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1725542827269 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1725542827269 "|forest-risc-v|pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst69\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst69\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1725542827272 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725542827272 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1725542827272 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1725542827272 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "FPGA_CLK (Rise) FPGA_CLK (Rise) setup and hold " "From FPGA_CLK (Rise) to FPGA_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1725542827272 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1725542827272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.454 " "Worst-case setup slack is 14.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.454               0.000 FPGA_CLK  " "   14.454               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.911               0.000 altera_reserved_tck  " "   46.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542827279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 FPGA_CLK  " "    0.161               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542827286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.783 " "Worst-case recovery slack is 17.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.783               0.000 FPGA_CLK  " "   17.783               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.227               0.000 altera_reserved_tck  " "   98.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542827290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 FPGA_CLK  " "    0.492               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542827297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.327 " "Worst-case minimum pulse width slack is 9.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.327               0.000 FPGA_CLK  " "    9.327               0.000 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.467               0.000 altera_reserved_tck  " "   49.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725542827300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725542827300 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.319 ns " "Worst Case Available Settling Time: 19.319 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827368 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1725542827368 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725542827368 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725542827636 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725542827636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725542827704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  5 15:27:07 2024 " "Processing ended: Thu Sep  5 15:27:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725542827704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725542827704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725542827704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1725542827704 ""}
