$date
	Thu Feb 22 03:23:45 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! out [3:0] $end
$var wire 1 " TC $end
$var wire 1 # CEO $end
$var reg 1 $ L $end
$var reg 1 % ce $end
$var reg 1 & clk $end
$var reg 1 ' clr $end
$var reg 4 ( di [3:0] $end
$var reg 1 ) s $end
$var reg 1 * up $end
$scope module counter $end
$var wire 1 # CEO $end
$var wire 1 $ L $end
$var wire 1 % ce $end
$var wire 1 ' clr $end
$var wire 4 + di [3:0] $end
$var wire 1 & sys_clk $end
$var wire 1 * up $end
$var wire 1 " TC $end
$var reg 4 , Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
1*
0)
b0 (
0'
0&
1%
0$
0#
0"
b0 !
$end
#1
b1 !
b1 ,
1&
#2
0&
#3
b10 !
b10 ,
1&
#4
0&
#5
b11 !
b11 ,
1&
#6
0&
#7
b100 !
b100 ,
1&
#8
0&
#9
b101 !
b101 ,
1&
#10
0&
#11
b110 !
b110 ,
1&
#12
0&
#13
b111 !
b111 ,
1&
#14
0&
#15
b1000 !
b1000 ,
1&
#16
0&
#17
b1001 !
b1001 ,
1&
#18
0&
#19
b1010 !
b1010 ,
1&
#20
0&
#21
b1011 !
b1011 ,
1&
#22
0&
#23
b1100 !
b1100 ,
1&
#24
0&
#25
b1101 !
b1101 ,
1&
#26
0&
#27
b1110 !
b1110 ,
1&
#28
0&
#29
1#
1"
b1111 !
b1111 ,
1&
#30
0#
0"
0&
0*
#31
b1110 !
b1110 ,
1&
#32
0&
#33
b1101 !
b1101 ,
1&
#34
0&
#35
b1100 !
b1100 ,
1&
#36
0&
#37
b1011 !
b1011 ,
1&
#38
0&
#39
b1010 !
b1010 ,
1&
#40
0&
#41
b1001 !
b1001 ,
1&
#42
0&
#43
b1000 !
b1000 ,
1&
#44
0&
#45
b111 !
b111 ,
1&
#46
0&
#47
b110 !
b110 ,
1&
#48
0&
#49
b101 !
b101 ,
1&
#50
0&
#51
b100 !
b100 ,
1&
#52
0&
#53
b11 !
b11 ,
1&
#54
0&
#55
b10 !
b10 ,
1&
#56
0&
#57
b1 !
b1 ,
1&
#58
0&
#59
1#
1"
b0 !
b0 ,
1&
#60
0&
