
BMS Tester - Cell Emulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a59c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012ec  0800a74c  0800a74c  0000b74c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba38  0800ba38  0000d7f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba38  0800ba38  0000ca38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba40  0800ba40  0000d7f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba40  0800ba40  0000ca40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba44  0800ba44  0000ca44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000007f0  20000000  0800ba48  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d7f0  2**0
                  CONTENTS
 10 .bss          000009f4  200007f0  200007f0  0000d7f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200011e4  200011e4  0000d7f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d7f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004ee40  00000000  00000000  0000d820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000046a2  00000000  00000000  0005c660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003870  00000000  00000000  00060d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002a75  00000000  00000000  00064578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002418d  00000000  00000000  00066fed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024c07  00000000  00000000  0008b17a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f1796  00000000  00000000  000afd81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001a1517  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000fc28  00000000  00000000  001a155c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001b1184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200007f0 	.word	0x200007f0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a734 	.word	0x0800a734

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200007f4 	.word	0x200007f4
 80001ec:	0800a734 	.word	0x0800a734

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_frsub>:
 8000acc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ad0:	e002      	b.n	8000ad8 <__addsf3>
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_fsub>:
 8000ad4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ad8 <__addsf3>:
 8000ad8:	0042      	lsls	r2, r0, #1
 8000ada:	bf1f      	itttt	ne
 8000adc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ae0:	ea92 0f03 	teqne	r2, r3
 8000ae4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aec:	d06a      	beq.n	8000bc4 <__addsf3+0xec>
 8000aee:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000af2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af6:	bfc1      	itttt	gt
 8000af8:	18d2      	addgt	r2, r2, r3
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	4048      	eorgt	r0, r1
 8000afe:	4041      	eorgt	r1, r0
 8000b00:	bfb8      	it	lt
 8000b02:	425b      	neglt	r3, r3
 8000b04:	2b19      	cmp	r3, #25
 8000b06:	bf88      	it	hi
 8000b08:	4770      	bxhi	lr
 8000b0a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b12:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b16:	bf18      	it	ne
 8000b18:	4240      	negne	r0, r0
 8000b1a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b1e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b22:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b26:	bf18      	it	ne
 8000b28:	4249      	negne	r1, r1
 8000b2a:	ea92 0f03 	teq	r2, r3
 8000b2e:	d03f      	beq.n	8000bb0 <__addsf3+0xd8>
 8000b30:	f1a2 0201 	sub.w	r2, r2, #1
 8000b34:	fa41 fc03 	asr.w	ip, r1, r3
 8000b38:	eb10 000c 	adds.w	r0, r0, ip
 8000b3c:	f1c3 0320 	rsb	r3, r3, #32
 8000b40:	fa01 f103 	lsl.w	r1, r1, r3
 8000b44:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b48:	d502      	bpl.n	8000b50 <__addsf3+0x78>
 8000b4a:	4249      	negs	r1, r1
 8000b4c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b50:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b54:	d313      	bcc.n	8000b7e <__addsf3+0xa6>
 8000b56:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b5a:	d306      	bcc.n	8000b6a <__addsf3+0x92>
 8000b5c:	0840      	lsrs	r0, r0, #1
 8000b5e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b62:	f102 0201 	add.w	r2, r2, #1
 8000b66:	2afe      	cmp	r2, #254	@ 0xfe
 8000b68:	d251      	bcs.n	8000c0e <__addsf3+0x136>
 8000b6a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b6e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b72:	bf08      	it	eq
 8000b74:	f020 0001 	biceq.w	r0, r0, #1
 8000b78:	ea40 0003 	orr.w	r0, r0, r3
 8000b7c:	4770      	bx	lr
 8000b7e:	0049      	lsls	r1, r1, #1
 8000b80:	eb40 0000 	adc.w	r0, r0, r0
 8000b84:	3a01      	subs	r2, #1
 8000b86:	bf28      	it	cs
 8000b88:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b8c:	d2ed      	bcs.n	8000b6a <__addsf3+0x92>
 8000b8e:	fab0 fc80 	clz	ip, r0
 8000b92:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b96:	ebb2 020c 	subs.w	r2, r2, ip
 8000b9a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9e:	bfaa      	itet	ge
 8000ba0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba4:	4252      	neglt	r2, r2
 8000ba6:	4318      	orrge	r0, r3
 8000ba8:	bfbc      	itt	lt
 8000baa:	40d0      	lsrlt	r0, r2
 8000bac:	4318      	orrlt	r0, r3
 8000bae:	4770      	bx	lr
 8000bb0:	f092 0f00 	teq	r2, #0
 8000bb4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bb8:	bf06      	itte	eq
 8000bba:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bbe:	3201      	addeq	r2, #1
 8000bc0:	3b01      	subne	r3, #1
 8000bc2:	e7b5      	b.n	8000b30 <__addsf3+0x58>
 8000bc4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bcc:	bf18      	it	ne
 8000bce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bd2:	d021      	beq.n	8000c18 <__addsf3+0x140>
 8000bd4:	ea92 0f03 	teq	r2, r3
 8000bd8:	d004      	beq.n	8000be4 <__addsf3+0x10c>
 8000bda:	f092 0f00 	teq	r2, #0
 8000bde:	bf08      	it	eq
 8000be0:	4608      	moveq	r0, r1
 8000be2:	4770      	bx	lr
 8000be4:	ea90 0f01 	teq	r0, r1
 8000be8:	bf1c      	itt	ne
 8000bea:	2000      	movne	r0, #0
 8000bec:	4770      	bxne	lr
 8000bee:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bf2:	d104      	bne.n	8000bfe <__addsf3+0x126>
 8000bf4:	0040      	lsls	r0, r0, #1
 8000bf6:	bf28      	it	cs
 8000bf8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bfc:	4770      	bx	lr
 8000bfe:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c02:	bf3c      	itt	cc
 8000c04:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bxcc	lr
 8000c0a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c0e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c12:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c16:	4770      	bx	lr
 8000c18:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c1c:	bf16      	itet	ne
 8000c1e:	4608      	movne	r0, r1
 8000c20:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c24:	4601      	movne	r1, r0
 8000c26:	0242      	lsls	r2, r0, #9
 8000c28:	bf06      	itte	eq
 8000c2a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2e:	ea90 0f01 	teqeq	r0, r1
 8000c32:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_ui2f>:
 8000c38:	f04f 0300 	mov.w	r3, #0
 8000c3c:	e004      	b.n	8000c48 <__aeabi_i2f+0x8>
 8000c3e:	bf00      	nop

08000c40 <__aeabi_i2f>:
 8000c40:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c44:	bf48      	it	mi
 8000c46:	4240      	negmi	r0, r0
 8000c48:	ea5f 0c00 	movs.w	ip, r0
 8000c4c:	bf08      	it	eq
 8000c4e:	4770      	bxeq	lr
 8000c50:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c54:	4601      	mov	r1, r0
 8000c56:	f04f 0000 	mov.w	r0, #0
 8000c5a:	e01c      	b.n	8000c96 <__aeabi_l2f+0x2a>

08000c5c <__aeabi_ul2f>:
 8000c5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c60:	bf08      	it	eq
 8000c62:	4770      	bxeq	lr
 8000c64:	f04f 0300 	mov.w	r3, #0
 8000c68:	e00a      	b.n	8000c80 <__aeabi_l2f+0x14>
 8000c6a:	bf00      	nop

08000c6c <__aeabi_l2f>:
 8000c6c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c70:	bf08      	it	eq
 8000c72:	4770      	bxeq	lr
 8000c74:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c78:	d502      	bpl.n	8000c80 <__aeabi_l2f+0x14>
 8000c7a:	4240      	negs	r0, r0
 8000c7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c80:	ea5f 0c01 	movs.w	ip, r1
 8000c84:	bf02      	ittt	eq
 8000c86:	4684      	moveq	ip, r0
 8000c88:	4601      	moveq	r1, r0
 8000c8a:	2000      	moveq	r0, #0
 8000c8c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c90:	bf08      	it	eq
 8000c92:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c96:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c9a:	fabc f28c 	clz	r2, ip
 8000c9e:	3a08      	subs	r2, #8
 8000ca0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca4:	db10      	blt.n	8000cc8 <__aeabi_l2f+0x5c>
 8000ca6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000caa:	4463      	add	r3, ip
 8000cac:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cb0:	f1c2 0220 	rsb	r2, r2, #32
 8000cb4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cbc:	eb43 0002 	adc.w	r0, r3, r2
 8000cc0:	bf08      	it	eq
 8000cc2:	f020 0001 	biceq.w	r0, r0, #1
 8000cc6:	4770      	bx	lr
 8000cc8:	f102 0220 	add.w	r2, r2, #32
 8000ccc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cd0:	f1c2 0220 	rsb	r2, r2, #32
 8000cd4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cdc:	eb43 0002 	adc.w	r0, r3, r2
 8000ce0:	bf08      	it	eq
 8000ce2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b96a 	b.w	8000fd4 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f806 	bl	8000d18 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__udivmoddi4>:
 8000d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d1c:	9d08      	ldr	r5, [sp, #32]
 8000d1e:	460c      	mov	r4, r1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d14e      	bne.n	8000dc2 <__udivmoddi4+0xaa>
 8000d24:	4694      	mov	ip, r2
 8000d26:	458c      	cmp	ip, r1
 8000d28:	4686      	mov	lr, r0
 8000d2a:	fab2 f282 	clz	r2, r2
 8000d2e:	d962      	bls.n	8000df6 <__udivmoddi4+0xde>
 8000d30:	b14a      	cbz	r2, 8000d46 <__udivmoddi4+0x2e>
 8000d32:	f1c2 0320 	rsb	r3, r2, #32
 8000d36:	4091      	lsls	r1, r2
 8000d38:	fa20 f303 	lsr.w	r3, r0, r3
 8000d3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d40:	4319      	orrs	r1, r3
 8000d42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4a:	fa1f f68c 	uxth.w	r6, ip
 8000d4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d56:	fb07 1114 	mls	r1, r7, r4, r1
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb04 f106 	mul.w	r1, r4, r6
 8000d62:	4299      	cmp	r1, r3
 8000d64:	d90a      	bls.n	8000d7c <__udivmoddi4+0x64>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d6e:	f080 8112 	bcs.w	8000f96 <__udivmoddi4+0x27e>
 8000d72:	4299      	cmp	r1, r3
 8000d74:	f240 810f 	bls.w	8000f96 <__udivmoddi4+0x27e>
 8000d78:	3c02      	subs	r4, #2
 8000d7a:	4463      	add	r3, ip
 8000d7c:	1a59      	subs	r1, r3, r1
 8000d7e:	fa1f f38e 	uxth.w	r3, lr
 8000d82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d86:	fb07 1110 	mls	r1, r7, r0, r1
 8000d8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8e:	fb00 f606 	mul.w	r6, r0, r6
 8000d92:	429e      	cmp	r6, r3
 8000d94:	d90a      	bls.n	8000dac <__udivmoddi4+0x94>
 8000d96:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d9e:	f080 80fc 	bcs.w	8000f9a <__udivmoddi4+0x282>
 8000da2:	429e      	cmp	r6, r3
 8000da4:	f240 80f9 	bls.w	8000f9a <__udivmoddi4+0x282>
 8000da8:	4463      	add	r3, ip
 8000daa:	3802      	subs	r0, #2
 8000dac:	1b9b      	subs	r3, r3, r6
 8000dae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000db2:	2100      	movs	r1, #0
 8000db4:	b11d      	cbz	r5, 8000dbe <__udivmoddi4+0xa6>
 8000db6:	40d3      	lsrs	r3, r2
 8000db8:	2200      	movs	r2, #0
 8000dba:	e9c5 3200 	strd	r3, r2, [r5]
 8000dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d905      	bls.n	8000dd2 <__udivmoddi4+0xba>
 8000dc6:	b10d      	cbz	r5, 8000dcc <__udivmoddi4+0xb4>
 8000dc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4608      	mov	r0, r1
 8000dd0:	e7f5      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000dd2:	fab3 f183 	clz	r1, r3
 8000dd6:	2900      	cmp	r1, #0
 8000dd8:	d146      	bne.n	8000e68 <__udivmoddi4+0x150>
 8000dda:	42a3      	cmp	r3, r4
 8000ddc:	d302      	bcc.n	8000de4 <__udivmoddi4+0xcc>
 8000dde:	4290      	cmp	r0, r2
 8000de0:	f0c0 80f0 	bcc.w	8000fc4 <__udivmoddi4+0x2ac>
 8000de4:	1a86      	subs	r6, r0, r2
 8000de6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dea:	2001      	movs	r0, #1
 8000dec:	2d00      	cmp	r5, #0
 8000dee:	d0e6      	beq.n	8000dbe <__udivmoddi4+0xa6>
 8000df0:	e9c5 6300 	strd	r6, r3, [r5]
 8000df4:	e7e3      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000df6:	2a00      	cmp	r2, #0
 8000df8:	f040 8090 	bne.w	8000f1c <__udivmoddi4+0x204>
 8000dfc:	eba1 040c 	sub.w	r4, r1, ip
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa1f f78c 	uxth.w	r7, ip
 8000e08:	2101      	movs	r1, #1
 8000e0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e12:	fb08 4416 	mls	r4, r8, r6, r4
 8000e16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e1a:	fb07 f006 	mul.w	r0, r7, r6
 8000e1e:	4298      	cmp	r0, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x11c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x11a>
 8000e2c:	4298      	cmp	r0, r3
 8000e2e:	f200 80cd 	bhi.w	8000fcc <__udivmoddi4+0x2b4>
 8000e32:	4626      	mov	r6, r4
 8000e34:	1a1c      	subs	r4, r3, r0
 8000e36:	fa1f f38e 	uxth.w	r3, lr
 8000e3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e46:	fb00 f707 	mul.w	r7, r0, r7
 8000e4a:	429f      	cmp	r7, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x148>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x146>
 8000e58:	429f      	cmp	r7, r3
 8000e5a:	f200 80b0 	bhi.w	8000fbe <__udivmoddi4+0x2a6>
 8000e5e:	4620      	mov	r0, r4
 8000e60:	1bdb      	subs	r3, r3, r7
 8000e62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e66:	e7a5      	b.n	8000db4 <__udivmoddi4+0x9c>
 8000e68:	f1c1 0620 	rsb	r6, r1, #32
 8000e6c:	408b      	lsls	r3, r1
 8000e6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e72:	431f      	orrs	r7, r3
 8000e74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e78:	fa04 f301 	lsl.w	r3, r4, r1
 8000e7c:	ea43 030c 	orr.w	r3, r3, ip
 8000e80:	40f4      	lsrs	r4, r6
 8000e82:	fa00 f801 	lsl.w	r8, r0, r1
 8000e86:	0c38      	lsrs	r0, r7, #16
 8000e88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e90:	fa1f fc87 	uxth.w	ip, r7
 8000e94:	fb00 441e 	mls	r4, r0, lr, r4
 8000e98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000ea0:	45a1      	cmp	r9, r4
 8000ea2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea6:	d90a      	bls.n	8000ebe <__udivmoddi4+0x1a6>
 8000ea8:	193c      	adds	r4, r7, r4
 8000eaa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eae:	f080 8084 	bcs.w	8000fba <__udivmoddi4+0x2a2>
 8000eb2:	45a1      	cmp	r9, r4
 8000eb4:	f240 8081 	bls.w	8000fba <__udivmoddi4+0x2a2>
 8000eb8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ebc:	443c      	add	r4, r7
 8000ebe:	eba4 0409 	sub.w	r4, r4, r9
 8000ec2:	fa1f f983 	uxth.w	r9, r3
 8000ec6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eca:	fb00 4413 	mls	r4, r0, r3, r4
 8000ece:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed6:	45a4      	cmp	ip, r4
 8000ed8:	d907      	bls.n	8000eea <__udivmoddi4+0x1d2>
 8000eda:	193c      	adds	r4, r7, r4
 8000edc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ee0:	d267      	bcs.n	8000fb2 <__udivmoddi4+0x29a>
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d965      	bls.n	8000fb2 <__udivmoddi4+0x29a>
 8000ee6:	3b02      	subs	r3, #2
 8000ee8:	443c      	add	r4, r7
 8000eea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eee:	fba0 9302 	umull	r9, r3, r0, r2
 8000ef2:	eba4 040c 	sub.w	r4, r4, ip
 8000ef6:	429c      	cmp	r4, r3
 8000ef8:	46ce      	mov	lr, r9
 8000efa:	469c      	mov	ip, r3
 8000efc:	d351      	bcc.n	8000fa2 <__udivmoddi4+0x28a>
 8000efe:	d04e      	beq.n	8000f9e <__udivmoddi4+0x286>
 8000f00:	b155      	cbz	r5, 8000f18 <__udivmoddi4+0x200>
 8000f02:	ebb8 030e 	subs.w	r3, r8, lr
 8000f06:	eb64 040c 	sbc.w	r4, r4, ip
 8000f0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0e:	40cb      	lsrs	r3, r1
 8000f10:	431e      	orrs	r6, r3
 8000f12:	40cc      	lsrs	r4, r1
 8000f14:	e9c5 6400 	strd	r6, r4, [r5]
 8000f18:	2100      	movs	r1, #0
 8000f1a:	e750      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000f1c:	f1c2 0320 	rsb	r3, r2, #32
 8000f20:	fa20 f103 	lsr.w	r1, r0, r3
 8000f24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f28:	fa24 f303 	lsr.w	r3, r4, r3
 8000f2c:	4094      	lsls	r4, r2
 8000f2e:	430c      	orrs	r4, r1
 8000f30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f38:	fa1f f78c 	uxth.w	r7, ip
 8000f3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f40:	fb08 3110 	mls	r1, r8, r0, r3
 8000f44:	0c23      	lsrs	r3, r4, #16
 8000f46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f4a:	fb00 f107 	mul.w	r1, r0, r7
 8000f4e:	4299      	cmp	r1, r3
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x24c>
 8000f52:	eb1c 0303 	adds.w	r3, ip, r3
 8000f56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f5a:	d22c      	bcs.n	8000fb6 <__udivmoddi4+0x29e>
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	d92a      	bls.n	8000fb6 <__udivmoddi4+0x29e>
 8000f60:	3802      	subs	r0, #2
 8000f62:	4463      	add	r3, ip
 8000f64:	1a5b      	subs	r3, r3, r1
 8000f66:	b2a4      	uxth	r4, r4
 8000f68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f74:	fb01 f307 	mul.w	r3, r1, r7
 8000f78:	42a3      	cmp	r3, r4
 8000f7a:	d908      	bls.n	8000f8e <__udivmoddi4+0x276>
 8000f7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f84:	d213      	bcs.n	8000fae <__udivmoddi4+0x296>
 8000f86:	42a3      	cmp	r3, r4
 8000f88:	d911      	bls.n	8000fae <__udivmoddi4+0x296>
 8000f8a:	3902      	subs	r1, #2
 8000f8c:	4464      	add	r4, ip
 8000f8e:	1ae4      	subs	r4, r4, r3
 8000f90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f94:	e739      	b.n	8000e0a <__udivmoddi4+0xf2>
 8000f96:	4604      	mov	r4, r0
 8000f98:	e6f0      	b.n	8000d7c <__udivmoddi4+0x64>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e706      	b.n	8000dac <__udivmoddi4+0x94>
 8000f9e:	45c8      	cmp	r8, r9
 8000fa0:	d2ae      	bcs.n	8000f00 <__udivmoddi4+0x1e8>
 8000fa2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fa6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000faa:	3801      	subs	r0, #1
 8000fac:	e7a8      	b.n	8000f00 <__udivmoddi4+0x1e8>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	e7ed      	b.n	8000f8e <__udivmoddi4+0x276>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	e799      	b.n	8000eea <__udivmoddi4+0x1d2>
 8000fb6:	4630      	mov	r0, r6
 8000fb8:	e7d4      	b.n	8000f64 <__udivmoddi4+0x24c>
 8000fba:	46d6      	mov	lr, sl
 8000fbc:	e77f      	b.n	8000ebe <__udivmoddi4+0x1a6>
 8000fbe:	4463      	add	r3, ip
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	e74d      	b.n	8000e60 <__udivmoddi4+0x148>
 8000fc4:	4606      	mov	r6, r0
 8000fc6:	4623      	mov	r3, r4
 8000fc8:	4608      	mov	r0, r1
 8000fca:	e70f      	b.n	8000dec <__udivmoddi4+0xd4>
 8000fcc:	3e02      	subs	r6, #2
 8000fce:	4463      	add	r3, ip
 8000fd0:	e730      	b.n	8000e34 <__udivmoddi4+0x11c>
 8000fd2:	bf00      	nop

08000fd4 <__aeabi_idiv0>:
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop

08000fd8 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b088      	sub	sp, #32
 8000fdc:	af02      	add	r7, sp, #8
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	817b      	strh	r3, [r7, #10]
 8000fea:	460b      	mov	r3, r1
 8000fec:	813b      	strh	r3, [r7, #8]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8000ff8:	75bb      	strb	r3, [r7, #22]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8000ffa:	7dbb      	ldrb	r3, [r7, #22]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	bf0c      	ite	eq
 8001000:	2301      	moveq	r3, #1
 8001002:	2300      	movne	r3, #0
 8001004:	b2db      	uxtb	r3, r3
 8001006:	757b      	strb	r3, [r7, #21]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
 8001008:	897a      	ldrh	r2, [r7, #10]
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	4413      	add	r3, r2
 800100e:	b298      	uxth	r0, r3
 8001010:	893b      	ldrh	r3, [r7, #8]
 8001012:	3301      	adds	r3, #1
 8001014:	b29b      	uxth	r3, r3
 8001016:	893a      	ldrh	r2, [r7, #8]
 8001018:	8979      	ldrh	r1, [r7, #10]
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	4603      	mov	r3, r0
 800101e:	68f8      	ldr	r0, [r7, #12]
 8001020:	f001 f883 	bl	800212a <u8g2_IsIntersection>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d040      	beq.n	80010ac <u8g2_DrawHXBM+0xd4>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 800102a:	2301      	movs	r3, #1
 800102c:	75fb      	strb	r3, [r7, #23]
  while(len > 0) {
 800102e:	e035      	b.n	800109c <u8g2_DrawHXBM+0xc4>
    if ( *b & mask ) {
 8001030:	6a3b      	ldr	r3, [r7, #32]
 8001032:	781a      	ldrb	r2, [r3, #0]
 8001034:	7dfb      	ldrb	r3, [r7, #23]
 8001036:	4013      	ands	r3, r2
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b00      	cmp	r3, #0
 800103c:	d00c      	beq.n	8001058 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = color;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	7dba      	ldrb	r2, [r7, #22]
 8001042:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8001046:	893a      	ldrh	r2, [r7, #8]
 8001048:	8979      	ldrh	r1, [r7, #10]
 800104a:	2300      	movs	r3, #0
 800104c:	9300      	str	r3, [sp, #0]
 800104e:	2301      	movs	r3, #1
 8001050:	68f8      	ldr	r0, [r7, #12]
 8001052:	f000 ffac 	bl	8001fae <u8g2_DrawHVLine>
 8001056:	e010      	b.n	800107a <u8g2_DrawHXBM+0xa2>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10b      	bne.n	800107a <u8g2_DrawHXBM+0xa2>
      u8g2->draw_color = ncolor;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	7d7a      	ldrb	r2, [r7, #21]
 8001066:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 800106a:	893a      	ldrh	r2, [r7, #8]
 800106c:	8979      	ldrh	r1, [r7, #10]
 800106e:	2300      	movs	r3, #0
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	2301      	movs	r3, #1
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	f000 ff9a 	bl	8001fae <u8g2_DrawHVLine>
    }
    x++;
 800107a:	897b      	ldrh	r3, [r7, #10]
 800107c:	3301      	adds	r3, #1
 800107e:	817b      	strh	r3, [r7, #10]
    mask <<= 1;
 8001080:	7dfb      	ldrb	r3, [r7, #23]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	75fb      	strb	r3, [r7, #23]
    if ( mask == 0 )
 8001086:	7dfb      	ldrb	r3, [r7, #23]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d104      	bne.n	8001096 <u8g2_DrawHXBM+0xbe>
    {
      mask = 1;
 800108c:	2301      	movs	r3, #1
 800108e:	75fb      	strb	r3, [r7, #23]
      b++;
 8001090:	6a3b      	ldr	r3, [r7, #32]
 8001092:	3301      	adds	r3, #1
 8001094:	623b      	str	r3, [r7, #32]
    }
    len--;
 8001096:	88fb      	ldrh	r3, [r7, #6]
 8001098:	3b01      	subs	r3, #1
 800109a:	80fb      	strh	r3, [r7, #6]
  while(len > 0) {
 800109c:	88fb      	ldrh	r3, [r7, #6]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1c6      	bne.n	8001030 <u8g2_DrawHXBM+0x58>
  }
  u8g2->draw_color = color;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	7dba      	ldrb	r2, [r7, #22]
 80010a6:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
 80010aa:	e000      	b.n	80010ae <u8g2_DrawHXBM+0xd6>
    return;
 80010ac:	bf00      	nop
}
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af02      	add	r7, sp, #8
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	4608      	mov	r0, r1
 80010be:	4611      	mov	r1, r2
 80010c0:	461a      	mov	r2, r3
 80010c2:	4603      	mov	r3, r0
 80010c4:	817b      	strh	r3, [r7, #10]
 80010c6:	460b      	mov	r3, r1
 80010c8:	813b      	strh	r3, [r7, #8]
 80010ca:	4613      	mov	r3, r2
 80010cc:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 80010ce:	88fb      	ldrh	r3, [r7, #6]
 80010d0:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 80010d2:	8afb      	ldrh	r3, [r7, #22]
 80010d4:	3307      	adds	r3, #7
 80010d6:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 80010d8:	8afb      	ldrh	r3, [r7, #22]
 80010da:	08db      	lsrs	r3, r3, #3
 80010dc:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 80010de:	897a      	ldrh	r2, [r7, #10]
 80010e0:	88fb      	ldrh	r3, [r7, #6]
 80010e2:	4413      	add	r3, r2
 80010e4:	b298      	uxth	r0, r3
 80010e6:	893a      	ldrh	r2, [r7, #8]
 80010e8:	8c3b      	ldrh	r3, [r7, #32]
 80010ea:	4413      	add	r3, r2
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	893a      	ldrh	r2, [r7, #8]
 80010f0:	8979      	ldrh	r1, [r7, #10]
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	4603      	mov	r3, r0
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f001 f817 	bl	800212a <u8g2_IsIntersection>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d017      	beq.n	8001132 <u8g2_DrawXBM+0x7e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8001102:	e012      	b.n	800112a <u8g2_DrawXBM+0x76>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 8001104:	88f8      	ldrh	r0, [r7, #6]
 8001106:	893a      	ldrh	r2, [r7, #8]
 8001108:	8979      	ldrh	r1, [r7, #10]
 800110a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	4603      	mov	r3, r0
 8001110:	68f8      	ldr	r0, [r7, #12]
 8001112:	f7ff ff61 	bl	8000fd8 <u8g2_DrawHXBM>
    bitmap += blen;
 8001116:	8afb      	ldrh	r3, [r7, #22]
 8001118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800111a:	4413      	add	r3, r2
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24
    y++;
 800111e:	893b      	ldrh	r3, [r7, #8]
 8001120:	3301      	adds	r3, #1
 8001122:	813b      	strh	r3, [r7, #8]
    h--;
 8001124:	8c3b      	ldrh	r3, [r7, #32]
 8001126:	3b01      	subs	r3, #1
 8001128:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 800112a:	8c3b      	ldrh	r3, [r7, #32]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1e9      	bne.n	8001104 <u8g2_DrawXBM+0x50>
 8001130:	e000      	b.n	8001134 <u8g2_DrawXBM+0x80>
    return;
 8001132:	bf00      	nop
  }
}
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b084      	sub	sp, #16
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001150:	461a      	mov	r2, r3
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	fb02 f303 	mul.w	r3, r2, r3
 8001158:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	00db      	lsls	r3, r3, #3
 800115e:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001164:	68fa      	ldr	r2, [r7, #12]
 8001166:	2100      	movs	r1, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f008 ff11 	bl	8009f90 <memset>
}
 800116e:	bf00      	nop
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b086      	sub	sp, #24
 800117a:	af02      	add	r7, sp, #8
 800117c:	6078      	str	r0, [r7, #4]
 800117e:	460b      	mov	r3, r1
 8001180:	70fb      	strb	r3, [r7, #3]
 8001182:	4613      	mov	r3, r2
 8001184:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	7c1b      	ldrb	r3, [r3, #16]
 800118c:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 800118e:	78fb      	ldrb	r3, [r7, #3]
 8001190:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001196:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	b29b      	uxth	r3, r3
 800119c:	89ba      	ldrh	r2, [r7, #12]
 800119e:	fb12 f303 	smulbb	r3, r2, r3
 80011a2:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 80011a4:	89bb      	ldrh	r3, [r7, #12]
 80011a6:	00db      	lsls	r3, r3, #3
 80011a8:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 80011aa:	89bb      	ldrh	r3, [r7, #12]
 80011ac:	68ba      	ldr	r2, [r7, #8]
 80011ae:	4413      	add	r3, r2
 80011b0:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80011b2:	7bf9      	ldrb	r1, [r7, #15]
 80011b4:	78ba      	ldrb	r2, [r7, #2]
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	460b      	mov	r3, r1
 80011bc:	2100      	movs	r1, #0
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f001 fc99 	bl	8002af6 <u8x8_DrawTile>
}
 80011c4:	bf00      	nop
 80011c6:	3710      	adds	r7, #16
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80011de:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80011e6:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	7c5b      	ldrb	r3, [r3, #17]
 80011ee:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 80011f0:	7bba      	ldrb	r2, [r7, #14]
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	4619      	mov	r1, r3
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff ffbd 	bl	8001176 <u8g2_send_tile_row>
    src_row++;
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
 80011fe:	3301      	adds	r3, #1
 8001200:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001202:	7bbb      	ldrb	r3, [r7, #14]
 8001204:	3301      	adds	r3, #1
 8001206:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8001208:	7bfa      	ldrb	r2, [r7, #15]
 800120a:	7b7b      	ldrb	r3, [r7, #13]
 800120c:	429a      	cmp	r2, r3
 800120e:	d203      	bcs.n	8001218 <u8g2_send_buffer+0x4c>
 8001210:	7bba      	ldrb	r2, [r7, #14]
 8001212:	7b3b      	ldrb	r3, [r7, #12]
 8001214:	429a      	cmp	r2, r3
 8001216:	d3eb      	bcc.n	80011f0 <u8g2_send_buffer+0x24>
}
 8001218:	bf00      	nop
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f7ff ffcf 	bl	80011cc <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f001 fcc3 	bl	8002bba <u8x8_RefreshDisplay>
}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	460b      	mov	r3, r1
 8001246:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	78fa      	ldrb	r2, [r7, #3]
 800124c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	4798      	blx	r3
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f7ff ff5b 	bl	800113a <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001284:	2100      	movs	r1, #0
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff ffd8 	bl	800123c <u8g2_SetBufferCurrTileRow>
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}

08001294 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ff95 	bl	80011cc <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80012a8:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	4413      	add	r3, r2
 80012b4:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	7c5b      	ldrb	r3, [r3, #17]
 80012bc:	7bfa      	ldrb	r2, [r7, #15]
 80012be:	429a      	cmp	r2, r3
 80012c0:	d304      	bcc.n	80012cc <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f001 fc79 	bl	8002bba <u8x8_RefreshDisplay>
    return 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	e00d      	b.n	80012e8 <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d002      	beq.n	80012dc <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f7ff ff2f 	bl	800113a <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	4619      	mov	r1, r3
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ffab 	bl	800123c <u8g2_SetBufferCurrTileRow>
  return 1;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff ffb7 	bl	800126c <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff ffc8 	bl	8001294 <u8g2_NextPage>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1f9      	bne.n	80012fe <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 800130a:	2100      	movs	r1, #0
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ff95 	bl	800123c <u8g2_SetBufferCurrTileRow>
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2208      	movs	r2, #8
 8001328:	701a      	strb	r2, [r3, #0]
  return buf;
 800132a:	4b03      	ldr	r3, [pc, #12]	@ (8001338 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 800132c:	4618      	mov	r0, r3
 800132e:	370c      	adds	r7, #12
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	2000080c 	.word	0x2000080c

0800133c <u8g2_Setup_st7565_64128n_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_lm6063, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_64128n_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af02      	add	r7, sp, #8
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
 8001348:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_64128n, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a0b      	ldr	r2, [pc, #44]	@ (8001380 <u8g2_Setup_st7565_64128n_f+0x44>)
 8001352:	490c      	ldr	r1, [pc, #48]	@ (8001384 <u8g2_Setup_st7565_64128n_f+0x48>)
 8001354:	68f8      	ldr	r0, [r7, #12]
 8001356:	f001 fc91 	bl	8002c7c <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 800135a:	f107 0313 	add.w	r3, r7, #19
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff ffdc 	bl	800131c <u8g2_m_16_8_f>
 8001364:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8001366:	7cfa      	ldrb	r2, [r7, #19]
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <u8g2_Setup_st7565_64128n_f+0x4c>)
 800136e:	6979      	ldr	r1, [r7, #20]
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	f000 ffc4 	bl	80022fe <u8g2_SetupBuffer>
}
 8001376:	bf00      	nop
 8001378:	3718      	adds	r7, #24
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	08002811 	.word	0x08002811
 8001384:	080029b1 	.word	0x080029b1
 8001388:	08002181 	.word	0x08002181

0800138c <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	460b      	mov	r3, r1
 8001396:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8001398:	78fb      	ldrb	r3, [r7, #3]
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	4413      	add	r3, r2
 800139e:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	781b      	ldrb	r3, [r3, #0]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80013bc:	78fb      	ldrb	r3, [r7, #3]
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	81fb      	strh	r3, [r7, #14]
    font++;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	3301      	adds	r3, #1
 80013ce:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80013d0:	89fb      	ldrh	r3, [r7, #14]
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	461a      	mov	r2, r3
 80013dc:	89fb      	ldrh	r3, [r7, #14]
 80013de:	4413      	add	r3, r2
 80013e0:	81fb      	strh	r3, [r7, #14]
    return pos;
 80013e2:	89fb      	ldrh	r3, [r7, #14]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 80013fa:	2100      	movs	r1, #0
 80013fc:	6838      	ldr	r0, [r7, #0]
 80013fe:	f7ff ffc5 	bl	800138c <u8g2_font_get_byte>
 8001402:	4603      	mov	r3, r0
 8001404:	461a      	mov	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800140a:	2101      	movs	r1, #1
 800140c:	6838      	ldr	r0, [r7, #0]
 800140e:	f7ff ffbd 	bl	800138c <u8g2_font_get_byte>
 8001412:	4603      	mov	r3, r0
 8001414:	461a      	mov	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 800141a:	2102      	movs	r1, #2
 800141c:	6838      	ldr	r0, [r7, #0]
 800141e:	f7ff ffb5 	bl	800138c <u8g2_font_get_byte>
 8001422:	4603      	mov	r3, r0
 8001424:	461a      	mov	r2, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 800142a:	2103      	movs	r1, #3
 800142c:	6838      	ldr	r0, [r7, #0]
 800142e:	f7ff ffad 	bl	800138c <u8g2_font_get_byte>
 8001432:	4603      	mov	r3, r0
 8001434:	461a      	mov	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 800143a:	2104      	movs	r1, #4
 800143c:	6838      	ldr	r0, [r7, #0]
 800143e:	f7ff ffa5 	bl	800138c <u8g2_font_get_byte>
 8001442:	4603      	mov	r3, r0
 8001444:	461a      	mov	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800144a:	2105      	movs	r1, #5
 800144c:	6838      	ldr	r0, [r7, #0]
 800144e:	f7ff ff9d 	bl	800138c <u8g2_font_get_byte>
 8001452:	4603      	mov	r3, r0
 8001454:	461a      	mov	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 800145a:	2106      	movs	r1, #6
 800145c:	6838      	ldr	r0, [r7, #0]
 800145e:	f7ff ff95 	bl	800138c <u8g2_font_get_byte>
 8001462:	4603      	mov	r3, r0
 8001464:	461a      	mov	r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 800146a:	2107      	movs	r1, #7
 800146c:	6838      	ldr	r0, [r7, #0]
 800146e:	f7ff ff8d 	bl	800138c <u8g2_font_get_byte>
 8001472:	4603      	mov	r3, r0
 8001474:	461a      	mov	r2, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800147a:	2108      	movs	r1, #8
 800147c:	6838      	ldr	r0, [r7, #0]
 800147e:	f7ff ff85 	bl	800138c <u8g2_font_get_byte>
 8001482:	4603      	mov	r3, r0
 8001484:	461a      	mov	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800148a:	2109      	movs	r1, #9
 800148c:	6838      	ldr	r0, [r7, #0]
 800148e:	f7ff ff7d 	bl	800138c <u8g2_font_get_byte>
 8001492:	4603      	mov	r3, r0
 8001494:	b25a      	sxtb	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800149a:	210a      	movs	r1, #10
 800149c:	6838      	ldr	r0, [r7, #0]
 800149e:	f7ff ff75 	bl	800138c <u8g2_font_get_byte>
 80014a2:	4603      	mov	r3, r0
 80014a4:	b25a      	sxtb	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80014aa:	210b      	movs	r1, #11
 80014ac:	6838      	ldr	r0, [r7, #0]
 80014ae:	f7ff ff6d 	bl	800138c <u8g2_font_get_byte>
 80014b2:	4603      	mov	r3, r0
 80014b4:	b25a      	sxtb	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80014ba:	210c      	movs	r1, #12
 80014bc:	6838      	ldr	r0, [r7, #0]
 80014be:	f7ff ff65 	bl	800138c <u8g2_font_get_byte>
 80014c2:	4603      	mov	r3, r0
 80014c4:	b25a      	sxtb	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80014ca:	210d      	movs	r1, #13
 80014cc:	6838      	ldr	r0, [r7, #0]
 80014ce:	f7ff ff5d 	bl	800138c <u8g2_font_get_byte>
 80014d2:	4603      	mov	r3, r0
 80014d4:	b25a      	sxtb	r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80014da:	210e      	movs	r1, #14
 80014dc:	6838      	ldr	r0, [r7, #0]
 80014de:	f7ff ff55 	bl	800138c <u8g2_font_get_byte>
 80014e2:	4603      	mov	r3, r0
 80014e4:	b25a      	sxtb	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80014ea:	210f      	movs	r1, #15
 80014ec:	6838      	ldr	r0, [r7, #0]
 80014ee:	f7ff ff4d 	bl	800138c <u8g2_font_get_byte>
 80014f2:	4603      	mov	r3, r0
 80014f4:	b25a      	sxtb	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 80014fa:	2110      	movs	r1, #16
 80014fc:	6838      	ldr	r0, [r7, #0]
 80014fe:	f7ff ff45 	bl	800138c <u8g2_font_get_byte>
 8001502:	4603      	mov	r3, r0
 8001504:	b25a      	sxtb	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800150a:	2111      	movs	r1, #17
 800150c:	6838      	ldr	r0, [r7, #0]
 800150e:	f7ff ff4f 	bl	80013b0 <u8g2_font_get_word>
 8001512:	4603      	mov	r3, r0
 8001514:	461a      	mov	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 800151a:	2113      	movs	r1, #19
 800151c:	6838      	ldr	r0, [r7, #0]
 800151e:	f7ff ff47 	bl	80013b0 <u8g2_font_get_word>
 8001522:	4603      	mov	r3, r0
 8001524:	461a      	mov	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 800152a:	2115      	movs	r1, #21
 800152c:	6838      	ldr	r0, [r7, #0]
 800152e:	f7ff ff3f 	bl	80013b0 <u8g2_font_get_word>
 8001532:	4603      	mov	r3, r0
 8001534:	461a      	mov	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	82da      	strh	r2, [r3, #22]
#endif
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8001542:	b480      	push	{r7}
 8001544:	b085      	sub	sp, #20
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
 800154a:	460b      	mov	r3, r1
 800154c:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	7b1b      	ldrb	r3, [r3, #12]
 8001552:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 800155c:	7bfa      	ldrb	r2, [r7, #15]
 800155e:	7b7b      	ldrb	r3, [r7, #13]
 8001560:	fa42 f303 	asr.w	r3, r2, r3
 8001564:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8001566:	7b7b      	ldrb	r3, [r7, #13]
 8001568:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 800156a:	7bba      	ldrb	r2, [r7, #14]
 800156c:	78fb      	ldrb	r3, [r7, #3]
 800156e:	4413      	add	r3, r2
 8001570:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8001572:	7bbb      	ldrb	r3, [r7, #14]
 8001574:	2b07      	cmp	r3, #7
 8001576:	d91a      	bls.n	80015ae <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8001578:	2308      	movs	r3, #8
 800157a:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 800157c:	7b3a      	ldrb	r2, [r7, #12]
 800157e:	7b7b      	ldrb	r3, [r7, #13]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	1c5a      	adds	r2, r3, #1
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	461a      	mov	r2, r3
 8001596:	7b3b      	ldrb	r3, [r7, #12]
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	b25a      	sxtb	r2, r3
 800159e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	b25b      	sxtb	r3, r3
 80015a6:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80015a8:	7bbb      	ldrb	r3, [r7, #14]
 80015aa:	3b08      	subs	r3, #8
 80015ac:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80015ae:	78fb      	ldrb	r3, [r7, #3]
 80015b0:	f04f 32ff 	mov.w	r2, #4294967295
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	b2da      	uxtb	r2, r3
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	4013      	ands	r3, r2
 80015c2:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	7bba      	ldrb	r2, [r7, #14]
 80015c8:	731a      	strb	r2, [r3, #12]
  return val;
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3714      	adds	r7, #20
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	460b      	mov	r3, r1
 80015e2:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80015e4:	78fb      	ldrb	r3, [r7, #3]
 80015e6:	4619      	mov	r1, r3
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f7ff ffaa 	bl	8001542 <u8g2_font_decode_get_unsigned_bits>
 80015ee:	4603      	mov	r3, r0
 80015f0:	73fb      	strb	r3, [r7, #15]
  d = 1;
 80015f2:	2301      	movs	r3, #1
 80015f4:	73bb      	strb	r3, [r7, #14]
  cnt--;
 80015f6:	78fb      	ldrb	r3, [r7, #3]
 80015f8:	3b01      	subs	r3, #1
 80015fa:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 80015fc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001600:	78fb      	ldrb	r3, [r7, #3]
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8001608:	7bfa      	ldrb	r2, [r7, #15]
 800160a:	7bbb      	ldrb	r3, [r7, #14]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	b2db      	uxtb	r3, r3
 8001610:	73fb      	strb	r3, [r7, #15]
  return v;
 8001612:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8001616:	4618      	mov	r0, r3
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 800161e:	b490      	push	{r4, r7}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	4604      	mov	r4, r0
 8001626:	4608      	mov	r0, r1
 8001628:	4611      	mov	r1, r2
 800162a:	461a      	mov	r2, r3
 800162c:	4623      	mov	r3, r4
 800162e:	80fb      	strh	r3, [r7, #6]
 8001630:	4603      	mov	r3, r0
 8001632:	717b      	strb	r3, [r7, #5]
 8001634:	460b      	mov	r3, r1
 8001636:	713b      	strb	r3, [r7, #4]
 8001638:	4613      	mov	r3, r2
 800163a:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 800163c:	78fb      	ldrb	r3, [r7, #3]
 800163e:	2b02      	cmp	r3, #2
 8001640:	d014      	beq.n	800166c <u8g2_add_vector_y+0x4e>
 8001642:	2b02      	cmp	r3, #2
 8001644:	dc19      	bgt.n	800167a <u8g2_add_vector_y+0x5c>
 8001646:	2b00      	cmp	r3, #0
 8001648:	d002      	beq.n	8001650 <u8g2_add_vector_y+0x32>
 800164a:	2b01      	cmp	r3, #1
 800164c:	d007      	beq.n	800165e <u8g2_add_vector_y+0x40>
 800164e:	e014      	b.n	800167a <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8001650:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001654:	b29a      	uxth	r2, r3
 8001656:	88fb      	ldrh	r3, [r7, #6]
 8001658:	4413      	add	r3, r2
 800165a:	80fb      	strh	r3, [r7, #6]
      break;
 800165c:	e014      	b.n	8001688 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 800165e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001662:	b29a      	uxth	r2, r3
 8001664:	88fb      	ldrh	r3, [r7, #6]
 8001666:	4413      	add	r3, r2
 8001668:	80fb      	strh	r3, [r7, #6]
      break;
 800166a:	e00d      	b.n	8001688 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 800166c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001670:	b29b      	uxth	r3, r3
 8001672:	88fa      	ldrh	r2, [r7, #6]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	80fb      	strh	r3, [r7, #6]
      break;
 8001678:	e006      	b.n	8001688 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 800167a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800167e:	b29b      	uxth	r3, r3
 8001680:	88fa      	ldrh	r2, [r7, #6]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	80fb      	strh	r3, [r7, #6]
      break;      
 8001686:	bf00      	nop
  }
  return dy;
 8001688:	88fb      	ldrh	r3, [r7, #6]
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bc90      	pop	{r4, r7}
 8001692:	4770      	bx	lr

08001694 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8001694:	b490      	push	{r4, r7}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	4604      	mov	r4, r0
 800169c:	4608      	mov	r0, r1
 800169e:	4611      	mov	r1, r2
 80016a0:	461a      	mov	r2, r3
 80016a2:	4623      	mov	r3, r4
 80016a4:	80fb      	strh	r3, [r7, #6]
 80016a6:	4603      	mov	r3, r0
 80016a8:	717b      	strb	r3, [r7, #5]
 80016aa:	460b      	mov	r3, r1
 80016ac:	713b      	strb	r3, [r7, #4]
 80016ae:	4613      	mov	r3, r2
 80016b0:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80016b2:	78fb      	ldrb	r3, [r7, #3]
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d014      	beq.n	80016e2 <u8g2_add_vector_x+0x4e>
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	dc19      	bgt.n	80016f0 <u8g2_add_vector_x+0x5c>
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d002      	beq.n	80016c6 <u8g2_add_vector_x+0x32>
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d007      	beq.n	80016d4 <u8g2_add_vector_x+0x40>
 80016c4:	e014      	b.n	80016f0 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 80016c6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	88fb      	ldrh	r3, [r7, #6]
 80016ce:	4413      	add	r3, r2
 80016d0:	80fb      	strh	r3, [r7, #6]
      break;
 80016d2:	e014      	b.n	80016fe <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 80016d4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80016d8:	b29b      	uxth	r3, r3
 80016da:	88fa      	ldrh	r2, [r7, #6]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	80fb      	strh	r3, [r7, #6]
      break;
 80016e0:	e00d      	b.n	80016fe <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 80016e2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	88fa      	ldrh	r2, [r7, #6]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	80fb      	strh	r3, [r7, #6]
      break;
 80016ee:	e006      	b.n	80016fe <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 80016f0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	88fb      	ldrh	r3, [r7, #6]
 80016f8:	4413      	add	r3, r2
 80016fa:	80fb      	strh	r3, [r7, #6]
      break;      
 80016fc:	bf00      	nop
  }
  return dx;
 80016fe:	88fb      	ldrh	r3, [r7, #6]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bc90      	pop	{r4, r7}
 8001708:	4770      	bx	lr

0800170a <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b088      	sub	sp, #32
 800170e:	af02      	add	r7, sp, #8
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	460b      	mov	r3, r1
 8001714:	70fb      	strb	r3, [r7, #3]
 8001716:	4613      	mov	r3, r2
 8001718:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	3360      	adds	r3, #96	@ 0x60
 800171e:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8001720:	78fb      	ldrb	r3, [r7, #3]
 8001722:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800172a:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001732:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800173a:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 800173c:	7bfa      	ldrb	r2, [r7, #15]
 800173e:	7d7b      	ldrb	r3, [r7, #21]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8001744:	7bfb      	ldrb	r3, [r7, #15]
 8001746:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8001748:	7dfa      	ldrb	r2, [r7, #23]
 800174a:	7bfb      	ldrb	r3, [r7, #15]
 800174c:	429a      	cmp	r2, r3
 800174e:	d201      	bcs.n	8001754 <u8g2_font_decode_len+0x4a>
      current = cnt;
 8001750:	7dfb      	ldrb	r3, [r7, #23]
 8001752:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	889b      	ldrh	r3, [r3, #4]
 8001758:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	88db      	ldrh	r3, [r3, #6]
 800175e:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8001760:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8001764:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	7c1b      	ldrb	r3, [r3, #16]
 800176c:	89b8      	ldrh	r0, [r7, #12]
 800176e:	f7ff ff91 	bl	8001694 <u8g2_add_vector_x>
 8001772:	4603      	mov	r3, r0
 8001774:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8001776:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800177a:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	7c1b      	ldrb	r3, [r3, #16]
 8001782:	8978      	ldrh	r0, [r7, #10]
 8001784:	f7ff ff4b 	bl	800161e <u8g2_add_vector_y>
 8001788:	4603      	mov	r3, r0
 800178a:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 800178c:	78bb      	ldrb	r3, [r7, #2]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d010      	beq.n	80017b4 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	7b9a      	ldrb	r2, [r3, #14]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 800179c:	7dbb      	ldrb	r3, [r7, #22]
 800179e:	b298      	uxth	r0, r3
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	7c1b      	ldrb	r3, [r3, #16]
 80017a4:	897a      	ldrh	r2, [r7, #10]
 80017a6:	89b9      	ldrh	r1, [r7, #12]
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	4603      	mov	r3, r0
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f000 fbfe 	bl	8001fae <u8g2_DrawHVLine>
 80017b2:	e013      	b.n	80017dc <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	7b5b      	ldrb	r3, [r3, #13]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d10f      	bne.n	80017dc <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	7bda      	ldrb	r2, [r3, #15]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80017c6:	7dbb      	ldrb	r3, [r7, #22]
 80017c8:	b298      	uxth	r0, r3
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	7c1b      	ldrb	r3, [r3, #16]
 80017ce:	897a      	ldrh	r2, [r7, #10]
 80017d0:	89b9      	ldrh	r1, [r7, #12]
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	4603      	mov	r3, r0
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f000 fbe9 	bl	8001fae <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80017dc:	7dfa      	ldrb	r2, [r7, #23]
 80017de:	7bfb      	ldrb	r3, [r7, #15]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d309      	bcc.n	80017f8 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 80017e4:	7dfa      	ldrb	r2, [r7, #23]
 80017e6:	7bfb      	ldrb	r3, [r7, #15]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	757b      	strb	r3, [r7, #21]
    ly++;
 80017f0:	7d3b      	ldrb	r3, [r7, #20]
 80017f2:	3301      	adds	r3, #1
 80017f4:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 80017f6:	e79d      	b.n	8001734 <u8g2_font_decode_len+0x2a>
      break;
 80017f8:	bf00      	nop
  }
  lx += cnt;
 80017fa:	7d7a      	ldrb	r2, [r7, #21]
 80017fc:	7dfb      	ldrb	r3, [r7, #23]
 80017fe:	4413      	add	r3, r2
 8001800:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8001802:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 800180a:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	725a      	strb	r2, [r3, #9]
}
 8001812:	bf00      	nop
 8001814:	3718      	adds	r7, #24
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b084      	sub	sp, #16
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3360      	adds	r3, #96	@ 0x60
 8001828:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	683a      	ldr	r2, [r7, #0]
 800182e:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2200      	movs	r2, #0
 8001834:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 800183c:	4619      	mov	r1, r3
 800183e:	68f8      	ldr	r0, [r7, #12]
 8001840:	f7ff fe7f 	bl	8001542 <u8g2_font_decode_get_unsigned_bits>
 8001844:	4603      	mov	r3, r0
 8001846:	b25a      	sxtb	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 8001852:	4619      	mov	r1, r3
 8001854:	68f8      	ldr	r0, [r7, #12]
 8001856:	f7ff fe74 	bl	8001542 <u8g2_font_decode_get_unsigned_bits>
 800185a:	4603      	mov	r3, r0
 800185c:	b25a      	sxtb	r2, r3
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	7b9b      	ldrb	r3, [r3, #14]
 8001870:	2b00      	cmp	r3, #0
 8001872:	bf0c      	ite	eq
 8001874:	2301      	moveq	r3, #1
 8001876:	2300      	movne	r3, #0
 8001878:	b2db      	uxtb	r3, r3
 800187a:	461a      	mov	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	73da      	strb	r2, [r3, #15]
}
 8001880:	bf00      	nop
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08a      	sub	sp, #40	@ 0x28
 800188c:	af02      	add	r7, sp, #8
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	3360      	adds	r3, #96	@ 0x60
 8001896:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8001898:	6839      	ldr	r1, [r7, #0]
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff ffbd 	bl	800181a <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80018a6:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 80018ae:	4619      	mov	r1, r3
 80018b0:	6978      	ldr	r0, [r7, #20]
 80018b2:	f7ff fe91 	bl	80015d8 <u8g2_font_decode_get_signed_bits>
 80018b6:	4603      	mov	r3, r0
 80018b8:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 80018c0:	4619      	mov	r1, r3
 80018c2:	6978      	ldr	r0, [r7, #20]
 80018c4:	f7ff fe88 	bl	80015d8 <u8g2_font_decode_get_signed_bits>
 80018c8:	4603      	mov	r3, r0
 80018ca:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80018d2:	4619      	mov	r1, r3
 80018d4:	6978      	ldr	r0, [r7, #20]
 80018d6:	f7ff fe7f 	bl	80015d8 <u8g2_font_decode_get_signed_bits>
 80018da:	4603      	mov	r3, r0
 80018dc:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f340 80d7 	ble.w	8001a98 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	8898      	ldrh	r0, [r3, #4]
 80018ee:	7cfa      	ldrb	r2, [r7, #19]
 80018f0:	7c7b      	ldrb	r3, [r7, #17]
 80018f2:	4413      	add	r3, r2
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	425b      	negs	r3, r3
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	b25a      	sxtb	r2, r3
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	7c1b      	ldrb	r3, [r3, #16]
 8001900:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001904:	f7ff fec6 	bl	8001694 <u8g2_add_vector_x>
 8001908:	4603      	mov	r3, r0
 800190a:	461a      	mov	r2, r3
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	88d8      	ldrh	r0, [r3, #6]
 8001914:	7cfa      	ldrb	r2, [r7, #19]
 8001916:	7c7b      	ldrb	r3, [r7, #17]
 8001918:	4413      	add	r3, r2
 800191a:	b2db      	uxtb	r3, r3
 800191c:	425b      	negs	r3, r3
 800191e:	b2db      	uxtb	r3, r3
 8001920:	b25a      	sxtb	r2, r3
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	7c1b      	ldrb	r3, [r3, #16]
 8001926:	f997 1012 	ldrsb.w	r1, [r7, #18]
 800192a:	f7ff fe78 	bl	800161e <u8g2_add_vector_y>
 800192e:	4603      	mov	r3, r0
 8001930:	461a      	mov	r2, r3
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	889b      	ldrh	r3, [r3, #4]
 800193a:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	88db      	ldrh	r3, [r3, #6]
 8001940:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8001942:	8bfb      	ldrh	r3, [r7, #30]
 8001944:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8001946:	8b7b      	ldrh	r3, [r7, #26]
 8001948:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	7c1b      	ldrb	r3, [r3, #16]
 800194e:	2b03      	cmp	r3, #3
 8001950:	d85a      	bhi.n	8001a08 <u8g2_font_decode_glyph+0x180>
 8001952:	a201      	add	r2, pc, #4	@ (adr r2, 8001958 <u8g2_font_decode_glyph+0xd0>)
 8001954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001958:	08001969 	.word	0x08001969
 800195c:	08001985 	.word	0x08001985
 8001960:	080019ad 	.word	0x080019ad
 8001964:	080019e1 	.word	0x080019e1
      {
	case 0:
	    x1 += decode->glyph_width;
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800196e:	b29a      	uxth	r2, r3
 8001970:	8bbb      	ldrh	r3, [r7, #28]
 8001972:	4413      	add	r3, r2
 8001974:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 8001976:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800197a:	b29a      	uxth	r2, r3
 800197c:	8b3b      	ldrh	r3, [r7, #24]
 800197e:	4413      	add	r3, r2
 8001980:	833b      	strh	r3, [r7, #24]
	    break;
 8001982:	e041      	b.n	8001a08 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8001984:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001988:	b29b      	uxth	r3, r3
 800198a:	8bfa      	ldrh	r2, [r7, #30]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001990:	8bfb      	ldrh	r3, [r7, #30]
 8001992:	3301      	adds	r3, #1
 8001994:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001996:	8bbb      	ldrh	r3, [r7, #28]
 8001998:	3301      	adds	r3, #1
 800199a:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	8b3b      	ldrh	r3, [r7, #24]
 80019a6:	4413      	add	r3, r2
 80019a8:	833b      	strh	r3, [r7, #24]
	    break;
 80019aa:	e02d      	b.n	8001a08 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	8bfa      	ldrh	r2, [r7, #30]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80019ba:	8bfb      	ldrh	r3, [r7, #30]
 80019bc:	3301      	adds	r3, #1
 80019be:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80019c0:	8bbb      	ldrh	r3, [r7, #28]
 80019c2:	3301      	adds	r3, #1
 80019c4:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 80019c6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	8b7a      	ldrh	r2, [r7, #26]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80019d2:	8b7b      	ldrh	r3, [r7, #26]
 80019d4:	3301      	adds	r3, #1
 80019d6:	837b      	strh	r3, [r7, #26]
	    y1++;
 80019d8:	8b3b      	ldrh	r3, [r7, #24]
 80019da:	3301      	adds	r3, #1
 80019dc:	833b      	strh	r3, [r7, #24]
	    break;	  
 80019de:	e013      	b.n	8001a08 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 80019e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	8bbb      	ldrh	r3, [r7, #28]
 80019e8:	4413      	add	r3, r2
 80019ea:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	8b7a      	ldrh	r2, [r7, #26]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80019fa:	8b7b      	ldrh	r3, [r7, #26]
 80019fc:	3301      	adds	r3, #1
 80019fe:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001a00:	8b3b      	ldrh	r3, [r7, #24]
 8001a02:	3301      	adds	r3, #1
 8001a04:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001a06:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8001a08:	8bb8      	ldrh	r0, [r7, #28]
 8001a0a:	8b7a      	ldrh	r2, [r7, #26]
 8001a0c:	8bf9      	ldrh	r1, [r7, #30]
 8001a0e:	8b3b      	ldrh	r3, [r7, #24]
 8001a10:	9300      	str	r3, [sp, #0]
 8001a12:	4603      	mov	r3, r0
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f000 fb88 	bl	800212a <u8g2_IsIntersection>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <u8g2_font_decode_glyph+0x19e>
	return d;
 8001a20:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001a24:	e03a      	b.n	8001a9c <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8001a38:	4619      	mov	r1, r3
 8001a3a:	6978      	ldr	r0, [r7, #20]
 8001a3c:	f7ff fd81 	bl	8001542 <u8g2_font_decode_get_unsigned_bits>
 8001a40:	4603      	mov	r3, r0
 8001a42:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	6978      	ldr	r0, [r7, #20]
 8001a4e:	f7ff fd78 	bl	8001542 <u8g2_font_decode_get_unsigned_bits>
 8001a52:	4603      	mov	r3, r0
 8001a54:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff fe54 	bl	800170a <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8001a62:	7bbb      	ldrb	r3, [r7, #14]
 8001a64:	2201      	movs	r2, #1
 8001a66:	4619      	mov	r1, r3
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f7ff fe4e 	bl	800170a <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8001a6e:	2101      	movs	r1, #1
 8001a70:	6978      	ldr	r0, [r7, #20]
 8001a72:	f7ff fd66 	bl	8001542 <u8g2_font_decode_get_unsigned_bits>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1ec      	bne.n	8001a56 <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001a82:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	dd00      	ble.n	8001a8c <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001a8a:	e7d2      	b.n	8001a32 <u8g2_font_decode_glyph+0x1aa>
	break;
 8001a8c:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	7b9a      	ldrb	r2, [r3, #14]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 8001a98:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3720      	adds	r7, #32
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab4:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	3317      	adds	r3, #23
 8001aba:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8001abc:	887b      	ldrh	r3, [r7, #2]
 8001abe:	2bff      	cmp	r3, #255	@ 0xff
 8001ac0:	d82a      	bhi.n	8001b18 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8001ac2:	887b      	ldrh	r3, [r7, #2]
 8001ac4:	2b60      	cmp	r3, #96	@ 0x60
 8001ac6:	d907      	bls.n	8001ad8 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8001ace:	461a      	mov	r2, r3
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	617b      	str	r3, [r7, #20]
 8001ad6:	e009      	b.n	8001aec <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8001ad8:	887b      	ldrh	r3, [r7, #2]
 8001ada:	2b40      	cmp	r3, #64	@ 0x40
 8001adc:	d906      	bls.n	8001aec <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	4413      	add	r3, r2
 8001aea:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	3301      	adds	r3, #1
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d04e      	beq.n	8001b94 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	461a      	mov	r2, r3
 8001afc:	887b      	ldrh	r3, [r7, #2]
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d102      	bne.n	8001b08 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	3302      	adds	r3, #2
 8001b06:	e049      	b.n	8001b9c <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	4413      	add	r3, r2
 8001b14:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001b16:	e7e9      	b.n	8001aec <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8001b1e:	461a      	mov	r2, r3
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	4413      	add	r3, r2
 8001b24:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	6938      	ldr	r0, [r7, #16]
 8001b2e:	f7ff fc3f 	bl	80013b0 <u8g2_font_get_word>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	4413      	add	r3, r2
 8001b3a:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8001b3c:	2102      	movs	r1, #2
 8001b3e:	6938      	ldr	r0, [r7, #16]
 8001b40:	f7ff fc36 	bl	80013b0 <u8g2_font_get_word>
 8001b44:	4603      	mov	r3, r0
 8001b46:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	3304      	adds	r3, #4
 8001b4c:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8001b4e:	89fa      	ldrh	r2, [r7, #14]
 8001b50:	887b      	ldrh	r3, [r7, #2]
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d3e9      	bcc.n	8001b2a <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8001b5c:	89fb      	ldrh	r3, [r7, #14]
 8001b5e:	021b      	lsls	r3, r3, #8
 8001b60:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	3301      	adds	r3, #1
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	461a      	mov	r2, r3
 8001b6a:	89fb      	ldrh	r3, [r7, #14]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8001b70:	89fb      	ldrh	r3, [r7, #14]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d010      	beq.n	8001b98 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8001b76:	89fa      	ldrh	r2, [r7, #14]
 8001b78:	887b      	ldrh	r3, [r7, #2]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d102      	bne.n	8001b84 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	3303      	adds	r3, #3
 8001b82:	e00b      	b.n	8001b9c <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	3302      	adds	r3, #2
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	4413      	add	r3, r2
 8001b90:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8001b92:	e7e0      	b.n	8001b56 <u8g2_font_get_glyph_data+0xb2>
	break;
 8001b94:	bf00      	nop
 8001b96:	e000      	b.n	8001b9a <u8g2_font_get_glyph_data+0xf6>
	break;
 8001b98:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	4608      	mov	r0, r1
 8001bae:	4611      	mov	r1, r2
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	817b      	strh	r3, [r7, #10]
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	813b      	strh	r3, [r7, #8]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	897a      	ldrh	r2, [r7, #10]
 8001bc6:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	893a      	ldrh	r2, [r7, #8]
 8001bce:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8001bd2:	88fb      	ldrh	r3, [r7, #6]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	68f8      	ldr	r0, [r7, #12]
 8001bd8:	f7ff ff64 	bl	8001aa4 <u8g2_font_get_glyph_data>
 8001bdc:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d005      	beq.n	8001bf0 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8001be4:	6939      	ldr	r1, [r7, #16]
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f7ff fe4e 	bl	8001888 <u8g2_font_decode_glyph>
 8001bec:	4603      	mov	r3, r0
 8001bee:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8001bf0:	8afb      	ldrh	r3, [r7, #22]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
	...

08001bfc <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	4608      	mov	r0, r1
 8001c06:	4611      	mov	r1, r2
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	817b      	strh	r3, [r7, #10]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	813b      	strh	r3, [r7, #8]
 8001c12:	4613      	mov	r3, r2
 8001c14:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001c1c:	2b03      	cmp	r3, #3
 8001c1e:	d833      	bhi.n	8001c88 <u8g2_DrawGlyph+0x8c>
 8001c20:	a201      	add	r2, pc, #4	@ (adr r2, 8001c28 <u8g2_DrawGlyph+0x2c>)
 8001c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c26:	bf00      	nop
 8001c28:	08001c39 	.word	0x08001c39
 8001c2c:	08001c4d 	.word	0x08001c4d
 8001c30:	08001c61 	.word	0x08001c61
 8001c34:	08001c75 	.word	0x08001c75
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	4798      	blx	r3
 8001c40:	4603      	mov	r3, r0
 8001c42:	461a      	mov	r2, r3
 8001c44:	893b      	ldrh	r3, [r7, #8]
 8001c46:	4413      	add	r3, r2
 8001c48:	813b      	strh	r3, [r7, #8]
      break;
 8001c4a:	e01d      	b.n	8001c88 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c50:	68f8      	ldr	r0, [r7, #12]
 8001c52:	4798      	blx	r3
 8001c54:	4603      	mov	r3, r0
 8001c56:	461a      	mov	r2, r3
 8001c58:	897b      	ldrh	r3, [r7, #10]
 8001c5a:	1a9b      	subs	r3, r3, r2
 8001c5c:	817b      	strh	r3, [r7, #10]
      break;
 8001c5e:	e013      	b.n	8001c88 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c64:	68f8      	ldr	r0, [r7, #12]
 8001c66:	4798      	blx	r3
 8001c68:	4603      	mov	r3, r0
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	893b      	ldrh	r3, [r7, #8]
 8001c6e:	1a9b      	subs	r3, r3, r2
 8001c70:	813b      	strh	r3, [r7, #8]
      break;
 8001c72:	e009      	b.n	8001c88 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	4798      	blx	r3
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	461a      	mov	r2, r3
 8001c80:	897b      	ldrh	r3, [r7, #10]
 8001c82:	4413      	add	r3, r2
 8001c84:	817b      	strh	r3, [r7, #10]
      break;
 8001c86:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8001c88:	88fb      	ldrh	r3, [r7, #6]
 8001c8a:	893a      	ldrh	r2, [r7, #8]
 8001c8c:	8979      	ldrh	r1, [r7, #10]
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f7ff ff88 	bl	8001ba4 <u8g2_font_draw_glyph>
 8001c94:	4603      	mov	r3, r0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop

08001ca0 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	607b      	str	r3, [r7, #4]
 8001caa:	460b      	mov	r3, r1
 8001cac:	817b      	strh	r3, [r7, #10]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	f000 fca7 	bl	8002606 <u8x8_utf8_init>
  sum = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	7812      	ldrb	r2, [r2, #0]
 8001cc4:	4611      	mov	r1, r2
 8001cc6:	68f8      	ldr	r0, [r7, #12]
 8001cc8:	4798      	blx	r3
 8001cca:	4603      	mov	r3, r0
 8001ccc:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8001cce:	8abb      	ldrh	r3, [r7, #20]
 8001cd0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d038      	beq.n	8001d4a <u8g2_draw_string+0xaa>
      break;
    str++;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8001cde:	8abb      	ldrh	r3, [r7, #20]
 8001ce0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d0e9      	beq.n	8001cbc <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001ce8:	8abb      	ldrh	r3, [r7, #20]
 8001cea:	893a      	ldrh	r2, [r7, #8]
 8001cec:	8979      	ldrh	r1, [r7, #10]
 8001cee:	68f8      	ldr	r0, [r7, #12]
 8001cf0:	f7ff ff84 	bl	8001bfc <u8g2_DrawGlyph>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001cfe:	2b03      	cmp	r3, #3
 8001d00:	d81e      	bhi.n	8001d40 <u8g2_draw_string+0xa0>
 8001d02:	a201      	add	r2, pc, #4	@ (adr r2, 8001d08 <u8g2_draw_string+0x68>)
 8001d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d08:	08001d19 	.word	0x08001d19
 8001d0c:	08001d23 	.word	0x08001d23
 8001d10:	08001d2d 	.word	0x08001d2d
 8001d14:	08001d37 	.word	0x08001d37
      {
	case 0:
	  x += delta;
 8001d18:	897a      	ldrh	r2, [r7, #10]
 8001d1a:	8a7b      	ldrh	r3, [r7, #18]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	817b      	strh	r3, [r7, #10]
	  break;
 8001d20:	e00e      	b.n	8001d40 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8001d22:	893a      	ldrh	r2, [r7, #8]
 8001d24:	8a7b      	ldrh	r3, [r7, #18]
 8001d26:	4413      	add	r3, r2
 8001d28:	813b      	strh	r3, [r7, #8]
	  break;
 8001d2a:	e009      	b.n	8001d40 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8001d2c:	897a      	ldrh	r2, [r7, #10]
 8001d2e:	8a7b      	ldrh	r3, [r7, #18]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	817b      	strh	r3, [r7, #10]
	  break;
 8001d34:	e004      	b.n	8001d40 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8001d36:	893a      	ldrh	r2, [r7, #8]
 8001d38:	8a7b      	ldrh	r3, [r7, #18]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	813b      	strh	r3, [r7, #8]
	  break;
 8001d3e:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8001d40:	8afa      	ldrh	r2, [r7, #22]
 8001d42:	8a7b      	ldrh	r3, [r7, #18]
 8001d44:	4413      	add	r3, r2
 8001d46:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001d48:	e7b8      	b.n	8001cbc <u8g2_draw_string+0x1c>
      break;
 8001d4a:	bf00      	nop
    }
  }
  return sum;
 8001d4c:	8afb      	ldrh	r3, [r7, #22]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3718      	adds	r7, #24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop

08001d58 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	607b      	str	r3, [r7, #4]
 8001d62:	460b      	mov	r3, r1
 8001d64:	817b      	strh	r3, [r7, #10]
 8001d66:	4613      	mov	r3, r2
 8001d68:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	4a06      	ldr	r2, [pc, #24]	@ (8001d88 <u8g2_DrawStr+0x30>)
 8001d6e:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8001d70:	893a      	ldrh	r2, [r7, #8]
 8001d72:	8979      	ldrh	r1, [r7, #10]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	68f8      	ldr	r0, [r7, #12]
 8001d78:	f7ff ff92 	bl	8001ca0 <u8g2_draw_string>
 8001d7c:	4603      	mov	r3, r0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	08002623 	.word	0x08002623

08001d8c <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d05d      	beq.n	8001e58 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d04d      	beq.n	8001e5a <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d11c      	bne.n	8001e02 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	da05      	bge.n	8001de4 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8001df0:	429a      	cmp	r2, r3
 8001df2:	dd32      	ble.n	8001e5a <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8001e00:	e02b      	b.n	8001e5a <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8001e08:	461a      	mov	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8001e10:	4619      	mov	r1, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001e18:	440b      	add	r3, r1
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	da0d      	bge.n	8001e3a <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	4413      	add	r3, r2
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	b25a      	sxtb	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8001e46:	429a      	cmp	r2, r3
 8001e48:	dd07      	ble.n	8001e5a <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8001e56:	e000      	b.n	8001e5a <u8g2_UpdateRefHeight+0xce>
    return;
 8001e58:	bf00      	nop
  }  
}
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  return 0;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
	...

08001e7c <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a04      	ldr	r2, [pc, #16]	@ (8001e98 <u8g2_SetFontPosBaseline+0x1c>)
 8001e88:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	08001e65 	.word	0x08001e65

08001e9c <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d00b      	beq.n	8001ec8 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	3374      	adds	r3, #116	@ 0x74
 8001eba:	6839      	ldr	r1, [r7, #0]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fa97 	bl	80013f0 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f7ff ff62 	bl	8001d8c <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8001ec8:	bf00      	nop
 8001eca:	3708      	adds	r7, #8
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <u8g2_clip_intersection2>:
 will return 0 if there is no intersection and if a > b

 */

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len,
		u8g2_uint_t c, u8g2_uint_t d) {
 8001ed0:	b480      	push	{r7}
 8001ed2:	b087      	sub	sp, #28
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	4611      	mov	r1, r2
 8001edc:	461a      	mov	r2, r3
 8001ede:	460b      	mov	r3, r1
 8001ee0:	80fb      	strh	r3, [r7, #6]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	80bb      	strh	r3, [r7, #4]
	u8g2_uint_t a = *ap;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	82fb      	strh	r3, [r7, #22]
	u8g2_uint_t b;
	b = a;
 8001eec:	8afb      	ldrh	r3, [r7, #22]
 8001eee:	82bb      	strh	r3, [r7, #20]
	b += *len;
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	881a      	ldrh	r2, [r3, #0]
 8001ef4:	8abb      	ldrh	r3, [r7, #20]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	82bb      	strh	r3, [r7, #20]
	/* be removed completly (be aware about memory curruption for wrong */
	/* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
	/* arguments) */

	/* removing the following if clause completly may lead to memory corruption of a>b */
	if (a > b) {
 8001efa:	8afa      	ldrh	r2, [r7, #22]
 8001efc:	8abb      	ldrh	r3, [r7, #20]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d90b      	bls.n	8001f1a <u8g2_clip_intersection2+0x4a>
		/* replacing this if with a simple "return 0;" will not handle the case with negative a */
		if (a < d) {
 8001f02:	8afa      	ldrh	r2, [r7, #22]
 8001f04:	88bb      	ldrh	r3, [r7, #4]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d205      	bcs.n	8001f16 <u8g2_clip_intersection2+0x46>
			b = d;
 8001f0a:	88bb      	ldrh	r3, [r7, #4]
 8001f0c:	82bb      	strh	r3, [r7, #20]
			b--;
 8001f0e:	8abb      	ldrh	r3, [r7, #20]
 8001f10:	3b01      	subs	r3, #1
 8001f12:	82bb      	strh	r3, [r7, #20]
 8001f14:	e001      	b.n	8001f1a <u8g2_clip_intersection2+0x4a>
		} else {
			a = c;
 8001f16:	88fb      	ldrh	r3, [r7, #6]
 8001f18:	82fb      	strh	r3, [r7, #22]
		}
	}

	/* from now on, the asumption a <= b is ok */

	if (a >= d)
 8001f1a:	8afa      	ldrh	r2, [r7, #22]
 8001f1c:	88bb      	ldrh	r3, [r7, #4]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d301      	bcc.n	8001f26 <u8g2_clip_intersection2+0x56>
		return 0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	e01c      	b.n	8001f60 <u8g2_clip_intersection2+0x90>
	if (b <= c)
 8001f26:	8aba      	ldrh	r2, [r7, #20]
 8001f28:	88fb      	ldrh	r3, [r7, #6]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d801      	bhi.n	8001f32 <u8g2_clip_intersection2+0x62>
		return 0;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	e016      	b.n	8001f60 <u8g2_clip_intersection2+0x90>
	if (a < c)
 8001f32:	8afa      	ldrh	r2, [r7, #22]
 8001f34:	88fb      	ldrh	r3, [r7, #6]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d201      	bcs.n	8001f3e <u8g2_clip_intersection2+0x6e>
		a = c;
 8001f3a:	88fb      	ldrh	r3, [r7, #6]
 8001f3c:	82fb      	strh	r3, [r7, #22]
	if (b > d)
 8001f3e:	8aba      	ldrh	r2, [r7, #20]
 8001f40:	88bb      	ldrh	r3, [r7, #4]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d901      	bls.n	8001f4a <u8g2_clip_intersection2+0x7a>
		b = d;
 8001f46:	88bb      	ldrh	r3, [r7, #4]
 8001f48:	82bb      	strh	r3, [r7, #20]

	*ap = a;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	8afa      	ldrh	r2, [r7, #22]
 8001f4e:	801a      	strh	r2, [r3, #0]
	b -= a;
 8001f50:	8aba      	ldrh	r2, [r7, #20]
 8001f52:	8afb      	ldrh	r3, [r7, #22]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	82bb      	strh	r3, [r7, #20]
	*len = b;
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	8aba      	ldrh	r2, [r7, #20]
 8001f5c:	801a      	strh	r2, [r3, #0]
	return 1;
 8001f5e:	2301      	movs	r3, #1
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	371c      	adds	r7, #28
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <u8g2_draw_hv_line_2dir>:
 This function first adjusts the y position to the local buffer. Then it
 will clip the line and call u8g2_draw_low_level_hv_line()

 */
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8001f6c:	b590      	push	{r4, r7, lr}
 8001f6e:	b087      	sub	sp, #28
 8001f70:	af02      	add	r7, sp, #8
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	4608      	mov	r0, r1
 8001f76:	4611      	mov	r1, r2
 8001f78:	461a      	mov	r2, r3
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	817b      	strh	r3, [r7, #10]
 8001f7e:	460b      	mov	r3, r1
 8001f80:	813b      	strh	r3, [r7, #8]
 8001f82:	4613      	mov	r3, r2
 8001f84:	80fb      	strh	r3, [r7, #6]

	/* clipping happens before the display rotation */

	/* transform to pixel buffer coordinates */
	y -= u8g2->pixel_curr_row;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f8a:	893a      	ldrh	r2, [r7, #8]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	813b      	strh	r3, [r7, #8]

	u8g2->ll_hvline(u8g2, x, y, len, dir);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8001f94:	88f8      	ldrh	r0, [r7, #6]
 8001f96:	893a      	ldrh	r2, [r7, #8]
 8001f98:	8979      	ldrh	r1, [r7, #10]
 8001f9a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	68f8      	ldr	r0, [r7, #12]
 8001fa4:	47a0      	blx	r4
}
 8001fa6:	bf00      	nop
 8001fa8:	3714      	adds	r7, #20
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd90      	pop	{r4, r7, pc}

08001fae <u8g2_DrawHVLine>:
 This function should be called by the user.

 "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
 */
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y,
		u8g2_uint_t len, uint8_t dir) {
 8001fae:	b590      	push	{r4, r7, lr}
 8001fb0:	b087      	sub	sp, #28
 8001fb2:	af02      	add	r7, sp, #8
 8001fb4:	60f8      	str	r0, [r7, #12]
 8001fb6:	4608      	mov	r0, r1
 8001fb8:	4611      	mov	r1, r2
 8001fba:	461a      	mov	r2, r3
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	817b      	strh	r3, [r7, #10]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	813b      	strh	r3, [r7, #8]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	80fb      	strh	r3, [r7, #6]
	/* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
	/* The callback may rotate the hv line */
	/* after rotation this will call u8g2_draw_hv_line_4dir() */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
	if (u8g2->is_page_clip_window_intersection != 0)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d075      	beq.n	80020be <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
		if (len != 0) {
 8001fd2:	88fb      	ldrh	r3, [r7, #6]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d072      	beq.n	80020be <u8g2_DrawHVLine+0x110>

			/* convert to two directions */
			if (len > 1) {
 8001fd8:	88fb      	ldrh	r3, [r7, #6]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d91a      	bls.n	8002014 <u8g2_DrawHVLine+0x66>
				if (dir == 2) {
 8001fde:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d109      	bne.n	8001ffa <u8g2_DrawHVLine+0x4c>
					x -= len;
 8001fe6:	897a      	ldrh	r2, [r7, #10]
 8001fe8:	88fb      	ldrh	r3, [r7, #6]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	817b      	strh	r3, [r7, #10]
					x++;
 8001ff0:	897b      	ldrh	r3, [r7, #10]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	817b      	strh	r3, [r7, #10]
 8001ff8:	e00c      	b.n	8002014 <u8g2_DrawHVLine+0x66>
				} else if (dir == 3) {
 8001ffa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d108      	bne.n	8002014 <u8g2_DrawHVLine+0x66>
					y -= len;
 8002002:	893a      	ldrh	r2, [r7, #8]
 8002004:	88fb      	ldrh	r3, [r7, #6]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	b29b      	uxth	r3, r3
 800200a:	813b      	strh	r3, [r7, #8]
					y++;
 800200c:	893b      	ldrh	r3, [r7, #8]
 800200e:	3301      	adds	r3, #1
 8002010:	b29b      	uxth	r3, r3
 8002012:	813b      	strh	r3, [r7, #8]
				}
			}
			dir &= 1;
 8002014:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002018:	f003 0301 	and.w	r3, r3, #1
 800201c:	f887 3020 	strb.w	r3, [r7, #32]

			/* clip against the user window */
			if (dir == 0) {
 8002020:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d11a      	bne.n	800205e <u8g2_DrawHVLine+0xb0>
				if (y < u8g2->user_y0)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 800202e:	893b      	ldrh	r3, [r7, #8]
 8002030:	429a      	cmp	r2, r3
 8002032:	d83b      	bhi.n	80020ac <u8g2_DrawHVLine+0xfe>
					return;
				if (y >= u8g2->user_y1)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 800203a:	893b      	ldrh	r3, [r7, #8]
 800203c:	429a      	cmp	r2, r3
 800203e:	d937      	bls.n	80020b0 <u8g2_DrawHVLine+0x102>
					return;
				if (u8g2_clip_intersection2(&x, &len, u8g2->user_x0,
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800204c:	1db9      	adds	r1, r7, #6
 800204e:	f107 000a 	add.w	r0, r7, #10
 8002052:	f7ff ff3d 	bl	8001ed0 <u8g2_clip_intersection2>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d11a      	bne.n	8002092 <u8g2_DrawHVLine+0xe4>
						u8g2->user_x1) == 0)
					return;
 800205c:	e02f      	b.n	80020be <u8g2_DrawHVLine+0x110>
			} else {
				if (x < u8g2->user_x0)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002064:	897b      	ldrh	r3, [r7, #10]
 8002066:	429a      	cmp	r2, r3
 8002068:	d824      	bhi.n	80020b4 <u8g2_DrawHVLine+0x106>
					return;
				if (x >= u8g2->user_x1)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8002070:	897b      	ldrh	r3, [r7, #10]
 8002072:	429a      	cmp	r2, r3
 8002074:	d920      	bls.n	80020b8 <u8g2_DrawHVLine+0x10a>
					return;
				if (u8g2_clip_intersection2(&y, &len, u8g2->user_y0,
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002082:	1db9      	adds	r1, r7, #6
 8002084:	f107 0008 	add.w	r0, r7, #8
 8002088:	f7ff ff22 	bl	8001ed0 <u8g2_clip_intersection2>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d014      	beq.n	80020bc <u8g2_DrawHVLine+0x10e>
						u8g2->user_y1) == 0)
					return;
			}

			u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	689c      	ldr	r4, [r3, #8]
 8002098:	8979      	ldrh	r1, [r7, #10]
 800209a:	893a      	ldrh	r2, [r7, #8]
 800209c:	88f8      	ldrh	r0, [r7, #6]
 800209e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	4603      	mov	r3, r0
 80020a6:	68f8      	ldr	r0, [r7, #12]
 80020a8:	47a0      	blx	r4
 80020aa:	e008      	b.n	80020be <u8g2_DrawHVLine+0x110>
					return;
 80020ac:	bf00      	nop
 80020ae:	e006      	b.n	80020be <u8g2_DrawHVLine+0x110>
					return;
 80020b0:	bf00      	nop
 80020b2:	e004      	b.n	80020be <u8g2_DrawHVLine+0x110>
					return;
 80020b4:	bf00      	nop
 80020b6:	e002      	b.n	80020be <u8g2_DrawHVLine+0x110>
					return;
 80020b8:	bf00      	nop
 80020ba:	e000      	b.n	80020be <u8g2_DrawHVLine+0x110>
					return;
 80020bc:	bf00      	nop
		}
}
 80020be:	3714      	adds	r7, #20
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd90      	pop	{r4, r7, pc}

080020c4 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 80020c4:	b490      	push	{r4, r7}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4604      	mov	r4, r0
 80020cc:	4608      	mov	r0, r1
 80020ce:	4611      	mov	r1, r2
 80020d0:	461a      	mov	r2, r3
 80020d2:	4623      	mov	r3, r4
 80020d4:	80fb      	strh	r3, [r7, #6]
 80020d6:	4603      	mov	r3, r0
 80020d8:	80bb      	strh	r3, [r7, #4]
 80020da:	460b      	mov	r3, r1
 80020dc:	807b      	strh	r3, [r7, #2]
 80020de:	4613      	mov	r3, r2
 80020e0:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 80020e2:	887a      	ldrh	r2, [r7, #2]
 80020e4:	88bb      	ldrh	r3, [r7, #4]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d20d      	bcs.n	8002106 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 80020ea:	883a      	ldrh	r2, [r7, #0]
 80020ec:	88fb      	ldrh	r3, [r7, #6]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d901      	bls.n	80020f6 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e014      	b.n	8002120 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 80020f6:	887a      	ldrh	r2, [r7, #2]
 80020f8:	883b      	ldrh	r3, [r7, #0]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d901      	bls.n	8002102 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 80020fe:	2301      	movs	r3, #1
 8002100:	e00e      	b.n	8002120 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002102:	2300      	movs	r3, #0
 8002104:	e00c      	b.n	8002120 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8002106:	883a      	ldrh	r2, [r7, #0]
 8002108:	88fb      	ldrh	r3, [r7, #6]
 800210a:	429a      	cmp	r2, r3
 800210c:	d907      	bls.n	800211e <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 800210e:	887a      	ldrh	r2, [r7, #2]
 8002110:	883b      	ldrh	r3, [r7, #0]
 8002112:	429a      	cmp	r2, r3
 8002114:	d901      	bls.n	800211a <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8002116:	2301      	movs	r3, #1
 8002118:	e002      	b.n	8002120 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 800211a:	2300      	movs	r3, #0
 800211c:	e000      	b.n	8002120 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 800211e:	2300      	movs	r3, #0
    }
  }
}
 8002120:	4618      	mov	r0, r3
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bc90      	pop	{r4, r7}
 8002128:	4770      	bx	lr

0800212a <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b084      	sub	sp, #16
 800212e:	af00      	add	r7, sp, #0
 8002130:	60f8      	str	r0, [r7, #12]
 8002132:	4608      	mov	r0, r1
 8002134:	4611      	mov	r1, r2
 8002136:	461a      	mov	r2, r3
 8002138:	4603      	mov	r3, r0
 800213a:	817b      	strh	r3, [r7, #10]
 800213c:	460b      	mov	r3, r1
 800213e:	813b      	strh	r3, [r7, #8]
 8002140:	4613      	mov	r3, r2
 8002142:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8002150:	8b3b      	ldrh	r3, [r7, #24]
 8002152:	893a      	ldrh	r2, [r7, #8]
 8002154:	f7ff ffb6 	bl	80020c4 <u8g2_is_intersection_decision_tree>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <u8g2_IsIntersection+0x38>
    return 0; 
 800215e:	2300      	movs	r3, #0
 8002160:	e00a      	b.n	8002178 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 800216e:	88fb      	ldrh	r3, [r7, #6]
 8002170:	897a      	ldrh	r2, [r7, #10]
 8002172:	f7ff ffa7 	bl	80020c4 <u8g2_is_intersection_decision_tree>
 8002176:	4603      	mov	r3, r0
}
 8002178:	4618      	mov	r0, r3
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002180:	b480      	push	{r7}
 8002182:	b089      	sub	sp, #36	@ 0x24
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	4608      	mov	r0, r1
 800218a:	4611      	mov	r1, r2
 800218c:	461a      	mov	r2, r3
 800218e:	4603      	mov	r3, r0
 8002190:	817b      	strh	r3, [r7, #10]
 8002192:	460b      	mov	r3, r1
 8002194:	813b      	strh	r3, [r7, #8]
 8002196:	4613      	mov	r3, r2
 8002198:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 800219a:	893b      	ldrh	r3, [r7, #8]
 800219c:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800219e:	7efb      	ldrb	r3, [r7, #27]
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 80021a6:	2301      	movs	r3, #1
 80021a8:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 80021aa:	7e3a      	ldrb	r2, [r7, #24]
 80021ac:	7efb      	ldrb	r3, [r7, #27]
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 80021b4:	2300      	movs	r3, #0
 80021b6:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d801      	bhi.n	80021ca <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 80021c6:	7e3b      	ldrb	r3, [r7, #24]
 80021c8:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d001      	beq.n	80021d8 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 80021d4:	7e3b      	ldrb	r3, [r7, #24]
 80021d6:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 80021d8:	893b      	ldrh	r3, [r7, #8]
 80021da:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 80021dc:	8afb      	ldrh	r3, [r7, #22]
 80021de:	f023 0307 	bic.w	r3, r3, #7
 80021e2:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	7c1b      	ldrb	r3, [r3, #16]
 80021ea:	461a      	mov	r2, r3
 80021ec:	8afb      	ldrh	r3, [r7, #22]
 80021ee:	fb13 f302 	smulbb	r3, r3, r2
 80021f2:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021f8:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 80021fa:	8afb      	ldrh	r3, [r7, #22]
 80021fc:	69fa      	ldr	r2, [r7, #28]
 80021fe:	4413      	add	r3, r2
 8002200:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8002202:	897b      	ldrh	r3, [r7, #10]
 8002204:	69fa      	ldr	r2, [r7, #28]
 8002206:	4413      	add	r3, r2
 8002208:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800220a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800220e:	2b00      	cmp	r3, #0
 8002210:	d117      	bne.n	8002242 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	781a      	ldrb	r2, [r3, #0]
 8002216:	7ebb      	ldrb	r3, [r7, #26]
 8002218:	4313      	orrs	r3, r2
 800221a:	b2da      	uxtb	r2, r3
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	781a      	ldrb	r2, [r3, #0]
 8002224:	7e7b      	ldrb	r3, [r7, #25]
 8002226:	4053      	eors	r3, r2
 8002228:	b2da      	uxtb	r2, r3
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	701a      	strb	r2, [r3, #0]
	ptr++;
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	3301      	adds	r3, #1
 8002232:	61fb      	str	r3, [r7, #28]
	len--;
 8002234:	88fb      	ldrh	r3, [r7, #6]
 8002236:	3b01      	subs	r3, #1
 8002238:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 800223a:	88fb      	ldrh	r3, [r7, #6]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1e8      	bne.n	8002212 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8002240:	e038      	b.n	80022b4 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	781a      	ldrb	r2, [r3, #0]
 8002246:	7ebb      	ldrb	r3, [r7, #26]
 8002248:	4313      	orrs	r3, r2
 800224a:	b2da      	uxtb	r2, r3
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	781a      	ldrb	r2, [r3, #0]
 8002254:	7e7b      	ldrb	r3, [r7, #25]
 8002256:	4053      	eors	r3, r2
 8002258:	b2da      	uxtb	r2, r3
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 800225e:	7efb      	ldrb	r3, [r7, #27]
 8002260:	3301      	adds	r3, #1
 8002262:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8002264:	7efb      	ldrb	r3, [r7, #27]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	76fb      	strb	r3, [r7, #27]
      len--;
 800226c:	88fb      	ldrh	r3, [r7, #6]
 800226e:	3b01      	subs	r3, #1
 8002270:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8002272:	7efb      	ldrb	r3, [r7, #27]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d114      	bne.n	80022a2 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 800227c:	461a      	mov	r2, r3
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	4413      	add	r3, r2
 8002282:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800228a:	2b01      	cmp	r3, #1
 800228c:	d801      	bhi.n	8002292 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 800228e:	2301      	movs	r3, #1
 8002290:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002298:	2b01      	cmp	r3, #1
 800229a:	d008      	beq.n	80022ae <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 800229c:	2301      	movs	r3, #1
 800229e:	767b      	strb	r3, [r7, #25]
 80022a0:	e005      	b.n	80022ae <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 80022a2:	7ebb      	ldrb	r3, [r7, #26]
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 80022a8:	7e7b      	ldrb	r3, [r7, #25]
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 80022ae:	88fb      	ldrh	r3, [r7, #6]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1c6      	bne.n	8002242 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 80022b4:	bf00      	nop
 80022b6:	3724      	adds	r7, #36	@ 0x24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022de:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	4798      	blx	r3
}
 80022f6:	bf00      	nop
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b084      	sub	sp, #16
 8002302:	af00      	add	r7, sp, #0
 8002304:	60f8      	str	r0, [r7, #12]
 8002306:	60b9      	str	r1, [r7, #8]
 8002308:	603b      	str	r3, [r7, #0]
 800230a:	4613      	mov	r3, r2
 800230c:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2200      	movs	r2, #0
 8002312:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	68ba      	ldr	r2, [r7, #8]
 800231e:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	79fa      	ldrb	r2, [r7, #7]
 8002324:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2200      	movs	r2, #0
 8002344:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8002368:	68f8      	ldr	r0, [r7, #12]
 800236a:	f7ff ffa9 	bl	80022c0 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f7ff fd84 	bl	8001e7c <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2200      	movs	r2, #0
 8002378:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 800237c:	bf00      	nop
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002398:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800239a:	89fb      	ldrh	r3, [r7, #14]
 800239c:	00db      	lsls	r3, r3, #3
 800239e:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	89fa      	ldrh	r2, [r7, #14]
 80023a4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	7c1b      	ldrb	r3, [r3, #16]
 80023aa:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 80023ac:	89fb      	ldrh	r3, [r7, #14]
 80023ae:	00db      	lsls	r3, r3, #3
 80023b0:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	89fa      	ldrh	r2, [r7, #14]
 80023b6:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80023be:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80023c0:	89fb      	ldrh	r3, [r7, #14]
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	89fa      	ldrh	r2, [r7, #14]
 80023ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80023d2:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80023d4:	89fb      	ldrh	r3, [r7, #14]
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 80023dc:	4413      	add	r3, r2
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	7c52      	ldrb	r2, [r2, #17]
 80023e2:	4293      	cmp	r3, r2
 80023e4:	dd07      	ble.n	80023f6 <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	7c5b      	ldrb	r3, [r3, #17]
 80023ea:	461a      	mov	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80023f6:	89fb      	ldrh	r3, [r7, #14]
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8002418:	89fb      	ldrh	r3, [r7, #14]
 800241a:	4413      	add	r3, r2
 800241c:	b29a      	uxth	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	8a9a      	ldrh	r2, [r3, #20]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	8ada      	ldrh	r2, [r3, #22]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8002438:	bf00      	nop
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af02      	add	r7, sp, #8
 800244a:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	4603      	mov	r3, r0
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f7ff fe5e 	bl	800212a <u8g2_IsIntersection>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d104      	bne.n	800247e <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 800247c:	e03b      	b.n	80024f6 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2201      	movs	r2, #1
 8002482:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002492:	429a      	cmp	r2, r3
 8002494:	d205      	bcs.n	80024a2 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d905      	bls.n	80024be <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d205      	bcs.n	80024da <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d905      	bls.n	80024f6 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 80024f6:	bf00      	nop
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff ff3c 	bl	8002384 <u8g2_update_dimension_common>
}
 800250c:	bf00      	nop
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8002544:	429a      	cmp	r2, r3
 8002546:	d30a      	bcc.n	800255e <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	b29a      	uxth	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	f8b3 2046 	ldrh.w	r2, [r3, #70]	@ 0x46
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	b29a      	uxth	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff ff65 	bl	8002444 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 800257a:	bf00      	nop
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}

08002582 <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002582:	b580      	push	{r7, lr}
 8002584:	b088      	sub	sp, #32
 8002586:	af02      	add	r7, sp, #8
 8002588:	60f8      	str	r0, [r7, #12]
 800258a:	4608      	mov	r0, r1
 800258c:	4611      	mov	r1, r2
 800258e:	461a      	mov	r2, r3
 8002590:	4603      	mov	r3, r0
 8002592:	817b      	strh	r3, [r7, #10]
 8002594:	460b      	mov	r3, r1
 8002596:	813b      	strh	r3, [r7, #8]
 8002598:	4613      	mov	r3, r2
 800259a:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80025a2:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 80025a4:	8aba      	ldrh	r2, [r7, #20]
 80025a6:	893b      	ldrh	r3, [r7, #8]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80025b2:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 80025b4:	8afa      	ldrh	r2, [r7, #22]
 80025b6:	897b      	ldrh	r3, [r7, #10]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 80025bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d107      	bne.n	80025d4 <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 80025c4:	8abb      	ldrh	r3, [r7, #20]
 80025c6:	3b01      	subs	r3, #1
 80025c8:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 80025ca:	8afa      	ldrh	r2, [r7, #22]
 80025cc:	88fb      	ldrh	r3, [r7, #6]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	82fb      	strh	r3, [r7, #22]
 80025d2:	e00a      	b.n	80025ea <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 80025d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d106      	bne.n	80025ea <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 80025dc:	8afb      	ldrh	r3, [r7, #22]
 80025de:	3b01      	subs	r3, #1
 80025e0:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 80025e2:	8aba      	ldrh	r2, [r7, #20]
 80025e4:	88fb      	ldrh	r3, [r7, #6]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 80025ea:	88f8      	ldrh	r0, [r7, #6]
 80025ec:	8aba      	ldrh	r2, [r7, #20]
 80025ee:	8af9      	ldrh	r1, [r7, #22]
 80025f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	4603      	mov	r3, r0
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f7ff fcb7 	bl	8001f6c <u8g2_draw_hv_line_2dir>
}
 80025fe:	bf00      	nop
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8002622:	b480      	push	{r7}
 8002624:	b083      	sub	sp, #12
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
 800262a:	460b      	mov	r3, r1
 800262c:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800262e:	78fb      	ldrb	r3, [r7, #3]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d002      	beq.n	800263a <u8x8_ascii_next+0x18>
 8002634:	78fb      	ldrb	r3, [r7, #3]
 8002636:	2b0a      	cmp	r3, #10
 8002638:	d102      	bne.n	8002640 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 800263a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800263e:	e001      	b.n	8002644 <u8x8_ascii_next+0x22>
  return b;
 8002640:	78fb      	ldrb	r3, [r7, #3]
 8002642:	b29b      	uxth	r3, r3
}
 8002644:	4618      	mov	r0, r3
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8002650:	b590      	push	{r4, r7, lr}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	691c      	ldr	r4, [r3, #16]
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	2300      	movs	r3, #0
 8002664:	2120      	movs	r1, #32
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	47a0      	blx	r4
 800266a:	4603      	mov	r3, r0
}
 800266c:	4618      	mov	r0, r3
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	bd90      	pop	{r4, r7, pc}

08002674 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002674:	b590      	push	{r4, r7, lr}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	460b      	mov	r3, r1
 800267e:	607a      	str	r2, [r7, #4]
 8002680:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	691c      	ldr	r4, [r3, #16]
 8002686:	7afa      	ldrb	r2, [r7, #11]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2117      	movs	r1, #23
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	47a0      	blx	r4
 8002690:	4603      	mov	r3, r0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3714      	adds	r7, #20
 8002696:	46bd      	mov	sp, r7
 8002698:	bd90      	pop	{r4, r7, pc}

0800269a <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b082      	sub	sp, #8
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	460b      	mov	r3, r1
 80026a4:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 80026a6:	1cfb      	adds	r3, r7, #3
 80026a8:	461a      	mov	r2, r3
 80026aa:	2101      	movs	r1, #1
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f7ff ffe1 	bl	8002674 <u8x8_byte_SendBytes>
 80026b2:	4603      	mov	r3, r0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80026bc:	b590      	push	{r4, r7, lr}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	460b      	mov	r3, r1
 80026c6:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68dc      	ldr	r4, [r3, #12]
 80026cc:	78fa      	ldrb	r2, [r7, #3]
 80026ce:	2300      	movs	r3, #0
 80026d0:	2115      	movs	r1, #21
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	47a0      	blx	r4
 80026d6:	4603      	mov	r3, r0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd90      	pop	{r4, r7, pc}

080026e0 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 80026e0:	b590      	push	{r4, r7, lr}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	460b      	mov	r3, r1
 80026ea:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	68dc      	ldr	r4, [r3, #12]
 80026f0:	78fa      	ldrb	r2, [r7, #3]
 80026f2:	2300      	movs	r3, #0
 80026f4:	2116      	movs	r1, #22
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	47a0      	blx	r4
 80026fa:	4603      	mov	r3, r0
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	bd90      	pop	{r4, r7, pc}

08002704 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002704:	b590      	push	{r4, r7, lr}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	460b      	mov	r3, r1
 800270e:	607a      	str	r2, [r7, #4]
 8002710:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	68dc      	ldr	r4, [r3, #12]
 8002716:	7afa      	ldrb	r2, [r7, #11]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2117      	movs	r1, #23
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	47a0      	blx	r4
 8002720:	4603      	mov	r3, r0
}
 8002722:	4618      	mov	r0, r3
 8002724:	3714      	adds	r7, #20
 8002726:	46bd      	mov	sp, r7
 8002728:	bd90      	pop	{r4, r7, pc}

0800272a <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 800272a:	b590      	push	{r4, r7, lr}
 800272c:	b083      	sub	sp, #12
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68dc      	ldr	r4, [r3, #12]
 8002736:	2300      	movs	r3, #0
 8002738:	2200      	movs	r2, #0
 800273a:	2118      	movs	r1, #24
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	47a0      	blx	r4
 8002740:	4603      	mov	r3, r0
}
 8002742:	4618      	mov	r0, r3
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	bd90      	pop	{r4, r7, pc}

0800274a <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 800274a:	b590      	push	{r4, r7, lr}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	68dc      	ldr	r4, [r3, #12]
 8002756:	2300      	movs	r3, #0
 8002758:	2200      	movs	r2, #0
 800275a:	2119      	movs	r1, #25
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	47a0      	blx	r4
 8002760:	4603      	mov	r3, r0
}
 8002762:	4618      	mov	r0, r3
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	bd90      	pop	{r4, r7, pc}

0800276a <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800276a:	b590      	push	{r4, r7, lr}
 800276c:	b085      	sub	sp, #20
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
 8002772:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	73fb      	strb	r3, [r7, #15]
    data++;
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	3301      	adds	r3, #1
 800277e:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8002780:	7bfb      	ldrb	r3, [r7, #15]
 8002782:	2bfe      	cmp	r3, #254	@ 0xfe
 8002784:	d031      	beq.n	80027ea <u8x8_cad_SendSequence+0x80>
 8002786:	2bfe      	cmp	r3, #254	@ 0xfe
 8002788:	dc3d      	bgt.n	8002806 <u8x8_cad_SendSequence+0x9c>
 800278a:	2b19      	cmp	r3, #25
 800278c:	dc3b      	bgt.n	8002806 <u8x8_cad_SendSequence+0x9c>
 800278e:	2b18      	cmp	r3, #24
 8002790:	da23      	bge.n	80027da <u8x8_cad_SendSequence+0x70>
 8002792:	2b16      	cmp	r3, #22
 8002794:	dc02      	bgt.n	800279c <u8x8_cad_SendSequence+0x32>
 8002796:	2b15      	cmp	r3, #21
 8002798:	da03      	bge.n	80027a2 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800279a:	e034      	b.n	8002806 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 800279c:	2b17      	cmp	r3, #23
 800279e:	d00e      	beq.n	80027be <u8x8_cad_SendSequence+0x54>
	return;
 80027a0:	e031      	b.n	8002806 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68dc      	ldr	r4, [r3, #12]
 80027ac:	7bba      	ldrb	r2, [r7, #14]
 80027ae:	7bf9      	ldrb	r1, [r7, #15]
 80027b0:	2300      	movs	r3, #0
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	47a0      	blx	r4
	  data++;
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	3301      	adds	r3, #1
 80027ba:	603b      	str	r3, [r7, #0]
	  break;
 80027bc:	e022      	b.n	8002804 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80027c4:	f107 030e 	add.w	r3, r7, #14
 80027c8:	461a      	mov	r2, r3
 80027ca:	2101      	movs	r1, #1
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f7ff ff99 	bl	8002704 <u8x8_cad_SendData>
	  data++;
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	3301      	adds	r3, #1
 80027d6:	603b      	str	r3, [r7, #0]
	  break;
 80027d8:	e014      	b.n	8002804 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68dc      	ldr	r4, [r3, #12]
 80027de:	7bf9      	ldrb	r1, [r7, #15]
 80027e0:	2300      	movs	r3, #0
 80027e2:	2200      	movs	r2, #0
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	47a0      	blx	r4
	  break;
 80027e8:	e00c      	b.n	8002804 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80027f0:	7bbb      	ldrb	r3, [r7, #14]
 80027f2:	461a      	mov	r2, r3
 80027f4:	2129      	movs	r1, #41	@ 0x29
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 f9ee 	bl	8002bd8 <u8x8_gpio_call>
	  data++;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	3301      	adds	r3, #1
 8002800:	603b      	str	r3, [r7, #0]
	  break;
 8002802:	bf00      	nop
    cmd = *data;
 8002804:	e7b6      	b.n	8002774 <u8x8_cad_SendSequence+0xa>
	return;
 8002806:	bf00      	nop
    }
  }
}
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	bd90      	pop	{r4, r7, pc}
	...

08002810 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002810:	b590      	push	{r4, r7, lr}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	607b      	str	r3, [r7, #4]
 800281a:	460b      	mov	r3, r1
 800281c:	72fb      	strb	r3, [r7, #11]
 800281e:	4613      	mov	r3, r2
 8002820:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8002822:	7afb      	ldrb	r3, [r7, #11]
 8002824:	3b14      	subs	r3, #20
 8002826:	2b05      	cmp	r3, #5
 8002828:	d82f      	bhi.n	800288a <u8x8_cad_001+0x7a>
 800282a:	a201      	add	r2, pc, #4	@ (adr r2, 8002830 <u8x8_cad_001+0x20>)
 800282c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002830:	08002879 	.word	0x08002879
 8002834:	08002849 	.word	0x08002849
 8002838:	0800285d 	.word	0x0800285d
 800283c:	08002871 	.word	0x08002871
 8002840:	08002879 	.word	0x08002879
 8002844:	08002879 	.word	0x08002879
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8002848:	2100      	movs	r1, #0
 800284a:	68f8      	ldr	r0, [r7, #12]
 800284c:	f7ff ff00 	bl	8002650 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8002850:	7abb      	ldrb	r3, [r7, #10]
 8002852:	4619      	mov	r1, r3
 8002854:	68f8      	ldr	r0, [r7, #12]
 8002856:	f7ff ff20 	bl	800269a <u8x8_byte_SendByte>
      break;
 800285a:	e018      	b.n	800288e <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 800285c:	2100      	movs	r1, #0
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f7ff fef6 	bl	8002650 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8002864:	7abb      	ldrb	r3, [r7, #10]
 8002866:	4619      	mov	r1, r3
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	f7ff ff16 	bl	800269a <u8x8_byte_SendByte>
      break;
 800286e:	e00e      	b.n	800288e <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8002870:	2101      	movs	r1, #1
 8002872:	68f8      	ldr	r0, [r7, #12]
 8002874:	f7ff feec 	bl	8002650 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	691c      	ldr	r4, [r3, #16]
 800287c:	7aba      	ldrb	r2, [r7, #10]
 800287e:	7af9      	ldrb	r1, [r7, #11]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68f8      	ldr	r0, [r7, #12]
 8002884:	47a0      	blx	r4
 8002886:	4603      	mov	r3, r0
 8002888:	e002      	b.n	8002890 <u8x8_cad_001+0x80>
    default:
      return 0;
 800288a:	2300      	movs	r3, #0
 800288c:	e000      	b.n	8002890 <u8x8_cad_001+0x80>
  }
  return 1;
 800288e:	2301      	movs	r3, #1
}
 8002890:	4618      	mov	r0, r3
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	bd90      	pop	{r4, r7, pc}

08002898 <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	607b      	str	r3, [r7, #4]
 80028a2:	460b      	mov	r3, r1
 80028a4:	72fb      	strb	r3, [r7, #11]
 80028a6:	4613      	mov	r3, r2
 80028a8:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 80028aa:	7afb      	ldrb	r3, [r7, #11]
 80028ac:	2b0f      	cmp	r3, #15
 80028ae:	d006      	beq.n	80028be <u8x8_d_st7565_common+0x26>
 80028b0:	2b0f      	cmp	r3, #15
 80028b2:	dc71      	bgt.n	8002998 <u8x8_d_st7565_common+0x100>
 80028b4:	2b0b      	cmp	r3, #11
 80028b6:	d050      	beq.n	800295a <u8x8_d_st7565_common+0xc2>
 80028b8:	2b0e      	cmp	r3, #14
 80028ba:	d05b      	beq.n	8002974 <u8x8_d_st7565_common+0xdc>
 80028bc:	e06c      	b.n	8002998 <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f7ff ff33 	bl	800272a <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	795b      	ldrb	r3, [r3, #5]
 80028c8:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 80028ca:	7dbb      	ldrb	r3, [r7, #22]
 80028cc:	00db      	lsls	r3, r3, #3
 80028ce:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80028d6:	7dbb      	ldrb	r3, [r7, #22]
 80028d8:	4413      	add	r3, r2
 80028da:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 80028dc:	7dbb      	ldrb	r3, [r7, #22]
 80028de:	091b      	lsrs	r3, r3, #4
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	f043 0310 	orr.w	r3, r3, #16
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	4619      	mov	r1, r3
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f7ff fee6 	bl	80026bc <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 80028f0:	7dbb      	ldrb	r3, [r7, #22]
 80028f2:	f003 030f 	and.w	r3, r3, #15
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	4619      	mov	r1, r3
 80028fa:	68f8      	ldr	r0, [r7, #12]
 80028fc:	f7ff fede 	bl	80026bc <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	799b      	ldrb	r3, [r3, #6]
 8002904:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8002908:	b2db      	uxtb	r3, r3
 800290a:	4619      	mov	r1, r3
 800290c:	68f8      	ldr	r0, [r7, #12]
 800290e:	f7ff fed5 	bl	80026bc <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	791b      	ldrb	r3, [r3, #4]
 8002916:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 8002918:	7dfb      	ldrb	r3, [r7, #23]
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 8002924:	7dfa      	ldrb	r2, [r7, #23]
 8002926:	7dbb      	ldrb	r3, [r7, #22]
 8002928:	4413      	add	r3, r2
 800292a:	2b84      	cmp	r3, #132	@ 0x84
 800292c:	d905      	bls.n	800293a <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 800292e:	2384      	movs	r3, #132	@ 0x84
 8002930:	75fb      	strb	r3, [r7, #23]
	c -= x;
 8002932:	7dfa      	ldrb	r2, [r7, #23]
 8002934:	7dbb      	ldrb	r3, [r7, #22]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 800293a:	7dfb      	ldrb	r3, [r7, #23]
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4619      	mov	r1, r3
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f7ff fedf 	bl	8002704 <u8x8_cad_SendData>
	arg_int--;
 8002946:	7abb      	ldrb	r3, [r7, #10]
 8002948:	3b01      	subs	r3, #1
 800294a:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 800294c:	7abb      	ldrb	r3, [r7, #10]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1f3      	bne.n	800293a <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f7ff fef9 	bl	800274a <u8x8_cad_EndTransfer>
      break;
 8002958:	e020      	b.n	800299c <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 800295a:	7abb      	ldrb	r3, [r7, #10]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d104      	bne.n	800296a <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 8002960:	4911      	ldr	r1, [pc, #68]	@ (80029a8 <u8x8_d_st7565_common+0x110>)
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f7ff ff01 	bl	800276a <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 8002968:	e018      	b.n	800299c <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 800296a:	4910      	ldr	r1, [pc, #64]	@ (80029ac <u8x8_d_st7565_common+0x114>)
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f7ff fefc 	bl	800276a <u8x8_cad_SendSequence>
      break;
 8002972:	e013      	b.n	800299c <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f7ff fed8 	bl	800272a <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 800297a:	2181      	movs	r1, #129	@ 0x81
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f7ff fe9d 	bl	80026bc <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 8002982:	7abb      	ldrb	r3, [r7, #10]
 8002984:	089b      	lsrs	r3, r3, #2
 8002986:	b2db      	uxtb	r3, r3
 8002988:	4619      	mov	r1, r3
 800298a:	68f8      	ldr	r0, [r7, #12]
 800298c:	f7ff fea8 	bl	80026e0 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8002990:	68f8      	ldr	r0, [r7, #12]
 8002992:	f7ff feda 	bl	800274a <u8x8_cad_EndTransfer>
      break;
 8002996:	e001      	b.n	800299c <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 8002998:	2300      	movs	r3, #0
 800299a:	e000      	b.n	800299e <u8x8_d_st7565_common+0x106>
  }
  return 1;
 800299c:	2301      	movs	r3, #1
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3718      	adds	r7, #24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	0800b40c 	.word	0x0800b40c
 80029ac:	0800b414 	.word	0x0800b414

080029b0 <u8x8_d_st7565_64128n>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_64128n(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	607b      	str	r3, [r7, #4]
 80029ba:	460b      	mov	r3, r1
 80029bc:	72fb      	strb	r3, [r7, #11]
 80029be:	4613      	mov	r3, r2
 80029c0:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 80029c2:	7aba      	ldrb	r2, [r7, #10]
 80029c4:	7af9      	ldrb	r1, [r7, #11]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f7ff ff65 	bl	8002898 <u8x8_d_st7565_common>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d131      	bne.n	8002a38 <u8x8_d_st7565_64128n+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 80029d4:	7afb      	ldrb	r3, [r7, #11]
 80029d6:	2b0d      	cmp	r3, #13
 80029d8:	d013      	beq.n	8002a02 <u8x8_d_st7565_64128n+0x52>
 80029da:	2b0d      	cmp	r3, #13
 80029dc:	dc2a      	bgt.n	8002a34 <u8x8_d_st7565_64128n+0x84>
 80029de:	2b09      	cmp	r3, #9
 80029e0:	d002      	beq.n	80029e8 <u8x8_d_st7565_64128n+0x38>
 80029e2:	2b0a      	cmp	r3, #10
 80029e4:	d005      	beq.n	80029f2 <u8x8_d_st7565_64128n+0x42>
 80029e6:	e025      	b.n	8002a34 <u8x8_d_st7565_64128n+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_64128n_display_info);
 80029e8:	4916      	ldr	r1, [pc, #88]	@ (8002a44 <u8x8_d_st7565_64128n+0x94>)
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f000 f832 	bl	8002a54 <u8x8_d_helper_display_setup_memory>
	break;
 80029f0:	e022      	b.n	8002a38 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 f842 	bl	8002a7c <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_64128n_init_seq);
 80029f8:	4913      	ldr	r1, [pc, #76]	@ (8002a48 <u8x8_d_st7565_64128n+0x98>)
 80029fa:	68f8      	ldr	r0, [r7, #12]
 80029fc:	f7ff feb5 	bl	800276a <u8x8_cad_SendSequence>
	break;
 8002a00:	e01a      	b.n	8002a38 <u8x8_d_st7565_64128n+0x88>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 8002a02:	7abb      	ldrb	r3, [r7, #10]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d10a      	bne.n	8002a1e <u8x8_d_st7565_64128n+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 8002a08:	4910      	ldr	r1, [pc, #64]	@ (8002a4c <u8x8_d_st7565_64128n+0x9c>)
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f7ff fead 	bl	800276a <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	7c9a      	ldrb	r2, [r3, #18]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 8002a1c:	e00c      	b.n	8002a38 <u8x8_d_st7565_64128n+0x88>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 8002a1e:	490c      	ldr	r1, [pc, #48]	@ (8002a50 <u8x8_d_st7565_64128n+0xa0>)
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f7ff fea2 	bl	800276a <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	7cda      	ldrb	r2, [r3, #19]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	break;
 8002a32:	e001      	b.n	8002a38 <u8x8_d_st7565_64128n+0x88>
      default:
	return 0;		/* msg unknown */
 8002a34:	2300      	movs	r3, #0
 8002a36:	e000      	b.n	8002a3a <u8x8_d_st7565_64128n+0x8a>
    }
  }
  return 1;
 8002a38:	2301      	movs	r3, #1
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	0800b44c 	.word	0x0800b44c
 8002a48:	0800b42c 	.word	0x0800b42c
 8002a4c:	0800b41c 	.word	0x0800b41c
 8002a50:	0800b424 	.word	0x0800b424

08002a54 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	7c9a      	ldrb	r2, [r3, #18]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8002a7c:	b590      	push	{r4, r7, lr}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	695c      	ldr	r4, [r3, #20]
 8002a88:	2300      	movs	r3, #0
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2128      	movs	r1, #40	@ 0x28
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68dc      	ldr	r4, [r3, #12]
 8002a96:	2300      	movs	r3, #0
 8002a98:	2200      	movs	r2, #0
 8002a9a:	2114      	movs	r1, #20
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	214b      	movs	r1, #75	@ 0x4b
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 f897 	bl	8002bd8 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	791b      	ldrb	r3, [r3, #4]
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	2129      	movs	r1, #41	@ 0x29
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f000 f88f 	bl	8002bd8 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8002aba:	2200      	movs	r2, #0
 8002abc:	214b      	movs	r1, #75	@ 0x4b
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 f88a 	bl	8002bd8 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	791b      	ldrb	r3, [r3, #4]
 8002aca:	461a      	mov	r2, r3
 8002acc:	2129      	movs	r1, #41	@ 0x29
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 f882 	bl	8002bd8 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	214b      	movs	r1, #75	@ 0x4b
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 f87d 	bl	8002bd8 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	795b      	ldrb	r3, [r3, #5]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	2129      	movs	r1, #41	@ 0x29
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 f875 	bl	8002bd8 <u8x8_gpio_call>
}    
 8002aee:	bf00      	nop
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd90      	pop	{r4, r7, pc}

08002af6 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8002af6:	b590      	push	{r4, r7, lr}
 8002af8:	b085      	sub	sp, #20
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
 8002afe:	4608      	mov	r0, r1
 8002b00:	4611      	mov	r1, r2
 8002b02:	461a      	mov	r2, r3
 8002b04:	4603      	mov	r3, r0
 8002b06:	70fb      	strb	r3, [r7, #3]
 8002b08:	460b      	mov	r3, r1
 8002b0a:	70bb      	strb	r3, [r7, #2]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8002b10:	78fb      	ldrb	r3, [r7, #3]
 8002b12:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8002b14:	78bb      	ldrb	r3, [r7, #2]
 8002b16:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8002b18:	787b      	ldrb	r3, [r7, #1]
 8002b1a:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8002b1c:	6a3b      	ldr	r3, [r7, #32]
 8002b1e:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689c      	ldr	r4, [r3, #8]
 8002b24:	f107 0308 	add.w	r3, r7, #8
 8002b28:	2201      	movs	r2, #1
 8002b2a:	210f      	movs	r1, #15
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	47a0      	blx	r4
 8002b30:	4603      	mov	r3, r0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3714      	adds	r7, #20
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd90      	pop	{r4, r7, pc}

08002b3a <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8002b3a:	b590      	push	{r4, r7, lr}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689c      	ldr	r4, [r3, #8]
 8002b46:	2300      	movs	r3, #0
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2109      	movs	r1, #9
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	47a0      	blx	r4
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd90      	pop	{r4, r7, pc}

08002b58 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8002b58:	b590      	push	{r4, r7, lr}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689c      	ldr	r4, [r3, #8]
 8002b64:	2300      	movs	r3, #0
 8002b66:	2200      	movs	r2, #0
 8002b68:	210a      	movs	r1, #10
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd90      	pop	{r4, r7, pc}

08002b76 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8002b76:	b590      	push	{r4, r7, lr}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
 8002b7e:	460b      	mov	r3, r1
 8002b80:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	689c      	ldr	r4, [r3, #8]
 8002b86:	78fa      	ldrb	r2, [r7, #3]
 8002b88:	2300      	movs	r3, #0
 8002b8a:	210b      	movs	r1, #11
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	47a0      	blx	r4
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd90      	pop	{r4, r7, pc}

08002b98 <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 8002b98:	b590      	push	{r4, r7, lr}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689c      	ldr	r4, [r3, #8]
 8002ba8:	78fa      	ldrb	r2, [r7, #3]
 8002baa:	2300      	movs	r3, #0
 8002bac:	210e      	movs	r1, #14
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	47a0      	blx	r4
}
 8002bb2:	bf00      	nop
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd90      	pop	{r4, r7, pc}

08002bba <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8002bba:	b590      	push	{r4, r7, lr}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689c      	ldr	r4, [r3, #8]
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	2200      	movs	r2, #0
 8002bca:	2110      	movs	r1, #16
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	47a0      	blx	r4
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd90      	pop	{r4, r7, pc}

08002bd8 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8002bd8:	b590      	push	{r4, r7, lr}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	460b      	mov	r3, r1
 8002be2:	70fb      	strb	r3, [r7, #3]
 8002be4:	4613      	mov	r3, r2
 8002be6:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	695c      	ldr	r4, [r3, #20]
 8002bec:	78ba      	ldrb	r2, [r7, #2]
 8002bee:	78f9      	ldrb	r1, [r7, #3]
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	47a0      	blx	r4
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd90      	pop	{r4, r7, pc}

08002bfe <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b085      	sub	sp, #20
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	607b      	str	r3, [r7, #4]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	72fb      	strb	r3, [r7, #11]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
	...

08002c20 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a11      	ldr	r2, [pc, #68]	@ (8002c78 <u8x8_SetupDefaults+0x58>)
 8002c32:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a10      	ldr	r2, [pc, #64]	@ (8002c78 <u8x8_SetupDefaults+0x58>)
 8002c38:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a0e      	ldr	r2, [pc, #56]	@ (8002c78 <u8x8_SetupDefaults+0x58>)
 8002c3e:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a0d      	ldr	r2, [pc, #52]	@ (8002c78 <u8x8_SetupDefaults+0x58>)
 8002c44:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	22ff      	movs	r2, #255	@ 0xff
 8002c60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	22ff      	movs	r2, #255	@ 0xff
 8002c68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	08002bff 	.word	0x08002bff

08002c7c <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
 8002c88:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8002c8a:	68f8      	ldr	r0, [r7, #12]
 8002c8c:	f7ff ffc8 	bl	8002c20 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	683a      	ldr	r2, [r7, #0]
 8002ca0:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8002ca8:	68f8      	ldr	r0, [r7, #12]
 8002caa:	f7ff ff46 	bl	8002b3a <u8x8_SetupMemory>
}
 8002cae:	bf00      	nop
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <INA229_writeReg>:
/*
 *  ======== INA229_writeReg ========
 * Write register
 */
void INA229_writeReg(INA229_Handle sensor, uint8_t regAddr, uint16_t value)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af02      	add	r7, sp, #8
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	70fb      	strb	r3, [r7, #3]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	803b      	strh	r3, [r7, #0]
    uint8_t txBuf[3] = {0}; //All writable registers are 2 bytes
 8002cc8:	4b17      	ldr	r3, [pc, #92]	@ (8002d28 <INA229_writeReg+0x70>)
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	81bb      	strh	r3, [r7, #12]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	73bb      	strb	r3, [r7, #14]
    uint8_t rxBuf[3] = {0};
 8002cd2:	4b15      	ldr	r3, [pc, #84]	@ (8002d28 <INA229_writeReg+0x70>)
 8002cd4:	881b      	ldrh	r3, [r3, #0]
 8002cd6:	813b      	strh	r3, [r7, #8]
 8002cd8:	2300      	movs	r3, #0
 8002cda:	72bb      	strb	r3, [r7, #10]

    txBuf[0] = regAddr << 2; //Address + write bit (ending in 0)
 8002cdc:	78fb      	ldrb	r3, [r7, #3]
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	733b      	strb	r3, [r7, #12]
    txBuf[1] = MSB(value);
 8002ce4:	883b      	ldrh	r3, [r7, #0]
 8002ce6:	0a1b      	lsrs	r3, r3, #8
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	737b      	strb	r3, [r7, #13]
    txBuf[2] = LSB(value);
 8002cee:	883b      	ldrh	r3, [r7, #0]
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	73bb      	strb	r3, [r7, #14]
    mcu_spiTransfer(sensor->busId, sensor->devCS, 3, txBuf, rxBuf);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	7f18      	ldrb	r0, [r3, #28]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	7f59      	ldrb	r1, [r3, #29]
 8002cfc:	f107 020c 	add.w	r2, r7, #12
 8002d00:	f107 0308 	add.w	r3, r7, #8
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	4613      	mov	r3, r2
 8002d08:	2203      	movs	r2, #3
 8002d0a:	f003 fe89 	bl	8006a20 <mcu_spiTransfer>

    //check for change in ADCRANGE 
    if(regAddr == INA229_config_register)
 8002d0e:	78fb      	ldrb	r3, [r7, #3]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d105      	bne.n	8002d20 <INA229_writeReg+0x68>
    {
        sensor->adcrange = value & INA229_config_register_adcrange_4096mV;
 8002d14:	883b      	ldrh	r3, [r7, #0]
 8002d16:	f003 0310 	and.w	r3, r3, #16
 8002d1a:	b29a      	uxth	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	82da      	strh	r2, [r3, #22]
    }
}
 8002d20:	bf00      	nop
 8002d22:	3710      	adds	r7, #16
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	0800a74c 	.word	0x0800a74c

08002d2c <INA229_config>:
/*
 *  ======== INA229_config ========
 * Configure device with current settings.
 */
void INA229_config(INA229_Handle sensor)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
    //Initialize the bus containing this sensor
    mcu_spiInit(sensor->busId);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	7f1b      	ldrb	r3, [r3, #28]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f003 fe65 	bl	8006a08 <mcu_spiInit>

    //Write sensor Configuration Registers
    INA229_writeReg(sensor, INA229_config_register, sensor->configRegister);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	881b      	ldrh	r3, [r3, #0]
 8002d42:	461a      	mov	r2, r3
 8002d44:	2100      	movs	r1, #0
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f7ff ffb6 	bl	8002cb8 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_adc_config_register, sensor->adcConfigRegister);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	885b      	ldrh	r3, [r3, #2]
 8002d50:	461a      	mov	r2, r3
 8002d52:	2101      	movs	r1, #1
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f7ff ffaf 	bl	8002cb8 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_cal_register, sensor->shuntCalRegister);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	889b      	ldrh	r3, [r3, #4]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	2102      	movs	r1, #2
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f7ff ffa8 	bl	8002cb8 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_shunt_tempco_register, sensor->shuntTempcoRegister);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	88db      	ldrh	r3, [r3, #6]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	2103      	movs	r1, #3
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f7ff ffa1 	bl	8002cb8 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_diag_alrt_register, sensor->diagAlrtRegister);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	891b      	ldrh	r3, [r3, #8]
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	210b      	movs	r1, #11
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7ff ff9a 	bl	8002cb8 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_sovl_register, sensor->sovlRegister);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	895b      	ldrh	r3, [r3, #10]
 8002d88:	461a      	mov	r2, r3
 8002d8a:	210c      	movs	r1, #12
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f7ff ff93 	bl	8002cb8 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_suvl_register, sensor->suvlRegister);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	899b      	ldrh	r3, [r3, #12]
 8002d96:	461a      	mov	r2, r3
 8002d98:	210d      	movs	r1, #13
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f7ff ff8c 	bl	8002cb8 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_bovl_register, sensor->bovlRegister);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	89db      	ldrh	r3, [r3, #14]
 8002da4:	461a      	mov	r2, r3
 8002da6:	210e      	movs	r1, #14
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7ff ff85 	bl	8002cb8 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_buvl_register, sensor->buvlRegister);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	8a1b      	ldrh	r3, [r3, #16]
 8002db2:	461a      	mov	r2, r3
 8002db4:	210f      	movs	r1, #15
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f7ff ff7e 	bl	8002cb8 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_temp_limit_register, sensor->tempLimitRegister);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	8a5b      	ldrh	r3, [r3, #18]
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	2110      	movs	r1, #16
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff ff77 	bl	8002cb8 <INA229_writeReg>
    INA229_writeReg(sensor, INA229_pwr_limit_register, sensor->pwrLimitRegister);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	8a9b      	ldrh	r3, [r3, #20]
 8002dce:	461a      	mov	r2, r3
 8002dd0:	2111      	movs	r1, #17
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f7ff ff70 	bl	8002cb8 <INA229_writeReg>

}
 8002dd8:	bf00      	nop
 8002dda:	3708      	adds	r7, #8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <INA229_readReg>:
/*
 *  ======== INA229_readReg ========
 *  Read register
 */
uint64_t INA229_readReg(INA229_Handle sensor, uint8_t regAddr)
{
 8002de0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002de4:	b08b      	sub	sp, #44	@ 0x2c
 8002de6:	af02      	add	r7, sp, #8
 8002de8:	6078      	str	r0, [r7, #4]
 8002dea:	460b      	mov	r3, r1
 8002dec:	70fb      	strb	r3, [r7, #3]
    uint64_t value;
    int i;
    
    uint8_t txBuf[1] = {0};
 8002dee:	2300      	movs	r3, #0
 8002df0:	743b      	strb	r3, [r7, #16]
    uint8_t rxBuf[6] = {0}; //max buffer size
 8002df2:	2300      	movs	r3, #0
 8002df4:	60bb      	str	r3, [r7, #8]
 8002df6:	2300      	movs	r3, #0
 8002df8:	81bb      	strh	r3, [r7, #12]

    txBuf[0] = (regAddr << 2 ) | 0x01; //Address + read bit (ending in 1)
 8002dfa:	78fb      	ldrb	r3, [r7, #3]
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	b25b      	sxtb	r3, r3
 8002e00:	f043 0301 	orr.w	r3, r3, #1
 8002e04:	b25b      	sxtb	r3, r3
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	743b      	strb	r3, [r7, #16]

    //Read register
    mcu_spiTransfer(sensor->busId, sensor->devCS, INA229_regSize[regAddr]+1, txBuf, rxBuf);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	7f18      	ldrb	r0, [r3, #28]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	7f59      	ldrb	r1, [r3, #29]
 8002e12:	78fb      	ldrb	r3, [r7, #3]
 8002e14:	4a1f      	ldr	r2, [pc, #124]	@ (8002e94 <INA229_readReg+0xb4>)
 8002e16:	5cd3      	ldrb	r3, [r2, r3]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	b2da      	uxtb	r2, r3
 8002e1c:	f107 0610 	add.w	r6, r7, #16
 8002e20:	f107 0308 	add.w	r3, r7, #8
 8002e24:	9300      	str	r3, [sp, #0]
 8002e26:	4633      	mov	r3, r6
 8002e28:	f003 fdfa 	bl	8006a20 <mcu_spiTransfer>

    //Combine bytes
    value = 0; // initialize to 0, toss rxBuf[0];
 8002e2c:	f04f 0200 	mov.w	r2, #0
 8002e30:	f04f 0300 	mov.w	r3, #0
 8002e34:	e9c7 2306 	strd	r2, r3, [r7, #24]

    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 8002e38:	2301      	movs	r3, #1
 8002e3a:	617b      	str	r3, [r7, #20]
 8002e3c:	e01b      	b.n	8002e76 <INA229_readReg+0x96>
    {
        value = (value << 8) | rxBuf[i];
 8002e3e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002e42:	f04f 0200 	mov.w	r2, #0
 8002e46:	f04f 0300 	mov.w	r3, #0
 8002e4a:	020b      	lsls	r3, r1, #8
 8002e4c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002e50:	0202      	lsls	r2, r0, #8
 8002e52:	f107 0008 	add.w	r0, r7, #8
 8002e56:	6979      	ldr	r1, [r7, #20]
 8002e58:	4401      	add	r1, r0
 8002e5a:	7809      	ldrb	r1, [r1, #0]
 8002e5c:	b2c9      	uxtb	r1, r1
 8002e5e:	2000      	movs	r0, #0
 8002e60:	460c      	mov	r4, r1
 8002e62:	4605      	mov	r5, r0
 8002e64:	ea42 0804 	orr.w	r8, r2, r4
 8002e68:	ea43 0905 	orr.w	r9, r3, r5
 8002e6c:	e9c7 8906 	strd	r8, r9, [r7, #24]
    for(i = 1; i < INA229_regSize[regAddr]+1; i++)
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	3301      	adds	r3, #1
 8002e74:	617b      	str	r3, [r7, #20]
 8002e76:	78fb      	ldrb	r3, [r7, #3]
 8002e78:	4a06      	ldr	r2, [pc, #24]	@ (8002e94 <INA229_readReg+0xb4>)
 8002e7a:	5cd3      	ldrb	r3, [r2, r3]
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	4293      	cmp	r3, r2
 8002e82:	dddc      	ble.n	8002e3e <INA229_readReg+0x5e>
    }

    return value;
 8002e84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8002e88:	4610      	mov	r0, r2
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	3724      	adds	r7, #36	@ 0x24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e94:	0800b464 	.word	0x0800b464

08002e98 <INA229_getVBUS_V>:
/*
 *  ======== INA229_getVBUS_V ========
 *  Get VBUS value (V)
 */
float INA229_getVBUS_V(INA229_Handle sensor)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_vbus_register);
 8002ea0:	2105      	movs	r1, #5
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7ff ff9c 	bl	8002de0 <INA229_readReg>
 8002ea8:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Remove reserved bits
    value = value >> 4;
 8002eac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	f04f 0300 	mov.w	r3, #0
 8002eb8:	0902      	lsrs	r2, r0, #4
 8002eba:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8002ebe:	090b      	lsrs	r3, r1, #4
 8002ec0:	e9c7 2302 	strd	r2, r3, [r7, #8]

    //Convert for 2's compliment and signed value (though always positive)
    if(value > 0x7FFFF)
 8002ec4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ec8:	f5b2 2f00 	cmp.w	r2, #524288	@ 0x80000
 8002ecc:	f173 0300 	sbcs.w	r3, r3, #0
 8002ed0:	d30c      	bcc.n	8002eec <INA229_getVBUS_V+0x54>
    {
        data = (float)value - 0x100000; //left for redundancy and error checking, should never get used
 8002ed2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ed6:	f7fd fec1 	bl	8000c5c <__aeabi_ul2f>
 8002eda:	ee07 0a10 	vmov	s14, r0
 8002ede:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8002f50 <INA229_getVBUS_V+0xb8>
 8002ee2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ee6:	edc7 7a05 	vstr	s15, [r7, #20]
 8002eea:	e005      	b.n	8002ef8 <INA229_getVBUS_V+0x60>
    }
    else
    {
        data = (float)value;
 8002eec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ef0:	f7fd feb4 	bl	8000c5c <__aeabi_ul2f>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	617b      	str	r3, [r7, #20]
    }

    //Convert to V
    data = (data * 195.3125) / 1000000;
 8002ef8:	6978      	ldr	r0, [r7, #20]
 8002efa:	f7fd fb2d 	bl	8000558 <__aeabi_f2d>
 8002efe:	a310      	add	r3, pc, #64	@ (adr r3, 8002f40 <INA229_getVBUS_V+0xa8>)
 8002f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f04:	f7fd fb80 	bl	8000608 <__aeabi_dmul>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	4610      	mov	r0, r2
 8002f0e:	4619      	mov	r1, r3
 8002f10:	a30d      	add	r3, pc, #52	@ (adr r3, 8002f48 <INA229_getVBUS_V+0xb0>)
 8002f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f16:	f7fd fca1 	bl	800085c <__aeabi_ddiv>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	4610      	mov	r0, r2
 8002f20:	4619      	mov	r1, r3
 8002f22:	f7fd fd83 	bl	8000a2c <__aeabi_d2f>
 8002f26:	4603      	mov	r3, r0
 8002f28:	617b      	str	r3, [r7, #20]

    return data;
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	ee07 3a90 	vmov	s15, r3
}
 8002f30:	eeb0 0a67 	vmov.f32	s0, s15
 8002f34:	3718      	adds	r7, #24
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	f3af 8000 	nop.w
 8002f40:	00000000 	.word	0x00000000
 8002f44:	40686a00 	.word	0x40686a00
 8002f48:	00000000 	.word	0x00000000
 8002f4c:	412e8480 	.word	0x412e8480
 8002f50:	49800000 	.word	0x49800000

08002f54 <INA229_getDIETEMP_C>:
/*
 *  ======== INA229_getDIETEMP_C ========
 *  Get DIETMEP value (C)
 */
float INA229_getDIETEMP_C(INA229_Handle sensor)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
    uint64_t value = INA229_readReg(sensor, INA229_dietemp_register);
 8002f5c:	2106      	movs	r1, #6
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f7ff ff3e 	bl	8002de0 <INA229_readReg>
 8002f64:	e9c7 0102 	strd	r0, r1, [r7, #8]
    float data;

    //Convert for 2's compliment and signed value
    if(value > 0x7FFF)
 8002f68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f6c:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8002f70:	f173 0300 	sbcs.w	r3, r3, #0
 8002f74:	d30c      	bcc.n	8002f90 <INA229_getDIETEMP_C+0x3c>
    {
        data = (float)value - 0x10000; 
 8002f76:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f7a:	f7fd fe6f 	bl	8000c5c <__aeabi_ul2f>
 8002f7e:	ee07 0a10 	vmov	s14, r0
 8002f82:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8002fe0 <INA229_getDIETEMP_C+0x8c>
 8002f86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f8a:	edc7 7a05 	vstr	s15, [r7, #20]
 8002f8e:	e005      	b.n	8002f9c <INA229_getDIETEMP_C+0x48>
    }
    else
    {
        data = (float)value;
 8002f90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f94:	f7fd fe62 	bl	8000c5c <__aeabi_ul2f>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	617b      	str	r3, [r7, #20]
    }

    //Convert to C
    data = (data * 7.8125) / 1000;
 8002f9c:	6978      	ldr	r0, [r7, #20]
 8002f9e:	f7fd fadb 	bl	8000558 <__aeabi_f2d>
 8002fa2:	f04f 0200 	mov.w	r2, #0
 8002fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe4 <INA229_getDIETEMP_C+0x90>)
 8002fa8:	f7fd fb2e 	bl	8000608 <__aeabi_dmul>
 8002fac:	4602      	mov	r2, r0
 8002fae:	460b      	mov	r3, r1
 8002fb0:	4610      	mov	r0, r2
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe8 <INA229_getDIETEMP_C+0x94>)
 8002fba:	f7fd fc4f 	bl	800085c <__aeabi_ddiv>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	f7fd fd31 	bl	8000a2c <__aeabi_d2f>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	617b      	str	r3, [r7, #20]

    return data;
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	ee07 3a90 	vmov	s15, r3
}
 8002fd4:	eeb0 0a67 	vmov.f32	s0, s15
 8002fd8:	3718      	adds	r7, #24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	47800000 	.word	0x47800000
 8002fe4:	401f4000 	.word	0x401f4000
 8002fe8:	408f4000 	.word	0x408f4000

08002fec <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic  //A two dimensional array where data will be written
        )
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	6039      	str	r1, [r7, #0]
 8002ff6:	71fb      	strb	r3, [r7, #7]
    uint8_t cic;
    for (cic = 0; cic < total_ic; cic++)
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	73fb      	strb	r3, [r7, #15]
 8002ffc:	e044      	b.n	8003088 <LTC6811_init_reg_limits+0x9c>
    {
        ic[cic].ic_reg.cell_channels = 12;
 8002ffe:	7bfa      	ldrb	r2, [r7, #15]
 8003000:	4613      	mov	r3, r2
 8003002:	019b      	lsls	r3, r3, #6
 8003004:	4413      	add	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	461a      	mov	r2, r3
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	4413      	add	r3, r2
 800300e:	220c      	movs	r2, #12
 8003010:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        ic[cic].ic_reg.stat_channels = 4;
 8003014:	7bfa      	ldrb	r2, [r7, #15]
 8003016:	4613      	mov	r3, r2
 8003018:	019b      	lsls	r3, r3, #6
 800301a:	4413      	add	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	461a      	mov	r2, r3
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	4413      	add	r3, r2
 8003024:	2204      	movs	r2, #4
 8003026:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
        ic[cic].ic_reg.aux_channels = 6;
 800302a:	7bfa      	ldrb	r2, [r7, #15]
 800302c:	4613      	mov	r3, r2
 800302e:	019b      	lsls	r3, r3, #6
 8003030:	4413      	add	r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	461a      	mov	r2, r3
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	4413      	add	r3, r2
 800303a:	2206      	movs	r2, #6
 800303c:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
        ic[cic].ic_reg.num_cv_reg = 4;
 8003040:	7bfa      	ldrb	r2, [r7, #15]
 8003042:	4613      	mov	r3, r2
 8003044:	019b      	lsls	r3, r3, #6
 8003046:	4413      	add	r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	461a      	mov	r2, r3
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	4413      	add	r3, r2
 8003050:	2204      	movs	r2, #4
 8003052:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
        ic[cic].ic_reg.num_gpio_reg = 2;
 8003056:	7bfa      	ldrb	r2, [r7, #15]
 8003058:	4613      	mov	r3, r2
 800305a:	019b      	lsls	r3, r3, #6
 800305c:	4413      	add	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	461a      	mov	r2, r3
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	4413      	add	r3, r2
 8003066:	2202      	movs	r2, #2
 8003068:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        ic[cic].ic_reg.num_stat_reg = 3;
 800306c:	7bfa      	ldrb	r2, [r7, #15]
 800306e:	4613      	mov	r3, r2
 8003070:	019b      	lsls	r3, r3, #6
 8003072:	4413      	add	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	461a      	mov	r2, r3
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	4413      	add	r3, r2
 800307c:	2203      	movs	r2, #3
 800307e:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    for (cic = 0; cic < total_ic; cic++)
 8003082:	7bfb      	ldrb	r3, [r7, #15]
 8003084:	3301      	adds	r3, #1
 8003086:	73fb      	strb	r3, [r7, #15]
 8003088:	7bfa      	ldrb	r2, [r7, #15]
 800308a:	79fb      	ldrb	r3, [r7, #7]
 800308c:	429a      	cmp	r2, r3
 800308e:	d3b6      	bcc.n	8002ffe <LTC6811_init_reg_limits+0x12>
    }
}
 8003090:	bf00      	nop
 8003092:	bf00      	nop
 8003094:	3714      	adds	r7, #20
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <LTC6811_wrcfg>:
 order so the last device's configuration is written first.
 */
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic *ic //A two dimensional array of the configuration data that will be written
        )
{
 800309e:	b580      	push	{r7, lr}
 80030a0:	b082      	sub	sp, #8
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	4603      	mov	r3, r0
 80030a6:	6039      	str	r1, [r7, #0]
 80030a8:	71fb      	strb	r3, [r7, #7]
    LTC681x_wrcfg(total_ic, ic);
 80030aa:	79fb      	ldrb	r3, [r7, #7]
 80030ac:	6839      	ldr	r1, [r7, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f000 f9a4 	bl	80033fc <LTC681x_wrcfg>
}
 80030b4:	bf00      	nop
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <LTC6811_adcv>:
/* Starts cell voltage conversion */
void LTC6811_adcv(uint8_t MD, //ADC Mode
        uint8_t DCP, //Discharge Permit
        uint8_t CH //Cell Channels to be measured
        )
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	4603      	mov	r3, r0
 80030c4:	71fb      	strb	r3, [r7, #7]
 80030c6:	460b      	mov	r3, r1
 80030c8:	71bb      	strb	r3, [r7, #6]
 80030ca:	4613      	mov	r3, r2
 80030cc:	717b      	strb	r3, [r7, #5]
    LTC681x_adcv(MD, DCP, CH);
 80030ce:	797a      	ldrb	r2, [r7, #5]
 80030d0:	79b9      	ldrb	r1, [r7, #6]
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f000 fa0f 	bl	80034f8 <LTC681x_adcv>
}
 80030da:	bf00      	nop
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <LTC6811_adax>:

/* Start a GPIO and Vref2 Conversion */
void LTC6811_adax(uint8_t MD, //ADC Mode
        uint8_t CHG //GPIO Channels to be measured
        )
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b082      	sub	sp, #8
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	4603      	mov	r3, r0
 80030ea:	460a      	mov	r2, r1
 80030ec:	71fb      	strb	r3, [r7, #7]
 80030ee:	4613      	mov	r3, r2
 80030f0:	71bb      	strb	r3, [r7, #6]
    LTC681x_adax(MD, CHG);
 80030f2:	79ba      	ldrb	r2, [r7, #6]
 80030f4:	79fb      	ldrb	r3, [r7, #7]
 80030f6:	4611      	mov	r1, r2
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 fa28 	bl	800354e <LTC681x_adax>
}
 80030fe:	bf00      	nop
 8003100:	3708      	adds	r7, #8
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}

08003106 <LTC6811_rdcv>:
 */
uint8_t LTC6811_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
        uint8_t total_ic, // The number of ICs in the system
        cell_asic *ic // Array of the parsed cell codes
        )
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b084      	sub	sp, #16
 800310a:	af00      	add	r7, sp, #0
 800310c:	4603      	mov	r3, r0
 800310e:	603a      	str	r2, [r7, #0]
 8003110:	71fb      	strb	r3, [r7, #7]
 8003112:	460b      	mov	r3, r1
 8003114:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 8003116:	2300      	movs	r3, #0
 8003118:	73fb      	strb	r3, [r7, #15]
    pec_error = LTC681x_rdcv(reg, total_ic, ic);
 800311a:	79b9      	ldrb	r1, [r7, #6]
 800311c:	79fb      	ldrb	r3, [r7, #7]
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	4618      	mov	r0, r3
 8003122:	f000 fa39 	bl	8003598 <LTC681x_rdcv>
 8003126:	4603      	mov	r3, r0
 8003128:	73fb      	strb	r3, [r7, #15]
    return (pec_error);
 800312a:	7bfb      	ldrb	r3, [r7, #15]
}
 800312c:	4618      	mov	r0, r3
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <LTC6811_rdaux>:
 */
int8_t LTC6811_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
        uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic //A two dimensional array of the gpio voltage codes.
        )
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	603a      	str	r2, [r7, #0]
 800313e:	71fb      	strb	r3, [r7, #7]
 8003140:	460b      	mov	r3, r1
 8003142:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 8003144:	2300      	movs	r3, #0
 8003146:	73fb      	strb	r3, [r7, #15]
    LTC681x_rdaux(reg, total_ic, ic);
 8003148:	79b9      	ldrb	r1, [r7, #6]
 800314a:	79fb      	ldrb	r3, [r7, #7]
 800314c:	683a      	ldr	r2, [r7, #0]
 800314e:	4618      	mov	r0, r3
 8003150:	f000 fad8 	bl	8003704 <LTC681x_rdaux>
    return (pec_error);
 8003154:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003158:	4618      	mov	r0, r3
 800315a:	3710      	adds	r7, #16
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <LTC6811_pollAdc>:
    return (LTC681x_pladc());
}

//This function will block operation until the ADC has finished it's conversion */
uint32_t LTC6811_pollAdc()
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
    return (LTC681x_pollAdc());
 8003164:	f000 fc94 	bl	8003a90 <LTC681x_pollAdc>
 8003168:	4603      	mov	r3, r0
}
 800316a:	4618      	mov	r0, r3
 800316c:	bd80      	pop	{r7, pc}

0800316e <LTC6811_clraux>:
/*
 The command clears the Auxiliary registers and initializes all values to 1.
 The register will read back hexadecimal 0xFF after the command is sent.
 */
void LTC6811_clraux()
{
 800316e:	b580      	push	{r7, lr}
 8003170:	af00      	add	r7, sp, #0
    LTC681x_clraux();
 8003172:	f000 fccf 	bl	8003b14 <LTC681x_clraux>
}
 8003176:	bf00      	nop
 8003178:	bd80      	pop	{r7, pc}

0800317a <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b082      	sub	sp, #8
 800317e:	af00      	add	r7, sp, #0
 8003180:	4603      	mov	r3, r0
 8003182:	6039      	str	r1, [r7, #0]
 8003184:	71fb      	strb	r3, [r7, #7]
    LTC681x_reset_crc_count(total_ic, ic);
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	6839      	ldr	r1, [r7, #0]
 800318a:	4618      	mov	r0, r3
 800318c:	f000 feb6 	bl	8003efc <LTC681x_reset_crc_count>
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that will store the data
        )
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	6039      	str	r1, [r7, #0]
 80031a2:	71fb      	strb	r3, [r7, #7]
    LTC681x_init_cfg(total_ic, ic);
 80031a4:	79fb      	ldrb	r3, [r7, #7]
 80031a6:	6839      	ldr	r1, [r7, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f000 ff19 	bl	8003fe0 <LTC681x_init_cfg>
}
 80031ae:	bf00      	nop
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <LTC6811_set_cfgr>:
        bool dcc[12], // The DCC bit
        bool dcto[4], // The Dcto bit
        uint16_t uv, // The UV bit
        uint16_t ov // The OV bit
        )
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b088      	sub	sp, #32
 80031ba:	af06      	add	r7, sp, #24
 80031bc:	6039      	str	r1, [r7, #0]
 80031be:	4611      	mov	r1, r2
 80031c0:	461a      	mov	r2, r3
 80031c2:	4603      	mov	r3, r0
 80031c4:	71fb      	strb	r3, [r7, #7]
 80031c6:	460b      	mov	r3, r1
 80031c8:	71bb      	strb	r3, [r7, #6]
 80031ca:	4613      	mov	r3, r2
 80031cc:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr(nIC, ic, refon, adcopt, gpio, dcc, dcto, uv, ov);
 80031ce:	7979      	ldrb	r1, [r7, #5]
 80031d0:	79ba      	ldrb	r2, [r7, #6]
 80031d2:	79f8      	ldrb	r0, [r7, #7]
 80031d4:	8c3b      	ldrh	r3, [r7, #32]
 80031d6:	9304      	str	r3, [sp, #16]
 80031d8:	8bbb      	ldrh	r3, [r7, #28]
 80031da:	9303      	str	r3, [sp, #12]
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	9302      	str	r3, [sp, #8]
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	9301      	str	r3, [sp, #4]
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	460b      	mov	r3, r1
 80031ea:	6839      	ldr	r1, [r7, #0]
 80031ec:	f000 ff2e 	bl	800404c <LTC681x_set_cfgr>
}
 80031f0:	bf00      	nop
 80031f2:	3708      	adds	r7, #8
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <wakeup_sleep>:
 * @param parameters   :  Total number of BMS ICs
 * @return Value       :  none
 */

void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	71fb      	strb	r3, [r7, #7]
    int i;
    for (i = 0; i < total_ic; i++)
 8003202:	2300      	movs	r3, #0
 8003204:	60fb      	str	r3, [r7, #12]
 8003206:	e00c      	b.n	8003222 <wakeup_sleep+0x2a>
    {
        cs_low();
 8003208:	f001 fd8a 	bl	8004d20 <cs_low>
        delay_time_us(160);
 800320c:	20a0      	movs	r0, #160	@ 0xa0
 800320e:	f001 fd9f 	bl	8004d50 <delay_time_us>
//       HAL_Delay(2500); // Guarantees the LTC681x will be in standby
        cs_high();
 8003212:	f001 fd91 	bl	8004d38 <cs_high>
        delay_time_us(18);
 8003216:	2012      	movs	r0, #18
 8003218:	f001 fd9a 	bl	8004d50 <delay_time_us>
    for (i = 0; i < total_ic; i++)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	3301      	adds	r3, #1
 8003220:	60fb      	str	r3, [r7, #12]
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	68fa      	ldr	r2, [r7, #12]
 8003226:	429a      	cmp	r2, r3
 8003228:	dbee      	blt.n	8003208 <wakeup_sleep+0x10>
//        HAL_Delay(2500);
    }
}
 800322a:	bf00      	nop
 800322c:	bf00      	nop
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <cmd_68>:
 * @brief Description  :  Generic function to write 68xx commands. Function calculates PEC for tx_cmd data.
 * @param parameters   :  transmit commands
 * @return Value       :  none
 */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    cmd[0] = tx_cmd[0];
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	723b      	strb	r3, [r7, #8]
    cmd[1] = tx_cmd[1];
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	785b      	ldrb	r3, [r3, #1]
 8003246:	727b      	strb	r3, [r7, #9]
    cmd_pec = pec15_calc(2, cmd);
 8003248:	f107 0308 	add.w	r3, r7, #8
 800324c:	4619      	mov	r1, r3
 800324e:	2002      	movs	r0, #2
 8003250:	f000 f8a2 	bl	8003398 <pec15_calc>
 8003254:	4603      	mov	r3, r0
 8003256:	81fb      	strh	r3, [r7, #14]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8003258:	89fb      	ldrh	r3, [r7, #14]
 800325a:	0a1b      	lsrs	r3, r3, #8
 800325c:	b29b      	uxth	r3, r3
 800325e:	b2db      	uxtb	r3, r3
 8003260:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 8003262:	89fb      	ldrh	r3, [r7, #14]
 8003264:	b2db      	uxtb	r3, r3
 8003266:	72fb      	strb	r3, [r7, #11]

    cs_low();
 8003268:	f001 fd5a 	bl	8004d20 <cs_low>
    spi_write_array(4, cmd);
 800326c:	f107 0308 	add.w	r3, r7, #8
 8003270:	4619      	mov	r1, r3
 8003272:	2004      	movs	r0, #4
 8003274:	f001 fd88 	bl	8004d88 <spi_write_array>
    cs_high();
 8003278:	f001 fd5e 	bl	8004d38 <cs_high>
}
 800327c:	bf00      	nop
 800327e:	3710      	adds	r7, #16
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
        uint8_t tx_cmd[2], //The command to be transmitted
        uint8_t data[] // Payload Data
        )
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b088      	sub	sp, #32
 8003288:	af00      	add	r7, sp, #0
 800328a:	4603      	mov	r3, r0
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
 8003290:	73fb      	strb	r3, [r7, #15]
    const uint8_t BYTES_IN_REG = 6;
 8003292:	2306      	movs	r3, #6
 8003294:	773b      	strb	r3, [r7, #28]
    const uint8_t CMD_LEN = 4 + (8 * total_ic);
 8003296:	7bfb      	ldrb	r3, [r7, #15]
 8003298:	00db      	lsls	r3, r3, #3
 800329a:	b2db      	uxtb	r3, r3
 800329c:	3304      	adds	r3, #4
 800329e:	76fb      	strb	r3, [r7, #27]
    uint16_t data_pec;
    uint16_t cmd_pec;
    uint8_t cmd_index;
    uint8_t *cmd;

    cmd = (uint8_t *) malloc(CMD_LEN * sizeof(uint8_t));
 80032a0:	7efb      	ldrb	r3, [r7, #27]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f006 fd96 	bl	8009dd4 <malloc>
 80032a8:	4603      	mov	r3, r0
 80032aa:	617b      	str	r3, [r7, #20]
    cmd[0] = tx_cmd[0];
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	781a      	ldrb	r2, [r3, #0]
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	3301      	adds	r3, #1
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	7852      	ldrb	r2, [r2, #1]
 80032bc:	701a      	strb	r2, [r3, #0]
    cmd_pec = pec15_calc(2, cmd);
 80032be:	6979      	ldr	r1, [r7, #20]
 80032c0:	2002      	movs	r0, #2
 80032c2:	f000 f869 	bl	8003398 <pec15_calc>
 80032c6:	4603      	mov	r3, r0
 80032c8:	827b      	strh	r3, [r7, #18]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 80032ca:	8a7b      	ldrh	r3, [r7, #18]
 80032cc:	0a1b      	lsrs	r3, r3, #8
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	3302      	adds	r3, #2
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t) (cmd_pec);
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	3303      	adds	r3, #3
 80032dc:	8a7a      	ldrh	r2, [r7, #18]
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	701a      	strb	r2, [r3, #0]

    cmd_index = 4;
 80032e2:	2304      	movs	r3, #4
 80032e4:	77fb      	strb	r3, [r7, #31]
    uint8_t current_ic;
    uint8_t current_byte;
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
 80032e8:	77bb      	strb	r3, [r7, #30]
 80032ea:	e042      	b.n	8003372 <write_68+0xee>
    { //The first configuration written is received by the last IC in the daisy chain
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80032ec:	2300      	movs	r3, #0
 80032ee:	777b      	strb	r3, [r7, #29]
 80032f0:	e016      	b.n	8003320 <write_68+0x9c>
        {
            cmd[cmd_index] = data[((current_ic - 1) * 6) + current_byte];
 80032f2:	7fbb      	ldrb	r3, [r7, #30]
 80032f4:	1e5a      	subs	r2, r3, #1
 80032f6:	4613      	mov	r3, r2
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	4413      	add	r3, r2
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	461a      	mov	r2, r3
 8003300:	7f7b      	ldrb	r3, [r7, #29]
 8003302:	4413      	add	r3, r2
 8003304:	461a      	mov	r2, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	441a      	add	r2, r3
 800330a:	7ffb      	ldrb	r3, [r7, #31]
 800330c:	6979      	ldr	r1, [r7, #20]
 800330e:	440b      	add	r3, r1
 8003310:	7812      	ldrb	r2, [r2, #0]
 8003312:	701a      	strb	r2, [r3, #0]
            cmd_index = cmd_index + 1;
 8003314:	7ffb      	ldrb	r3, [r7, #31]
 8003316:	3301      	adds	r3, #1
 8003318:	77fb      	strb	r3, [r7, #31]
        for (current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 800331a:	7f7b      	ldrb	r3, [r7, #29]
 800331c:	3301      	adds	r3, #1
 800331e:	777b      	strb	r3, [r7, #29]
 8003320:	7f7a      	ldrb	r2, [r7, #29]
 8003322:	7f3b      	ldrb	r3, [r7, #28]
 8003324:	429a      	cmp	r2, r3
 8003326:	d3e4      	bcc.n	80032f2 <write_68+0x6e>
        }

        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
                                         &data[(current_ic - 1) * 6]); // Calculating the PEC for each ICs configuration register data
 8003328:	7fbb      	ldrb	r3, [r7, #30]
 800332a:	1e5a      	subs	r2, r3, #1
 800332c:	4613      	mov	r3, r2
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	4413      	add	r3, r2
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	461a      	mov	r2, r3
        data_pec = (uint16_t) pec15_calc(BYTES_IN_REG,
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	441a      	add	r2, r3
 800333a:	7f3b      	ldrb	r3, [r7, #28]
 800333c:	4611      	mov	r1, r2
 800333e:	4618      	mov	r0, r3
 8003340:	f000 f82a 	bl	8003398 <pec15_calc>
 8003344:	4603      	mov	r3, r0
 8003346:	823b      	strh	r3, [r7, #16]
        cmd[cmd_index] = (uint8_t) (data_pec >> 8);
 8003348:	8a3b      	ldrh	r3, [r7, #16]
 800334a:	0a1b      	lsrs	r3, r3, #8
 800334c:	b299      	uxth	r1, r3
 800334e:	7ffb      	ldrb	r3, [r7, #31]
 8003350:	697a      	ldr	r2, [r7, #20]
 8003352:	4413      	add	r3, r2
 8003354:	b2ca      	uxtb	r2, r1
 8003356:	701a      	strb	r2, [r3, #0]
        cmd[cmd_index + 1] = (uint8_t) data_pec;
 8003358:	7ffb      	ldrb	r3, [r7, #31]
 800335a:	3301      	adds	r3, #1
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	4413      	add	r3, r2
 8003360:	8a3a      	ldrh	r2, [r7, #16]
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 2;
 8003366:	7ffb      	ldrb	r3, [r7, #31]
 8003368:	3302      	adds	r3, #2
 800336a:	77fb      	strb	r3, [r7, #31]
    for (current_ic = total_ic; current_ic > 0; current_ic--) // Executes for each LTC681x, this loops starts with the last IC on the stack.
 800336c:	7fbb      	ldrb	r3, [r7, #30]
 800336e:	3b01      	subs	r3, #1
 8003370:	77bb      	strb	r3, [r7, #30]
 8003372:	7fbb      	ldrb	r3, [r7, #30]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1b9      	bne.n	80032ec <write_68+0x68>
    }

    cs_low();
 8003378:	f001 fcd2 	bl	8004d20 <cs_low>
    spi_write_array(CMD_LEN, cmd);
 800337c:	7efb      	ldrb	r3, [r7, #27]
 800337e:	6979      	ldr	r1, [r7, #20]
 8003380:	4618      	mov	r0, r3
 8003382:	f001 fd01 	bl	8004d88 <spi_write_array>
    cs_high();
 8003386:	f001 fcd7 	bl	8004d38 <cs_high>

    free(cmd);
 800338a:	6978      	ldr	r0, [r7, #20]
 800338c:	f006 fd2a 	bl	8009de4 <free>
}
 8003390:	bf00      	nop
 8003392:	3720      	adds	r7, #32
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <pec15_calc>:
 */
/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
        uint8_t *data //Array of data that will be used to calculate  a PEC
        )
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	6039      	str	r1, [r7, #0]
 80033a2:	71fb      	strb	r3, [r7, #7]
    uint16_t remainder, addr;
    remainder = 16; //initialize the PEC
 80033a4:	2310      	movs	r3, #16
 80033a6:	81fb      	strh	r3, [r7, #14]
    uint8_t i;

    for (i = 0; i < len; i++) // loops for each byte in data array
 80033a8:	2300      	movs	r3, #0
 80033aa:	737b      	strb	r3, [r7, #13]
 80033ac:	e017      	b.n	80033de <pec15_calc+0x46>
    {
        addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 80033ae:	89fb      	ldrh	r3, [r7, #14]
 80033b0:	09db      	lsrs	r3, r3, #7
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	7b7a      	ldrb	r2, [r7, #13]
 80033b6:	6839      	ldr	r1, [r7, #0]
 80033b8:	440a      	add	r2, r1
 80033ba:	7812      	ldrb	r2, [r2, #0]
 80033bc:	4053      	eors	r3, r2
 80033be:	b29b      	uxth	r3, r3
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	817b      	strh	r3, [r7, #10]
        remainder = (remainder << 8) ^ crc15Table[addr];
 80033c4:	89fb      	ldrh	r3, [r7, #14]
 80033c6:	021b      	lsls	r3, r3, #8
 80033c8:	b29a      	uxth	r2, r3
 80033ca:	897b      	ldrh	r3, [r7, #10]
 80033cc:	490a      	ldr	r1, [pc, #40]	@ (80033f8 <pec15_calc+0x60>)
 80033ce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	4053      	eors	r3, r2
 80033d6:	81fb      	strh	r3, [r7, #14]
    for (i = 0; i < len; i++) // loops for each byte in data array
 80033d8:	7b7b      	ldrb	r3, [r7, #13]
 80033da:	3301      	adds	r3, #1
 80033dc:	737b      	strb	r3, [r7, #13]
 80033de:	7b7a      	ldrb	r2, [r7, #13]
 80033e0:	79fb      	ldrb	r3, [r7, #7]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d3e3      	bcc.n	80033ae <pec15_calc+0x16>
    }
    return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 80033e6:	89fb      	ldrh	r3, [r7, #14]
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	b29b      	uxth	r3, r3
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3714      	adds	r7, #20
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr
 80033f8:	0800b4a4 	.word	0x0800b4a4

080033fc <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
        cell_asic ic[] // A two dimensional array of the configuration data that will be written
        )
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b0c4      	sub	sp, #272	@ 0x110
 8003400:	af00      	add	r7, sp, #0
 8003402:	4602      	mov	r2, r0
 8003404:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003408:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800340c:	6019      	str	r1, [r3, #0]
 800340e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003412:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8003416:	701a      	strb	r2, [r3, #0]
    uint8_t cmd[2] = { 0x00, 0x01 };
 8003418:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800341c:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
    uint8_t write_buffer[256];
    uint8_t write_count = 0;
 8003420:	2300      	movs	r3, #0
 8003422:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
    uint8_t c_ic = 0;
 8003426:	2300      	movs	r3, #0
 8003428:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
    uint8_t current_ic;
    uint8_t data;

    for (current_ic = 0; current_ic < total_ic; current_ic++)
 800342c:	2300      	movs	r3, #0
 800342e:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8003432:	e047      	b.n	80034c4 <LTC681x_wrcfg+0xc8>
    {
        if (ic->isospi_reverse == false)
 8003434:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003438:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8003442:	2b00      	cmp	r3, #0
 8003444:	d104      	bne.n	8003450 <LTC681x_wrcfg+0x54>
        {
            c_ic = current_ic;
 8003446:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800344a:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 800344e:	e00b      	b.n	8003468 <LTC681x_wrcfg+0x6c>
        }
        else
        {
            c_ic = total_ic - current_ic - 1;
 8003450:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003454:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8003458:	781a      	ldrb	r2, [r3, #0]
 800345a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	b2db      	uxtb	r3, r3
 8003462:	3b01      	subs	r3, #1
 8003464:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
        }

        for (data = 0; data < 6; data++)
 8003468:	2300      	movs	r3, #0
 800346a:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 800346e:	e020      	b.n	80034b2 <LTC681x_wrcfg+0xb6>
        {
            write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8003470:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 8003474:	4613      	mov	r3, r2
 8003476:	019b      	lsls	r3, r3, #6
 8003478:	4413      	add	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	461a      	mov	r2, r3
 800347e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003482:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	1899      	adds	r1, r3, r2
 800348a:	f897 210c 	ldrb.w	r2, [r7, #268]	@ 0x10c
 800348e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8003492:	5c89      	ldrb	r1, [r1, r2]
 8003494:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003498:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800349c:	54d1      	strb	r1, [r2, r3]
            write_count++;
 800349e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80034a2:	3301      	adds	r3, #1
 80034a4:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        for (data = 0; data < 6; data++)
 80034a8:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 80034ac:	3301      	adds	r3, #1
 80034ae:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
 80034b2:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 80034b6:	2b05      	cmp	r3, #5
 80034b8:	d9da      	bls.n	8003470 <LTC681x_wrcfg+0x74>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 80034ba:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80034be:	3301      	adds	r3, #1
 80034c0:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 80034c4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80034c8:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80034cc:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d3ae      	bcc.n	8003434 <LTC681x_wrcfg+0x38>
        }
    }
    write_68(total_ic, cmd, write_buffer);
 80034d6:	f107 0208 	add.w	r2, r7, #8
 80034da:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 80034de:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80034e2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff fecb 	bl	8003284 <write_68>
}
 80034ee:	bf00      	nop
 80034f0:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <LTC681x_adcv>:
/* Starts ADC conversion for cell voltage */
void LTC681x_adcv(uint8_t MD, //ADC Mode
        uint8_t DCP, //Discharge Permit
        uint8_t CH //Cell Channels to be measured
        )
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	4603      	mov	r3, r0
 8003500:	71fb      	strb	r3, [r7, #7]
 8003502:	460b      	mov	r3, r1
 8003504:	71bb      	strb	r3, [r7, #6]
 8003506:	4613      	mov	r3, r2
 8003508:	717b      	strb	r3, [r7, #5]
    uint8_t cmd[2];
    uint8_t md_bits;

    md_bits = (MD & 0x02) >> 1;
 800350a:	79fb      	ldrb	r3, [r7, #7]
 800350c:	105b      	asrs	r3, r3, #1
 800350e:	b2db      	uxtb	r3, r3
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	73fb      	strb	r3, [r7, #15]
    cmd[0] = md_bits + 0x02;
 8003516:	7bfb      	ldrb	r3, [r7, #15]
 8003518:	3302      	adds	r3, #2
 800351a:	b2db      	uxtb	r3, r3
 800351c:	733b      	strb	r3, [r7, #12]
    md_bits = (MD & 0x01) << 7;
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	01db      	lsls	r3, r3, #7
 8003522:	73fb      	strb	r3, [r7, #15]
    cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 8003524:	79bb      	ldrb	r3, [r7, #6]
 8003526:	011b      	lsls	r3, r3, #4
 8003528:	b2da      	uxtb	r2, r3
 800352a:	7bfb      	ldrb	r3, [r7, #15]
 800352c:	4413      	add	r3, r2
 800352e:	b2da      	uxtb	r2, r3
 8003530:	797b      	ldrb	r3, [r7, #5]
 8003532:	4413      	add	r3, r2
 8003534:	b2db      	uxtb	r3, r3
 8003536:	3360      	adds	r3, #96	@ 0x60
 8003538:	b2db      	uxtb	r3, r3
 800353a:	737b      	strb	r3, [r7, #13]

    cmd_68(cmd);
 800353c:	f107 030c 	add.w	r3, r7, #12
 8003540:	4618      	mov	r0, r3
 8003542:	f7ff fe77 	bl	8003234 <cmd_68>
}
 8003546:	bf00      	nop
 8003548:	3710      	adds	r7, #16
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <LTC681x_adax>:

/* Start ADC Conversion for GPIO and Vref2  */
void LTC681x_adax(uint8_t MD, //ADC Mode
        uint8_t CHG //GPIO Channels to be measured
        )
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b084      	sub	sp, #16
 8003552:	af00      	add	r7, sp, #0
 8003554:	4603      	mov	r3, r0
 8003556:	460a      	mov	r2, r1
 8003558:	71fb      	strb	r3, [r7, #7]
 800355a:	4613      	mov	r3, r2
 800355c:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd[4];
    uint8_t md_bits;

    md_bits = (MD & 0x02) >> 1;
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	105b      	asrs	r3, r3, #1
 8003562:	b2db      	uxtb	r3, r3
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	73fb      	strb	r3, [r7, #15]
    cmd[0] = md_bits + 0x04;
 800356a:	7bfb      	ldrb	r3, [r7, #15]
 800356c:	3304      	adds	r3, #4
 800356e:	b2db      	uxtb	r3, r3
 8003570:	723b      	strb	r3, [r7, #8]
    md_bits = (MD & 0x01) << 7;
 8003572:	79fb      	ldrb	r3, [r7, #7]
 8003574:	01db      	lsls	r3, r3, #7
 8003576:	73fb      	strb	r3, [r7, #15]
    cmd[1] = md_bits + 0x60 + CHG;
 8003578:	7bfa      	ldrb	r2, [r7, #15]
 800357a:	79bb      	ldrb	r3, [r7, #6]
 800357c:	4413      	add	r3, r2
 800357e:	b2db      	uxtb	r3, r3
 8003580:	3360      	adds	r3, #96	@ 0x60
 8003582:	b2db      	uxtb	r3, r3
 8003584:	727b      	strb	r3, [r7, #9]

    cmd_68(cmd);
 8003586:	f107 0308 	add.w	r3, r7, #8
 800358a:	4618      	mov	r0, r3
 800358c:	f7ff fe52 	bl	8003234 <cmd_68>
}
 8003590:	bf00      	nop
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <LTC681x_rdcv>:
 */
uint8_t LTC681x_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
        uint8_t total_ic, // The number of ICs in the system
        cell_asic *ic // Array of the parsed cell codes
        )
{
 8003598:	b5b0      	push	{r4, r5, r7, lr}
 800359a:	b088      	sub	sp, #32
 800359c:	af02      	add	r7, sp, #8
 800359e:	4603      	mov	r3, r0
 80035a0:	603a      	str	r2, [r7, #0]
 80035a2:	71fb      	strb	r3, [r7, #7]
 80035a4:	460b      	mov	r3, r1
 80035a6:	71bb      	strb	r3, [r7, #6]
    int8_t pec_error = 0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	75fb      	strb	r3, [r7, #23]
    uint8_t *cell_data;
    uint8_t c_ic = 0;
 80035ac:	2300      	movs	r3, #0
 80035ae:	75bb      	strb	r3, [r7, #22]
    uint8_t cell_reg;
    int current_ic;
    cell_data = (uint8_t *) malloc((NUM_RX_BYT * total_ic) * sizeof(uint8_t));
 80035b0:	79bb      	ldrb	r3, [r7, #6]
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	4618      	mov	r0, r3
 80035b6:	f006 fc0d 	bl	8009dd4 <malloc>
 80035ba:	4603      	mov	r3, r0
 80035bc:	60fb      	str	r3, [r7, #12]

    if (reg == 0)
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d14c      	bne.n	800365e <LTC681x_rdcv+0xc6>
    {
        for (cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 80035c4:	2301      	movs	r3, #1
 80035c6:	757b      	strb	r3, [r7, #21]
 80035c8:	e042      	b.n	8003650 <LTC681x_rdcv+0xb8>
        {
            LTC681x_rdcv_reg(cell_reg, total_ic, cell_data);
 80035ca:	79b9      	ldrb	r1, [r7, #6]
 80035cc:	7d7b      	ldrb	r3, [r7, #21]
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f000 f941 	bl	8003858 <LTC681x_rdcv_reg>
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 80035d6:	2300      	movs	r3, #0
 80035d8:	613b      	str	r3, [r7, #16]
 80035da:	e032      	b.n	8003642 <LTC681x_rdcv+0xaa>
            {
                if (ic->isospi_reverse == false)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d102      	bne.n	80035ec <LTC681x_rdcv+0x54>
                {
                    c_ic = current_ic;
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	75bb      	strb	r3, [r7, #22]
 80035ea:	e006      	b.n	80035fa <LTC681x_rdcv+0x62>
                }
                else
                {
                    c_ic = total_ic - current_ic - 1;
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	79ba      	ldrb	r2, [r7, #6]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	3b01      	subs	r3, #1
 80035f8:	75bb      	strb	r3, [r7, #22]
                }
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	b2d8      	uxtb	r0, r3
                                                    &ic[c_ic].cells.c_codes[0],
 80035fe:	7dba      	ldrb	r2, [r7, #22]
 8003600:	4613      	mov	r3, r2
 8003602:	019b      	lsls	r3, r3, #6
 8003604:	4413      	add	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	461a      	mov	r2, r3
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	4413      	add	r3, r2
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 800360e:	f103 041e 	add.w	r4, r3, #30
                                                    &ic[c_ic].cells.pec_match[0]);;
 8003612:	7dba      	ldrb	r2, [r7, #22]
 8003614:	4613      	mov	r3, r2
 8003616:	019b      	lsls	r3, r3, #6
 8003618:	4413      	add	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	461a      	mov	r2, r3
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	4413      	add	r3, r2
                pec_error = pec_error + parse_cells(current_ic, cell_reg, cell_data,
 8003622:	3342      	adds	r3, #66	@ 0x42
 8003624:	7d79      	ldrb	r1, [r7, #21]
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	4623      	mov	r3, r4
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	f000 f9bf 	bl	80039ae <parse_cells>
 8003630:	4603      	mov	r3, r0
 8003632:	b2da      	uxtb	r2, r3
 8003634:	7dfb      	ldrb	r3, [r7, #23]
 8003636:	4413      	add	r3, r2
 8003638:	b2db      	uxtb	r3, r3
 800363a:	75fb      	strb	r3, [r7, #23]
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	3301      	adds	r3, #1
 8003640:	613b      	str	r3, [r7, #16]
 8003642:	79bb      	ldrb	r3, [r7, #6]
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	429a      	cmp	r2, r3
 8003648:	dbc8      	blt.n	80035dc <LTC681x_rdcv+0x44>
        for (cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 800364a:	7d7b      	ldrb	r3, [r7, #21]
 800364c:	3301      	adds	r3, #1
 800364e:	757b      	strb	r3, [r7, #21]
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003656:	7d7a      	ldrb	r2, [r7, #21]
 8003658:	429a      	cmp	r2, r3
 800365a:	d9b6      	bls.n	80035ca <LTC681x_rdcv+0x32>
 800365c:	e044      	b.n	80036e8 <LTC681x_rdcv+0x150>
        }
    }

    else
    {
        LTC681x_rdcv_reg(reg, total_ic, cell_data);
 800365e:	79b9      	ldrb	r1, [r7, #6]
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	4618      	mov	r0, r3
 8003666:	f000 f8f7 	bl	8003858 <LTC681x_rdcv_reg>

        for (current_ic = 0; current_ic < total_ic; current_ic++)
 800366a:	2300      	movs	r3, #0
 800366c:	613b      	str	r3, [r7, #16]
 800366e:	e037      	b.n	80036e0 <LTC681x_rdcv+0x148>
        {
            if (ic->isospi_reverse == false)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 8003676:	2b00      	cmp	r3, #0
 8003678:	d102      	bne.n	8003680 <LTC681x_rdcv+0xe8>
            {
                c_ic = current_ic;
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	75bb      	strb	r3, [r7, #22]
 800367e:	e006      	b.n	800368e <LTC681x_rdcv+0xf6>
            }
            else
            {
                c_ic = total_ic - current_ic - 1;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	b2db      	uxtb	r3, r3
 8003684:	79ba      	ldrb	r2, [r7, #6]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	b2db      	uxtb	r3, r3
 800368a:	3b01      	subs	r3, #1
 800368c:	75bb      	strb	r3, [r7, #22]
            }
            pec_error = pec_error
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	b2d8      	uxtb	r0, r3
 8003692:	7dbb      	ldrb	r3, [r7, #22]
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	461a      	mov	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	189c      	adds	r4, r3, r2
                                  &ic[c_ic].cells.c_codes[0],
 800369c:	7dba      	ldrb	r2, [r7, #22]
 800369e:	4613      	mov	r3, r2
 80036a0:	019b      	lsls	r3, r3, #6
 80036a2:	4413      	add	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	461a      	mov	r2, r3
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	4413      	add	r3, r2
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 80036ac:	f103 051e 	add.w	r5, r3, #30
                                  &ic[c_ic].cells.pec_match[0]);;
 80036b0:	7dba      	ldrb	r2, [r7, #22]
 80036b2:	4613      	mov	r3, r2
 80036b4:	019b      	lsls	r3, r3, #6
 80036b6:	4413      	add	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	461a      	mov	r2, r3
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	4413      	add	r3, r2
                    + parse_cells(current_ic, reg, &cell_data[8 * c_ic],
 80036c0:	3342      	adds	r3, #66	@ 0x42
 80036c2:	79f9      	ldrb	r1, [r7, #7]
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	462b      	mov	r3, r5
 80036c8:	4622      	mov	r2, r4
 80036ca:	f000 f970 	bl	80039ae <parse_cells>
 80036ce:	4603      	mov	r3, r0
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	7dfb      	ldrb	r3, [r7, #23]
 80036d4:	4413      	add	r3, r2
 80036d6:	b2db      	uxtb	r3, r3
            pec_error = pec_error
 80036d8:	75fb      	strb	r3, [r7, #23]
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	3301      	adds	r3, #1
 80036de:	613b      	str	r3, [r7, #16]
 80036e0:	79bb      	ldrb	r3, [r7, #6]
 80036e2:	693a      	ldr	r2, [r7, #16]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	dbc3      	blt.n	8003670 <LTC681x_rdcv+0xd8>
        }
    }
    LTC681x_check_pec(total_ic, CELL, ic);
 80036e8:	79bb      	ldrb	r3, [r7, #6]
 80036ea:	683a      	ldr	r2, [r7, #0]
 80036ec:	2101      	movs	r1, #1
 80036ee:	4618      	mov	r0, r3
 80036f0:	f000 fa1e 	bl	8003b30 <LTC681x_check_pec>
    free(cell_data);
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f006 fb75 	bl	8009de4 <free>

    return (pec_error);
 80036fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3718      	adds	r7, #24
 8003700:	46bd      	mov	sp, r7
 8003702:	bdb0      	pop	{r4, r5, r7, pc}

08003704 <LTC681x_rdaux>:
 */
int8_t LTC681x_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
        uint8_t total_ic, //The number of ICs in the system
        cell_asic *ic //A two dimensional array of the gpio voltage codes.
        )
{
 8003704:	b590      	push	{r4, r7, lr}
 8003706:	b089      	sub	sp, #36	@ 0x24
 8003708:	af02      	add	r7, sp, #8
 800370a:	4603      	mov	r3, r0
 800370c:	603a      	str	r2, [r7, #0]
 800370e:	71fb      	strb	r3, [r7, #7]
 8003710:	460b      	mov	r3, r1
 8003712:	71bb      	strb	r3, [r7, #6]
    uint8_t *data;
    int8_t pec_error = 0;
 8003714:	2300      	movs	r3, #0
 8003716:	75fb      	strb	r3, [r7, #23]
    uint8_t c_ic = 0;
 8003718:	2300      	movs	r3, #0
 800371a:	75bb      	strb	r3, [r7, #22]
    uint8_t gpio_reg;
    int current_ic;
    data = (uint8_t *) malloc((NUM_RX_BYT * total_ic) * sizeof(uint8_t));
 800371c:	79bb      	ldrb	r3, [r7, #6]
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	4618      	mov	r0, r3
 8003722:	f006 fb57 	bl	8009dd4 <malloc>
 8003726:	4603      	mov	r3, r0
 8003728:	60fb      	str	r3, [r7, #12]

    if (reg == 0)
 800372a:	79fb      	ldrb	r3, [r7, #7]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d148      	bne.n	80037c2 <LTC681x_rdaux+0xbe>
    {
        for (gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 8003730:	2301      	movs	r3, #1
 8003732:	757b      	strb	r3, [r7, #21]
 8003734:	e03e      	b.n	80037b4 <LTC681x_rdaux+0xb0>
        {
            LTC681x_rdaux_reg(gpio_reg, total_ic, data); //Reads the raw auxiliary register data into the data[] array
 8003736:	79b9      	ldrb	r1, [r7, #6]
 8003738:	7d7b      	ldrb	r3, [r7, #21]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	4618      	mov	r0, r3
 800373e:	f000 f8e6 	bl	800390e <LTC681x_rdaux_reg>
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003742:	2300      	movs	r3, #0
 8003744:	613b      	str	r3, [r7, #16]
 8003746:	e02e      	b.n	80037a6 <LTC681x_rdaux+0xa2>
            {
                if (ic->isospi_reverse == false)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800374e:	2b00      	cmp	r3, #0
 8003750:	d102      	bne.n	8003758 <LTC681x_rdaux+0x54>
                {
                    c_ic = current_ic;
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	75bb      	strb	r3, [r7, #22]
 8003756:	e006      	b.n	8003766 <LTC681x_rdaux+0x62>
                }
                else
                {
                    c_ic = total_ic - current_ic - 1;
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	b2db      	uxtb	r3, r3
 800375c:	79ba      	ldrb	r2, [r7, #6]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	b2db      	uxtb	r3, r3
 8003762:	3b01      	subs	r3, #1
 8003764:	75bb      	strb	r3, [r7, #22]
                }
                pec_error = parse_cells(current_ic, gpio_reg, data,
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	b2d8      	uxtb	r0, r3
                                        &ic[c_ic].aux.a_codes[0],
 800376a:	7dba      	ldrb	r2, [r7, #22]
 800376c:	4613      	mov	r3, r2
 800376e:	019b      	lsls	r3, r3, #6
 8003770:	4413      	add	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	461a      	mov	r2, r3
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	4413      	add	r3, r2
                pec_error = parse_cells(current_ic, gpio_reg, data,
 800377a:	f103 044e 	add.w	r4, r3, #78	@ 0x4e
                                        &ic[c_ic].aux.pec_match[0]);
 800377e:	7dba      	ldrb	r2, [r7, #22]
 8003780:	4613      	mov	r3, r2
 8003782:	019b      	lsls	r3, r3, #6
 8003784:	4413      	add	r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	461a      	mov	r2, r3
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	4413      	add	r3, r2
                pec_error = parse_cells(current_ic, gpio_reg, data,
 800378e:	3360      	adds	r3, #96	@ 0x60
 8003790:	7d79      	ldrb	r1, [r7, #21]
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	4623      	mov	r3, r4
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	f000 f909 	bl	80039ae <parse_cells>
 800379c:	4603      	mov	r3, r0
 800379e:	75fb      	strb	r3, [r7, #23]
            for (current_ic = 0; current_ic < total_ic; current_ic++)
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	3301      	adds	r3, #1
 80037a4:	613b      	str	r3, [r7, #16]
 80037a6:	79bb      	ldrb	r3, [r7, #6]
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	dbcc      	blt.n	8003748 <LTC681x_rdaux+0x44>
        for (gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 80037ae:	7d7b      	ldrb	r3, [r7, #21]
 80037b0:	3301      	adds	r3, #1
 80037b2:	757b      	strb	r3, [r7, #21]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 80037ba:	7d7a      	ldrb	r2, [r7, #21]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d9ba      	bls.n	8003736 <LTC681x_rdaux+0x32>
 80037c0:	e03b      	b.n	800383a <LTC681x_rdaux+0x136>
            }
        }
    }
    else
    {
        LTC681x_rdaux_reg(reg, total_ic, data);
 80037c2:	79b9      	ldrb	r1, [r7, #6]
 80037c4:	79fb      	ldrb	r3, [r7, #7]
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f000 f8a0 	bl	800390e <LTC681x_rdaux_reg>

        for (current_ic = 0; current_ic < total_ic; current_ic++)
 80037ce:	2300      	movs	r3, #0
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	e02e      	b.n	8003832 <LTC681x_rdaux+0x12e>
        {
            if (ic->isospi_reverse == false)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d102      	bne.n	80037e4 <LTC681x_rdaux+0xe0>
            {
                c_ic = current_ic;
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	75bb      	strb	r3, [r7, #22]
 80037e2:	e006      	b.n	80037f2 <LTC681x_rdaux+0xee>
            }
            else
            {
                c_ic = total_ic - current_ic - 1;
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	79ba      	ldrb	r2, [r7, #6]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	3b01      	subs	r3, #1
 80037f0:	75bb      	strb	r3, [r7, #22]
            }
            pec_error = parse_cells(current_ic, reg, data,
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	b2d8      	uxtb	r0, r3
                                    &ic[c_ic].aux.a_codes[0],
 80037f6:	7dba      	ldrb	r2, [r7, #22]
 80037f8:	4613      	mov	r3, r2
 80037fa:	019b      	lsls	r3, r3, #6
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	461a      	mov	r2, r3
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	4413      	add	r3, r2
            pec_error = parse_cells(current_ic, reg, data,
 8003806:	f103 044e 	add.w	r4, r3, #78	@ 0x4e
                                    &ic[c_ic].aux.pec_match[0]);
 800380a:	7dba      	ldrb	r2, [r7, #22]
 800380c:	4613      	mov	r3, r2
 800380e:	019b      	lsls	r3, r3, #6
 8003810:	4413      	add	r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	461a      	mov	r2, r3
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	4413      	add	r3, r2
            pec_error = parse_cells(current_ic, reg, data,
 800381a:	3360      	adds	r3, #96	@ 0x60
 800381c:	79f9      	ldrb	r1, [r7, #7]
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	4623      	mov	r3, r4
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	f000 f8c3 	bl	80039ae <parse_cells>
 8003828:	4603      	mov	r3, r0
 800382a:	75fb      	strb	r3, [r7, #23]
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	3301      	adds	r3, #1
 8003830:	613b      	str	r3, [r7, #16]
 8003832:	79bb      	ldrb	r3, [r7, #6]
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	429a      	cmp	r2, r3
 8003838:	dbcc      	blt.n	80037d4 <LTC681x_rdaux+0xd0>
        }
    }
    LTC681x_check_pec(total_ic, AUX, ic);
 800383a:	79bb      	ldrb	r3, [r7, #6]
 800383c:	683a      	ldr	r2, [r7, #0]
 800383e:	2102      	movs	r1, #2
 8003840:	4618      	mov	r0, r3
 8003842:	f000 f975 	bl	8003b30 <LTC681x_check_pec>
    free(data);
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f006 facc 	bl	8009de4 <free>

    return (pec_error);
 800384c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003850:	4618      	mov	r0, r3
 8003852:	371c      	adds	r7, #28
 8003854:	46bd      	mov	sp, r7
 8003856:	bd90      	pop	{r4, r7, pc}

08003858 <LTC681x_rdcv_reg>:
/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
        uint8_t total_ic, //the number of ICs in the
        uint8_t *data //An array of the unparsed cell codes
        )
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	4603      	mov	r3, r0
 8003860:	603a      	str	r2, [r7, #0]
 8003862:	71fb      	strb	r3, [r7, #7]
 8003864:	460b      	mov	r3, r1
 8003866:	71bb      	strb	r3, [r7, #6]
    const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 8003868:	2308      	movs	r3, #8
 800386a:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    if (reg == 1)     //1: RDCVA
 800386c:	79fb      	ldrb	r3, [r7, #7]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d104      	bne.n	800387c <LTC681x_rdcv_reg+0x24>
    {
        cmd[1] = 0x04;
 8003872:	2304      	movs	r3, #4
 8003874:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003876:	2300      	movs	r3, #0
 8003878:	723b      	strb	r3, [r7, #8]
 800387a:	e026      	b.n	80038ca <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 2) //2: RDCVB
 800387c:	79fb      	ldrb	r3, [r7, #7]
 800387e:	2b02      	cmp	r3, #2
 8003880:	d104      	bne.n	800388c <LTC681x_rdcv_reg+0x34>
    {
        cmd[1] = 0x06;
 8003882:	2306      	movs	r3, #6
 8003884:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003886:	2300      	movs	r3, #0
 8003888:	723b      	strb	r3, [r7, #8]
 800388a:	e01e      	b.n	80038ca <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 3) //3: RDCVC
 800388c:	79fb      	ldrb	r3, [r7, #7]
 800388e:	2b03      	cmp	r3, #3
 8003890:	d104      	bne.n	800389c <LTC681x_rdcv_reg+0x44>
    {
        cmd[1] = 0x08;
 8003892:	2308      	movs	r3, #8
 8003894:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003896:	2300      	movs	r3, #0
 8003898:	723b      	strb	r3, [r7, #8]
 800389a:	e016      	b.n	80038ca <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 4) //4: RDCVD
 800389c:	79fb      	ldrb	r3, [r7, #7]
 800389e:	2b04      	cmp	r3, #4
 80038a0:	d104      	bne.n	80038ac <LTC681x_rdcv_reg+0x54>
    {
        cmd[1] = 0x0A;
 80038a2:	230a      	movs	r3, #10
 80038a4:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 80038a6:	2300      	movs	r3, #0
 80038a8:	723b      	strb	r3, [r7, #8]
 80038aa:	e00e      	b.n	80038ca <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 5) //4: RDCVE
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	2b05      	cmp	r3, #5
 80038b0:	d104      	bne.n	80038bc <LTC681x_rdcv_reg+0x64>
    {
        cmd[1] = 0x09;
 80038b2:	2309      	movs	r3, #9
 80038b4:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 80038b6:	2300      	movs	r3, #0
 80038b8:	723b      	strb	r3, [r7, #8]
 80038ba:	e006      	b.n	80038ca <LTC681x_rdcv_reg+0x72>
    }
    else if (reg == 6) //4: RDCVF
 80038bc:	79fb      	ldrb	r3, [r7, #7]
 80038be:	2b06      	cmp	r3, #6
 80038c0:	d103      	bne.n	80038ca <LTC681x_rdcv_reg+0x72>
    {
        cmd[1] = 0x0B;
 80038c2:	230b      	movs	r3, #11
 80038c4:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 80038c6:	2300      	movs	r3, #0
 80038c8:	723b      	strb	r3, [r7, #8]
    }

    cmd_pec = pec15_calc(2, cmd);
 80038ca:	f107 0308 	add.w	r3, r7, #8
 80038ce:	4619      	mov	r1, r3
 80038d0:	2002      	movs	r0, #2
 80038d2:	f7ff fd61 	bl	8003398 <pec15_calc>
 80038d6:	4603      	mov	r3, r0
 80038d8:	81bb      	strh	r3, [r7, #12]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 80038da:	89bb      	ldrh	r3, [r7, #12]
 80038dc:	0a1b      	lsrs	r3, r3, #8
 80038de:	b29b      	uxth	r3, r3
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 80038e4:	89bb      	ldrh	r3, [r7, #12]
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	72fb      	strb	r3, [r7, #11]

    cs_low();
 80038ea:	f001 fa19 	bl	8004d20 <cs_low>
    spi_write_read(cmd, 4, data, (REG_LEN * total_ic));
 80038ee:	7bfb      	ldrb	r3, [r7, #15]
 80038f0:	79ba      	ldrb	r2, [r7, #6]
 80038f2:	fb02 f303 	mul.w	r3, r2, r3
 80038f6:	f107 0008 	add.w	r0, r7, #8
 80038fa:	683a      	ldr	r2, [r7, #0]
 80038fc:	2104      	movs	r1, #4
 80038fe:	f001 fa67 	bl	8004dd0 <spi_write_read>
    cs_high();
 8003902:	f001 fa19 	bl	8004d38 <cs_high>
}
 8003906:	bf00      	nop
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}

0800390e <LTC681x_rdaux_reg>:
 */
void LTC681x_rdaux_reg(uint8_t reg, //Determines which GPIO voltage register is read back
        uint8_t total_ic, //The number of ICs in the system
        uint8_t *data //Array of the unparsed auxiliary codes
        )
{
 800390e:	b580      	push	{r7, lr}
 8003910:	b084      	sub	sp, #16
 8003912:	af00      	add	r7, sp, #0
 8003914:	4603      	mov	r3, r0
 8003916:	603a      	str	r2, [r7, #0]
 8003918:	71fb      	strb	r3, [r7, #7]
 800391a:	460b      	mov	r3, r1
 800391c:	71bb      	strb	r3, [r7, #6]
    const uint8_t REG_LEN = 8; // Number of bytes in the register + 2 bytes for the PEC
 800391e:	2308      	movs	r3, #8
 8003920:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    if (reg == 1)     //Read back auxiliary group A
 8003922:	79fb      	ldrb	r3, [r7, #7]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d104      	bne.n	8003932 <LTC681x_rdaux_reg+0x24>
    {
        cmd[1] = 0x0C;
 8003928:	230c      	movs	r3, #12
 800392a:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 800392c:	2300      	movs	r3, #0
 800392e:	723b      	strb	r3, [r7, #8]
 8003930:	e01b      	b.n	800396a <LTC681x_rdaux_reg+0x5c>
    }
    else if (reg == 2)  //Read back auxiliary group B
 8003932:	79fb      	ldrb	r3, [r7, #7]
 8003934:	2b02      	cmp	r3, #2
 8003936:	d104      	bne.n	8003942 <LTC681x_rdaux_reg+0x34>
    {
        cmd[1] = 0x0E;
 8003938:	230e      	movs	r3, #14
 800393a:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 800393c:	2300      	movs	r3, #0
 800393e:	723b      	strb	r3, [r7, #8]
 8003940:	e013      	b.n	800396a <LTC681x_rdaux_reg+0x5c>
    }
    else if (reg == 3)  //Read back auxiliary group C
 8003942:	79fb      	ldrb	r3, [r7, #7]
 8003944:	2b03      	cmp	r3, #3
 8003946:	d104      	bne.n	8003952 <LTC681x_rdaux_reg+0x44>
    {
        cmd[1] = 0x0D;
 8003948:	230d      	movs	r3, #13
 800394a:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 800394c:	2300      	movs	r3, #0
 800394e:	723b      	strb	r3, [r7, #8]
 8003950:	e00b      	b.n	800396a <LTC681x_rdaux_reg+0x5c>
    }
    else if (reg == 4)  //Read back auxiliary group D
 8003952:	79fb      	ldrb	r3, [r7, #7]
 8003954:	2b04      	cmp	r3, #4
 8003956:	d104      	bne.n	8003962 <LTC681x_rdaux_reg+0x54>
    {
        cmd[1] = 0x0F;
 8003958:	230f      	movs	r3, #15
 800395a:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 800395c:	2300      	movs	r3, #0
 800395e:	723b      	strb	r3, [r7, #8]
 8003960:	e003      	b.n	800396a <LTC681x_rdaux_reg+0x5c>
    }
    else          //Read back auxiliary group A
    {
        cmd[1] = 0x0C;
 8003962:	230c      	movs	r3, #12
 8003964:	727b      	strb	r3, [r7, #9]
        cmd[0] = 0x00;
 8003966:	2300      	movs	r3, #0
 8003968:	723b      	strb	r3, [r7, #8]
    }

    cmd_pec = pec15_calc(2, cmd);
 800396a:	f107 0308 	add.w	r3, r7, #8
 800396e:	4619      	mov	r1, r3
 8003970:	2002      	movs	r0, #2
 8003972:	f7ff fd11 	bl	8003398 <pec15_calc>
 8003976:	4603      	mov	r3, r0
 8003978:	81bb      	strh	r3, [r7, #12]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 800397a:	89bb      	ldrh	r3, [r7, #12]
 800397c:	0a1b      	lsrs	r3, r3, #8
 800397e:	b29b      	uxth	r3, r3
 8003980:	b2db      	uxtb	r3, r3
 8003982:	72bb      	strb	r3, [r7, #10]
    cmd[3] = (uint8_t) (cmd_pec);
 8003984:	89bb      	ldrh	r3, [r7, #12]
 8003986:	b2db      	uxtb	r3, r3
 8003988:	72fb      	strb	r3, [r7, #11]

    cs_low();
 800398a:	f001 f9c9 	bl	8004d20 <cs_low>
    spi_write_read(cmd, 4, data, (REG_LEN * total_ic));
 800398e:	7bfb      	ldrb	r3, [r7, #15]
 8003990:	79ba      	ldrb	r2, [r7, #6]
 8003992:	fb02 f303 	mul.w	r3, r2, r3
 8003996:	f107 0008 	add.w	r0, r7, #8
 800399a:	683a      	ldr	r2, [r7, #0]
 800399c:	2104      	movs	r1, #4
 800399e:	f001 fa17 	bl	8004dd0 <spi_write_read>
    cs_high();
 80039a2:	f001 f9c9 	bl	8004d38 <cs_high>
}
 80039a6:	bf00      	nop
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <parse_cells>:
        uint8_t cell_reg,  // Type of register
        uint8_t cell_data[], // Unparsed data
        uint16_t *cell_codes, // Parsed data
        uint8_t *ic_pec // PEC error
        )
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b088      	sub	sp, #32
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	60ba      	str	r2, [r7, #8]
 80039b6:	607b      	str	r3, [r7, #4]
 80039b8:	4603      	mov	r3, r0
 80039ba:	73fb      	strb	r3, [r7, #15]
 80039bc:	460b      	mov	r3, r1
 80039be:	73bb      	strb	r3, [r7, #14]
    const uint8_t BYT_IN_REG = 6;
 80039c0:	2306      	movs	r3, #6
 80039c2:	773b      	strb	r3, [r7, #28]
    const uint8_t CELL_IN_REG = 3;
 80039c4:	2303      	movs	r3, #3
 80039c6:	76fb      	strb	r3, [r7, #27]
    int8_t pec_error = 0;
 80039c8:	2300      	movs	r3, #0
 80039ca:	77fb      	strb	r3, [r7, #31]
    uint16_t parsed_cell;
    uint16_t received_pec;
    uint16_t data_pec;
    uint8_t data_counter = current_ic * NUM_RX_BYT; //data counter
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
 80039ce:	00db      	lsls	r3, r3, #3
 80039d0:	77bb      	strb	r3, [r7, #30]
    uint8_t current_cell;

    for (current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 80039d2:	2300      	movs	r3, #0
 80039d4:	777b      	strb	r3, [r7, #29]
 80039d6:	e01f      	b.n	8003a18 <parse_cells+0x6a>
    {                      // loops once for each of the 3 codes in the register

        parsed_cell = cell_data[data_counter]
 80039d8:	7fbb      	ldrb	r3, [r7, #30]
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	4413      	add	r3, r2
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	4619      	mov	r1, r3
                + (cell_data[data_counter + 1] << 8); //Each code is received as two bytes and is combined to
 80039e2:	7fbb      	ldrb	r3, [r7, #30]
 80039e4:	3301      	adds	r3, #1
 80039e6:	68ba      	ldr	r2, [r7, #8]
 80039e8:	4413      	add	r3, r2
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	021b      	lsls	r3, r3, #8
 80039ee:	b29b      	uxth	r3, r3
        parsed_cell = cell_data[data_counter]
 80039f0:	440b      	add	r3, r1
 80039f2:	82bb      	strh	r3, [r7, #20]
                                                      // create the parsed code
        cell_codes[current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 80039f4:	7f7a      	ldrb	r2, [r7, #29]
 80039f6:	7bbb      	ldrb	r3, [r7, #14]
 80039f8:	3b01      	subs	r3, #1
 80039fa:	7ef9      	ldrb	r1, [r7, #27]
 80039fc:	fb01 f303 	mul.w	r3, r1, r3
 8003a00:	4413      	add	r3, r2
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	4413      	add	r3, r2
 8003a08:	8aba      	ldrh	r2, [r7, #20]
 8003a0a:	801a      	strh	r2, [r3, #0]

        data_counter = data_counter + 2; //Because the codes are two bytes, the data counter
 8003a0c:	7fbb      	ldrb	r3, [r7, #30]
 8003a0e:	3302      	adds	r3, #2
 8003a10:	77bb      	strb	r3, [r7, #30]
    for (current_cell = 0; current_cell < CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 8003a12:	7f7b      	ldrb	r3, [r7, #29]
 8003a14:	3301      	adds	r3, #1
 8003a16:	777b      	strb	r3, [r7, #29]
 8003a18:	7f7a      	ldrb	r2, [r7, #29]
 8003a1a:	7efb      	ldrb	r3, [r7, #27]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d3db      	bcc.n	80039d8 <parse_cells+0x2a>
                                         //must increment by two for each parsed code
    }

    received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter + 1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 8003a20:	7fbb      	ldrb	r3, [r7, #30]
 8003a22:	68ba      	ldr	r2, [r7, #8]
 8003a24:	4413      	add	r3, r2
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	021b      	lsls	r3, r3, #8
 8003a2a:	b21a      	sxth	r2, r3
 8003a2c:	7fbb      	ldrb	r3, [r7, #30]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	68b9      	ldr	r1, [r7, #8]
 8003a32:	440b      	add	r3, r1
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	b21b      	sxth	r3, r3
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	b21b      	sxth	r3, r3
 8003a3c:	833b      	strh	r3, [r7, #24]
                                                                                 //after the 6 cell voltage data bytes
    data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 8003a3e:	7bfb      	ldrb	r3, [r7, #15]
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	461a      	mov	r2, r3
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	441a      	add	r2, r3
 8003a48:	7f3b      	ldrb	r3, [r7, #28]
 8003a4a:	4611      	mov	r1, r2
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7ff fca3 	bl	8003398 <pec15_calc>
 8003a52:	4603      	mov	r3, r0
 8003a54:	82fb      	strh	r3, [r7, #22]

    if (received_pec != data_pec)
 8003a56:	8b3a      	ldrh	r2, [r7, #24]
 8003a58:	8afb      	ldrh	r3, [r7, #22]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d008      	beq.n	8003a70 <parse_cells+0xc2>
    {
        pec_error = 1; //The pec_error variable is simply set negative if any PEC errors
 8003a5e:	2301      	movs	r3, #1
 8003a60:	77fb      	strb	r3, [r7, #31]
        ic_pec[cell_reg - 1] = 1;
 8003a62:	7bbb      	ldrb	r3, [r7, #14]
 8003a64:	3b01      	subs	r3, #1
 8003a66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a68:	4413      	add	r3, r2
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	701a      	strb	r2, [r3, #0]
 8003a6e:	e005      	b.n	8003a7c <parse_cells+0xce>
    }
    else
    {
        ic_pec[cell_reg - 1] = 0;
 8003a70:	7bbb      	ldrb	r3, [r7, #14]
 8003a72:	3b01      	subs	r3, #1
 8003a74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a76:	4413      	add	r3, r2
 8003a78:	2200      	movs	r2, #0
 8003a7a:	701a      	strb	r2, [r3, #0]
    }
    data_counter = data_counter + 2;
 8003a7c:	7fbb      	ldrb	r3, [r7, #30]
 8003a7e:	3302      	adds	r3, #2
 8003a80:	77bb      	strb	r3, [r7, #30]

    return (pec_error);
 8003a82:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3720      	adds	r7, #32
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
	...

08003a90 <LTC681x_pollAdc>:
    return (adc_state);
}

/* This function will block operation until the ADC has finished it's conversion */
uint32_t LTC681x_pollAdc()
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
    uint32_t counter = 0;
 8003a96:	2300      	movs	r3, #0
 8003a98:	60fb      	str	r3, [r7, #12]
    uint8_t finished = 0;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	72fb      	strb	r3, [r7, #11]
    uint8_t current_time = 0;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	72bb      	strb	r3, [r7, #10]
    uint8_t cmd[4];
    uint16_t cmd_pec;

    cmd[0] = 0x07;
 8003aa2:	2307      	movs	r3, #7
 8003aa4:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x14;
 8003aa6:	2314      	movs	r3, #20
 8003aa8:	717b      	strb	r3, [r7, #5]
    cmd_pec = pec15_calc(2, cmd);
 8003aaa:	1d3b      	adds	r3, r7, #4
 8003aac:	4619      	mov	r1, r3
 8003aae:	2002      	movs	r0, #2
 8003ab0:	f7ff fc72 	bl	8003398 <pec15_calc>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	813b      	strh	r3, [r7, #8]
    cmd[2] = (uint8_t) (cmd_pec >> 8);
 8003ab8:	893b      	ldrh	r3, [r7, #8]
 8003aba:	0a1b      	lsrs	r3, r3, #8
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	71bb      	strb	r3, [r7, #6]
    cmd[3] = (uint8_t) (cmd_pec);
 8003ac2:	893b      	ldrh	r3, [r7, #8]
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	71fb      	strb	r3, [r7, #7]

    cs_low();
 8003ac8:	f001 f92a 	bl	8004d20 <cs_low>
    spi_write_array(4, cmd);
 8003acc:	1d3b      	adds	r3, r7, #4
 8003ace:	4619      	mov	r1, r3
 8003ad0:	2004      	movs	r0, #4
 8003ad2:	f001 f959 	bl	8004d88 <spi_write_array>
    while ((counter < 400000) && (finished == 0))
 8003ad6:	e00d      	b.n	8003af4 <LTC681x_pollAdc+0x64>
    {
        current_time = spi_read_byte(0xFF);
 8003ad8:	20ff      	movs	r0, #255	@ 0xff
 8003ada:	f001 f9b5 	bl	8004e48 <spi_read_byte>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	72bb      	strb	r3, [r7, #10]
        if (current_time > 0)
 8003ae2:	7abb      	ldrb	r3, [r7, #10]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d002      	beq.n	8003aee <LTC681x_pollAdc+0x5e>
        {
            finished = 1;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	72fb      	strb	r3, [r7, #11]
 8003aec:	e002      	b.n	8003af4 <LTC681x_pollAdc+0x64>

        }
        else
        {
            counter = counter + 10;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	330a      	adds	r3, #10
 8003af2:	60fb      	str	r3, [r7, #12]
    while ((counter < 400000) && (finished == 0))
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	4a06      	ldr	r2, [pc, #24]	@ (8003b10 <LTC681x_pollAdc+0x80>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d802      	bhi.n	8003b02 <LTC681x_pollAdc+0x72>
 8003afc:	7afb      	ldrb	r3, [r7, #11]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0ea      	beq.n	8003ad8 <LTC681x_pollAdc+0x48>
        }
    }
    cs_high();
 8003b02:	f001 f919 	bl	8004d38 <cs_high>

    return ((uint32_t)current_time);
 8003b06:	7abb      	ldrb	r3, [r7, #10]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	00061a7f 	.word	0x00061a7f

08003b14 <LTC681x_clraux>:
 The command clears the Auxiliary registers and initializes
 all values to 1. The register will read back hexadecimal 0xFF
 after the command is sent.
 */
void LTC681x_clraux()
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
    uint8_t cmd[2] = { 0x07, 0x12 };
 8003b1a:	f241 2307 	movw	r3, #4615	@ 0x1207
 8003b1e:	80bb      	strh	r3, [r7, #4]
    cmd_68(cmd);
 8003b20:	1d3b      	adds	r3, r7, #4
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7ff fb86 	bl	8003234 <cmd_68>
}
 8003b28:	bf00      	nop
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <LTC681x_check_pec>:
/* Helper function that increments PEC counters */
void LTC681x_check_pec(uint8_t total_ic, //Number of ICs in the system
        uint8_t reg, //Type of Register
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	4603      	mov	r3, r0
 8003b38:	603a      	str	r2, [r7, #0]
 8003b3a:	71fb      	strb	r3, [r7, #7]
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	71bb      	strb	r3, [r7, #6]
    int current_ic;
    int i;
    switch (reg)
 8003b40:	79bb      	ldrb	r3, [r7, #6]
 8003b42:	2b04      	cmp	r3, #4
 8003b44:	f200 81d3 	bhi.w	8003eee <LTC681x_check_pec+0x3be>
 8003b48:	a201      	add	r2, pc, #4	@ (adr r2, 8003b50 <LTC681x_check_pec+0x20>)
 8003b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4e:	bf00      	nop
 8003b50:	08003b65 	.word	0x08003b65
 8003b54:	08003c91 	.word	0x08003c91
 8003b58:	08003d5b 	.word	0x08003d5b
 8003b5c:	08003e25 	.word	0x08003e25
 8003b60:	08003bfb 	.word	0x08003bfb
    {
    case CFGR:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003b64:	2300      	movs	r3, #0
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	e042      	b.n	8003bf0 <LTC681x_check_pec+0xc0>
        {
            ic[current_ic].crc_count.pec_count =
                    ic[current_ic].crc_count.pec_count
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	019b      	lsls	r3, r3, #6
 8003b70:	4413      	add	r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	461a      	mov	r2, r3
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	4413      	add	r3, r2
 8003b7a:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                            + ic[current_ic].config.rx_pec_match;
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	4613      	mov	r3, r2
 8003b82:	019b      	lsls	r3, r3, #6
 8003b84:	4413      	add	r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	461a      	mov	r2, r3
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	7b9b      	ldrb	r3, [r3, #14]
 8003b90:	4618      	mov	r0, r3
            ic[current_ic].crc_count.pec_count =
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	4613      	mov	r3, r2
 8003b96:	019b      	lsls	r3, r3, #6
 8003b98:	4413      	add	r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	4413      	add	r3, r2
                            + ic[current_ic].config.rx_pec_match;
 8003ba2:	180a      	adds	r2, r1, r0
 8003ba4:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.pec_count =
 8003ba6:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            ic[current_ic].crc_count.cfgr_pec =
                    ic[current_ic].crc_count.cfgr_pec
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	4613      	mov	r3, r2
 8003bae:	019b      	lsls	r3, r3, #6
 8003bb0:	4413      	add	r3, r2
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	4413      	add	r3, r2
 8003bba:	f8b3 10c8 	ldrh.w	r1, [r3, #200]	@ 0xc8
                            + ic[current_ic].config.rx_pec_match;
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	019b      	lsls	r3, r3, #6
 8003bc4:	4413      	add	r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	461a      	mov	r2, r3
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	4413      	add	r3, r2
 8003bce:	7b9b      	ldrb	r3, [r3, #14]
 8003bd0:	4618      	mov	r0, r3
            ic[current_ic].crc_count.cfgr_pec =
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	019b      	lsls	r3, r3, #6
 8003bd8:	4413      	add	r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	461a      	mov	r2, r3
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	4413      	add	r3, r2
                            + ic[current_ic].config.rx_pec_match;
 8003be2:	180a      	adds	r2, r1, r0
 8003be4:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.cfgr_pec =
 8003be6:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	3301      	adds	r3, #1
 8003bee:	60fb      	str	r3, [r7, #12]
 8003bf0:	79fb      	ldrb	r3, [r7, #7]
 8003bf2:	68fa      	ldr	r2, [r7, #12]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	dbb8      	blt.n	8003b6a <LTC681x_check_pec+0x3a>
        }
        break;
 8003bf8:	e17a      	b.n	8003ef0 <LTC681x_check_pec+0x3c0>

    case CFGRB:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	60fb      	str	r3, [r7, #12]
 8003bfe:	e042      	b.n	8003c86 <LTC681x_check_pec+0x156>
        {
            ic[current_ic].crc_count.pec_count =
                    ic[current_ic].crc_count.pec_count
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	4613      	mov	r3, r2
 8003c04:	019b      	lsls	r3, r3, #6
 8003c06:	4413      	add	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	4413      	add	r3, r2
 8003c10:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                            + ic[current_ic].configb.rx_pec_match;
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	4613      	mov	r3, r2
 8003c18:	019b      	lsls	r3, r3, #6
 8003c1a:	4413      	add	r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	461a      	mov	r2, r3
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	4413      	add	r3, r2
 8003c24:	7f5b      	ldrb	r3, [r3, #29]
 8003c26:	4618      	mov	r0, r3
            ic[current_ic].crc_count.pec_count =
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	019b      	lsls	r3, r3, #6
 8003c2e:	4413      	add	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	461a      	mov	r2, r3
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	4413      	add	r3, r2
                            + ic[current_ic].configb.rx_pec_match;
 8003c38:	180a      	adds	r2, r1, r0
 8003c3a:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.pec_count =
 8003c3c:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
            ic[current_ic].crc_count.cfgr_pec =
                    ic[current_ic].crc_count.cfgr_pec
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	4613      	mov	r3, r2
 8003c44:	019b      	lsls	r3, r3, #6
 8003c46:	4413      	add	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	4413      	add	r3, r2
 8003c50:	f8b3 10c8 	ldrh.w	r1, [r3, #200]	@ 0xc8
                            + ic[current_ic].configb.rx_pec_match;
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	4613      	mov	r3, r2
 8003c58:	019b      	lsls	r3, r3, #6
 8003c5a:	4413      	add	r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	461a      	mov	r2, r3
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	4413      	add	r3, r2
 8003c64:	7f5b      	ldrb	r3, [r3, #29]
 8003c66:	4618      	mov	r0, r3
            ic[current_ic].crc_count.cfgr_pec =
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	019b      	lsls	r3, r3, #6
 8003c6e:	4413      	add	r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	461a      	mov	r2, r3
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	4413      	add	r3, r2
                            + ic[current_ic].configb.rx_pec_match;
 8003c78:	180a      	adds	r2, r1, r0
 8003c7a:	b292      	uxth	r2, r2
            ic[current_ic].crc_count.cfgr_pec =
 8003c7c:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	3301      	adds	r3, #1
 8003c84:	60fb      	str	r3, [r7, #12]
 8003c86:	79fb      	ldrb	r3, [r7, #7]
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	dbb8      	blt.n	8003c00 <LTC681x_check_pec+0xd0>
        }
        break;
 8003c8e:	e12f      	b.n	8003ef0 <LTC681x_check_pec+0x3c0>
    case CELL:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003c90:	2300      	movs	r3, #0
 8003c92:	60fb      	str	r3, [r7, #12]
 8003c94:	e05c      	b.n	8003d50 <LTC681x_check_pec+0x220>
        {
            for (i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 8003c96:	2300      	movs	r3, #0
 8003c98:	60bb      	str	r3, [r7, #8]
 8003c9a:	e04f      	b.n	8003d3c <LTC681x_check_pec+0x20c>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8003c9c:	68fa      	ldr	r2, [r7, #12]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	019b      	lsls	r3, r3, #6
 8003ca2:	4413      	add	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	4413      	add	r3, r2
 8003cac:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + ic[current_ic].cells.pec_match[i];
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	019b      	lsls	r3, r3, #6
 8003cb6:	4413      	add	r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	461a      	mov	r2, r3
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	441a      	add	r2, r3
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	3342      	adds	r3, #66	@ 0x42
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	019b      	lsls	r3, r3, #6
 8003cd0:	4413      	add	r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	4413      	add	r3, r2
                                + ic[current_ic].cells.pec_match[i];
 8003cda:	180a      	adds	r2, r1, r0
 8003cdc:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 8003cde:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.cell_pec[i] =
                        ic[current_ic].crc_count.cell_pec[i]
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	019b      	lsls	r3, r3, #6
 8003ce8:	4413      	add	r3, r2
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	461a      	mov	r2, r3
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	441a      	add	r2, r3
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	3360      	adds	r3, #96	@ 0x60
 8003cf6:	005b      	lsls	r3, r3, #1
 8003cf8:	4413      	add	r3, r2
 8003cfa:	8959      	ldrh	r1, [r3, #10]
                                + ic[current_ic].cells.pec_match[i];
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	4613      	mov	r3, r2
 8003d00:	019b      	lsls	r3, r3, #6
 8003d02:	4413      	add	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	461a      	mov	r2, r3
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	441a      	add	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	4413      	add	r3, r2
 8003d10:	3342      	adds	r3, #66	@ 0x42
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	4618      	mov	r0, r3
                ic[current_ic].crc_count.cell_pec[i] =
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	019b      	lsls	r3, r3, #6
 8003d1c:	4413      	add	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	461a      	mov	r2, r3
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	441a      	add	r2, r3
                                + ic[current_ic].cells.pec_match[i];
 8003d26:	180b      	adds	r3, r1, r0
 8003d28:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.cell_pec[i] =
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	3360      	adds	r3, #96	@ 0x60
 8003d2e:	005b      	lsls	r3, r3, #1
 8003d30:	4413      	add	r3, r2
 8003d32:	460a      	mov	r2, r1
 8003d34:	815a      	strh	r2, [r3, #10]
            for (i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	60bb      	str	r3, [r7, #8]
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8003d42:	461a      	mov	r2, r3
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	4293      	cmp	r3, r2
 8003d48:	dba8      	blt.n	8003c9c <LTC681x_check_pec+0x16c>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	60fb      	str	r3, [r7, #12]
 8003d50:	79fb      	ldrb	r3, [r7, #7]
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	db9e      	blt.n	8003c96 <LTC681x_check_pec+0x166>
            }
        }
        break;
 8003d58:	e0ca      	b.n	8003ef0 <LTC681x_check_pec+0x3c0>
    case AUX:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60fb      	str	r3, [r7, #12]
 8003d5e:	e05c      	b.n	8003e1a <LTC681x_check_pec+0x2ea>
        {
            for (i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8003d60:	2300      	movs	r3, #0
 8003d62:	60bb      	str	r3, [r7, #8]
 8003d64:	e04f      	b.n	8003e06 <LTC681x_check_pec+0x2d6>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	019b      	lsls	r3, r3, #6
 8003d6c:	4413      	add	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	461a      	mov	r2, r3
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	4413      	add	r3, r2
 8003d76:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + (ic[current_ic].aux.pec_match[i]);
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	019b      	lsls	r3, r3, #6
 8003d80:	4413      	add	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	461a      	mov	r2, r3
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	441a      	add	r2, r3
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	3360      	adds	r3, #96	@ 0x60
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	4613      	mov	r3, r2
 8003d98:	019b      	lsls	r3, r3, #6
 8003d9a:	4413      	add	r3, r2
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	461a      	mov	r2, r3
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	4413      	add	r3, r2
                                + (ic[current_ic].aux.pec_match[i]);
 8003da4:	180a      	adds	r2, r1, r0
 8003da6:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 8003da8:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.aux_pec[i] =
                        ic[current_ic].crc_count.aux_pec[i]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	4613      	mov	r3, r2
 8003db0:	019b      	lsls	r3, r3, #6
 8003db2:	4413      	add	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	461a      	mov	r2, r3
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	441a      	add	r2, r3
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	3368      	adds	r3, #104	@ 0x68
 8003dc0:	005b      	lsls	r3, r3, #1
 8003dc2:	4413      	add	r3, r2
 8003dc4:	88d9      	ldrh	r1, [r3, #6]
                                + (ic[current_ic].aux.pec_match[i]);
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	019b      	lsls	r3, r3, #6
 8003dcc:	4413      	add	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	441a      	add	r2, r3
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	4413      	add	r3, r2
 8003dda:	3360      	adds	r3, #96	@ 0x60
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	4618      	mov	r0, r3
                ic[current_ic].crc_count.aux_pec[i] =
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	4613      	mov	r3, r2
 8003de4:	019b      	lsls	r3, r3, #6
 8003de6:	4413      	add	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	461a      	mov	r2, r3
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	441a      	add	r2, r3
                                + (ic[current_ic].aux.pec_match[i]);
 8003df0:	180b      	adds	r3, r1, r0
 8003df2:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.aux_pec[i] =
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	3368      	adds	r3, #104	@ 0x68
 8003df8:	005b      	lsls	r3, r3, #1
 8003dfa:	4413      	add	r3, r2
 8003dfc:	460a      	mov	r2, r1
 8003dfe:	80da      	strh	r2, [r3, #6]
            for (i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	3301      	adds	r3, #1
 8003e04:	60bb      	str	r3, [r7, #8]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	4293      	cmp	r3, r2
 8003e12:	dba8      	blt.n	8003d66 <LTC681x_check_pec+0x236>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	3301      	adds	r3, #1
 8003e18:	60fb      	str	r3, [r7, #12]
 8003e1a:	79fb      	ldrb	r3, [r7, #7]
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	db9e      	blt.n	8003d60 <LTC681x_check_pec+0x230>
            }
        }

        break;
 8003e22:	e065      	b.n	8003ef0 <LTC681x_check_pec+0x3c0>
    case STAT:
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003e24:	2300      	movs	r3, #0
 8003e26:	60fb      	str	r3, [r7, #12]
 8003e28:	e05c      	b.n	8003ee4 <LTC681x_check_pec+0x3b4>
        {

            for (i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60bb      	str	r3, [r7, #8]
 8003e2e:	e04f      	b.n	8003ed0 <LTC681x_check_pec+0x3a0>
            {
                ic[current_ic].crc_count.pec_count =
                        ic[current_ic].crc_count.pec_count
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	4613      	mov	r3, r2
 8003e34:	019b      	lsls	r3, r3, #6
 8003e36:	4413      	add	r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	4413      	add	r3, r2
 8003e40:	f8b3 10c6 	ldrh.w	r1, [r3, #198]	@ 0xc6
                                + ic[current_ic].stat.pec_match[i];
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	4613      	mov	r3, r2
 8003e48:	019b      	lsls	r3, r3, #6
 8003e4a:	4413      	add	r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	461a      	mov	r2, r3
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	441a      	add	r2, r3
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	4413      	add	r3, r2
 8003e58:	3371      	adds	r3, #113	@ 0x71
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	4618      	mov	r0, r3
                ic[current_ic].crc_count.pec_count =
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	4613      	mov	r3, r2
 8003e62:	019b      	lsls	r3, r3, #6
 8003e64:	4413      	add	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	461a      	mov	r2, r3
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	4413      	add	r3, r2
                                + ic[current_ic].stat.pec_match[i];
 8003e6e:	180a      	adds	r2, r1, r0
 8003e70:	b292      	uxth	r2, r2
                ic[current_ic].crc_count.pec_count =
 8003e72:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
                ic[current_ic].crc_count.stat_pec[i] =
                        ic[current_ic].crc_count.stat_pec[i]
 8003e76:	68fa      	ldr	r2, [r7, #12]
 8003e78:	4613      	mov	r3, r2
 8003e7a:	019b      	lsls	r3, r3, #6
 8003e7c:	4413      	add	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	461a      	mov	r2, r3
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	441a      	add	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	336c      	adds	r3, #108	@ 0x6c
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	4413      	add	r3, r2
 8003e8e:	88d9      	ldrh	r1, [r3, #6]
                                + ic[current_ic].stat.pec_match[i];
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	4613      	mov	r3, r2
 8003e94:	019b      	lsls	r3, r3, #6
 8003e96:	4413      	add	r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	441a      	add	r2, r3
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	4413      	add	r3, r2
 8003ea4:	3371      	adds	r3, #113	@ 0x71
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	4618      	mov	r0, r3
                ic[current_ic].crc_count.stat_pec[i] =
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	4613      	mov	r3, r2
 8003eae:	019b      	lsls	r3, r3, #6
 8003eb0:	4413      	add	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	441a      	add	r2, r3
                                + ic[current_ic].stat.pec_match[i];
 8003eba:	180b      	adds	r3, r1, r0
 8003ebc:	b299      	uxth	r1, r3
                ic[current_ic].crc_count.stat_pec[i] =
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	336c      	adds	r3, #108	@ 0x6c
 8003ec2:	005b      	lsls	r3, r3, #1
 8003ec4:	4413      	add	r3, r2
 8003ec6:	460a      	mov	r2, r1
 8003ec8:	80da      	strh	r2, [r3, #6]
            for (i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	60bb      	str	r3, [r7, #8]
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	dba8      	blt.n	8003e30 <LTC681x_check_pec+0x300>
        for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	60fb      	str	r3, [r7, #12]
 8003ee4:	79fb      	ldrb	r3, [r7, #7]
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	db9e      	blt.n	8003e2a <LTC681x_check_pec+0x2fa>
            }
        }
        break;
 8003eec:	e000      	b.n	8003ef0 <LTC681x_check_pec+0x3c0>
    default:
        break;
 8003eee:	bf00      	nop
    }
}
 8003ef0:	bf00      	nop
 8003ef2:	3714      	adds	r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	4603      	mov	r3, r0
 8003f04:	6039      	str	r1, [r7, #0]
 8003f06:	71fb      	strb	r3, [r7, #7]
    int i, current_ic;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003f08:	2300      	movs	r3, #0
 8003f0a:	60bb      	str	r3, [r7, #8]
 8003f0c:	e05d      	b.n	8003fca <LTC681x_reset_crc_count+0xce>
    {
        ic[current_ic].crc_count.pec_count = 0;
 8003f0e:	68ba      	ldr	r2, [r7, #8]
 8003f10:	4613      	mov	r3, r2
 8003f12:	019b      	lsls	r3, r3, #6
 8003f14:	4413      	add	r3, r2
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	461a      	mov	r2, r3
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
        ic[current_ic].crc_count.cfgr_pec = 0;
 8003f24:	68ba      	ldr	r2, [r7, #8]
 8003f26:	4613      	mov	r3, r2
 8003f28:	019b      	lsls	r3, r3, #6
 8003f2a:	4413      	add	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	461a      	mov	r2, r3
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	4413      	add	r3, r2
 8003f34:	2200      	movs	r2, #0
 8003f36:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
        for (i = 0; i < 6; i++)
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60fb      	str	r3, [r7, #12]
 8003f3e:	e010      	b.n	8003f62 <LTC681x_reset_crc_count+0x66>
        {
            ic[current_ic].crc_count.cell_pec[i] = 0;
 8003f40:	68ba      	ldr	r2, [r7, #8]
 8003f42:	4613      	mov	r3, r2
 8003f44:	019b      	lsls	r3, r3, #6
 8003f46:	4413      	add	r3, r2
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	441a      	add	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	3360      	adds	r3, #96	@ 0x60
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	4413      	add	r3, r2
 8003f58:	2200      	movs	r2, #0
 8003f5a:	815a      	strh	r2, [r3, #10]
        for (i = 0; i < 6; i++)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	60fb      	str	r3, [r7, #12]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2b05      	cmp	r3, #5
 8003f66:	ddeb      	ble.n	8003f40 <LTC681x_reset_crc_count+0x44>
        }
        for (i = 0; i < 4; i++)
 8003f68:	2300      	movs	r3, #0
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	e010      	b.n	8003f90 <LTC681x_reset_crc_count+0x94>
        {
            ic[current_ic].crc_count.aux_pec[i] = 0;
 8003f6e:	68ba      	ldr	r2, [r7, #8]
 8003f70:	4613      	mov	r3, r2
 8003f72:	019b      	lsls	r3, r3, #6
 8003f74:	4413      	add	r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	461a      	mov	r2, r3
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	441a      	add	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	3368      	adds	r3, #104	@ 0x68
 8003f82:	005b      	lsls	r3, r3, #1
 8003f84:	4413      	add	r3, r2
 8003f86:	2200      	movs	r2, #0
 8003f88:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 4; i++)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	60fb      	str	r3, [r7, #12]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2b03      	cmp	r3, #3
 8003f94:	ddeb      	ble.n	8003f6e <LTC681x_reset_crc_count+0x72>
        }
        for (i = 0; i < 2; i++)
 8003f96:	2300      	movs	r3, #0
 8003f98:	60fb      	str	r3, [r7, #12]
 8003f9a:	e010      	b.n	8003fbe <LTC681x_reset_crc_count+0xc2>
        {
            ic[current_ic].crc_count.stat_pec[i] = 0;
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	019b      	lsls	r3, r3, #6
 8003fa2:	4413      	add	r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	441a      	add	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	336c      	adds	r3, #108	@ 0x6c
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	4413      	add	r3, r2
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	80da      	strh	r2, [r3, #6]
        for (i = 0; i < 2; i++)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	3301      	adds	r3, #1
 8003fbc:	60fb      	str	r3, [r7, #12]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	ddeb      	ble.n	8003f9c <LTC681x_reset_crc_count+0xa0>
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	60bb      	str	r3, [r7, #8]
 8003fca:	79fb      	ldrb	r3, [r7, #7]
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	db9d      	blt.n	8003f0e <LTC681x_reset_crc_count+0x12>
        }
    }
}
 8003fd2:	bf00      	nop
 8003fd4:	bf00      	nop
 8003fd6:	3714      	adds	r7, #20
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
        cell_asic *ic //A two dimensional array that stores the data
        )
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	6039      	str	r1, [r7, #0]
 8003fea:	71fb      	strb	r3, [r7, #7]
    uint8_t current_ic, j;
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8003fec:	2300      	movs	r3, #0
 8003fee:	73fb      	strb	r3, [r7, #15]
 8003ff0:	e021      	b.n	8004036 <LTC681x_init_cfg+0x56>
    {
        for (j = 0; j < 6; j++)
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	73bb      	strb	r3, [r7, #14]
 8003ff6:	e00d      	b.n	8004014 <LTC681x_init_cfg+0x34>
        {
            ic[current_ic].config.tx_data[j] = 0;
 8003ff8:	7bfa      	ldrb	r2, [r7, #15]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	019b      	lsls	r3, r3, #6
 8003ffe:	4413      	add	r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	461a      	mov	r2, r3
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	441a      	add	r2, r3
 8004008:	7bbb      	ldrb	r3, [r7, #14]
 800400a:	2100      	movs	r1, #0
 800400c:	54d1      	strb	r1, [r2, r3]
        for (j = 0; j < 6; j++)
 800400e:	7bbb      	ldrb	r3, [r7, #14]
 8004010:	3301      	adds	r3, #1
 8004012:	73bb      	strb	r3, [r7, #14]
 8004014:	7bbb      	ldrb	r3, [r7, #14]
 8004016:	2b05      	cmp	r3, #5
 8004018:	d9ee      	bls.n	8003ff8 <LTC681x_init_cfg+0x18>
        }
        ic[current_ic].isospi_reverse = 0;
 800401a:	7bfa      	ldrb	r2, [r7, #15]
 800401c:	4613      	mov	r3, r2
 800401e:	019b      	lsls	r3, r3, #6
 8004020:	4413      	add	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	461a      	mov	r2, r3
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	4413      	add	r3, r2
 800402a:	2200      	movs	r2, #0
 800402c:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    for (current_ic = 0; current_ic < total_ic; current_ic++)
 8004030:	7bfb      	ldrb	r3, [r7, #15]
 8004032:	3301      	adds	r3, #1
 8004034:	73fb      	strb	r3, [r7, #15]
 8004036:	7bfa      	ldrb	r2, [r7, #15]
 8004038:	79fb      	ldrb	r3, [r7, #7]
 800403a:	429a      	cmp	r2, r3
 800403c:	d3d9      	bcc.n	8003ff2 <LTC681x_init_cfg+0x12>
    }
}
 800403e:	bf00      	nop
 8004040:	bf00      	nop
 8004042:	3714      	adds	r7, #20
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <LTC681x_set_cfgr>:
        bool dcc[12], // The DCC bits
        bool dcto[4], // The Dcto bits
        uint16_t uv, // The UV value
        uint16_t ov // The OV value
        )
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b082      	sub	sp, #8
 8004050:	af00      	add	r7, sp, #0
 8004052:	6039      	str	r1, [r7, #0]
 8004054:	4611      	mov	r1, r2
 8004056:	461a      	mov	r2, r3
 8004058:	4603      	mov	r3, r0
 800405a:	71fb      	strb	r3, [r7, #7]
 800405c:	460b      	mov	r3, r1
 800405e:	71bb      	strb	r3, [r7, #6]
 8004060:	4613      	mov	r3, r2
 8004062:	717b      	strb	r3, [r7, #5]
    LTC681x_set_cfgr_refon(nIC, ic, refon);
 8004064:	79ba      	ldrb	r2, [r7, #6]
 8004066:	79fb      	ldrb	r3, [r7, #7]
 8004068:	6839      	ldr	r1, [r7, #0]
 800406a:	4618      	mov	r0, r3
 800406c:	f000 f828 	bl	80040c0 <LTC681x_set_cfgr_refon>
    LTC681x_set_cfgr_adcopt(nIC, ic, adcopt);
 8004070:	797a      	ldrb	r2, [r7, #5]
 8004072:	79fb      	ldrb	r3, [r7, #7]
 8004074:	6839      	ldr	r1, [r7, #0]
 8004076:	4618      	mov	r0, r3
 8004078:	f000 f85e 	bl	8004138 <LTC681x_set_cfgr_adcopt>
    LTC681x_set_cfgr_gpio(nIC, ic, gpio);
 800407c:	79fb      	ldrb	r3, [r7, #7]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	6839      	ldr	r1, [r7, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f000 f894 	bl	80041b0 <LTC681x_set_cfgr_gpio>
    LTC681x_set_cfgr_dis(nIC, ic, dcc);
 8004088:	79fb      	ldrb	r3, [r7, #7]
 800408a:	697a      	ldr	r2, [r7, #20]
 800408c:	6839      	ldr	r1, [r7, #0]
 800408e:	4618      	mov	r0, r3
 8004090:	f000 f8e6 	bl	8004260 <LTC681x_set_cfgr_dis>
    LTC681x_set_cfgr_dcto(nIC, ic, dcto);
 8004094:	79fb      	ldrb	r3, [r7, #7]
 8004096:	69ba      	ldr	r2, [r7, #24]
 8004098:	6839      	ldr	r1, [r7, #0]
 800409a:	4618      	mov	r0, r3
 800409c:	f000 f97f 	bl	800439e <LTC681x_set_cfgr_dcto>
    LTC681x_set_cfgr_uv(nIC, ic, uv);
 80040a0:	8bba      	ldrh	r2, [r7, #28]
 80040a2:	79fb      	ldrb	r3, [r7, #7]
 80040a4:	6839      	ldr	r1, [r7, #0]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f000 f9d1 	bl	800444e <LTC681x_set_cfgr_uv>
    LTC681x_set_cfgr_ov(nIC, ic, ov);
 80040ac:	8c3a      	ldrh	r2, [r7, #32]
 80040ae:	79fb      	ldrb	r3, [r7, #7]
 80040b0:	6839      	ldr	r1, [r7, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f000 fa1b 	bl	80044ee <LTC681x_set_cfgr_ov>
}
 80040b8:	bf00      	nop
 80040ba:	3708      	adds	r7, #8
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	4603      	mov	r3, r0
 80040c8:	6039      	str	r1, [r7, #0]
 80040ca:	71fb      	strb	r3, [r7, #7]
 80040cc:	4613      	mov	r3, r2
 80040ce:	71bb      	strb	r3, [r7, #6]
    if (refon)
 80040d0:	79bb      	ldrb	r3, [r7, #6]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d015      	beq.n	8004102 <LTC681x_set_cfgr_refon+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x04;
 80040d6:	79fa      	ldrb	r2, [r7, #7]
 80040d8:	4613      	mov	r3, r2
 80040da:	019b      	lsls	r3, r3, #6
 80040dc:	4413      	add	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	461a      	mov	r2, r3
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	4413      	add	r3, r2
 80040e6:	7819      	ldrb	r1, [r3, #0]
 80040e8:	79fa      	ldrb	r2, [r7, #7]
 80040ea:	4613      	mov	r3, r2
 80040ec:	019b      	lsls	r3, r3, #6
 80040ee:	4413      	add	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	461a      	mov	r2, r3
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	4413      	add	r3, r2
 80040f8:	f041 0204 	orr.w	r2, r1, #4
 80040fc:	b2d2      	uxtb	r2, r2
 80040fe:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
}
 8004100:	e014      	b.n	800412c <LTC681x_set_cfgr_refon+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFB;
 8004102:	79fa      	ldrb	r2, [r7, #7]
 8004104:	4613      	mov	r3, r2
 8004106:	019b      	lsls	r3, r3, #6
 8004108:	4413      	add	r3, r2
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	461a      	mov	r2, r3
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	4413      	add	r3, r2
 8004112:	7819      	ldrb	r1, [r3, #0]
 8004114:	79fa      	ldrb	r2, [r7, #7]
 8004116:	4613      	mov	r3, r2
 8004118:	019b      	lsls	r3, r3, #6
 800411a:	4413      	add	r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	461a      	mov	r2, r3
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	4413      	add	r3, r2
 8004124:	f021 0204 	bic.w	r2, r1, #4
 8004128:	b2d2      	uxtb	r2, r2
 800412a:	701a      	strb	r2, [r3, #0]
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	4603      	mov	r3, r0
 8004140:	6039      	str	r1, [r7, #0]
 8004142:	71fb      	strb	r3, [r7, #7]
 8004144:	4613      	mov	r3, r2
 8004146:	71bb      	strb	r3, [r7, #6]
    if (adcopt)
 8004148:	79bb      	ldrb	r3, [r7, #6]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d015      	beq.n	800417a <LTC681x_set_cfgr_adcopt+0x42>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] | 0x01;
 800414e:	79fa      	ldrb	r2, [r7, #7]
 8004150:	4613      	mov	r3, r2
 8004152:	019b      	lsls	r3, r3, #6
 8004154:	4413      	add	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	461a      	mov	r2, r3
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	4413      	add	r3, r2
 800415e:	7819      	ldrb	r1, [r3, #0]
 8004160:	79fa      	ldrb	r2, [r7, #7]
 8004162:	4613      	mov	r3, r2
 8004164:	019b      	lsls	r3, r3, #6
 8004166:	4413      	add	r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	461a      	mov	r2, r3
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	4413      	add	r3, r2
 8004170:	f041 0201 	orr.w	r2, r1, #1
 8004174:	b2d2      	uxtb	r2, r2
 8004176:	701a      	strb	r2, [r3, #0]
    else
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
}
 8004178:	e014      	b.n	80041a4 <LTC681x_set_cfgr_adcopt+0x6c>
        ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0] & 0xFE;
 800417a:	79fa      	ldrb	r2, [r7, #7]
 800417c:	4613      	mov	r3, r2
 800417e:	019b      	lsls	r3, r3, #6
 8004180:	4413      	add	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	461a      	mov	r2, r3
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	4413      	add	r3, r2
 800418a:	7819      	ldrb	r1, [r3, #0]
 800418c:	79fa      	ldrb	r2, [r7, #7]
 800418e:	4613      	mov	r3, r2
 8004190:	019b      	lsls	r3, r3, #6
 8004192:	4413      	add	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	461a      	mov	r2, r3
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	4413      	add	r3, r2
 800419c:	f021 0201 	bic.w	r2, r1, #1
 80041a0:	b2d2      	uxtb	r2, r2
 80041a2:	701a      	strb	r2, [r3, #0]
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic, bool gpio[5])
{
 80041b0:	b480      	push	{r7}
 80041b2:	b087      	sub	sp, #28
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	4603      	mov	r3, r0
 80041b8:	60b9      	str	r1, [r7, #8]
 80041ba:	607a      	str	r2, [r7, #4]
 80041bc:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 5; i++)
 80041be:	2300      	movs	r3, #0
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	e043      	b.n	800424c <LTC681x_set_cfgr_gpio+0x9c>
    {
        if (gpio[i])
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	4413      	add	r3, r2
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d01c      	beq.n	800420a <LTC681x_set_cfgr_gpio+0x5a>
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80041d0:	7bfa      	ldrb	r2, [r7, #15]
 80041d2:	4613      	mov	r3, r2
 80041d4:	019b      	lsls	r3, r3, #6
 80041d6:	4413      	add	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	461a      	mov	r2, r3
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	4413      	add	r3, r2
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 3));
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	3303      	adds	r3, #3
 80041e8:	2101      	movs	r1, #1
 80041ea:	fa01 f303 	lsl.w	r3, r1, r3
 80041ee:	b25b      	sxtb	r3, r3
 80041f0:	4313      	orrs	r3, r2
 80041f2:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 80041f4:	7bfa      	ldrb	r2, [r7, #15]
 80041f6:	4613      	mov	r3, r2
 80041f8:	019b      	lsls	r3, r3, #6
 80041fa:	4413      	add	r3, r2
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	461a      	mov	r2, r3
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	4413      	add	r3, r2
                    | (0x01 << (i + 3));
 8004204:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004206:	701a      	strb	r2, [r3, #0]
 8004208:	e01d      	b.n	8004246 <LTC681x_set_cfgr_gpio+0x96>
        else
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 800420a:	7bfa      	ldrb	r2, [r7, #15]
 800420c:	4613      	mov	r3, r2
 800420e:	019b      	lsls	r3, r3, #6
 8004210:	4413      	add	r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	461a      	mov	r2, r3
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	4413      	add	r3, r2
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 3)));
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	3303      	adds	r3, #3
 8004222:	2101      	movs	r1, #1
 8004224:	fa01 f303 	lsl.w	r3, r1, r3
 8004228:	b25b      	sxtb	r3, r3
 800422a:	43db      	mvns	r3, r3
 800422c:	b25b      	sxtb	r3, r3
 800422e:	4013      	ands	r3, r2
 8004230:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004232:	7bfa      	ldrb	r2, [r7, #15]
 8004234:	4613      	mov	r3, r2
 8004236:	019b      	lsls	r3, r3, #6
 8004238:	4413      	add	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	461a      	mov	r2, r3
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	4413      	add	r3, r2
                    & (~(0x01 << (i + 3)));
 8004242:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]
 8004244:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 5; i++)
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	3301      	adds	r3, #1
 800424a:	617b      	str	r3, [r7, #20]
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	2b04      	cmp	r3, #4
 8004250:	ddb8      	ble.n	80041c4 <LTC681x_set_cfgr_gpio+0x14>
    }
}
 8004252:	bf00      	nop
 8004254:	bf00      	nop
 8004256:	371c      	adds	r7, #28
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic, bool dcc[12])
{
 8004260:	b480      	push	{r7}
 8004262:	b087      	sub	sp, #28
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
 800426c:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 8; i++)
 800426e:	2300      	movs	r3, #0
 8004270:	617b      	str	r3, [r7, #20]
 8004272:	e041      	b.n	80042f8 <LTC681x_set_cfgr_dis+0x98>
    {
        if (dcc[i])
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	4413      	add	r3, r2
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d01b      	beq.n	80042b8 <LTC681x_set_cfgr_dis+0x58>
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4] | (0x01 << i);
 8004280:	7bfa      	ldrb	r2, [r7, #15]
 8004282:	4613      	mov	r3, r2
 8004284:	019b      	lsls	r3, r3, #6
 8004286:	4413      	add	r3, r2
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	461a      	mov	r2, r3
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	4413      	add	r3, r2
 8004290:	791b      	ldrb	r3, [r3, #4]
 8004292:	b25a      	sxtb	r2, r3
 8004294:	2101      	movs	r1, #1
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	fa01 f303 	lsl.w	r3, r1, r3
 800429c:	b25b      	sxtb	r3, r3
 800429e:	4313      	orrs	r3, r2
 80042a0:	b259      	sxtb	r1, r3
 80042a2:	7bfa      	ldrb	r2, [r7, #15]
 80042a4:	4613      	mov	r3, r2
 80042a6:	019b      	lsls	r3, r3, #6
 80042a8:	4413      	add	r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	461a      	mov	r2, r3
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	4413      	add	r3, r2
 80042b2:	b2ca      	uxtb	r2, r1
 80042b4:	711a      	strb	r2, [r3, #4]
 80042b6:	e01c      	b.n	80042f2 <LTC681x_set_cfgr_dis+0x92>
        else
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80042b8:	7bfa      	ldrb	r2, [r7, #15]
 80042ba:	4613      	mov	r3, r2
 80042bc:	019b      	lsls	r3, r3, #6
 80042be:	4413      	add	r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	461a      	mov	r2, r3
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	4413      	add	r3, r2
 80042c8:	791b      	ldrb	r3, [r3, #4]
 80042ca:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 80042cc:	2101      	movs	r1, #1
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	fa01 f303 	lsl.w	r3, r1, r3
 80042d4:	b25b      	sxtb	r3, r3
 80042d6:	43db      	mvns	r3, r3
 80042d8:	b25b      	sxtb	r3, r3
 80042da:	4013      	ands	r3, r2
 80042dc:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80042de:	7bfa      	ldrb	r2, [r7, #15]
 80042e0:	4613      	mov	r3, r2
 80042e2:	019b      	lsls	r3, r3, #6
 80042e4:	4413      	add	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	461a      	mov	r2, r3
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	4413      	add	r3, r2
                    & (~(0x01 << i));
 80042ee:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]
 80042f0:	711a      	strb	r2, [r3, #4]
    for (i = 0; i < 8; i++)
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	3301      	adds	r3, #1
 80042f6:	617b      	str	r3, [r7, #20]
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	2b07      	cmp	r3, #7
 80042fc:	ddba      	ble.n	8004274 <LTC681x_set_cfgr_dis+0x14>
    }
    for (i = 0; i < 4; i++)
 80042fe:	2300      	movs	r3, #0
 8004300:	617b      	str	r3, [r7, #20]
 8004302:	e042      	b.n	800438a <LTC681x_set_cfgr_dis+0x12a>
    {
        if (dcc[i + 8])
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	3308      	adds	r3, #8
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	4413      	add	r3, r2
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d01b      	beq.n	800434a <LTC681x_set_cfgr_dis+0xea>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5] | (0x01 << i);
 8004312:	7bfa      	ldrb	r2, [r7, #15]
 8004314:	4613      	mov	r3, r2
 8004316:	019b      	lsls	r3, r3, #6
 8004318:	4413      	add	r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	461a      	mov	r2, r3
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	4413      	add	r3, r2
 8004322:	795b      	ldrb	r3, [r3, #5]
 8004324:	b25a      	sxtb	r2, r3
 8004326:	2101      	movs	r1, #1
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	fa01 f303 	lsl.w	r3, r1, r3
 800432e:	b25b      	sxtb	r3, r3
 8004330:	4313      	orrs	r3, r2
 8004332:	b259      	sxtb	r1, r3
 8004334:	7bfa      	ldrb	r2, [r7, #15]
 8004336:	4613      	mov	r3, r2
 8004338:	019b      	lsls	r3, r3, #6
 800433a:	4413      	add	r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	461a      	mov	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	4413      	add	r3, r2
 8004344:	b2ca      	uxtb	r2, r1
 8004346:	715a      	strb	r2, [r3, #5]
 8004348:	e01c      	b.n	8004384 <LTC681x_set_cfgr_dis+0x124>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 800434a:	7bfa      	ldrb	r2, [r7, #15]
 800434c:	4613      	mov	r3, r2
 800434e:	019b      	lsls	r3, r3, #6
 8004350:	4413      	add	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	461a      	mov	r2, r3
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	4413      	add	r3, r2
 800435a:	795b      	ldrb	r3, [r3, #5]
 800435c:	b25a      	sxtb	r2, r3
                    & (~(0x01 << i));
 800435e:	2101      	movs	r1, #1
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	fa01 f303 	lsl.w	r3, r1, r3
 8004366:	b25b      	sxtb	r3, r3
 8004368:	43db      	mvns	r3, r3
 800436a:	b25b      	sxtb	r3, r3
 800436c:	4013      	ands	r3, r2
 800436e:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004370:	7bfa      	ldrb	r2, [r7, #15]
 8004372:	4613      	mov	r3, r2
 8004374:	019b      	lsls	r3, r3, #6
 8004376:	4413      	add	r3, r2
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	461a      	mov	r2, r3
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	4413      	add	r3, r2
                    & (~(0x01 << i));
 8004380:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004382:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	3301      	adds	r3, #1
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	2b03      	cmp	r3, #3
 800438e:	ddb9      	ble.n	8004304 <LTC681x_set_cfgr_dis+0xa4>
    }
}
 8004390:	bf00      	nop
 8004392:	bf00      	nop
 8004394:	371c      	adds	r7, #28
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, bool dcto[4])
{
 800439e:	b480      	push	{r7}
 80043a0:	b087      	sub	sp, #28
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	4603      	mov	r3, r0
 80043a6:	60b9      	str	r1, [r7, #8]
 80043a8:	607a      	str	r2, [r7, #4]
 80043aa:	73fb      	strb	r3, [r7, #15]
    int i;
    for (i = 0; i < 4; i++)
 80043ac:	2300      	movs	r3, #0
 80043ae:	617b      	str	r3, [r7, #20]
 80043b0:	e043      	b.n	800443a <LTC681x_set_cfgr_dcto+0x9c>
    {
        if (dcto[i])
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	4413      	add	r3, r2
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d01c      	beq.n	80043f8 <LTC681x_set_cfgr_dcto+0x5a>
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80043be:	7bfa      	ldrb	r2, [r7, #15]
 80043c0:	4613      	mov	r3, r2
 80043c2:	019b      	lsls	r3, r3, #6
 80043c4:	4413      	add	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	461a      	mov	r2, r3
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	4413      	add	r3, r2
 80043ce:	795b      	ldrb	r3, [r3, #5]
 80043d0:	b25a      	sxtb	r2, r3
                    | (0x01 << (i + 4));
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	3304      	adds	r3, #4
 80043d6:	2101      	movs	r1, #1
 80043d8:	fa01 f303 	lsl.w	r3, r1, r3
 80043dc:	b25b      	sxtb	r3, r3
 80043de:	4313      	orrs	r3, r2
 80043e0:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80043e2:	7bfa      	ldrb	r2, [r7, #15]
 80043e4:	4613      	mov	r3, r2
 80043e6:	019b      	lsls	r3, r3, #6
 80043e8:	4413      	add	r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	461a      	mov	r2, r3
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	4413      	add	r3, r2
                    | (0x01 << (i + 4));
 80043f2:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80043f4:	715a      	strb	r2, [r3, #5]
 80043f6:	e01d      	b.n	8004434 <LTC681x_set_cfgr_dcto+0x96>
        else
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 80043f8:	7bfa      	ldrb	r2, [r7, #15]
 80043fa:	4613      	mov	r3, r2
 80043fc:	019b      	lsls	r3, r3, #6
 80043fe:	4413      	add	r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	461a      	mov	r2, r3
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	4413      	add	r3, r2
 8004408:	795b      	ldrb	r3, [r3, #5]
 800440a:	b25a      	sxtb	r2, r3
                    & (~(0x01 << (i + 4)));
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	3304      	adds	r3, #4
 8004410:	2101      	movs	r1, #1
 8004412:	fa01 f303 	lsl.w	r3, r1, r3
 8004416:	b25b      	sxtb	r3, r3
 8004418:	43db      	mvns	r3, r3
 800441a:	b25b      	sxtb	r3, r3
 800441c:	4013      	ands	r3, r2
 800441e:	b259      	sxtb	r1, r3
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004420:	7bfa      	ldrb	r2, [r7, #15]
 8004422:	4613      	mov	r3, r2
 8004424:	019b      	lsls	r3, r3, #6
 8004426:	4413      	add	r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	461a      	mov	r2, r3
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	4413      	add	r3, r2
                    & (~(0x01 << (i + 4)));
 8004430:	b2ca      	uxtb	r2, r1
            ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]
 8004432:	715a      	strb	r2, [r3, #5]
    for (i = 0; i < 4; i++)
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	3301      	adds	r3, #1
 8004438:	617b      	str	r3, [r7, #20]
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2b03      	cmp	r3, #3
 800443e:	ddb8      	ble.n	80043b2 <LTC681x_set_cfgr_dcto+0x14>
    }
}
 8004440:	bf00      	nop
 8004442:	bf00      	nop
 8004444:	371c      	adds	r7, #28
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr

0800444e <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv)
{
 800444e:	b480      	push	{r7}
 8004450:	b085      	sub	sp, #20
 8004452:	af00      	add	r7, sp, #0
 8004454:	4603      	mov	r3, r0
 8004456:	6039      	str	r1, [r7, #0]
 8004458:	71fb      	strb	r3, [r7, #7]
 800445a:	4613      	mov	r3, r2
 800445c:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (uv / 16) - 1;
 800445e:	88bb      	ldrh	r3, [r7, #4]
 8004460:	091b      	lsrs	r3, r3, #4
 8004462:	b29b      	uxth	r3, r3
 8004464:	3b01      	subs	r3, #1
 8004466:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 8004468:	79fa      	ldrb	r2, [r7, #7]
 800446a:	4613      	mov	r3, r2
 800446c:	019b      	lsls	r3, r3, #6
 800446e:	4413      	add	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	461a      	mov	r2, r3
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	4413      	add	r3, r2
 8004478:	89fa      	ldrh	r2, [r7, #14]
 800447a:	b2d2      	uxtb	r2, r2
 800447c:	705a      	strb	r2, [r3, #1]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0xF0;
 800447e:	79fa      	ldrb	r2, [r7, #7]
 8004480:	4613      	mov	r3, r2
 8004482:	019b      	lsls	r3, r3, #6
 8004484:	4413      	add	r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	461a      	mov	r2, r3
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	4413      	add	r3, r2
 800448e:	7899      	ldrb	r1, [r3, #2]
 8004490:	79fa      	ldrb	r2, [r7, #7]
 8004492:	4613      	mov	r3, r2
 8004494:	019b      	lsls	r3, r3, #6
 8004496:	4413      	add	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	461a      	mov	r2, r3
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	4413      	add	r3, r2
 80044a0:	f021 020f 	bic.w	r2, r1, #15
 80044a4:	b2d2      	uxtb	r2, r2
 80044a6:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80044a8:	79fa      	ldrb	r2, [r7, #7]
 80044aa:	4613      	mov	r3, r2
 80044ac:	019b      	lsls	r3, r3, #6
 80044ae:	4413      	add	r3, r2
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	461a      	mov	r2, r3
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	4413      	add	r3, r2
 80044b8:	789b      	ldrb	r3, [r3, #2]
 80044ba:	b25a      	sxtb	r2, r3
            | ((0x0F00 & tmp) >> 8);
 80044bc:	89fb      	ldrh	r3, [r7, #14]
 80044be:	0a1b      	lsrs	r3, r3, #8
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	b25b      	sxtb	r3, r3
 80044c4:	f003 030f 	and.w	r3, r3, #15
 80044c8:	b25b      	sxtb	r3, r3
 80044ca:	4313      	orrs	r3, r2
 80044cc:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80044ce:	79fa      	ldrb	r2, [r7, #7]
 80044d0:	4613      	mov	r3, r2
 80044d2:	019b      	lsls	r3, r3, #6
 80044d4:	4413      	add	r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	461a      	mov	r2, r3
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	4413      	add	r3, r2
            | ((0x0F00 & tmp) >> 8);
 80044de:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 80044e0:	709a      	strb	r2, [r3, #2]
}
 80044e2:	bf00      	nop
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr

080044ee <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b085      	sub	sp, #20
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	4603      	mov	r3, r0
 80044f6:	6039      	str	r1, [r7, #0]
 80044f8:	71fb      	strb	r3, [r7, #7]
 80044fa:	4613      	mov	r3, r2
 80044fc:	80bb      	strh	r3, [r7, #4]
    uint16_t tmp = (ov / 16);
 80044fe:	88bb      	ldrh	r3, [r7, #4]
 8004500:	091b      	lsrs	r3, r3, #4
 8004502:	81fb      	strh	r3, [r7, #14]
    ic[nIC].config.tx_data[3] = 0x00FF & (tmp >> 4);
 8004504:	89fb      	ldrh	r3, [r7, #14]
 8004506:	091b      	lsrs	r3, r3, #4
 8004508:	b299      	uxth	r1, r3
 800450a:	79fa      	ldrb	r2, [r7, #7]
 800450c:	4613      	mov	r3, r2
 800450e:	019b      	lsls	r3, r3, #6
 8004510:	4413      	add	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	461a      	mov	r2, r3
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	4413      	add	r3, r2
 800451a:	b2ca      	uxtb	r2, r1
 800451c:	70da      	strb	r2, [r3, #3]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2] & 0x0F;
 800451e:	79fa      	ldrb	r2, [r7, #7]
 8004520:	4613      	mov	r3, r2
 8004522:	019b      	lsls	r3, r3, #6
 8004524:	4413      	add	r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	461a      	mov	r2, r3
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	4413      	add	r3, r2
 800452e:	7899      	ldrb	r1, [r3, #2]
 8004530:	79fa      	ldrb	r2, [r7, #7]
 8004532:	4613      	mov	r3, r2
 8004534:	019b      	lsls	r3, r3, #6
 8004536:	4413      	add	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	461a      	mov	r2, r3
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	4413      	add	r3, r2
 8004540:	f001 020f 	and.w	r2, r1, #15
 8004544:	b2d2      	uxtb	r2, r2
 8004546:	709a      	strb	r2, [r3, #2]
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004548:	79fa      	ldrb	r2, [r7, #7]
 800454a:	4613      	mov	r3, r2
 800454c:	019b      	lsls	r3, r3, #6
 800454e:	4413      	add	r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	461a      	mov	r2, r3
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	4413      	add	r3, r2
 8004558:	789b      	ldrb	r3, [r3, #2]
 800455a:	b25a      	sxtb	r2, r3
            | ((0x000F & tmp) << 4);
 800455c:	89fb      	ldrh	r3, [r7, #14]
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	b25b      	sxtb	r3, r3
 8004562:	4313      	orrs	r3, r2
 8004564:	b259      	sxtb	r1, r3
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004566:	79fa      	ldrb	r2, [r7, #7]
 8004568:	4613      	mov	r3, r2
 800456a:	019b      	lsls	r3, r3, #6
 800456c:	4413      	add	r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	461a      	mov	r2, r3
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	4413      	add	r3, r2
            | ((0x000F & tmp) << 4);
 8004576:	b2ca      	uxtb	r2, r1
    ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]
 8004578:	709a      	strb	r2, [r3, #2]
}
 800457a:	bf00      	nop
 800457c:	3714      	adds	r7, #20
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
	...

08004588 <u8x8_stm32_gpio_and_delay>:
 */
static uint8_t u8x8_stm32_gpio_and_delay(u8x8_t * const u8x8,
                                           uint8_t msg,
                                           uint8_t arg_int,
                                           void * const arg_ptr)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	607b      	str	r3, [r7, #4]
 8004592:	460b      	mov	r3, r1
 8004594:	72fb      	strb	r3, [r7, #11]
 8004596:	4613      	mov	r3, r2
 8004598:	72bb      	strb	r3, [r7, #10]
    /* Suppress unused parameter warnings */
    (void)u8x8;
    (void)arg_ptr;

    switch (msg)
 800459a:	7afb      	ldrb	r3, [r7, #11]
 800459c:	2b4b      	cmp	r3, #75	@ 0x4b
 800459e:	d01a      	beq.n	80045d6 <u8x8_stm32_gpio_and_delay+0x4e>
 80045a0:	2b4b      	cmp	r3, #75	@ 0x4b
 80045a2:	dc1f      	bgt.n	80045e4 <u8x8_stm32_gpio_and_delay+0x5c>
 80045a4:	2b4a      	cmp	r3, #74	@ 0x4a
 80045a6:	d00f      	beq.n	80045c8 <u8x8_stm32_gpio_and_delay+0x40>
 80045a8:	2b4a      	cmp	r3, #74	@ 0x4a
 80045aa:	dc1b      	bgt.n	80045e4 <u8x8_stm32_gpio_and_delay+0x5c>
 80045ac:	2b28      	cmp	r3, #40	@ 0x28
 80045ae:	d002      	beq.n	80045b6 <u8x8_stm32_gpio_and_delay+0x2e>
 80045b0:	2b29      	cmp	r3, #41	@ 0x29
 80045b2:	d004      	beq.n	80045be <u8x8_stm32_gpio_and_delay+0x36>
        case U8X8_MSG_GPIO_RESET:
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
            break;
        default:
            /* No action */
            break;
 80045b4:	e016      	b.n	80045e4 <u8x8_stm32_gpio_and_delay+0x5c>
            HAL_Delay(DISPLAY_UPDATE_DELAY_U32);
 80045b6:	2002      	movs	r0, #2
 80045b8:	f002 fd08 	bl	8006fcc <HAL_Delay>
            break;
 80045bc:	e013      	b.n	80045e6 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_Delay(arg_int);
 80045be:	7abb      	ldrb	r3, [r7, #10]
 80045c0:	4618      	mov	r0, r3
 80045c2:	f002 fd03 	bl	8006fcc <HAL_Delay>
            break;
 80045c6:	e00e      	b.n	80045e6 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 80045c8:	7abb      	ldrb	r3, [r7, #10]
 80045ca:	461a      	mov	r2, r3
 80045cc:	2108      	movs	r1, #8
 80045ce:	4808      	ldr	r0, [pc, #32]	@ (80045f0 <u8x8_stm32_gpio_and_delay+0x68>)
 80045d0:	f002 ffb2 	bl	8007538 <HAL_GPIO_WritePin>
            break;
 80045d4:	e007      	b.n	80045e6 <u8x8_stm32_gpio_and_delay+0x5e>
            HAL_GPIO_WritePin(DISPLAY_IO_1_GPIO_Port, DISPLAY_IO_1_Pin, (GPIO_PinState)arg_int);
 80045d6:	7abb      	ldrb	r3, [r7, #10]
 80045d8:	461a      	mov	r2, r3
 80045da:	2104      	movs	r1, #4
 80045dc:	4804      	ldr	r0, [pc, #16]	@ (80045f0 <u8x8_stm32_gpio_and_delay+0x68>)
 80045de:	f002 ffab 	bl	8007538 <HAL_GPIO_WritePin>
            break;
 80045e2:	e000      	b.n	80045e6 <u8x8_stm32_gpio_and_delay+0x5e>
            break;
 80045e4:	bf00      	nop
    }
    return 1U;
 80045e6:	2301      	movs	r3, #1
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3710      	adds	r7, #16
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	40021800 	.word	0x40021800

080045f4 <u8x8_byte_4wire_hw_spi>:
 */
static uint8_t u8x8_byte_4wire_hw_spi(u8x8_t * const u8x8,
                                      uint8_t msg,
                                      uint8_t arg_int,
                                      void * const arg_ptr)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	607b      	str	r3, [r7, #4]
 80045fe:	460b      	mov	r3, r1
 8004600:	72fb      	strb	r3, [r7, #11]
 8004602:	4613      	mov	r3, r2
 8004604:	72bb      	strb	r3, [r7, #10]
    uint8_t retVal = 1U;
 8004606:	2301      	movs	r3, #1
 8004608:	75fb      	strb	r3, [r7, #23]

    switch (msg)
 800460a:	7afb      	ldrb	r3, [r7, #11]
 800460c:	3b14      	subs	r3, #20
 800460e:	2b0c      	cmp	r3, #12
 8004610:	d83e      	bhi.n	8004690 <u8x8_byte_4wire_hw_spi+0x9c>
 8004612:	a201      	add	r2, pc, #4	@ (adr r2, 8004618 <u8x8_byte_4wire_hw_spi+0x24>)
 8004614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004618:	08004697 	.word	0x08004697
 800461c:	08004691 	.word	0x08004691
 8004620:	08004691 	.word	0x08004691
 8004624:	0800464d 	.word	0x0800464d
 8004628:	0800466d 	.word	0x0800466d
 800462c:	0800467f 	.word	0x0800467f
 8004630:	08004691 	.word	0x08004691
 8004634:	08004691 	.word	0x08004691
 8004638:	08004691 	.word	0x08004691
 800463c:	08004691 	.word	0x08004691
 8004640:	08004691 	.word	0x08004691
 8004644:	08004691 	.word	0x08004691
 8004648:	0800465f 	.word	0x0800465f
    {
        case U8X8_MSG_BYTE_SEND:
            (void)HAL_SPI_Transmit(&hspi3, (uint8_t *)arg_ptr, arg_int, SPI_TIMEOUT_U32);
 800464c:	7abb      	ldrb	r3, [r7, #10]
 800464e:	b29a      	uxth	r2, r3
 8004650:	f242 7310 	movw	r3, #10000	@ 0x2710
 8004654:	6879      	ldr	r1, [r7, #4]
 8004656:	4813      	ldr	r0, [pc, #76]	@ (80046a4 <u8x8_byte_4wire_hw_spi+0xb0>)
 8004658:	f004 fe73 	bl	8009342 <HAL_SPI_Transmit>
            break;
 800465c:	e01c      	b.n	8004698 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_INIT:
            break;
        case U8X8_MSG_BYTE_SET_DC:
            HAL_GPIO_WritePin(DISPLAY_IO_2_GPIO_Port, DISPLAY_IO_2_Pin, (GPIO_PinState)arg_int);
 800465e:	7abb      	ldrb	r3, [r7, #10]
 8004660:	461a      	mov	r2, r3
 8004662:	2108      	movs	r1, #8
 8004664:	4810      	ldr	r0, [pc, #64]	@ (80046a8 <u8x8_byte_4wire_hw_spi+0xb4>)
 8004666:	f002 ff67 	bl	8007538 <HAL_GPIO_WritePin>
            break;
 800466a:	e015      	b.n	8004698 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_START_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_enable_level);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	781b      	ldrb	r3, [r3, #0]
 8004672:	461a      	mov	r2, r3
 8004674:	2104      	movs	r1, #4
 8004676:	480d      	ldr	r0, [pc, #52]	@ (80046ac <u8x8_byte_4wire_hw_spi+0xb8>)
 8004678:	f002 ff5e 	bl	8007538 <HAL_GPIO_WritePin>
            break;
 800467c:	e00c      	b.n	8004698 <u8x8_byte_4wire_hw_spi+0xa4>
        case U8X8_MSG_BYTE_END_TRANSFER:
            HAL_GPIO_WritePin(DISPLAY_CS_GPIO_Port, DISPLAY_CS_Pin, u8x8->display_info->chip_disable_level);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	785b      	ldrb	r3, [r3, #1]
 8004684:	461a      	mov	r2, r3
 8004686:	2104      	movs	r1, #4
 8004688:	4808      	ldr	r0, [pc, #32]	@ (80046ac <u8x8_byte_4wire_hw_spi+0xb8>)
 800468a:	f002 ff55 	bl	8007538 <HAL_GPIO_WritePin>
            break;
 800468e:	e003      	b.n	8004698 <u8x8_byte_4wire_hw_spi+0xa4>
        default:
            retVal = 0U;
 8004690:	2300      	movs	r3, #0
 8004692:	75fb      	strb	r3, [r7, #23]
            break;
 8004694:	e000      	b.n	8004698 <u8x8_byte_4wire_hw_spi+0xa4>
            break;
 8004696:	bf00      	nop
    }
    return retVal;
 8004698:	7dfb      	ldrb	r3, [r7, #23]
}
 800469a:	4618      	mov	r0, r3
 800469c:	3718      	adds	r7, #24
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	20000ecc 	.word	0x20000ecc
 80046a8:	40021800 	.word	0x40021800
 80046ac:	40020c00 	.word	0x40020c00

080046b0 <Display_Init>:

/**
 * @brief Initializes the display hardware and u8g2 library.
 */
void Display_Init(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	af00      	add	r7, sp, #0
    /* Turn on the backlight */
    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_SET);
 80046b4:	2201      	movs	r2, #1
 80046b6:	2110      	movs	r1, #16
 80046b8:	480c      	ldr	r0, [pc, #48]	@ (80046ec <Display_Init+0x3c>)
 80046ba:	f002 ff3d 	bl	8007538 <HAL_GPIO_WritePin>

    /* Setup u8g2 for the ST7565 display.
       Adjust the setup function if your display type differs. */
    u8g2_Setup_st7565_64128n_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi, u8x8_stm32_gpio_and_delay);
 80046be:	4b0c      	ldr	r3, [pc, #48]	@ (80046f0 <Display_Init+0x40>)
 80046c0:	4a0c      	ldr	r2, [pc, #48]	@ (80046f4 <Display_Init+0x44>)
 80046c2:	490d      	ldr	r1, [pc, #52]	@ (80046f8 <Display_Init+0x48>)
 80046c4:	480d      	ldr	r0, [pc, #52]	@ (80046fc <Display_Init+0x4c>)
 80046c6:	f7fc fe39 	bl	800133c <u8g2_Setup_st7565_64128n_f>
    u8g2_InitDisplay(&u8g2);
 80046ca:	480c      	ldr	r0, [pc, #48]	@ (80046fc <Display_Init+0x4c>)
 80046cc:	f7fe fa44 	bl	8002b58 <u8x8_InitDisplay>
    u8g2_SetPowerSave(&u8g2, 0);
 80046d0:	2100      	movs	r1, #0
 80046d2:	480a      	ldr	r0, [pc, #40]	@ (80046fc <Display_Init+0x4c>)
 80046d4:	f7fe fa4f 	bl	8002b76 <u8x8_SetPowerSave>
    u8g2_ClearDisplay(&u8g2);
 80046d8:	4808      	ldr	r0, [pc, #32]	@ (80046fc <Display_Init+0x4c>)
 80046da:	f7fc fe09 	bl	80012f0 <u8g2_ClearDisplay>
    u8g2_SetContrast(&u8g2, CONTRAST_VALUE_U8);
 80046de:	2178      	movs	r1, #120	@ 0x78
 80046e0:	4806      	ldr	r0, [pc, #24]	@ (80046fc <Display_Init+0x4c>)
 80046e2:	f7fe fa59 	bl	8002b98 <u8x8_SetContrast>
}
 80046e6:	bf00      	nop
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	40021800 	.word	0x40021800
 80046f0:	08004589 	.word	0x08004589
 80046f4:	080045f5 	.word	0x080045f5
 80046f8:	0800b400 	.word	0x0800b400
 80046fc:	20000c0c 	.word	0x20000c0c

08004700 <Display_MainTitlePage>:
 * @brief Displays the main title page.
 *
 * This function draws the main title page with a logo and text.
 */
void Display_MainTitlePage(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af02      	add	r7, sp, #8
    do
    {
        /* Begin a new page */
        u8g2_FirstPage(&u8g2);
 8004706:	4824      	ldr	r0, [pc, #144]	@ (8004798 <Display_MainTitlePage+0x98>)
 8004708:	f7fc fdb0 	bl	800126c <u8g2_FirstPage>
        do
        {
            /* Draw the logo image */
            u8g2_DrawXBM(&u8g2, 0, 0, 128, 64, logo);
 800470c:	4b23      	ldr	r3, [pc, #140]	@ (800479c <Display_MainTitlePage+0x9c>)
 800470e:	9301      	str	r3, [sp, #4]
 8004710:	2340      	movs	r3, #64	@ 0x40
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	2380      	movs	r3, #128	@ 0x80
 8004716:	2200      	movs	r2, #0
 8004718:	2100      	movs	r1, #0
 800471a:	481f      	ldr	r0, [pc, #124]	@ (8004798 <Display_MainTitlePage+0x98>)
 800471c:	f7fc fcca 	bl	80010b4 <u8g2_DrawXBM>
        }
        while (u8g2_NextPage(&u8g2) != 0U);
 8004720:	481d      	ldr	r0, [pc, #116]	@ (8004798 <Display_MainTitlePage+0x98>)
 8004722:	f7fc fdb7 	bl	8001294 <u8g2_NextPage>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1ef      	bne.n	800470c <Display_MainTitlePage+0xc>

        HAL_Delay(PAGE_DELAY_U32);
 800472c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004730:	f002 fc4c 	bl	8006fcc <HAL_Delay>

        /* Clear the buffer and draw title text */
        u8g2_ClearBuffer(&u8g2);
 8004734:	4818      	ldr	r0, [pc, #96]	@ (8004798 <Display_MainTitlePage+0x98>)
 8004736:	f7fc fd00 	bl	800113a <u8g2_ClearBuffer>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 800473a:	4919      	ldr	r1, [pc, #100]	@ (80047a0 <Display_MainTitlePage+0xa0>)
 800473c:	4816      	ldr	r0, [pc, #88]	@ (8004798 <Display_MainTitlePage+0x98>)
 800473e:	f7fd fbad 	bl	8001e9c <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 42, 16, "VEGA");
 8004742:	4b18      	ldr	r3, [pc, #96]	@ (80047a4 <Display_MainTitlePage+0xa4>)
 8004744:	2210      	movs	r2, #16
 8004746:	212a      	movs	r1, #42	@ 0x2a
 8004748:	4813      	ldr	r0, [pc, #76]	@ (8004798 <Display_MainTitlePage+0x98>)
 800474a:	f7fd fb05 	bl	8001d58 <u8g2_DrawStr>
        u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 800474e:	4914      	ldr	r1, [pc, #80]	@ (80047a0 <Display_MainTitlePage+0xa0>)
 8004750:	4811      	ldr	r0, [pc, #68]	@ (8004798 <Display_MainTitlePage+0x98>)
 8004752:	f7fd fba3 	bl	8001e9c <u8g2_SetFont>
        u8g2_DrawStr(&u8g2, 6, 33, "INNOVATIONS");
 8004756:	4b14      	ldr	r3, [pc, #80]	@ (80047a8 <Display_MainTitlePage+0xa8>)
 8004758:	2221      	movs	r2, #33	@ 0x21
 800475a:	2106      	movs	r1, #6
 800475c:	480e      	ldr	r0, [pc, #56]	@ (8004798 <Display_MainTitlePage+0x98>)
 800475e:	f7fd fafb 	bl	8001d58 <u8g2_DrawStr>
        HAL_Delay(TEXT_DELAY_U32);
 8004762:	200a      	movs	r0, #10
 8004764:	f002 fc32 	bl	8006fcc <HAL_Delay>
        u8g2_ClearBuffer(&u8g2);
 8004768:	480b      	ldr	r0, [pc, #44]	@ (8004798 <Display_MainTitlePage+0x98>)
 800476a:	f7fc fce6 	bl	800113a <u8g2_ClearBuffer>
    }
    while (u8g2_NextPage(&u8g2) != 0U);
 800476e:	480a      	ldr	r0, [pc, #40]	@ (8004798 <Display_MainTitlePage+0x98>)
 8004770:	f7fc fd90 	bl	8001294 <u8g2_NextPage>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d1c5      	bne.n	8004706 <Display_MainTitlePage+0x6>

    HAL_Delay(FINAL_PAGE_DELAY_U32);
 800477a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800477e:	f002 fc25 	bl	8006fcc <HAL_Delay>

    u8g2_ClearBuffer(&u8g2);
 8004782:	4805      	ldr	r0, [pc, #20]	@ (8004798 <Display_MainTitlePage+0x98>)
 8004784:	f7fc fcd9 	bl	800113a <u8g2_ClearBuffer>

    HAL_GPIO_WritePin(BACKLIGHT_1_GPIO_Port, BACKLIGHT_1_Pin, GPIO_PIN_RESET);
 8004788:	2200      	movs	r2, #0
 800478a:	2110      	movs	r1, #16
 800478c:	4807      	ldr	r0, [pc, #28]	@ (80047ac <Display_MainTitlePage+0xac>)
 800478e:	f002 fed3 	bl	8007538 <HAL_GPIO_WritePin>
}
 8004792:	bf00      	nop
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	20000c0c 	.word	0x20000c0c
 800479c:	20000340 	.word	0x20000340
 80047a0:	0800a7a8 	.word	0x0800a7a8
 80047a4:	0800a750 	.word	0x0800a750
 80047a8:	0800a758 	.word	0x0800a758
 80047ac:	40021800 	.word	0x40021800

080047b0 <Display_Address>:
/**
 * @brief  Displays an I2C address on the display.
 * @param  address: The 7-bit I2C device address to display.
 */
void Display_Address(uint8_t address)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	4603      	mov	r3, r0
 80047b8:	71fb      	strb	r3, [r7, #7]
    char addressBuffer[16];

    /* Format the address into a string.
       The format "0x%02X" displays the address in hexadecimal with two digits. */
    (void)sprintf(addressBuffer, "I2C Addr: 0x%02X", address);
 80047ba:	79fa      	ldrb	r2, [r7, #7]
 80047bc:	f107 0308 	add.w	r3, r7, #8
 80047c0:	490c      	ldr	r1, [pc, #48]	@ (80047f4 <Display_Address+0x44>)
 80047c2:	4618      	mov	r0, r3
 80047c4:	f005 fbc4 	bl	8009f50 <siprintf>

    /* Clear the display buffer */
    u8g2_ClearBuffer(&u8g2);
 80047c8:	480b      	ldr	r0, [pc, #44]	@ (80047f8 <Display_Address+0x48>)
 80047ca:	f7fc fcb6 	bl	800113a <u8g2_ClearBuffer>

    /* Set an appropriate font */
    u8g2_SetFont(&u8g2, u8g2_font_fub11_tf);
 80047ce:	490b      	ldr	r1, [pc, #44]	@ (80047fc <Display_Address+0x4c>)
 80047d0:	4809      	ldr	r0, [pc, #36]	@ (80047f8 <Display_Address+0x48>)
 80047d2:	f7fd fb63 	bl	8001e9c <u8g2_SetFont>

    /* Draw the formatted string at desired coordinates (adjust as needed) */
    u8g2_DrawStr(&u8g2, 0, 20, addressBuffer);
 80047d6:	f107 0308 	add.w	r3, r7, #8
 80047da:	2214      	movs	r2, #20
 80047dc:	2100      	movs	r1, #0
 80047de:	4806      	ldr	r0, [pc, #24]	@ (80047f8 <Display_Address+0x48>)
 80047e0:	f7fd faba 	bl	8001d58 <u8g2_DrawStr>

    /* Send the buffer to the display */
    u8g2_SendBuffer(&u8g2);
 80047e4:	4804      	ldr	r0, [pc, #16]	@ (80047f8 <Display_Address+0x48>)
 80047e6:	f7fc fd1b 	bl	8001220 <u8g2_SendBuffer>
}
 80047ea:	bf00      	nop
 80047ec:	3718      	adds	r7, #24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	0800a778 	.word	0x0800a778
 80047f8:	20000c0c 	.word	0x20000c0c
 80047fc:	0800a7a8 	.word	0x0800a7a8

08004800 <Expander_InitPinDirections>:
 * @param hi2c          Pointer to the I2C handle.
 * @param deviceAddress I2C address of the expander.
 * @return HAL_StatusTypeDef HAL_OK if successful, or an error code.
 */
HAL_StatusTypeDef Expander_InitPinDirections(I2C_HandleTypeDef *hi2c, uint8_t deviceAddress)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b088      	sub	sp, #32
 8004804:	af04      	add	r7, sp, #16
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	460b      	mov	r3, r1
 800480a:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef status;
    uint8_t port0_config = 0;
 800480c:	2300      	movs	r3, #0
 800480e:	73bb      	strb	r3, [r7, #14]

    // Build Port 0 configuration mask using the defined direction macros:
    port0_config |= (ALERT_PIN_CELL_01_DIR == PIN_INPUT) ? ALERT_PIN_CELL_01 : 0;
 8004810:	7bbb      	ldrb	r3, [r7, #14]
 8004812:	f043 0301 	orr.w	r3, r3, #1
 8004816:	b2db      	uxtb	r3, r3
 8004818:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_01_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_01 : 0;
 800481a:	7bbb      	ldrb	r3, [r7, #14]
 800481c:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_02_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_02 : 0;
 800481e:	7bbb      	ldrb	r3, [r7, #14]
 8004820:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_VOLTAGE_03_DIR == PIN_INPUT) ? CELL_01_VOLTAGE_03 : 0;
 8004822:	7bbb      	ldrb	r3, [r7, #14]
 8004824:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_01_LED_01_DIR       == PIN_INPUT) ? CELL_01_LED_01       : 0;
 8004826:	7bbb      	ldrb	r3, [r7, #14]
 8004828:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_03_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_03 : 0;
 800482a:	7bbb      	ldrb	r3, [r7, #14]
 800482c:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_02_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_02 : 0;
 800482e:	7bbb      	ldrb	r3, [r7, #14]
 8004830:	73bb      	strb	r3, [r7, #14]
    port0_config |= (CELL_02_VOLTAGE_01_DIR == PIN_INPUT) ? CELL_02_VOLTAGE_01 : 0;
 8004832:	7bbb      	ldrb	r3, [r7, #14]
 8004834:	73bb      	strb	r3, [r7, #14]

    // For Port 1, use the corresponding direction macros if needed.
    // In this example, we build Port 1 configuration mask similarly:
    uint8_t port1_config = 0;
 8004836:	2300      	movs	r3, #0
 8004838:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_02_DIR   == PIN_INPUT) ? (1U << 0) : 0;
 800483a:	7b7b      	ldrb	r3, [r7, #13]
 800483c:	f043 0301 	orr.w	r3, r3, #1
 8004840:	b2db      	uxtb	r3, r3
 8004842:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_02_LED_01_DIR      == PIN_INPUT) ? (1U << 1) : 0;
 8004844:	7b7b      	ldrb	r3, [r7, #13]
 8004846:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_LED_01_DIR      == PIN_INPUT) ? (1U << 2) : 0;
 8004848:	7b7b      	ldrb	r3, [r7, #13]
 800484a:	737b      	strb	r3, [r7, #13]
    port1_config |= (EXPANDER_FAN_CTRL_DIR   == PIN_INPUT) ? (1U << 3) : 0;
 800484c:	7b7b      	ldrb	r3, [r7, #13]
 800484e:	f043 0308 	orr.w	r3, r3, #8
 8004852:	b2db      	uxtb	r3, r3
 8004854:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_03_DIR  == PIN_INPUT) ? (1U << 4) : 0;
 8004856:	7b7b      	ldrb	r3, [r7, #13]
 8004858:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_02_DIR  == PIN_INPUT) ? (1U << 5) : 0;
 800485a:	7b7b      	ldrb	r3, [r7, #13]
 800485c:	737b      	strb	r3, [r7, #13]
    port1_config |= (CELL_03_VOLTAGE_01_DIR  == PIN_INPUT) ? (1U << 6) : 0;
 800485e:	7b7b      	ldrb	r3, [r7, #13]
 8004860:	737b      	strb	r3, [r7, #13]
    port1_config |= (ALERT_PIN_CELL_03_DIR   == PIN_INPUT) ? (1U << 7) : 0;
 8004862:	7b7b      	ldrb	r3, [r7, #13]
 8004864:	737b      	strb	r3, [r7, #13]

    // Write configuration to Port 0 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8004866:	78fb      	ldrb	r3, [r7, #3]
 8004868:	b29b      	uxth	r3, r3
 800486a:	005b      	lsls	r3, r3, #1
 800486c:	b299      	uxth	r1, r3
 800486e:	2364      	movs	r3, #100	@ 0x64
 8004870:	9302      	str	r3, [sp, #8]
 8004872:	2301      	movs	r3, #1
 8004874:	9301      	str	r3, [sp, #4]
 8004876:	f107 030e 	add.w	r3, r7, #14
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	2301      	movs	r3, #1
 800487e:	2206      	movs	r2, #6
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f002 ffb7 	bl	80077f4 <HAL_I2C_Mem_Write>
 8004886:	4603      	mov	r3, r0
 8004888:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT0,
                               I2C_MEMADD_SIZE_8BIT,
                               &port0_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    if (status != HAL_OK)
 800488a:	7bfb      	ldrb	r3, [r7, #15]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d001      	beq.n	8004894 <Expander_InitPinDirections+0x94>
    {
        return status;
 8004890:	7bfb      	ldrb	r3, [r7, #15]
 8004892:	e012      	b.n	80048ba <Expander_InitPinDirections+0xba>
    }

    // Write configuration to Port 1 register.
    status = HAL_I2C_Mem_Write(hi2c,
 8004894:	78fb      	ldrb	r3, [r7, #3]
 8004896:	b29b      	uxth	r3, r3
 8004898:	005b      	lsls	r3, r3, #1
 800489a:	b299      	uxth	r1, r3
 800489c:	2364      	movs	r3, #100	@ 0x64
 800489e:	9302      	str	r3, [sp, #8]
 80048a0:	2301      	movs	r3, #1
 80048a2:	9301      	str	r3, [sp, #4]
 80048a4:	f107 030d 	add.w	r3, r7, #13
 80048a8:	9300      	str	r3, [sp, #0]
 80048aa:	2301      	movs	r3, #1
 80048ac:	2207      	movs	r2, #7
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f002 ffa0 	bl	80077f4 <HAL_I2C_Mem_Write>
 80048b4:	4603      	mov	r3, r0
 80048b6:	73fb      	strb	r3, [r7, #15]
                               PCA9535_REG_CONFIG_PORT1,
                               I2C_MEMADD_SIZE_8BIT,
                               &port1_config,
                               1,
                               EXPANDER_I2C_TIMEOUT);
    return status;
 80048b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <Expander_SetPinState>:
 */
HAL_StatusTypeDef Expander_SetPinState(I2C_HandleTypeDef *hi2c,
                                       uint8_t deviceAddress,
                                       uint16_t pin,
                                       uint8_t state)
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b088      	sub	sp, #32
 80048c6:	af04      	add	r7, sp, #16
 80048c8:	6078      	str	r0, [r7, #4]
 80048ca:	4608      	mov	r0, r1
 80048cc:	4611      	mov	r1, r2
 80048ce:	461a      	mov	r2, r3
 80048d0:	4603      	mov	r3, r0
 80048d2:	70fb      	strb	r3, [r7, #3]
 80048d4:	460b      	mov	r3, r1
 80048d6:	803b      	strh	r3, [r7, #0]
 80048d8:	4613      	mov	r3, r2
 80048da:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status;
    uint8_t regAddress;
    uint8_t currentOutput;

    // Determine which port the pin belongs to.
    if ((pin & 0xFF00) == 0)
 80048dc:	883b      	ldrh	r3, [r7, #0]
 80048de:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d142      	bne.n	800496c <Expander_SetPinState+0xaa>
    {
        // Pin belongs to Port 0.
        regAddress = PCA9535_REG_OUTPUT_PORT0;
 80048e6:	2302      	movs	r3, #2
 80048e8:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 80048ea:	78fb      	ldrb	r3, [r7, #3]
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	005b      	lsls	r3, r3, #1
 80048f0:	b299      	uxth	r1, r3
 80048f2:	7bfb      	ldrb	r3, [r7, #15]
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	2364      	movs	r3, #100	@ 0x64
 80048f8:	9302      	str	r3, [sp, #8]
 80048fa:	2301      	movs	r3, #1
 80048fc:	9301      	str	r3, [sp, #4]
 80048fe:	f107 030c 	add.w	r3, r7, #12
 8004902:	9300      	str	r3, [sp, #0]
 8004904:	2301      	movs	r3, #1
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f003 f86e 	bl	80079e8 <HAL_I2C_Mem_Read>
 800490c:	4603      	mov	r3, r0
 800490e:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 8004910:	7bbb      	ldrb	r3, [r7, #14]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <Expander_SetPinState+0x58>
            return status;
 8004916:	7bbb      	ldrb	r3, [r7, #14]
 8004918:	e073      	b.n	8004a02 <Expander_SetPinState+0x140>
        }
        if (state == HIGH) {
 800491a:	78bb      	ldrb	r3, [r7, #2]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d106      	bne.n	800492e <Expander_SetPinState+0x6c>
            currentOutput |= (uint8_t)pin;
 8004920:	883b      	ldrh	r3, [r7, #0]
 8004922:	b2da      	uxtb	r2, r3
 8004924:	7b3b      	ldrb	r3, [r7, #12]
 8004926:	4313      	orrs	r3, r2
 8004928:	b2db      	uxtb	r3, r3
 800492a:	733b      	strb	r3, [r7, #12]
 800492c:	e009      	b.n	8004942 <Expander_SetPinState+0x80>
        } else {
            currentOutput &= ~(uint8_t)pin;
 800492e:	883b      	ldrh	r3, [r7, #0]
 8004930:	b25b      	sxtb	r3, r3
 8004932:	43db      	mvns	r3, r3
 8004934:	b25a      	sxtb	r2, r3
 8004936:	7b3b      	ldrb	r3, [r7, #12]
 8004938:	b25b      	sxtb	r3, r3
 800493a:	4013      	ands	r3, r2
 800493c:	b25b      	sxtb	r3, r3
 800493e:	b2db      	uxtb	r3, r3
 8004940:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 8004942:	78fb      	ldrb	r3, [r7, #3]
 8004944:	b29b      	uxth	r3, r3
 8004946:	005b      	lsls	r3, r3, #1
 8004948:	b299      	uxth	r1, r3
 800494a:	7bfb      	ldrb	r3, [r7, #15]
 800494c:	b29a      	uxth	r2, r3
 800494e:	2364      	movs	r3, #100	@ 0x64
 8004950:	9302      	str	r3, [sp, #8]
 8004952:	2301      	movs	r3, #1
 8004954:	9301      	str	r3, [sp, #4]
 8004956:	f107 030c 	add.w	r3, r7, #12
 800495a:	9300      	str	r3, [sp, #0]
 800495c:	2301      	movs	r3, #1
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f002 ff48 	bl	80077f4 <HAL_I2C_Mem_Write>
 8004964:	4603      	mov	r3, r0
 8004966:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 8004968:	7bbb      	ldrb	r3, [r7, #14]
 800496a:	e04a      	b.n	8004a02 <Expander_SetPinState+0x140>
    }
    else if ((pin & 0x00FF) == 0)
 800496c:	883b      	ldrh	r3, [r7, #0]
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d145      	bne.n	8004a00 <Expander_SetPinState+0x13e>
    {
        // Pin belongs to Port 1.
        regAddress = PCA9535_REG_OUTPUT_PORT1;
 8004974:	2303      	movs	r3, #3
 8004976:	73fb      	strb	r3, [r7, #15]
        status = HAL_I2C_Mem_Read(hi2c,
 8004978:	78fb      	ldrb	r3, [r7, #3]
 800497a:	b29b      	uxth	r3, r3
 800497c:	005b      	lsls	r3, r3, #1
 800497e:	b299      	uxth	r1, r3
 8004980:	7bfb      	ldrb	r3, [r7, #15]
 8004982:	b29a      	uxth	r2, r3
 8004984:	2364      	movs	r3, #100	@ 0x64
 8004986:	9302      	str	r3, [sp, #8]
 8004988:	2301      	movs	r3, #1
 800498a:	9301      	str	r3, [sp, #4]
 800498c:	f107 030c 	add.w	r3, r7, #12
 8004990:	9300      	str	r3, [sp, #0]
 8004992:	2301      	movs	r3, #1
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f003 f827 	bl	80079e8 <HAL_I2C_Mem_Read>
 800499a:	4603      	mov	r3, r0
 800499c:	73bb      	strb	r3, [r7, #14]
                                  regAddress,
                                  I2C_MEMADD_SIZE_8BIT,
                                  &currentOutput,
                                  1,
                                  EXPANDER_I2C_TIMEOUT);
        if (status != HAL_OK) {
 800499e:	7bbb      	ldrb	r3, [r7, #14]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <Expander_SetPinState+0xe6>
            return status;
 80049a4:	7bbb      	ldrb	r3, [r7, #14]
 80049a6:	e02c      	b.n	8004a02 <Expander_SetPinState+0x140>
        }
        uint8_t pin_mask = (uint8_t)(pin >> 8);
 80049a8:	883b      	ldrh	r3, [r7, #0]
 80049aa:	0a1b      	lsrs	r3, r3, #8
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	737b      	strb	r3, [r7, #13]
        if (state == HIGH) {
 80049b0:	78bb      	ldrb	r3, [r7, #2]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d105      	bne.n	80049c2 <Expander_SetPinState+0x100>
            currentOutput |= pin_mask;
 80049b6:	7b3a      	ldrb	r2, [r7, #12]
 80049b8:	7b7b      	ldrb	r3, [r7, #13]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	733b      	strb	r3, [r7, #12]
 80049c0:	e009      	b.n	80049d6 <Expander_SetPinState+0x114>
        } else {
            currentOutput &= ~pin_mask;
 80049c2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80049c6:	43db      	mvns	r3, r3
 80049c8:	b25a      	sxtb	r2, r3
 80049ca:	7b3b      	ldrb	r3, [r7, #12]
 80049cc:	b25b      	sxtb	r3, r3
 80049ce:	4013      	ands	r3, r2
 80049d0:	b25b      	sxtb	r3, r3
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	733b      	strb	r3, [r7, #12]
        }
        status = HAL_I2C_Mem_Write(hi2c,
 80049d6:	78fb      	ldrb	r3, [r7, #3]
 80049d8:	b29b      	uxth	r3, r3
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	b299      	uxth	r1, r3
 80049de:	7bfb      	ldrb	r3, [r7, #15]
 80049e0:	b29a      	uxth	r2, r3
 80049e2:	2364      	movs	r3, #100	@ 0x64
 80049e4:	9302      	str	r3, [sp, #8]
 80049e6:	2301      	movs	r3, #1
 80049e8:	9301      	str	r3, [sp, #4]
 80049ea:	f107 030c 	add.w	r3, r7, #12
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	2301      	movs	r3, #1
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f002 fefe 	bl	80077f4 <HAL_I2C_Mem_Write>
 80049f8:	4603      	mov	r3, r0
 80049fa:	73bb      	strb	r3, [r7, #14]
                                   regAddress,
                                   I2C_MEMADD_SIZE_8BIT,
                                   &currentOutput,
                                   1,
                                   EXPANDER_I2C_TIMEOUT);
        return status;
 80049fc:	7bbb      	ldrb	r3, [r7, #14]
 80049fe:	e000      	b.n	8004a02 <Expander_SetPinState+0x140>
    }
    else {
        // Invalid pin mask.
        return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
    }
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
	...

08004a0c <Expander_InitAllDevices>:
 *
 * @param hi2c Pointer to the I2C handle.
 * @return HAL_StatusTypeDef HAL_OK if all devices are initialized successfully, or an error code.
 */
HAL_StatusTypeDef Expander_InitAllDevices(I2C_HandleTypeDef *hi2c)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;

    // List of expander addresses.
    uint8_t addresses[] = {
 8004a14:	4b11      	ldr	r3, [pc, #68]	@ (8004a5c <Expander_InitAllDevices+0x50>)
 8004a16:	60bb      	str	r3, [r7, #8]
        GPIO_EXPANDER_ID_02,
        GPIO_EXPANDER_ID_03,
        GPIO_EXPANDER_ID_04
    };

    size_t count = sizeof(addresses) / sizeof(addresses[0]);
 8004a18:	2304      	movs	r3, #4
 8004a1a:	613b      	str	r3, [r7, #16]
    for (size_t i = 0; i < count; i++)
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	617b      	str	r3, [r7, #20]
 8004a20:	e012      	b.n	8004a48 <Expander_InitAllDevices+0x3c>
    {
        status = Expander_InitPinDirections(hi2c, addresses[i]);
 8004a22:	f107 0208 	add.w	r2, r7, #8
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	4413      	add	r3, r2
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f7ff fee6 	bl	8004800 <Expander_InitPinDirections>
 8004a34:	4603      	mov	r3, r0
 8004a36:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8004a38:	7bfb      	ldrb	r3, [r7, #15]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d001      	beq.n	8004a42 <Expander_InitAllDevices+0x36>
        {
            return status;
 8004a3e:	7bfb      	ldrb	r3, [r7, #15]
 8004a40:	e007      	b.n	8004a52 <Expander_InitAllDevices+0x46>
    for (size_t i = 0; i < count; i++)
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	3301      	adds	r3, #1
 8004a46:	617b      	str	r3, [r7, #20]
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d3e8      	bcc.n	8004a22 <Expander_InitAllDevices+0x16>
        }
    }
    return HAL_OK;
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3718      	adds	r7, #24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	24232221 	.word	0x24232221

08004a60 <get_voltage_map>:


// In this example all cells share the same voltage mapping.
static VoltageMap* get_voltage_map(CellID cell)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	4603      	mov	r3, r0
 8004a68:	71fb      	strb	r3, [r7, #7]
    (void)cell;  // Unused since mapping is the same for all cells.
    return default_map;
 8004a6a:	4b03      	ldr	r3, [pc, #12]	@ (8004a78 <get_voltage_map+0x18>)
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr
 8004a78:	20000740 	.word	0x20000740

08004a7c <get_cell_control_params>:

// Helper function to get the expander address and MUX control pin definitions for a given cell.
// Each cell has three control pins (S0, S1, S2) that drive your MUX select lines.
static void get_cell_control_params(CellID cell, uint8_t *expanderAddr, uint16_t *sel0, uint16_t *sel1, uint16_t *sel2)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60b9      	str	r1, [r7, #8]
 8004a84:	607a      	str	r2, [r7, #4]
 8004a86:	603b      	str	r3, [r7, #0]
 8004a88:	4603      	mov	r3, r0
 8004a8a:	73fb      	strb	r3, [r7, #15]
    switch(cell)
 8004a8c:	7bfb      	ldrb	r3, [r7, #15]
 8004a8e:	2b0b      	cmp	r3, #11
 8004a90:	f200 80c4 	bhi.w	8004c1c <get_cell_control_params+0x1a0>
 8004a94:	a201      	add	r2, pc, #4	@ (adr r2, 8004a9c <get_cell_control_params+0x20>)
 8004a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a9a:	bf00      	nop
 8004a9c:	08004acd 	.word	0x08004acd
 8004aa0:	08004ae7 	.word	0x08004ae7
 8004aa4:	08004b01 	.word	0x08004b01
 8004aa8:	08004b21 	.word	0x08004b21
 8004aac:	08004b3b 	.word	0x08004b3b
 8004ab0:	08004b55 	.word	0x08004b55
 8004ab4:	08004b75 	.word	0x08004b75
 8004ab8:	08004b8f 	.word	0x08004b8f
 8004abc:	08004ba9 	.word	0x08004ba9
 8004ac0:	08004bc9 	.word	0x08004bc9
 8004ac4:	08004be3 	.word	0x08004be3
 8004ac8:	08004bfd 	.word	0x08004bfd
    {
        case CELL_1:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	2221      	movs	r2, #33	@ 0x21
 8004ad0:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	2204      	movs	r2, #4
 8004adc:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	2208      	movs	r2, #8
 8004ae2:	801a      	strh	r2, [r3, #0]
            break;
 8004ae4:	e0a7      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_2:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	2221      	movs	r2, #33	@ 0x21
 8004aea:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2280      	movs	r2, #128	@ 0x80
 8004af0:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	2240      	movs	r2, #64	@ 0x40
 8004af6:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	2220      	movs	r2, #32
 8004afc:	801a      	strh	r2, [r3, #0]
            break;
 8004afe:	e09a      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_3:
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	2221      	movs	r2, #33	@ 0x21
 8004b04:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004b0c:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004b14:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004b1c:	801a      	strh	r2, [r3, #0]
            break;
 8004b1e:	e08a      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_4:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2222      	movs	r2, #34	@ 0x22
 8004b24:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2202      	movs	r2, #2
 8004b2a:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	2204      	movs	r2, #4
 8004b30:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	2208      	movs	r2, #8
 8004b36:	801a      	strh	r2, [r3, #0]
            break;
 8004b38:	e07d      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_5:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	2222      	movs	r2, #34	@ 0x22
 8004b3e:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2280      	movs	r2, #128	@ 0x80
 8004b44:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2240      	movs	r2, #64	@ 0x40
 8004b4a:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8004b4c:	69bb      	ldr	r3, [r7, #24]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	801a      	strh	r2, [r3, #0]
            break;
 8004b52:	e070      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_6:
            *expanderAddr = GPIO_EXPANDER_ID_02;
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	2222      	movs	r2, #34	@ 0x22
 8004b58:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004b60:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004b68:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004b70:	801a      	strh	r2, [r3, #0]
            break;
 8004b72:	e060      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_7:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	2223      	movs	r2, #35	@ 0x23
 8004b78:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	2204      	movs	r2, #4
 8004b84:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	2208      	movs	r2, #8
 8004b8a:	801a      	strh	r2, [r3, #0]
            break;
 8004b8c:	e053      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_8:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	2223      	movs	r2, #35	@ 0x23
 8004b92:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2280      	movs	r2, #128	@ 0x80
 8004b98:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	2240      	movs	r2, #64	@ 0x40
 8004b9e:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	2220      	movs	r2, #32
 8004ba4:	801a      	strh	r2, [r3, #0]
            break;
 8004ba6:	e046      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_9:
            *expanderAddr = GPIO_EXPANDER_ID_03;
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	2223      	movs	r2, #35	@ 0x23
 8004bac:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004bb4:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004bbc:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004bc4:	801a      	strh	r2, [r3, #0]
            break;
 8004bc6:	e036      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_10:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	2224      	movs	r2, #36	@ 0x24
 8004bcc:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2202      	movs	r2, #2
 8004bd2:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	2204      	movs	r2, #4
 8004bd8:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	2208      	movs	r2, #8
 8004bde:	801a      	strh	r2, [r3, #0]
            break;
 8004be0:	e029      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_11:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	2224      	movs	r2, #36	@ 0x24
 8004be6:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_02_VOLTAGE_01;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2280      	movs	r2, #128	@ 0x80
 8004bec:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_02_VOLTAGE_02;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	2240      	movs	r2, #64	@ 0x40
 8004bf2:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_02_VOLTAGE_03;
 8004bf4:	69bb      	ldr	r3, [r7, #24]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	801a      	strh	r2, [r3, #0]
            break;
 8004bfa:	e01c      	b.n	8004c36 <get_cell_control_params+0x1ba>
        case CELL_12:
            *expanderAddr = GPIO_EXPANDER_ID_04;
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	2224      	movs	r2, #36	@ 0x24
 8004c00:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_03_VOLTAGE_01;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004c08:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_03_VOLTAGE_02;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004c10:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_03_VOLTAGE_03;
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004c18:	801a      	strh	r2, [r3, #0]
            break;
 8004c1a:	e00c      	b.n	8004c36 <get_cell_control_params+0x1ba>
        default:
            // Default to CELL_1 if an invalid cell is specified
            *expanderAddr = GPIO_EXPANDER_ID_01;
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2221      	movs	r2, #33	@ 0x21
 8004c20:	701a      	strb	r2, [r3, #0]
            *sel0 = CELL_01_VOLTAGE_01;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2202      	movs	r2, #2
 8004c26:	801a      	strh	r2, [r3, #0]
            *sel1 = CELL_01_VOLTAGE_02;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	2204      	movs	r2, #4
 8004c2c:	801a      	strh	r2, [r3, #0]
            *sel2 = CELL_01_VOLTAGE_03;
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	2208      	movs	r2, #8
 8004c32:	801a      	strh	r2, [r3, #0]
            break;
 8004c34:	bf00      	nop
    }
}
 8004c36:	bf00      	nop
 8004c38:	3714      	adds	r7, #20
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop

08004c44 <Set_Output_Voltage>:

// Function to set the output voltage for a given cell by selecting the appropriate MUX channel.
// Example usage: Set_Output_Voltage(&hi2c2, CELL_1, 2.5f);
void Set_Output_Voltage(I2C_HandleTypeDef *hi2c, CellID cell, float voltage)
{
 8004c44:	b590      	push	{r4, r7, lr}
 8004c46:	b08d      	sub	sp, #52	@ 0x34
 8004c48:	af02      	add	r7, sp, #8
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004c52:	72fb      	strb	r3, [r7, #11]
    // Get the voltage mapping for this cell (all cells share the same mapping in this example)
    VoltageMap *map = get_voltage_map(cell);
 8004c54:	7afb      	ldrb	r3, [r7, #11]
 8004c56:	4618      	mov	r0, r3
 8004c58:	f7ff ff02 	bl	8004a60 <get_voltage_map>
 8004c5c:	61f8      	str	r0, [r7, #28]
    if (map == NULL) return;
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d057      	beq.n	8004d14 <Set_Output_Voltage+0xd0>

    // Look up the MUX channel for the desired voltage.
    uint8_t mux_channel = 0xFF;
 8004c64:	23ff      	movs	r3, #255	@ 0xff
 8004c66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (int i = 0; i < 8; i++) {
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	623b      	str	r3, [r7, #32]
 8004c6e:	e017      	b.n	8004ca0 <Set_Output_Voltage+0x5c>
        if (map[i].voltage == voltage) {
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	00db      	lsls	r3, r3, #3
 8004c74:	69fa      	ldr	r2, [r7, #28]
 8004c76:	4413      	add	r3, r2
 8004c78:	edd3 7a00 	vldr	s15, [r3]
 8004c7c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004c80:	eeb4 7a67 	vcmp.f32	s14, s15
 8004c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c88:	d107      	bne.n	8004c9a <Set_Output_Voltage+0x56>
            mux_channel = map[i].mux_channel;
 8004c8a:	6a3b      	ldr	r3, [r7, #32]
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	69fa      	ldr	r2, [r7, #28]
 8004c90:	4413      	add	r3, r2
 8004c92:	791b      	ldrb	r3, [r3, #4]
 8004c94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8004c98:	e005      	b.n	8004ca6 <Set_Output_Voltage+0x62>
    for (int i = 0; i < 8; i++) {
 8004c9a:	6a3b      	ldr	r3, [r7, #32]
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	623b      	str	r3, [r7, #32]
 8004ca0:	6a3b      	ldr	r3, [r7, #32]
 8004ca2:	2b07      	cmp	r3, #7
 8004ca4:	dde4      	ble.n	8004c70 <Set_Output_Voltage+0x2c>
        }
    }
    if (mux_channel == 0xFF) return; // Voltage not found
 8004ca6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004caa:	2bff      	cmp	r3, #255	@ 0xff
 8004cac:	d034      	beq.n	8004d18 <Set_Output_Voltage+0xd4>

    // Convert mux_channel into its 3 select bits.
    uint8_t s0 = (mux_channel >> 0) & 0x01;
 8004cae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	76fb      	strb	r3, [r7, #27]
    uint8_t s1 = (mux_channel >> 1) & 0x01;
 8004cb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004cbc:	085b      	lsrs	r3, r3, #1
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	f003 0301 	and.w	r3, r3, #1
 8004cc4:	76bb      	strb	r3, [r7, #26]
    uint8_t s2 = (mux_channel >> 2) & 0x01;
 8004cc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004cca:	089b      	lsrs	r3, r3, #2
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	767b      	strb	r3, [r7, #25]

    // Get the expander address and control pins for this cell.
    uint8_t expanderAddr;
    uint16_t sel0, sel1, sel2;
    get_cell_control_params(cell, &expanderAddr, &sel0, &sel1, &sel2);
 8004cd4:	f107 0414 	add.w	r4, r7, #20
 8004cd8:	f107 0216 	add.w	r2, r7, #22
 8004cdc:	f107 0118 	add.w	r1, r7, #24
 8004ce0:	7af8      	ldrb	r0, [r7, #11]
 8004ce2:	f107 0312 	add.w	r3, r7, #18
 8004ce6:	9300      	str	r3, [sp, #0]
 8004ce8:	4623      	mov	r3, r4
 8004cea:	f7ff fec7 	bl	8004a7c <get_cell_control_params>

    // Set the multiplexer select lines accordingly.
    Expander_SetPinState(hi2c, expanderAddr, sel0, s0);
 8004cee:	7e39      	ldrb	r1, [r7, #24]
 8004cf0:	8afa      	ldrh	r2, [r7, #22]
 8004cf2:	7efb      	ldrb	r3, [r7, #27]
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f7ff fde4 	bl	80048c2 <Expander_SetPinState>
    Expander_SetPinState(hi2c, expanderAddr, sel1, s1);
 8004cfa:	7e39      	ldrb	r1, [r7, #24]
 8004cfc:	8aba      	ldrh	r2, [r7, #20]
 8004cfe:	7ebb      	ldrb	r3, [r7, #26]
 8004d00:	68f8      	ldr	r0, [r7, #12]
 8004d02:	f7ff fdde 	bl	80048c2 <Expander_SetPinState>
    Expander_SetPinState(hi2c, expanderAddr, sel2, s2);
 8004d06:	7e39      	ldrb	r1, [r7, #24]
 8004d08:	8a7a      	ldrh	r2, [r7, #18]
 8004d0a:	7e7b      	ldrb	r3, [r7, #25]
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f7ff fdd8 	bl	80048c2 <Expander_SetPinState>
 8004d12:	e002      	b.n	8004d1a <Set_Output_Voltage+0xd6>
    if (map == NULL) return;
 8004d14:	bf00      	nop
 8004d16:	e000      	b.n	8004d1a <Set_Output_Voltage+0xd6>
    if (mux_channel == 0xFF) return; // Voltage not found
 8004d18:	bf00      	nop
}
 8004d1a:	372c      	adds	r7, #44	@ 0x2c
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd90      	pop	{r4, r7, pc}

08004d20 <cs_low>:
/* USER CODE BEGIN 0 */

//--------------------------------------------------------------//


void cs_low() {
 8004d20:	b580      	push	{r7, lr}
 8004d22:	af00      	add	r7, sp, #0

//	HAL_GPIO_WritePin(GPIOB, CS_ISOSPI_12_CELLS_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(CS_ISOSPI_11_CELLS_GPIO_Port, CS_ISOSPI_11_CELLS_Pin, GPIO_PIN_RESET);
 8004d24:	2200      	movs	r2, #0
 8004d26:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004d2a:	4802      	ldr	r0, [pc, #8]	@ (8004d34 <cs_low+0x14>)
 8004d2c:	f002 fc04 	bl	8007538 <HAL_GPIO_WritePin>


}
 8004d30:	bf00      	nop
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	40020c00 	.word	0x40020c00

08004d38 <cs_high>:

void cs_high() {
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0

//	HAL_GPIO_WritePin(GPIOB, CS_ISOSPI_12_CELLS_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(CS_ISOSPI_11_CELLS_GPIO_Port, CS_ISOSPI_11_CELLS_Pin, GPIO_PIN_SET);
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004d42:	4802      	ldr	r0, [pc, #8]	@ (8004d4c <cs_high+0x14>)
 8004d44:	f002 fbf8 	bl	8007538 <HAL_GPIO_WritePin>


}
 8004d48:	bf00      	nop
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	40020c00 	.word	0x40020c00

08004d50 <delay_time_us>:

void delay_time_us(uint32_t time_delay_val) {
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
	uint32_t time_delay_count;
	uint32_t time_delay_val_temp = time_delay_val * 9;
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	00db      	lsls	r3, r3, #3
 8004d5e:	4413      	add	r3, r2
 8004d60:	60bb      	str	r3, [r7, #8]
	for (time_delay_count = 0; time_delay_count < time_delay_val_temp;
 8004d62:	2300      	movs	r3, #0
 8004d64:	60fb      	str	r3, [r7, #12]
 8004d66:	e003      	b.n	8004d70 <delay_time_us+0x20>
			time_delay_count++) {
		__NOP();
 8004d68:	bf00      	nop
			time_delay_count++) {
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	60fb      	str	r3, [r7, #12]
	for (time_delay_count = 0; time_delay_count < time_delay_val_temp;
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d3f7      	bcc.n	8004d68 <delay_time_us+0x18>
	}
}
 8004d78:	bf00      	nop
 8004d7a:	bf00      	nop
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
	...

08004d88 <spi_write_array>:
 * @param parameters   :  Data length, data to transmit
 */

void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
		uint8_t data[] //Array of bytes to be written on the SPI port
		) {
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	6039      	str	r1, [r7, #0]
 8004d92:	71fb      	strb	r3, [r7, #7]
	uint8_t len_t;
	for (len_t = 0; len_t < len; len_t++) {
 8004d94:	2300      	movs	r3, #0
 8004d96:	73fb      	strb	r3, [r7, #15]
 8004d98:	e00f      	b.n	8004dba <spi_write_array+0x32>
		if (HAL_SPI_Transmit(&hspi4, &data[len_t], 1, 20) != HAL_OK) {
 8004d9a:	7bfb      	ldrb	r3, [r7, #15]
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	18d1      	adds	r1, r2, r3
 8004da0:	2314      	movs	r3, #20
 8004da2:	2201      	movs	r2, #1
 8004da4:	4809      	ldr	r0, [pc, #36]	@ (8004dcc <spi_write_array+0x44>)
 8004da6:	f004 facc 	bl	8009342 <HAL_SPI_Transmit>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d001      	beq.n	8004db4 <spi_write_array+0x2c>
			/* Transfer error in transmission process */
			Error_Handler();
 8004db0:	f001 fe24 	bl	80069fc <Error_Handler>
	for (len_t = 0; len_t < len; len_t++) {
 8004db4:	7bfb      	ldrb	r3, [r7, #15]
 8004db6:	3301      	adds	r3, #1
 8004db8:	73fb      	strb	r3, [r7, #15]
 8004dba:	7bfa      	ldrb	r2, [r7, #15]
 8004dbc:	79fb      	ldrb	r3, [r7, #7]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d3eb      	bcc.n	8004d9a <spi_write_array+0x12>
		}
	}

}
 8004dc2:	bf00      	nop
 8004dc4:	bf00      	nop
 8004dc6:	3710      	adds	r7, #16
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	20000f24 	.word	0x20000f24

08004dd0 <spi_write_read>:
HAL_StatusTypeDef status_spi_in = HAL_OK;
void spi_write_read(uint8_t tx_Data[], //array of data to be written on SPI port
		uint8_t tx_len, //length of the tx data array
		uint8_t *rx_data, //Input: array that will store the data read by the SPI port
		uint8_t rx_len //Option: number of bytes to be read from the SPI port
		) {
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	607a      	str	r2, [r7, #4]
 8004dda:	461a      	mov	r2, r3
 8004ddc:	460b      	mov	r3, r1
 8004dde:	72fb      	strb	r3, [r7, #11]
 8004de0:	4613      	mov	r3, r2
 8004de2:	72bb      	strb	r3, [r7, #10]
	status_spi_out = HAL_SPI_Transmit(&hspi4, tx_Data, tx_len, 20);
 8004de4:	7afb      	ldrb	r3, [r7, #11]
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	2314      	movs	r3, #20
 8004dea:	68f9      	ldr	r1, [r7, #12]
 8004dec:	4812      	ldr	r0, [pc, #72]	@ (8004e38 <spi_write_read+0x68>)
 8004dee:	f004 faa8 	bl	8009342 <HAL_SPI_Transmit>
 8004df2:	4603      	mov	r3, r0
 8004df4:	461a      	mov	r2, r3
 8004df6:	4b11      	ldr	r3, [pc, #68]	@ (8004e3c <spi_write_read+0x6c>)
 8004df8:	701a      	strb	r2, [r3, #0]
	rx_len_local = rx_len;
 8004dfa:	4a11      	ldr	r2, [pc, #68]	@ (8004e40 <spi_write_read+0x70>)
 8004dfc:	7abb      	ldrb	r3, [r7, #10]
 8004dfe:	7013      	strb	r3, [r2, #0]
	if (status_spi_out != HAL_OK) {
 8004e00:	4b0e      	ldr	r3, [pc, #56]	@ (8004e3c <spi_write_read+0x6c>)
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d001      	beq.n	8004e0c <spi_write_read+0x3c>

		Error_Handler();
 8004e08:	f001 fdf8 	bl	80069fc <Error_Handler>
	}
	status_spi_in = HAL_SPI_Receive(&hspi4, rx_data, rx_len, 20);
 8004e0c:	7abb      	ldrb	r3, [r7, #10]
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	2314      	movs	r3, #20
 8004e12:	6879      	ldr	r1, [r7, #4]
 8004e14:	4808      	ldr	r0, [pc, #32]	@ (8004e38 <spi_write_read+0x68>)
 8004e16:	f004 fbd8 	bl	80095ca <HAL_SPI_Receive>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	4b09      	ldr	r3, [pc, #36]	@ (8004e44 <spi_write_read+0x74>)
 8004e20:	701a      	strb	r2, [r3, #0]
	if (status_spi_in != HAL_OK) {
 8004e22:	4b08      	ldr	r3, [pc, #32]	@ (8004e44 <spi_write_read+0x74>)
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <spi_write_read+0x5e>

		Error_Handler();
 8004e2a:	f001 fde7 	bl	80069fc <Error_Handler>
	}

}
 8004e2e:	bf00      	nop
 8004e30:	3710      	adds	r7, #16
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	20000f24 	.word	0x20000f24
 8004e3c:	20001091 	.word	0x20001091
 8004e40:	20001090 	.word	0x20001090
 8004e44:	20001092 	.word	0x20001092

08004e48 <spi_read_byte>:
 * @brief Description  :  Read just 1 byte using the SPI port
 * @param parameters   :  TX data array, TX data length, RX data pointer, number of bytes to be read from the SPI port
 * @return Value       :  return the data RX buffer
 */

uint8_t spi_read_byte(uint8_t tx_dat) {
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af02      	add	r7, sp, #8
 8004e4e:	4603      	mov	r3, r0
 8004e50:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	if (HAL_SPI_TransmitReceive(&hspi4, &tx_dat, &data, 1, 20) != HAL_OK) {
 8004e52:	f107 020f 	add.w	r2, r7, #15
 8004e56:	1df9      	adds	r1, r7, #7
 8004e58:	2314      	movs	r3, #20
 8004e5a:	9300      	str	r3, [sp, #0]
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	4806      	ldr	r0, [pc, #24]	@ (8004e78 <spi_read_byte+0x30>)
 8004e60:	f004 fccc 	bl	80097fc <HAL_SPI_TransmitReceive>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d001      	beq.n	8004e6e <spi_read_byte+0x26>
		Error_Handler();
 8004e6a:	f001 fdc7 	bl	80069fc <Error_Handler>
	}
	return (data);
 8004e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3710      	adds	r7, #16
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	20000f24 	.word	0x20000f24

08004e7c <temparature_data_read>:
 * @brief Function Name: temparature_data_read.
 * @brief Description  : Read all LTC6811-1 temperature sensors
 */

void temparature_data_read()
{
 8004e7c:	b590      	push	{r4, r7, lr}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
   LTC6811_clraux();
 8004e82:	f7fe f974 	bl	800316e <LTC6811_clraux>
   int8_t error = 0;
 8004e86:	2300      	movs	r3, #0
 8004e88:	73bb      	strb	r3, [r7, #14]
   int32_t time = 0;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60bb      	str	r3, [r7, #8]
   uint8_t i_1;
   uint32_t conv_time = 0;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	607b      	str	r3, [r7, #4]
   //-----------------------
   wakeup_sleep(TOTAL_IC);
 8004e92:	2001      	movs	r0, #1
 8004e94:	f7fe f9b0 	bl	80031f8 <wakeup_sleep>
   LTC6811_adax(ADC_CONVERSION_MODE, AUX_CH_ALL);
 8004e98:	2302      	movs	r3, #2
 8004e9a:	2100      	movs	r1, #0
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7fe f920 	bl	80030e2 <LTC6811_adax>
   conv_time = LTC6811_pollAdc();
 8004ea2:	f7fe f95d 	bl	8003160 <LTC6811_pollAdc>
 8004ea6:	6078      	str	r0, [r7, #4]
   time += conv_time / 1000;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a2e      	ldr	r2, [pc, #184]	@ (8004f64 <temparature_data_read+0xe8>)
 8004eac:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb0:	099a      	lsrs	r2, r3, #6
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	60bb      	str	r3, [r7, #8]
   //-----------------------
   wakeup_sleep(TOTAL_IC);
 8004eb8:	2001      	movs	r0, #1
 8004eba:	f7fe f99d 	bl	80031f8 <wakeup_sleep>
   error = LTC6811_rdaux(SEL_ALL_REG, TOTAL_IC, BMS_IC); // Set to read back all aux registers
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	4a29      	ldr	r2, [pc, #164]	@ (8004f68 <temparature_data_read+0xec>)
 8004ec2:	2101      	movs	r1, #1
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f7fe f935 	bl	8003134 <LTC6811_rdaux>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	73bb      	strb	r3, [r7, #14]

   if (error == -1)
 8004ece:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed6:	d117      	bne.n	8004f08 <temparature_data_read+0x8c>
   {
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 8004ed8:	2300      	movs	r3, #0
 8004eda:	73fb      	strb	r3, [r7, #15]
 8004edc:	e010      	b.n	8004f00 <temparature_data_read+0x84>
       {
           BMS_IC[0].heat.temp[i_1] = TemperatureDataTable[123];
 8004ede:	7bfb      	ldrb	r3, [r7, #15]
 8004ee0:	210f      	movs	r1, #15
 8004ee2:	4a21      	ldr	r2, [pc, #132]	@ (8004f68 <temparature_data_read+0xec>)
 8004ee4:	4413      	add	r3, r2
 8004ee6:	460a      	mov	r2, r1
 8004ee8:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
           BMS_IC[1].heat.temp[i_1] = TemperatureDataTable[123];
 8004eec:	7bfb      	ldrb	r3, [r7, #15]
 8004eee:	210f      	movs	r1, #15
 8004ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8004f68 <temparature_data_read+0xec>)
 8004ef2:	4413      	add	r3, r2
 8004ef4:	460a      	mov	r2, r1
 8004ef6:	f883 21f4 	strb.w	r2, [r3, #500]	@ 0x1f4
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	3301      	adds	r3, #1
 8004efe:	73fb      	strb	r3, [r7, #15]
 8004f00:	7bfb      	ldrb	r3, [r7, #15]
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d9eb      	bls.n	8004ede <temparature_data_read+0x62>
                   BMS_IC[0].aux.a_codes[i_1]);
           BMS_IC[1].heat.temp[i_1] = tempDataTableRead(
                               BMS_IC[1].aux.a_codes[i_1]);
       }
   }
}
 8004f06:	e028      	b.n	8004f5a <temparature_data_read+0xde>
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 8004f08:	2300      	movs	r3, #0
 8004f0a:	73fb      	strb	r3, [r7, #15]
 8004f0c:	e022      	b.n	8004f54 <temparature_data_read+0xd8>
           BMS_IC[0].heat.temp[i_1] = tempDataTableRead(
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
 8004f10:	4a15      	ldr	r2, [pc, #84]	@ (8004f68 <temparature_data_read+0xec>)
 8004f12:	3324      	adds	r3, #36	@ 0x24
 8004f14:	005b      	lsls	r3, r3, #1
 8004f16:	4413      	add	r3, r2
 8004f18:	88db      	ldrh	r3, [r3, #6]
 8004f1a:	7bfc      	ldrb	r4, [r7, #15]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f000 f825 	bl	8004f6c <tempDataTableRead>
 8004f22:	4603      	mov	r3, r0
 8004f24:	461a      	mov	r2, r3
 8004f26:	4b10      	ldr	r3, [pc, #64]	@ (8004f68 <temparature_data_read+0xec>)
 8004f28:	4423      	add	r3, r4
 8004f2a:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
           BMS_IC[1].heat.temp[i_1] = tempDataTableRead(
 8004f2e:	7bfb      	ldrb	r3, [r7, #15]
 8004f30:	4a0d      	ldr	r2, [pc, #52]	@ (8004f68 <temparature_data_read+0xec>)
 8004f32:	33a6      	adds	r3, #166	@ 0xa6
 8004f34:	005b      	lsls	r3, r3, #1
 8004f36:	4413      	add	r3, r2
 8004f38:	88db      	ldrh	r3, [r3, #6]
 8004f3a:	7bfc      	ldrb	r4, [r7, #15]
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f000 f815 	bl	8004f6c <tempDataTableRead>
 8004f42:	4603      	mov	r3, r0
 8004f44:	461a      	mov	r2, r3
 8004f46:	4b08      	ldr	r3, [pc, #32]	@ (8004f68 <temparature_data_read+0xec>)
 8004f48:	4423      	add	r3, r4
 8004f4a:	f883 21f4 	strb.w	r2, [r3, #500]	@ 0x1f4
       for (i_1 = 0; i_1 < TEMP_PER_IC; i_1++)
 8004f4e:	7bfb      	ldrb	r3, [r7, #15]
 8004f50:	3301      	adds	r3, #1
 8004f52:	73fb      	strb	r3, [r7, #15]
 8004f54:	7bfb      	ldrb	r3, [r7, #15]
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d9d9      	bls.n	8004f0e <temparature_data_read+0x92>
}
 8004f5a:	bf00      	nop
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd90      	pop	{r4, r7, pc}
 8004f62:	bf00      	nop
 8004f64:	10624dd3 	.word	0x10624dd3
 8004f68:	20000f7c 	.word	0x20000f7c

08004f6c <tempDataTableRead>:
/*
 * @Function : tempDataTableRead
 * @Description : per calculated temperature values for voltage readings
 */
signed char tempDataTableRead(uint16_t tempe_v_in)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	4603      	mov	r3, r0
 8004f74:	80fb      	strh	r3, [r7, #6]
    signed char temperature_val_tb;
    int temp_val_tp;
    temp_val_tp = (tempe_v_in >> 7) - 0x12;//0x30;
 8004f76:	88fb      	ldrh	r3, [r7, #6]
 8004f78:	09db      	lsrs	r3, r3, #7
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	3b12      	subs	r3, #18
 8004f7e:	60bb      	str	r3, [r7, #8]
    if (temp_val_tp < 0)
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	da02      	bge.n	8004f8c <tempDataTableRead+0x20>
    {
        temperature_val_tb = 105;
 8004f86:	2369      	movs	r3, #105	@ 0x69
 8004f88:	73fb      	strb	r3, [r7, #15]
 8004f8a:	e00a      	b.n	8004fa2 <tempDataTableRead+0x36>
    }
    else if (temp_val_tp > 222)
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	2bde      	cmp	r3, #222	@ 0xde
 8004f90:	dd02      	ble.n	8004f98 <tempDataTableRead+0x2c>
    {
        temperature_val_tb = -25;
 8004f92:	23e7      	movs	r3, #231	@ 0xe7
 8004f94:	73fb      	strb	r3, [r7, #15]
 8004f96:	e004      	b.n	8004fa2 <tempDataTableRead+0x36>
    }
    else
    {
        temperature_val_tb = TemperatureDataTable[temp_val_tp];
 8004f98:	4a06      	ldr	r2, [pc, #24]	@ (8004fb4 <tempDataTableRead+0x48>)
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	4413      	add	r3, r2
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	73fb      	strb	r3, [r7, #15]
    }
    return temperature_val_tb;
 8004fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3714      	adds	r7, #20
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr
 8004fb2:	bf00      	nop
 8004fb4:	0800b90c 	.word	0x0800b90c

08004fb8 <cell_voltage_read>:

int8_t cell_voltage_read(void) {
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
	int8_t error = 0;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	717b      	strb	r3, [r7, #5]
	wakeup_sleep(TOTAL_IC);
 8004fc2:	2001      	movs	r0, #1
 8004fc4:	f7fe f918 	bl	80031f8 <wakeup_sleep>
	LTC6811_adcv(ADC_CONVERSION_MODE, ADC_DCP, CELL_CH_TO_CONVERT);
 8004fc8:	2302      	movs	r3, #2
 8004fca:	2100      	movs	r1, #0
 8004fcc:	2200      	movs	r2, #0
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7fe f874 	bl	80030bc <LTC6811_adcv>
	 LTC6811_pollAdc();
 8004fd4:	f7fe f8c4 	bl	8003160 <LTC6811_pollAdc>
	wakeup_sleep(TOTAL_IC);
 8004fd8:	2001      	movs	r0, #1
 8004fda:	f7fe f90d 	bl	80031f8 <wakeup_sleep>
	error = LTC6811_rdcv(SEL_ALL_REG, TOTAL_IC, BMS_IC);
 8004fde:	2300      	movs	r3, #0
 8004fe0:	4a19      	ldr	r2, [pc, #100]	@ (8005048 <cell_voltage_read+0x90>)
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7fe f88e 	bl	8003106 <LTC6811_rdcv>
 8004fea:	4603      	mov	r3, r0
 8004fec:	717b      	strb	r3, [r7, #5]
//	check_error(error);
	uint8_t i_1, current_ic_1;
	if (error == -1) {
 8004fee:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8004ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff6:	d121      	bne.n	800503c <cell_voltage_read+0x84>
		for (current_ic_1 = 0; current_ic_1 < TOTAL_IC; current_ic_1++) {
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	71bb      	strb	r3, [r7, #6]
 8004ffc:	e01b      	b.n	8005036 <cell_voltage_read+0x7e>
			for (i_1 = 0; i_1 < BMS_IC[0].ic_reg.cell_channels; i_1++) {
 8004ffe:	2300      	movs	r3, #0
 8005000:	71fb      	strb	r3, [r7, #7]
 8005002:	e00f      	b.n	8005024 <cell_voltage_read+0x6c>
				BMS_IC[current_ic_1].cells.c_codes[i_1] = 0;
 8005004:	79ba      	ldrb	r2, [r7, #6]
 8005006:	79f9      	ldrb	r1, [r7, #7]
 8005008:	480f      	ldr	r0, [pc, #60]	@ (8005048 <cell_voltage_read+0x90>)
 800500a:	4613      	mov	r3, r2
 800500c:	019b      	lsls	r3, r3, #6
 800500e:	4413      	add	r3, r2
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	440b      	add	r3, r1
 8005014:	330c      	adds	r3, #12
 8005016:	005b      	lsls	r3, r3, #1
 8005018:	4403      	add	r3, r0
 800501a:	2200      	movs	r2, #0
 800501c:	80da      	strh	r2, [r3, #6]
			for (i_1 = 0; i_1 < BMS_IC[0].ic_reg.cell_channels; i_1++) {
 800501e:	79fb      	ldrb	r3, [r7, #7]
 8005020:	3301      	adds	r3, #1
 8005022:	71fb      	strb	r3, [r7, #7]
 8005024:	4b08      	ldr	r3, [pc, #32]	@ (8005048 <cell_voltage_read+0x90>)
 8005026:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 800502a:	79fa      	ldrb	r2, [r7, #7]
 800502c:	429a      	cmp	r2, r3
 800502e:	d3e9      	bcc.n	8005004 <cell_voltage_read+0x4c>
		for (current_ic_1 = 0; current_ic_1 < TOTAL_IC; current_ic_1++) {
 8005030:	79bb      	ldrb	r3, [r7, #6]
 8005032:	3301      	adds	r3, #1
 8005034:	71bb      	strb	r3, [r7, #6]
 8005036:	79bb      	ldrb	r3, [r7, #6]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d0e0      	beq.n	8004ffe <cell_voltage_read+0x46>
			}
		}
	}
	//cell_data_print(error, conv_time);
	return error;
 800503c:	f997 3005 	ldrsb.w	r3, [r7, #5]
}
 8005040:	4618      	mov	r0, r3
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	20000f7c 	.word	0x20000f7c

0800504c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800504c:	b590      	push	{r4, r7, lr}
 800504e:	b089      	sub	sp, #36	@ 0x24
 8005050:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005052:	f001 ff49 	bl	8006ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005056:	f001 f8cf 	bl	80061f8 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800505a:	f001 fa95 	bl	8006588 <MX_GPIO_Init>
  MX_SPI1_Init();
 800505e:	f001 f9bb 	bl	80063d8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8005062:	f001 f9ef 	bl	8006444 <MX_SPI2_Init>
  MX_I2C2_Init();
 8005066:	f001 f937 	bl	80062d8 <MX_I2C2_Init>
  MX_I2C3_Init();
 800506a:	f001 f975 	bl	8006358 <MX_I2C3_Init>
  MX_SPI3_Init();
 800506e:	f001 fa1f 	bl	80064b0 <MX_SPI3_Init>
  MX_SPI4_Init();
 8005072:	f001 fa53 	bl	800651c <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */


  mcu_spiInit(0);
 8005076:	2000      	movs	r0, #0
 8005078:	f001 fcc6 	bl	8006a08 <mcu_spiInit>
  HAL_Delay(10);
 800507c:	200a      	movs	r0, #10
 800507e:	f001 ffa5 	bl	8006fcc <HAL_Delay>
  HAL_Delay(10);
 8005082:	200a      	movs	r0, #10
 8005084:	f001 ffa2 	bl	8006fcc <HAL_Delay>

  INA229_config(&INA229_0);
 8005088:	4850      	ldr	r0, [pc, #320]	@ (80051cc <main+0x180>)
 800508a:	f7fd fe4f 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 800508e:	200a      	movs	r0, #10
 8005090:	f001 ff9c 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_1);
 8005094:	484e      	ldr	r0, [pc, #312]	@ (80051d0 <main+0x184>)
 8005096:	f7fd fe49 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 800509a:	200a      	movs	r0, #10
 800509c:	f001 ff96 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_2);
 80050a0:	484c      	ldr	r0, [pc, #304]	@ (80051d4 <main+0x188>)
 80050a2:	f7fd fe43 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 80050a6:	200a      	movs	r0, #10
 80050a8:	f001 ff90 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_3);
 80050ac:	484a      	ldr	r0, [pc, #296]	@ (80051d8 <main+0x18c>)
 80050ae:	f7fd fe3d 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 80050b2:	200a      	movs	r0, #10
 80050b4:	f001 ff8a 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_4);
 80050b8:	4848      	ldr	r0, [pc, #288]	@ (80051dc <main+0x190>)
 80050ba:	f7fd fe37 	bl	8002d2c <INA229_config>

  INA229_config(&INA229_5);
 80050be:	4848      	ldr	r0, [pc, #288]	@ (80051e0 <main+0x194>)
 80050c0:	f7fd fe34 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 80050c4:	200a      	movs	r0, #10
 80050c6:	f001 ff81 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_6);
 80050ca:	4846      	ldr	r0, [pc, #280]	@ (80051e4 <main+0x198>)
 80050cc:	f7fd fe2e 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 80050d0:	200a      	movs	r0, #10
 80050d2:	f001 ff7b 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_7);
 80050d6:	4844      	ldr	r0, [pc, #272]	@ (80051e8 <main+0x19c>)
 80050d8:	f7fd fe28 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 80050dc:	200a      	movs	r0, #10
 80050de:	f001 ff75 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_8);
 80050e2:	4842      	ldr	r0, [pc, #264]	@ (80051ec <main+0x1a0>)
 80050e4:	f7fd fe22 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 80050e8:	200a      	movs	r0, #10
 80050ea:	f001 ff6f 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_9);
 80050ee:	4840      	ldr	r0, [pc, #256]	@ (80051f0 <main+0x1a4>)
 80050f0:	f7fd fe1c 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 80050f4:	200a      	movs	r0, #10
 80050f6:	f001 ff69 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_10);
 80050fa:	483e      	ldr	r0, [pc, #248]	@ (80051f4 <main+0x1a8>)
 80050fc:	f7fd fe16 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 8005100:	200a      	movs	r0, #10
 8005102:	f001 ff63 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_11);
 8005106:	483c      	ldr	r0, [pc, #240]	@ (80051f8 <main+0x1ac>)
 8005108:	f7fd fe10 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 800510c:	200a      	movs	r0, #10
 800510e:	f001 ff5d 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_12);
 8005112:	483a      	ldr	r0, [pc, #232]	@ (80051fc <main+0x1b0>)
 8005114:	f7fd fe0a 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 8005118:	200a      	movs	r0, #10
 800511a:	f001 ff57 	bl	8006fcc <HAL_Delay>

  INA229_config(INA229_13);
 800511e:	4b38      	ldr	r3, [pc, #224]	@ (8005200 <main+0x1b4>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4618      	mov	r0, r3
 8005124:	f7fd fe02 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 8005128:	200a      	movs	r0, #10
 800512a:	f001 ff4f 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_14);
 800512e:	4835      	ldr	r0, [pc, #212]	@ (8005204 <main+0x1b8>)
 8005130:	f7fd fdfc 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 8005134:	200a      	movs	r0, #10
 8005136:	f001 ff49 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_15);
 800513a:	4833      	ldr	r0, [pc, #204]	@ (8005208 <main+0x1bc>)
 800513c:	f7fd fdf6 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 8005140:	200a      	movs	r0, #10
 8005142:	f001 ff43 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_16);
 8005146:	4831      	ldr	r0, [pc, #196]	@ (800520c <main+0x1c0>)
 8005148:	f7fd fdf0 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 800514c:	200a      	movs	r0, #10
 800514e:	f001 ff3d 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_17);
 8005152:	482f      	ldr	r0, [pc, #188]	@ (8005210 <main+0x1c4>)
 8005154:	f7fd fdea 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 8005158:	200a      	movs	r0, #10
 800515a:	f001 ff37 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_18);
 800515e:	482d      	ldr	r0, [pc, #180]	@ (8005214 <main+0x1c8>)
 8005160:	f7fd fde4 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 8005164:	200a      	movs	r0, #10
 8005166:	f001 ff31 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_19);
 800516a:	482b      	ldr	r0, [pc, #172]	@ (8005218 <main+0x1cc>)
 800516c:	f7fd fdde 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 8005170:	200a      	movs	r0, #10
 8005172:	f001 ff2b 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_20);
 8005176:	4829      	ldr	r0, [pc, #164]	@ (800521c <main+0x1d0>)
 8005178:	f7fd fdd8 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 800517c:	200a      	movs	r0, #10
 800517e:	f001 ff25 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_21);
 8005182:	4827      	ldr	r0, [pc, #156]	@ (8005220 <main+0x1d4>)
 8005184:	f7fd fdd2 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 8005188:	200a      	movs	r0, #10
 800518a:	f001 ff1f 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_22);
 800518e:	4825      	ldr	r0, [pc, #148]	@ (8005224 <main+0x1d8>)
 8005190:	f7fd fdcc 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 8005194:	200a      	movs	r0, #10
 8005196:	f001 ff19 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_23);
 800519a:	4823      	ldr	r0, [pc, #140]	@ (8005228 <main+0x1dc>)
 800519c:	f7fd fdc6 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 80051a0:	200a      	movs	r0, #10
 80051a2:	f001 ff13 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_24);
 80051a6:	4821      	ldr	r0, [pc, #132]	@ (800522c <main+0x1e0>)
 80051a8:	f7fd fdc0 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 80051ac:	200a      	movs	r0, #10
 80051ae:	f001 ff0d 	bl	8006fcc <HAL_Delay>
  INA229_config(&INA229_25);
 80051b2:	481f      	ldr	r0, [pc, #124]	@ (8005230 <main+0x1e4>)
 80051b4:	f7fd fdba 	bl	8002d2c <INA229_config>

  HAL_Delay(10);
 80051b8:	200a      	movs	r0, #10
 80051ba:	f001 ff07 	bl	8006fcc <HAL_Delay>

  //--------------------------------------------------------------//

	LTC6811_init_cfg(TOTAL_IC, BMS_IC);
 80051be:	491d      	ldr	r1, [pc, #116]	@ (8005234 <main+0x1e8>)
 80051c0:	2001      	movs	r0, #1
 80051c2:	f7fd ffe9 	bl	8003198 <LTC6811_init_cfg>
	uint8_t main_current_ic;
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 80051c6:	2300      	movs	r3, #0
 80051c8:	71fb      	strb	r3, [r7, #7]
 80051ca:	e04e      	b.n	800526a <main+0x21e>
 80051cc:	0800b8a4 	.word	0x0800b8a4
 80051d0:	0800b8a8 	.word	0x0800b8a8
 80051d4:	0800b8ac 	.word	0x0800b8ac
 80051d8:	0800b8b0 	.word	0x0800b8b0
 80051dc:	0800b8b4 	.word	0x0800b8b4
 80051e0:	0800b8b8 	.word	0x0800b8b8
 80051e4:	0800b8bc 	.word	0x0800b8bc
 80051e8:	0800b8c0 	.word	0x0800b8c0
 80051ec:	0800b8c4 	.word	0x0800b8c4
 80051f0:	0800b8c8 	.word	0x0800b8c8
 80051f4:	0800b8cc 	.word	0x0800b8cc
 80051f8:	0800b8d0 	.word	0x0800b8d0
 80051fc:	0800b8d4 	.word	0x0800b8d4
 8005200:	0800b8d8 	.word	0x0800b8d8
 8005204:	0800b8dc 	.word	0x0800b8dc
 8005208:	0800b8e0 	.word	0x0800b8e0
 800520c:	0800b8e4 	.word	0x0800b8e4
 8005210:	0800b8e8 	.word	0x0800b8e8
 8005214:	0800b8ec 	.word	0x0800b8ec
 8005218:	0800b8f0 	.word	0x0800b8f0
 800521c:	0800b8f4 	.word	0x0800b8f4
 8005220:	0800b8f8 	.word	0x0800b8f8
 8005224:	0800b8fc 	.word	0x0800b8fc
 8005228:	0800b900 	.word	0x0800b900
 800522c:	0800b904 	.word	0x0800b904
 8005230:	0800b908 	.word	0x0800b908
 8005234:	20000f7c 	.word	0x20000f7c
		LTC6811_set_cfgr(main_current_ic, BMS_IC, REF_ON, ADCOPT, GPIOBITS_A,
 8005238:	4bcc      	ldr	r3, [pc, #816]	@ (800556c <main+0x520>)
 800523a:	7819      	ldrb	r1, [r3, #0]
 800523c:	4bcc      	ldr	r3, [pc, #816]	@ (8005570 <main+0x524>)
 800523e:	781c      	ldrb	r4, [r3, #0]
 8005240:	4bcc      	ldr	r3, [pc, #816]	@ (8005574 <main+0x528>)
 8005242:	881b      	ldrh	r3, [r3, #0]
 8005244:	4acc      	ldr	r2, [pc, #816]	@ (8005578 <main+0x52c>)
 8005246:	8812      	ldrh	r2, [r2, #0]
 8005248:	79f8      	ldrb	r0, [r7, #7]
 800524a:	9204      	str	r2, [sp, #16]
 800524c:	9303      	str	r3, [sp, #12]
 800524e:	4bcb      	ldr	r3, [pc, #812]	@ (800557c <main+0x530>)
 8005250:	9302      	str	r3, [sp, #8]
 8005252:	4bcb      	ldr	r3, [pc, #812]	@ (8005580 <main+0x534>)
 8005254:	9301      	str	r3, [sp, #4]
 8005256:	4bcb      	ldr	r3, [pc, #812]	@ (8005584 <main+0x538>)
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	4623      	mov	r3, r4
 800525c:	460a      	mov	r2, r1
 800525e:	49ca      	ldr	r1, [pc, #808]	@ (8005588 <main+0x53c>)
 8005260:	f7fd ffa9 	bl	80031b6 <LTC6811_set_cfgr>
	for (main_current_ic = 0; main_current_ic < TOTAL_IC; main_current_ic++) {
 8005264:	79fb      	ldrb	r3, [r7, #7]
 8005266:	3301      	adds	r3, #1
 8005268:	71fb      	strb	r3, [r7, #7]
 800526a:	79fb      	ldrb	r3, [r7, #7]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d0e3      	beq.n	8005238 <main+0x1ec>
				DCCBITS_A, DCTOBITS, UV, OV);
	}
	LTC6811_wrcfg(TOTAL_IC, BMS_IC);
 8005270:	49c5      	ldr	r1, [pc, #788]	@ (8005588 <main+0x53c>)
 8005272:	2001      	movs	r0, #1
 8005274:	f7fd ff13 	bl	800309e <LTC6811_wrcfg>
	LTC6811_reset_crc_count(TOTAL_IC, BMS_IC);
 8005278:	49c3      	ldr	r1, [pc, #780]	@ (8005588 <main+0x53c>)
 800527a:	2001      	movs	r0, #1
 800527c:	f7fd ff7d 	bl	800317a <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(TOTAL_IC, BMS_IC);
 8005280:	49c1      	ldr	r1, [pc, #772]	@ (8005588 <main+0x53c>)
 8005282:	2001      	movs	r0, #1
 8005284:	f7fd feb2 	bl	8002fec <LTC6811_init_reg_limits>

  //--------------------------------------------------------------//

  /* Initialize the display module */
  Display_Init();
 8005288:	f7ff fa12 	bl	80046b0 <Display_Init>

  /* Display the main title page */
  Display_MainTitlePage();
 800528c:	f7ff fa38 	bl	8004700 <Display_MainTitlePage>

  /* Initialize the expander at address 0x20 by configuring all its pins as outputs */
  Expander_InitAllDevices(&hi2c2);
 8005290:	48be      	ldr	r0, [pc, #760]	@ (800558c <main+0x540>)
 8005292:	f7ff fbbb 	bl	8004a0c <Expander_InitAllDevices>
  Expander_InitAllDevices(&hi2c3);
 8005296:	48be      	ldr	r0, [pc, #760]	@ (8005590 <main+0x544>)
 8005298:	f7ff fbb8 	bl	8004a0c <Expander_InitAllDevices>
//		  cell11_Temp_02_Set(resistance[4]);
//		  cell11_Temp_03_Set(resistance[5]);

	  ////////////////////////////////////////////////////////////

	  Set_Output_Voltage(&hi2c2, CELL_1, 4.0f);
 800529c:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 80052a0:	2100      	movs	r1, #0
 80052a2:	48ba      	ldr	r0, [pc, #744]	@ (800558c <main+0x540>)
 80052a4:	f7ff fcce 	bl	8004c44 <Set_Output_Voltage>
Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 80052a8:	2301      	movs	r3, #1
 80052aa:	2210      	movs	r2, #16
 80052ac:	2121      	movs	r1, #33	@ 0x21
 80052ae:	48b7      	ldr	r0, [pc, #732]	@ (800558c <main+0x540>)
 80052b0:	f7ff fb07 	bl	80048c2 <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 80052b4:	2200      	movs	r2, #0
 80052b6:	2104      	movs	r1, #4
 80052b8:	48b6      	ldr	r0, [pc, #728]	@ (8005594 <main+0x548>)
 80052ba:	f002 f93d 	bl	8007538 <HAL_GPIO_WritePin>
//
  busVoltage_01 = INA229_getVBUS_V(INA229_0);
 80052be:	4bb6      	ldr	r3, [pc, #728]	@ (8005598 <main+0x54c>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f7fd fde8 	bl	8002e98 <INA229_getVBUS_V>
 80052c8:	eef0 7a40 	vmov.f32	s15, s0
 80052cc:	4bb3      	ldr	r3, [pc, #716]	@ (800559c <main+0x550>)
 80052ce:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 80052d2:	2201      	movs	r2, #1
 80052d4:	2104      	movs	r1, #4
 80052d6:	48af      	ldr	r0, [pc, #700]	@ (8005594 <main+0x548>)
 80052d8:	f002 f92e 	bl	8007538 <HAL_GPIO_WritePin>



  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_RESET);
 80052dc:	2200      	movs	r2, #0
 80052de:	2104      	movs	r1, #4
 80052e0:	48ac      	ldr	r0, [pc, #688]	@ (8005594 <main+0x548>)
 80052e2:	f002 f929 	bl	8007538 <HAL_GPIO_WritePin>
//
  temperatureC_01 = INA229_getDIETEMP_C(INA229_0);
 80052e6:	4bac      	ldr	r3, [pc, #688]	@ (8005598 <main+0x54c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7fd fe32 	bl	8002f54 <INA229_getDIETEMP_C>
 80052f0:	eef0 7a40 	vmov.f32	s15, s0
 80052f4:	4baa      	ldr	r3, [pc, #680]	@ (80055a0 <main+0x554>)
 80052f6:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin, GPIO_PIN_SET);
 80052fa:	2201      	movs	r2, #1
 80052fc:	2104      	movs	r1, #4
 80052fe:	48a5      	ldr	r0, [pc, #660]	@ (8005594 <main+0x548>)
 8005300:	f002 f91a 	bl	8007538 <HAL_GPIO_WritePin>
HAL_Delay(1000);
 8005304:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005308:	f001 fe60 	bl	8006fcc <HAL_Delay>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 800530c:	2300      	movs	r3, #0
 800530e:	2210      	movs	r2, #16
 8005310:	2121      	movs	r1, #33	@ 0x21
 8005312:	489e      	ldr	r0, [pc, #632]	@ (800558c <main+0x540>)
 8005314:	f7ff fad5 	bl	80048c2 <Expander_SetPinState>



///////////////////////////////////////////////////////////////////

Set_Output_Voltage(&hi2c2, CELL_2, 3.3f);
 8005318:	ed9f 0aa2 	vldr	s0, [pc, #648]	@ 80055a4 <main+0x558>
 800531c:	2101      	movs	r1, #1
 800531e:	489b      	ldr	r0, [pc, #620]	@ (800558c <main+0x540>)
 8005320:	f7ff fc90 	bl	8004c44 <Set_Output_Voltage>

Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , HIGH);
 8005324:	2301      	movs	r3, #1
 8005326:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800532a:	2121      	movs	r1, #33	@ 0x21
 800532c:	4897      	ldr	r0, [pc, #604]	@ (800558c <main+0x540>)
 800532e:	f7ff fac8 	bl	80048c2 <Expander_SetPinState>

			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_RESET);
 8005332:	2200      	movs	r2, #0
 8005334:	2108      	movs	r1, #8
 8005336:	4897      	ldr	r0, [pc, #604]	@ (8005594 <main+0x548>)
 8005338:	f002 f8fe 	bl	8007538 <HAL_GPIO_WritePin>


//
		  busVoltage_02 = INA229_getVBUS_V(INA229_1);
 800533c:	4b9a      	ldr	r3, [pc, #616]	@ (80055a8 <main+0x55c>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4618      	mov	r0, r3
 8005342:	f7fd fda9 	bl	8002e98 <INA229_getVBUS_V>
 8005346:	eef0 7a40 	vmov.f32	s15, s0
 800534a:	4b98      	ldr	r3, [pc, #608]	@ (80055ac <main+0x560>)
 800534c:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_SET);
 8005350:	2201      	movs	r2, #1
 8005352:	2108      	movs	r1, #8
 8005354:	488f      	ldr	r0, [pc, #572]	@ (8005594 <main+0x548>)
 8005356:	f002 f8ef 	bl	8007538 <HAL_GPIO_WritePin>



		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_RESET);
 800535a:	2200      	movs	r2, #0
 800535c:	2108      	movs	r1, #8
 800535e:	488d      	ldr	r0, [pc, #564]	@ (8005594 <main+0x548>)
 8005360:	f002 f8ea 	bl	8007538 <HAL_GPIO_WritePin>
//

		  temperatureC_02 = INA229_getDIETEMP_C(INA229_1);
 8005364:	4b90      	ldr	r3, [pc, #576]	@ (80055a8 <main+0x55c>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4618      	mov	r0, r3
 800536a:	f7fd fdf3 	bl	8002f54 <INA229_getDIETEMP_C>
 800536e:	eef0 7a40 	vmov.f32	s15, s0
 8005372:	4b8f      	ldr	r3, [pc, #572]	@ (80055b0 <main+0x564>)
 8005374:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_02_Pin, GPIO_PIN_SET);
 8005378:	2201      	movs	r2, #1
 800537a:	2108      	movs	r1, #8
 800537c:	4885      	ldr	r0, [pc, #532]	@ (8005594 <main+0x548>)
 800537e:	f002 f8db 	bl	8007538 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8005382:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005386:	f001 fe21 	bl	8006fcc <HAL_Delay>

	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , LOW);
 800538a:	2300      	movs	r3, #0
 800538c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005390:	2121      	movs	r1, #33	@ 0x21
 8005392:	487e      	ldr	r0, [pc, #504]	@ (800558c <main+0x540>)
 8005394:	f7ff fa95 	bl	80048c2 <Expander_SetPinState>

	  ///////////////////////////////////////////////////////////////////
	 ///////////////////////////////////////////////////////////////////

			  Set_Output_Voltage(&hi2c2, CELL_3, 4.0f);
 8005398:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 800539c:	2102      	movs	r1, #2
 800539e:	487b      	ldr	r0, [pc, #492]	@ (800558c <main+0x540>)
 80053a0:	f7ff fc50 	bl	8004c44 <Set_Output_Voltage>

			  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , HIGH);
 80053a4:	2301      	movs	r3, #1
 80053a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80053aa:	2121      	movs	r1, #33	@ 0x21
 80053ac:	4877      	ldr	r0, [pc, #476]	@ (800558c <main+0x540>)
 80053ae:	f7ff fa88 	bl	80048c2 <Expander_SetPinState>

			  			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_RESET);
 80053b2:	2200      	movs	r2, #0
 80053b4:	2110      	movs	r1, #16
 80053b6:	4877      	ldr	r0, [pc, #476]	@ (8005594 <main+0x548>)
 80053b8:	f002 f8be 	bl	8007538 <HAL_GPIO_WritePin>

			  		  busVoltage_03 = INA229_getVBUS_V(INA229_2);
 80053bc:	4b7d      	ldr	r3, [pc, #500]	@ (80055b4 <main+0x568>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4618      	mov	r0, r3
 80053c2:	f7fd fd69 	bl	8002e98 <INA229_getVBUS_V>
 80053c6:	eef0 7a40 	vmov.f32	s15, s0
 80053ca:	4b7b      	ldr	r3, [pc, #492]	@ (80055b8 <main+0x56c>)
 80053cc:	edc3 7a00 	vstr	s15, [r3]

			  //
			  //HAL_Delay(1000);
			  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_SET);
 80053d0:	2201      	movs	r2, #1
 80053d2:	2110      	movs	r1, #16
 80053d4:	486f      	ldr	r0, [pc, #444]	@ (8005594 <main+0x548>)
 80053d6:	f002 f8af 	bl	8007538 <HAL_GPIO_WritePin>



			  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_RESET);
 80053da:	2200      	movs	r2, #0
 80053dc:	2110      	movs	r1, #16
 80053de:	486d      	ldr	r0, [pc, #436]	@ (8005594 <main+0x548>)
 80053e0:	f002 f8aa 	bl	8007538 <HAL_GPIO_WritePin>
			  //
			  		  temperatureC_03 = INA229_getDIETEMP_C(INA229_2);
 80053e4:	4b73      	ldr	r3, [pc, #460]	@ (80055b4 <main+0x568>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7fd fdb3 	bl	8002f54 <INA229_getDIETEMP_C>
 80053ee:	eef0 7a40 	vmov.f32	s15, s0
 80053f2:	4b72      	ldr	r3, [pc, #456]	@ (80055bc <main+0x570>)
 80053f4:	edc3 7a00 	vstr	s15, [r3]

			  //
			  //HAL_Delay(1000);
			  	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_03_Pin, GPIO_PIN_SET);
 80053f8:	2201      	movs	r2, #1
 80053fa:	2110      	movs	r1, #16
 80053fc:	4865      	ldr	r0, [pc, #404]	@ (8005594 <main+0x548>)
 80053fe:	f002 f89b 	bl	8007538 <HAL_GPIO_WritePin>
			  	  HAL_Delay(1000);
 8005402:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005406:	f001 fde1 	bl	8006fcc <HAL_Delay>
			  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , LOW);
 800540a:	2300      	movs	r3, #0
 800540c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005410:	2121      	movs	r1, #33	@ 0x21
 8005412:	485e      	ldr	r0, [pc, #376]	@ (800558c <main+0x540>)
 8005414:	f7ff fa55 	bl	80048c2 <Expander_SetPinState>
			  	  ///////////////////////////////////////////////////////////////////

				  Set_Output_Voltage(&hi2c2, CELL_4, 3.6f);
 8005418:	ed9f 0a69 	vldr	s0, [pc, #420]	@ 80055c0 <main+0x574>
 800541c:	2103      	movs	r1, #3
 800541e:	485b      	ldr	r0, [pc, #364]	@ (800558c <main+0x540>)
 8005420:	f7ff fc10 	bl	8004c44 <Set_Output_Voltage>

				  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , HIGH);
 8005424:	2301      	movs	r3, #1
 8005426:	2210      	movs	r2, #16
 8005428:	2122      	movs	r1, #34	@ 0x22
 800542a:	4858      	ldr	r0, [pc, #352]	@ (800558c <main+0x540>)
 800542c:	f7ff fa49 	bl	80048c2 <Expander_SetPinState>

				  			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_RESET);
 8005430:	2200      	movs	r2, #0
 8005432:	2120      	movs	r1, #32
 8005434:	4857      	ldr	r0, [pc, #348]	@ (8005594 <main+0x548>)
 8005436:	f002 f87f 	bl	8007538 <HAL_GPIO_WritePin>

				  		  busVoltage_04 = INA229_getVBUS_V(INA229_3);
 800543a:	4b62      	ldr	r3, [pc, #392]	@ (80055c4 <main+0x578>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4618      	mov	r0, r3
 8005440:	f7fd fd2a 	bl	8002e98 <INA229_getVBUS_V>
 8005444:	eef0 7a40 	vmov.f32	s15, s0
 8005448:	4b5f      	ldr	r3, [pc, #380]	@ (80055c8 <main+0x57c>)
 800544a:	edc3 7a00 	vstr	s15, [r3]

				  //
				  //HAL_Delay(1000);
				  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_SET);
 800544e:	2201      	movs	r2, #1
 8005450:	2120      	movs	r1, #32
 8005452:	4850      	ldr	r0, [pc, #320]	@ (8005594 <main+0x548>)
 8005454:	f002 f870 	bl	8007538 <HAL_GPIO_WritePin>



				  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_RESET);
 8005458:	2200      	movs	r2, #0
 800545a:	2120      	movs	r1, #32
 800545c:	484d      	ldr	r0, [pc, #308]	@ (8005594 <main+0x548>)
 800545e:	f002 f86b 	bl	8007538 <HAL_GPIO_WritePin>
				  //
				  		  temperatureC_04 = INA229_getDIETEMP_C(INA229_3);
 8005462:	4b58      	ldr	r3, [pc, #352]	@ (80055c4 <main+0x578>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4618      	mov	r0, r3
 8005468:	f7fd fd74 	bl	8002f54 <INA229_getDIETEMP_C>
 800546c:	eef0 7a40 	vmov.f32	s15, s0
 8005470:	4b56      	ldr	r3, [pc, #344]	@ (80055cc <main+0x580>)
 8005472:	edc3 7a00 	vstr	s15, [r3]

				  //
				  //HAL_Delay(1000);
				  	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_04_Pin, GPIO_PIN_SET);
 8005476:	2201      	movs	r2, #1
 8005478:	2120      	movs	r1, #32
 800547a:	4846      	ldr	r0, [pc, #280]	@ (8005594 <main+0x548>)
 800547c:	f002 f85c 	bl	8007538 <HAL_GPIO_WritePin>
				  	HAL_Delay(10);
 8005480:	200a      	movs	r0, #10
 8005482:	f001 fda3 	bl	8006fcc <HAL_Delay>
				  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , LOW);
 8005486:	2300      	movs	r3, #0
 8005488:	2210      	movs	r2, #16
 800548a:	2122      	movs	r1, #34	@ 0x22
 800548c:	483f      	ldr	r0, [pc, #252]	@ (800558c <main+0x540>)
 800548e:	f7ff fa18 	bl	80048c2 <Expander_SetPinState>
				  	  ///////////////////////////////////////////////////////////////////

					  Set_Output_Voltage(&hi2c2, CELL_5, 2.5f);
 8005492:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8005496:	2104      	movs	r1, #4
 8005498:	483c      	ldr	r0, [pc, #240]	@ (800558c <main+0x540>)
 800549a:	f7ff fbd3 	bl	8004c44 <Set_Output_Voltage>

					  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , HIGH);
 800549e:	2301      	movs	r3, #1
 80054a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054a4:	2122      	movs	r1, #34	@ 0x22
 80054a6:	4839      	ldr	r0, [pc, #228]	@ (800558c <main+0x540>)
 80054a8:	f7ff fa0b 	bl	80048c2 <Expander_SetPinState>
					  HAL_Delay(10);
 80054ac:	200a      	movs	r0, #10
 80054ae:	f001 fd8d 	bl	8006fcc <HAL_Delay>
					  			  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_RESET);
 80054b2:	2200      	movs	r2, #0
 80054b4:	2140      	movs	r1, #64	@ 0x40
 80054b6:	4837      	ldr	r0, [pc, #220]	@ (8005594 <main+0x548>)
 80054b8:	f002 f83e 	bl	8007538 <HAL_GPIO_WritePin>
					  HAL_Delay(10);
 80054bc:	200a      	movs	r0, #10
 80054be:	f001 fd85 	bl	8006fcc <HAL_Delay>
					  		  busVoltage_05 = INA229_getVBUS_V(INA229_4);
 80054c2:	4b43      	ldr	r3, [pc, #268]	@ (80055d0 <main+0x584>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7fd fce6 	bl	8002e98 <INA229_getVBUS_V>
 80054cc:	eef0 7a40 	vmov.f32	s15, s0
 80054d0:	4b40      	ldr	r3, [pc, #256]	@ (80055d4 <main+0x588>)
 80054d2:	edc3 7a00 	vstr	s15, [r3]
					  		HAL_Delay(10);
 80054d6:	200a      	movs	r0, #10
 80054d8:	f001 fd78 	bl	8006fcc <HAL_Delay>
					  //
					  //HAL_Delay(1000);
					  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_SET);
 80054dc:	2201      	movs	r2, #1
 80054de:	2140      	movs	r1, #64	@ 0x40
 80054e0:	482c      	ldr	r0, [pc, #176]	@ (8005594 <main+0x548>)
 80054e2:	f002 f829 	bl	8007538 <HAL_GPIO_WritePin>
					  		  HAL_Delay(1000);
 80054e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80054ea:	f001 fd6f 	bl	8006fcc <HAL_Delay>


					  		  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_RESET);
 80054ee:	2200      	movs	r2, #0
 80054f0:	2140      	movs	r1, #64	@ 0x40
 80054f2:	4828      	ldr	r0, [pc, #160]	@ (8005594 <main+0x548>)
 80054f4:	f002 f820 	bl	8007538 <HAL_GPIO_WritePin>
					  //
					  		  temperatureC_05 = INA229_getDIETEMP_C(INA229_4);
 80054f8:	4b35      	ldr	r3, [pc, #212]	@ (80055d0 <main+0x584>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7fd fd29 	bl	8002f54 <INA229_getDIETEMP_C>
 8005502:	eef0 7a40 	vmov.f32	s15, s0
 8005506:	4b34      	ldr	r3, [pc, #208]	@ (80055d8 <main+0x58c>)
 8005508:	edc3 7a00 	vstr	s15, [r3]

					  //
					  //HAL_Delay(1000);
					  	  HAL_GPIO_WritePin(GPIOE, CELL12_CS_05_Pin, GPIO_PIN_SET);
 800550c:	2201      	movs	r2, #1
 800550e:	2140      	movs	r1, #64	@ 0x40
 8005510:	4820      	ldr	r0, [pc, #128]	@ (8005594 <main+0x548>)
 8005512:	f002 f811 	bl	8007538 <HAL_GPIO_WritePin>
					  	HAL_Delay(10);
 8005516:	200a      	movs	r0, #10
 8005518:	f001 fd58 	bl	8006fcc <HAL_Delay>
					  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , LOW);
 800551c:	2300      	movs	r3, #0
 800551e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005522:	2122      	movs	r1, #34	@ 0x22
 8005524:	4819      	ldr	r0, [pc, #100]	@ (800558c <main+0x540>)
 8005526:	f7ff f9cc 	bl	80048c2 <Expander_SetPinState>
					  	  ///////////////////////////////////////////////////////////////////

						  Set_Output_Voltage(&hi2c2, CELL_6, 3.6f);
 800552a:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 80055c0 <main+0x574>
 800552e:	2105      	movs	r1, #5
 8005530:	4816      	ldr	r0, [pc, #88]	@ (800558c <main+0x540>)
 8005532:	f7ff fb87 	bl	8004c44 <Set_Output_Voltage>

						  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , HIGH);
 8005536:	2301      	movs	r3, #1
 8005538:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800553c:	2122      	movs	r1, #34	@ 0x22
 800553e:	4813      	ldr	r0, [pc, #76]	@ (800558c <main+0x540>)
 8005540:	f7ff f9bf 	bl	80048c2 <Expander_SetPinState>
						  HAL_Delay(10);
 8005544:	200a      	movs	r0, #10
 8005546:	f001 fd41 	bl	8006fcc <HAL_Delay>
						  			  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_RESET);
 800554a:	2200      	movs	r2, #0
 800554c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005550:	4822      	ldr	r0, [pc, #136]	@ (80055dc <main+0x590>)
 8005552:	f001 fff1 	bl	8007538 <HAL_GPIO_WritePin>
						  HAL_Delay(10);
 8005556:	200a      	movs	r0, #10
 8005558:	f001 fd38 	bl	8006fcc <HAL_Delay>
						  		  busVoltage_06 = INA229_getVBUS_V(INA229_5);
 800555c:	4b20      	ldr	r3, [pc, #128]	@ (80055e0 <main+0x594>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4618      	mov	r0, r3
 8005562:	f7fd fc99 	bl	8002e98 <INA229_getVBUS_V>
 8005566:	eef0 7a40 	vmov.f32	s15, s0
 800556a:	e03b      	b.n	80055e4 <main+0x598>
 800556c:	20000780 	.word	0x20000780
 8005570:	20001080 	.word	0x20001080
 8005574:	2000078a 	.word	0x2000078a
 8005578:	2000078c 	.word	0x2000078c
 800557c:	20000790 	.word	0x20000790
 8005580:	20001084 	.word	0x20001084
 8005584:	20000784 	.word	0x20000784
 8005588:	20000f7c 	.word	0x20000f7c
 800558c:	20000d74 	.word	0x20000d74
 8005590:	20000dc8 	.word	0x20000dc8
 8005594:	40021000 	.word	0x40021000
 8005598:	0800b8a4 	.word	0x0800b8a4
 800559c:	20000ca4 	.word	0x20000ca4
 80055a0:	20000ca8 	.word	0x20000ca8
 80055a4:	40533333 	.word	0x40533333
 80055a8:	0800b8a8 	.word	0x0800b8a8
 80055ac:	20000cac 	.word	0x20000cac
 80055b0:	20000cb0 	.word	0x20000cb0
 80055b4:	0800b8ac 	.word	0x0800b8ac
 80055b8:	20000cb4 	.word	0x20000cb4
 80055bc:	20000cb8 	.word	0x20000cb8
 80055c0:	40666666 	.word	0x40666666
 80055c4:	0800b8b0 	.word	0x0800b8b0
 80055c8:	20000cbc 	.word	0x20000cbc
 80055cc:	20000cc0 	.word	0x20000cc0
 80055d0:	0800b8b4 	.word	0x0800b8b4
 80055d4:	20000cc4 	.word	0x20000cc4
 80055d8:	20000cc8 	.word	0x20000cc8
 80055dc:	40022000 	.word	0x40022000
 80055e0:	0800b8b8 	.word	0x0800b8b8
 80055e4:	4bd9      	ldr	r3, [pc, #868]	@ (800594c <main+0x900>)
 80055e6:	edc3 7a00 	vstr	s15, [r3]
						  		HAL_Delay(10);
 80055ea:	200a      	movs	r0, #10
 80055ec:	f001 fcee 	bl	8006fcc <HAL_Delay>
						  //
						  //HAL_Delay(1000);
						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_SET);
 80055f0:	2201      	movs	r2, #1
 80055f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80055f6:	48d6      	ldr	r0, [pc, #856]	@ (8005950 <main+0x904>)
 80055f8:	f001 ff9e 	bl	8007538 <HAL_GPIO_WritePin>
						  		  HAL_Delay(1000);
 80055fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005600:	f001 fce4 	bl	8006fcc <HAL_Delay>


						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_RESET);
 8005604:	2200      	movs	r2, #0
 8005606:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800560a:	48d1      	ldr	r0, [pc, #836]	@ (8005950 <main+0x904>)
 800560c:	f001 ff94 	bl	8007538 <HAL_GPIO_WritePin>
						  //
						  		  temperatureC_06 = INA229_getDIETEMP_C(INA229_5);
 8005610:	4bd0      	ldr	r3, [pc, #832]	@ (8005954 <main+0x908>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4618      	mov	r0, r3
 8005616:	f7fd fc9d 	bl	8002f54 <INA229_getDIETEMP_C>
 800561a:	eef0 7a40 	vmov.f32	s15, s0
 800561e:	4bce      	ldr	r3, [pc, #824]	@ (8005958 <main+0x90c>)
 8005620:	edc3 7a00 	vstr	s15, [r3]

						  //
						  //HAL_Delay(1000);
						  	  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin, GPIO_PIN_SET);
 8005624:	2201      	movs	r2, #1
 8005626:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800562a:	48c9      	ldr	r0, [pc, #804]	@ (8005950 <main+0x904>)
 800562c:	f001 ff84 	bl	8007538 <HAL_GPIO_WritePin>
						  	HAL_Delay(10);
 8005630:	200a      	movs	r0, #10
 8005632:	f001 fccb 	bl	8006fcc <HAL_Delay>
						  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , LOW);
 8005636:	2300      	movs	r3, #0
 8005638:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800563c:	2122      	movs	r1, #34	@ 0x22
 800563e:	48c7      	ldr	r0, [pc, #796]	@ (800595c <main+0x910>)
 8005640:	f7ff f93f 	bl	80048c2 <Expander_SetPinState>
						  	  ///////////////////////////////////////////////////////////////////

							  Set_Output_Voltage(&hi2c2, CELL_7, 4.0f);
 8005644:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005648:	2106      	movs	r1, #6
 800564a:	48c4      	ldr	r0, [pc, #784]	@ (800595c <main+0x910>)
 800564c:	f7ff fafa 	bl	8004c44 <Set_Output_Voltage>

							  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , HIGH);
 8005650:	2301      	movs	r3, #1
 8005652:	2210      	movs	r2, #16
 8005654:	2123      	movs	r1, #35	@ 0x23
 8005656:	48c1      	ldr	r0, [pc, #772]	@ (800595c <main+0x910>)
 8005658:	f7ff f933 	bl	80048c2 <Expander_SetPinState>
							  HAL_Delay(10);
 800565c:	200a      	movs	r0, #10
 800565e:	f001 fcb5 	bl	8006fcc <HAL_Delay>
//							  HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_RESET);
							  HAL_Delay(10);
 8005662:	200a      	movs	r0, #10
 8005664:	f001 fcb2 	bl	8006fcc <HAL_Delay>
							  		  busVoltage_07 = INA229_getVBUS_V(INA229_6);
 8005668:	4bbd      	ldr	r3, [pc, #756]	@ (8005960 <main+0x914>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4618      	mov	r0, r3
 800566e:	f7fd fc13 	bl	8002e98 <INA229_getVBUS_V>
 8005672:	eef0 7a40 	vmov.f32	s15, s0
 8005676:	4bbb      	ldr	r3, [pc, #748]	@ (8005964 <main+0x918>)
 8005678:	edc3 7a00 	vstr	s15, [r3]
							  		HAL_Delay(10);
 800567c:	200a      	movs	r0, #10
 800567e:	f001 fca5 	bl	8006fcc <HAL_Delay>
							  //
							  //HAL_Delay(1000);
//							  		HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_SET);
							  		  HAL_Delay(1000);
 8005682:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005686:	f001 fca1 	bl	8006fcc <HAL_Delay>


//							  		HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_RESET);
							  //
							  		  temperatureC_07 = INA229_getDIETEMP_C(INA229_6);
 800568a:	4bb5      	ldr	r3, [pc, #724]	@ (8005960 <main+0x914>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4618      	mov	r0, r3
 8005690:	f7fd fc60 	bl	8002f54 <INA229_getDIETEMP_C>
 8005694:	eef0 7a40 	vmov.f32	s15, s0
 8005698:	4bb3      	ldr	r3, [pc, #716]	@ (8005968 <main+0x91c>)
 800569a:	edc3 7a00 	vstr	s15, [r3]

							  //
							  //HAL_Delay(1000);
//							  		HAL_GPIO_WritePin(CELL12_CS_07_GPIO_Port, CELL12_CS_07_Pin, GPIO_PIN_SET);
							  	  HAL_Delay(1000);
 800569e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80056a2:	f001 fc93 	bl	8006fcc <HAL_Delay>
							  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , LOW);
 80056a6:	2300      	movs	r3, #0
 80056a8:	2210      	movs	r2, #16
 80056aa:	2123      	movs	r1, #35	@ 0x23
 80056ac:	48ab      	ldr	r0, [pc, #684]	@ (800595c <main+0x910>)
 80056ae:	f7ff f908 	bl	80048c2 <Expander_SetPinState>

								  ////////////////////////////////////////////////////////////

								  Set_Output_Voltage(&hi2c2, CELL_8, 2.5f);
 80056b2:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 80056b6:	2107      	movs	r1, #7
 80056b8:	48a8      	ldr	r0, [pc, #672]	@ (800595c <main+0x910>)
 80056ba:	f7ff fac3 	bl	8004c44 <Set_Output_Voltage>
					Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , HIGH);
 80056be:	2301      	movs	r3, #1
 80056c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056c4:	2123      	movs	r1, #35	@ 0x23
 80056c6:	48a5      	ldr	r0, [pc, #660]	@ (800595c <main+0x910>)
 80056c8:	f7ff f8fb 	bl	80048c2 <Expander_SetPinState>
					HAL_Delay(10);
 80056cc:	200a      	movs	r0, #10
 80056ce:	f001 fc7d 	bl	8006fcc <HAL_Delay>
								  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_RESET);
 80056d2:	2200      	movs	r2, #0
 80056d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80056d8:	489d      	ldr	r0, [pc, #628]	@ (8005950 <main+0x904>)
 80056da:	f001 ff2d 	bl	8007538 <HAL_GPIO_WritePin>
					//
							  busVoltage_08 = INA229_getVBUS_V(INA229_7);
 80056de:	4ba3      	ldr	r3, [pc, #652]	@ (800596c <main+0x920>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7fd fbd8 	bl	8002e98 <INA229_getVBUS_V>
 80056e8:	eef0 7a40 	vmov.f32	s15, s0
 80056ec:	4ba0      	ldr	r3, [pc, #640]	@ (8005970 <main+0x924>)
 80056ee:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(1000);
							  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_SET);
 80056f2:	2201      	movs	r2, #1
 80056f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80056f8:	4895      	ldr	r0, [pc, #596]	@ (8005950 <main+0x904>)
 80056fa:	f001 ff1d 	bl	8007538 <HAL_GPIO_WritePin>
							  HAL_Delay(10);
 80056fe:	200a      	movs	r0, #10
 8005700:	f001 fc64 	bl	8006fcc <HAL_Delay>


							  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_RESET);
 8005704:	2200      	movs	r2, #0
 8005706:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800570a:	4891      	ldr	r0, [pc, #580]	@ (8005950 <main+0x904>)
 800570c:	f001 ff14 	bl	8007538 <HAL_GPIO_WritePin>
					//
							  temperatureC_08 = INA229_getDIETEMP_C(INA229_7);
 8005710:	4b96      	ldr	r3, [pc, #600]	@ (800596c <main+0x920>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4618      	mov	r0, r3
 8005716:	f7fd fc1d 	bl	8002f54 <INA229_getDIETEMP_C>
 800571a:	eef0 7a40 	vmov.f32	s15, s0
 800571e:	4b95      	ldr	r3, [pc, #596]	@ (8005974 <main+0x928>)
 8005720:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(1000);
						  HAL_GPIO_WritePin(GPIOI, CELL12_CS_08_Pin, GPIO_PIN_SET);
 8005724:	2201      	movs	r2, #1
 8005726:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800572a:	4889      	ldr	r0, [pc, #548]	@ (8005950 <main+0x904>)
 800572c:	f001 ff04 	bl	8007538 <HAL_GPIO_WritePin>
						  HAL_Delay(1000);
 8005730:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005734:	f001 fc4a 	bl	8006fcc <HAL_Delay>

						  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , LOW);
 8005738:	2300      	movs	r3, #0
 800573a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800573e:	2123      	movs	r1, #35	@ 0x23
 8005740:	4886      	ldr	r0, [pc, #536]	@ (800595c <main+0x910>)
 8005742:	f7ff f8be 	bl	80048c2 <Expander_SetPinState>

						  ///////////////////////////////////////////////////////////////////

						  Set_Output_Voltage(&hi2c2, CELL_9,3.6f);
 8005746:	ed9f 0a8c 	vldr	s0, [pc, #560]	@ 8005978 <main+0x92c>
 800574a:	2108      	movs	r1, #8
 800574c:	4883      	ldr	r0, [pc, #524]	@ (800595c <main+0x910>)
 800574e:	f7ff fa79 	bl	8004c44 <Set_Output_Voltage>

						  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , HIGH);
 8005752:	2301      	movs	r3, #1
 8005754:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005758:	2123      	movs	r1, #35	@ 0x23
 800575a:	4880      	ldr	r0, [pc, #512]	@ (800595c <main+0x910>)
 800575c:	f7ff f8b1 	bl	80048c2 <Expander_SetPinState>
						  HAL_Delay(10);
 8005760:	200a      	movs	r0, #10
 8005762:	f001 fc33 	bl	8006fcc <HAL_Delay>
						  			  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_RESET);
 8005766:	2200      	movs	r2, #0
 8005768:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800576c:	4878      	ldr	r0, [pc, #480]	@ (8005950 <main+0x904>)
 800576e:	f001 fee3 	bl	8007538 <HAL_GPIO_WritePin>

						  			HAL_Delay(10);
 8005772:	200a      	movs	r0, #10
 8005774:	f001 fc2a 	bl	8006fcc <HAL_Delay>
						  //
						  		  busVoltage_09 = INA229_getVBUS_V(INA229_8);
 8005778:	4b80      	ldr	r3, [pc, #512]	@ (800597c <main+0x930>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4618      	mov	r0, r3
 800577e:	f7fd fb8b 	bl	8002e98 <INA229_getVBUS_V>
 8005782:	eef0 7a40 	vmov.f32	s15, s0
 8005786:	4b7e      	ldr	r3, [pc, #504]	@ (8005980 <main+0x934>)
 8005788:	edc3 7a00 	vstr	s15, [r3]
						  		HAL_Delay(10);
 800578c:	200a      	movs	r0, #10
 800578e:	f001 fc1d 	bl	8006fcc <HAL_Delay>
						  //
						  //HAL_Delay(1000);
						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_SET);
 8005792:	2201      	movs	r2, #1
 8005794:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005798:	486d      	ldr	r0, [pc, #436]	@ (8005950 <main+0x904>)
 800579a:	f001 fecd 	bl	8007538 <HAL_GPIO_WritePin>
						  		HAL_Delay(10);
 800579e:	200a      	movs	r0, #10
 80057a0:	f001 fc14 	bl	8006fcc <HAL_Delay>


						  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_RESET);
 80057a4:	2200      	movs	r2, #0
 80057a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80057aa:	4869      	ldr	r0, [pc, #420]	@ (8005950 <main+0x904>)
 80057ac:	f001 fec4 	bl	8007538 <HAL_GPIO_WritePin>
						  //
						  		HAL_Delay(10);
 80057b0:	200a      	movs	r0, #10
 80057b2:	f001 fc0b 	bl	8006fcc <HAL_Delay>
						  		  temperatureC_09 = INA229_getDIETEMP_C(INA229_8);
 80057b6:	4b71      	ldr	r3, [pc, #452]	@ (800597c <main+0x930>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4618      	mov	r0, r3
 80057bc:	f7fd fbca 	bl	8002f54 <INA229_getDIETEMP_C>
 80057c0:	eef0 7a40 	vmov.f32	s15, s0
 80057c4:	4b6f      	ldr	r3, [pc, #444]	@ (8005984 <main+0x938>)
 80057c6:	edc3 7a00 	vstr	s15, [r3]
						  		HAL_Delay(10);
 80057ca:	200a      	movs	r0, #10
 80057cc:	f001 fbfe 	bl	8006fcc <HAL_Delay>
						  //
						  //HAL_Delay(1000);
						  	  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin, GPIO_PIN_SET);
 80057d0:	2201      	movs	r2, #1
 80057d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80057d6:	485e      	ldr	r0, [pc, #376]	@ (8005950 <main+0x904>)
 80057d8:	f001 feae 	bl	8007538 <HAL_GPIO_WritePin>
						  	  HAL_Delay(1000);
 80057dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80057e0:	f001 fbf4 	bl	8006fcc <HAL_Delay>

						  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , LOW);
 80057e4:	2300      	movs	r3, #0
 80057e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80057ea:	2123      	movs	r1, #35	@ 0x23
 80057ec:	485b      	ldr	r0, [pc, #364]	@ (800595c <main+0x910>)
 80057ee:	f7ff f868 	bl	80048c2 <Expander_SetPinState>

						  	  ///////////////////////////////////////////////////////////////////

							  ///////////////////////////////////////////////////////////////////

							  Set_Output_Voltage(&hi2c2, CELL_10, 4.0f);
 80057f2:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 80057f6:	2109      	movs	r1, #9
 80057f8:	4858      	ldr	r0, [pc, #352]	@ (800595c <main+0x910>)
 80057fa:	f7ff fa23 	bl	8004c44 <Set_Output_Voltage>

							  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , HIGH);
 80057fe:	2301      	movs	r3, #1
 8005800:	2210      	movs	r2, #16
 8005802:	2124      	movs	r1, #36	@ 0x24
 8005804:	4855      	ldr	r0, [pc, #340]	@ (800595c <main+0x910>)
 8005806:	f7ff f85c 	bl	80048c2 <Expander_SetPinState>

							  			  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_RESET);
 800580a:	2200      	movs	r2, #0
 800580c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005810:	484f      	ldr	r0, [pc, #316]	@ (8005950 <main+0x904>)
 8005812:	f001 fe91 	bl	8007538 <HAL_GPIO_WritePin>
							  HAL_Delay(10);
 8005816:	200a      	movs	r0, #10
 8005818:	f001 fbd8 	bl	8006fcc <HAL_Delay>
							  		  busVoltage_10 = INA229_getVBUS_V(INA229_9);
 800581c:	4b5a      	ldr	r3, [pc, #360]	@ (8005988 <main+0x93c>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4618      	mov	r0, r3
 8005822:	f7fd fb39 	bl	8002e98 <INA229_getVBUS_V>
 8005826:	eef0 7a40 	vmov.f32	s15, s0
 800582a:	4b58      	ldr	r3, [pc, #352]	@ (800598c <main+0x940>)
 800582c:	edc3 7a00 	vstr	s15, [r3]
							  		HAL_Delay(10);
 8005830:	200a      	movs	r0, #10
 8005832:	f001 fbcb 	bl	8006fcc <HAL_Delay>
							  //
							  //HAL_Delay(1000);
							  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_SET);
 8005836:	2201      	movs	r2, #1
 8005838:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800583c:	4844      	ldr	r0, [pc, #272]	@ (8005950 <main+0x904>)
 800583e:	f001 fe7b 	bl	8007538 <HAL_GPIO_WritePin>
							  		HAL_Delay(10);
 8005842:	200a      	movs	r0, #10
 8005844:	f001 fbc2 	bl	8006fcc <HAL_Delay>


							  		  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_RESET);
 8005848:	2200      	movs	r2, #0
 800584a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800584e:	4840      	ldr	r0, [pc, #256]	@ (8005950 <main+0x904>)
 8005850:	f001 fe72 	bl	8007538 <HAL_GPIO_WritePin>
							  //
							  		  temperatureC_10 = INA229_getDIETEMP_C(INA229_9);
 8005854:	4b4c      	ldr	r3, [pc, #304]	@ (8005988 <main+0x93c>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4618      	mov	r0, r3
 800585a:	f7fd fb7b 	bl	8002f54 <INA229_getDIETEMP_C>
 800585e:	eef0 7a40 	vmov.f32	s15, s0
 8005862:	4b4b      	ldr	r3, [pc, #300]	@ (8005990 <main+0x944>)
 8005864:	edc3 7a00 	vstr	s15, [r3]

							  //
							  //HAL_Delay(1000);
							  	  HAL_GPIO_WritePin(GPIOI, CELL12_CS_10_Pin, GPIO_PIN_SET);
 8005868:	2201      	movs	r2, #1
 800586a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800586e:	4838      	ldr	r0, [pc, #224]	@ (8005950 <main+0x904>)
 8005870:	f001 fe62 	bl	8007538 <HAL_GPIO_WritePin>
							  	HAL_Delay(10);
 8005874:	200a      	movs	r0, #10
 8005876:	f001 fba9 	bl	8006fcc <HAL_Delay>
							  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , LOW);
 800587a:	2300      	movs	r3, #0
 800587c:	2210      	movs	r2, #16
 800587e:	2124      	movs	r1, #36	@ 0x24
 8005880:	4836      	ldr	r0, [pc, #216]	@ (800595c <main+0x910>)
 8005882:	f7ff f81e 	bl	80048c2 <Expander_SetPinState>
							  	  ///////////////////////////////////////////////////////////////////

								  Set_Output_Voltage(&hi2c2, CELL_11, 2.5f);
 8005886:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 800588a:	210a      	movs	r1, #10
 800588c:	4833      	ldr	r0, [pc, #204]	@ (800595c <main+0x910>)
 800588e:	f7ff f9d9 	bl	8004c44 <Set_Output_Voltage>

								  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , HIGH);
 8005892:	2301      	movs	r3, #1
 8005894:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005898:	2124      	movs	r1, #36	@ 0x24
 800589a:	4830      	ldr	r0, [pc, #192]	@ (800595c <main+0x910>)
 800589c:	f7ff f811 	bl	80048c2 <Expander_SetPinState>
								  HAL_Delay(10);
 80058a0:	200a      	movs	r0, #10
 80058a2:	f001 fb93 	bl	8006fcc <HAL_Delay>
								  			  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_RESET);
 80058a6:	2200      	movs	r2, #0
 80058a8:	2101      	movs	r1, #1
 80058aa:	483a      	ldr	r0, [pc, #232]	@ (8005994 <main+0x948>)
 80058ac:	f001 fe44 	bl	8007538 <HAL_GPIO_WritePin>
								  HAL_Delay(10);
 80058b0:	200a      	movs	r0, #10
 80058b2:	f001 fb8b 	bl	8006fcc <HAL_Delay>
								  		  busVoltage_11 = INA229_getVBUS_V(INA229_10);
 80058b6:	4b38      	ldr	r3, [pc, #224]	@ (8005998 <main+0x94c>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4618      	mov	r0, r3
 80058bc:	f7fd faec 	bl	8002e98 <INA229_getVBUS_V>
 80058c0:	eef0 7a40 	vmov.f32	s15, s0
 80058c4:	4b35      	ldr	r3, [pc, #212]	@ (800599c <main+0x950>)
 80058c6:	edc3 7a00 	vstr	s15, [r3]
								  		HAL_Delay(10);
 80058ca:	200a      	movs	r0, #10
 80058cc:	f001 fb7e 	bl	8006fcc <HAL_Delay>
								  //
								  //HAL_Delay(1000);
								  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_SET);
 80058d0:	2201      	movs	r2, #1
 80058d2:	2101      	movs	r1, #1
 80058d4:	482f      	ldr	r0, [pc, #188]	@ (8005994 <main+0x948>)
 80058d6:	f001 fe2f 	bl	8007538 <HAL_GPIO_WritePin>
								  		HAL_Delay(10);
 80058da:	200a      	movs	r0, #10
 80058dc:	f001 fb76 	bl	8006fcc <HAL_Delay>


								  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_RESET);
 80058e0:	2200      	movs	r2, #0
 80058e2:	2101      	movs	r1, #1
 80058e4:	482b      	ldr	r0, [pc, #172]	@ (8005994 <main+0x948>)
 80058e6:	f001 fe27 	bl	8007538 <HAL_GPIO_WritePin>
								  //
								  		  temperatureC_11 = INA229_getDIETEMP_C(INA229_10);
 80058ea:	4b2b      	ldr	r3, [pc, #172]	@ (8005998 <main+0x94c>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7fd fb30 	bl	8002f54 <INA229_getDIETEMP_C>
 80058f4:	eef0 7a40 	vmov.f32	s15, s0
 80058f8:	4b29      	ldr	r3, [pc, #164]	@ (80059a0 <main+0x954>)
 80058fa:	edc3 7a00 	vstr	s15, [r3]

								  //
								  //HAL_Delay(1000);
								  	  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin, GPIO_PIN_SET);
 80058fe:	2201      	movs	r2, #1
 8005900:	2101      	movs	r1, #1
 8005902:	4824      	ldr	r0, [pc, #144]	@ (8005994 <main+0x948>)
 8005904:	f001 fe18 	bl	8007538 <HAL_GPIO_WritePin>
								  	  HAL_Delay(1000);
 8005908:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800590c:	f001 fb5e 	bl	8006fcc <HAL_Delay>
								  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , LOW);
 8005910:	2300      	movs	r3, #0
 8005912:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005916:	2124      	movs	r1, #36	@ 0x24
 8005918:	4810      	ldr	r0, [pc, #64]	@ (800595c <main+0x910>)
 800591a:	f7fe ffd2 	bl	80048c2 <Expander_SetPinState>
								  	  ///////////////////////////////////////////////////////////////////

									  Set_Output_Voltage(&hi2c2, CELL_12, 3.6f);
 800591e:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8005978 <main+0x92c>
 8005922:	210b      	movs	r1, #11
 8005924:	480d      	ldr	r0, [pc, #52]	@ (800595c <main+0x910>)
 8005926:	f7ff f98d 	bl	8004c44 <Set_Output_Voltage>

									  Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , HIGH);
 800592a:	2301      	movs	r3, #1
 800592c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005930:	2124      	movs	r1, #36	@ 0x24
 8005932:	480a      	ldr	r0, [pc, #40]	@ (800595c <main+0x910>)
 8005934:	f7fe ffc5 	bl	80048c2 <Expander_SetPinState>
									  HAL_Delay(10);
 8005938:	200a      	movs	r0, #10
 800593a:	f001 fb47 	bl	8006fcc <HAL_Delay>
									  			  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_RESET);
 800593e:	2200      	movs	r2, #0
 8005940:	2102      	movs	r1, #2
 8005942:	4814      	ldr	r0, [pc, #80]	@ (8005994 <main+0x948>)
 8005944:	f001 fdf8 	bl	8007538 <HAL_GPIO_WritePin>
									  HAL_Delay(10);
 8005948:	200a      	movs	r0, #10
 800594a:	e02b      	b.n	80059a4 <main+0x958>
 800594c:	20000ccc 	.word	0x20000ccc
 8005950:	40022000 	.word	0x40022000
 8005954:	0800b8b8 	.word	0x0800b8b8
 8005958:	20000cd0 	.word	0x20000cd0
 800595c:	20000d74 	.word	0x20000d74
 8005960:	0800b8bc 	.word	0x0800b8bc
 8005964:	20000cd4 	.word	0x20000cd4
 8005968:	20000cd8 	.word	0x20000cd8
 800596c:	0800b8c0 	.word	0x0800b8c0
 8005970:	20000cdc 	.word	0x20000cdc
 8005974:	20000ce0 	.word	0x20000ce0
 8005978:	40666666 	.word	0x40666666
 800597c:	0800b8c4 	.word	0x0800b8c4
 8005980:	20000ce4 	.word	0x20000ce4
 8005984:	20000ce8 	.word	0x20000ce8
 8005988:	0800b8c8 	.word	0x0800b8c8
 800598c:	20000cec 	.word	0x20000cec
 8005990:	20000cf0 	.word	0x20000cf0
 8005994:	40021400 	.word	0x40021400
 8005998:	0800b8cc 	.word	0x0800b8cc
 800599c:	20000cf4 	.word	0x20000cf4
 80059a0:	20000cf8 	.word	0x20000cf8
 80059a4:	f001 fb12 	bl	8006fcc <HAL_Delay>
									  		  busVoltage_12 = INA229_getVBUS_V(INA229_11);
 80059a8:	4bd3      	ldr	r3, [pc, #844]	@ (8005cf8 <main+0xcac>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7fd fa73 	bl	8002e98 <INA229_getVBUS_V>
 80059b2:	eef0 7a40 	vmov.f32	s15, s0
 80059b6:	4bd1      	ldr	r3, [pc, #836]	@ (8005cfc <main+0xcb0>)
 80059b8:	edc3 7a00 	vstr	s15, [r3]
									  		HAL_Delay(10);
 80059bc:	200a      	movs	r0, #10
 80059be:	f001 fb05 	bl	8006fcc <HAL_Delay>
									  //
									  //HAL_Delay(1000);
									  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_SET);
 80059c2:	2201      	movs	r2, #1
 80059c4:	2102      	movs	r1, #2
 80059c6:	48ce      	ldr	r0, [pc, #824]	@ (8005d00 <main+0xcb4>)
 80059c8:	f001 fdb6 	bl	8007538 <HAL_GPIO_WritePin>
									  		HAL_Delay(10);
 80059cc:	200a      	movs	r0, #10
 80059ce:	f001 fafd 	bl	8006fcc <HAL_Delay>


									  		  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_RESET);
 80059d2:	2200      	movs	r2, #0
 80059d4:	2102      	movs	r1, #2
 80059d6:	48ca      	ldr	r0, [pc, #808]	@ (8005d00 <main+0xcb4>)
 80059d8:	f001 fdae 	bl	8007538 <HAL_GPIO_WritePin>
									  //
									  		  temperatureC_12 = INA229_getDIETEMP_C(INA229_11);
 80059dc:	4bc6      	ldr	r3, [pc, #792]	@ (8005cf8 <main+0xcac>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4618      	mov	r0, r3
 80059e2:	f7fd fab7 	bl	8002f54 <INA229_getDIETEMP_C>
 80059e6:	eef0 7a40 	vmov.f32	s15, s0
 80059ea:	4bc6      	ldr	r3, [pc, #792]	@ (8005d04 <main+0xcb8>)
 80059ec:	edc3 7a00 	vstr	s15, [r3]

									  //
									  //HAL_Delay(1000);
									  	  HAL_GPIO_WritePin(GPIOF, CELL12_CS_12_Pin, GPIO_PIN_SET);
 80059f0:	2201      	movs	r2, #1
 80059f2:	2102      	movs	r1, #2
 80059f4:	48c2      	ldr	r0, [pc, #776]	@ (8005d00 <main+0xcb4>)
 80059f6:	f001 fd9f 	bl	8007538 <HAL_GPIO_WritePin>
									  	  HAL_Delay(1000);
 80059fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80059fe:	f001 fae5 	bl	8006fcc <HAL_Delay>
									  	Expander_SetPinState(&hi2c2, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , LOW);
 8005a02:	2300      	movs	r3, #0
 8005a04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a08:	2124      	movs	r1, #36	@ 0x24
 8005a0a:	48bf      	ldr	r0, [pc, #764]	@ (8005d08 <main+0xcbc>)
 8005a0c:	f7fe ff59 	bl	80048c2 <Expander_SetPinState>
									  	  ///////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////
									  	/////////////////////////////////////////////////////////////

										  Set_Output_Voltage(&hi2c3, CELL_1, 4.0f);
 8005a10:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005a14:	2100      	movs	r1, #0
 8005a16:	48bd      	ldr	r0, [pc, #756]	@ (8005d0c <main+0xcc0>)
 8005a18:	f7ff f914 	bl	8004c44 <Set_Output_Voltage>
									Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , HIGH);
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	2210      	movs	r2, #16
 8005a20:	2121      	movs	r1, #33	@ 0x21
 8005a22:	48ba      	ldr	r0, [pc, #744]	@ (8005d0c <main+0xcc0>)
 8005a24:	f7fe ff4d 	bl	80048c2 <Expander_SetPinState>

										  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_RESET);
 8005a28:	2200      	movs	r2, #0
 8005a2a:	2101      	movs	r1, #1
 8005a2c:	48b8      	ldr	r0, [pc, #736]	@ (8005d10 <main+0xcc4>)
 8005a2e:	f001 fd83 	bl	8007538 <HAL_GPIO_WritePin>
									//
									  busVoltage_13 = INA229_getVBUS_V(INA229_13);
 8005a32:	4bb8      	ldr	r3, [pc, #736]	@ (8005d14 <main+0xcc8>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fd fa2e 	bl	8002e98 <INA229_getVBUS_V>
 8005a3c:	eef0 7a40 	vmov.f32	s15, s0
 8005a40:	4bb5      	ldr	r3, [pc, #724]	@ (8005d18 <main+0xccc>)
 8005a42:	edc3 7a00 	vstr	s15, [r3]

									//
									//HAL_Delay(1000);
									  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_SET);
 8005a46:	2201      	movs	r2, #1
 8005a48:	2101      	movs	r1, #1
 8005a4a:	48b1      	ldr	r0, [pc, #708]	@ (8005d10 <main+0xcc4>)
 8005a4c:	f001 fd74 	bl	8007538 <HAL_GPIO_WritePin>



									  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_RESET);
 8005a50:	2200      	movs	r2, #0
 8005a52:	2101      	movs	r1, #1
 8005a54:	48ae      	ldr	r0, [pc, #696]	@ (8005d10 <main+0xcc4>)
 8005a56:	f001 fd6f 	bl	8007538 <HAL_GPIO_WritePin>
									//
									  temperatureC_13 = INA229_getDIETEMP_C(INA229_13);
 8005a5a:	4bae      	ldr	r3, [pc, #696]	@ (8005d14 <main+0xcc8>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7fd fa78 	bl	8002f54 <INA229_getDIETEMP_C>
 8005a64:	eef0 7a40 	vmov.f32	s15, s0
 8005a68:	4bac      	ldr	r3, [pc, #688]	@ (8005d1c <main+0xcd0>)
 8005a6a:	edc3 7a00 	vstr	s15, [r3]

									//
									//HAL_Delay(1000);
									HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin, GPIO_PIN_SET);
 8005a6e:	2201      	movs	r2, #1
 8005a70:	2101      	movs	r1, #1
 8005a72:	48a7      	ldr	r0, [pc, #668]	@ (8005d10 <main+0xcc4>)
 8005a74:	f001 fd60 	bl	8007538 <HAL_GPIO_WritePin>
									HAL_Delay(1000);
 8005a78:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005a7c:	f001 faa6 	bl	8006fcc <HAL_Delay>

									Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_01_LED_01 , LOW);
 8005a80:	2300      	movs	r3, #0
 8005a82:	2210      	movs	r2, #16
 8005a84:	2121      	movs	r1, #33	@ 0x21
 8005a86:	48a1      	ldr	r0, [pc, #644]	@ (8005d0c <main+0xcc0>)
 8005a88:	f7fe ff1b 	bl	80048c2 <Expander_SetPinState>

									///////////////////////////////////////////////////////////////////
									  Set_Output_Voltage(&hi2c3, CELL_2, 4.0f);
 8005a8c:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005a90:	2101      	movs	r1, #1
 8005a92:	489e      	ldr	r0, [pc, #632]	@ (8005d0c <main+0xcc0>)
 8005a94:	f7ff f8d6 	bl	8004c44 <Set_Output_Voltage>
								Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , HIGH);
 8005a98:	2301      	movs	r3, #1
 8005a9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a9e:	2121      	movs	r1, #33	@ 0x21
 8005aa0:	489a      	ldr	r0, [pc, #616]	@ (8005d0c <main+0xcc0>)
 8005aa2:	f7fe ff0e 	bl	80048c2 <Expander_SetPinState>

									  HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_RESET);
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	2102      	movs	r1, #2
 8005aaa:	4899      	ldr	r0, [pc, #612]	@ (8005d10 <main+0xcc4>)
 8005aac:	f001 fd44 	bl	8007538 <HAL_GPIO_WritePin>
								//
								  busVoltage_14 = INA229_getVBUS_V(INA229_14);
 8005ab0:	4b9b      	ldr	r3, [pc, #620]	@ (8005d20 <main+0xcd4>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f7fd f9ef 	bl	8002e98 <INA229_getVBUS_V>
 8005aba:	eef0 7a40 	vmov.f32	s15, s0
 8005abe:	4b99      	ldr	r3, [pc, #612]	@ (8005d24 <main+0xcd8>)
 8005ac0:	edc3 7a00 	vstr	s15, [r3]

								//
								//HAL_Delay(1000);
								  HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_SET);
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	2102      	movs	r1, #2
 8005ac8:	4891      	ldr	r0, [pc, #580]	@ (8005d10 <main+0xcc4>)
 8005aca:	f001 fd35 	bl	8007538 <HAL_GPIO_WritePin>



								  HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_RESET);
 8005ace:	2200      	movs	r2, #0
 8005ad0:	2102      	movs	r1, #2
 8005ad2:	488f      	ldr	r0, [pc, #572]	@ (8005d10 <main+0xcc4>)
 8005ad4:	f001 fd30 	bl	8007538 <HAL_GPIO_WritePin>
								//
								  temperatureC_14 = INA229_getDIETEMP_C(INA229_14);
 8005ad8:	4b91      	ldr	r3, [pc, #580]	@ (8005d20 <main+0xcd4>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7fd fa39 	bl	8002f54 <INA229_getDIETEMP_C>
 8005ae2:	eef0 7a40 	vmov.f32	s15, s0
 8005ae6:	4b90      	ldr	r3, [pc, #576]	@ (8005d28 <main+0xcdc>)
 8005ae8:	edc3 7a00 	vstr	s15, [r3]

								//
								//HAL_Delay(1000);
								HAL_GPIO_WritePin(GPIOB, CELL11_CS_02_Pin, GPIO_PIN_SET);
 8005aec:	2201      	movs	r2, #1
 8005aee:	2102      	movs	r1, #2
 8005af0:	4887      	ldr	r0, [pc, #540]	@ (8005d10 <main+0xcc4>)
 8005af2:	f001 fd21 	bl	8007538 <HAL_GPIO_WritePin>
								HAL_Delay(1000);
 8005af6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005afa:	f001 fa67 	bl	8006fcc <HAL_Delay>

								Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_02_LED_01 , LOW);
 8005afe:	2300      	movs	r3, #0
 8005b00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b04:	2121      	movs	r1, #33	@ 0x21
 8005b06:	4881      	ldr	r0, [pc, #516]	@ (8005d0c <main+0xcc0>)
 8005b08:	f7fe fedb 	bl	80048c2 <Expander_SetPinState>



									  	/////////////////////////////////////////////////////////////
								///////////////////////////////////////////////////////////////////
								  Set_Output_Voltage(&hi2c3, CELL_3, 4.0f);
 8005b0c:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005b10:	2102      	movs	r1, #2
 8005b12:	487e      	ldr	r0, [pc, #504]	@ (8005d0c <main+0xcc0>)
 8005b14:	f7ff f896 	bl	8004c44 <Set_Output_Voltage>
							Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , HIGH);
 8005b18:	2301      	movs	r3, #1
 8005b1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b1e:	2121      	movs	r1, #33	@ 0x21
 8005b20:	487a      	ldr	r0, [pc, #488]	@ (8005d0c <main+0xcc0>)
 8005b22:	f7fe fece 	bl	80048c2 <Expander_SetPinState>

								  HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_RESET);
 8005b26:	2200      	movs	r2, #0
 8005b28:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005b2c:	4874      	ldr	r0, [pc, #464]	@ (8005d00 <main+0xcb4>)
 8005b2e:	f001 fd03 	bl	8007538 <HAL_GPIO_WritePin>
							//
							  busVoltage_15 = INA229_getVBUS_V(INA229_15);
 8005b32:	4b7e      	ldr	r3, [pc, #504]	@ (8005d2c <main+0xce0>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7fd f9ae 	bl	8002e98 <INA229_getVBUS_V>
 8005b3c:	eef0 7a40 	vmov.f32	s15, s0
 8005b40:	4b7b      	ldr	r3, [pc, #492]	@ (8005d30 <main+0xce4>)
 8005b42:	edc3 7a00 	vstr	s15, [r3]

							//
							//HAL_Delay(1000);
							  HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_SET);
 8005b46:	2201      	movs	r2, #1
 8005b48:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005b4c:	486c      	ldr	r0, [pc, #432]	@ (8005d00 <main+0xcb4>)
 8005b4e:	f001 fcf3 	bl	8007538 <HAL_GPIO_WritePin>



							  HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_RESET);
 8005b52:	2200      	movs	r2, #0
 8005b54:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005b58:	4869      	ldr	r0, [pc, #420]	@ (8005d00 <main+0xcb4>)
 8005b5a:	f001 fced 	bl	8007538 <HAL_GPIO_WritePin>
							//
							  temperatureC_15 = INA229_getDIETEMP_C(INA229_15);
 8005b5e:	4b73      	ldr	r3, [pc, #460]	@ (8005d2c <main+0xce0>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fd f9f6 	bl	8002f54 <INA229_getDIETEMP_C>
 8005b68:	eef0 7a40 	vmov.f32	s15, s0
 8005b6c:	4b71      	ldr	r3, [pc, #452]	@ (8005d34 <main+0xce8>)
 8005b6e:	edc3 7a00 	vstr	s15, [r3]

							//
							//HAL_Delay(1000);
							HAL_GPIO_WritePin(GPIOF, CELL11_CS_03_Pin, GPIO_PIN_SET);
 8005b72:	2201      	movs	r2, #1
 8005b74:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005b78:	4861      	ldr	r0, [pc, #388]	@ (8005d00 <main+0xcb4>)
 8005b7a:	f001 fcdd 	bl	8007538 <HAL_GPIO_WritePin>
							HAL_Delay(1000);
 8005b7e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005b82:	f001 fa23 	bl	8006fcc <HAL_Delay>

							Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_01, CELL_03_LED_01 , LOW);
 8005b86:	2300      	movs	r3, #0
 8005b88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b8c:	2121      	movs	r1, #33	@ 0x21
 8005b8e:	485f      	ldr	r0, [pc, #380]	@ (8005d0c <main+0xcc0>)
 8005b90:	f7fe fe97 	bl	80048c2 <Expander_SetPinState>

								  	/////////////////////////////////////////////////////////////

						  	/////////////////////////////////////////////////////////////

							  Set_Output_Voltage(&hi2c3, CELL_4, 3.3f);
 8005b94:	ed9f 0a68 	vldr	s0, [pc, #416]	@ 8005d38 <main+0xcec>
 8005b98:	2103      	movs	r1, #3
 8005b9a:	485c      	ldr	r0, [pc, #368]	@ (8005d0c <main+0xcc0>)
 8005b9c:	f7ff f852 	bl	8004c44 <Set_Output_Voltage>
						Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , HIGH);
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	2210      	movs	r2, #16
 8005ba4:	2122      	movs	r1, #34	@ 0x22
 8005ba6:	4859      	ldr	r0, [pc, #356]	@ (8005d0c <main+0xcc0>)
 8005ba8:	f7fe fe8b 	bl	80048c2 <Expander_SetPinState>

							  HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_RESET);
 8005bac:	2200      	movs	r2, #0
 8005bae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005bb2:	4853      	ldr	r0, [pc, #332]	@ (8005d00 <main+0xcb4>)
 8005bb4:	f001 fcc0 	bl	8007538 <HAL_GPIO_WritePin>
						//
						  busVoltage_16 = INA229_getVBUS_V(INA229_16);
 8005bb8:	4b60      	ldr	r3, [pc, #384]	@ (8005d3c <main+0xcf0>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f7fd f96b 	bl	8002e98 <INA229_getVBUS_V>
 8005bc2:	eef0 7a40 	vmov.f32	s15, s0
 8005bc6:	4b5e      	ldr	r3, [pc, #376]	@ (8005d40 <main+0xcf4>)
 8005bc8:	edc3 7a00 	vstr	s15, [r3]

						//
						//HAL_Delay(1000);
						  HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_SET);
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005bd2:	484b      	ldr	r0, [pc, #300]	@ (8005d00 <main+0xcb4>)
 8005bd4:	f001 fcb0 	bl	8007538 <HAL_GPIO_WritePin>



						  HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_RESET);
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005bde:	4848      	ldr	r0, [pc, #288]	@ (8005d00 <main+0xcb4>)
 8005be0:	f001 fcaa 	bl	8007538 <HAL_GPIO_WritePin>
						//
						  temperatureC_16 = INA229_getDIETEMP_C(INA229_16);
 8005be4:	4b55      	ldr	r3, [pc, #340]	@ (8005d3c <main+0xcf0>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4618      	mov	r0, r3
 8005bea:	f7fd f9b3 	bl	8002f54 <INA229_getDIETEMP_C>
 8005bee:	eef0 7a40 	vmov.f32	s15, s0
 8005bf2:	4b54      	ldr	r3, [pc, #336]	@ (8005d44 <main+0xcf8>)
 8005bf4:	edc3 7a00 	vstr	s15, [r3]

						//
						//HAL_Delay(1000);
						HAL_GPIO_WritePin(GPIOF, CELL11_CS_04_Pin, GPIO_PIN_SET);
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005bfe:	4840      	ldr	r0, [pc, #256]	@ (8005d00 <main+0xcb4>)
 8005c00:	f001 fc9a 	bl	8007538 <HAL_GPIO_WritePin>
						HAL_Delay(1000);
 8005c04:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005c08:	f001 f9e0 	bl	8006fcc <HAL_Delay>

						Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_01_LED_01 , LOW);
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	2210      	movs	r2, #16
 8005c10:	2122      	movs	r1, #34	@ 0x22
 8005c12:	483e      	ldr	r0, [pc, #248]	@ (8005d0c <main+0xcc0>)
 8005c14:	f7fe fe55 	bl	80048c2 <Expander_SetPinState>

						///////////////////////////////////////////////////////////////////
						  Set_Output_Voltage(&hi2c3, CELL_5, 3.3f);
 8005c18:	ed9f 0a47 	vldr	s0, [pc, #284]	@ 8005d38 <main+0xcec>
 8005c1c:	2104      	movs	r1, #4
 8005c1e:	483b      	ldr	r0, [pc, #236]	@ (8005d0c <main+0xcc0>)
 8005c20:	f7ff f810 	bl	8004c44 <Set_Output_Voltage>
					Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , HIGH);
 8005c24:	2301      	movs	r3, #1
 8005c26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c2a:	2122      	movs	r1, #34	@ 0x22
 8005c2c:	4837      	ldr	r0, [pc, #220]	@ (8005d0c <main+0xcc0>)
 8005c2e:	f7fe fe48 	bl	80048c2 <Expander_SetPinState>

						  HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_RESET);
 8005c32:	2200      	movs	r2, #0
 8005c34:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005c38:	4831      	ldr	r0, [pc, #196]	@ (8005d00 <main+0xcb4>)
 8005c3a:	f001 fc7d 	bl	8007538 <HAL_GPIO_WritePin>
					//
					  busVoltage_17 = INA229_getVBUS_V(INA229_17);
 8005c3e:	4b42      	ldr	r3, [pc, #264]	@ (8005d48 <main+0xcfc>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7fd f928 	bl	8002e98 <INA229_getVBUS_V>
 8005c48:	eef0 7a40 	vmov.f32	s15, s0
 8005c4c:	4b3f      	ldr	r3, [pc, #252]	@ (8005d4c <main+0xd00>)
 8005c4e:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(1000);
					  HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_SET);
 8005c52:	2201      	movs	r2, #1
 8005c54:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005c58:	4829      	ldr	r0, [pc, #164]	@ (8005d00 <main+0xcb4>)
 8005c5a:	f001 fc6d 	bl	8007538 <HAL_GPIO_WritePin>



					  HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_RESET);
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005c64:	4826      	ldr	r0, [pc, #152]	@ (8005d00 <main+0xcb4>)
 8005c66:	f001 fc67 	bl	8007538 <HAL_GPIO_WritePin>
					//
					  temperatureC_17 = INA229_getDIETEMP_C(INA229_17);
 8005c6a:	4b37      	ldr	r3, [pc, #220]	@ (8005d48 <main+0xcfc>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fd f970 	bl	8002f54 <INA229_getDIETEMP_C>
 8005c74:	eef0 7a40 	vmov.f32	s15, s0
 8005c78:	4b35      	ldr	r3, [pc, #212]	@ (8005d50 <main+0xd04>)
 8005c7a:	edc3 7a00 	vstr	s15, [r3]

					//
					//HAL_Delay(1000);
					HAL_GPIO_WritePin(GPIOF, CELL11_CS_05_Pin, GPIO_PIN_SET);
 8005c7e:	2201      	movs	r2, #1
 8005c80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005c84:	481e      	ldr	r0, [pc, #120]	@ (8005d00 <main+0xcb4>)
 8005c86:	f001 fc57 	bl	8007538 <HAL_GPIO_WritePin>
					HAL_Delay(1000);
 8005c8a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005c8e:	f001 f99d 	bl	8006fcc <HAL_Delay>

					Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_02_LED_01 , LOW);
 8005c92:	2300      	movs	r3, #0
 8005c94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c98:	2122      	movs	r1, #34	@ 0x22
 8005c9a:	481c      	ldr	r0, [pc, #112]	@ (8005d0c <main+0xcc0>)
 8005c9c:	f7fe fe11 	bl	80048c2 <Expander_SetPinState>



						  	/////////////////////////////////////////////////////////////
					///////////////////////////////////////////////////////////////////
					  Set_Output_Voltage(&hi2c3, CELL_6, 3.3f);
 8005ca0:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8005d38 <main+0xcec>
 8005ca4:	2105      	movs	r1, #5
 8005ca6:	4819      	ldr	r0, [pc, #100]	@ (8005d0c <main+0xcc0>)
 8005ca8:	f7fe ffcc 	bl	8004c44 <Set_Output_Voltage>
				Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , HIGH);
 8005cac:	2301      	movs	r3, #1
 8005cae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005cb2:	2122      	movs	r1, #34	@ 0x22
 8005cb4:	4815      	ldr	r0, [pc, #84]	@ (8005d0c <main+0xcc0>)
 8005cb6:	f7fe fe04 	bl	80048c2 <Expander_SetPinState>

					  HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_RESET);
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005cc0:	480f      	ldr	r0, [pc, #60]	@ (8005d00 <main+0xcb4>)
 8005cc2:	f001 fc39 	bl	8007538 <HAL_GPIO_WritePin>
				//
				  busVoltage_18 = INA229_getVBUS_V(INA229_18);
 8005cc6:	4b23      	ldr	r3, [pc, #140]	@ (8005d54 <main+0xd08>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f7fd f8e4 	bl	8002e98 <INA229_getVBUS_V>
 8005cd0:	eef0 7a40 	vmov.f32	s15, s0
 8005cd4:	4b20      	ldr	r3, [pc, #128]	@ (8005d58 <main+0xd0c>)
 8005cd6:	edc3 7a00 	vstr	s15, [r3]

				//
				//HAL_Delay(1000);
				  HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_SET);
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005ce0:	4807      	ldr	r0, [pc, #28]	@ (8005d00 <main+0xcb4>)
 8005ce2:	f001 fc29 	bl	8007538 <HAL_GPIO_WritePin>



				  HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_RESET);
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005cec:	4804      	ldr	r0, [pc, #16]	@ (8005d00 <main+0xcb4>)
 8005cee:	f001 fc23 	bl	8007538 <HAL_GPIO_WritePin>
				//
				  temperatureC_18 = INA229_getDIETEMP_C(INA229_18);
 8005cf2:	4b18      	ldr	r3, [pc, #96]	@ (8005d54 <main+0xd08>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	e031      	b.n	8005d5c <main+0xd10>
 8005cf8:	0800b8d0 	.word	0x0800b8d0
 8005cfc:	20000cfc 	.word	0x20000cfc
 8005d00:	40021400 	.word	0x40021400
 8005d04:	20000d00 	.word	0x20000d00
 8005d08:	20000d74 	.word	0x20000d74
 8005d0c:	20000dc8 	.word	0x20000dc8
 8005d10:	40020400 	.word	0x40020400
 8005d14:	0800b8d8 	.word	0x0800b8d8
 8005d18:	20000d04 	.word	0x20000d04
 8005d1c:	20000d08 	.word	0x20000d08
 8005d20:	0800b8dc 	.word	0x0800b8dc
 8005d24:	20000d0c 	.word	0x20000d0c
 8005d28:	20000d10 	.word	0x20000d10
 8005d2c:	0800b8e0 	.word	0x0800b8e0
 8005d30:	20000d14 	.word	0x20000d14
 8005d34:	20000d18 	.word	0x20000d18
 8005d38:	40533333 	.word	0x40533333
 8005d3c:	0800b8e4 	.word	0x0800b8e4
 8005d40:	20000d1c 	.word	0x20000d1c
 8005d44:	20000d20 	.word	0x20000d20
 8005d48:	0800b8e8 	.word	0x0800b8e8
 8005d4c:	20000d24 	.word	0x20000d24
 8005d50:	20000d28 	.word	0x20000d28
 8005d54:	0800b8ec 	.word	0x0800b8ec
 8005d58:	20000d2c 	.word	0x20000d2c
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7fd f8f9 	bl	8002f54 <INA229_getDIETEMP_C>
 8005d62:	eef0 7a40 	vmov.f32	s15, s0
 8005d66:	4bd4      	ldr	r3, [pc, #848]	@ (80060b8 <main+0x106c>)
 8005d68:	edc3 7a00 	vstr	s15, [r3]

				//
				//HAL_Delay(1000);
				HAL_GPIO_WritePin(GPIOF, CELL11_CS_06_Pin, GPIO_PIN_SET);
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005d72:	48d2      	ldr	r0, [pc, #840]	@ (80060bc <main+0x1070>)
 8005d74:	f001 fbe0 	bl	8007538 <HAL_GPIO_WritePin>
				HAL_Delay(1000);
 8005d78:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005d7c:	f001 f926 	bl	8006fcc <HAL_Delay>

				Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_02, CELL_03_LED_01 , LOW);
 8005d80:	2300      	movs	r3, #0
 8005d82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005d86:	2122      	movs	r1, #34	@ 0x22
 8005d88:	48cd      	ldr	r0, [pc, #820]	@ (80060c0 <main+0x1074>)
 8005d8a:	f7fe fd9a 	bl	80048c2 <Expander_SetPinState>
			  	/////////////////////////////////////////////////////////////

				  Set_Output_Voltage(&hi2c3, CELL_7, 4.0f);
 8005d8e:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005d92:	2106      	movs	r1, #6
 8005d94:	48ca      	ldr	r0, [pc, #808]	@ (80060c0 <main+0x1074>)
 8005d96:	f7fe ff55 	bl	8004c44 <Set_Output_Voltage>
			Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , HIGH);
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	2210      	movs	r2, #16
 8005d9e:	2123      	movs	r1, #35	@ 0x23
 8005da0:	48c7      	ldr	r0, [pc, #796]	@ (80060c0 <main+0x1074>)
 8005da2:	f7fe fd8e 	bl	80048c2 <Expander_SetPinState>

				  HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_RESET);
 8005da6:	2200      	movs	r2, #0
 8005da8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005dac:	48c3      	ldr	r0, [pc, #780]	@ (80060bc <main+0x1070>)
 8005dae:	f001 fbc3 	bl	8007538 <HAL_GPIO_WritePin>
			//
			  busVoltage_19 = INA229_getVBUS_V(INA229_19);
 8005db2:	4bc4      	ldr	r3, [pc, #784]	@ (80060c4 <main+0x1078>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4618      	mov	r0, r3
 8005db8:	f7fd f86e 	bl	8002e98 <INA229_getVBUS_V>
 8005dbc:	eef0 7a40 	vmov.f32	s15, s0
 8005dc0:	4bc1      	ldr	r3, [pc, #772]	@ (80060c8 <main+0x107c>)
 8005dc2:	edc3 7a00 	vstr	s15, [r3]

			//
			//HAL_Delay(1000);
			  HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_SET);
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005dcc:	48bb      	ldr	r0, [pc, #748]	@ (80060bc <main+0x1070>)
 8005dce:	f001 fbb3 	bl	8007538 <HAL_GPIO_WritePin>



			  HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_RESET);
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005dd8:	48b8      	ldr	r0, [pc, #736]	@ (80060bc <main+0x1070>)
 8005dda:	f001 fbad 	bl	8007538 <HAL_GPIO_WritePin>
			//
			  temperatureC_19 = INA229_getDIETEMP_C(INA229_19);
 8005dde:	4bb9      	ldr	r3, [pc, #740]	@ (80060c4 <main+0x1078>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7fd f8b6 	bl	8002f54 <INA229_getDIETEMP_C>
 8005de8:	eef0 7a40 	vmov.f32	s15, s0
 8005dec:	4bb7      	ldr	r3, [pc, #732]	@ (80060cc <main+0x1080>)
 8005dee:	edc3 7a00 	vstr	s15, [r3]

			//
			//HAL_Delay(1000);
			HAL_GPIO_WritePin(GPIOF, CELL11_CS_07_Pin, GPIO_PIN_SET);
 8005df2:	2201      	movs	r2, #1
 8005df4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005df8:	48b0      	ldr	r0, [pc, #704]	@ (80060bc <main+0x1070>)
 8005dfa:	f001 fb9d 	bl	8007538 <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8005dfe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005e02:	f001 f8e3 	bl	8006fcc <HAL_Delay>

			Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_01_LED_01 , LOW);
 8005e06:	2300      	movs	r3, #0
 8005e08:	2210      	movs	r2, #16
 8005e0a:	2123      	movs	r1, #35	@ 0x23
 8005e0c:	48ac      	ldr	r0, [pc, #688]	@ (80060c0 <main+0x1074>)
 8005e0e:	f7fe fd58 	bl	80048c2 <Expander_SetPinState>

			///////////////////////////////////////////////////////////////////
			  Set_Output_Voltage(&hi2c3, CELL_8, 4.0f);
 8005e12:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005e16:	2107      	movs	r1, #7
 8005e18:	48a9      	ldr	r0, [pc, #676]	@ (80060c0 <main+0x1074>)
 8005e1a:	f7fe ff13 	bl	8004c44 <Set_Output_Voltage>
		Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , HIGH);
 8005e1e:	2301      	movs	r3, #1
 8005e20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e24:	2123      	movs	r1, #35	@ 0x23
 8005e26:	48a6      	ldr	r0, [pc, #664]	@ (80060c0 <main+0x1074>)
 8005e28:	f7fe fd4b 	bl	80048c2 <Expander_SetPinState>

			  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_RESET);
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	2101      	movs	r1, #1
 8005e30:	48a7      	ldr	r0, [pc, #668]	@ (80060d0 <main+0x1084>)
 8005e32:	f001 fb81 	bl	8007538 <HAL_GPIO_WritePin>
		//
		  busVoltage_20 = INA229_getVBUS_V(INA229_20);
 8005e36:	4ba7      	ldr	r3, [pc, #668]	@ (80060d4 <main+0x1088>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7fd f82c 	bl	8002e98 <INA229_getVBUS_V>
 8005e40:	eef0 7a40 	vmov.f32	s15, s0
 8005e44:	4ba4      	ldr	r3, [pc, #656]	@ (80060d8 <main+0x108c>)
 8005e46:	edc3 7a00 	vstr	s15, [r3]

		//
		//HAL_Delay(1000);
		  HAL_GPIO_WritePin(GPIOG, CELL11_CS_05_Pin, GPIO_PIN_SET);
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005e50:	489f      	ldr	r0, [pc, #636]	@ (80060d0 <main+0x1084>)
 8005e52:	f001 fb71 	bl	8007538 <HAL_GPIO_WritePin>



		  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_RESET);
 8005e56:	2200      	movs	r2, #0
 8005e58:	2101      	movs	r1, #1
 8005e5a:	489d      	ldr	r0, [pc, #628]	@ (80060d0 <main+0x1084>)
 8005e5c:	f001 fb6c 	bl	8007538 <HAL_GPIO_WritePin>
		//
		  temperatureC_20 = INA229_getDIETEMP_C(INA229_20);
 8005e60:	4b9c      	ldr	r3, [pc, #624]	@ (80060d4 <main+0x1088>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4618      	mov	r0, r3
 8005e66:	f7fd f875 	bl	8002f54 <INA229_getDIETEMP_C>
 8005e6a:	eef0 7a40 	vmov.f32	s15, s0
 8005e6e:	4b9b      	ldr	r3, [pc, #620]	@ (80060dc <main+0x1090>)
 8005e70:	edc3 7a00 	vstr	s15, [r3]

		//
		//HAL_Delay(1000);
		HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin, GPIO_PIN_SET);
 8005e74:	2201      	movs	r2, #1
 8005e76:	2101      	movs	r1, #1
 8005e78:	4895      	ldr	r0, [pc, #596]	@ (80060d0 <main+0x1084>)
 8005e7a:	f001 fb5d 	bl	8007538 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8005e7e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005e82:	f001 f8a3 	bl	8006fcc <HAL_Delay>

		Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_02_LED_01 , LOW);
 8005e86:	2300      	movs	r3, #0
 8005e88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e8c:	2123      	movs	r1, #35	@ 0x23
 8005e8e:	488c      	ldr	r0, [pc, #560]	@ (80060c0 <main+0x1074>)
 8005e90:	f7fe fd17 	bl	80048c2 <Expander_SetPinState>



			  	/////////////////////////////////////////////////////////////
		///////////////////////////////////////////////////////////////////
		  Set_Output_Voltage(&hi2c3, CELL_9, 4.0f);
 8005e94:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005e98:	2108      	movs	r1, #8
 8005e9a:	4889      	ldr	r0, [pc, #548]	@ (80060c0 <main+0x1074>)
 8005e9c:	f7fe fed2 	bl	8004c44 <Set_Output_Voltage>
	Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , HIGH);
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005ea6:	2123      	movs	r1, #35	@ 0x23
 8005ea8:	4885      	ldr	r0, [pc, #532]	@ (80060c0 <main+0x1074>)
 8005eaa:	f7fe fd0a 	bl	80048c2 <Expander_SetPinState>

		  HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_RESET);
 8005eae:	2200      	movs	r2, #0
 8005eb0:	2102      	movs	r1, #2
 8005eb2:	4887      	ldr	r0, [pc, #540]	@ (80060d0 <main+0x1084>)
 8005eb4:	f001 fb40 	bl	8007538 <HAL_GPIO_WritePin>
	//
	  busVoltage_21 = INA229_getVBUS_V(INA229_21);
 8005eb8:	4b89      	ldr	r3, [pc, #548]	@ (80060e0 <main+0x1094>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7fc ffeb 	bl	8002e98 <INA229_getVBUS_V>
 8005ec2:	eef0 7a40 	vmov.f32	s15, s0
 8005ec6:	4b87      	ldr	r3, [pc, #540]	@ (80060e4 <main+0x1098>)
 8005ec8:	edc3 7a00 	vstr	s15, [r3]

	//
	//HAL_Delay(1000);
	  HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_SET);
 8005ecc:	2201      	movs	r2, #1
 8005ece:	2102      	movs	r1, #2
 8005ed0:	487f      	ldr	r0, [pc, #508]	@ (80060d0 <main+0x1084>)
 8005ed2:	f001 fb31 	bl	8007538 <HAL_GPIO_WritePin>



	  HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_RESET);
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	2102      	movs	r1, #2
 8005eda:	487d      	ldr	r0, [pc, #500]	@ (80060d0 <main+0x1084>)
 8005edc:	f001 fb2c 	bl	8007538 <HAL_GPIO_WritePin>
	//
	  temperatureC_21 = INA229_getDIETEMP_C(INA229_21);
 8005ee0:	4b7f      	ldr	r3, [pc, #508]	@ (80060e0 <main+0x1094>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f7fd f835 	bl	8002f54 <INA229_getDIETEMP_C>
 8005eea:	eef0 7a40 	vmov.f32	s15, s0
 8005eee:	4b7e      	ldr	r3, [pc, #504]	@ (80060e8 <main+0x109c>)
 8005ef0:	edc3 7a00 	vstr	s15, [r3]

	//
	//HAL_Delay(1000);
	HAL_GPIO_WritePin(GPIOG, CELL11_CS_09_Pin, GPIO_PIN_SET);
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	2102      	movs	r1, #2
 8005ef8:	4875      	ldr	r0, [pc, #468]	@ (80060d0 <main+0x1084>)
 8005efa:	f001 fb1d 	bl	8007538 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8005efe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005f02:	f001 f863 	bl	8006fcc <HAL_Delay>

	Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_03, CELL_03_LED_01 , LOW);
 8005f06:	2300      	movs	r3, #0
 8005f08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005f0c:	2123      	movs	r1, #35	@ 0x23
 8005f0e:	486c      	ldr	r0, [pc, #432]	@ (80060c0 <main+0x1074>)
 8005f10:	f7fe fcd7 	bl	80048c2 <Expander_SetPinState>


					  	/////////////////////////////////////////////////////////////
  	/////////////////////////////////////////////////////////////

	  Set_Output_Voltage(&hi2c3, CELL_10, 4.0f);
 8005f14:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005f18:	2109      	movs	r1, #9
 8005f1a:	4869      	ldr	r0, [pc, #420]	@ (80060c0 <main+0x1074>)
 8005f1c:	f7fe fe92 	bl	8004c44 <Set_Output_Voltage>
Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , HIGH);
 8005f20:	2301      	movs	r3, #1
 8005f22:	2210      	movs	r2, #16
 8005f24:	2124      	movs	r1, #36	@ 0x24
 8005f26:	4866      	ldr	r0, [pc, #408]	@ (80060c0 <main+0x1074>)
 8005f28:	f7fe fccb 	bl	80048c2 <Expander_SetPinState>

	  HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_RESET);
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	2180      	movs	r1, #128	@ 0x80
 8005f30:	486e      	ldr	r0, [pc, #440]	@ (80060ec <main+0x10a0>)
 8005f32:	f001 fb01 	bl	8007538 <HAL_GPIO_WritePin>
//
  busVoltage_22 = INA229_getVBUS_V(INA229_22);
 8005f36:	4b6e      	ldr	r3, [pc, #440]	@ (80060f0 <main+0x10a4>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7fc ffac 	bl	8002e98 <INA229_getVBUS_V>
 8005f40:	eef0 7a40 	vmov.f32	s15, s0
 8005f44:	4b6b      	ldr	r3, [pc, #428]	@ (80060f4 <main+0x10a8>)
 8005f46:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
  HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_SET);
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	2180      	movs	r1, #128	@ 0x80
 8005f4e:	4867      	ldr	r0, [pc, #412]	@ (80060ec <main+0x10a0>)
 8005f50:	f001 faf2 	bl	8007538 <HAL_GPIO_WritePin>



  HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_RESET);
 8005f54:	2200      	movs	r2, #0
 8005f56:	2180      	movs	r1, #128	@ 0x80
 8005f58:	4864      	ldr	r0, [pc, #400]	@ (80060ec <main+0x10a0>)
 8005f5a:	f001 faed 	bl	8007538 <HAL_GPIO_WritePin>
//
  temperatureC_22 = INA229_getDIETEMP_C(INA229_22);
 8005f5e:	4b64      	ldr	r3, [pc, #400]	@ (80060f0 <main+0x10a4>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7fc fff6 	bl	8002f54 <INA229_getDIETEMP_C>
 8005f68:	eef0 7a40 	vmov.f32	s15, s0
 8005f6c:	4b62      	ldr	r3, [pc, #392]	@ (80060f8 <main+0x10ac>)
 8005f6e:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_10_Pin, GPIO_PIN_SET);
 8005f72:	2201      	movs	r2, #1
 8005f74:	2180      	movs	r1, #128	@ 0x80
 8005f76:	485d      	ldr	r0, [pc, #372]	@ (80060ec <main+0x10a0>)
 8005f78:	f001 fade 	bl	8007538 <HAL_GPIO_WritePin>
HAL_Delay(1000);
 8005f7c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005f80:	f001 f824 	bl	8006fcc <HAL_Delay>

Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_01_LED_01 , LOW);
 8005f84:	2300      	movs	r3, #0
 8005f86:	2210      	movs	r2, #16
 8005f88:	2124      	movs	r1, #36	@ 0x24
 8005f8a:	484d      	ldr	r0, [pc, #308]	@ (80060c0 <main+0x1074>)
 8005f8c:	f7fe fc99 	bl	80048c2 <Expander_SetPinState>

///////////////////////////////////////////////////////////////////
  Set_Output_Voltage(&hi2c3, CELL_11, 4.0f);
 8005f90:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 8005f94:	210a      	movs	r1, #10
 8005f96:	484a      	ldr	r0, [pc, #296]	@ (80060c0 <main+0x1074>)
 8005f98:	f7fe fe54 	bl	8004c44 <Set_Output_Voltage>
Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , HIGH);
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fa2:	2124      	movs	r1, #36	@ 0x24
 8005fa4:	4846      	ldr	r0, [pc, #280]	@ (80060c0 <main+0x1074>)
 8005fa6:	f7fe fc8c 	bl	80048c2 <Expander_SetPinState>

  HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_RESET);
 8005faa:	2200      	movs	r2, #0
 8005fac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005fb0:	484e      	ldr	r0, [pc, #312]	@ (80060ec <main+0x10a0>)
 8005fb2:	f001 fac1 	bl	8007538 <HAL_GPIO_WritePin>
//
busVoltage_23 = INA229_getVBUS_V(INA229_23);
 8005fb6:	4b51      	ldr	r3, [pc, #324]	@ (80060fc <main+0x10b0>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7fc ff6c 	bl	8002e98 <INA229_getVBUS_V>
 8005fc0:	eef0 7a40 	vmov.f32	s15, s0
 8005fc4:	4b4e      	ldr	r3, [pc, #312]	@ (8006100 <main+0x10b4>)
 8005fc6:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_SET);
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005fd0:	4846      	ldr	r0, [pc, #280]	@ (80060ec <main+0x10a0>)
 8005fd2:	f001 fab1 	bl	8007538 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_RESET);
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005fdc:	4843      	ldr	r0, [pc, #268]	@ (80060ec <main+0x10a0>)
 8005fde:	f001 faab 	bl	8007538 <HAL_GPIO_WritePin>
//
temperatureC_23 = INA229_getDIETEMP_C(INA229_23);
 8005fe2:	4b46      	ldr	r3, [pc, #280]	@ (80060fc <main+0x10b0>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f7fc ffb4 	bl	8002f54 <INA229_getDIETEMP_C>
 8005fec:	eef0 7a40 	vmov.f32	s15, s0
 8005ff0:	4b44      	ldr	r3, [pc, #272]	@ (8006104 <main+0x10b8>)
 8005ff2:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_11_Pin, GPIO_PIN_SET);
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005ffc:	483b      	ldr	r0, [pc, #236]	@ (80060ec <main+0x10a0>)
 8005ffe:	f001 fa9b 	bl	8007538 <HAL_GPIO_WritePin>
HAL_Delay(1000);
 8006002:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006006:	f000 ffe1 	bl	8006fcc <HAL_Delay>

Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_02_LED_01 , LOW);
 800600a:	2300      	movs	r3, #0
 800600c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006010:	2124      	movs	r1, #36	@ 0x24
 8006012:	482b      	ldr	r0, [pc, #172]	@ (80060c0 <main+0x1074>)
 8006014:	f7fe fc55 	bl	80048c2 <Expander_SetPinState>



  	/////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////
Set_Output_Voltage(&hi2c3, CELL_12, 4.0f);
 8006018:	eeb1 0a00 	vmov.f32	s0, #16	@ 0x40800000  4.0
 800601c:	210b      	movs	r1, #11
 800601e:	4828      	ldr	r0, [pc, #160]	@ (80060c0 <main+0x1074>)
 8006020:	f7fe fe10 	bl	8004c44 <Set_Output_Voltage>
Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , HIGH);
 8006024:	2301      	movs	r3, #1
 8006026:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800602a:	2124      	movs	r1, #36	@ 0x24
 800602c:	4824      	ldr	r0, [pc, #144]	@ (80060c0 <main+0x1074>)
 800602e:	f7fe fc48 	bl	80048c2 <Expander_SetPinState>

HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_RESET);
 8006032:	2200      	movs	r2, #0
 8006034:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006038:	482c      	ldr	r0, [pc, #176]	@ (80060ec <main+0x10a0>)
 800603a:	f001 fa7d 	bl	8007538 <HAL_GPIO_WritePin>
//
busVoltage_24 = INA229_getVBUS_V(INA229_24);
 800603e:	4b32      	ldr	r3, [pc, #200]	@ (8006108 <main+0x10bc>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4618      	mov	r0, r3
 8006044:	f7fc ff28 	bl	8002e98 <INA229_getVBUS_V>
 8006048:	eef0 7a40 	vmov.f32	s15, s0
 800604c:	4b2f      	ldr	r3, [pc, #188]	@ (800610c <main+0x10c0>)
 800604e:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_SET);
 8006052:	2201      	movs	r2, #1
 8006054:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006058:	4824      	ldr	r0, [pc, #144]	@ (80060ec <main+0x10a0>)
 800605a:	f001 fa6d 	bl	8007538 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_RESET);
 800605e:	2200      	movs	r2, #0
 8006060:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006064:	4821      	ldr	r0, [pc, #132]	@ (80060ec <main+0x10a0>)
 8006066:	f001 fa67 	bl	8007538 <HAL_GPIO_WritePin>
//
temperatureC_24 = INA229_getDIETEMP_C(INA229_24);
 800606a:	4b27      	ldr	r3, [pc, #156]	@ (8006108 <main+0x10bc>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4618      	mov	r0, r3
 8006070:	f7fc ff70 	bl	8002f54 <INA229_getDIETEMP_C>
 8006074:	eef0 7a40 	vmov.f32	s15, s0
 8006078:	4b25      	ldr	r3, [pc, #148]	@ (8006110 <main+0x10c4>)
 800607a:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CELL11_CS_12_Pin, GPIO_PIN_SET);
 800607e:	2201      	movs	r2, #1
 8006080:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006084:	4819      	ldr	r0, [pc, #100]	@ (80060ec <main+0x10a0>)
 8006086:	f001 fa57 	bl	8007538 <HAL_GPIO_WritePin>
HAL_Delay(1000);
 800608a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800608e:	f000 ff9d 	bl	8006fcc <HAL_Delay>

Expander_SetPinState(&hi2c3, GPIO_EXPANDER_ID_04, CELL_03_LED_01 , LOW);
 8006092:	2300      	movs	r3, #0
 8006094:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006098:	2124      	movs	r1, #36	@ 0x24
 800609a:	4809      	ldr	r0, [pc, #36]	@ (80060c0 <main+0x1074>)
 800609c:	f7fe fc11 	bl	80048c2 <Expander_SetPinState>

		  	/////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////


  HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_RESET);
 80060a0:	2200      	movs	r2, #0
 80060a2:	2104      	movs	r1, #4
 80060a4:	4805      	ldr	r0, [pc, #20]	@ (80060bc <main+0x1070>)
 80060a6:	f001 fa47 	bl	8007538 <HAL_GPIO_WritePin>
//
busVoltage_25 = INA229_getVBUS_V(INA229_12);
 80060aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006114 <main+0x10c8>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7fc fef2 	bl	8002e98 <INA229_getVBUS_V>
 80060b4:	e030      	b.n	8006118 <main+0x10cc>
 80060b6:	bf00      	nop
 80060b8:	20000d30 	.word	0x20000d30
 80060bc:	40021400 	.word	0x40021400
 80060c0:	20000dc8 	.word	0x20000dc8
 80060c4:	0800b8f0 	.word	0x0800b8f0
 80060c8:	20000d34 	.word	0x20000d34
 80060cc:	20000d38 	.word	0x20000d38
 80060d0:	40021800 	.word	0x40021800
 80060d4:	0800b8f4 	.word	0x0800b8f4
 80060d8:	20000d3c 	.word	0x20000d3c
 80060dc:	20000d40 	.word	0x20000d40
 80060e0:	0800b8f8 	.word	0x0800b8f8
 80060e4:	20000d44 	.word	0x20000d44
 80060e8:	20000d48 	.word	0x20000d48
 80060ec:	40021000 	.word	0x40021000
 80060f0:	0800b8fc 	.word	0x0800b8fc
 80060f4:	20000d4c 	.word	0x20000d4c
 80060f8:	20000d50 	.word	0x20000d50
 80060fc:	0800b900 	.word	0x0800b900
 8006100:	20000d54 	.word	0x20000d54
 8006104:	20000d58 	.word	0x20000d58
 8006108:	0800b904 	.word	0x0800b904
 800610c:	20000d5c 	.word	0x20000d5c
 8006110:	20000d60 	.word	0x20000d60
 8006114:	0800b8d4 	.word	0x0800b8d4
 8006118:	eef0 7a40 	vmov.f32	s15, s0
 800611c:	4b2d      	ldr	r3, [pc, #180]	@ (80061d4 <main+0x1188>)
 800611e:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_SET);
 8006122:	2201      	movs	r2, #1
 8006124:	2104      	movs	r1, #4
 8006126:	482c      	ldr	r0, [pc, #176]	@ (80061d8 <main+0x118c>)
 8006128:	f001 fa06 	bl	8007538 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_RESET);
 800612c:	2200      	movs	r2, #0
 800612e:	2104      	movs	r1, #4
 8006130:	4829      	ldr	r0, [pc, #164]	@ (80061d8 <main+0x118c>)
 8006132:	f001 fa01 	bl	8007538 <HAL_GPIO_WritePin>
//
temperatureC_25 = INA229_getDIETEMP_C(INA229_12);
 8006136:	4b29      	ldr	r3, [pc, #164]	@ (80061dc <main+0x1190>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4618      	mov	r0, r3
 800613c:	f7fc ff0a 	bl	8002f54 <INA229_getDIETEMP_C>
 8006140:	eef0 7a40 	vmov.f32	s15, s0
 8006144:	4b26      	ldr	r3, [pc, #152]	@ (80061e0 <main+0x1194>)
 8006146:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOF, CSU_12_CELLS_Pin, GPIO_PIN_SET);
 800614a:	2201      	movs	r2, #1
 800614c:	2104      	movs	r1, #4
 800614e:	4822      	ldr	r0, [pc, #136]	@ (80061d8 <main+0x118c>)
 8006150:	f001 f9f2 	bl	8007538 <HAL_GPIO_WritePin>
HAL_Delay(1000);
 8006154:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006158:	f000 ff38 	bl	8006fcc <HAL_Delay>

  	/////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////


HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_RESET);
 800615c:	2200      	movs	r2, #0
 800615e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006162:	4820      	ldr	r0, [pc, #128]	@ (80061e4 <main+0x1198>)
 8006164:	f001 f9e8 	bl	8007538 <HAL_GPIO_WritePin>
//
busVoltage_26 = INA229_getVBUS_V(INA229_25);
 8006168:	4b1f      	ldr	r3, [pc, #124]	@ (80061e8 <main+0x119c>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4618      	mov	r0, r3
 800616e:	f7fc fe93 	bl	8002e98 <INA229_getVBUS_V>
 8006172:	eef0 7a40 	vmov.f32	s15, s0
 8006176:	4b1d      	ldr	r3, [pc, #116]	@ (80061ec <main+0x11a0>)
 8006178:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_SET);
 800617c:	2201      	movs	r2, #1
 800617e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006182:	4818      	ldr	r0, [pc, #96]	@ (80061e4 <main+0x1198>)
 8006184:	f001 f9d8 	bl	8007538 <HAL_GPIO_WritePin>



HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_RESET);
 8006188:	2200      	movs	r2, #0
 800618a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800618e:	4815      	ldr	r0, [pc, #84]	@ (80061e4 <main+0x1198>)
 8006190:	f001 f9d2 	bl	8007538 <HAL_GPIO_WritePin>
//
temperatureC_26 = INA229_getDIETEMP_C(INA229_25);
 8006194:	4b14      	ldr	r3, [pc, #80]	@ (80061e8 <main+0x119c>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4618      	mov	r0, r3
 800619a:	f7fc fedb 	bl	8002f54 <INA229_getDIETEMP_C>
 800619e:	eef0 7a40 	vmov.f32	s15, s0
 80061a2:	4b13      	ldr	r3, [pc, #76]	@ (80061f0 <main+0x11a4>)
 80061a4:	edc3 7a00 	vstr	s15, [r3]

//
//HAL_Delay(1000);
HAL_GPIO_WritePin(GPIOE, CSU_11_CELLS_Pin, GPIO_PIN_SET);
 80061a8:	2201      	movs	r2, #1
 80061aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80061ae:	480d      	ldr	r0, [pc, #52]	@ (80061e4 <main+0x1198>)
 80061b0:	f001 f9c2 	bl	8007538 <HAL_GPIO_WritePin>
HAL_Delay(1000);
 80061b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80061b8:	f000 ff08 	bl	8006fcc <HAL_Delay>


//--------------------------------------------------------------//

cell_voltage_read();
 80061bc:	f7fe fefc 	bl	8004fb8 <cell_voltage_read>
delay_time_us(500000);
 80061c0:	480c      	ldr	r0, [pc, #48]	@ (80061f4 <main+0x11a8>)
 80061c2:	f7fe fdc5 	bl	8004d50 <delay_time_us>
temparature_data_read();
 80061c6:	f7fe fe59 	bl	8004e7c <temparature_data_read>


//--------------------------------------------------------------//

		  	/////////////////////////////////////////////////////////////
Scan_I2C_Bus();
 80061ca:	f000 fbe3 	bl	8006994 <Scan_I2C_Bus>
	  Set_Output_Voltage(&hi2c2, CELL_1, 4.0f);
 80061ce:	bf00      	nop
 80061d0:	f7ff b864 	b.w	800529c <main+0x250>
 80061d4:	20000d64 	.word	0x20000d64
 80061d8:	40021400 	.word	0x40021400
 80061dc:	0800b8d4 	.word	0x0800b8d4
 80061e0:	20000d68 	.word	0x20000d68
 80061e4:	40021000 	.word	0x40021000
 80061e8:	0800b908 	.word	0x0800b908
 80061ec:	20000d6c 	.word	0x20000d6c
 80061f0:	20000d70 	.word	0x20000d70
 80061f4:	0007a120 	.word	0x0007a120

080061f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b094      	sub	sp, #80	@ 0x50
 80061fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80061fe:	f107 0320 	add.w	r3, r7, #32
 8006202:	2230      	movs	r2, #48	@ 0x30
 8006204:	2100      	movs	r1, #0
 8006206:	4618      	mov	r0, r3
 8006208:	f003 fec2 	bl	8009f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800620c:	f107 030c 	add.w	r3, r7, #12
 8006210:	2200      	movs	r2, #0
 8006212:	601a      	str	r2, [r3, #0]
 8006214:	605a      	str	r2, [r3, #4]
 8006216:	609a      	str	r2, [r3, #8]
 8006218:	60da      	str	r2, [r3, #12]
 800621a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800621c:	2300      	movs	r3, #0
 800621e:	60bb      	str	r3, [r7, #8]
 8006220:	4b2b      	ldr	r3, [pc, #172]	@ (80062d0 <SystemClock_Config+0xd8>)
 8006222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006224:	4a2a      	ldr	r2, [pc, #168]	@ (80062d0 <SystemClock_Config+0xd8>)
 8006226:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800622a:	6413      	str	r3, [r2, #64]	@ 0x40
 800622c:	4b28      	ldr	r3, [pc, #160]	@ (80062d0 <SystemClock_Config+0xd8>)
 800622e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006234:	60bb      	str	r3, [r7, #8]
 8006236:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006238:	2300      	movs	r3, #0
 800623a:	607b      	str	r3, [r7, #4]
 800623c:	4b25      	ldr	r3, [pc, #148]	@ (80062d4 <SystemClock_Config+0xdc>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a24      	ldr	r2, [pc, #144]	@ (80062d4 <SystemClock_Config+0xdc>)
 8006242:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006246:	6013      	str	r3, [r2, #0]
 8006248:	4b22      	ldr	r3, [pc, #136]	@ (80062d4 <SystemClock_Config+0xdc>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006250:	607b      	str	r3, [r7, #4]
 8006252:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006254:	2301      	movs	r3, #1
 8006256:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006258:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800625c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800625e:	2302      	movs	r3, #2
 8006260:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006262:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006266:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8006268:	230f      	movs	r3, #15
 800626a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 800626c:	23d8      	movs	r3, #216	@ 0xd8
 800626e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006270:	2302      	movs	r3, #2
 8006272:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006274:	2304      	movs	r3, #4
 8006276:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006278:	f107 0320 	add.w	r3, r7, #32
 800627c:	4618      	mov	r0, r3
 800627e:	f002 fb93 	bl	80089a8 <HAL_RCC_OscConfig>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d001      	beq.n	800628c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8006288:	f000 fbb8 	bl	80069fc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800628c:	f002 fb3c 	bl	8008908 <HAL_PWREx_EnableOverDrive>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d001      	beq.n	800629a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8006296:	f000 fbb1 	bl	80069fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800629a:	230f      	movs	r3, #15
 800629c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800629e:	2302      	movs	r3, #2
 80062a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80062a2:	2300      	movs	r3, #0
 80062a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80062a6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80062aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80062ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80062b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80062b2:	f107 030c 	add.w	r3, r7, #12
 80062b6:	2105      	movs	r1, #5
 80062b8:	4618      	mov	r0, r3
 80062ba:	f002 fded 	bl	8008e98 <HAL_RCC_ClockConfig>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80062c4:	f000 fb9a 	bl	80069fc <Error_Handler>
  }
}
 80062c8:	bf00      	nop
 80062ca:	3750      	adds	r7, #80	@ 0x50
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	40023800 	.word	0x40023800
 80062d4:	40007000 	.word	0x40007000

080062d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80062dc:	4b1b      	ldr	r3, [pc, #108]	@ (800634c <MX_I2C2_Init+0x74>)
 80062de:	4a1c      	ldr	r2, [pc, #112]	@ (8006350 <MX_I2C2_Init+0x78>)
 80062e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80062e2:	4b1a      	ldr	r3, [pc, #104]	@ (800634c <MX_I2C2_Init+0x74>)
 80062e4:	4a1b      	ldr	r2, [pc, #108]	@ (8006354 <MX_I2C2_Init+0x7c>)
 80062e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80062e8:	4b18      	ldr	r3, [pc, #96]	@ (800634c <MX_I2C2_Init+0x74>)
 80062ea:	2200      	movs	r2, #0
 80062ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80062ee:	4b17      	ldr	r3, [pc, #92]	@ (800634c <MX_I2C2_Init+0x74>)
 80062f0:	2200      	movs	r2, #0
 80062f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80062f4:	4b15      	ldr	r3, [pc, #84]	@ (800634c <MX_I2C2_Init+0x74>)
 80062f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80062fa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80062fc:	4b13      	ldr	r3, [pc, #76]	@ (800634c <MX_I2C2_Init+0x74>)
 80062fe:	2200      	movs	r2, #0
 8006300:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8006302:	4b12      	ldr	r3, [pc, #72]	@ (800634c <MX_I2C2_Init+0x74>)
 8006304:	2200      	movs	r2, #0
 8006306:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006308:	4b10      	ldr	r3, [pc, #64]	@ (800634c <MX_I2C2_Init+0x74>)
 800630a:	2200      	movs	r2, #0
 800630c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800630e:	4b0f      	ldr	r3, [pc, #60]	@ (800634c <MX_I2C2_Init+0x74>)
 8006310:	2200      	movs	r2, #0
 8006312:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006314:	480d      	ldr	r0, [pc, #52]	@ (800634c <MX_I2C2_Init+0x74>)
 8006316:	f001 f929 	bl	800756c <HAL_I2C_Init>
 800631a:	4603      	mov	r3, r0
 800631c:	2b00      	cmp	r3, #0
 800631e:	d001      	beq.n	8006324 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8006320:	f000 fb6c 	bl	80069fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8006324:	2100      	movs	r1, #0
 8006326:	4809      	ldr	r0, [pc, #36]	@ (800634c <MX_I2C2_Init+0x74>)
 8006328:	f002 fa72 	bl	8008810 <HAL_I2CEx_ConfigAnalogFilter>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d001      	beq.n	8006336 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8006332:	f000 fb63 	bl	80069fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8006336:	2100      	movs	r1, #0
 8006338:	4804      	ldr	r0, [pc, #16]	@ (800634c <MX_I2C2_Init+0x74>)
 800633a:	f002 faa5 	bl	8008888 <HAL_I2CEx_ConfigDigitalFilter>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d001      	beq.n	8006348 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8006344:	f000 fb5a 	bl	80069fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8006348:	bf00      	nop
 800634a:	bd80      	pop	{r7, pc}
 800634c:	20000d74 	.word	0x20000d74
 8006350:	40005800 	.word	0x40005800
 8006354:	00061a80 	.word	0x00061a80

08006358 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800635c:	4b1b      	ldr	r3, [pc, #108]	@ (80063cc <MX_I2C3_Init+0x74>)
 800635e:	4a1c      	ldr	r2, [pc, #112]	@ (80063d0 <MX_I2C3_Init+0x78>)
 8006360:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8006362:	4b1a      	ldr	r3, [pc, #104]	@ (80063cc <MX_I2C3_Init+0x74>)
 8006364:	4a1b      	ldr	r2, [pc, #108]	@ (80063d4 <MX_I2C3_Init+0x7c>)
 8006366:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006368:	4b18      	ldr	r3, [pc, #96]	@ (80063cc <MX_I2C3_Init+0x74>)
 800636a:	2200      	movs	r2, #0
 800636c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800636e:	4b17      	ldr	r3, [pc, #92]	@ (80063cc <MX_I2C3_Init+0x74>)
 8006370:	2200      	movs	r2, #0
 8006372:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006374:	4b15      	ldr	r3, [pc, #84]	@ (80063cc <MX_I2C3_Init+0x74>)
 8006376:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800637a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800637c:	4b13      	ldr	r3, [pc, #76]	@ (80063cc <MX_I2C3_Init+0x74>)
 800637e:	2200      	movs	r2, #0
 8006380:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8006382:	4b12      	ldr	r3, [pc, #72]	@ (80063cc <MX_I2C3_Init+0x74>)
 8006384:	2200      	movs	r2, #0
 8006386:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006388:	4b10      	ldr	r3, [pc, #64]	@ (80063cc <MX_I2C3_Init+0x74>)
 800638a:	2200      	movs	r2, #0
 800638c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800638e:	4b0f      	ldr	r3, [pc, #60]	@ (80063cc <MX_I2C3_Init+0x74>)
 8006390:	2200      	movs	r2, #0
 8006392:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8006394:	480d      	ldr	r0, [pc, #52]	@ (80063cc <MX_I2C3_Init+0x74>)
 8006396:	f001 f8e9 	bl	800756c <HAL_I2C_Init>
 800639a:	4603      	mov	r3, r0
 800639c:	2b00      	cmp	r3, #0
 800639e:	d001      	beq.n	80063a4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80063a0:	f000 fb2c 	bl	80069fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80063a4:	2100      	movs	r1, #0
 80063a6:	4809      	ldr	r0, [pc, #36]	@ (80063cc <MX_I2C3_Init+0x74>)
 80063a8:	f002 fa32 	bl	8008810 <HAL_I2CEx_ConfigAnalogFilter>
 80063ac:	4603      	mov	r3, r0
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d001      	beq.n	80063b6 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80063b2:	f000 fb23 	bl	80069fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80063b6:	2100      	movs	r1, #0
 80063b8:	4804      	ldr	r0, [pc, #16]	@ (80063cc <MX_I2C3_Init+0x74>)
 80063ba:	f002 fa65 	bl	8008888 <HAL_I2CEx_ConfigDigitalFilter>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d001      	beq.n	80063c8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80063c4:	f000 fb1a 	bl	80069fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80063c8:	bf00      	nop
 80063ca:	bd80      	pop	{r7, pc}
 80063cc:	20000dc8 	.word	0x20000dc8
 80063d0:	40005c00 	.word	0x40005c00
 80063d4:	00061a80 	.word	0x00061a80

080063d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80063dc:	4b17      	ldr	r3, [pc, #92]	@ (800643c <MX_SPI1_Init+0x64>)
 80063de:	4a18      	ldr	r2, [pc, #96]	@ (8006440 <MX_SPI1_Init+0x68>)
 80063e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80063e2:	4b16      	ldr	r3, [pc, #88]	@ (800643c <MX_SPI1_Init+0x64>)
 80063e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80063e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80063ea:	4b14      	ldr	r3, [pc, #80]	@ (800643c <MX_SPI1_Init+0x64>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80063f0:	4b12      	ldr	r3, [pc, #72]	@ (800643c <MX_SPI1_Init+0x64>)
 80063f2:	2200      	movs	r2, #0
 80063f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80063f6:	4b11      	ldr	r3, [pc, #68]	@ (800643c <MX_SPI1_Init+0x64>)
 80063f8:	2200      	movs	r2, #0
 80063fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80063fc:	4b0f      	ldr	r3, [pc, #60]	@ (800643c <MX_SPI1_Init+0x64>)
 80063fe:	2201      	movs	r2, #1
 8006400:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006402:	4b0e      	ldr	r3, [pc, #56]	@ (800643c <MX_SPI1_Init+0x64>)
 8006404:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006408:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800640a:	4b0c      	ldr	r3, [pc, #48]	@ (800643c <MX_SPI1_Init+0x64>)
 800640c:	2228      	movs	r2, #40	@ 0x28
 800640e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006410:	4b0a      	ldr	r3, [pc, #40]	@ (800643c <MX_SPI1_Init+0x64>)
 8006412:	2200      	movs	r2, #0
 8006414:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006416:	4b09      	ldr	r3, [pc, #36]	@ (800643c <MX_SPI1_Init+0x64>)
 8006418:	2200      	movs	r2, #0
 800641a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800641c:	4b07      	ldr	r3, [pc, #28]	@ (800643c <MX_SPI1_Init+0x64>)
 800641e:	2200      	movs	r2, #0
 8006420:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8006422:	4b06      	ldr	r3, [pc, #24]	@ (800643c <MX_SPI1_Init+0x64>)
 8006424:	220a      	movs	r2, #10
 8006426:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006428:	4804      	ldr	r0, [pc, #16]	@ (800643c <MX_SPI1_Init+0x64>)
 800642a:	f002 ff01 	bl	8009230 <HAL_SPI_Init>
 800642e:	4603      	mov	r3, r0
 8006430:	2b00      	cmp	r3, #0
 8006432:	d001      	beq.n	8006438 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8006434:	f000 fae2 	bl	80069fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006438:	bf00      	nop
 800643a:	bd80      	pop	{r7, pc}
 800643c:	20000e1c 	.word	0x20000e1c
 8006440:	40013000 	.word	0x40013000

08006444 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006448:	4b17      	ldr	r3, [pc, #92]	@ (80064a8 <MX_SPI2_Init+0x64>)
 800644a:	4a18      	ldr	r2, [pc, #96]	@ (80064ac <MX_SPI2_Init+0x68>)
 800644c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800644e:	4b16      	ldr	r3, [pc, #88]	@ (80064a8 <MX_SPI2_Init+0x64>)
 8006450:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006454:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006456:	4b14      	ldr	r3, [pc, #80]	@ (80064a8 <MX_SPI2_Init+0x64>)
 8006458:	2200      	movs	r2, #0
 800645a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800645c:	4b12      	ldr	r3, [pc, #72]	@ (80064a8 <MX_SPI2_Init+0x64>)
 800645e:	2200      	movs	r2, #0
 8006460:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006462:	4b11      	ldr	r3, [pc, #68]	@ (80064a8 <MX_SPI2_Init+0x64>)
 8006464:	2200      	movs	r2, #0
 8006466:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006468:	4b0f      	ldr	r3, [pc, #60]	@ (80064a8 <MX_SPI2_Init+0x64>)
 800646a:	2201      	movs	r2, #1
 800646c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800646e:	4b0e      	ldr	r3, [pc, #56]	@ (80064a8 <MX_SPI2_Init+0x64>)
 8006470:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006474:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8006476:	4b0c      	ldr	r3, [pc, #48]	@ (80064a8 <MX_SPI2_Init+0x64>)
 8006478:	2218      	movs	r2, #24
 800647a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800647c:	4b0a      	ldr	r3, [pc, #40]	@ (80064a8 <MX_SPI2_Init+0x64>)
 800647e:	2200      	movs	r2, #0
 8006480:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006482:	4b09      	ldr	r3, [pc, #36]	@ (80064a8 <MX_SPI2_Init+0x64>)
 8006484:	2200      	movs	r2, #0
 8006486:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006488:	4b07      	ldr	r3, [pc, #28]	@ (80064a8 <MX_SPI2_Init+0x64>)
 800648a:	2200      	movs	r2, #0
 800648c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800648e:	4b06      	ldr	r3, [pc, #24]	@ (80064a8 <MX_SPI2_Init+0x64>)
 8006490:	220a      	movs	r2, #10
 8006492:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006494:	4804      	ldr	r0, [pc, #16]	@ (80064a8 <MX_SPI2_Init+0x64>)
 8006496:	f002 fecb 	bl	8009230 <HAL_SPI_Init>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d001      	beq.n	80064a4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80064a0:	f000 faac 	bl	80069fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80064a4:	bf00      	nop
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	20000e74 	.word	0x20000e74
 80064ac:	40003800 	.word	0x40003800

080064b0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80064b4:	4b17      	ldr	r3, [pc, #92]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064b6:	4a18      	ldr	r2, [pc, #96]	@ (8006518 <MX_SPI3_Init+0x68>)
 80064b8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80064ba:	4b16      	ldr	r3, [pc, #88]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80064c0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80064c2:	4b14      	ldr	r3, [pc, #80]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064c4:	2200      	movs	r2, #0
 80064c6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80064c8:	4b12      	ldr	r3, [pc, #72]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064ca:	2200      	movs	r2, #0
 80064cc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80064ce:	4b11      	ldr	r3, [pc, #68]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064d0:	2200      	movs	r2, #0
 80064d2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80064d4:	4b0f      	ldr	r3, [pc, #60]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80064da:	4b0e      	ldr	r3, [pc, #56]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064e0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80064e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064e4:	2220      	movs	r2, #32
 80064e6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80064e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064ea:	2200      	movs	r2, #0
 80064ec:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80064ee:	4b09      	ldr	r3, [pc, #36]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064f4:	4b07      	ldr	r3, [pc, #28]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80064fa:	4b06      	ldr	r3, [pc, #24]	@ (8006514 <MX_SPI3_Init+0x64>)
 80064fc:	220a      	movs	r2, #10
 80064fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006500:	4804      	ldr	r0, [pc, #16]	@ (8006514 <MX_SPI3_Init+0x64>)
 8006502:	f002 fe95 	bl	8009230 <HAL_SPI_Init>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d001      	beq.n	8006510 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800650c:	f000 fa76 	bl	80069fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8006510:	bf00      	nop
 8006512:	bd80      	pop	{r7, pc}
 8006514:	20000ecc 	.word	0x20000ecc
 8006518:	40003c00 	.word	0x40003c00

0800651c <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8006520:	4b17      	ldr	r3, [pc, #92]	@ (8006580 <MX_SPI4_Init+0x64>)
 8006522:	4a18      	ldr	r2, [pc, #96]	@ (8006584 <MX_SPI4_Init+0x68>)
 8006524:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8006526:	4b16      	ldr	r3, [pc, #88]	@ (8006580 <MX_SPI4_Init+0x64>)
 8006528:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800652c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800652e:	4b14      	ldr	r3, [pc, #80]	@ (8006580 <MX_SPI4_Init+0x64>)
 8006530:	2200      	movs	r2, #0
 8006532:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8006534:	4b12      	ldr	r3, [pc, #72]	@ (8006580 <MX_SPI4_Init+0x64>)
 8006536:	2200      	movs	r2, #0
 8006538:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800653a:	4b11      	ldr	r3, [pc, #68]	@ (8006580 <MX_SPI4_Init+0x64>)
 800653c:	2200      	movs	r2, #0
 800653e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006540:	4b0f      	ldr	r3, [pc, #60]	@ (8006580 <MX_SPI4_Init+0x64>)
 8006542:	2200      	movs	r2, #0
 8006544:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8006546:	4b0e      	ldr	r3, [pc, #56]	@ (8006580 <MX_SPI4_Init+0x64>)
 8006548:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800654c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800654e:	4b0c      	ldr	r3, [pc, #48]	@ (8006580 <MX_SPI4_Init+0x64>)
 8006550:	2228      	movs	r2, #40	@ 0x28
 8006552:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006554:	4b0a      	ldr	r3, [pc, #40]	@ (8006580 <MX_SPI4_Init+0x64>)
 8006556:	2200      	movs	r2, #0
 8006558:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800655a:	4b09      	ldr	r3, [pc, #36]	@ (8006580 <MX_SPI4_Init+0x64>)
 800655c:	2200      	movs	r2, #0
 800655e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006560:	4b07      	ldr	r3, [pc, #28]	@ (8006580 <MX_SPI4_Init+0x64>)
 8006562:	2200      	movs	r2, #0
 8006564:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 8006566:	4b06      	ldr	r3, [pc, #24]	@ (8006580 <MX_SPI4_Init+0x64>)
 8006568:	220a      	movs	r2, #10
 800656a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800656c:	4804      	ldr	r0, [pc, #16]	@ (8006580 <MX_SPI4_Init+0x64>)
 800656e:	f002 fe5f 	bl	8009230 <HAL_SPI_Init>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d001      	beq.n	800657c <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8006578:	f000 fa40 	bl	80069fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800657c:	bf00      	nop
 800657e:	bd80      	pop	{r7, pc}
 8006580:	20000f24 	.word	0x20000f24
 8006584:	40013400 	.word	0x40013400

08006588 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b08e      	sub	sp, #56	@ 0x38
 800658c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800658e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006592:	2200      	movs	r2, #0
 8006594:	601a      	str	r2, [r3, #0]
 8006596:	605a      	str	r2, [r3, #4]
 8006598:	609a      	str	r2, [r3, #8]
 800659a:	60da      	str	r2, [r3, #12]
 800659c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800659e:	2300      	movs	r3, #0
 80065a0:	623b      	str	r3, [r7, #32]
 80065a2:	4bb4      	ldr	r3, [pc, #720]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065a6:	4ab3      	ldr	r2, [pc, #716]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065a8:	f043 0310 	orr.w	r3, r3, #16
 80065ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80065ae:	4bb1      	ldr	r3, [pc, #708]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b2:	f003 0310 	and.w	r3, r3, #16
 80065b6:	623b      	str	r3, [r7, #32]
 80065b8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80065ba:	2300      	movs	r3, #0
 80065bc:	61fb      	str	r3, [r7, #28]
 80065be:	4bad      	ldr	r3, [pc, #692]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065c2:	4aac      	ldr	r2, [pc, #688]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80065ca:	4baa      	ldr	r3, [pc, #680]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065d2:	61fb      	str	r3, [r7, #28]
 80065d4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80065d6:	2300      	movs	r3, #0
 80065d8:	61bb      	str	r3, [r7, #24]
 80065da:	4ba6      	ldr	r3, [pc, #664]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065de:	4aa5      	ldr	r2, [pc, #660]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065e0:	f043 0304 	orr.w	r3, r3, #4
 80065e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80065e6:	4ba3      	ldr	r3, [pc, #652]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ea:	f003 0304 	and.w	r3, r3, #4
 80065ee:	61bb      	str	r3, [r7, #24]
 80065f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80065f2:	2300      	movs	r3, #0
 80065f4:	617b      	str	r3, [r7, #20]
 80065f6:	4b9f      	ldr	r3, [pc, #636]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065fa:	4a9e      	ldr	r2, [pc, #632]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 80065fc:	f043 0320 	orr.w	r3, r3, #32
 8006600:	6313      	str	r3, [r2, #48]	@ 0x30
 8006602:	4b9c      	ldr	r3, [pc, #624]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006606:	f003 0320 	and.w	r3, r3, #32
 800660a:	617b      	str	r3, [r7, #20]
 800660c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800660e:	2300      	movs	r3, #0
 8006610:	613b      	str	r3, [r7, #16]
 8006612:	4b98      	ldr	r3, [pc, #608]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006616:	4a97      	ldr	r2, [pc, #604]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800661c:	6313      	str	r3, [r2, #48]	@ 0x30
 800661e:	4b95      	ldr	r3, [pc, #596]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006626:	613b      	str	r3, [r7, #16]
 8006628:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800662a:	2300      	movs	r3, #0
 800662c:	60fb      	str	r3, [r7, #12]
 800662e:	4b91      	ldr	r3, [pc, #580]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006632:	4a90      	ldr	r2, [pc, #576]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006634:	f043 0301 	orr.w	r3, r3, #1
 8006638:	6313      	str	r3, [r2, #48]	@ 0x30
 800663a:	4b8e      	ldr	r3, [pc, #568]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 800663c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800663e:	f003 0301 	and.w	r3, r3, #1
 8006642:	60fb      	str	r3, [r7, #12]
 8006644:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006646:	2300      	movs	r3, #0
 8006648:	60bb      	str	r3, [r7, #8]
 800664a:	4b8a      	ldr	r3, [pc, #552]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 800664c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800664e:	4a89      	ldr	r2, [pc, #548]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006650:	f043 0302 	orr.w	r3, r3, #2
 8006654:	6313      	str	r3, [r2, #48]	@ 0x30
 8006656:	4b87      	ldr	r3, [pc, #540]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800665a:	f003 0302 	and.w	r3, r3, #2
 800665e:	60bb      	str	r3, [r7, #8]
 8006660:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006662:	2300      	movs	r3, #0
 8006664:	607b      	str	r3, [r7, #4]
 8006666:	4b83      	ldr	r3, [pc, #524]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800666a:	4a82      	ldr	r2, [pc, #520]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 800666c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006670:	6313      	str	r3, [r2, #48]	@ 0x30
 8006672:	4b80      	ldr	r3, [pc, #512]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667a:	607b      	str	r3, [r7, #4]
 800667c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800667e:	2300      	movs	r3, #0
 8006680:	603b      	str	r3, [r7, #0]
 8006682:	4b7c      	ldr	r3, [pc, #496]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006686:	4a7b      	ldr	r2, [pc, #492]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006688:	f043 0308 	orr.w	r3, r3, #8
 800668c:	6313      	str	r3, [r2, #48]	@ 0x30
 800668e:	4b79      	ldr	r3, [pc, #484]	@ (8006874 <MX_GPIO_Init+0x2ec>)
 8006690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006692:	f003 0308 	and.w	r3, r3, #8
 8006696:	603b      	str	r3, [r7, #0]
 8006698:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 800669a:	2201      	movs	r2, #1
 800669c:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 80066a0:	4875      	ldr	r0, [pc, #468]	@ (8006878 <MX_GPIO_Init+0x2f0>)
 80066a2:	f000 ff49 	bl	8007538 <HAL_GPIO_WritePin>
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_06_Pin|CELL12_CS_08_Pin, GPIO_PIN_SET);
 80066a6:	2201      	movs	r2, #1
 80066a8:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80066ac:	4873      	ldr	r0, [pc, #460]	@ (800687c <MX_GPIO_Init+0x2f4>)
 80066ae:	f000 ff43 	bl	8007538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CELL12_CS_07_Pin|CELL12_TEMP_02_LED_Pin|CELL12_TEMP_01_CS_Pin|SPI3_CS_03_Pin
 80066b2:	2201      	movs	r2, #1
 80066b4:	f242 0133 	movw	r1, #8243	@ 0x2033
 80066b8:	4871      	ldr	r0, [pc, #452]	@ (8006880 <MX_GPIO_Init+0x2f8>)
 80066ba:	f000 ff3d 	bl	8007538 <HAL_GPIO_WritePin>
                          |SPI3_CS_02_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, CELL12_CS_09_Pin|CELL12_CS_10_Pin|LED_DC_Y_Pin|LED_DC_G_Pin
 80066be:	2200      	movs	r2, #0
 80066c0:	f44f 614f 	mov.w	r1, #3312	@ 0xcf0
 80066c4:	486d      	ldr	r0, [pc, #436]	@ (800687c <MX_GPIO_Init+0x2f4>)
 80066c6:	f000 ff37 	bl	8007538 <HAL_GPIO_WritePin>
                          |LED_PC_Y_Pin|LED_PC_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CELL12_CS_11_Pin|CELL12_CS_12_Pin|CSU_12_CELLS_Pin|CELL12_TEMP_03_CS_Pin
 80066ca:	2201      	movs	r2, #1
 80066cc:	f64f 5147 	movw	r1, #64839	@ 0xfd47
 80066d0:	486c      	ldr	r0, [pc, #432]	@ (8006884 <MX_GPIO_Init+0x2fc>)
 80066d2:	f000 ff31 	bl	8007538 <HAL_GPIO_WritePin>
                          |CELL12_TEMP_03_LED_Pin|CELL12_TEMP_02_CS_Pin|CELL11_CS_03_Pin|CELL11_CS_04_Pin
                          |CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CELL12_TEMP_01_LED_Pin|GPIO_PIN_1, GPIO_PIN_SET);
 80066d6:	2201      	movs	r2, #1
 80066d8:	2103      	movs	r1, #3
 80066da:	486b      	ldr	r0, [pc, #428]	@ (8006888 <MX_GPIO_Init+0x300>)
 80066dc:	f000 ff2c 	bl	8007538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CELL11_CS_01_Pin|CELL11_CS_02_Pin|CELL11_TEMP_03_CS_Pin|CS_ISOSPI_12_CELLS_Pin, GPIO_PIN_SET);
 80066e0:	2201      	movs	r2, #1
 80066e2:	f648 0103 	movw	r1, #34819	@ 0x8803
 80066e6:	4869      	ldr	r0, [pc, #420]	@ (800688c <MX_GPIO_Init+0x304>)
 80066e8:	f000 ff26 	bl	8007538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CELL11_CS_08_Pin|CELL11_CS_09_Pin, GPIO_PIN_SET);
 80066ec:	2201      	movs	r2, #1
 80066ee:	2103      	movs	r1, #3
 80066f0:	4867      	ldr	r0, [pc, #412]	@ (8006890 <MX_GPIO_Init+0x308>)
 80066f2:	f000 ff21 	bl	8007538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_CS_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_CS_Pin
 80066f6:	2201      	movs	r2, #1
 80066f8:	f44f 51f2 	mov.w	r1, #7744	@ 0x1e40
 80066fc:	4865      	ldr	r0, [pc, #404]	@ (8006894 <MX_GPIO_Init+0x30c>)
 80066fe:	f000 ff1b 	bl	8007538 <HAL_GPIO_WritePin>
                          |CELL11_TEMP_01_LED_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_ISOSPI_11_CELLS_GPIO_Port, CS_ISOSPI_11_CELLS_Pin, GPIO_PIN_SET);
 8006702:	2201      	movs	r2, #1
 8006704:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006708:	4863      	ldr	r0, [pc, #396]	@ (8006898 <MX_GPIO_Init+0x310>)
 800670a:	f000 ff15 	bl	8007538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin|BACKLIGHT_1_Pin|BACKLIGHT_2_Pin
 800670e:	2200      	movs	r2, #0
 8006710:	f24e 013c 	movw	r1, #57404	@ 0xe03c
 8006714:	485e      	ldr	r0, [pc, #376]	@ (8006890 <MX_GPIO_Init+0x308>)
 8006716:	f000 ff0f 	bl	8007538 <HAL_GPIO_WritePin>
                          |LED_09_Pin|LED_04_Pin|LED_08_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_01_Pin|LED_02_Pin, GPIO_PIN_RESET);
 800671a:	2200      	movs	r2, #0
 800671c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8006720:	485c      	ldr	r0, [pc, #368]	@ (8006894 <MX_GPIO_Init+0x30c>)
 8006722:	f000 ff09 	bl	8007538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DISPLAY_CS_Pin|DISPLAY_CSD3_Pin, GPIO_PIN_RESET);
 8006726:	2200      	movs	r2, #0
 8006728:	210c      	movs	r1, #12
 800672a:	485b      	ldr	r0, [pc, #364]	@ (8006898 <MX_GPIO_Init+0x310>)
 800672c:	f000 ff04 	bl	8007538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_03_Pin|LED_07_Pin, GPIO_PIN_RESET);
 8006730:	2200      	movs	r2, #0
 8006732:	2118      	movs	r1, #24
 8006734:	4855      	ldr	r0, [pc, #340]	@ (800688c <MX_GPIO_Init+0x304>)
 8006736:	f000 feff 	bl	8007538 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CELL12_CS_01_Pin CELL12_CS_02_Pin CELL12_CS_03_Pin CELL12_CS_04_Pin
                           CELL12_CS_05_Pin CELL11_CS_10_Pin CELL11_CS_11_Pin CELL11_CS_12_Pin
                           CSU_11_CELLS_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_01_Pin|CELL12_CS_02_Pin|CELL12_CS_03_Pin|CELL12_CS_04_Pin
 800673a:	f240 73fc 	movw	r3, #2044	@ 0x7fc
 800673e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL12_CS_05_Pin|CELL11_CS_10_Pin|CELL11_CS_11_Pin|CELL11_CS_12_Pin
                          |CSU_11_CELLS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006740:	2301      	movs	r3, #1
 8006742:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006744:	2300      	movs	r3, #0
 8006746:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006748:	2300      	movs	r3, #0
 800674a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800674c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006750:	4619      	mov	r1, r3
 8006752:	4849      	ldr	r0, [pc, #292]	@ (8006878 <MX_GPIO_Init+0x2f0>)
 8006754:	f000 fd44 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_06_Pin CELL12_CS_08_Pin CELL12_CS_09_Pin CELL12_CS_10_Pin
                           LED_DC_Y_Pin LED_DC_G_Pin LED_PC_Y_Pin LED_PC_G_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_06_Pin|CELL12_CS_08_Pin|CELL12_CS_09_Pin|CELL12_CS_10_Pin
 8006758:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 800675c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_DC_Y_Pin|LED_DC_G_Pin|LED_PC_Y_Pin|LED_PC_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800675e:	2301      	movs	r3, #1
 8006760:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006762:	2300      	movs	r3, #0
 8006764:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006766:	2300      	movs	r3, #0
 8006768:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800676a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800676e:	4619      	mov	r1, r3
 8006770:	4842      	ldr	r0, [pc, #264]	@ (800687c <MX_GPIO_Init+0x2f4>)
 8006772:	f000 fd35 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_07_Pin SPI3_CS_03_Pin SPI3_CS_02_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_07_Pin|SPI3_CS_03_Pin|SPI3_CS_02_Pin;
 8006776:	f242 0330 	movw	r3, #8240	@ 0x2030
 800677a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800677c:	2301      	movs	r3, #1
 800677e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006780:	2300      	movs	r3, #0
 8006782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006784:	2300      	movs	r3, #0
 8006786:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006788:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800678c:	4619      	mov	r1, r3
 800678e:	483c      	ldr	r0, [pc, #240]	@ (8006880 <MX_GPIO_Init+0x2f8>)
 8006790:	f000 fd26 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_CS_11_Pin CELL12_CS_12_Pin CELL11_CS_03_Pin CELL11_CS_04_Pin
                           CELL11_CS_05_Pin CELL11_CS_06_Pin CELL11_CS_07_Pin */
  GPIO_InitStruct.Pin = CELL12_CS_11_Pin|CELL12_CS_12_Pin|CELL11_CS_03_Pin|CELL11_CS_04_Pin
 8006794:	f64f 0303 	movw	r3, #63491	@ 0xf803
 8006798:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CELL11_CS_05_Pin|CELL11_CS_06_Pin|CELL11_CS_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800679a:	2301      	movs	r3, #1
 800679c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800679e:	2300      	movs	r3, #0
 80067a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067a2:	2300      	movs	r3, #0
 80067a4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80067a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067aa:	4619      	mov	r1, r3
 80067ac:	4835      	ldr	r0, [pc, #212]	@ (8006884 <MX_GPIO_Init+0x2fc>)
 80067ae:	f000 fd17 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSU_12_CELLS_Pin */
  GPIO_InitStruct.Pin = CSU_12_CELLS_Pin;
 80067b2:	2304      	movs	r3, #4
 80067b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80067b6:	2301      	movs	r3, #1
 80067b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067ba:	2300      	movs	r3, #0
 80067bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80067be:	2302      	movs	r3, #2
 80067c0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CSU_12_CELLS_GPIO_Port, &GPIO_InitStruct);
 80067c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067c6:	4619      	mov	r1, r3
 80067c8:	482e      	ldr	r0, [pc, #184]	@ (8006884 <MX_GPIO_Init+0x2fc>)
 80067ca:	f000 fd09 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL12_TEMP_03_CS_Pin CELL12_TEMP_02_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_CS_Pin|CELL12_TEMP_02_CS_Pin;
 80067ce:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 80067d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80067d4:	2301      	movs	r3, #1
 80067d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80067d8:	2301      	movs	r3, #1
 80067da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80067dc:	2303      	movs	r3, #3
 80067de:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80067e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067e4:	4619      	mov	r1, r3
 80067e6:	4827      	ldr	r0, [pc, #156]	@ (8006884 <MX_GPIO_Init+0x2fc>)
 80067e8:	f000 fcfa 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_03_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_03_LED_Pin;
 80067ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80067f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80067f2:	2301      	movs	r3, #1
 80067f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80067f6:	2302      	movs	r3, #2
 80067f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80067fa:	2303      	movs	r3, #3
 80067fc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_03_LED_GPIO_Port, &GPIO_InitStruct);
 80067fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006802:	4619      	mov	r1, r3
 8006804:	481f      	ldr	r0, [pc, #124]	@ (8006884 <MX_GPIO_Init+0x2fc>)
 8006806:	f000 fceb 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_02_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_02_LED_Pin;
 800680a:	2301      	movs	r3, #1
 800680c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800680e:	2301      	movs	r3, #1
 8006810:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006812:	2302      	movs	r3, #2
 8006814:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006816:	2303      	movs	r3, #3
 8006818:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_02_LED_GPIO_Port, &GPIO_InitStruct);
 800681a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800681e:	4619      	mov	r1, r3
 8006820:	4817      	ldr	r0, [pc, #92]	@ (8006880 <MX_GPIO_Init+0x2f8>)
 8006822:	f000 fcdd 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_CS_Pin;
 8006826:	2302      	movs	r3, #2
 8006828:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800682a:	2301      	movs	r3, #1
 800682c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800682e:	2301      	movs	r3, #1
 8006830:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006832:	2303      	movs	r3, #3
 8006834:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_CS_GPIO_Port, &GPIO_InitStruct);
 8006836:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800683a:	4619      	mov	r1, r3
 800683c:	4810      	ldr	r0, [pc, #64]	@ (8006880 <MX_GPIO_Init+0x2f8>)
 800683e:	f000 fccf 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL12_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL12_TEMP_01_LED_Pin;
 8006842:	2301      	movs	r3, #1
 8006844:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006846:	2301      	movs	r3, #1
 8006848:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800684a:	2302      	movs	r3, #2
 800684c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800684e:	2303      	movs	r3, #3
 8006850:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL12_TEMP_01_LED_GPIO_Port, &GPIO_InitStruct);
 8006852:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006856:	4619      	mov	r1, r3
 8006858:	480b      	ldr	r0, [pc, #44]	@ (8006888 <MX_GPIO_Init+0x300>)
 800685a:	f000 fcc1 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800685e:	2302      	movs	r3, #2
 8006860:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006862:	2301      	movs	r3, #1
 8006864:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006866:	2300      	movs	r3, #0
 8006868:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800686a:	2302      	movs	r3, #2
 800686c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800686e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006872:	e013      	b.n	800689c <MX_GPIO_Init+0x314>
 8006874:	40023800 	.word	0x40023800
 8006878:	40021000 	.word	0x40021000
 800687c:	40022000 	.word	0x40022000
 8006880:	40020800 	.word	0x40020800
 8006884:	40021400 	.word	0x40021400
 8006888:	40020000 	.word	0x40020000
 800688c:	40020400 	.word	0x40020400
 8006890:	40021800 	.word	0x40021800
 8006894:	40021c00 	.word	0x40021c00
 8006898:	40020c00 	.word	0x40020c00
 800689c:	4619      	mov	r1, r3
 800689e:	4838      	ldr	r0, [pc, #224]	@ (8006980 <MX_GPIO_Init+0x3f8>)
 80068a0:	f000 fc9e 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_01_Pin CELL11_CS_02_Pin CS_ISOSPI_12_CELLS_Pin LED_03_Pin
                           LED_07_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_01_Pin|CELL11_CS_02_Pin|CS_ISOSPI_12_CELLS_Pin|LED_03_Pin
 80068a4:	f248 031b 	movw	r3, #32795	@ 0x801b
 80068a8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_07_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80068aa:	2301      	movs	r3, #1
 80068ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068ae:	2300      	movs	r3, #0
 80068b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068b2:	2300      	movs	r3, #0
 80068b4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80068b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068ba:	4619      	mov	r1, r3
 80068bc:	4831      	ldr	r0, [pc, #196]	@ (8006984 <MX_GPIO_Init+0x3fc>)
 80068be:	f000 fc8f 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_CS_08_Pin CELL11_CS_09_Pin DISPLAY_IO_1_Pin DISPLAY_IO_2_Pin
                           BACKLIGHT_1_Pin BACKLIGHT_2_Pin LED_09_Pin LED_04_Pin
                           LED_08_Pin */
  GPIO_InitStruct.Pin = CELL11_CS_08_Pin|CELL11_CS_09_Pin|DISPLAY_IO_1_Pin|DISPLAY_IO_2_Pin
 80068c2:	f24e 033f 	movw	r3, #57407	@ 0xe03f
 80068c6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BACKLIGHT_1_Pin|BACKLIGHT_2_Pin|LED_09_Pin|LED_04_Pin
                          |LED_08_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80068c8:	2301      	movs	r3, #1
 80068ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068cc:	2300      	movs	r3, #0
 80068ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068d0:	2300      	movs	r3, #0
 80068d2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80068d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068d8:	4619      	mov	r1, r3
 80068da:	482b      	ldr	r0, [pc, #172]	@ (8006988 <MX_GPIO_Init+0x400>)
 80068dc:	f000 fc80 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CELL11_TEMP_03_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_CS_Pin;
 80068e0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80068e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80068e6:	2301      	movs	r3, #1
 80068e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80068ea:	2301      	movs	r3, #1
 80068ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80068ee:	2303      	movs	r3, #3
 80068f0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CELL11_TEMP_03_CS_GPIO_Port, &GPIO_InitStruct);
 80068f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068f6:	4619      	mov	r1, r3
 80068f8:	4822      	ldr	r0, [pc, #136]	@ (8006984 <MX_GPIO_Init+0x3fc>)
 80068fa:	f000 fc71 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_03_LED_Pin CELL11_TEMP_02_LED_Pin CELL11_TEMP_01_LED_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_03_LED_Pin|CELL11_TEMP_02_LED_Pin|CELL11_TEMP_01_LED_Pin;
 80068fe:	f44f 53a2 	mov.w	r3, #5184	@ 0x1440
 8006902:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006904:	2301      	movs	r3, #1
 8006906:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006908:	2302      	movs	r3, #2
 800690a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800690c:	2303      	movs	r3, #3
 800690e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006910:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006914:	4619      	mov	r1, r3
 8006916:	481d      	ldr	r0, [pc, #116]	@ (800698c <MX_GPIO_Init+0x404>)
 8006918:	f000 fc62 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CELL11_TEMP_02_CS_Pin CELL11_TEMP_01_CS_Pin */
  GPIO_InitStruct.Pin = CELL11_TEMP_02_CS_Pin|CELL11_TEMP_01_CS_Pin;
 800691c:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8006920:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006922:	2301      	movs	r3, #1
 8006924:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006926:	2301      	movs	r3, #1
 8006928:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800692a:	2303      	movs	r3, #3
 800692c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800692e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006932:	4619      	mov	r1, r3
 8006934:	4815      	ldr	r0, [pc, #84]	@ (800698c <MX_GPIO_Init+0x404>)
 8006936:	f000 fc53 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_ISOSPI_11_CELLS_Pin DISPLAY_CS_Pin DISPLAY_CSD3_Pin */
  GPIO_InitStruct.Pin = CS_ISOSPI_11_CELLS_Pin|DISPLAY_CS_Pin|DISPLAY_CSD3_Pin;
 800693a:	f240 430c 	movw	r3, #1036	@ 0x40c
 800693e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006940:	2301      	movs	r3, #1
 8006942:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006944:	2300      	movs	r3, #0
 8006946:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006948:	2300      	movs	r3, #0
 800694a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800694c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006950:	4619      	mov	r1, r3
 8006952:	480f      	ldr	r0, [pc, #60]	@ (8006990 <MX_GPIO_Init+0x408>)
 8006954:	f000 fc44 	bl	80071e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_01_Pin LED_02_Pin */
  GPIO_InitStruct.Pin = LED_01_Pin|LED_02_Pin;
 8006958:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800695c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800695e:	2301      	movs	r3, #1
 8006960:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006962:	2300      	movs	r3, #0
 8006964:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006966:	2300      	movs	r3, #0
 8006968:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800696a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800696e:	4619      	mov	r1, r3
 8006970:	4806      	ldr	r0, [pc, #24]	@ (800698c <MX_GPIO_Init+0x404>)
 8006972:	f000 fc35 	bl	80071e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8006976:	bf00      	nop
 8006978:	3738      	adds	r7, #56	@ 0x38
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	40020000 	.word	0x40020000
 8006984:	40020400 	.word	0x40020400
 8006988:	40021800 	.word	0x40021800
 800698c:	40021c00 	.word	0x40021c00
 8006990:	40020c00 	.word	0x40020c00

08006994 <Scan_I2C_Bus>:

/* USER CODE BEGIN 4 */

void Scan_I2C_Bus(void)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	af00      	add	r7, sp, #0

      /* Declare the address variable */

    /* Iterate over the possible 7-bit IC addresses (1 to 127) */
    for (address = 1U; address < 128U; address++)
 8006998:	4b15      	ldr	r3, [pc, #84]	@ (80069f0 <Scan_I2C_Bus+0x5c>)
 800699a:	2201      	movs	r2, #1
 800699c:	701a      	strb	r2, [r3, #0]
 800699e:	e01f      	b.n	80069e0 <Scan_I2C_Bus+0x4c>
    {
        /* Check if a device is ready at this address
         * The address is left-shifted by 1 as HAL_I2C_IsDeviceReady expects the 7-bit address in the upper bits.
         */
        result = HAL_I2C_IsDeviceReady(&hi2c2, (address << 1), 1U, 10U);
 80069a0:	4b13      	ldr	r3, [pc, #76]	@ (80069f0 <Scan_I2C_Bus+0x5c>)
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	005b      	lsls	r3, r3, #1
 80069a6:	b299      	uxth	r1, r3
 80069a8:	230a      	movs	r3, #10
 80069aa:	2201      	movs	r2, #1
 80069ac:	4811      	ldr	r0, [pc, #68]	@ (80069f4 <Scan_I2C_Bus+0x60>)
 80069ae:	f001 fa4d 	bl	8007e4c <HAL_I2C_IsDeviceReady>
 80069b2:	4603      	mov	r3, r0
 80069b4:	461a      	mov	r2, r3
 80069b6:	4b10      	ldr	r3, [pc, #64]	@ (80069f8 <Scan_I2C_Bus+0x64>)
 80069b8:	701a      	strb	r2, [r3, #0]

        if (result == HAL_OK)
 80069ba:	4b0f      	ldr	r3, [pc, #60]	@ (80069f8 <Scan_I2C_Bus+0x64>)
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d108      	bne.n	80069d4 <Scan_I2C_Bus+0x40>
        {
            /* Display the detected address (your Display_Address function should handle this)
             * For example, this could light up LEDs or update an LCD.
             */
            Display_Address(address);
 80069c2:	4b0b      	ldr	r3, [pc, #44]	@ (80069f0 <Scan_I2C_Bus+0x5c>)
 80069c4:	781b      	ldrb	r3, [r3, #0]
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7fd fef2 	bl	80047b0 <Display_Address>
            HAL_Delay(1000U);  /* Display the address for 1 second */
 80069cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80069d0:	f000 fafc 	bl	8006fcc <HAL_Delay>
    for (address = 1U; address < 128U; address++)
 80069d4:	4b06      	ldr	r3, [pc, #24]	@ (80069f0 <Scan_I2C_Bus+0x5c>)
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	3301      	adds	r3, #1
 80069da:	b2da      	uxtb	r2, r3
 80069dc:	4b04      	ldr	r3, [pc, #16]	@ (80069f0 <Scan_I2C_Bus+0x5c>)
 80069de:	701a      	strb	r2, [r3, #0]
 80069e0:	4b03      	ldr	r3, [pc, #12]	@ (80069f0 <Scan_I2C_Bus+0x5c>)
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	b25b      	sxtb	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	dada      	bge.n	80069a0 <Scan_I2C_Bus+0xc>
        }
    }
}
 80069ea:	bf00      	nop
 80069ec:	bf00      	nop
 80069ee:	bd80      	pop	{r7, pc}
 80069f0:	20000ca0 	.word	0x20000ca0
 80069f4:	20000d74 	.word	0x20000d74
 80069f8:	20000ca1 	.word	0x20000ca1

080069fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80069fc:	b480      	push	{r7}
 80069fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006a00:	b672      	cpsid	i
}
 8006a02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006a04:	bf00      	nop
 8006a06:	e7fd      	b.n	8006a04 <Error_Handler+0x8>

08006a08 <mcu_spiInit>:



/********* MCU SPECIFIC SPI CODE STARTS HERE **********/
void mcu_spiInit(uint8_t busId)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	4603      	mov	r3, r0
 8006a10:	71fb      	strb	r3, [r7, #7]
    /* Add MCU specific init necessary for I2C to be used */




}
 8006a12:	bf00      	nop
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr
	...

08006a20 <mcu_spiTransfer>:

uint8_t mcu_spiTransfer(uint8_t busId, uint8_t csGPIOId, uint8_t count, uint8_t* txBuf, uint8_t* rxBuf)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b086      	sub	sp, #24
 8006a24:	af02      	add	r7, sp, #8
 8006a26:	603b      	str	r3, [r7, #0]
 8006a28:	4603      	mov	r3, r0
 8006a2a:	71fb      	strb	r3, [r7, #7]
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	71bb      	strb	r3, [r7, #6]
 8006a30:	4613      	mov	r3, r2
 8006a32:	717b      	strb	r3, [r7, #5]
    /*
     *  Add MCU specific SPI read/write code here.
     */

    SPI_HandleTypeDef *hspi = NULL; // Declare local SPI handle variable
 8006a34:	2300      	movs	r3, #0
 8006a36:	60fb      	str	r3, [r7, #12]

    // Select the SPI handle based on the busId value
    if(busId == 0)
 8006a38:	79fb      	ldrb	r3, [r7, #7]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d102      	bne.n	8006a44 <mcu_spiTransfer+0x24>
    {
        hspi = &hspi1;  // Map busId 0 to SPI1
 8006a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8006a7c <mcu_spiTransfer+0x5c>)
 8006a40:	60fb      	str	r3, [r7, #12]
 8006a42:	e007      	b.n	8006a54 <mcu_spiTransfer+0x34>
    }
    else if(busId == 1)
 8006a44:	79fb      	ldrb	r3, [r7, #7]
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d102      	bne.n	8006a50 <mcu_spiTransfer+0x30>
    {
        hspi = &hspi2;  // Map busId 1 to SPI2
 8006a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a80 <mcu_spiTransfer+0x60>)
 8006a4c:	60fb      	str	r3, [r7, #12]
 8006a4e:	e001      	b.n	8006a54 <mcu_spiTransfer+0x34>
    }
    else
    {
        // Invalid bus id, return error
        return 1;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e00f      	b.n	8006a74 <mcu_spiTransfer+0x54>
    }
//    HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY);
    // Perform the SPI transfer using the selected SPI handle
    if (HAL_SPI_TransmitReceive(hspi, txBuf, rxBuf, count, HAL_MAX_DELAY) != HAL_OK)
 8006a54:	797b      	ldrb	r3, [r7, #5]
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	f04f 32ff 	mov.w	r2, #4294967295
 8006a5c:	9200      	str	r2, [sp, #0]
 8006a5e:	69ba      	ldr	r2, [r7, #24]
 8006a60:	6839      	ldr	r1, [r7, #0]
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f002 feca 	bl	80097fc <HAL_SPI_TransmitReceive>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d001      	beq.n	8006a72 <mcu_spiTransfer+0x52>
    {
        return 1; // SPI transaction failed
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e000      	b.n	8006a74 <mcu_spiTransfer+0x54>
    }
    return 0; // Transaction successful
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3710      	adds	r7, #16
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	20000e1c 	.word	0x20000e1c
 8006a80:	20000e74 	.word	0x20000e74

08006a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	607b      	str	r3, [r7, #4]
 8006a8e:	4b10      	ldr	r3, [pc, #64]	@ (8006ad0 <HAL_MspInit+0x4c>)
 8006a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a92:	4a0f      	ldr	r2, [pc, #60]	@ (8006ad0 <HAL_MspInit+0x4c>)
 8006a94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a98:	6453      	str	r3, [r2, #68]	@ 0x44
 8006a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ad0 <HAL_MspInit+0x4c>)
 8006a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006aa2:	607b      	str	r3, [r7, #4]
 8006aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	603b      	str	r3, [r7, #0]
 8006aaa:	4b09      	ldr	r3, [pc, #36]	@ (8006ad0 <HAL_MspInit+0x4c>)
 8006aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aae:	4a08      	ldr	r2, [pc, #32]	@ (8006ad0 <HAL_MspInit+0x4c>)
 8006ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ab4:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ab6:	4b06      	ldr	r3, [pc, #24]	@ (8006ad0 <HAL_MspInit+0x4c>)
 8006ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006abe:	603b      	str	r3, [r7, #0]
 8006ac0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006ac2:	bf00      	nop
 8006ac4:	370c      	adds	r7, #12
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	40023800 	.word	0x40023800

08006ad4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b08c      	sub	sp, #48	@ 0x30
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006adc:	f107 031c 	add.w	r3, r7, #28
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	601a      	str	r2, [r3, #0]
 8006ae4:	605a      	str	r2, [r3, #4]
 8006ae6:	609a      	str	r2, [r3, #8]
 8006ae8:	60da      	str	r2, [r3, #12]
 8006aea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a32      	ldr	r2, [pc, #200]	@ (8006bbc <HAL_I2C_MspInit+0xe8>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d12c      	bne.n	8006b50 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006af6:	2300      	movs	r3, #0
 8006af8:	61bb      	str	r3, [r7, #24]
 8006afa:	4b31      	ldr	r3, [pc, #196]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006afe:	4a30      	ldr	r2, [pc, #192]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006b00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8006b06:	4b2e      	ldr	r3, [pc, #184]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b0e:	61bb      	str	r3, [r7, #24]
 8006b10:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006b12:	2330      	movs	r3, #48	@ 0x30
 8006b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006b16:	2312      	movs	r3, #18
 8006b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006b22:	2304      	movs	r3, #4
 8006b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006b26:	f107 031c 	add.w	r3, r7, #28
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	4825      	ldr	r0, [pc, #148]	@ (8006bc4 <HAL_I2C_MspInit+0xf0>)
 8006b2e:	f000 fb57 	bl	80071e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006b32:	2300      	movs	r3, #0
 8006b34:	617b      	str	r3, [r7, #20]
 8006b36:	4b22      	ldr	r3, [pc, #136]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b3a:	4a21      	ldr	r2, [pc, #132]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006b3c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006b40:	6413      	str	r3, [r2, #64]	@ 0x40
 8006b42:	4b1f      	ldr	r3, [pc, #124]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b4a:	617b      	str	r3, [r7, #20]
 8006b4c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8006b4e:	e031      	b.n	8006bb4 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C3)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a1c      	ldr	r2, [pc, #112]	@ (8006bc8 <HAL_I2C_MspInit+0xf4>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d12c      	bne.n	8006bb4 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	613b      	str	r3, [r7, #16]
 8006b5e:	4b18      	ldr	r3, [pc, #96]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b62:	4a17      	ldr	r2, [pc, #92]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006b64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8006b6a:	4b15      	ldr	r3, [pc, #84]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b72:	613b      	str	r3, [r7, #16]
 8006b74:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8006b76:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8006b7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006b7c:	2312      	movs	r3, #18
 8006b7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b80:	2300      	movs	r3, #0
 8006b82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b84:	2303      	movs	r3, #3
 8006b86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8006b88:	2304      	movs	r3, #4
 8006b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006b8c:	f107 031c 	add.w	r3, r7, #28
 8006b90:	4619      	mov	r1, r3
 8006b92:	480c      	ldr	r0, [pc, #48]	@ (8006bc4 <HAL_I2C_MspInit+0xf0>)
 8006b94:	f000 fb24 	bl	80071e0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8006b98:	2300      	movs	r3, #0
 8006b9a:	60fb      	str	r3, [r7, #12]
 8006b9c:	4b08      	ldr	r3, [pc, #32]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ba0:	4a07      	ldr	r2, [pc, #28]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006ba2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006ba6:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ba8:	4b05      	ldr	r3, [pc, #20]	@ (8006bc0 <HAL_I2C_MspInit+0xec>)
 8006baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bb0:	60fb      	str	r3, [r7, #12]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
}
 8006bb4:	bf00      	nop
 8006bb6:	3730      	adds	r7, #48	@ 0x30
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	40005800 	.word	0x40005800
 8006bc0:	40023800 	.word	0x40023800
 8006bc4:	40021c00 	.word	0x40021c00
 8006bc8:	40005c00 	.word	0x40005c00

08006bcc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b090      	sub	sp, #64	@ 0x40
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bd4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006bd8:	2200      	movs	r2, #0
 8006bda:	601a      	str	r2, [r3, #0]
 8006bdc:	605a      	str	r2, [r3, #4]
 8006bde:	609a      	str	r2, [r3, #8]
 8006be0:	60da      	str	r2, [r3, #12]
 8006be2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a65      	ldr	r2, [pc, #404]	@ (8006d80 <HAL_SPI_MspInit+0x1b4>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d12c      	bne.n	8006c48 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006bee:	2300      	movs	r3, #0
 8006bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bf2:	4b64      	ldr	r3, [pc, #400]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bf6:	4a63      	ldr	r2, [pc, #396]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006bf8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006bfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8006bfe:	4b61      	ldr	r3, [pc, #388]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c0e:	4b5d      	ldr	r3, [pc, #372]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c12:	4a5c      	ldr	r2, [pc, #368]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006c14:	f043 0301 	orr.w	r3, r3, #1
 8006c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8006c1a:	4b5a      	ldr	r3, [pc, #360]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c1e:	f003 0301 	and.w	r3, r3, #1
 8006c22:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006c26:	23e0      	movs	r3, #224	@ 0xe0
 8006c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c2a:	2302      	movs	r3, #2
 8006c2c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c32:	2303      	movs	r3, #3
 8006c34:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006c36:	2305      	movs	r3, #5
 8006c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006c3e:	4619      	mov	r1, r3
 8006c40:	4851      	ldr	r0, [pc, #324]	@ (8006d88 <HAL_SPI_MspInit+0x1bc>)
 8006c42:	f000 facd 	bl	80071e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8006c46:	e096      	b.n	8006d76 <HAL_SPI_MspInit+0x1aa>
  else if(hspi->Instance==SPI2)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a4f      	ldr	r2, [pc, #316]	@ (8006d8c <HAL_SPI_MspInit+0x1c0>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d12c      	bne.n	8006cac <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006c52:	2300      	movs	r3, #0
 8006c54:	623b      	str	r3, [r7, #32]
 8006c56:	4b4b      	ldr	r3, [pc, #300]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c5a:	4a4a      	ldr	r2, [pc, #296]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006c5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c60:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c62:	4b48      	ldr	r3, [pc, #288]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c6a:	623b      	str	r3, [r7, #32]
 8006c6c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006c6e:	2300      	movs	r3, #0
 8006c70:	61fb      	str	r3, [r7, #28]
 8006c72:	4b44      	ldr	r3, [pc, #272]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c76:	4a43      	ldr	r2, [pc, #268]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8006c7e:	4b41      	ldr	r3, [pc, #260]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c86:	61fb      	str	r3, [r7, #28]
 8006c88:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006c8a:	230e      	movs	r3, #14
 8006c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c8e:	2302      	movs	r3, #2
 8006c90:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c92:	2300      	movs	r3, #0
 8006c94:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c96:	2303      	movs	r3, #3
 8006c98:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006c9a:	2305      	movs	r3, #5
 8006c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006c9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	483a      	ldr	r0, [pc, #232]	@ (8006d90 <HAL_SPI_MspInit+0x1c4>)
 8006ca6:	f000 fa9b 	bl	80071e0 <HAL_GPIO_Init>
}
 8006caa:	e064      	b.n	8006d76 <HAL_SPI_MspInit+0x1aa>
  else if(hspi->Instance==SPI3)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a38      	ldr	r2, [pc, #224]	@ (8006d94 <HAL_SPI_MspInit+0x1c8>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d12d      	bne.n	8006d12 <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	61bb      	str	r3, [r7, #24]
 8006cba:	4b32      	ldr	r3, [pc, #200]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cbe:	4a31      	ldr	r2, [pc, #196]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006cc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8006cc6:	4b2f      	ldr	r3, [pc, #188]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cce:	61bb      	str	r3, [r7, #24]
 8006cd0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	617b      	str	r3, [r7, #20]
 8006cd6:	4b2b      	ldr	r3, [pc, #172]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cda:	4a2a      	ldr	r2, [pc, #168]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006cdc:	f043 0304 	orr.w	r3, r3, #4
 8006ce0:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ce2:	4b28      	ldr	r3, [pc, #160]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ce6:	f003 0304 	and.w	r3, r3, #4
 8006cea:	617b      	str	r3, [r7, #20]
 8006cec:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8006cee:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8006cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006d00:	2306      	movs	r3, #6
 8006d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006d08:	4619      	mov	r1, r3
 8006d0a:	4823      	ldr	r0, [pc, #140]	@ (8006d98 <HAL_SPI_MspInit+0x1cc>)
 8006d0c:	f000 fa68 	bl	80071e0 <HAL_GPIO_Init>
}
 8006d10:	e031      	b.n	8006d76 <HAL_SPI_MspInit+0x1aa>
  else if(hspi->Instance==SPI4)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a21      	ldr	r2, [pc, #132]	@ (8006d9c <HAL_SPI_MspInit+0x1d0>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d12c      	bne.n	8006d76 <HAL_SPI_MspInit+0x1aa>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	613b      	str	r3, [r7, #16]
 8006d20:	4b18      	ldr	r3, [pc, #96]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006d22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d24:	4a17      	ldr	r2, [pc, #92]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006d26:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006d2a:	6453      	str	r3, [r2, #68]	@ 0x44
 8006d2c:	4b15      	ldr	r3, [pc, #84]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d34:	613b      	str	r3, [r7, #16]
 8006d36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006d38:	2300      	movs	r3, #0
 8006d3a:	60fb      	str	r3, [r7, #12]
 8006d3c:	4b11      	ldr	r3, [pc, #68]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d40:	4a10      	ldr	r2, [pc, #64]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006d42:	f043 0310 	orr.w	r3, r3, #16
 8006d46:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d48:	4b0e      	ldr	r3, [pc, #56]	@ (8006d84 <HAL_SPI_MspInit+0x1b8>)
 8006d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d4c:	f003 0310 	and.w	r3, r3, #16
 8006d50:	60fb      	str	r3, [r7, #12]
 8006d52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8006d54:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8006d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d5a:	2302      	movs	r3, #2
 8006d5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d62:	2303      	movs	r3, #3
 8006d64:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8006d66:	2305      	movs	r3, #5
 8006d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006d6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006d6e:	4619      	mov	r1, r3
 8006d70:	480b      	ldr	r0, [pc, #44]	@ (8006da0 <HAL_SPI_MspInit+0x1d4>)
 8006d72:	f000 fa35 	bl	80071e0 <HAL_GPIO_Init>
}
 8006d76:	bf00      	nop
 8006d78:	3740      	adds	r7, #64	@ 0x40
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	40013000 	.word	0x40013000
 8006d84:	40023800 	.word	0x40023800
 8006d88:	40020000 	.word	0x40020000
 8006d8c:	40003800 	.word	0x40003800
 8006d90:	40022000 	.word	0x40022000
 8006d94:	40003c00 	.word	0x40003c00
 8006d98:	40020800 	.word	0x40020800
 8006d9c:	40013400 	.word	0x40013400
 8006da0:	40021000 	.word	0x40021000

08006da4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006da4:	b480      	push	{r7}
 8006da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006da8:	bf00      	nop
 8006daa:	e7fd      	b.n	8006da8 <NMI_Handler+0x4>

08006dac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006dac:	b480      	push	{r7}
 8006dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006db0:	bf00      	nop
 8006db2:	e7fd      	b.n	8006db0 <HardFault_Handler+0x4>

08006db4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006db4:	b480      	push	{r7}
 8006db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006db8:	bf00      	nop
 8006dba:	e7fd      	b.n	8006db8 <MemManage_Handler+0x4>

08006dbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006dc0:	bf00      	nop
 8006dc2:	e7fd      	b.n	8006dc0 <BusFault_Handler+0x4>

08006dc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006dc8:	bf00      	nop
 8006dca:	e7fd      	b.n	8006dc8 <UsageFault_Handler+0x4>

08006dcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006dd0:	bf00      	nop
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr

08006dda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006dda:	b480      	push	{r7}
 8006ddc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006dde:	bf00      	nop
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006de8:	b480      	push	{r7}
 8006dea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006dec:	bf00      	nop
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr

08006df6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006df6:	b580      	push	{r7, lr}
 8006df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006dfa:	f000 f8c7 	bl	8006f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006dfe:	bf00      	nop
 8006e00:	bd80      	pop	{r7, pc}
	...

08006e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b086      	sub	sp, #24
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006e0c:	4a14      	ldr	r2, [pc, #80]	@ (8006e60 <_sbrk+0x5c>)
 8006e0e:	4b15      	ldr	r3, [pc, #84]	@ (8006e64 <_sbrk+0x60>)
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006e18:	4b13      	ldr	r3, [pc, #76]	@ (8006e68 <_sbrk+0x64>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d102      	bne.n	8006e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006e20:	4b11      	ldr	r3, [pc, #68]	@ (8006e68 <_sbrk+0x64>)
 8006e22:	4a12      	ldr	r2, [pc, #72]	@ (8006e6c <_sbrk+0x68>)
 8006e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006e26:	4b10      	ldr	r3, [pc, #64]	@ (8006e68 <_sbrk+0x64>)
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	693a      	ldr	r2, [r7, #16]
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d207      	bcs.n	8006e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006e34:	f003 f8c4 	bl	8009fc0 <__errno>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	220c      	movs	r2, #12
 8006e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8006e42:	e009      	b.n	8006e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006e44:	4b08      	ldr	r3, [pc, #32]	@ (8006e68 <_sbrk+0x64>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006e4a:	4b07      	ldr	r3, [pc, #28]	@ (8006e68 <_sbrk+0x64>)
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4413      	add	r3, r2
 8006e52:	4a05      	ldr	r2, [pc, #20]	@ (8006e68 <_sbrk+0x64>)
 8006e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006e56:	68fb      	ldr	r3, [r7, #12]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3718      	adds	r7, #24
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	20030000 	.word	0x20030000
 8006e64:	00000400 	.word	0x00000400
 8006e68:	20001094 	.word	0x20001094
 8006e6c:	200011e8 	.word	0x200011e8

08006e70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006e70:	b480      	push	{r7}
 8006e72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006e74:	4b06      	ldr	r3, [pc, #24]	@ (8006e90 <SystemInit+0x20>)
 8006e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e7a:	4a05      	ldr	r2, [pc, #20]	@ (8006e90 <SystemInit+0x20>)
 8006e7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006e80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006e84:	bf00      	nop
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr
 8006e8e:	bf00      	nop
 8006e90:	e000ed00 	.word	0xe000ed00

08006e94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8006e94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006ecc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006e98:	f7ff ffea 	bl	8006e70 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006e9c:	480c      	ldr	r0, [pc, #48]	@ (8006ed0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006e9e:	490d      	ldr	r1, [pc, #52]	@ (8006ed4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8006ed8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006ea2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006ea4:	e002      	b.n	8006eac <LoopCopyDataInit>

08006ea6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006ea6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006ea8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006eaa:	3304      	adds	r3, #4

08006eac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006eac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006eae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006eb0:	d3f9      	bcc.n	8006ea6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8006edc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006eb4:	4c0a      	ldr	r4, [pc, #40]	@ (8006ee0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006eb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006eb8:	e001      	b.n	8006ebe <LoopFillZerobss>

08006eba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006eba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006ebc:	3204      	adds	r2, #4

08006ebe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006ebe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006ec0:	d3fb      	bcc.n	8006eba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8006ec2:	f003 f883 	bl	8009fcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006ec6:	f7fe f8c1 	bl	800504c <main>
  bx  lr    
 8006eca:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8006ecc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8006ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006ed4:	200007f0 	.word	0x200007f0
  ldr r2, =_sidata
 8006ed8:	0800ba48 	.word	0x0800ba48
  ldr r2, =_sbss
 8006edc:	200007f0 	.word	0x200007f0
  ldr r4, =_ebss
 8006ee0:	200011e4 	.word	0x200011e4

08006ee4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006ee4:	e7fe      	b.n	8006ee4 <ADC_IRQHandler>
	...

08006ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006eec:	4b0e      	ldr	r3, [pc, #56]	@ (8006f28 <HAL_Init+0x40>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8006f28 <HAL_Init+0x40>)
 8006ef2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006ef6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8006f28 <HAL_Init+0x40>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a0a      	ldr	r2, [pc, #40]	@ (8006f28 <HAL_Init+0x40>)
 8006efe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006f02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006f04:	4b08      	ldr	r3, [pc, #32]	@ (8006f28 <HAL_Init+0x40>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a07      	ldr	r2, [pc, #28]	@ (8006f28 <HAL_Init+0x40>)
 8006f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006f10:	2003      	movs	r0, #3
 8006f12:	f000 f931 	bl	8007178 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006f16:	200f      	movs	r0, #15
 8006f18:	f000 f808 	bl	8006f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006f1c:	f7ff fdb2 	bl	8006a84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	40023c00 	.word	0x40023c00

08006f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b082      	sub	sp, #8
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006f34:	4b12      	ldr	r3, [pc, #72]	@ (8006f80 <HAL_InitTick+0x54>)
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	4b12      	ldr	r3, [pc, #72]	@ (8006f84 <HAL_InitTick+0x58>)
 8006f3a:	781b      	ldrb	r3, [r3, #0]
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8006f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f000 f93b 	bl	80071c6 <HAL_SYSTICK_Config>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d001      	beq.n	8006f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e00e      	b.n	8006f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2b0f      	cmp	r3, #15
 8006f5e:	d80a      	bhi.n	8006f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006f60:	2200      	movs	r2, #0
 8006f62:	6879      	ldr	r1, [r7, #4]
 8006f64:	f04f 30ff 	mov.w	r0, #4294967295
 8006f68:	f000 f911 	bl	800718e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006f6c:	4a06      	ldr	r2, [pc, #24]	@ (8006f88 <HAL_InitTick+0x5c>)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006f72:	2300      	movs	r3, #0
 8006f74:	e000      	b.n	8006f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	3708      	adds	r7, #8
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}
 8006f80:	20000794 	.word	0x20000794
 8006f84:	2000079c 	.word	0x2000079c
 8006f88:	20000798 	.word	0x20000798

08006f8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006f90:	4b06      	ldr	r3, [pc, #24]	@ (8006fac <HAL_IncTick+0x20>)
 8006f92:	781b      	ldrb	r3, [r3, #0]
 8006f94:	461a      	mov	r2, r3
 8006f96:	4b06      	ldr	r3, [pc, #24]	@ (8006fb0 <HAL_IncTick+0x24>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4413      	add	r3, r2
 8006f9c:	4a04      	ldr	r2, [pc, #16]	@ (8006fb0 <HAL_IncTick+0x24>)
 8006f9e:	6013      	str	r3, [r2, #0]
}
 8006fa0:	bf00      	nop
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr
 8006faa:	bf00      	nop
 8006fac:	2000079c 	.word	0x2000079c
 8006fb0:	20001098 	.word	0x20001098

08006fb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8006fb8:	4b03      	ldr	r3, [pc, #12]	@ (8006fc8 <HAL_GetTick+0x14>)
 8006fba:	681b      	ldr	r3, [r3, #0]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	20001098 	.word	0x20001098

08006fcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006fd4:	f7ff ffee 	bl	8006fb4 <HAL_GetTick>
 8006fd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe4:	d005      	beq.n	8006ff2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8007010 <HAL_Delay+0x44>)
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	461a      	mov	r2, r3
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	4413      	add	r3, r2
 8006ff0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006ff2:	bf00      	nop
 8006ff4:	f7ff ffde 	bl	8006fb4 <HAL_GetTick>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	429a      	cmp	r2, r3
 8007002:	d8f7      	bhi.n	8006ff4 <HAL_Delay+0x28>
  {
  }
}
 8007004:	bf00      	nop
 8007006:	bf00      	nop
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	2000079c 	.word	0x2000079c

08007014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f003 0307 	and.w	r3, r3, #7
 8007022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007024:	4b0c      	ldr	r3, [pc, #48]	@ (8007058 <__NVIC_SetPriorityGrouping+0x44>)
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800702a:	68ba      	ldr	r2, [r7, #8]
 800702c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007030:	4013      	ands	r3, r2
 8007032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800703c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007040:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007046:	4a04      	ldr	r2, [pc, #16]	@ (8007058 <__NVIC_SetPriorityGrouping+0x44>)
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	60d3      	str	r3, [r2, #12]
}
 800704c:	bf00      	nop
 800704e:	3714      	adds	r7, #20
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr
 8007058:	e000ed00 	.word	0xe000ed00

0800705c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800705c:	b480      	push	{r7}
 800705e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007060:	4b04      	ldr	r3, [pc, #16]	@ (8007074 <__NVIC_GetPriorityGrouping+0x18>)
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	0a1b      	lsrs	r3, r3, #8
 8007066:	f003 0307 	and.w	r3, r3, #7
}
 800706a:	4618      	mov	r0, r3
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr
 8007074:	e000ed00 	.word	0xe000ed00

08007078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	4603      	mov	r3, r0
 8007080:	6039      	str	r1, [r7, #0]
 8007082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007088:	2b00      	cmp	r3, #0
 800708a:	db0a      	blt.n	80070a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	b2da      	uxtb	r2, r3
 8007090:	490c      	ldr	r1, [pc, #48]	@ (80070c4 <__NVIC_SetPriority+0x4c>)
 8007092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007096:	0112      	lsls	r2, r2, #4
 8007098:	b2d2      	uxtb	r2, r2
 800709a:	440b      	add	r3, r1
 800709c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80070a0:	e00a      	b.n	80070b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	b2da      	uxtb	r2, r3
 80070a6:	4908      	ldr	r1, [pc, #32]	@ (80070c8 <__NVIC_SetPriority+0x50>)
 80070a8:	79fb      	ldrb	r3, [r7, #7]
 80070aa:	f003 030f 	and.w	r3, r3, #15
 80070ae:	3b04      	subs	r3, #4
 80070b0:	0112      	lsls	r2, r2, #4
 80070b2:	b2d2      	uxtb	r2, r2
 80070b4:	440b      	add	r3, r1
 80070b6:	761a      	strb	r2, [r3, #24]
}
 80070b8:	bf00      	nop
 80070ba:	370c      	adds	r7, #12
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr
 80070c4:	e000e100 	.word	0xe000e100
 80070c8:	e000ed00 	.word	0xe000ed00

080070cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b089      	sub	sp, #36	@ 0x24
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f003 0307 	and.w	r3, r3, #7
 80070de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80070e0:	69fb      	ldr	r3, [r7, #28]
 80070e2:	f1c3 0307 	rsb	r3, r3, #7
 80070e6:	2b04      	cmp	r3, #4
 80070e8:	bf28      	it	cs
 80070ea:	2304      	movcs	r3, #4
 80070ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	3304      	adds	r3, #4
 80070f2:	2b06      	cmp	r3, #6
 80070f4:	d902      	bls.n	80070fc <NVIC_EncodePriority+0x30>
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	3b03      	subs	r3, #3
 80070fa:	e000      	b.n	80070fe <NVIC_EncodePriority+0x32>
 80070fc:	2300      	movs	r3, #0
 80070fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007100:	f04f 32ff 	mov.w	r2, #4294967295
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	fa02 f303 	lsl.w	r3, r2, r3
 800710a:	43da      	mvns	r2, r3
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	401a      	ands	r2, r3
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007114:	f04f 31ff 	mov.w	r1, #4294967295
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	fa01 f303 	lsl.w	r3, r1, r3
 800711e:	43d9      	mvns	r1, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007124:	4313      	orrs	r3, r2
         );
}
 8007126:	4618      	mov	r0, r3
 8007128:	3724      	adds	r7, #36	@ 0x24
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr
	...

08007134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	3b01      	subs	r3, #1
 8007140:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007144:	d301      	bcc.n	800714a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007146:	2301      	movs	r3, #1
 8007148:	e00f      	b.n	800716a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800714a:	4a0a      	ldr	r2, [pc, #40]	@ (8007174 <SysTick_Config+0x40>)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	3b01      	subs	r3, #1
 8007150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007152:	210f      	movs	r1, #15
 8007154:	f04f 30ff 	mov.w	r0, #4294967295
 8007158:	f7ff ff8e 	bl	8007078 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800715c:	4b05      	ldr	r3, [pc, #20]	@ (8007174 <SysTick_Config+0x40>)
 800715e:	2200      	movs	r2, #0
 8007160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007162:	4b04      	ldr	r3, [pc, #16]	@ (8007174 <SysTick_Config+0x40>)
 8007164:	2207      	movs	r2, #7
 8007166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3708      	adds	r7, #8
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	e000e010 	.word	0xe000e010

08007178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f7ff ff47 	bl	8007014 <__NVIC_SetPriorityGrouping>
}
 8007186:	bf00      	nop
 8007188:	3708      	adds	r7, #8
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}

0800718e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800718e:	b580      	push	{r7, lr}
 8007190:	b086      	sub	sp, #24
 8007192:	af00      	add	r7, sp, #0
 8007194:	4603      	mov	r3, r0
 8007196:	60b9      	str	r1, [r7, #8]
 8007198:	607a      	str	r2, [r7, #4]
 800719a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800719c:	2300      	movs	r3, #0
 800719e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80071a0:	f7ff ff5c 	bl	800705c <__NVIC_GetPriorityGrouping>
 80071a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	68b9      	ldr	r1, [r7, #8]
 80071aa:	6978      	ldr	r0, [r7, #20]
 80071ac:	f7ff ff8e 	bl	80070cc <NVIC_EncodePriority>
 80071b0:	4602      	mov	r2, r0
 80071b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071b6:	4611      	mov	r1, r2
 80071b8:	4618      	mov	r0, r3
 80071ba:	f7ff ff5d 	bl	8007078 <__NVIC_SetPriority>
}
 80071be:	bf00      	nop
 80071c0:	3718      	adds	r7, #24
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}

080071c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80071c6:	b580      	push	{r7, lr}
 80071c8:	b082      	sub	sp, #8
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f7ff ffb0 	bl	8007134 <SysTick_Config>
 80071d4:	4603      	mov	r3, r0
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3708      	adds	r7, #8
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
	...

080071e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b089      	sub	sp, #36	@ 0x24
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80071ea:	2300      	movs	r3, #0
 80071ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80071ee:	2300      	movs	r3, #0
 80071f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80071f2:	2300      	movs	r3, #0
 80071f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80071f6:	2300      	movs	r3, #0
 80071f8:	61fb      	str	r3, [r7, #28]
 80071fa:	e177      	b.n	80074ec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80071fc:	2201      	movs	r2, #1
 80071fe:	69fb      	ldr	r3, [r7, #28]
 8007200:	fa02 f303 	lsl.w	r3, r2, r3
 8007204:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	697a      	ldr	r2, [r7, #20]
 800720c:	4013      	ands	r3, r2
 800720e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007210:	693a      	ldr	r2, [r7, #16]
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	429a      	cmp	r2, r3
 8007216:	f040 8166 	bne.w	80074e6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	f003 0303 	and.w	r3, r3, #3
 8007222:	2b01      	cmp	r3, #1
 8007224:	d005      	beq.n	8007232 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800722e:	2b02      	cmp	r3, #2
 8007230:	d130      	bne.n	8007294 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	005b      	lsls	r3, r3, #1
 800723c:	2203      	movs	r2, #3
 800723e:	fa02 f303 	lsl.w	r3, r2, r3
 8007242:	43db      	mvns	r3, r3
 8007244:	69ba      	ldr	r2, [r7, #24]
 8007246:	4013      	ands	r3, r2
 8007248:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	68da      	ldr	r2, [r3, #12]
 800724e:	69fb      	ldr	r3, [r7, #28]
 8007250:	005b      	lsls	r3, r3, #1
 8007252:	fa02 f303 	lsl.w	r3, r2, r3
 8007256:	69ba      	ldr	r2, [r7, #24]
 8007258:	4313      	orrs	r3, r2
 800725a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	69ba      	ldr	r2, [r7, #24]
 8007260:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007268:	2201      	movs	r2, #1
 800726a:	69fb      	ldr	r3, [r7, #28]
 800726c:	fa02 f303 	lsl.w	r3, r2, r3
 8007270:	43db      	mvns	r3, r3
 8007272:	69ba      	ldr	r2, [r7, #24]
 8007274:	4013      	ands	r3, r2
 8007276:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	091b      	lsrs	r3, r3, #4
 800727e:	f003 0201 	and.w	r2, r3, #1
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	fa02 f303 	lsl.w	r3, r2, r3
 8007288:	69ba      	ldr	r2, [r7, #24]
 800728a:	4313      	orrs	r3, r2
 800728c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	69ba      	ldr	r2, [r7, #24]
 8007292:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	f003 0303 	and.w	r3, r3, #3
 800729c:	2b03      	cmp	r3, #3
 800729e:	d017      	beq.n	80072d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80072a6:	69fb      	ldr	r3, [r7, #28]
 80072a8:	005b      	lsls	r3, r3, #1
 80072aa:	2203      	movs	r2, #3
 80072ac:	fa02 f303 	lsl.w	r3, r2, r3
 80072b0:	43db      	mvns	r3, r3
 80072b2:	69ba      	ldr	r2, [r7, #24]
 80072b4:	4013      	ands	r3, r2
 80072b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	689a      	ldr	r2, [r3, #8]
 80072bc:	69fb      	ldr	r3, [r7, #28]
 80072be:	005b      	lsls	r3, r3, #1
 80072c0:	fa02 f303 	lsl.w	r3, r2, r3
 80072c4:	69ba      	ldr	r2, [r7, #24]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	69ba      	ldr	r2, [r7, #24]
 80072ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	f003 0303 	and.w	r3, r3, #3
 80072d8:	2b02      	cmp	r3, #2
 80072da:	d123      	bne.n	8007324 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80072dc:	69fb      	ldr	r3, [r7, #28]
 80072de:	08da      	lsrs	r2, r3, #3
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	3208      	adds	r2, #8
 80072e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	f003 0307 	and.w	r3, r3, #7
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	220f      	movs	r2, #15
 80072f4:	fa02 f303 	lsl.w	r3, r2, r3
 80072f8:	43db      	mvns	r3, r3
 80072fa:	69ba      	ldr	r2, [r7, #24]
 80072fc:	4013      	ands	r3, r2
 80072fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	691a      	ldr	r2, [r3, #16]
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	f003 0307 	and.w	r3, r3, #7
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	fa02 f303 	lsl.w	r3, r2, r3
 8007310:	69ba      	ldr	r2, [r7, #24]
 8007312:	4313      	orrs	r3, r2
 8007314:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	08da      	lsrs	r2, r3, #3
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	3208      	adds	r2, #8
 800731e:	69b9      	ldr	r1, [r7, #24]
 8007320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800732a:	69fb      	ldr	r3, [r7, #28]
 800732c:	005b      	lsls	r3, r3, #1
 800732e:	2203      	movs	r2, #3
 8007330:	fa02 f303 	lsl.w	r3, r2, r3
 8007334:	43db      	mvns	r3, r3
 8007336:	69ba      	ldr	r2, [r7, #24]
 8007338:	4013      	ands	r3, r2
 800733a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	f003 0203 	and.w	r2, r3, #3
 8007344:	69fb      	ldr	r3, [r7, #28]
 8007346:	005b      	lsls	r3, r3, #1
 8007348:	fa02 f303 	lsl.w	r3, r2, r3
 800734c:	69ba      	ldr	r2, [r7, #24]
 800734e:	4313      	orrs	r3, r2
 8007350:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	69ba      	ldr	r2, [r7, #24]
 8007356:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 80c0 	beq.w	80074e6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007366:	2300      	movs	r3, #0
 8007368:	60fb      	str	r3, [r7, #12]
 800736a:	4b66      	ldr	r3, [pc, #408]	@ (8007504 <HAL_GPIO_Init+0x324>)
 800736c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800736e:	4a65      	ldr	r2, [pc, #404]	@ (8007504 <HAL_GPIO_Init+0x324>)
 8007370:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007374:	6453      	str	r3, [r2, #68]	@ 0x44
 8007376:	4b63      	ldr	r3, [pc, #396]	@ (8007504 <HAL_GPIO_Init+0x324>)
 8007378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800737a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800737e:	60fb      	str	r3, [r7, #12]
 8007380:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007382:	4a61      	ldr	r2, [pc, #388]	@ (8007508 <HAL_GPIO_Init+0x328>)
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	089b      	lsrs	r3, r3, #2
 8007388:	3302      	adds	r3, #2
 800738a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800738e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007390:	69fb      	ldr	r3, [r7, #28]
 8007392:	f003 0303 	and.w	r3, r3, #3
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	220f      	movs	r2, #15
 800739a:	fa02 f303 	lsl.w	r3, r2, r3
 800739e:	43db      	mvns	r3, r3
 80073a0:	69ba      	ldr	r2, [r7, #24]
 80073a2:	4013      	ands	r3, r2
 80073a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	4a58      	ldr	r2, [pc, #352]	@ (800750c <HAL_GPIO_Init+0x32c>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d037      	beq.n	800741e <HAL_GPIO_Init+0x23e>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4a57      	ldr	r2, [pc, #348]	@ (8007510 <HAL_GPIO_Init+0x330>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d031      	beq.n	800741a <HAL_GPIO_Init+0x23a>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	4a56      	ldr	r2, [pc, #344]	@ (8007514 <HAL_GPIO_Init+0x334>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d02b      	beq.n	8007416 <HAL_GPIO_Init+0x236>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4a55      	ldr	r2, [pc, #340]	@ (8007518 <HAL_GPIO_Init+0x338>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d025      	beq.n	8007412 <HAL_GPIO_Init+0x232>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	4a54      	ldr	r2, [pc, #336]	@ (800751c <HAL_GPIO_Init+0x33c>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d01f      	beq.n	800740e <HAL_GPIO_Init+0x22e>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a53      	ldr	r2, [pc, #332]	@ (8007520 <HAL_GPIO_Init+0x340>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d019      	beq.n	800740a <HAL_GPIO_Init+0x22a>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4a52      	ldr	r2, [pc, #328]	@ (8007524 <HAL_GPIO_Init+0x344>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d013      	beq.n	8007406 <HAL_GPIO_Init+0x226>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a51      	ldr	r2, [pc, #324]	@ (8007528 <HAL_GPIO_Init+0x348>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d00d      	beq.n	8007402 <HAL_GPIO_Init+0x222>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a50      	ldr	r2, [pc, #320]	@ (800752c <HAL_GPIO_Init+0x34c>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d007      	beq.n	80073fe <HAL_GPIO_Init+0x21e>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4a4f      	ldr	r2, [pc, #316]	@ (8007530 <HAL_GPIO_Init+0x350>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d101      	bne.n	80073fa <HAL_GPIO_Init+0x21a>
 80073f6:	2309      	movs	r3, #9
 80073f8:	e012      	b.n	8007420 <HAL_GPIO_Init+0x240>
 80073fa:	230a      	movs	r3, #10
 80073fc:	e010      	b.n	8007420 <HAL_GPIO_Init+0x240>
 80073fe:	2308      	movs	r3, #8
 8007400:	e00e      	b.n	8007420 <HAL_GPIO_Init+0x240>
 8007402:	2307      	movs	r3, #7
 8007404:	e00c      	b.n	8007420 <HAL_GPIO_Init+0x240>
 8007406:	2306      	movs	r3, #6
 8007408:	e00a      	b.n	8007420 <HAL_GPIO_Init+0x240>
 800740a:	2305      	movs	r3, #5
 800740c:	e008      	b.n	8007420 <HAL_GPIO_Init+0x240>
 800740e:	2304      	movs	r3, #4
 8007410:	e006      	b.n	8007420 <HAL_GPIO_Init+0x240>
 8007412:	2303      	movs	r3, #3
 8007414:	e004      	b.n	8007420 <HAL_GPIO_Init+0x240>
 8007416:	2302      	movs	r3, #2
 8007418:	e002      	b.n	8007420 <HAL_GPIO_Init+0x240>
 800741a:	2301      	movs	r3, #1
 800741c:	e000      	b.n	8007420 <HAL_GPIO_Init+0x240>
 800741e:	2300      	movs	r3, #0
 8007420:	69fa      	ldr	r2, [r7, #28]
 8007422:	f002 0203 	and.w	r2, r2, #3
 8007426:	0092      	lsls	r2, r2, #2
 8007428:	4093      	lsls	r3, r2
 800742a:	69ba      	ldr	r2, [r7, #24]
 800742c:	4313      	orrs	r3, r2
 800742e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007430:	4935      	ldr	r1, [pc, #212]	@ (8007508 <HAL_GPIO_Init+0x328>)
 8007432:	69fb      	ldr	r3, [r7, #28]
 8007434:	089b      	lsrs	r3, r3, #2
 8007436:	3302      	adds	r3, #2
 8007438:	69ba      	ldr	r2, [r7, #24]
 800743a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800743e:	4b3d      	ldr	r3, [pc, #244]	@ (8007534 <HAL_GPIO_Init+0x354>)
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	43db      	mvns	r3, r3
 8007448:	69ba      	ldr	r2, [r7, #24]
 800744a:	4013      	ands	r3, r2
 800744c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d003      	beq.n	8007462 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800745a:	69ba      	ldr	r2, [r7, #24]
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	4313      	orrs	r3, r2
 8007460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007462:	4a34      	ldr	r2, [pc, #208]	@ (8007534 <HAL_GPIO_Init+0x354>)
 8007464:	69bb      	ldr	r3, [r7, #24]
 8007466:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007468:	4b32      	ldr	r3, [pc, #200]	@ (8007534 <HAL_GPIO_Init+0x354>)
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	43db      	mvns	r3, r3
 8007472:	69ba      	ldr	r2, [r7, #24]
 8007474:	4013      	ands	r3, r2
 8007476:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007480:	2b00      	cmp	r3, #0
 8007482:	d003      	beq.n	800748c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007484:	69ba      	ldr	r2, [r7, #24]
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	4313      	orrs	r3, r2
 800748a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800748c:	4a29      	ldr	r2, [pc, #164]	@ (8007534 <HAL_GPIO_Init+0x354>)
 800748e:	69bb      	ldr	r3, [r7, #24]
 8007490:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007492:	4b28      	ldr	r3, [pc, #160]	@ (8007534 <HAL_GPIO_Init+0x354>)
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	43db      	mvns	r3, r3
 800749c:	69ba      	ldr	r2, [r7, #24]
 800749e:	4013      	ands	r3, r2
 80074a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d003      	beq.n	80074b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80074ae:	69ba      	ldr	r2, [r7, #24]
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80074b6:	4a1f      	ldr	r2, [pc, #124]	@ (8007534 <HAL_GPIO_Init+0x354>)
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80074bc:	4b1d      	ldr	r3, [pc, #116]	@ (8007534 <HAL_GPIO_Init+0x354>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	43db      	mvns	r3, r3
 80074c6:	69ba      	ldr	r2, [r7, #24]
 80074c8:	4013      	ands	r3, r2
 80074ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d003      	beq.n	80074e0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80074d8:	69ba      	ldr	r2, [r7, #24]
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	4313      	orrs	r3, r2
 80074de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80074e0:	4a14      	ldr	r2, [pc, #80]	@ (8007534 <HAL_GPIO_Init+0x354>)
 80074e2:	69bb      	ldr	r3, [r7, #24]
 80074e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80074e6:	69fb      	ldr	r3, [r7, #28]
 80074e8:	3301      	adds	r3, #1
 80074ea:	61fb      	str	r3, [r7, #28]
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	2b0f      	cmp	r3, #15
 80074f0:	f67f ae84 	bls.w	80071fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80074f4:	bf00      	nop
 80074f6:	bf00      	nop
 80074f8:	3724      	adds	r7, #36	@ 0x24
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop
 8007504:	40023800 	.word	0x40023800
 8007508:	40013800 	.word	0x40013800
 800750c:	40020000 	.word	0x40020000
 8007510:	40020400 	.word	0x40020400
 8007514:	40020800 	.word	0x40020800
 8007518:	40020c00 	.word	0x40020c00
 800751c:	40021000 	.word	0x40021000
 8007520:	40021400 	.word	0x40021400
 8007524:	40021800 	.word	0x40021800
 8007528:	40021c00 	.word	0x40021c00
 800752c:	40022000 	.word	0x40022000
 8007530:	40022400 	.word	0x40022400
 8007534:	40013c00 	.word	0x40013c00

08007538 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
 8007540:	460b      	mov	r3, r1
 8007542:	807b      	strh	r3, [r7, #2]
 8007544:	4613      	mov	r3, r2
 8007546:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007548:	787b      	ldrb	r3, [r7, #1]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d003      	beq.n	8007556 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800754e:	887a      	ldrh	r2, [r7, #2]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007554:	e003      	b.n	800755e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007556:	887b      	ldrh	r3, [r7, #2]
 8007558:	041a      	lsls	r2, r3, #16
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	619a      	str	r2, [r3, #24]
}
 800755e:	bf00      	nop
 8007560:	370c      	adds	r7, #12
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr
	...

0800756c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d101      	bne.n	800757e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e12b      	b.n	80077d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007584:	b2db      	uxtb	r3, r3
 8007586:	2b00      	cmp	r3, #0
 8007588:	d106      	bne.n	8007598 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f7ff fa9e 	bl	8006ad4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2224      	movs	r2, #36	@ 0x24
 800759c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f022 0201 	bic.w	r2, r2, #1
 80075ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	681a      	ldr	r2, [r3, #0]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80075be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80075ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80075d0:	f001 fe1a 	bl	8009208 <HAL_RCC_GetPCLK1Freq>
 80075d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	4a81      	ldr	r2, [pc, #516]	@ (80077e0 <HAL_I2C_Init+0x274>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d807      	bhi.n	80075f0 <HAL_I2C_Init+0x84>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	4a80      	ldr	r2, [pc, #512]	@ (80077e4 <HAL_I2C_Init+0x278>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	bf94      	ite	ls
 80075e8:	2301      	movls	r3, #1
 80075ea:	2300      	movhi	r3, #0
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	e006      	b.n	80075fe <HAL_I2C_Init+0x92>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	4a7d      	ldr	r2, [pc, #500]	@ (80077e8 <HAL_I2C_Init+0x27c>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	bf94      	ite	ls
 80075f8:	2301      	movls	r3, #1
 80075fa:	2300      	movhi	r3, #0
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d001      	beq.n	8007606 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	e0e7      	b.n	80077d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	4a78      	ldr	r2, [pc, #480]	@ (80077ec <HAL_I2C_Init+0x280>)
 800760a:	fba2 2303 	umull	r2, r3, r2, r3
 800760e:	0c9b      	lsrs	r3, r3, #18
 8007610:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68ba      	ldr	r2, [r7, #8]
 8007622:	430a      	orrs	r2, r1
 8007624:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	6a1b      	ldr	r3, [r3, #32]
 800762c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	4a6a      	ldr	r2, [pc, #424]	@ (80077e0 <HAL_I2C_Init+0x274>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d802      	bhi.n	8007640 <HAL_I2C_Init+0xd4>
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	3301      	adds	r3, #1
 800763e:	e009      	b.n	8007654 <HAL_I2C_Init+0xe8>
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007646:	fb02 f303 	mul.w	r3, r2, r3
 800764a:	4a69      	ldr	r2, [pc, #420]	@ (80077f0 <HAL_I2C_Init+0x284>)
 800764c:	fba2 2303 	umull	r2, r3, r2, r3
 8007650:	099b      	lsrs	r3, r3, #6
 8007652:	3301      	adds	r3, #1
 8007654:	687a      	ldr	r2, [r7, #4]
 8007656:	6812      	ldr	r2, [r2, #0]
 8007658:	430b      	orrs	r3, r1
 800765a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	69db      	ldr	r3, [r3, #28]
 8007662:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007666:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	495c      	ldr	r1, [pc, #368]	@ (80077e0 <HAL_I2C_Init+0x274>)
 8007670:	428b      	cmp	r3, r1
 8007672:	d819      	bhi.n	80076a8 <HAL_I2C_Init+0x13c>
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	1e59      	subs	r1, r3, #1
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	005b      	lsls	r3, r3, #1
 800767e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007682:	1c59      	adds	r1, r3, #1
 8007684:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007688:	400b      	ands	r3, r1
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00a      	beq.n	80076a4 <HAL_I2C_Init+0x138>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	1e59      	subs	r1, r3, #1
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	005b      	lsls	r3, r3, #1
 8007698:	fbb1 f3f3 	udiv	r3, r1, r3
 800769c:	3301      	adds	r3, #1
 800769e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076a2:	e051      	b.n	8007748 <HAL_I2C_Init+0x1dc>
 80076a4:	2304      	movs	r3, #4
 80076a6:	e04f      	b.n	8007748 <HAL_I2C_Init+0x1dc>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d111      	bne.n	80076d4 <HAL_I2C_Init+0x168>
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	1e58      	subs	r0, r3, #1
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6859      	ldr	r1, [r3, #4]
 80076b8:	460b      	mov	r3, r1
 80076ba:	005b      	lsls	r3, r3, #1
 80076bc:	440b      	add	r3, r1
 80076be:	fbb0 f3f3 	udiv	r3, r0, r3
 80076c2:	3301      	adds	r3, #1
 80076c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	bf0c      	ite	eq
 80076cc:	2301      	moveq	r3, #1
 80076ce:	2300      	movne	r3, #0
 80076d0:	b2db      	uxtb	r3, r3
 80076d2:	e012      	b.n	80076fa <HAL_I2C_Init+0x18e>
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	1e58      	subs	r0, r3, #1
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6859      	ldr	r1, [r3, #4]
 80076dc:	460b      	mov	r3, r1
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	440b      	add	r3, r1
 80076e2:	0099      	lsls	r1, r3, #2
 80076e4:	440b      	add	r3, r1
 80076e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80076ea:	3301      	adds	r3, #1
 80076ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	bf0c      	ite	eq
 80076f4:	2301      	moveq	r3, #1
 80076f6:	2300      	movne	r3, #0
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d001      	beq.n	8007702 <HAL_I2C_Init+0x196>
 80076fe:	2301      	movs	r3, #1
 8007700:	e022      	b.n	8007748 <HAL_I2C_Init+0x1dc>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d10e      	bne.n	8007728 <HAL_I2C_Init+0x1bc>
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	1e58      	subs	r0, r3, #1
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6859      	ldr	r1, [r3, #4]
 8007712:	460b      	mov	r3, r1
 8007714:	005b      	lsls	r3, r3, #1
 8007716:	440b      	add	r3, r1
 8007718:	fbb0 f3f3 	udiv	r3, r0, r3
 800771c:	3301      	adds	r3, #1
 800771e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007722:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007726:	e00f      	b.n	8007748 <HAL_I2C_Init+0x1dc>
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	1e58      	subs	r0, r3, #1
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6859      	ldr	r1, [r3, #4]
 8007730:	460b      	mov	r3, r1
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	440b      	add	r3, r1
 8007736:	0099      	lsls	r1, r3, #2
 8007738:	440b      	add	r3, r1
 800773a:	fbb0 f3f3 	udiv	r3, r0, r3
 800773e:	3301      	adds	r3, #1
 8007740:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007744:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007748:	6879      	ldr	r1, [r7, #4]
 800774a:	6809      	ldr	r1, [r1, #0]
 800774c:	4313      	orrs	r3, r2
 800774e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	69da      	ldr	r2, [r3, #28]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6a1b      	ldr	r3, [r3, #32]
 8007762:	431a      	orrs	r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	430a      	orrs	r2, r1
 800776a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007776:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	6911      	ldr	r1, [r2, #16]
 800777e:	687a      	ldr	r2, [r7, #4]
 8007780:	68d2      	ldr	r2, [r2, #12]
 8007782:	4311      	orrs	r1, r2
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	6812      	ldr	r2, [r2, #0]
 8007788:	430b      	orrs	r3, r1
 800778a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68db      	ldr	r3, [r3, #12]
 8007792:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	695a      	ldr	r2, [r3, #20]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	699b      	ldr	r3, [r3, #24]
 800779e:	431a      	orrs	r2, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	430a      	orrs	r2, r1
 80077a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f042 0201 	orr.w	r2, r2, #1
 80077b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2220      	movs	r2, #32
 80077c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	000186a0 	.word	0x000186a0
 80077e4:	001e847f 	.word	0x001e847f
 80077e8:	003d08ff 	.word	0x003d08ff
 80077ec:	431bde83 	.word	0x431bde83
 80077f0:	10624dd3 	.word	0x10624dd3

080077f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b088      	sub	sp, #32
 80077f8:	af02      	add	r7, sp, #8
 80077fa:	60f8      	str	r0, [r7, #12]
 80077fc:	4608      	mov	r0, r1
 80077fe:	4611      	mov	r1, r2
 8007800:	461a      	mov	r2, r3
 8007802:	4603      	mov	r3, r0
 8007804:	817b      	strh	r3, [r7, #10]
 8007806:	460b      	mov	r3, r1
 8007808:	813b      	strh	r3, [r7, #8]
 800780a:	4613      	mov	r3, r2
 800780c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800780e:	f7ff fbd1 	bl	8006fb4 <HAL_GetTick>
 8007812:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800781a:	b2db      	uxtb	r3, r3
 800781c:	2b20      	cmp	r3, #32
 800781e:	f040 80d9 	bne.w	80079d4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	9300      	str	r3, [sp, #0]
 8007826:	2319      	movs	r3, #25
 8007828:	2201      	movs	r2, #1
 800782a:	496d      	ldr	r1, [pc, #436]	@ (80079e0 <HAL_I2C_Mem_Write+0x1ec>)
 800782c:	68f8      	ldr	r0, [r7, #12]
 800782e:	f000 fdb9 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 8007832:	4603      	mov	r3, r0
 8007834:	2b00      	cmp	r3, #0
 8007836:	d001      	beq.n	800783c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007838:	2302      	movs	r3, #2
 800783a:	e0cc      	b.n	80079d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007842:	2b01      	cmp	r3, #1
 8007844:	d101      	bne.n	800784a <HAL_I2C_Mem_Write+0x56>
 8007846:	2302      	movs	r3, #2
 8007848:	e0c5      	b.n	80079d6 <HAL_I2C_Mem_Write+0x1e2>
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2201      	movs	r2, #1
 800784e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f003 0301 	and.w	r3, r3, #1
 800785c:	2b01      	cmp	r3, #1
 800785e:	d007      	beq.n	8007870 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f042 0201 	orr.w	r2, r2, #1
 800786e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800787e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2221      	movs	r2, #33	@ 0x21
 8007884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2240      	movs	r2, #64	@ 0x40
 800788c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2200      	movs	r2, #0
 8007894:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	6a3a      	ldr	r2, [r7, #32]
 800789a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80078a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078a6:	b29a      	uxth	r2, r3
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	4a4d      	ldr	r2, [pc, #308]	@ (80079e4 <HAL_I2C_Mem_Write+0x1f0>)
 80078b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80078b2:	88f8      	ldrh	r0, [r7, #6]
 80078b4:	893a      	ldrh	r2, [r7, #8]
 80078b6:	8979      	ldrh	r1, [r7, #10]
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	9301      	str	r3, [sp, #4]
 80078bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	4603      	mov	r3, r0
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f000 fbf0 	bl	80080a8 <I2C_RequestMemoryWrite>
 80078c8:	4603      	mov	r3, r0
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d052      	beq.n	8007974 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80078ce:	2301      	movs	r3, #1
 80078d0:	e081      	b.n	80079d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078d2:	697a      	ldr	r2, [r7, #20]
 80078d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078d6:	68f8      	ldr	r0, [r7, #12]
 80078d8:	f000 fe7e 	bl	80085d8 <I2C_WaitOnTXEFlagUntilTimeout>
 80078dc:	4603      	mov	r3, r0
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d00d      	beq.n	80078fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078e6:	2b04      	cmp	r3, #4
 80078e8:	d107      	bne.n	80078fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80078f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	e06b      	b.n	80079d6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007902:	781a      	ldrb	r2, [r3, #0]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800790e:	1c5a      	adds	r2, r3, #1
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007918:	3b01      	subs	r3, #1
 800791a:	b29a      	uxth	r2, r3
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007924:	b29b      	uxth	r3, r3
 8007926:	3b01      	subs	r3, #1
 8007928:	b29a      	uxth	r2, r3
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	695b      	ldr	r3, [r3, #20]
 8007934:	f003 0304 	and.w	r3, r3, #4
 8007938:	2b04      	cmp	r3, #4
 800793a:	d11b      	bne.n	8007974 <HAL_I2C_Mem_Write+0x180>
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007940:	2b00      	cmp	r3, #0
 8007942:	d017      	beq.n	8007974 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007948:	781a      	ldrb	r2, [r3, #0]
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007954:	1c5a      	adds	r2, r3, #1
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800795e:	3b01      	subs	r3, #1
 8007960:	b29a      	uxth	r2, r3
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800796a:	b29b      	uxth	r3, r3
 800796c:	3b01      	subs	r3, #1
 800796e:	b29a      	uxth	r2, r3
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1aa      	bne.n	80078d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800797c:	697a      	ldr	r2, [r7, #20]
 800797e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f000 fe71 	bl	8008668 <I2C_WaitOnBTFFlagUntilTimeout>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00d      	beq.n	80079a8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007990:	2b04      	cmp	r3, #4
 8007992:	d107      	bne.n	80079a4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	e016      	b.n	80079d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2220      	movs	r2, #32
 80079bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2200      	movs	r2, #0
 80079cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80079d0:	2300      	movs	r3, #0
 80079d2:	e000      	b.n	80079d6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80079d4:	2302      	movs	r3, #2
  }
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3718      	adds	r7, #24
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}
 80079de:	bf00      	nop
 80079e0:	00100002 	.word	0x00100002
 80079e4:	ffff0000 	.word	0xffff0000

080079e8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b08c      	sub	sp, #48	@ 0x30
 80079ec:	af02      	add	r7, sp, #8
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	4608      	mov	r0, r1
 80079f2:	4611      	mov	r1, r2
 80079f4:	461a      	mov	r2, r3
 80079f6:	4603      	mov	r3, r0
 80079f8:	817b      	strh	r3, [r7, #10]
 80079fa:	460b      	mov	r3, r1
 80079fc:	813b      	strh	r3, [r7, #8]
 80079fe:	4613      	mov	r3, r2
 8007a00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007a02:	f7ff fad7 	bl	8006fb4 <HAL_GetTick>
 8007a06:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a0e:	b2db      	uxtb	r3, r3
 8007a10:	2b20      	cmp	r3, #32
 8007a12:	f040 8214 	bne.w	8007e3e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a18:	9300      	str	r3, [sp, #0]
 8007a1a:	2319      	movs	r3, #25
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	497b      	ldr	r1, [pc, #492]	@ (8007c0c <HAL_I2C_Mem_Read+0x224>)
 8007a20:	68f8      	ldr	r0, [r7, #12]
 8007a22:	f000 fcbf 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 8007a26:	4603      	mov	r3, r0
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d001      	beq.n	8007a30 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007a2c:	2302      	movs	r3, #2
 8007a2e:	e207      	b.n	8007e40 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d101      	bne.n	8007a3e <HAL_I2C_Mem_Read+0x56>
 8007a3a:	2302      	movs	r3, #2
 8007a3c:	e200      	b.n	8007e40 <HAL_I2C_Mem_Read+0x458>
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2201      	movs	r2, #1
 8007a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f003 0301 	and.w	r3, r3, #1
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d007      	beq.n	8007a64 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f042 0201 	orr.w	r2, r2, #1
 8007a62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007a72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2222      	movs	r2, #34	@ 0x22
 8007a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2240      	movs	r2, #64	@ 0x40
 8007a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2200      	movs	r2, #0
 8007a88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007a94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a9a:	b29a      	uxth	r2, r3
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	4a5b      	ldr	r2, [pc, #364]	@ (8007c10 <HAL_I2C_Mem_Read+0x228>)
 8007aa4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007aa6:	88f8      	ldrh	r0, [r7, #6]
 8007aa8:	893a      	ldrh	r2, [r7, #8]
 8007aaa:	8979      	ldrh	r1, [r7, #10]
 8007aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aae:	9301      	str	r3, [sp, #4]
 8007ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab2:	9300      	str	r3, [sp, #0]
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f000 fb8c 	bl	80081d4 <I2C_RequestMemoryRead>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d001      	beq.n	8007ac6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e1bc      	b.n	8007e40 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d113      	bne.n	8007af6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ace:	2300      	movs	r3, #0
 8007ad0:	623b      	str	r3, [r7, #32]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	695b      	ldr	r3, [r3, #20]
 8007ad8:	623b      	str	r3, [r7, #32]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	699b      	ldr	r3, [r3, #24]
 8007ae0:	623b      	str	r3, [r7, #32]
 8007ae2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681a      	ldr	r2, [r3, #0]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007af2:	601a      	str	r2, [r3, #0]
 8007af4:	e190      	b.n	8007e18 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d11b      	bne.n	8007b36 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b0e:	2300      	movs	r3, #0
 8007b10:	61fb      	str	r3, [r7, #28]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	695b      	ldr	r3, [r3, #20]
 8007b18:	61fb      	str	r3, [r7, #28]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	699b      	ldr	r3, [r3, #24]
 8007b20:	61fb      	str	r3, [r7, #28]
 8007b22:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b32:	601a      	str	r2, [r3, #0]
 8007b34:	e170      	b.n	8007e18 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b3a:	2b02      	cmp	r3, #2
 8007b3c:	d11b      	bne.n	8007b76 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b4c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	681a      	ldr	r2, [r3, #0]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b5c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b5e:	2300      	movs	r3, #0
 8007b60:	61bb      	str	r3, [r7, #24]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	695b      	ldr	r3, [r3, #20]
 8007b68:	61bb      	str	r3, [r7, #24]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	699b      	ldr	r3, [r3, #24]
 8007b70:	61bb      	str	r3, [r7, #24]
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	e150      	b.n	8007e18 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b76:	2300      	movs	r3, #0
 8007b78:	617b      	str	r3, [r7, #20]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	695b      	ldr	r3, [r3, #20]
 8007b80:	617b      	str	r3, [r7, #20]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	699b      	ldr	r3, [r3, #24]
 8007b88:	617b      	str	r3, [r7, #20]
 8007b8a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007b8c:	e144      	b.n	8007e18 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b92:	2b03      	cmp	r3, #3
 8007b94:	f200 80f1 	bhi.w	8007d7a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d123      	bne.n	8007be8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ba0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ba2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007ba4:	68f8      	ldr	r0, [r7, #12]
 8007ba6:	f000 fda7 	bl	80086f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d001      	beq.n	8007bb4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e145      	b.n	8007e40 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	691a      	ldr	r2, [r3, #16]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bbe:	b2d2      	uxtb	r2, r2
 8007bc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bc6:	1c5a      	adds	r2, r3, #1
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bd0:	3b01      	subs	r3, #1
 8007bd2:	b29a      	uxth	r2, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	3b01      	subs	r3, #1
 8007be0:	b29a      	uxth	r2, r3
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007be6:	e117      	b.n	8007e18 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bec:	2b02      	cmp	r3, #2
 8007bee:	d14e      	bne.n	8007c8e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf2:	9300      	str	r3, [sp, #0]
 8007bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	4906      	ldr	r1, [pc, #24]	@ (8007c14 <HAL_I2C_Mem_Read+0x22c>)
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	f000 fbd2 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d008      	beq.n	8007c18 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e11a      	b.n	8007e40 <HAL_I2C_Mem_Read+0x458>
 8007c0a:	bf00      	nop
 8007c0c:	00100002 	.word	0x00100002
 8007c10:	ffff0000 	.word	0xffff0000
 8007c14:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	691a      	ldr	r2, [r3, #16]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c32:	b2d2      	uxtb	r2, r2
 8007c34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c3a:	1c5a      	adds	r2, r3, #1
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c44:	3b01      	subs	r3, #1
 8007c46:	b29a      	uxth	r2, r3
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	3b01      	subs	r3, #1
 8007c54:	b29a      	uxth	r2, r3
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	691a      	ldr	r2, [r3, #16]
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c64:	b2d2      	uxtb	r2, r2
 8007c66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c6c:	1c5a      	adds	r2, r3, #1
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c76:	3b01      	subs	r3, #1
 8007c78:	b29a      	uxth	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	3b01      	subs	r3, #1
 8007c86:	b29a      	uxth	r2, r3
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007c8c:	e0c4      	b.n	8007e18 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c90:	9300      	str	r3, [sp, #0]
 8007c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c94:	2200      	movs	r2, #0
 8007c96:	496c      	ldr	r1, [pc, #432]	@ (8007e48 <HAL_I2C_Mem_Read+0x460>)
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	f000 fb83 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d001      	beq.n	8007ca8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e0cb      	b.n	8007e40 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007cb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	691a      	ldr	r2, [r3, #16]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc2:	b2d2      	uxtb	r2, r2
 8007cc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cca:	1c5a      	adds	r2, r3, #1
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cd4:	3b01      	subs	r3, #1
 8007cd6:	b29a      	uxth	r2, r3
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	b29a      	uxth	r2, r3
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cec:	9300      	str	r3, [sp, #0]
 8007cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	4955      	ldr	r1, [pc, #340]	@ (8007e48 <HAL_I2C_Mem_Read+0x460>)
 8007cf4:	68f8      	ldr	r0, [r7, #12]
 8007cf6:	f000 fb55 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	e09d      	b.n	8007e40 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	691a      	ldr	r2, [r3, #16]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1e:	b2d2      	uxtb	r2, r2
 8007d20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d26:	1c5a      	adds	r2, r3, #1
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d30:	3b01      	subs	r3, #1
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	3b01      	subs	r3, #1
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	691a      	ldr	r2, [r3, #16]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d50:	b2d2      	uxtb	r2, r2
 8007d52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d58:	1c5a      	adds	r2, r3, #1
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d62:	3b01      	subs	r3, #1
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	3b01      	subs	r3, #1
 8007d72:	b29a      	uxth	r2, r3
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007d78:	e04e      	b.n	8007e18 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d7c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007d7e:	68f8      	ldr	r0, [r7, #12]
 8007d80:	f000 fcba 	bl	80086f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d001      	beq.n	8007d8e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e058      	b.n	8007e40 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	691a      	ldr	r2, [r3, #16]
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d98:	b2d2      	uxtb	r2, r2
 8007d9a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da0:	1c5a      	adds	r2, r3, #1
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007daa:	3b01      	subs	r3, #1
 8007dac:	b29a      	uxth	r2, r3
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	3b01      	subs	r3, #1
 8007dba:	b29a      	uxth	r2, r3
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	695b      	ldr	r3, [r3, #20]
 8007dc6:	f003 0304 	and.w	r3, r3, #4
 8007dca:	2b04      	cmp	r3, #4
 8007dcc:	d124      	bne.n	8007e18 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dd2:	2b03      	cmp	r3, #3
 8007dd4:	d107      	bne.n	8007de6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007de4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	691a      	ldr	r2, [r3, #16]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df0:	b2d2      	uxtb	r2, r2
 8007df2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df8:	1c5a      	adds	r2, r3, #1
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e02:	3b01      	subs	r3, #1
 8007e04:	b29a      	uxth	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	3b01      	subs	r3, #1
 8007e12:	b29a      	uxth	r2, r3
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	f47f aeb6 	bne.w	8007b8e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	2220      	movs	r2, #32
 8007e26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	e000      	b.n	8007e40 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007e3e:	2302      	movs	r3, #2
  }
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3728      	adds	r7, #40	@ 0x28
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}
 8007e48:	00010004 	.word	0x00010004

08007e4c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b08a      	sub	sp, #40	@ 0x28
 8007e50:	af02      	add	r7, sp, #8
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	607a      	str	r2, [r7, #4]
 8007e56:	603b      	str	r3, [r7, #0]
 8007e58:	460b      	mov	r3, r1
 8007e5a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8007e5c:	f7ff f8aa 	bl	8006fb4 <HAL_GetTick>
 8007e60:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8007e62:	2300      	movs	r3, #0
 8007e64:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	2b20      	cmp	r3, #32
 8007e70:	f040 8111 	bne.w	8008096 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007e74:	69fb      	ldr	r3, [r7, #28]
 8007e76:	9300      	str	r3, [sp, #0]
 8007e78:	2319      	movs	r3, #25
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	4988      	ldr	r1, [pc, #544]	@ (80080a0 <HAL_I2C_IsDeviceReady+0x254>)
 8007e7e:	68f8      	ldr	r0, [r7, #12]
 8007e80:	f000 fa90 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d001      	beq.n	8007e8e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8007e8a:	2302      	movs	r3, #2
 8007e8c:	e104      	b.n	8008098 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d101      	bne.n	8007e9c <HAL_I2C_IsDeviceReady+0x50>
 8007e98:	2302      	movs	r3, #2
 8007e9a:	e0fd      	b.n	8008098 <HAL_I2C_IsDeviceReady+0x24c>
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f003 0301 	and.w	r3, r3, #1
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d007      	beq.n	8007ec2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f042 0201 	orr.w	r2, r2, #1
 8007ec0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007ed0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2224      	movs	r2, #36	@ 0x24
 8007ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	4a70      	ldr	r2, [pc, #448]	@ (80080a4 <HAL_I2C_IsDeviceReady+0x258>)
 8007ee4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007ef4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8007ef6:	69fb      	ldr	r3, [r7, #28]
 8007ef8:	9300      	str	r3, [sp, #0]
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007f02:	68f8      	ldr	r0, [r7, #12]
 8007f04:	f000 fa4e 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00d      	beq.n	8007f2a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f1c:	d103      	bne.n	8007f26 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f24:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8007f26:	2303      	movs	r3, #3
 8007f28:	e0b6      	b.n	8008098 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007f2a:	897b      	ldrh	r3, [r7, #10]
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	461a      	mov	r2, r3
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007f38:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8007f3a:	f7ff f83b 	bl	8006fb4 <HAL_GetTick>
 8007f3e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	695b      	ldr	r3, [r3, #20]
 8007f46:	f003 0302 	and.w	r3, r3, #2
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	bf0c      	ite	eq
 8007f4e:	2301      	moveq	r3, #1
 8007f50:	2300      	movne	r3, #0
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	695b      	ldr	r3, [r3, #20]
 8007f5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f64:	bf0c      	ite	eq
 8007f66:	2301      	moveq	r3, #1
 8007f68:	2300      	movne	r3, #0
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007f6e:	e025      	b.n	8007fbc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007f70:	f7ff f820 	bl	8006fb4 <HAL_GetTick>
 8007f74:	4602      	mov	r2, r0
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	1ad3      	subs	r3, r2, r3
 8007f7a:	683a      	ldr	r2, [r7, #0]
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d302      	bcc.n	8007f86 <HAL_I2C_IsDeviceReady+0x13a>
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d103      	bne.n	8007f8e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	22a0      	movs	r2, #160	@ 0xa0
 8007f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	695b      	ldr	r3, [r3, #20]
 8007f94:	f003 0302 	and.w	r3, r3, #2
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	bf0c      	ite	eq
 8007f9c:	2301      	moveq	r3, #1
 8007f9e:	2300      	movne	r3, #0
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	695b      	ldr	r3, [r3, #20]
 8007faa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fb2:	bf0c      	ite	eq
 8007fb4:	2301      	moveq	r3, #1
 8007fb6:	2300      	movne	r3, #0
 8007fb8:	b2db      	uxtb	r3, r3
 8007fba:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fc2:	b2db      	uxtb	r3, r3
 8007fc4:	2ba0      	cmp	r3, #160	@ 0xa0
 8007fc6:	d005      	beq.n	8007fd4 <HAL_I2C_IsDeviceReady+0x188>
 8007fc8:	7dfb      	ldrb	r3, [r7, #23]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d102      	bne.n	8007fd4 <HAL_I2C_IsDeviceReady+0x188>
 8007fce:	7dbb      	ldrb	r3, [r7, #22]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d0cd      	beq.n	8007f70 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2220      	movs	r2, #32
 8007fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	695b      	ldr	r3, [r3, #20]
 8007fe2:	f003 0302 	and.w	r3, r3, #2
 8007fe6:	2b02      	cmp	r3, #2
 8007fe8:	d129      	bne.n	800803e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ff8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	613b      	str	r3, [r7, #16]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	695b      	ldr	r3, [r3, #20]
 8008004:	613b      	str	r3, [r7, #16]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	699b      	ldr	r3, [r3, #24]
 800800c:	613b      	str	r3, [r7, #16]
 800800e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008010:	69fb      	ldr	r3, [r7, #28]
 8008012:	9300      	str	r3, [sp, #0]
 8008014:	2319      	movs	r3, #25
 8008016:	2201      	movs	r2, #1
 8008018:	4921      	ldr	r1, [pc, #132]	@ (80080a0 <HAL_I2C_IsDeviceReady+0x254>)
 800801a:	68f8      	ldr	r0, [r7, #12]
 800801c:	f000 f9c2 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 8008020:	4603      	mov	r3, r0
 8008022:	2b00      	cmp	r3, #0
 8008024:	d001      	beq.n	800802a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	e036      	b.n	8008098 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2220      	movs	r2, #32
 800802e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2200      	movs	r2, #0
 8008036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800803a:	2300      	movs	r3, #0
 800803c:	e02c      	b.n	8008098 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800804c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008056:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	9300      	str	r3, [sp, #0]
 800805c:	2319      	movs	r3, #25
 800805e:	2201      	movs	r2, #1
 8008060:	490f      	ldr	r1, [pc, #60]	@ (80080a0 <HAL_I2C_IsDeviceReady+0x254>)
 8008062:	68f8      	ldr	r0, [r7, #12]
 8008064:	f000 f99e 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 8008068:	4603      	mov	r3, r0
 800806a:	2b00      	cmp	r3, #0
 800806c:	d001      	beq.n	8008072 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	e012      	b.n	8008098 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8008072:	69bb      	ldr	r3, [r7, #24]
 8008074:	3301      	adds	r3, #1
 8008076:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8008078:	69ba      	ldr	r2, [r7, #24]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	429a      	cmp	r2, r3
 800807e:	f4ff af32 	bcc.w	8007ee6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2220      	movs	r2, #32
 8008086:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	e000      	b.n	8008098 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8008096:	2302      	movs	r3, #2
  }
}
 8008098:	4618      	mov	r0, r3
 800809a:	3720      	adds	r7, #32
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	00100002 	.word	0x00100002
 80080a4:	ffff0000 	.word	0xffff0000

080080a8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b088      	sub	sp, #32
 80080ac:	af02      	add	r7, sp, #8
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	4608      	mov	r0, r1
 80080b2:	4611      	mov	r1, r2
 80080b4:	461a      	mov	r2, r3
 80080b6:	4603      	mov	r3, r0
 80080b8:	817b      	strh	r3, [r7, #10]
 80080ba:	460b      	mov	r3, r1
 80080bc:	813b      	strh	r3, [r7, #8]
 80080be:	4613      	mov	r3, r2
 80080c0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	681a      	ldr	r2, [r3, #0]
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80080d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80080d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d4:	9300      	str	r3, [sp, #0]
 80080d6:	6a3b      	ldr	r3, [r7, #32]
 80080d8:	2200      	movs	r2, #0
 80080da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80080de:	68f8      	ldr	r0, [r7, #12]
 80080e0:	f000 f960 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00d      	beq.n	8008106 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080f8:	d103      	bne.n	8008102 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008100:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008102:	2303      	movs	r3, #3
 8008104:	e05f      	b.n	80081c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008106:	897b      	ldrh	r3, [r7, #10]
 8008108:	b2db      	uxtb	r3, r3
 800810a:	461a      	mov	r2, r3
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008114:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008118:	6a3a      	ldr	r2, [r7, #32]
 800811a:	492d      	ldr	r1, [pc, #180]	@ (80081d0 <I2C_RequestMemoryWrite+0x128>)
 800811c:	68f8      	ldr	r0, [r7, #12]
 800811e:	f000 f9bb 	bl	8008498 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008122:	4603      	mov	r3, r0
 8008124:	2b00      	cmp	r3, #0
 8008126:	d001      	beq.n	800812c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008128:	2301      	movs	r3, #1
 800812a:	e04c      	b.n	80081c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800812c:	2300      	movs	r3, #0
 800812e:	617b      	str	r3, [r7, #20]
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	695b      	ldr	r3, [r3, #20]
 8008136:	617b      	str	r3, [r7, #20]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	699b      	ldr	r3, [r3, #24]
 800813e:	617b      	str	r3, [r7, #20]
 8008140:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008144:	6a39      	ldr	r1, [r7, #32]
 8008146:	68f8      	ldr	r0, [r7, #12]
 8008148:	f000 fa46 	bl	80085d8 <I2C_WaitOnTXEFlagUntilTimeout>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00d      	beq.n	800816e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008156:	2b04      	cmp	r3, #4
 8008158:	d107      	bne.n	800816a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008168:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800816a:	2301      	movs	r3, #1
 800816c:	e02b      	b.n	80081c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800816e:	88fb      	ldrh	r3, [r7, #6]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d105      	bne.n	8008180 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008174:	893b      	ldrh	r3, [r7, #8]
 8008176:	b2da      	uxtb	r2, r3
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	611a      	str	r2, [r3, #16]
 800817e:	e021      	b.n	80081c4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008180:	893b      	ldrh	r3, [r7, #8]
 8008182:	0a1b      	lsrs	r3, r3, #8
 8008184:	b29b      	uxth	r3, r3
 8008186:	b2da      	uxtb	r2, r3
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800818e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008190:	6a39      	ldr	r1, [r7, #32]
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f000 fa20 	bl	80085d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008198:	4603      	mov	r3, r0
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00d      	beq.n	80081ba <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081a2:	2b04      	cmp	r3, #4
 80081a4:	d107      	bne.n	80081b6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e005      	b.n	80081c6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80081ba:	893b      	ldrh	r3, [r7, #8]
 80081bc:	b2da      	uxtb	r2, r3
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80081c4:	2300      	movs	r3, #0
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3718      	adds	r7, #24
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	00010002 	.word	0x00010002

080081d4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b088      	sub	sp, #32
 80081d8:	af02      	add	r7, sp, #8
 80081da:	60f8      	str	r0, [r7, #12]
 80081dc:	4608      	mov	r0, r1
 80081de:	4611      	mov	r1, r2
 80081e0:	461a      	mov	r2, r3
 80081e2:	4603      	mov	r3, r0
 80081e4:	817b      	strh	r3, [r7, #10]
 80081e6:	460b      	mov	r3, r1
 80081e8:	813b      	strh	r3, [r7, #8]
 80081ea:	4613      	mov	r3, r2
 80081ec:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80081fc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800820c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800820e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008210:	9300      	str	r3, [sp, #0]
 8008212:	6a3b      	ldr	r3, [r7, #32]
 8008214:	2200      	movs	r2, #0
 8008216:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800821a:	68f8      	ldr	r0, [r7, #12]
 800821c:	f000 f8c2 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 8008220:	4603      	mov	r3, r0
 8008222:	2b00      	cmp	r3, #0
 8008224:	d00d      	beq.n	8008242 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008230:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008234:	d103      	bne.n	800823e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800823c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800823e:	2303      	movs	r3, #3
 8008240:	e0aa      	b.n	8008398 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008242:	897b      	ldrh	r3, [r7, #10]
 8008244:	b2db      	uxtb	r3, r3
 8008246:	461a      	mov	r2, r3
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008250:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008254:	6a3a      	ldr	r2, [r7, #32]
 8008256:	4952      	ldr	r1, [pc, #328]	@ (80083a0 <I2C_RequestMemoryRead+0x1cc>)
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	f000 f91d 	bl	8008498 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800825e:	4603      	mov	r3, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	d001      	beq.n	8008268 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	e097      	b.n	8008398 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008268:	2300      	movs	r3, #0
 800826a:	617b      	str	r3, [r7, #20]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	617b      	str	r3, [r7, #20]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	699b      	ldr	r3, [r3, #24]
 800827a:	617b      	str	r3, [r7, #20]
 800827c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800827e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008280:	6a39      	ldr	r1, [r7, #32]
 8008282:	68f8      	ldr	r0, [r7, #12]
 8008284:	f000 f9a8 	bl	80085d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8008288:	4603      	mov	r3, r0
 800828a:	2b00      	cmp	r3, #0
 800828c:	d00d      	beq.n	80082aa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008292:	2b04      	cmp	r3, #4
 8008294:	d107      	bne.n	80082a6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	e076      	b.n	8008398 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80082aa:	88fb      	ldrh	r3, [r7, #6]
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d105      	bne.n	80082bc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80082b0:	893b      	ldrh	r3, [r7, #8]
 80082b2:	b2da      	uxtb	r2, r3
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	611a      	str	r2, [r3, #16]
 80082ba:	e021      	b.n	8008300 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80082bc:	893b      	ldrh	r3, [r7, #8]
 80082be:	0a1b      	lsrs	r3, r3, #8
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	b2da      	uxtb	r2, r3
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082cc:	6a39      	ldr	r1, [r7, #32]
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	f000 f982 	bl	80085d8 <I2C_WaitOnTXEFlagUntilTimeout>
 80082d4:	4603      	mov	r3, r0
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d00d      	beq.n	80082f6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082de:	2b04      	cmp	r3, #4
 80082e0:	d107      	bne.n	80082f2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	e050      	b.n	8008398 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80082f6:	893b      	ldrh	r3, [r7, #8]
 80082f8:	b2da      	uxtb	r2, r3
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008300:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008302:	6a39      	ldr	r1, [r7, #32]
 8008304:	68f8      	ldr	r0, [r7, #12]
 8008306:	f000 f967 	bl	80085d8 <I2C_WaitOnTXEFlagUntilTimeout>
 800830a:	4603      	mov	r3, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d00d      	beq.n	800832c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008314:	2b04      	cmp	r3, #4
 8008316:	d107      	bne.n	8008328 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	681a      	ldr	r2, [r3, #0]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008326:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	e035      	b.n	8008398 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800833a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800833c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833e:	9300      	str	r3, [sp, #0]
 8008340:	6a3b      	ldr	r3, [r7, #32]
 8008342:	2200      	movs	r2, #0
 8008344:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008348:	68f8      	ldr	r0, [r7, #12]
 800834a:	f000 f82b 	bl	80083a4 <I2C_WaitOnFlagUntilTimeout>
 800834e:	4603      	mov	r3, r0
 8008350:	2b00      	cmp	r3, #0
 8008352:	d00d      	beq.n	8008370 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800835e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008362:	d103      	bne.n	800836c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800836a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800836c:	2303      	movs	r3, #3
 800836e:	e013      	b.n	8008398 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008370:	897b      	ldrh	r3, [r7, #10]
 8008372:	b2db      	uxtb	r3, r3
 8008374:	f043 0301 	orr.w	r3, r3, #1
 8008378:	b2da      	uxtb	r2, r3
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008382:	6a3a      	ldr	r2, [r7, #32]
 8008384:	4906      	ldr	r1, [pc, #24]	@ (80083a0 <I2C_RequestMemoryRead+0x1cc>)
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f000 f886 	bl	8008498 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800838c:	4603      	mov	r3, r0
 800838e:	2b00      	cmp	r3, #0
 8008390:	d001      	beq.n	8008396 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e000      	b.n	8008398 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008396:	2300      	movs	r3, #0
}
 8008398:	4618      	mov	r0, r3
 800839a:	3718      	adds	r7, #24
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}
 80083a0:	00010002 	.word	0x00010002

080083a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	60f8      	str	r0, [r7, #12]
 80083ac:	60b9      	str	r1, [r7, #8]
 80083ae:	603b      	str	r3, [r7, #0]
 80083b0:	4613      	mov	r3, r2
 80083b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80083b4:	e048      	b.n	8008448 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083bc:	d044      	beq.n	8008448 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083be:	f7fe fdf9 	bl	8006fb4 <HAL_GetTick>
 80083c2:	4602      	mov	r2, r0
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	1ad3      	subs	r3, r2, r3
 80083c8:	683a      	ldr	r2, [r7, #0]
 80083ca:	429a      	cmp	r2, r3
 80083cc:	d302      	bcc.n	80083d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d139      	bne.n	8008448 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	0c1b      	lsrs	r3, r3, #16
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d10d      	bne.n	80083fa <I2C_WaitOnFlagUntilTimeout+0x56>
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	695b      	ldr	r3, [r3, #20]
 80083e4:	43da      	mvns	r2, r3
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	4013      	ands	r3, r2
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	bf0c      	ite	eq
 80083f0:	2301      	moveq	r3, #1
 80083f2:	2300      	movne	r3, #0
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	461a      	mov	r2, r3
 80083f8:	e00c      	b.n	8008414 <I2C_WaitOnFlagUntilTimeout+0x70>
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	699b      	ldr	r3, [r3, #24]
 8008400:	43da      	mvns	r2, r3
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	4013      	ands	r3, r2
 8008406:	b29b      	uxth	r3, r3
 8008408:	2b00      	cmp	r3, #0
 800840a:	bf0c      	ite	eq
 800840c:	2301      	moveq	r3, #1
 800840e:	2300      	movne	r3, #0
 8008410:	b2db      	uxtb	r3, r3
 8008412:	461a      	mov	r2, r3
 8008414:	79fb      	ldrb	r3, [r7, #7]
 8008416:	429a      	cmp	r2, r3
 8008418:	d116      	bne.n	8008448 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2220      	movs	r2, #32
 8008424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008434:	f043 0220 	orr.w	r2, r3, #32
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	e023      	b.n	8008490 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	0c1b      	lsrs	r3, r3, #16
 800844c:	b2db      	uxtb	r3, r3
 800844e:	2b01      	cmp	r3, #1
 8008450:	d10d      	bne.n	800846e <I2C_WaitOnFlagUntilTimeout+0xca>
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	695b      	ldr	r3, [r3, #20]
 8008458:	43da      	mvns	r2, r3
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	4013      	ands	r3, r2
 800845e:	b29b      	uxth	r3, r3
 8008460:	2b00      	cmp	r3, #0
 8008462:	bf0c      	ite	eq
 8008464:	2301      	moveq	r3, #1
 8008466:	2300      	movne	r3, #0
 8008468:	b2db      	uxtb	r3, r3
 800846a:	461a      	mov	r2, r3
 800846c:	e00c      	b.n	8008488 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	699b      	ldr	r3, [r3, #24]
 8008474:	43da      	mvns	r2, r3
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	4013      	ands	r3, r2
 800847a:	b29b      	uxth	r3, r3
 800847c:	2b00      	cmp	r3, #0
 800847e:	bf0c      	ite	eq
 8008480:	2301      	moveq	r3, #1
 8008482:	2300      	movne	r3, #0
 8008484:	b2db      	uxtb	r3, r3
 8008486:	461a      	mov	r2, r3
 8008488:	79fb      	ldrb	r3, [r7, #7]
 800848a:	429a      	cmp	r2, r3
 800848c:	d093      	beq.n	80083b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800848e:	2300      	movs	r3, #0
}
 8008490:	4618      	mov	r0, r3
 8008492:	3710      	adds	r7, #16
 8008494:	46bd      	mov	sp, r7
 8008496:	bd80      	pop	{r7, pc}

08008498 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b084      	sub	sp, #16
 800849c:	af00      	add	r7, sp, #0
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	607a      	str	r2, [r7, #4]
 80084a4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80084a6:	e071      	b.n	800858c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	695b      	ldr	r3, [r3, #20]
 80084ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084b6:	d123      	bne.n	8008500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084c6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80084d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2200      	movs	r2, #0
 80084d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	2220      	movs	r2, #32
 80084dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084ec:	f043 0204 	orr.w	r2, r3, #4
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2200      	movs	r2, #0
 80084f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	e067      	b.n	80085d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008506:	d041      	beq.n	800858c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008508:	f7fe fd54 	bl	8006fb4 <HAL_GetTick>
 800850c:	4602      	mov	r2, r0
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	1ad3      	subs	r3, r2, r3
 8008512:	687a      	ldr	r2, [r7, #4]
 8008514:	429a      	cmp	r2, r3
 8008516:	d302      	bcc.n	800851e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d136      	bne.n	800858c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	0c1b      	lsrs	r3, r3, #16
 8008522:	b2db      	uxtb	r3, r3
 8008524:	2b01      	cmp	r3, #1
 8008526:	d10c      	bne.n	8008542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	695b      	ldr	r3, [r3, #20]
 800852e:	43da      	mvns	r2, r3
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	4013      	ands	r3, r2
 8008534:	b29b      	uxth	r3, r3
 8008536:	2b00      	cmp	r3, #0
 8008538:	bf14      	ite	ne
 800853a:	2301      	movne	r3, #1
 800853c:	2300      	moveq	r3, #0
 800853e:	b2db      	uxtb	r3, r3
 8008540:	e00b      	b.n	800855a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	699b      	ldr	r3, [r3, #24]
 8008548:	43da      	mvns	r2, r3
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	4013      	ands	r3, r2
 800854e:	b29b      	uxth	r3, r3
 8008550:	2b00      	cmp	r3, #0
 8008552:	bf14      	ite	ne
 8008554:	2301      	movne	r3, #1
 8008556:	2300      	moveq	r3, #0
 8008558:	b2db      	uxtb	r3, r3
 800855a:	2b00      	cmp	r3, #0
 800855c:	d016      	beq.n	800858c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2220      	movs	r2, #32
 8008568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2200      	movs	r2, #0
 8008570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008578:	f043 0220 	orr.w	r2, r3, #32
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2200      	movs	r2, #0
 8008584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008588:	2301      	movs	r3, #1
 800858a:	e021      	b.n	80085d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	0c1b      	lsrs	r3, r3, #16
 8008590:	b2db      	uxtb	r3, r3
 8008592:	2b01      	cmp	r3, #1
 8008594:	d10c      	bne.n	80085b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	695b      	ldr	r3, [r3, #20]
 800859c:	43da      	mvns	r2, r3
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	4013      	ands	r3, r2
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	bf14      	ite	ne
 80085a8:	2301      	movne	r3, #1
 80085aa:	2300      	moveq	r3, #0
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	e00b      	b.n	80085c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	699b      	ldr	r3, [r3, #24]
 80085b6:	43da      	mvns	r2, r3
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	4013      	ands	r3, r2
 80085bc:	b29b      	uxth	r3, r3
 80085be:	2b00      	cmp	r3, #0
 80085c0:	bf14      	ite	ne
 80085c2:	2301      	movne	r3, #1
 80085c4:	2300      	moveq	r3, #0
 80085c6:	b2db      	uxtb	r3, r3
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	f47f af6d 	bne.w	80084a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80085ce:	2300      	movs	r3, #0
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80085e4:	e034      	b.n	8008650 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80085e6:	68f8      	ldr	r0, [r7, #12]
 80085e8:	f000 f8e3 	bl	80087b2 <I2C_IsAcknowledgeFailed>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d001      	beq.n	80085f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80085f2:	2301      	movs	r3, #1
 80085f4:	e034      	b.n	8008660 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085fc:	d028      	beq.n	8008650 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085fe:	f7fe fcd9 	bl	8006fb4 <HAL_GetTick>
 8008602:	4602      	mov	r2, r0
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	1ad3      	subs	r3, r2, r3
 8008608:	68ba      	ldr	r2, [r7, #8]
 800860a:	429a      	cmp	r2, r3
 800860c:	d302      	bcc.n	8008614 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d11d      	bne.n	8008650 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	695b      	ldr	r3, [r3, #20]
 800861a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800861e:	2b80      	cmp	r3, #128	@ 0x80
 8008620:	d016      	beq.n	8008650 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2200      	movs	r2, #0
 8008626:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2220      	movs	r2, #32
 800862c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800863c:	f043 0220 	orr.w	r2, r3, #32
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2200      	movs	r2, #0
 8008648:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800864c:	2301      	movs	r3, #1
 800864e:	e007      	b.n	8008660 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	695b      	ldr	r3, [r3, #20]
 8008656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800865a:	2b80      	cmp	r3, #128	@ 0x80
 800865c:	d1c3      	bne.n	80085e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800865e:	2300      	movs	r3, #0
}
 8008660:	4618      	mov	r0, r3
 8008662:	3710      	adds	r7, #16
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b084      	sub	sp, #16
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008674:	e034      	b.n	80086e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008676:	68f8      	ldr	r0, [r7, #12]
 8008678:	f000 f89b 	bl	80087b2 <I2C_IsAcknowledgeFailed>
 800867c:	4603      	mov	r3, r0
 800867e:	2b00      	cmp	r3, #0
 8008680:	d001      	beq.n	8008686 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e034      	b.n	80086f0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800868c:	d028      	beq.n	80086e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800868e:	f7fe fc91 	bl	8006fb4 <HAL_GetTick>
 8008692:	4602      	mov	r2, r0
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	1ad3      	subs	r3, r2, r3
 8008698:	68ba      	ldr	r2, [r7, #8]
 800869a:	429a      	cmp	r2, r3
 800869c:	d302      	bcc.n	80086a4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d11d      	bne.n	80086e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	695b      	ldr	r3, [r3, #20]
 80086aa:	f003 0304 	and.w	r3, r3, #4
 80086ae:	2b04      	cmp	r3, #4
 80086b0:	d016      	beq.n	80086e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2200      	movs	r2, #0
 80086b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2220      	movs	r2, #32
 80086bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2200      	movs	r2, #0
 80086c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086cc:	f043 0220 	orr.w	r2, r3, #32
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2200      	movs	r2, #0
 80086d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80086dc:	2301      	movs	r3, #1
 80086de:	e007      	b.n	80086f0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	695b      	ldr	r3, [r3, #20]
 80086e6:	f003 0304 	and.w	r3, r3, #4
 80086ea:	2b04      	cmp	r3, #4
 80086ec:	d1c3      	bne.n	8008676 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80086ee:	2300      	movs	r3, #0
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	3710      	adds	r7, #16
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}

080086f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	60f8      	str	r0, [r7, #12]
 8008700:	60b9      	str	r1, [r7, #8]
 8008702:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008704:	e049      	b.n	800879a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	695b      	ldr	r3, [r3, #20]
 800870c:	f003 0310 	and.w	r3, r3, #16
 8008710:	2b10      	cmp	r3, #16
 8008712:	d119      	bne.n	8008748 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f06f 0210 	mvn.w	r2, #16
 800871c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	2200      	movs	r2, #0
 8008722:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2220      	movs	r2, #32
 8008728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2200      	movs	r2, #0
 8008730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2200      	movs	r2, #0
 8008740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	e030      	b.n	80087aa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008748:	f7fe fc34 	bl	8006fb4 <HAL_GetTick>
 800874c:	4602      	mov	r2, r0
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	1ad3      	subs	r3, r2, r3
 8008752:	68ba      	ldr	r2, [r7, #8]
 8008754:	429a      	cmp	r2, r3
 8008756:	d302      	bcc.n	800875e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d11d      	bne.n	800879a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	695b      	ldr	r3, [r3, #20]
 8008764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008768:	2b40      	cmp	r3, #64	@ 0x40
 800876a:	d016      	beq.n	800879a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2200      	movs	r2, #0
 8008770:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2220      	movs	r2, #32
 8008776:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2200      	movs	r2, #0
 800877e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008786:	f043 0220 	orr.w	r2, r3, #32
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	e007      	b.n	80087aa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	695b      	ldr	r3, [r3, #20]
 80087a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087a4:	2b40      	cmp	r3, #64	@ 0x40
 80087a6:	d1ae      	bne.n	8008706 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80087a8:	2300      	movs	r3, #0
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80087b2:	b480      	push	{r7}
 80087b4:	b083      	sub	sp, #12
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	695b      	ldr	r3, [r3, #20]
 80087c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087c8:	d11b      	bne.n	8008802 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80087d2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2200      	movs	r2, #0
 80087d8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2220      	movs	r2, #32
 80087de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2200      	movs	r2, #0
 80087e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ee:	f043 0204 	orr.w	r2, r3, #4
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	e000      	b.n	8008804 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008802:	2300      	movs	r3, #0
}
 8008804:	4618      	mov	r0, r3
 8008806:	370c      	adds	r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr

08008810 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008820:	b2db      	uxtb	r3, r3
 8008822:	2b20      	cmp	r3, #32
 8008824:	d129      	bne.n	800887a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2224      	movs	r2, #36	@ 0x24
 800882a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	681a      	ldr	r2, [r3, #0]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f022 0201 	bic.w	r2, r2, #1
 800883c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f022 0210 	bic.w	r2, r2, #16
 800884c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	683a      	ldr	r2, [r7, #0]
 800885a:	430a      	orrs	r2, r1
 800885c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f042 0201 	orr.w	r2, r2, #1
 800886c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2220      	movs	r2, #32
 8008872:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8008876:	2300      	movs	r3, #0
 8008878:	e000      	b.n	800887c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800887a:	2302      	movs	r3, #2
  }
}
 800887c:	4618      	mov	r0, r3
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008888:	b480      	push	{r7}
 800888a:	b085      	sub	sp, #20
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8008892:	2300      	movs	r3, #0
 8008894:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800889c:	b2db      	uxtb	r3, r3
 800889e:	2b20      	cmp	r3, #32
 80088a0:	d12a      	bne.n	80088f8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2224      	movs	r2, #36	@ 0x24
 80088a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f022 0201 	bic.w	r2, r2, #1
 80088b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088c0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80088c2:	89fb      	ldrh	r3, [r7, #14]
 80088c4:	f023 030f 	bic.w	r3, r3, #15
 80088c8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	b29a      	uxth	r2, r3
 80088ce:	89fb      	ldrh	r3, [r7, #14]
 80088d0:	4313      	orrs	r3, r2
 80088d2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	89fa      	ldrh	r2, [r7, #14]
 80088da:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f042 0201 	orr.w	r2, r2, #1
 80088ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2220      	movs	r2, #32
 80088f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80088f4:	2300      	movs	r3, #0
 80088f6:	e000      	b.n	80088fa <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80088f8:	2302      	movs	r3, #2
  }
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3714      	adds	r7, #20
 80088fe:	46bd      	mov	sp, r7
 8008900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008904:	4770      	bx	lr
	...

08008908 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b082      	sub	sp, #8
 800890c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800890e:	2300      	movs	r3, #0
 8008910:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008912:	2300      	movs	r3, #0
 8008914:	603b      	str	r3, [r7, #0]
 8008916:	4b20      	ldr	r3, [pc, #128]	@ (8008998 <HAL_PWREx_EnableOverDrive+0x90>)
 8008918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800891a:	4a1f      	ldr	r2, [pc, #124]	@ (8008998 <HAL_PWREx_EnableOverDrive+0x90>)
 800891c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008920:	6413      	str	r3, [r2, #64]	@ 0x40
 8008922:	4b1d      	ldr	r3, [pc, #116]	@ (8008998 <HAL_PWREx_EnableOverDrive+0x90>)
 8008924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008926:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800892a:	603b      	str	r3, [r7, #0]
 800892c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800892e:	4b1b      	ldr	r3, [pc, #108]	@ (800899c <HAL_PWREx_EnableOverDrive+0x94>)
 8008930:	2201      	movs	r2, #1
 8008932:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008934:	f7fe fb3e 	bl	8006fb4 <HAL_GetTick>
 8008938:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800893a:	e009      	b.n	8008950 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800893c:	f7fe fb3a 	bl	8006fb4 <HAL_GetTick>
 8008940:	4602      	mov	r2, r0
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	1ad3      	subs	r3, r2, r3
 8008946:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800894a:	d901      	bls.n	8008950 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800894c:	2303      	movs	r3, #3
 800894e:	e01f      	b.n	8008990 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008950:	4b13      	ldr	r3, [pc, #76]	@ (80089a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008958:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800895c:	d1ee      	bne.n	800893c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800895e:	4b11      	ldr	r3, [pc, #68]	@ (80089a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008960:	2201      	movs	r2, #1
 8008962:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008964:	f7fe fb26 	bl	8006fb4 <HAL_GetTick>
 8008968:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800896a:	e009      	b.n	8008980 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800896c:	f7fe fb22 	bl	8006fb4 <HAL_GetTick>
 8008970:	4602      	mov	r2, r0
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	1ad3      	subs	r3, r2, r3
 8008976:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800897a:	d901      	bls.n	8008980 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800897c:	2303      	movs	r3, #3
 800897e:	e007      	b.n	8008990 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008980:	4b07      	ldr	r3, [pc, #28]	@ (80089a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008988:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800898c:	d1ee      	bne.n	800896c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800898e:	2300      	movs	r3, #0
}
 8008990:	4618      	mov	r0, r3
 8008992:	3708      	adds	r7, #8
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}
 8008998:	40023800 	.word	0x40023800
 800899c:	420e0040 	.word	0x420e0040
 80089a0:	40007000 	.word	0x40007000
 80089a4:	420e0044 	.word	0x420e0044

080089a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b086      	sub	sp, #24
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d101      	bne.n	80089ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80089b6:	2301      	movs	r3, #1
 80089b8:	e267      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f003 0301 	and.w	r3, r3, #1
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d075      	beq.n	8008ab2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80089c6:	4b88      	ldr	r3, [pc, #544]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	f003 030c 	and.w	r3, r3, #12
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	d00c      	beq.n	80089ec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80089d2:	4b85      	ldr	r3, [pc, #532]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 80089d4:	689b      	ldr	r3, [r3, #8]
 80089d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80089da:	2b08      	cmp	r3, #8
 80089dc:	d112      	bne.n	8008a04 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80089de:	4b82      	ldr	r3, [pc, #520]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089ea:	d10b      	bne.n	8008a04 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089ec:	4b7e      	ldr	r3, [pc, #504]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d05b      	beq.n	8008ab0 <HAL_RCC_OscConfig+0x108>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d157      	bne.n	8008ab0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	e242      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a0c:	d106      	bne.n	8008a1c <HAL_RCC_OscConfig+0x74>
 8008a0e:	4b76      	ldr	r3, [pc, #472]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a75      	ldr	r2, [pc, #468]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a18:	6013      	str	r3, [r2, #0]
 8008a1a:	e01d      	b.n	8008a58 <HAL_RCC_OscConfig+0xb0>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a24:	d10c      	bne.n	8008a40 <HAL_RCC_OscConfig+0x98>
 8008a26:	4b70      	ldr	r3, [pc, #448]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a6f      	ldr	r2, [pc, #444]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008a30:	6013      	str	r3, [r2, #0]
 8008a32:	4b6d      	ldr	r3, [pc, #436]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a6c      	ldr	r2, [pc, #432]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a3c:	6013      	str	r3, [r2, #0]
 8008a3e:	e00b      	b.n	8008a58 <HAL_RCC_OscConfig+0xb0>
 8008a40:	4b69      	ldr	r3, [pc, #420]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a68      	ldr	r2, [pc, #416]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a4a:	6013      	str	r3, [r2, #0]
 8008a4c:	4b66      	ldr	r3, [pc, #408]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a65      	ldr	r2, [pc, #404]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008a56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d013      	beq.n	8008a88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a60:	f7fe faa8 	bl	8006fb4 <HAL_GetTick>
 8008a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a66:	e008      	b.n	8008a7a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a68:	f7fe faa4 	bl	8006fb4 <HAL_GetTick>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	1ad3      	subs	r3, r2, r3
 8008a72:	2b64      	cmp	r3, #100	@ 0x64
 8008a74:	d901      	bls.n	8008a7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008a76:	2303      	movs	r3, #3
 8008a78:	e207      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a7a:	4b5b      	ldr	r3, [pc, #364]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d0f0      	beq.n	8008a68 <HAL_RCC_OscConfig+0xc0>
 8008a86:	e014      	b.n	8008ab2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a88:	f7fe fa94 	bl	8006fb4 <HAL_GetTick>
 8008a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a8e:	e008      	b.n	8008aa2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a90:	f7fe fa90 	bl	8006fb4 <HAL_GetTick>
 8008a94:	4602      	mov	r2, r0
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	1ad3      	subs	r3, r2, r3
 8008a9a:	2b64      	cmp	r3, #100	@ 0x64
 8008a9c:	d901      	bls.n	8008aa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008a9e:	2303      	movs	r3, #3
 8008aa0:	e1f3      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008aa2:	4b51      	ldr	r3, [pc, #324]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d1f0      	bne.n	8008a90 <HAL_RCC_OscConfig+0xe8>
 8008aae:	e000      	b.n	8008ab2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 0302 	and.w	r3, r3, #2
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d063      	beq.n	8008b86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008abe:	4b4a      	ldr	r3, [pc, #296]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008ac0:	689b      	ldr	r3, [r3, #8]
 8008ac2:	f003 030c 	and.w	r3, r3, #12
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00b      	beq.n	8008ae2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008aca:	4b47      	ldr	r3, [pc, #284]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008ad2:	2b08      	cmp	r3, #8
 8008ad4:	d11c      	bne.n	8008b10 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008ad6:	4b44      	ldr	r3, [pc, #272]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d116      	bne.n	8008b10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008ae2:	4b41      	ldr	r3, [pc, #260]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f003 0302 	and.w	r3, r3, #2
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d005      	beq.n	8008afa <HAL_RCC_OscConfig+0x152>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d001      	beq.n	8008afa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008af6:	2301      	movs	r3, #1
 8008af8:	e1c7      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008afa:	4b3b      	ldr	r3, [pc, #236]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	00db      	lsls	r3, r3, #3
 8008b08:	4937      	ldr	r1, [pc, #220]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008b0e:	e03a      	b.n	8008b86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d020      	beq.n	8008b5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008b18:	4b34      	ldr	r3, [pc, #208]	@ (8008bec <HAL_RCC_OscConfig+0x244>)
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b1e:	f7fe fa49 	bl	8006fb4 <HAL_GetTick>
 8008b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b24:	e008      	b.n	8008b38 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b26:	f7fe fa45 	bl	8006fb4 <HAL_GetTick>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	1ad3      	subs	r3, r2, r3
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	d901      	bls.n	8008b38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008b34:	2303      	movs	r3, #3
 8008b36:	e1a8      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b38:	4b2b      	ldr	r3, [pc, #172]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f003 0302 	and.w	r3, r3, #2
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d0f0      	beq.n	8008b26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b44:	4b28      	ldr	r3, [pc, #160]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	00db      	lsls	r3, r3, #3
 8008b52:	4925      	ldr	r1, [pc, #148]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008b54:	4313      	orrs	r3, r2
 8008b56:	600b      	str	r3, [r1, #0]
 8008b58:	e015      	b.n	8008b86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008b5a:	4b24      	ldr	r3, [pc, #144]	@ (8008bec <HAL_RCC_OscConfig+0x244>)
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b60:	f7fe fa28 	bl	8006fb4 <HAL_GetTick>
 8008b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b66:	e008      	b.n	8008b7a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b68:	f7fe fa24 	bl	8006fb4 <HAL_GetTick>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	2b02      	cmp	r3, #2
 8008b74:	d901      	bls.n	8008b7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e187      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 0302 	and.w	r3, r3, #2
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d1f0      	bne.n	8008b68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f003 0308 	and.w	r3, r3, #8
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d036      	beq.n	8008c00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	695b      	ldr	r3, [r3, #20]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d016      	beq.n	8008bc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008b9a:	4b15      	ldr	r3, [pc, #84]	@ (8008bf0 <HAL_RCC_OscConfig+0x248>)
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ba0:	f7fe fa08 	bl	8006fb4 <HAL_GetTick>
 8008ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ba6:	e008      	b.n	8008bba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ba8:	f7fe fa04 	bl	8006fb4 <HAL_GetTick>
 8008bac:	4602      	mov	r2, r0
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	1ad3      	subs	r3, r2, r3
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d901      	bls.n	8008bba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008bb6:	2303      	movs	r3, #3
 8008bb8:	e167      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008bba:	4b0b      	ldr	r3, [pc, #44]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bbe:	f003 0302 	and.w	r3, r3, #2
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d0f0      	beq.n	8008ba8 <HAL_RCC_OscConfig+0x200>
 8008bc6:	e01b      	b.n	8008c00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008bc8:	4b09      	ldr	r3, [pc, #36]	@ (8008bf0 <HAL_RCC_OscConfig+0x248>)
 8008bca:	2200      	movs	r2, #0
 8008bcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008bce:	f7fe f9f1 	bl	8006fb4 <HAL_GetTick>
 8008bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008bd4:	e00e      	b.n	8008bf4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008bd6:	f7fe f9ed 	bl	8006fb4 <HAL_GetTick>
 8008bda:	4602      	mov	r2, r0
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	1ad3      	subs	r3, r2, r3
 8008be0:	2b02      	cmp	r3, #2
 8008be2:	d907      	bls.n	8008bf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008be4:	2303      	movs	r3, #3
 8008be6:	e150      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
 8008be8:	40023800 	.word	0x40023800
 8008bec:	42470000 	.word	0x42470000
 8008bf0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008bf4:	4b88      	ldr	r3, [pc, #544]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bf8:	f003 0302 	and.w	r3, r3, #2
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d1ea      	bne.n	8008bd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f003 0304 	and.w	r3, r3, #4
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	f000 8097 	beq.w	8008d3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008c12:	4b81      	ldr	r3, [pc, #516]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10f      	bne.n	8008c3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008c1e:	2300      	movs	r3, #0
 8008c20:	60bb      	str	r3, [r7, #8]
 8008c22:	4b7d      	ldr	r3, [pc, #500]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c26:	4a7c      	ldr	r2, [pc, #496]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8008c2e:	4b7a      	ldr	r3, [pc, #488]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c36:	60bb      	str	r3, [r7, #8]
 8008c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c3e:	4b77      	ldr	r3, [pc, #476]	@ (8008e1c <HAL_RCC_OscConfig+0x474>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d118      	bne.n	8008c7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008c4a:	4b74      	ldr	r3, [pc, #464]	@ (8008e1c <HAL_RCC_OscConfig+0x474>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a73      	ldr	r2, [pc, #460]	@ (8008e1c <HAL_RCC_OscConfig+0x474>)
 8008c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008c56:	f7fe f9ad 	bl	8006fb4 <HAL_GetTick>
 8008c5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c5c:	e008      	b.n	8008c70 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c5e:	f7fe f9a9 	bl	8006fb4 <HAL_GetTick>
 8008c62:	4602      	mov	r2, r0
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	1ad3      	subs	r3, r2, r3
 8008c68:	2b02      	cmp	r3, #2
 8008c6a:	d901      	bls.n	8008c70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008c6c:	2303      	movs	r3, #3
 8008c6e:	e10c      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c70:	4b6a      	ldr	r3, [pc, #424]	@ (8008e1c <HAL_RCC_OscConfig+0x474>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d0f0      	beq.n	8008c5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d106      	bne.n	8008c92 <HAL_RCC_OscConfig+0x2ea>
 8008c84:	4b64      	ldr	r3, [pc, #400]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c88:	4a63      	ldr	r2, [pc, #396]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c8a:	f043 0301 	orr.w	r3, r3, #1
 8008c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c90:	e01c      	b.n	8008ccc <HAL_RCC_OscConfig+0x324>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	2b05      	cmp	r3, #5
 8008c98:	d10c      	bne.n	8008cb4 <HAL_RCC_OscConfig+0x30c>
 8008c9a:	4b5f      	ldr	r3, [pc, #380]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c9e:	4a5e      	ldr	r2, [pc, #376]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008ca0:	f043 0304 	orr.w	r3, r3, #4
 8008ca4:	6713      	str	r3, [r2, #112]	@ 0x70
 8008ca6:	4b5c      	ldr	r3, [pc, #368]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008caa:	4a5b      	ldr	r2, [pc, #364]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cac:	f043 0301 	orr.w	r3, r3, #1
 8008cb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8008cb2:	e00b      	b.n	8008ccc <HAL_RCC_OscConfig+0x324>
 8008cb4:	4b58      	ldr	r3, [pc, #352]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cb8:	4a57      	ldr	r2, [pc, #348]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cba:	f023 0301 	bic.w	r3, r3, #1
 8008cbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8008cc0:	4b55      	ldr	r3, [pc, #340]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cc4:	4a54      	ldr	r2, [pc, #336]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cc6:	f023 0304 	bic.w	r3, r3, #4
 8008cca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d015      	beq.n	8008d00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cd4:	f7fe f96e 	bl	8006fb4 <HAL_GetTick>
 8008cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cda:	e00a      	b.n	8008cf2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008cdc:	f7fe f96a 	bl	8006fb4 <HAL_GetTick>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	1ad3      	subs	r3, r2, r3
 8008ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d901      	bls.n	8008cf2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008cee:	2303      	movs	r3, #3
 8008cf0:	e0cb      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cf2:	4b49      	ldr	r3, [pc, #292]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cf6:	f003 0302 	and.w	r3, r3, #2
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d0ee      	beq.n	8008cdc <HAL_RCC_OscConfig+0x334>
 8008cfe:	e014      	b.n	8008d2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008d00:	f7fe f958 	bl	8006fb4 <HAL_GetTick>
 8008d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d06:	e00a      	b.n	8008d1e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d08:	f7fe f954 	bl	8006fb4 <HAL_GetTick>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d901      	bls.n	8008d1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008d1a:	2303      	movs	r3, #3
 8008d1c:	e0b5      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d1e:	4b3e      	ldr	r3, [pc, #248]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d22:	f003 0302 	and.w	r3, r3, #2
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1ee      	bne.n	8008d08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008d2a:	7dfb      	ldrb	r3, [r7, #23]
 8008d2c:	2b01      	cmp	r3, #1
 8008d2e:	d105      	bne.n	8008d3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008d30:	4b39      	ldr	r3, [pc, #228]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d34:	4a38      	ldr	r2, [pc, #224]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008d36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	699b      	ldr	r3, [r3, #24]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	f000 80a1 	beq.w	8008e88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008d46:	4b34      	ldr	r3, [pc, #208]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	f003 030c 	and.w	r3, r3, #12
 8008d4e:	2b08      	cmp	r3, #8
 8008d50:	d05c      	beq.n	8008e0c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	699b      	ldr	r3, [r3, #24]
 8008d56:	2b02      	cmp	r3, #2
 8008d58:	d141      	bne.n	8008dde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d5a:	4b31      	ldr	r3, [pc, #196]	@ (8008e20 <HAL_RCC_OscConfig+0x478>)
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d60:	f7fe f928 	bl	8006fb4 <HAL_GetTick>
 8008d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d66:	e008      	b.n	8008d7a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d68:	f7fe f924 	bl	8006fb4 <HAL_GetTick>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	1ad3      	subs	r3, r2, r3
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d901      	bls.n	8008d7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008d76:	2303      	movs	r3, #3
 8008d78:	e087      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d7a:	4b27      	ldr	r3, [pc, #156]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1f0      	bne.n	8008d68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	69da      	ldr	r2, [r3, #28]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6a1b      	ldr	r3, [r3, #32]
 8008d8e:	431a      	orrs	r2, r3
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d94:	019b      	lsls	r3, r3, #6
 8008d96:	431a      	orrs	r2, r3
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d9c:	085b      	lsrs	r3, r3, #1
 8008d9e:	3b01      	subs	r3, #1
 8008da0:	041b      	lsls	r3, r3, #16
 8008da2:	431a      	orrs	r2, r3
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008da8:	061b      	lsls	r3, r3, #24
 8008daa:	491b      	ldr	r1, [pc, #108]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008dac:	4313      	orrs	r3, r2
 8008dae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008db0:	4b1b      	ldr	r3, [pc, #108]	@ (8008e20 <HAL_RCC_OscConfig+0x478>)
 8008db2:	2201      	movs	r2, #1
 8008db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008db6:	f7fe f8fd 	bl	8006fb4 <HAL_GetTick>
 8008dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008dbc:	e008      	b.n	8008dd0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dbe:	f7fe f8f9 	bl	8006fb4 <HAL_GetTick>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	1ad3      	subs	r3, r2, r3
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d901      	bls.n	8008dd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008dcc:	2303      	movs	r3, #3
 8008dce:	e05c      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008dd0:	4b11      	ldr	r3, [pc, #68]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d0f0      	beq.n	8008dbe <HAL_RCC_OscConfig+0x416>
 8008ddc:	e054      	b.n	8008e88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008dde:	4b10      	ldr	r3, [pc, #64]	@ (8008e20 <HAL_RCC_OscConfig+0x478>)
 8008de0:	2200      	movs	r2, #0
 8008de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008de4:	f7fe f8e6 	bl	8006fb4 <HAL_GetTick>
 8008de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008dea:	e008      	b.n	8008dfe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dec:	f7fe f8e2 	bl	8006fb4 <HAL_GetTick>
 8008df0:	4602      	mov	r2, r0
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	1ad3      	subs	r3, r2, r3
 8008df6:	2b02      	cmp	r3, #2
 8008df8:	d901      	bls.n	8008dfe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	e045      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008dfe:	4b06      	ldr	r3, [pc, #24]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d1f0      	bne.n	8008dec <HAL_RCC_OscConfig+0x444>
 8008e0a:	e03d      	b.n	8008e88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	699b      	ldr	r3, [r3, #24]
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	d107      	bne.n	8008e24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008e14:	2301      	movs	r3, #1
 8008e16:	e038      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
 8008e18:	40023800 	.word	0x40023800
 8008e1c:	40007000 	.word	0x40007000
 8008e20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008e24:	4b1b      	ldr	r3, [pc, #108]	@ (8008e94 <HAL_RCC_OscConfig+0x4ec>)
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	699b      	ldr	r3, [r3, #24]
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d028      	beq.n	8008e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d121      	bne.n	8008e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d11a      	bne.n	8008e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008e4e:	68fa      	ldr	r2, [r7, #12]
 8008e50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008e54:	4013      	ands	r3, r2
 8008e56:	687a      	ldr	r2, [r7, #4]
 8008e58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008e5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d111      	bne.n	8008e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e6a:	085b      	lsrs	r3, r3, #1
 8008e6c:	3b01      	subs	r3, #1
 8008e6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d107      	bne.n	8008e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d001      	beq.n	8008e88 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008e84:	2301      	movs	r3, #1
 8008e86:	e000      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3718      	adds	r7, #24
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	40023800 	.word	0x40023800

08008e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d101      	bne.n	8008eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e0cc      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008eac:	4b68      	ldr	r3, [pc, #416]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f003 030f 	and.w	r3, r3, #15
 8008eb4:	683a      	ldr	r2, [r7, #0]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d90c      	bls.n	8008ed4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008eba:	4b65      	ldr	r3, [pc, #404]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008ebc:	683a      	ldr	r2, [r7, #0]
 8008ebe:	b2d2      	uxtb	r2, r2
 8008ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ec2:	4b63      	ldr	r3, [pc, #396]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 030f 	and.w	r3, r3, #15
 8008eca:	683a      	ldr	r2, [r7, #0]
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d001      	beq.n	8008ed4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	e0b8      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f003 0302 	and.w	r3, r3, #2
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d020      	beq.n	8008f22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f003 0304 	and.w	r3, r3, #4
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d005      	beq.n	8008ef8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008eec:	4b59      	ldr	r3, [pc, #356]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008eee:	689b      	ldr	r3, [r3, #8]
 8008ef0:	4a58      	ldr	r2, [pc, #352]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008ef2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008ef6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 0308 	and.w	r3, r3, #8
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d005      	beq.n	8008f10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008f04:	4b53      	ldr	r3, [pc, #332]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	4a52      	ldr	r2, [pc, #328]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008f0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f10:	4b50      	ldr	r3, [pc, #320]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	494d      	ldr	r1, [pc, #308]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f003 0301 	and.w	r3, r3, #1
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d044      	beq.n	8008fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d107      	bne.n	8008f46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f36:	4b47      	ldr	r3, [pc, #284]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d119      	bne.n	8008f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f42:	2301      	movs	r3, #1
 8008f44:	e07f      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	2b02      	cmp	r3, #2
 8008f4c:	d003      	beq.n	8008f56 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008f52:	2b03      	cmp	r3, #3
 8008f54:	d107      	bne.n	8008f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008f56:	4b3f      	ldr	r3, [pc, #252]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d109      	bne.n	8008f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e06f      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f66:	4b3b      	ldr	r3, [pc, #236]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f003 0302 	and.w	r3, r3, #2
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d101      	bne.n	8008f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e067      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008f76:	4b37      	ldr	r3, [pc, #220]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f78:	689b      	ldr	r3, [r3, #8]
 8008f7a:	f023 0203 	bic.w	r2, r3, #3
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	4934      	ldr	r1, [pc, #208]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f84:	4313      	orrs	r3, r2
 8008f86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008f88:	f7fe f814 	bl	8006fb4 <HAL_GetTick>
 8008f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f8e:	e00a      	b.n	8008fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f90:	f7fe f810 	bl	8006fb4 <HAL_GetTick>
 8008f94:	4602      	mov	r2, r0
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	1ad3      	subs	r3, r2, r3
 8008f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d901      	bls.n	8008fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008fa2:	2303      	movs	r3, #3
 8008fa4:	e04f      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008fa8:	689b      	ldr	r3, [r3, #8]
 8008faa:	f003 020c 	and.w	r2, r3, #12
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d1eb      	bne.n	8008f90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008fb8:	4b25      	ldr	r3, [pc, #148]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f003 030f 	and.w	r3, r3, #15
 8008fc0:	683a      	ldr	r2, [r7, #0]
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d20c      	bcs.n	8008fe0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008fc6:	4b22      	ldr	r3, [pc, #136]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008fc8:	683a      	ldr	r2, [r7, #0]
 8008fca:	b2d2      	uxtb	r2, r2
 8008fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008fce:	4b20      	ldr	r3, [pc, #128]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f003 030f 	and.w	r3, r3, #15
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d001      	beq.n	8008fe0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e032      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f003 0304 	and.w	r3, r3, #4
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d008      	beq.n	8008ffe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008fec:	4b19      	ldr	r3, [pc, #100]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	4916      	ldr	r1, [pc, #88]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f003 0308 	and.w	r3, r3, #8
 8009006:	2b00      	cmp	r3, #0
 8009008:	d009      	beq.n	800901e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800900a:	4b12      	ldr	r3, [pc, #72]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	691b      	ldr	r3, [r3, #16]
 8009016:	00db      	lsls	r3, r3, #3
 8009018:	490e      	ldr	r1, [pc, #56]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 800901a:	4313      	orrs	r3, r2
 800901c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800901e:	f000 f821 	bl	8009064 <HAL_RCC_GetSysClockFreq>
 8009022:	4602      	mov	r2, r0
 8009024:	4b0b      	ldr	r3, [pc, #44]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	091b      	lsrs	r3, r3, #4
 800902a:	f003 030f 	and.w	r3, r3, #15
 800902e:	490a      	ldr	r1, [pc, #40]	@ (8009058 <HAL_RCC_ClockConfig+0x1c0>)
 8009030:	5ccb      	ldrb	r3, [r1, r3]
 8009032:	fa22 f303 	lsr.w	r3, r2, r3
 8009036:	4a09      	ldr	r2, [pc, #36]	@ (800905c <HAL_RCC_ClockConfig+0x1c4>)
 8009038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800903a:	4b09      	ldr	r3, [pc, #36]	@ (8009060 <HAL_RCC_ClockConfig+0x1c8>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4618      	mov	r0, r3
 8009040:	f7fd ff74 	bl	8006f2c <HAL_InitTick>

  return HAL_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3710      	adds	r7, #16
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	40023c00 	.word	0x40023c00
 8009054:	40023800 	.word	0x40023800
 8009058:	0800b9ec 	.word	0x0800b9ec
 800905c:	20000794 	.word	0x20000794
 8009060:	20000798 	.word	0x20000798

08009064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009068:	b090      	sub	sp, #64	@ 0x40
 800906a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800906c:	2300      	movs	r3, #0
 800906e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8009070:	2300      	movs	r3, #0
 8009072:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8009074:	2300      	movs	r3, #0
 8009076:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8009078:	2300      	movs	r3, #0
 800907a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800907c:	4b59      	ldr	r3, [pc, #356]	@ (80091e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	f003 030c 	and.w	r3, r3, #12
 8009084:	2b08      	cmp	r3, #8
 8009086:	d00d      	beq.n	80090a4 <HAL_RCC_GetSysClockFreq+0x40>
 8009088:	2b08      	cmp	r3, #8
 800908a:	f200 80a1 	bhi.w	80091d0 <HAL_RCC_GetSysClockFreq+0x16c>
 800908e:	2b00      	cmp	r3, #0
 8009090:	d002      	beq.n	8009098 <HAL_RCC_GetSysClockFreq+0x34>
 8009092:	2b04      	cmp	r3, #4
 8009094:	d003      	beq.n	800909e <HAL_RCC_GetSysClockFreq+0x3a>
 8009096:	e09b      	b.n	80091d0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009098:	4b53      	ldr	r3, [pc, #332]	@ (80091e8 <HAL_RCC_GetSysClockFreq+0x184>)
 800909a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800909c:	e09b      	b.n	80091d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800909e:	4b53      	ldr	r3, [pc, #332]	@ (80091ec <HAL_RCC_GetSysClockFreq+0x188>)
 80090a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80090a2:	e098      	b.n	80091d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80090a4:	4b4f      	ldr	r3, [pc, #316]	@ (80091e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80090ae:	4b4d      	ldr	r3, [pc, #308]	@ (80091e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d028      	beq.n	800910c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80090ba:	4b4a      	ldr	r3, [pc, #296]	@ (80091e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	099b      	lsrs	r3, r3, #6
 80090c0:	2200      	movs	r2, #0
 80090c2:	623b      	str	r3, [r7, #32]
 80090c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80090c6:	6a3b      	ldr	r3, [r7, #32]
 80090c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80090cc:	2100      	movs	r1, #0
 80090ce:	4b47      	ldr	r3, [pc, #284]	@ (80091ec <HAL_RCC_GetSysClockFreq+0x188>)
 80090d0:	fb03 f201 	mul.w	r2, r3, r1
 80090d4:	2300      	movs	r3, #0
 80090d6:	fb00 f303 	mul.w	r3, r0, r3
 80090da:	4413      	add	r3, r2
 80090dc:	4a43      	ldr	r2, [pc, #268]	@ (80091ec <HAL_RCC_GetSysClockFreq+0x188>)
 80090de:	fba0 1202 	umull	r1, r2, r0, r2
 80090e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80090e4:	460a      	mov	r2, r1
 80090e6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80090e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090ea:	4413      	add	r3, r2
 80090ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090f0:	2200      	movs	r2, #0
 80090f2:	61bb      	str	r3, [r7, #24]
 80090f4:	61fa      	str	r2, [r7, #28]
 80090f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80090fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80090fe:	f7f7 fdf3 	bl	8000ce8 <__aeabi_uldivmod>
 8009102:	4602      	mov	r2, r0
 8009104:	460b      	mov	r3, r1
 8009106:	4613      	mov	r3, r2
 8009108:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800910a:	e053      	b.n	80091b4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800910c:	4b35      	ldr	r3, [pc, #212]	@ (80091e4 <HAL_RCC_GetSysClockFreq+0x180>)
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	099b      	lsrs	r3, r3, #6
 8009112:	2200      	movs	r2, #0
 8009114:	613b      	str	r3, [r7, #16]
 8009116:	617a      	str	r2, [r7, #20]
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800911e:	f04f 0b00 	mov.w	fp, #0
 8009122:	4652      	mov	r2, sl
 8009124:	465b      	mov	r3, fp
 8009126:	f04f 0000 	mov.w	r0, #0
 800912a:	f04f 0100 	mov.w	r1, #0
 800912e:	0159      	lsls	r1, r3, #5
 8009130:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009134:	0150      	lsls	r0, r2, #5
 8009136:	4602      	mov	r2, r0
 8009138:	460b      	mov	r3, r1
 800913a:	ebb2 080a 	subs.w	r8, r2, sl
 800913e:	eb63 090b 	sbc.w	r9, r3, fp
 8009142:	f04f 0200 	mov.w	r2, #0
 8009146:	f04f 0300 	mov.w	r3, #0
 800914a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800914e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8009152:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8009156:	ebb2 0408 	subs.w	r4, r2, r8
 800915a:	eb63 0509 	sbc.w	r5, r3, r9
 800915e:	f04f 0200 	mov.w	r2, #0
 8009162:	f04f 0300 	mov.w	r3, #0
 8009166:	00eb      	lsls	r3, r5, #3
 8009168:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800916c:	00e2      	lsls	r2, r4, #3
 800916e:	4614      	mov	r4, r2
 8009170:	461d      	mov	r5, r3
 8009172:	eb14 030a 	adds.w	r3, r4, sl
 8009176:	603b      	str	r3, [r7, #0]
 8009178:	eb45 030b 	adc.w	r3, r5, fp
 800917c:	607b      	str	r3, [r7, #4]
 800917e:	f04f 0200 	mov.w	r2, #0
 8009182:	f04f 0300 	mov.w	r3, #0
 8009186:	e9d7 4500 	ldrd	r4, r5, [r7]
 800918a:	4629      	mov	r1, r5
 800918c:	028b      	lsls	r3, r1, #10
 800918e:	4621      	mov	r1, r4
 8009190:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009194:	4621      	mov	r1, r4
 8009196:	028a      	lsls	r2, r1, #10
 8009198:	4610      	mov	r0, r2
 800919a:	4619      	mov	r1, r3
 800919c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800919e:	2200      	movs	r2, #0
 80091a0:	60bb      	str	r3, [r7, #8]
 80091a2:	60fa      	str	r2, [r7, #12]
 80091a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80091a8:	f7f7 fd9e 	bl	8000ce8 <__aeabi_uldivmod>
 80091ac:	4602      	mov	r2, r0
 80091ae:	460b      	mov	r3, r1
 80091b0:	4613      	mov	r3, r2
 80091b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80091b4:	4b0b      	ldr	r3, [pc, #44]	@ (80091e4 <HAL_RCC_GetSysClockFreq+0x180>)
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	0c1b      	lsrs	r3, r3, #16
 80091ba:	f003 0303 	and.w	r3, r3, #3
 80091be:	3301      	adds	r3, #1
 80091c0:	005b      	lsls	r3, r3, #1
 80091c2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80091c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80091c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80091cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80091ce:	e002      	b.n	80091d6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80091d0:	4b05      	ldr	r3, [pc, #20]	@ (80091e8 <HAL_RCC_GetSysClockFreq+0x184>)
 80091d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80091d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80091d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3740      	adds	r7, #64	@ 0x40
 80091dc:	46bd      	mov	sp, r7
 80091de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091e2:	bf00      	nop
 80091e4:	40023800 	.word	0x40023800
 80091e8:	00f42400 	.word	0x00f42400
 80091ec:	017d7840 	.word	0x017d7840

080091f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80091f0:	b480      	push	{r7}
 80091f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80091f4:	4b03      	ldr	r3, [pc, #12]	@ (8009204 <HAL_RCC_GetHCLKFreq+0x14>)
 80091f6:	681b      	ldr	r3, [r3, #0]
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr
 8009202:	bf00      	nop
 8009204:	20000794 	.word	0x20000794

08009208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800920c:	f7ff fff0 	bl	80091f0 <HAL_RCC_GetHCLKFreq>
 8009210:	4602      	mov	r2, r0
 8009212:	4b05      	ldr	r3, [pc, #20]	@ (8009228 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	0a9b      	lsrs	r3, r3, #10
 8009218:	f003 0307 	and.w	r3, r3, #7
 800921c:	4903      	ldr	r1, [pc, #12]	@ (800922c <HAL_RCC_GetPCLK1Freq+0x24>)
 800921e:	5ccb      	ldrb	r3, [r1, r3]
 8009220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009224:	4618      	mov	r0, r3
 8009226:	bd80      	pop	{r7, pc}
 8009228:	40023800 	.word	0x40023800
 800922c:	0800b9fc 	.word	0x0800b9fc

08009230 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d101      	bne.n	8009242 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e07b      	b.n	800933a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009246:	2b00      	cmp	r3, #0
 8009248:	d108      	bne.n	800925c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009252:	d009      	beq.n	8009268 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	61da      	str	r2, [r3, #28]
 800925a:	e005      	b.n	8009268 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009274:	b2db      	uxtb	r3, r3
 8009276:	2b00      	cmp	r3, #0
 8009278:	d106      	bne.n	8009288 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2200      	movs	r2, #0
 800927e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f7fd fca2 	bl	8006bcc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2202      	movs	r2, #2
 800928c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	681a      	ldr	r2, [r3, #0]
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800929e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80092b0:	431a      	orrs	r2, r3
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	68db      	ldr	r3, [r3, #12]
 80092b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80092ba:	431a      	orrs	r2, r3
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	f003 0302 	and.w	r3, r3, #2
 80092c4:	431a      	orrs	r2, r3
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	695b      	ldr	r3, [r3, #20]
 80092ca:	f003 0301 	and.w	r3, r3, #1
 80092ce:	431a      	orrs	r2, r3
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	699b      	ldr	r3, [r3, #24]
 80092d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80092d8:	431a      	orrs	r2, r3
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	69db      	ldr	r3, [r3, #28]
 80092de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80092e2:	431a      	orrs	r2, r3
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6a1b      	ldr	r3, [r3, #32]
 80092e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092ec:	ea42 0103 	orr.w	r1, r2, r3
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	430a      	orrs	r2, r1
 80092fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	699b      	ldr	r3, [r3, #24]
 8009304:	0c1b      	lsrs	r3, r3, #16
 8009306:	f003 0104 	and.w	r1, r3, #4
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800930e:	f003 0210 	and.w	r2, r3, #16
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	430a      	orrs	r2, r1
 8009318:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	69da      	ldr	r2, [r3, #28]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009328:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2201      	movs	r2, #1
 8009334:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009338:	2300      	movs	r3, #0
}
 800933a:	4618      	mov	r0, r3
 800933c:	3708      	adds	r7, #8
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}

08009342 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009342:	b580      	push	{r7, lr}
 8009344:	b088      	sub	sp, #32
 8009346:	af00      	add	r7, sp, #0
 8009348:	60f8      	str	r0, [r7, #12]
 800934a:	60b9      	str	r1, [r7, #8]
 800934c:	603b      	str	r3, [r7, #0]
 800934e:	4613      	mov	r3, r2
 8009350:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009352:	f7fd fe2f 	bl	8006fb4 <HAL_GetTick>
 8009356:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009358:	88fb      	ldrh	r3, [r7, #6]
 800935a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009362:	b2db      	uxtb	r3, r3
 8009364:	2b01      	cmp	r3, #1
 8009366:	d001      	beq.n	800936c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009368:	2302      	movs	r3, #2
 800936a:	e12a      	b.n	80095c2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d002      	beq.n	8009378 <HAL_SPI_Transmit+0x36>
 8009372:	88fb      	ldrh	r3, [r7, #6]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d101      	bne.n	800937c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	e122      	b.n	80095c2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009382:	2b01      	cmp	r3, #1
 8009384:	d101      	bne.n	800938a <HAL_SPI_Transmit+0x48>
 8009386:	2302      	movs	r3, #2
 8009388:	e11b      	b.n	80095c2 <HAL_SPI_Transmit+0x280>
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2201      	movs	r2, #1
 800938e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2203      	movs	r2, #3
 8009396:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2200      	movs	r2, #0
 800939e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	68ba      	ldr	r2, [r7, #8]
 80093a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	88fa      	ldrh	r2, [r7, #6]
 80093aa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	88fa      	ldrh	r2, [r7, #6]
 80093b0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2200      	movs	r2, #0
 80093b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	2200      	movs	r2, #0
 80093bc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2200      	movs	r2, #0
 80093c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2200      	movs	r2, #0
 80093c8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2200      	movs	r2, #0
 80093ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	689b      	ldr	r3, [r3, #8]
 80093d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093d8:	d10f      	bne.n	80093fa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	681a      	ldr	r2, [r3, #0]
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80093e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	681a      	ldr	r2, [r3, #0]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80093f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009404:	2b40      	cmp	r3, #64	@ 0x40
 8009406:	d007      	beq.n	8009418 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	681a      	ldr	r2, [r3, #0]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009416:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009420:	d152      	bne.n	80094c8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	685b      	ldr	r3, [r3, #4]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d002      	beq.n	8009430 <HAL_SPI_Transmit+0xee>
 800942a:	8b7b      	ldrh	r3, [r7, #26]
 800942c:	2b01      	cmp	r3, #1
 800942e:	d145      	bne.n	80094bc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009434:	881a      	ldrh	r2, [r3, #0]
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009440:	1c9a      	adds	r2, r3, #2
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800944a:	b29b      	uxth	r3, r3
 800944c:	3b01      	subs	r3, #1
 800944e:	b29a      	uxth	r2, r3
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009454:	e032      	b.n	80094bc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	f003 0302 	and.w	r3, r3, #2
 8009460:	2b02      	cmp	r3, #2
 8009462:	d112      	bne.n	800948a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009468:	881a      	ldrh	r2, [r3, #0]
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009474:	1c9a      	adds	r2, r3, #2
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800947e:	b29b      	uxth	r3, r3
 8009480:	3b01      	subs	r3, #1
 8009482:	b29a      	uxth	r2, r3
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009488:	e018      	b.n	80094bc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800948a:	f7fd fd93 	bl	8006fb4 <HAL_GetTick>
 800948e:	4602      	mov	r2, r0
 8009490:	69fb      	ldr	r3, [r7, #28]
 8009492:	1ad3      	subs	r3, r2, r3
 8009494:	683a      	ldr	r2, [r7, #0]
 8009496:	429a      	cmp	r2, r3
 8009498:	d803      	bhi.n	80094a2 <HAL_SPI_Transmit+0x160>
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094a0:	d102      	bne.n	80094a8 <HAL_SPI_Transmit+0x166>
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d109      	bne.n	80094bc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	2201      	movs	r2, #1
 80094ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2200      	movs	r2, #0
 80094b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80094b8:	2303      	movs	r3, #3
 80094ba:	e082      	b.n	80095c2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80094c0:	b29b      	uxth	r3, r3
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d1c7      	bne.n	8009456 <HAL_SPI_Transmit+0x114>
 80094c6:	e053      	b.n	8009570 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d002      	beq.n	80094d6 <HAL_SPI_Transmit+0x194>
 80094d0:	8b7b      	ldrh	r3, [r7, #26]
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	d147      	bne.n	8009566 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	330c      	adds	r3, #12
 80094e0:	7812      	ldrb	r2, [r2, #0]
 80094e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094e8:	1c5a      	adds	r2, r3, #1
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80094f2:	b29b      	uxth	r3, r3
 80094f4:	3b01      	subs	r3, #1
 80094f6:	b29a      	uxth	r2, r3
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80094fc:	e033      	b.n	8009566 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	f003 0302 	and.w	r3, r3, #2
 8009508:	2b02      	cmp	r3, #2
 800950a:	d113      	bne.n	8009534 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	330c      	adds	r3, #12
 8009516:	7812      	ldrb	r2, [r2, #0]
 8009518:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800951e:	1c5a      	adds	r2, r3, #1
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009528:	b29b      	uxth	r3, r3
 800952a:	3b01      	subs	r3, #1
 800952c:	b29a      	uxth	r2, r3
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009532:	e018      	b.n	8009566 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009534:	f7fd fd3e 	bl	8006fb4 <HAL_GetTick>
 8009538:	4602      	mov	r2, r0
 800953a:	69fb      	ldr	r3, [r7, #28]
 800953c:	1ad3      	subs	r3, r2, r3
 800953e:	683a      	ldr	r2, [r7, #0]
 8009540:	429a      	cmp	r2, r3
 8009542:	d803      	bhi.n	800954c <HAL_SPI_Transmit+0x20a>
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800954a:	d102      	bne.n	8009552 <HAL_SPI_Transmit+0x210>
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d109      	bne.n	8009566 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2201      	movs	r2, #1
 8009556:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2200      	movs	r2, #0
 800955e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009562:	2303      	movs	r3, #3
 8009564:	e02d      	b.n	80095c2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800956a:	b29b      	uxth	r3, r3
 800956c:	2b00      	cmp	r3, #0
 800956e:	d1c6      	bne.n	80094fe <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009570:	69fa      	ldr	r2, [r7, #28]
 8009572:	6839      	ldr	r1, [r7, #0]
 8009574:	68f8      	ldr	r0, [r7, #12]
 8009576:	f000 fbd9 	bl	8009d2c <SPI_EndRxTxTransaction>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d002      	beq.n	8009586 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2220      	movs	r2, #32
 8009584:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d10a      	bne.n	80095a4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800958e:	2300      	movs	r3, #0
 8009590:	617b      	str	r3, [r7, #20]
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	68db      	ldr	r3, [r3, #12]
 8009598:	617b      	str	r3, [r7, #20]
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	617b      	str	r3, [r7, #20]
 80095a2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d001      	beq.n	80095c0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80095bc:	2301      	movs	r3, #1
 80095be:	e000      	b.n	80095c2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80095c0:	2300      	movs	r3, #0
  }
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3720      	adds	r7, #32
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b088      	sub	sp, #32
 80095ce:	af02      	add	r7, sp, #8
 80095d0:	60f8      	str	r0, [r7, #12]
 80095d2:	60b9      	str	r1, [r7, #8]
 80095d4:	603b      	str	r3, [r7, #0]
 80095d6:	4613      	mov	r3, r2
 80095d8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	2b01      	cmp	r3, #1
 80095e4:	d001      	beq.n	80095ea <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80095e6:	2302      	movs	r3, #2
 80095e8:	e104      	b.n	80097f4 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80095f2:	d112      	bne.n	800961a <HAL_SPI_Receive+0x50>
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d10e      	bne.n	800961a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2204      	movs	r2, #4
 8009600:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009604:	88fa      	ldrh	r2, [r7, #6]
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	9300      	str	r3, [sp, #0]
 800960a:	4613      	mov	r3, r2
 800960c:	68ba      	ldr	r2, [r7, #8]
 800960e:	68b9      	ldr	r1, [r7, #8]
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f000 f8f3 	bl	80097fc <HAL_SPI_TransmitReceive>
 8009616:	4603      	mov	r3, r0
 8009618:	e0ec      	b.n	80097f4 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800961a:	f7fd fccb 	bl	8006fb4 <HAL_GetTick>
 800961e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d002      	beq.n	800962c <HAL_SPI_Receive+0x62>
 8009626:	88fb      	ldrh	r3, [r7, #6]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d101      	bne.n	8009630 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	e0e1      	b.n	80097f4 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009636:	2b01      	cmp	r3, #1
 8009638:	d101      	bne.n	800963e <HAL_SPI_Receive+0x74>
 800963a:	2302      	movs	r3, #2
 800963c:	e0da      	b.n	80097f4 <HAL_SPI_Receive+0x22a>
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2201      	movs	r2, #1
 8009642:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	2204      	movs	r2, #4
 800964a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	2200      	movs	r2, #0
 8009652:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	68ba      	ldr	r2, [r7, #8]
 8009658:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	88fa      	ldrh	r2, [r7, #6]
 800965e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	88fa      	ldrh	r2, [r7, #6]
 8009664:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2200      	movs	r2, #0
 800966a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2200      	movs	r2, #0
 8009670:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2200      	movs	r2, #0
 8009676:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2200      	movs	r2, #0
 800967c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2200      	movs	r2, #0
 8009682:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	689b      	ldr	r3, [r3, #8]
 8009688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800968c:	d10f      	bne.n	80096ae <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	681a      	ldr	r2, [r3, #0]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800969c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80096ac:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096b8:	2b40      	cmp	r3, #64	@ 0x40
 80096ba:	d007      	beq.n	80096cc <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	681a      	ldr	r2, [r3, #0]
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80096ca:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	68db      	ldr	r3, [r3, #12]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d170      	bne.n	80097b6 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80096d4:	e035      	b.n	8009742 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	689b      	ldr	r3, [r3, #8]
 80096dc:	f003 0301 	and.w	r3, r3, #1
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d115      	bne.n	8009710 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f103 020c 	add.w	r2, r3, #12
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096f0:	7812      	ldrb	r2, [r2, #0]
 80096f2:	b2d2      	uxtb	r2, r2
 80096f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096fa:	1c5a      	adds	r2, r3, #1
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009704:	b29b      	uxth	r3, r3
 8009706:	3b01      	subs	r3, #1
 8009708:	b29a      	uxth	r2, r3
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800970e:	e018      	b.n	8009742 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009710:	f7fd fc50 	bl	8006fb4 <HAL_GetTick>
 8009714:	4602      	mov	r2, r0
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	1ad3      	subs	r3, r2, r3
 800971a:	683a      	ldr	r2, [r7, #0]
 800971c:	429a      	cmp	r2, r3
 800971e:	d803      	bhi.n	8009728 <HAL_SPI_Receive+0x15e>
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009726:	d102      	bne.n	800972e <HAL_SPI_Receive+0x164>
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d109      	bne.n	8009742 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2201      	movs	r2, #1
 8009732:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2200      	movs	r2, #0
 800973a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800973e:	2303      	movs	r3, #3
 8009740:	e058      	b.n	80097f4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009746:	b29b      	uxth	r3, r3
 8009748:	2b00      	cmp	r3, #0
 800974a:	d1c4      	bne.n	80096d6 <HAL_SPI_Receive+0x10c>
 800974c:	e038      	b.n	80097c0 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	f003 0301 	and.w	r3, r3, #1
 8009758:	2b01      	cmp	r3, #1
 800975a:	d113      	bne.n	8009784 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	68da      	ldr	r2, [r3, #12]
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009766:	b292      	uxth	r2, r2
 8009768:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800976e:	1c9a      	adds	r2, r3, #2
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009778:	b29b      	uxth	r3, r3
 800977a:	3b01      	subs	r3, #1
 800977c:	b29a      	uxth	r2, r3
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009782:	e018      	b.n	80097b6 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009784:	f7fd fc16 	bl	8006fb4 <HAL_GetTick>
 8009788:	4602      	mov	r2, r0
 800978a:	697b      	ldr	r3, [r7, #20]
 800978c:	1ad3      	subs	r3, r2, r3
 800978e:	683a      	ldr	r2, [r7, #0]
 8009790:	429a      	cmp	r2, r3
 8009792:	d803      	bhi.n	800979c <HAL_SPI_Receive+0x1d2>
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800979a:	d102      	bne.n	80097a2 <HAL_SPI_Receive+0x1d8>
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d109      	bne.n	80097b6 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2201      	movs	r2, #1
 80097a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80097b2:	2303      	movs	r3, #3
 80097b4:	e01e      	b.n	80097f4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097ba:	b29b      	uxth	r3, r3
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d1c6      	bne.n	800974e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80097c0:	697a      	ldr	r2, [r7, #20]
 80097c2:	6839      	ldr	r1, [r7, #0]
 80097c4:	68f8      	ldr	r0, [r7, #12]
 80097c6:	f000 fa4b 	bl	8009c60 <SPI_EndRxTransaction>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d002      	beq.n	80097d6 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2220      	movs	r2, #32
 80097d4:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2201      	movs	r2, #1
 80097da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d001      	beq.n	80097f2 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80097ee:	2301      	movs	r3, #1
 80097f0:	e000      	b.n	80097f4 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80097f2:	2300      	movs	r3, #0
  }
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3718      	adds	r7, #24
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}

080097fc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b08a      	sub	sp, #40	@ 0x28
 8009800:	af00      	add	r7, sp, #0
 8009802:	60f8      	str	r0, [r7, #12]
 8009804:	60b9      	str	r1, [r7, #8]
 8009806:	607a      	str	r2, [r7, #4]
 8009808:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800980a:	2301      	movs	r3, #1
 800980c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800980e:	f7fd fbd1 	bl	8006fb4 <HAL_GetTick>
 8009812:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800981a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009822:	887b      	ldrh	r3, [r7, #2]
 8009824:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009826:	7ffb      	ldrb	r3, [r7, #31]
 8009828:	2b01      	cmp	r3, #1
 800982a:	d00c      	beq.n	8009846 <HAL_SPI_TransmitReceive+0x4a>
 800982c:	69bb      	ldr	r3, [r7, #24]
 800982e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009832:	d106      	bne.n	8009842 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d102      	bne.n	8009842 <HAL_SPI_TransmitReceive+0x46>
 800983c:	7ffb      	ldrb	r3, [r7, #31]
 800983e:	2b04      	cmp	r3, #4
 8009840:	d001      	beq.n	8009846 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8009842:	2302      	movs	r3, #2
 8009844:	e17f      	b.n	8009b46 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d005      	beq.n	8009858 <HAL_SPI_TransmitReceive+0x5c>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d002      	beq.n	8009858 <HAL_SPI_TransmitReceive+0x5c>
 8009852:	887b      	ldrh	r3, [r7, #2]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d101      	bne.n	800985c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8009858:	2301      	movs	r3, #1
 800985a:	e174      	b.n	8009b46 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009862:	2b01      	cmp	r3, #1
 8009864:	d101      	bne.n	800986a <HAL_SPI_TransmitReceive+0x6e>
 8009866:	2302      	movs	r3, #2
 8009868:	e16d      	b.n	8009b46 <HAL_SPI_TransmitReceive+0x34a>
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2201      	movs	r2, #1
 800986e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009878:	b2db      	uxtb	r3, r3
 800987a:	2b04      	cmp	r3, #4
 800987c:	d003      	beq.n	8009886 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2205      	movs	r2, #5
 8009882:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2200      	movs	r2, #0
 800988a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	687a      	ldr	r2, [r7, #4]
 8009890:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	887a      	ldrh	r2, [r7, #2]
 8009896:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	887a      	ldrh	r2, [r7, #2]
 800989c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	68ba      	ldr	r2, [r7, #8]
 80098a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	887a      	ldrh	r2, [r7, #2]
 80098a8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	887a      	ldrh	r2, [r7, #2]
 80098ae:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2200      	movs	r2, #0
 80098b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2200      	movs	r2, #0
 80098ba:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098c6:	2b40      	cmp	r3, #64	@ 0x40
 80098c8:	d007      	beq.n	80098da <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80098d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	68db      	ldr	r3, [r3, #12]
 80098de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098e2:	d17e      	bne.n	80099e2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d002      	beq.n	80098f2 <HAL_SPI_TransmitReceive+0xf6>
 80098ec:	8afb      	ldrh	r3, [r7, #22]
 80098ee:	2b01      	cmp	r3, #1
 80098f0:	d16c      	bne.n	80099cc <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098f6:	881a      	ldrh	r2, [r3, #0]
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009902:	1c9a      	adds	r2, r3, #2
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800990c:	b29b      	uxth	r3, r3
 800990e:	3b01      	subs	r3, #1
 8009910:	b29a      	uxth	r2, r3
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009916:	e059      	b.n	80099cc <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	689b      	ldr	r3, [r3, #8]
 800991e:	f003 0302 	and.w	r3, r3, #2
 8009922:	2b02      	cmp	r3, #2
 8009924:	d11b      	bne.n	800995e <HAL_SPI_TransmitReceive+0x162>
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800992a:	b29b      	uxth	r3, r3
 800992c:	2b00      	cmp	r3, #0
 800992e:	d016      	beq.n	800995e <HAL_SPI_TransmitReceive+0x162>
 8009930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009932:	2b01      	cmp	r3, #1
 8009934:	d113      	bne.n	800995e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800993a:	881a      	ldrh	r2, [r3, #0]
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009946:	1c9a      	adds	r2, r3, #2
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009950:	b29b      	uxth	r3, r3
 8009952:	3b01      	subs	r3, #1
 8009954:	b29a      	uxth	r2, r3
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800995a:	2300      	movs	r3, #0
 800995c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	f003 0301 	and.w	r3, r3, #1
 8009968:	2b01      	cmp	r3, #1
 800996a:	d119      	bne.n	80099a0 <HAL_SPI_TransmitReceive+0x1a4>
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009970:	b29b      	uxth	r3, r3
 8009972:	2b00      	cmp	r3, #0
 8009974:	d014      	beq.n	80099a0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	68da      	ldr	r2, [r3, #12]
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009980:	b292      	uxth	r2, r2
 8009982:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009988:	1c9a      	adds	r2, r3, #2
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009992:	b29b      	uxth	r3, r3
 8009994:	3b01      	subs	r3, #1
 8009996:	b29a      	uxth	r2, r3
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800999c:	2301      	movs	r3, #1
 800999e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80099a0:	f7fd fb08 	bl	8006fb4 <HAL_GetTick>
 80099a4:	4602      	mov	r2, r0
 80099a6:	6a3b      	ldr	r3, [r7, #32]
 80099a8:	1ad3      	subs	r3, r2, r3
 80099aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099ac:	429a      	cmp	r2, r3
 80099ae:	d80d      	bhi.n	80099cc <HAL_SPI_TransmitReceive+0x1d0>
 80099b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099b6:	d009      	beq.n	80099cc <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2201      	movs	r2, #1
 80099bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2200      	movs	r2, #0
 80099c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80099c8:	2303      	movs	r3, #3
 80099ca:	e0bc      	b.n	8009b46 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80099d0:	b29b      	uxth	r3, r3
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d1a0      	bne.n	8009918 <HAL_SPI_TransmitReceive+0x11c>
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099da:	b29b      	uxth	r3, r3
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d19b      	bne.n	8009918 <HAL_SPI_TransmitReceive+0x11c>
 80099e0:	e082      	b.n	8009ae8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	685b      	ldr	r3, [r3, #4]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d002      	beq.n	80099f0 <HAL_SPI_TransmitReceive+0x1f4>
 80099ea:	8afb      	ldrh	r3, [r7, #22]
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d171      	bne.n	8009ad4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	330c      	adds	r3, #12
 80099fa:	7812      	ldrb	r2, [r2, #0]
 80099fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a02:	1c5a      	adds	r2, r3, #1
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	3b01      	subs	r3, #1
 8009a10:	b29a      	uxth	r2, r3
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a16:	e05d      	b.n	8009ad4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	f003 0302 	and.w	r3, r3, #2
 8009a22:	2b02      	cmp	r3, #2
 8009a24:	d11c      	bne.n	8009a60 <HAL_SPI_TransmitReceive+0x264>
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a2a:	b29b      	uxth	r3, r3
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d017      	beq.n	8009a60 <HAL_SPI_TransmitReceive+0x264>
 8009a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d114      	bne.n	8009a60 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	330c      	adds	r3, #12
 8009a40:	7812      	ldrb	r2, [r2, #0]
 8009a42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a48:	1c5a      	adds	r2, r3, #1
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009a52:	b29b      	uxth	r3, r3
 8009a54:	3b01      	subs	r3, #1
 8009a56:	b29a      	uxth	r2, r3
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	689b      	ldr	r3, [r3, #8]
 8009a66:	f003 0301 	and.w	r3, r3, #1
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d119      	bne.n	8009aa2 <HAL_SPI_TransmitReceive+0x2a6>
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a72:	b29b      	uxth	r3, r3
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d014      	beq.n	8009aa2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	68da      	ldr	r2, [r3, #12]
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a82:	b2d2      	uxtb	r2, r2
 8009a84:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a8a:	1c5a      	adds	r2, r3, #1
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a94:	b29b      	uxth	r3, r3
 8009a96:	3b01      	subs	r3, #1
 8009a98:	b29a      	uxth	r2, r3
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009aa2:	f7fd fa87 	bl	8006fb4 <HAL_GetTick>
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	6a3b      	ldr	r3, [r7, #32]
 8009aaa:	1ad3      	subs	r3, r2, r3
 8009aac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009aae:	429a      	cmp	r2, r3
 8009ab0:	d803      	bhi.n	8009aba <HAL_SPI_TransmitReceive+0x2be>
 8009ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ab8:	d102      	bne.n	8009ac0 <HAL_SPI_TransmitReceive+0x2c4>
 8009aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d109      	bne.n	8009ad4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2200      	movs	r2, #0
 8009acc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009ad0:	2303      	movs	r3, #3
 8009ad2:	e038      	b.n	8009b46 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d19c      	bne.n	8009a18 <HAL_SPI_TransmitReceive+0x21c>
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d197      	bne.n	8009a18 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009ae8:	6a3a      	ldr	r2, [r7, #32]
 8009aea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009aec:	68f8      	ldr	r0, [r7, #12]
 8009aee:	f000 f91d 	bl	8009d2c <SPI_EndRxTxTransaction>
 8009af2:	4603      	mov	r3, r0
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d008      	beq.n	8009b0a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	2220      	movs	r2, #32
 8009afc:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2200      	movs	r2, #0
 8009b02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009b06:	2301      	movs	r3, #1
 8009b08:	e01d      	b.n	8009b46 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d10a      	bne.n	8009b28 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009b12:	2300      	movs	r3, #0
 8009b14:	613b      	str	r3, [r7, #16]
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	68db      	ldr	r3, [r3, #12]
 8009b1c:	613b      	str	r3, [r7, #16]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	689b      	ldr	r3, [r3, #8]
 8009b24:	613b      	str	r3, [r7, #16]
 8009b26:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2200      	movs	r2, #0
 8009b34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d001      	beq.n	8009b44 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	e000      	b.n	8009b46 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8009b44:	2300      	movs	r3, #0
  }
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3728      	adds	r7, #40	@ 0x28
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
	...

08009b50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b088      	sub	sp, #32
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	603b      	str	r3, [r7, #0]
 8009b5c:	4613      	mov	r3, r2
 8009b5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009b60:	f7fd fa28 	bl	8006fb4 <HAL_GetTick>
 8009b64:	4602      	mov	r2, r0
 8009b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b68:	1a9b      	subs	r3, r3, r2
 8009b6a:	683a      	ldr	r2, [r7, #0]
 8009b6c:	4413      	add	r3, r2
 8009b6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009b70:	f7fd fa20 	bl	8006fb4 <HAL_GetTick>
 8009b74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009b76:	4b39      	ldr	r3, [pc, #228]	@ (8009c5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	015b      	lsls	r3, r3, #5
 8009b7c:	0d1b      	lsrs	r3, r3, #20
 8009b7e:	69fa      	ldr	r2, [r7, #28]
 8009b80:	fb02 f303 	mul.w	r3, r2, r3
 8009b84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009b86:	e054      	b.n	8009c32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b8e:	d050      	beq.n	8009c32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009b90:	f7fd fa10 	bl	8006fb4 <HAL_GetTick>
 8009b94:	4602      	mov	r2, r0
 8009b96:	69bb      	ldr	r3, [r7, #24]
 8009b98:	1ad3      	subs	r3, r2, r3
 8009b9a:	69fa      	ldr	r2, [r7, #28]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d902      	bls.n	8009ba6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009ba0:	69fb      	ldr	r3, [r7, #28]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d13d      	bne.n	8009c22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	685a      	ldr	r2, [r3, #4]
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009bb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	685b      	ldr	r3, [r3, #4]
 8009bba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009bbe:	d111      	bne.n	8009be4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	689b      	ldr	r3, [r3, #8]
 8009bc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009bc8:	d004      	beq.n	8009bd4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bd2:	d107      	bne.n	8009be4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009be2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009be8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bec:	d10f      	bne.n	8009c0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	681a      	ldr	r2, [r3, #0]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009bfc:	601a      	str	r2, [r3, #0]
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009c0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	2201      	movs	r2, #1
 8009c12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8009c1e:	2303      	movs	r3, #3
 8009c20:	e017      	b.n	8009c52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d101      	bne.n	8009c2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	3b01      	subs	r3, #1
 8009c30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	689a      	ldr	r2, [r3, #8]
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	4013      	ands	r3, r2
 8009c3c:	68ba      	ldr	r2, [r7, #8]
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	bf0c      	ite	eq
 8009c42:	2301      	moveq	r3, #1
 8009c44:	2300      	movne	r3, #0
 8009c46:	b2db      	uxtb	r3, r3
 8009c48:	461a      	mov	r2, r3
 8009c4a:	79fb      	ldrb	r3, [r7, #7]
 8009c4c:	429a      	cmp	r2, r3
 8009c4e:	d19b      	bne.n	8009b88 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3720      	adds	r7, #32
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	20000794 	.word	0x20000794

08009c60 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b086      	sub	sp, #24
 8009c64:	af02      	add	r7, sp, #8
 8009c66:	60f8      	str	r0, [r7, #12]
 8009c68:	60b9      	str	r1, [r7, #8]
 8009c6a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009c74:	d111      	bne.n	8009c9a <SPI_EndRxTransaction+0x3a>
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	689b      	ldr	r3, [r3, #8]
 8009c7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c7e:	d004      	beq.n	8009c8a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c88:	d107      	bne.n	8009c9a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	681a      	ldr	r2, [r3, #0]
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c98:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009ca2:	d12a      	bne.n	8009cfa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	689b      	ldr	r3, [r3, #8]
 8009ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cac:	d012      	beq.n	8009cd4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	9300      	str	r3, [sp, #0]
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	2180      	movs	r1, #128	@ 0x80
 8009cb8:	68f8      	ldr	r0, [r7, #12]
 8009cba:	f7ff ff49 	bl	8009b50 <SPI_WaitFlagStateUntilTimeout>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d02d      	beq.n	8009d20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cc8:	f043 0220 	orr.w	r2, r3, #32
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009cd0:	2303      	movs	r3, #3
 8009cd2:	e026      	b.n	8009d22 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	9300      	str	r3, [sp, #0]
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	2101      	movs	r1, #1
 8009cde:	68f8      	ldr	r0, [r7, #12]
 8009ce0:	f7ff ff36 	bl	8009b50 <SPI_WaitFlagStateUntilTimeout>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d01a      	beq.n	8009d20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cee:	f043 0220 	orr.w	r2, r3, #32
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009cf6:	2303      	movs	r3, #3
 8009cf8:	e013      	b.n	8009d22 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	9300      	str	r3, [sp, #0]
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	2200      	movs	r2, #0
 8009d02:	2101      	movs	r1, #1
 8009d04:	68f8      	ldr	r0, [r7, #12]
 8009d06:	f7ff ff23 	bl	8009b50 <SPI_WaitFlagStateUntilTimeout>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d007      	beq.n	8009d20 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d14:	f043 0220 	orr.w	r2, r3, #32
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009d1c:	2303      	movs	r3, #3
 8009d1e:	e000      	b.n	8009d22 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009d20:	2300      	movs	r3, #0
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3710      	adds	r7, #16
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
	...

08009d2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b088      	sub	sp, #32
 8009d30:	af02      	add	r7, sp, #8
 8009d32:	60f8      	str	r0, [r7, #12]
 8009d34:	60b9      	str	r1, [r7, #8]
 8009d36:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	9300      	str	r3, [sp, #0]
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	2201      	movs	r2, #1
 8009d40:	2102      	movs	r1, #2
 8009d42:	68f8      	ldr	r0, [r7, #12]
 8009d44:	f7ff ff04 	bl	8009b50 <SPI_WaitFlagStateUntilTimeout>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d007      	beq.n	8009d5e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d52:	f043 0220 	orr.w	r2, r3, #32
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8009d5a:	2303      	movs	r3, #3
 8009d5c:	e032      	b.n	8009dc4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8009dcc <SPI_EndRxTxTransaction+0xa0>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	4a1b      	ldr	r2, [pc, #108]	@ (8009dd0 <SPI_EndRxTxTransaction+0xa4>)
 8009d64:	fba2 2303 	umull	r2, r3, r2, r3
 8009d68:	0d5b      	lsrs	r3, r3, #21
 8009d6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009d6e:	fb02 f303 	mul.w	r3, r2, r3
 8009d72:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	685b      	ldr	r3, [r3, #4]
 8009d78:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009d7c:	d112      	bne.n	8009da4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	9300      	str	r3, [sp, #0]
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	2200      	movs	r2, #0
 8009d86:	2180      	movs	r1, #128	@ 0x80
 8009d88:	68f8      	ldr	r0, [r7, #12]
 8009d8a:	f7ff fee1 	bl	8009b50 <SPI_WaitFlagStateUntilTimeout>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d016      	beq.n	8009dc2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d98:	f043 0220 	orr.w	r2, r3, #32
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009da0:	2303      	movs	r3, #3
 8009da2:	e00f      	b.n	8009dc4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d00a      	beq.n	8009dc0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	3b01      	subs	r3, #1
 8009dae:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	689b      	ldr	r3, [r3, #8]
 8009db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dba:	2b80      	cmp	r3, #128	@ 0x80
 8009dbc:	d0f2      	beq.n	8009da4 <SPI_EndRxTxTransaction+0x78>
 8009dbe:	e000      	b.n	8009dc2 <SPI_EndRxTxTransaction+0x96>
        break;
 8009dc0:	bf00      	nop
  }

  return HAL_OK;
 8009dc2:	2300      	movs	r3, #0
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3718      	adds	r7, #24
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	20000794 	.word	0x20000794
 8009dd0:	165e9f81 	.word	0x165e9f81

08009dd4 <malloc>:
 8009dd4:	4b02      	ldr	r3, [pc, #8]	@ (8009de0 <malloc+0xc>)
 8009dd6:	4601      	mov	r1, r0
 8009dd8:	6818      	ldr	r0, [r3, #0]
 8009dda:	f000 b82d 	b.w	8009e38 <_malloc_r>
 8009dde:	bf00      	nop
 8009de0:	200007a0 	.word	0x200007a0

08009de4 <free>:
 8009de4:	4b02      	ldr	r3, [pc, #8]	@ (8009df0 <free+0xc>)
 8009de6:	4601      	mov	r1, r0
 8009de8:	6818      	ldr	r0, [r3, #0]
 8009dea:	f000 b915 	b.w	800a018 <_free_r>
 8009dee:	bf00      	nop
 8009df0:	200007a0 	.word	0x200007a0

08009df4 <sbrk_aligned>:
 8009df4:	b570      	push	{r4, r5, r6, lr}
 8009df6:	4e0f      	ldr	r6, [pc, #60]	@ (8009e34 <sbrk_aligned+0x40>)
 8009df8:	460c      	mov	r4, r1
 8009dfa:	6831      	ldr	r1, [r6, #0]
 8009dfc:	4605      	mov	r5, r0
 8009dfe:	b911      	cbnz	r1, 8009e06 <sbrk_aligned+0x12>
 8009e00:	f000 f8ce 	bl	8009fa0 <_sbrk_r>
 8009e04:	6030      	str	r0, [r6, #0]
 8009e06:	4621      	mov	r1, r4
 8009e08:	4628      	mov	r0, r5
 8009e0a:	f000 f8c9 	bl	8009fa0 <_sbrk_r>
 8009e0e:	1c43      	adds	r3, r0, #1
 8009e10:	d103      	bne.n	8009e1a <sbrk_aligned+0x26>
 8009e12:	f04f 34ff 	mov.w	r4, #4294967295
 8009e16:	4620      	mov	r0, r4
 8009e18:	bd70      	pop	{r4, r5, r6, pc}
 8009e1a:	1cc4      	adds	r4, r0, #3
 8009e1c:	f024 0403 	bic.w	r4, r4, #3
 8009e20:	42a0      	cmp	r0, r4
 8009e22:	d0f8      	beq.n	8009e16 <sbrk_aligned+0x22>
 8009e24:	1a21      	subs	r1, r4, r0
 8009e26:	4628      	mov	r0, r5
 8009e28:	f000 f8ba 	bl	8009fa0 <_sbrk_r>
 8009e2c:	3001      	adds	r0, #1
 8009e2e:	d1f2      	bne.n	8009e16 <sbrk_aligned+0x22>
 8009e30:	e7ef      	b.n	8009e12 <sbrk_aligned+0x1e>
 8009e32:	bf00      	nop
 8009e34:	2000109c 	.word	0x2000109c

08009e38 <_malloc_r>:
 8009e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e3c:	1ccd      	adds	r5, r1, #3
 8009e3e:	f025 0503 	bic.w	r5, r5, #3
 8009e42:	3508      	adds	r5, #8
 8009e44:	2d0c      	cmp	r5, #12
 8009e46:	bf38      	it	cc
 8009e48:	250c      	movcc	r5, #12
 8009e4a:	2d00      	cmp	r5, #0
 8009e4c:	4606      	mov	r6, r0
 8009e4e:	db01      	blt.n	8009e54 <_malloc_r+0x1c>
 8009e50:	42a9      	cmp	r1, r5
 8009e52:	d904      	bls.n	8009e5e <_malloc_r+0x26>
 8009e54:	230c      	movs	r3, #12
 8009e56:	6033      	str	r3, [r6, #0]
 8009e58:	2000      	movs	r0, #0
 8009e5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e5e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009f34 <_malloc_r+0xfc>
 8009e62:	f000 f869 	bl	8009f38 <__malloc_lock>
 8009e66:	f8d8 3000 	ldr.w	r3, [r8]
 8009e6a:	461c      	mov	r4, r3
 8009e6c:	bb44      	cbnz	r4, 8009ec0 <_malloc_r+0x88>
 8009e6e:	4629      	mov	r1, r5
 8009e70:	4630      	mov	r0, r6
 8009e72:	f7ff ffbf 	bl	8009df4 <sbrk_aligned>
 8009e76:	1c43      	adds	r3, r0, #1
 8009e78:	4604      	mov	r4, r0
 8009e7a:	d158      	bne.n	8009f2e <_malloc_r+0xf6>
 8009e7c:	f8d8 4000 	ldr.w	r4, [r8]
 8009e80:	4627      	mov	r7, r4
 8009e82:	2f00      	cmp	r7, #0
 8009e84:	d143      	bne.n	8009f0e <_malloc_r+0xd6>
 8009e86:	2c00      	cmp	r4, #0
 8009e88:	d04b      	beq.n	8009f22 <_malloc_r+0xea>
 8009e8a:	6823      	ldr	r3, [r4, #0]
 8009e8c:	4639      	mov	r1, r7
 8009e8e:	4630      	mov	r0, r6
 8009e90:	eb04 0903 	add.w	r9, r4, r3
 8009e94:	f000 f884 	bl	8009fa0 <_sbrk_r>
 8009e98:	4581      	cmp	r9, r0
 8009e9a:	d142      	bne.n	8009f22 <_malloc_r+0xea>
 8009e9c:	6821      	ldr	r1, [r4, #0]
 8009e9e:	1a6d      	subs	r5, r5, r1
 8009ea0:	4629      	mov	r1, r5
 8009ea2:	4630      	mov	r0, r6
 8009ea4:	f7ff ffa6 	bl	8009df4 <sbrk_aligned>
 8009ea8:	3001      	adds	r0, #1
 8009eaa:	d03a      	beq.n	8009f22 <_malloc_r+0xea>
 8009eac:	6823      	ldr	r3, [r4, #0]
 8009eae:	442b      	add	r3, r5
 8009eb0:	6023      	str	r3, [r4, #0]
 8009eb2:	f8d8 3000 	ldr.w	r3, [r8]
 8009eb6:	685a      	ldr	r2, [r3, #4]
 8009eb8:	bb62      	cbnz	r2, 8009f14 <_malloc_r+0xdc>
 8009eba:	f8c8 7000 	str.w	r7, [r8]
 8009ebe:	e00f      	b.n	8009ee0 <_malloc_r+0xa8>
 8009ec0:	6822      	ldr	r2, [r4, #0]
 8009ec2:	1b52      	subs	r2, r2, r5
 8009ec4:	d420      	bmi.n	8009f08 <_malloc_r+0xd0>
 8009ec6:	2a0b      	cmp	r2, #11
 8009ec8:	d917      	bls.n	8009efa <_malloc_r+0xc2>
 8009eca:	1961      	adds	r1, r4, r5
 8009ecc:	42a3      	cmp	r3, r4
 8009ece:	6025      	str	r5, [r4, #0]
 8009ed0:	bf18      	it	ne
 8009ed2:	6059      	strne	r1, [r3, #4]
 8009ed4:	6863      	ldr	r3, [r4, #4]
 8009ed6:	bf08      	it	eq
 8009ed8:	f8c8 1000 	streq.w	r1, [r8]
 8009edc:	5162      	str	r2, [r4, r5]
 8009ede:	604b      	str	r3, [r1, #4]
 8009ee0:	4630      	mov	r0, r6
 8009ee2:	f000 f82f 	bl	8009f44 <__malloc_unlock>
 8009ee6:	f104 000b 	add.w	r0, r4, #11
 8009eea:	1d23      	adds	r3, r4, #4
 8009eec:	f020 0007 	bic.w	r0, r0, #7
 8009ef0:	1ac2      	subs	r2, r0, r3
 8009ef2:	bf1c      	itt	ne
 8009ef4:	1a1b      	subne	r3, r3, r0
 8009ef6:	50a3      	strne	r3, [r4, r2]
 8009ef8:	e7af      	b.n	8009e5a <_malloc_r+0x22>
 8009efa:	6862      	ldr	r2, [r4, #4]
 8009efc:	42a3      	cmp	r3, r4
 8009efe:	bf0c      	ite	eq
 8009f00:	f8c8 2000 	streq.w	r2, [r8]
 8009f04:	605a      	strne	r2, [r3, #4]
 8009f06:	e7eb      	b.n	8009ee0 <_malloc_r+0xa8>
 8009f08:	4623      	mov	r3, r4
 8009f0a:	6864      	ldr	r4, [r4, #4]
 8009f0c:	e7ae      	b.n	8009e6c <_malloc_r+0x34>
 8009f0e:	463c      	mov	r4, r7
 8009f10:	687f      	ldr	r7, [r7, #4]
 8009f12:	e7b6      	b.n	8009e82 <_malloc_r+0x4a>
 8009f14:	461a      	mov	r2, r3
 8009f16:	685b      	ldr	r3, [r3, #4]
 8009f18:	42a3      	cmp	r3, r4
 8009f1a:	d1fb      	bne.n	8009f14 <_malloc_r+0xdc>
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	6053      	str	r3, [r2, #4]
 8009f20:	e7de      	b.n	8009ee0 <_malloc_r+0xa8>
 8009f22:	230c      	movs	r3, #12
 8009f24:	6033      	str	r3, [r6, #0]
 8009f26:	4630      	mov	r0, r6
 8009f28:	f000 f80c 	bl	8009f44 <__malloc_unlock>
 8009f2c:	e794      	b.n	8009e58 <_malloc_r+0x20>
 8009f2e:	6005      	str	r5, [r0, #0]
 8009f30:	e7d6      	b.n	8009ee0 <_malloc_r+0xa8>
 8009f32:	bf00      	nop
 8009f34:	200010a0 	.word	0x200010a0

08009f38 <__malloc_lock>:
 8009f38:	4801      	ldr	r0, [pc, #4]	@ (8009f40 <__malloc_lock+0x8>)
 8009f3a:	f000 b86b 	b.w	800a014 <__retarget_lock_acquire_recursive>
 8009f3e:	bf00      	nop
 8009f40:	200011e0 	.word	0x200011e0

08009f44 <__malloc_unlock>:
 8009f44:	4801      	ldr	r0, [pc, #4]	@ (8009f4c <__malloc_unlock+0x8>)
 8009f46:	f000 b866 	b.w	800a016 <__retarget_lock_release_recursive>
 8009f4a:	bf00      	nop
 8009f4c:	200011e0 	.word	0x200011e0

08009f50 <siprintf>:
 8009f50:	b40e      	push	{r1, r2, r3}
 8009f52:	b500      	push	{lr}
 8009f54:	b09c      	sub	sp, #112	@ 0x70
 8009f56:	ab1d      	add	r3, sp, #116	@ 0x74
 8009f58:	9002      	str	r0, [sp, #8]
 8009f5a:	9006      	str	r0, [sp, #24]
 8009f5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009f60:	4809      	ldr	r0, [pc, #36]	@ (8009f88 <siprintf+0x38>)
 8009f62:	9107      	str	r1, [sp, #28]
 8009f64:	9104      	str	r1, [sp, #16]
 8009f66:	4909      	ldr	r1, [pc, #36]	@ (8009f8c <siprintf+0x3c>)
 8009f68:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f6c:	9105      	str	r1, [sp, #20]
 8009f6e:	6800      	ldr	r0, [r0, #0]
 8009f70:	9301      	str	r3, [sp, #4]
 8009f72:	a902      	add	r1, sp, #8
 8009f74:	f000 f8f6 	bl	800a164 <_svfiprintf_r>
 8009f78:	9b02      	ldr	r3, [sp, #8]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	701a      	strb	r2, [r3, #0]
 8009f7e:	b01c      	add	sp, #112	@ 0x70
 8009f80:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f84:	b003      	add	sp, #12
 8009f86:	4770      	bx	lr
 8009f88:	200007a0 	.word	0x200007a0
 8009f8c:	ffff0208 	.word	0xffff0208

08009f90 <memset>:
 8009f90:	4402      	add	r2, r0
 8009f92:	4603      	mov	r3, r0
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d100      	bne.n	8009f9a <memset+0xa>
 8009f98:	4770      	bx	lr
 8009f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8009f9e:	e7f9      	b.n	8009f94 <memset+0x4>

08009fa0 <_sbrk_r>:
 8009fa0:	b538      	push	{r3, r4, r5, lr}
 8009fa2:	4d06      	ldr	r5, [pc, #24]	@ (8009fbc <_sbrk_r+0x1c>)
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	4604      	mov	r4, r0
 8009fa8:	4608      	mov	r0, r1
 8009faa:	602b      	str	r3, [r5, #0]
 8009fac:	f7fc ff2a 	bl	8006e04 <_sbrk>
 8009fb0:	1c43      	adds	r3, r0, #1
 8009fb2:	d102      	bne.n	8009fba <_sbrk_r+0x1a>
 8009fb4:	682b      	ldr	r3, [r5, #0]
 8009fb6:	b103      	cbz	r3, 8009fba <_sbrk_r+0x1a>
 8009fb8:	6023      	str	r3, [r4, #0]
 8009fba:	bd38      	pop	{r3, r4, r5, pc}
 8009fbc:	200011dc 	.word	0x200011dc

08009fc0 <__errno>:
 8009fc0:	4b01      	ldr	r3, [pc, #4]	@ (8009fc8 <__errno+0x8>)
 8009fc2:	6818      	ldr	r0, [r3, #0]
 8009fc4:	4770      	bx	lr
 8009fc6:	bf00      	nop
 8009fc8:	200007a0 	.word	0x200007a0

08009fcc <__libc_init_array>:
 8009fcc:	b570      	push	{r4, r5, r6, lr}
 8009fce:	4d0d      	ldr	r5, [pc, #52]	@ (800a004 <__libc_init_array+0x38>)
 8009fd0:	4c0d      	ldr	r4, [pc, #52]	@ (800a008 <__libc_init_array+0x3c>)
 8009fd2:	1b64      	subs	r4, r4, r5
 8009fd4:	10a4      	asrs	r4, r4, #2
 8009fd6:	2600      	movs	r6, #0
 8009fd8:	42a6      	cmp	r6, r4
 8009fda:	d109      	bne.n	8009ff0 <__libc_init_array+0x24>
 8009fdc:	4d0b      	ldr	r5, [pc, #44]	@ (800a00c <__libc_init_array+0x40>)
 8009fde:	4c0c      	ldr	r4, [pc, #48]	@ (800a010 <__libc_init_array+0x44>)
 8009fe0:	f000 fba8 	bl	800a734 <_init>
 8009fe4:	1b64      	subs	r4, r4, r5
 8009fe6:	10a4      	asrs	r4, r4, #2
 8009fe8:	2600      	movs	r6, #0
 8009fea:	42a6      	cmp	r6, r4
 8009fec:	d105      	bne.n	8009ffa <__libc_init_array+0x2e>
 8009fee:	bd70      	pop	{r4, r5, r6, pc}
 8009ff0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ff4:	4798      	blx	r3
 8009ff6:	3601      	adds	r6, #1
 8009ff8:	e7ee      	b.n	8009fd8 <__libc_init_array+0xc>
 8009ffa:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ffe:	4798      	blx	r3
 800a000:	3601      	adds	r6, #1
 800a002:	e7f2      	b.n	8009fea <__libc_init_array+0x1e>
 800a004:	0800ba40 	.word	0x0800ba40
 800a008:	0800ba40 	.word	0x0800ba40
 800a00c:	0800ba40 	.word	0x0800ba40
 800a010:	0800ba44 	.word	0x0800ba44

0800a014 <__retarget_lock_acquire_recursive>:
 800a014:	4770      	bx	lr

0800a016 <__retarget_lock_release_recursive>:
 800a016:	4770      	bx	lr

0800a018 <_free_r>:
 800a018:	b538      	push	{r3, r4, r5, lr}
 800a01a:	4605      	mov	r5, r0
 800a01c:	2900      	cmp	r1, #0
 800a01e:	d041      	beq.n	800a0a4 <_free_r+0x8c>
 800a020:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a024:	1f0c      	subs	r4, r1, #4
 800a026:	2b00      	cmp	r3, #0
 800a028:	bfb8      	it	lt
 800a02a:	18e4      	addlt	r4, r4, r3
 800a02c:	f7ff ff84 	bl	8009f38 <__malloc_lock>
 800a030:	4a1d      	ldr	r2, [pc, #116]	@ (800a0a8 <_free_r+0x90>)
 800a032:	6813      	ldr	r3, [r2, #0]
 800a034:	b933      	cbnz	r3, 800a044 <_free_r+0x2c>
 800a036:	6063      	str	r3, [r4, #4]
 800a038:	6014      	str	r4, [r2, #0]
 800a03a:	4628      	mov	r0, r5
 800a03c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a040:	f7ff bf80 	b.w	8009f44 <__malloc_unlock>
 800a044:	42a3      	cmp	r3, r4
 800a046:	d908      	bls.n	800a05a <_free_r+0x42>
 800a048:	6820      	ldr	r0, [r4, #0]
 800a04a:	1821      	adds	r1, r4, r0
 800a04c:	428b      	cmp	r3, r1
 800a04e:	bf01      	itttt	eq
 800a050:	6819      	ldreq	r1, [r3, #0]
 800a052:	685b      	ldreq	r3, [r3, #4]
 800a054:	1809      	addeq	r1, r1, r0
 800a056:	6021      	streq	r1, [r4, #0]
 800a058:	e7ed      	b.n	800a036 <_free_r+0x1e>
 800a05a:	461a      	mov	r2, r3
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	b10b      	cbz	r3, 800a064 <_free_r+0x4c>
 800a060:	42a3      	cmp	r3, r4
 800a062:	d9fa      	bls.n	800a05a <_free_r+0x42>
 800a064:	6811      	ldr	r1, [r2, #0]
 800a066:	1850      	adds	r0, r2, r1
 800a068:	42a0      	cmp	r0, r4
 800a06a:	d10b      	bne.n	800a084 <_free_r+0x6c>
 800a06c:	6820      	ldr	r0, [r4, #0]
 800a06e:	4401      	add	r1, r0
 800a070:	1850      	adds	r0, r2, r1
 800a072:	4283      	cmp	r3, r0
 800a074:	6011      	str	r1, [r2, #0]
 800a076:	d1e0      	bne.n	800a03a <_free_r+0x22>
 800a078:	6818      	ldr	r0, [r3, #0]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	6053      	str	r3, [r2, #4]
 800a07e:	4408      	add	r0, r1
 800a080:	6010      	str	r0, [r2, #0]
 800a082:	e7da      	b.n	800a03a <_free_r+0x22>
 800a084:	d902      	bls.n	800a08c <_free_r+0x74>
 800a086:	230c      	movs	r3, #12
 800a088:	602b      	str	r3, [r5, #0]
 800a08a:	e7d6      	b.n	800a03a <_free_r+0x22>
 800a08c:	6820      	ldr	r0, [r4, #0]
 800a08e:	1821      	adds	r1, r4, r0
 800a090:	428b      	cmp	r3, r1
 800a092:	bf04      	itt	eq
 800a094:	6819      	ldreq	r1, [r3, #0]
 800a096:	685b      	ldreq	r3, [r3, #4]
 800a098:	6063      	str	r3, [r4, #4]
 800a09a:	bf04      	itt	eq
 800a09c:	1809      	addeq	r1, r1, r0
 800a09e:	6021      	streq	r1, [r4, #0]
 800a0a0:	6054      	str	r4, [r2, #4]
 800a0a2:	e7ca      	b.n	800a03a <_free_r+0x22>
 800a0a4:	bd38      	pop	{r3, r4, r5, pc}
 800a0a6:	bf00      	nop
 800a0a8:	200010a0 	.word	0x200010a0

0800a0ac <__ssputs_r>:
 800a0ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0b0:	688e      	ldr	r6, [r1, #8]
 800a0b2:	461f      	mov	r7, r3
 800a0b4:	42be      	cmp	r6, r7
 800a0b6:	680b      	ldr	r3, [r1, #0]
 800a0b8:	4682      	mov	sl, r0
 800a0ba:	460c      	mov	r4, r1
 800a0bc:	4690      	mov	r8, r2
 800a0be:	d82d      	bhi.n	800a11c <__ssputs_r+0x70>
 800a0c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a0c8:	d026      	beq.n	800a118 <__ssputs_r+0x6c>
 800a0ca:	6965      	ldr	r5, [r4, #20]
 800a0cc:	6909      	ldr	r1, [r1, #16]
 800a0ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0d2:	eba3 0901 	sub.w	r9, r3, r1
 800a0d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a0da:	1c7b      	adds	r3, r7, #1
 800a0dc:	444b      	add	r3, r9
 800a0de:	106d      	asrs	r5, r5, #1
 800a0e0:	429d      	cmp	r5, r3
 800a0e2:	bf38      	it	cc
 800a0e4:	461d      	movcc	r5, r3
 800a0e6:	0553      	lsls	r3, r2, #21
 800a0e8:	d527      	bpl.n	800a13a <__ssputs_r+0x8e>
 800a0ea:	4629      	mov	r1, r5
 800a0ec:	f7ff fea4 	bl	8009e38 <_malloc_r>
 800a0f0:	4606      	mov	r6, r0
 800a0f2:	b360      	cbz	r0, 800a14e <__ssputs_r+0xa2>
 800a0f4:	6921      	ldr	r1, [r4, #16]
 800a0f6:	464a      	mov	r2, r9
 800a0f8:	f000 fad8 	bl	800a6ac <memcpy>
 800a0fc:	89a3      	ldrh	r3, [r4, #12]
 800a0fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a106:	81a3      	strh	r3, [r4, #12]
 800a108:	6126      	str	r6, [r4, #16]
 800a10a:	6165      	str	r5, [r4, #20]
 800a10c:	444e      	add	r6, r9
 800a10e:	eba5 0509 	sub.w	r5, r5, r9
 800a112:	6026      	str	r6, [r4, #0]
 800a114:	60a5      	str	r5, [r4, #8]
 800a116:	463e      	mov	r6, r7
 800a118:	42be      	cmp	r6, r7
 800a11a:	d900      	bls.n	800a11e <__ssputs_r+0x72>
 800a11c:	463e      	mov	r6, r7
 800a11e:	6820      	ldr	r0, [r4, #0]
 800a120:	4632      	mov	r2, r6
 800a122:	4641      	mov	r1, r8
 800a124:	f000 faa8 	bl	800a678 <memmove>
 800a128:	68a3      	ldr	r3, [r4, #8]
 800a12a:	1b9b      	subs	r3, r3, r6
 800a12c:	60a3      	str	r3, [r4, #8]
 800a12e:	6823      	ldr	r3, [r4, #0]
 800a130:	4433      	add	r3, r6
 800a132:	6023      	str	r3, [r4, #0]
 800a134:	2000      	movs	r0, #0
 800a136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a13a:	462a      	mov	r2, r5
 800a13c:	f000 fac4 	bl	800a6c8 <_realloc_r>
 800a140:	4606      	mov	r6, r0
 800a142:	2800      	cmp	r0, #0
 800a144:	d1e0      	bne.n	800a108 <__ssputs_r+0x5c>
 800a146:	6921      	ldr	r1, [r4, #16]
 800a148:	4650      	mov	r0, sl
 800a14a:	f7ff ff65 	bl	800a018 <_free_r>
 800a14e:	230c      	movs	r3, #12
 800a150:	f8ca 3000 	str.w	r3, [sl]
 800a154:	89a3      	ldrh	r3, [r4, #12]
 800a156:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a15a:	81a3      	strh	r3, [r4, #12]
 800a15c:	f04f 30ff 	mov.w	r0, #4294967295
 800a160:	e7e9      	b.n	800a136 <__ssputs_r+0x8a>
	...

0800a164 <_svfiprintf_r>:
 800a164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a168:	4698      	mov	r8, r3
 800a16a:	898b      	ldrh	r3, [r1, #12]
 800a16c:	061b      	lsls	r3, r3, #24
 800a16e:	b09d      	sub	sp, #116	@ 0x74
 800a170:	4607      	mov	r7, r0
 800a172:	460d      	mov	r5, r1
 800a174:	4614      	mov	r4, r2
 800a176:	d510      	bpl.n	800a19a <_svfiprintf_r+0x36>
 800a178:	690b      	ldr	r3, [r1, #16]
 800a17a:	b973      	cbnz	r3, 800a19a <_svfiprintf_r+0x36>
 800a17c:	2140      	movs	r1, #64	@ 0x40
 800a17e:	f7ff fe5b 	bl	8009e38 <_malloc_r>
 800a182:	6028      	str	r0, [r5, #0]
 800a184:	6128      	str	r0, [r5, #16]
 800a186:	b930      	cbnz	r0, 800a196 <_svfiprintf_r+0x32>
 800a188:	230c      	movs	r3, #12
 800a18a:	603b      	str	r3, [r7, #0]
 800a18c:	f04f 30ff 	mov.w	r0, #4294967295
 800a190:	b01d      	add	sp, #116	@ 0x74
 800a192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a196:	2340      	movs	r3, #64	@ 0x40
 800a198:	616b      	str	r3, [r5, #20]
 800a19a:	2300      	movs	r3, #0
 800a19c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a19e:	2320      	movs	r3, #32
 800a1a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a1a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1a8:	2330      	movs	r3, #48	@ 0x30
 800a1aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a348 <_svfiprintf_r+0x1e4>
 800a1ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1b2:	f04f 0901 	mov.w	r9, #1
 800a1b6:	4623      	mov	r3, r4
 800a1b8:	469a      	mov	sl, r3
 800a1ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1be:	b10a      	cbz	r2, 800a1c4 <_svfiprintf_r+0x60>
 800a1c0:	2a25      	cmp	r2, #37	@ 0x25
 800a1c2:	d1f9      	bne.n	800a1b8 <_svfiprintf_r+0x54>
 800a1c4:	ebba 0b04 	subs.w	fp, sl, r4
 800a1c8:	d00b      	beq.n	800a1e2 <_svfiprintf_r+0x7e>
 800a1ca:	465b      	mov	r3, fp
 800a1cc:	4622      	mov	r2, r4
 800a1ce:	4629      	mov	r1, r5
 800a1d0:	4638      	mov	r0, r7
 800a1d2:	f7ff ff6b 	bl	800a0ac <__ssputs_r>
 800a1d6:	3001      	adds	r0, #1
 800a1d8:	f000 80a7 	beq.w	800a32a <_svfiprintf_r+0x1c6>
 800a1dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1de:	445a      	add	r2, fp
 800a1e0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	f000 809f 	beq.w	800a32a <_svfiprintf_r+0x1c6>
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a1f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1f6:	f10a 0a01 	add.w	sl, sl, #1
 800a1fa:	9304      	str	r3, [sp, #16]
 800a1fc:	9307      	str	r3, [sp, #28]
 800a1fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a202:	931a      	str	r3, [sp, #104]	@ 0x68
 800a204:	4654      	mov	r4, sl
 800a206:	2205      	movs	r2, #5
 800a208:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a20c:	484e      	ldr	r0, [pc, #312]	@ (800a348 <_svfiprintf_r+0x1e4>)
 800a20e:	f7f5 ffef 	bl	80001f0 <memchr>
 800a212:	9a04      	ldr	r2, [sp, #16]
 800a214:	b9d8      	cbnz	r0, 800a24e <_svfiprintf_r+0xea>
 800a216:	06d0      	lsls	r0, r2, #27
 800a218:	bf44      	itt	mi
 800a21a:	2320      	movmi	r3, #32
 800a21c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a220:	0711      	lsls	r1, r2, #28
 800a222:	bf44      	itt	mi
 800a224:	232b      	movmi	r3, #43	@ 0x2b
 800a226:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a22a:	f89a 3000 	ldrb.w	r3, [sl]
 800a22e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a230:	d015      	beq.n	800a25e <_svfiprintf_r+0xfa>
 800a232:	9a07      	ldr	r2, [sp, #28]
 800a234:	4654      	mov	r4, sl
 800a236:	2000      	movs	r0, #0
 800a238:	f04f 0c0a 	mov.w	ip, #10
 800a23c:	4621      	mov	r1, r4
 800a23e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a242:	3b30      	subs	r3, #48	@ 0x30
 800a244:	2b09      	cmp	r3, #9
 800a246:	d94b      	bls.n	800a2e0 <_svfiprintf_r+0x17c>
 800a248:	b1b0      	cbz	r0, 800a278 <_svfiprintf_r+0x114>
 800a24a:	9207      	str	r2, [sp, #28]
 800a24c:	e014      	b.n	800a278 <_svfiprintf_r+0x114>
 800a24e:	eba0 0308 	sub.w	r3, r0, r8
 800a252:	fa09 f303 	lsl.w	r3, r9, r3
 800a256:	4313      	orrs	r3, r2
 800a258:	9304      	str	r3, [sp, #16]
 800a25a:	46a2      	mov	sl, r4
 800a25c:	e7d2      	b.n	800a204 <_svfiprintf_r+0xa0>
 800a25e:	9b03      	ldr	r3, [sp, #12]
 800a260:	1d19      	adds	r1, r3, #4
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	9103      	str	r1, [sp, #12]
 800a266:	2b00      	cmp	r3, #0
 800a268:	bfbb      	ittet	lt
 800a26a:	425b      	neglt	r3, r3
 800a26c:	f042 0202 	orrlt.w	r2, r2, #2
 800a270:	9307      	strge	r3, [sp, #28]
 800a272:	9307      	strlt	r3, [sp, #28]
 800a274:	bfb8      	it	lt
 800a276:	9204      	strlt	r2, [sp, #16]
 800a278:	7823      	ldrb	r3, [r4, #0]
 800a27a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a27c:	d10a      	bne.n	800a294 <_svfiprintf_r+0x130>
 800a27e:	7863      	ldrb	r3, [r4, #1]
 800a280:	2b2a      	cmp	r3, #42	@ 0x2a
 800a282:	d132      	bne.n	800a2ea <_svfiprintf_r+0x186>
 800a284:	9b03      	ldr	r3, [sp, #12]
 800a286:	1d1a      	adds	r2, r3, #4
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	9203      	str	r2, [sp, #12]
 800a28c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a290:	3402      	adds	r4, #2
 800a292:	9305      	str	r3, [sp, #20]
 800a294:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a358 <_svfiprintf_r+0x1f4>
 800a298:	7821      	ldrb	r1, [r4, #0]
 800a29a:	2203      	movs	r2, #3
 800a29c:	4650      	mov	r0, sl
 800a29e:	f7f5 ffa7 	bl	80001f0 <memchr>
 800a2a2:	b138      	cbz	r0, 800a2b4 <_svfiprintf_r+0x150>
 800a2a4:	9b04      	ldr	r3, [sp, #16]
 800a2a6:	eba0 000a 	sub.w	r0, r0, sl
 800a2aa:	2240      	movs	r2, #64	@ 0x40
 800a2ac:	4082      	lsls	r2, r0
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	3401      	adds	r4, #1
 800a2b2:	9304      	str	r3, [sp, #16]
 800a2b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2b8:	4824      	ldr	r0, [pc, #144]	@ (800a34c <_svfiprintf_r+0x1e8>)
 800a2ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2be:	2206      	movs	r2, #6
 800a2c0:	f7f5 ff96 	bl	80001f0 <memchr>
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	d036      	beq.n	800a336 <_svfiprintf_r+0x1d2>
 800a2c8:	4b21      	ldr	r3, [pc, #132]	@ (800a350 <_svfiprintf_r+0x1ec>)
 800a2ca:	bb1b      	cbnz	r3, 800a314 <_svfiprintf_r+0x1b0>
 800a2cc:	9b03      	ldr	r3, [sp, #12]
 800a2ce:	3307      	adds	r3, #7
 800a2d0:	f023 0307 	bic.w	r3, r3, #7
 800a2d4:	3308      	adds	r3, #8
 800a2d6:	9303      	str	r3, [sp, #12]
 800a2d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2da:	4433      	add	r3, r6
 800a2dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2de:	e76a      	b.n	800a1b6 <_svfiprintf_r+0x52>
 800a2e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2e4:	460c      	mov	r4, r1
 800a2e6:	2001      	movs	r0, #1
 800a2e8:	e7a8      	b.n	800a23c <_svfiprintf_r+0xd8>
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	3401      	adds	r4, #1
 800a2ee:	9305      	str	r3, [sp, #20]
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	f04f 0c0a 	mov.w	ip, #10
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2fc:	3a30      	subs	r2, #48	@ 0x30
 800a2fe:	2a09      	cmp	r2, #9
 800a300:	d903      	bls.n	800a30a <_svfiprintf_r+0x1a6>
 800a302:	2b00      	cmp	r3, #0
 800a304:	d0c6      	beq.n	800a294 <_svfiprintf_r+0x130>
 800a306:	9105      	str	r1, [sp, #20]
 800a308:	e7c4      	b.n	800a294 <_svfiprintf_r+0x130>
 800a30a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a30e:	4604      	mov	r4, r0
 800a310:	2301      	movs	r3, #1
 800a312:	e7f0      	b.n	800a2f6 <_svfiprintf_r+0x192>
 800a314:	ab03      	add	r3, sp, #12
 800a316:	9300      	str	r3, [sp, #0]
 800a318:	462a      	mov	r2, r5
 800a31a:	4b0e      	ldr	r3, [pc, #56]	@ (800a354 <_svfiprintf_r+0x1f0>)
 800a31c:	a904      	add	r1, sp, #16
 800a31e:	4638      	mov	r0, r7
 800a320:	f3af 8000 	nop.w
 800a324:	1c42      	adds	r2, r0, #1
 800a326:	4606      	mov	r6, r0
 800a328:	d1d6      	bne.n	800a2d8 <_svfiprintf_r+0x174>
 800a32a:	89ab      	ldrh	r3, [r5, #12]
 800a32c:	065b      	lsls	r3, r3, #25
 800a32e:	f53f af2d 	bmi.w	800a18c <_svfiprintf_r+0x28>
 800a332:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a334:	e72c      	b.n	800a190 <_svfiprintf_r+0x2c>
 800a336:	ab03      	add	r3, sp, #12
 800a338:	9300      	str	r3, [sp, #0]
 800a33a:	462a      	mov	r2, r5
 800a33c:	4b05      	ldr	r3, [pc, #20]	@ (800a354 <_svfiprintf_r+0x1f0>)
 800a33e:	a904      	add	r1, sp, #16
 800a340:	4638      	mov	r0, r7
 800a342:	f000 f879 	bl	800a438 <_printf_i>
 800a346:	e7ed      	b.n	800a324 <_svfiprintf_r+0x1c0>
 800a348:	0800ba04 	.word	0x0800ba04
 800a34c:	0800ba0e 	.word	0x0800ba0e
 800a350:	00000000 	.word	0x00000000
 800a354:	0800a0ad 	.word	0x0800a0ad
 800a358:	0800ba0a 	.word	0x0800ba0a

0800a35c <_printf_common>:
 800a35c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a360:	4616      	mov	r6, r2
 800a362:	4698      	mov	r8, r3
 800a364:	688a      	ldr	r2, [r1, #8]
 800a366:	690b      	ldr	r3, [r1, #16]
 800a368:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a36c:	4293      	cmp	r3, r2
 800a36e:	bfb8      	it	lt
 800a370:	4613      	movlt	r3, r2
 800a372:	6033      	str	r3, [r6, #0]
 800a374:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a378:	4607      	mov	r7, r0
 800a37a:	460c      	mov	r4, r1
 800a37c:	b10a      	cbz	r2, 800a382 <_printf_common+0x26>
 800a37e:	3301      	adds	r3, #1
 800a380:	6033      	str	r3, [r6, #0]
 800a382:	6823      	ldr	r3, [r4, #0]
 800a384:	0699      	lsls	r1, r3, #26
 800a386:	bf42      	ittt	mi
 800a388:	6833      	ldrmi	r3, [r6, #0]
 800a38a:	3302      	addmi	r3, #2
 800a38c:	6033      	strmi	r3, [r6, #0]
 800a38e:	6825      	ldr	r5, [r4, #0]
 800a390:	f015 0506 	ands.w	r5, r5, #6
 800a394:	d106      	bne.n	800a3a4 <_printf_common+0x48>
 800a396:	f104 0a19 	add.w	sl, r4, #25
 800a39a:	68e3      	ldr	r3, [r4, #12]
 800a39c:	6832      	ldr	r2, [r6, #0]
 800a39e:	1a9b      	subs	r3, r3, r2
 800a3a0:	42ab      	cmp	r3, r5
 800a3a2:	dc26      	bgt.n	800a3f2 <_printf_common+0x96>
 800a3a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a3a8:	6822      	ldr	r2, [r4, #0]
 800a3aa:	3b00      	subs	r3, #0
 800a3ac:	bf18      	it	ne
 800a3ae:	2301      	movne	r3, #1
 800a3b0:	0692      	lsls	r2, r2, #26
 800a3b2:	d42b      	bmi.n	800a40c <_printf_common+0xb0>
 800a3b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a3b8:	4641      	mov	r1, r8
 800a3ba:	4638      	mov	r0, r7
 800a3bc:	47c8      	blx	r9
 800a3be:	3001      	adds	r0, #1
 800a3c0:	d01e      	beq.n	800a400 <_printf_common+0xa4>
 800a3c2:	6823      	ldr	r3, [r4, #0]
 800a3c4:	6922      	ldr	r2, [r4, #16]
 800a3c6:	f003 0306 	and.w	r3, r3, #6
 800a3ca:	2b04      	cmp	r3, #4
 800a3cc:	bf02      	ittt	eq
 800a3ce:	68e5      	ldreq	r5, [r4, #12]
 800a3d0:	6833      	ldreq	r3, [r6, #0]
 800a3d2:	1aed      	subeq	r5, r5, r3
 800a3d4:	68a3      	ldr	r3, [r4, #8]
 800a3d6:	bf0c      	ite	eq
 800a3d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a3dc:	2500      	movne	r5, #0
 800a3de:	4293      	cmp	r3, r2
 800a3e0:	bfc4      	itt	gt
 800a3e2:	1a9b      	subgt	r3, r3, r2
 800a3e4:	18ed      	addgt	r5, r5, r3
 800a3e6:	2600      	movs	r6, #0
 800a3e8:	341a      	adds	r4, #26
 800a3ea:	42b5      	cmp	r5, r6
 800a3ec:	d11a      	bne.n	800a424 <_printf_common+0xc8>
 800a3ee:	2000      	movs	r0, #0
 800a3f0:	e008      	b.n	800a404 <_printf_common+0xa8>
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	4652      	mov	r2, sl
 800a3f6:	4641      	mov	r1, r8
 800a3f8:	4638      	mov	r0, r7
 800a3fa:	47c8      	blx	r9
 800a3fc:	3001      	adds	r0, #1
 800a3fe:	d103      	bne.n	800a408 <_printf_common+0xac>
 800a400:	f04f 30ff 	mov.w	r0, #4294967295
 800a404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a408:	3501      	adds	r5, #1
 800a40a:	e7c6      	b.n	800a39a <_printf_common+0x3e>
 800a40c:	18e1      	adds	r1, r4, r3
 800a40e:	1c5a      	adds	r2, r3, #1
 800a410:	2030      	movs	r0, #48	@ 0x30
 800a412:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a416:	4422      	add	r2, r4
 800a418:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a41c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a420:	3302      	adds	r3, #2
 800a422:	e7c7      	b.n	800a3b4 <_printf_common+0x58>
 800a424:	2301      	movs	r3, #1
 800a426:	4622      	mov	r2, r4
 800a428:	4641      	mov	r1, r8
 800a42a:	4638      	mov	r0, r7
 800a42c:	47c8      	blx	r9
 800a42e:	3001      	adds	r0, #1
 800a430:	d0e6      	beq.n	800a400 <_printf_common+0xa4>
 800a432:	3601      	adds	r6, #1
 800a434:	e7d9      	b.n	800a3ea <_printf_common+0x8e>
	...

0800a438 <_printf_i>:
 800a438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a43c:	7e0f      	ldrb	r7, [r1, #24]
 800a43e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a440:	2f78      	cmp	r7, #120	@ 0x78
 800a442:	4691      	mov	r9, r2
 800a444:	4680      	mov	r8, r0
 800a446:	460c      	mov	r4, r1
 800a448:	469a      	mov	sl, r3
 800a44a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a44e:	d807      	bhi.n	800a460 <_printf_i+0x28>
 800a450:	2f62      	cmp	r7, #98	@ 0x62
 800a452:	d80a      	bhi.n	800a46a <_printf_i+0x32>
 800a454:	2f00      	cmp	r7, #0
 800a456:	f000 80d2 	beq.w	800a5fe <_printf_i+0x1c6>
 800a45a:	2f58      	cmp	r7, #88	@ 0x58
 800a45c:	f000 80b9 	beq.w	800a5d2 <_printf_i+0x19a>
 800a460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a464:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a468:	e03a      	b.n	800a4e0 <_printf_i+0xa8>
 800a46a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a46e:	2b15      	cmp	r3, #21
 800a470:	d8f6      	bhi.n	800a460 <_printf_i+0x28>
 800a472:	a101      	add	r1, pc, #4	@ (adr r1, 800a478 <_printf_i+0x40>)
 800a474:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a478:	0800a4d1 	.word	0x0800a4d1
 800a47c:	0800a4e5 	.word	0x0800a4e5
 800a480:	0800a461 	.word	0x0800a461
 800a484:	0800a461 	.word	0x0800a461
 800a488:	0800a461 	.word	0x0800a461
 800a48c:	0800a461 	.word	0x0800a461
 800a490:	0800a4e5 	.word	0x0800a4e5
 800a494:	0800a461 	.word	0x0800a461
 800a498:	0800a461 	.word	0x0800a461
 800a49c:	0800a461 	.word	0x0800a461
 800a4a0:	0800a461 	.word	0x0800a461
 800a4a4:	0800a5e5 	.word	0x0800a5e5
 800a4a8:	0800a50f 	.word	0x0800a50f
 800a4ac:	0800a59f 	.word	0x0800a59f
 800a4b0:	0800a461 	.word	0x0800a461
 800a4b4:	0800a461 	.word	0x0800a461
 800a4b8:	0800a607 	.word	0x0800a607
 800a4bc:	0800a461 	.word	0x0800a461
 800a4c0:	0800a50f 	.word	0x0800a50f
 800a4c4:	0800a461 	.word	0x0800a461
 800a4c8:	0800a461 	.word	0x0800a461
 800a4cc:	0800a5a7 	.word	0x0800a5a7
 800a4d0:	6833      	ldr	r3, [r6, #0]
 800a4d2:	1d1a      	adds	r2, r3, #4
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	6032      	str	r2, [r6, #0]
 800a4d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a4dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	e09d      	b.n	800a620 <_printf_i+0x1e8>
 800a4e4:	6833      	ldr	r3, [r6, #0]
 800a4e6:	6820      	ldr	r0, [r4, #0]
 800a4e8:	1d19      	adds	r1, r3, #4
 800a4ea:	6031      	str	r1, [r6, #0]
 800a4ec:	0606      	lsls	r6, r0, #24
 800a4ee:	d501      	bpl.n	800a4f4 <_printf_i+0xbc>
 800a4f0:	681d      	ldr	r5, [r3, #0]
 800a4f2:	e003      	b.n	800a4fc <_printf_i+0xc4>
 800a4f4:	0645      	lsls	r5, r0, #25
 800a4f6:	d5fb      	bpl.n	800a4f0 <_printf_i+0xb8>
 800a4f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a4fc:	2d00      	cmp	r5, #0
 800a4fe:	da03      	bge.n	800a508 <_printf_i+0xd0>
 800a500:	232d      	movs	r3, #45	@ 0x2d
 800a502:	426d      	negs	r5, r5
 800a504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a508:	4859      	ldr	r0, [pc, #356]	@ (800a670 <_printf_i+0x238>)
 800a50a:	230a      	movs	r3, #10
 800a50c:	e011      	b.n	800a532 <_printf_i+0xfa>
 800a50e:	6821      	ldr	r1, [r4, #0]
 800a510:	6833      	ldr	r3, [r6, #0]
 800a512:	0608      	lsls	r0, r1, #24
 800a514:	f853 5b04 	ldr.w	r5, [r3], #4
 800a518:	d402      	bmi.n	800a520 <_printf_i+0xe8>
 800a51a:	0649      	lsls	r1, r1, #25
 800a51c:	bf48      	it	mi
 800a51e:	b2ad      	uxthmi	r5, r5
 800a520:	2f6f      	cmp	r7, #111	@ 0x6f
 800a522:	4853      	ldr	r0, [pc, #332]	@ (800a670 <_printf_i+0x238>)
 800a524:	6033      	str	r3, [r6, #0]
 800a526:	bf14      	ite	ne
 800a528:	230a      	movne	r3, #10
 800a52a:	2308      	moveq	r3, #8
 800a52c:	2100      	movs	r1, #0
 800a52e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a532:	6866      	ldr	r6, [r4, #4]
 800a534:	60a6      	str	r6, [r4, #8]
 800a536:	2e00      	cmp	r6, #0
 800a538:	bfa2      	ittt	ge
 800a53a:	6821      	ldrge	r1, [r4, #0]
 800a53c:	f021 0104 	bicge.w	r1, r1, #4
 800a540:	6021      	strge	r1, [r4, #0]
 800a542:	b90d      	cbnz	r5, 800a548 <_printf_i+0x110>
 800a544:	2e00      	cmp	r6, #0
 800a546:	d04b      	beq.n	800a5e0 <_printf_i+0x1a8>
 800a548:	4616      	mov	r6, r2
 800a54a:	fbb5 f1f3 	udiv	r1, r5, r3
 800a54e:	fb03 5711 	mls	r7, r3, r1, r5
 800a552:	5dc7      	ldrb	r7, [r0, r7]
 800a554:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a558:	462f      	mov	r7, r5
 800a55a:	42bb      	cmp	r3, r7
 800a55c:	460d      	mov	r5, r1
 800a55e:	d9f4      	bls.n	800a54a <_printf_i+0x112>
 800a560:	2b08      	cmp	r3, #8
 800a562:	d10b      	bne.n	800a57c <_printf_i+0x144>
 800a564:	6823      	ldr	r3, [r4, #0]
 800a566:	07df      	lsls	r7, r3, #31
 800a568:	d508      	bpl.n	800a57c <_printf_i+0x144>
 800a56a:	6923      	ldr	r3, [r4, #16]
 800a56c:	6861      	ldr	r1, [r4, #4]
 800a56e:	4299      	cmp	r1, r3
 800a570:	bfde      	ittt	le
 800a572:	2330      	movle	r3, #48	@ 0x30
 800a574:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a578:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a57c:	1b92      	subs	r2, r2, r6
 800a57e:	6122      	str	r2, [r4, #16]
 800a580:	f8cd a000 	str.w	sl, [sp]
 800a584:	464b      	mov	r3, r9
 800a586:	aa03      	add	r2, sp, #12
 800a588:	4621      	mov	r1, r4
 800a58a:	4640      	mov	r0, r8
 800a58c:	f7ff fee6 	bl	800a35c <_printf_common>
 800a590:	3001      	adds	r0, #1
 800a592:	d14a      	bne.n	800a62a <_printf_i+0x1f2>
 800a594:	f04f 30ff 	mov.w	r0, #4294967295
 800a598:	b004      	add	sp, #16
 800a59a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a59e:	6823      	ldr	r3, [r4, #0]
 800a5a0:	f043 0320 	orr.w	r3, r3, #32
 800a5a4:	6023      	str	r3, [r4, #0]
 800a5a6:	4833      	ldr	r0, [pc, #204]	@ (800a674 <_printf_i+0x23c>)
 800a5a8:	2778      	movs	r7, #120	@ 0x78
 800a5aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a5ae:	6823      	ldr	r3, [r4, #0]
 800a5b0:	6831      	ldr	r1, [r6, #0]
 800a5b2:	061f      	lsls	r7, r3, #24
 800a5b4:	f851 5b04 	ldr.w	r5, [r1], #4
 800a5b8:	d402      	bmi.n	800a5c0 <_printf_i+0x188>
 800a5ba:	065f      	lsls	r7, r3, #25
 800a5bc:	bf48      	it	mi
 800a5be:	b2ad      	uxthmi	r5, r5
 800a5c0:	6031      	str	r1, [r6, #0]
 800a5c2:	07d9      	lsls	r1, r3, #31
 800a5c4:	bf44      	itt	mi
 800a5c6:	f043 0320 	orrmi.w	r3, r3, #32
 800a5ca:	6023      	strmi	r3, [r4, #0]
 800a5cc:	b11d      	cbz	r5, 800a5d6 <_printf_i+0x19e>
 800a5ce:	2310      	movs	r3, #16
 800a5d0:	e7ac      	b.n	800a52c <_printf_i+0xf4>
 800a5d2:	4827      	ldr	r0, [pc, #156]	@ (800a670 <_printf_i+0x238>)
 800a5d4:	e7e9      	b.n	800a5aa <_printf_i+0x172>
 800a5d6:	6823      	ldr	r3, [r4, #0]
 800a5d8:	f023 0320 	bic.w	r3, r3, #32
 800a5dc:	6023      	str	r3, [r4, #0]
 800a5de:	e7f6      	b.n	800a5ce <_printf_i+0x196>
 800a5e0:	4616      	mov	r6, r2
 800a5e2:	e7bd      	b.n	800a560 <_printf_i+0x128>
 800a5e4:	6833      	ldr	r3, [r6, #0]
 800a5e6:	6825      	ldr	r5, [r4, #0]
 800a5e8:	6961      	ldr	r1, [r4, #20]
 800a5ea:	1d18      	adds	r0, r3, #4
 800a5ec:	6030      	str	r0, [r6, #0]
 800a5ee:	062e      	lsls	r6, r5, #24
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	d501      	bpl.n	800a5f8 <_printf_i+0x1c0>
 800a5f4:	6019      	str	r1, [r3, #0]
 800a5f6:	e002      	b.n	800a5fe <_printf_i+0x1c6>
 800a5f8:	0668      	lsls	r0, r5, #25
 800a5fa:	d5fb      	bpl.n	800a5f4 <_printf_i+0x1bc>
 800a5fc:	8019      	strh	r1, [r3, #0]
 800a5fe:	2300      	movs	r3, #0
 800a600:	6123      	str	r3, [r4, #16]
 800a602:	4616      	mov	r6, r2
 800a604:	e7bc      	b.n	800a580 <_printf_i+0x148>
 800a606:	6833      	ldr	r3, [r6, #0]
 800a608:	1d1a      	adds	r2, r3, #4
 800a60a:	6032      	str	r2, [r6, #0]
 800a60c:	681e      	ldr	r6, [r3, #0]
 800a60e:	6862      	ldr	r2, [r4, #4]
 800a610:	2100      	movs	r1, #0
 800a612:	4630      	mov	r0, r6
 800a614:	f7f5 fdec 	bl	80001f0 <memchr>
 800a618:	b108      	cbz	r0, 800a61e <_printf_i+0x1e6>
 800a61a:	1b80      	subs	r0, r0, r6
 800a61c:	6060      	str	r0, [r4, #4]
 800a61e:	6863      	ldr	r3, [r4, #4]
 800a620:	6123      	str	r3, [r4, #16]
 800a622:	2300      	movs	r3, #0
 800a624:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a628:	e7aa      	b.n	800a580 <_printf_i+0x148>
 800a62a:	6923      	ldr	r3, [r4, #16]
 800a62c:	4632      	mov	r2, r6
 800a62e:	4649      	mov	r1, r9
 800a630:	4640      	mov	r0, r8
 800a632:	47d0      	blx	sl
 800a634:	3001      	adds	r0, #1
 800a636:	d0ad      	beq.n	800a594 <_printf_i+0x15c>
 800a638:	6823      	ldr	r3, [r4, #0]
 800a63a:	079b      	lsls	r3, r3, #30
 800a63c:	d413      	bmi.n	800a666 <_printf_i+0x22e>
 800a63e:	68e0      	ldr	r0, [r4, #12]
 800a640:	9b03      	ldr	r3, [sp, #12]
 800a642:	4298      	cmp	r0, r3
 800a644:	bfb8      	it	lt
 800a646:	4618      	movlt	r0, r3
 800a648:	e7a6      	b.n	800a598 <_printf_i+0x160>
 800a64a:	2301      	movs	r3, #1
 800a64c:	4632      	mov	r2, r6
 800a64e:	4649      	mov	r1, r9
 800a650:	4640      	mov	r0, r8
 800a652:	47d0      	blx	sl
 800a654:	3001      	adds	r0, #1
 800a656:	d09d      	beq.n	800a594 <_printf_i+0x15c>
 800a658:	3501      	adds	r5, #1
 800a65a:	68e3      	ldr	r3, [r4, #12]
 800a65c:	9903      	ldr	r1, [sp, #12]
 800a65e:	1a5b      	subs	r3, r3, r1
 800a660:	42ab      	cmp	r3, r5
 800a662:	dcf2      	bgt.n	800a64a <_printf_i+0x212>
 800a664:	e7eb      	b.n	800a63e <_printf_i+0x206>
 800a666:	2500      	movs	r5, #0
 800a668:	f104 0619 	add.w	r6, r4, #25
 800a66c:	e7f5      	b.n	800a65a <_printf_i+0x222>
 800a66e:	bf00      	nop
 800a670:	0800ba15 	.word	0x0800ba15
 800a674:	0800ba26 	.word	0x0800ba26

0800a678 <memmove>:
 800a678:	4288      	cmp	r0, r1
 800a67a:	b510      	push	{r4, lr}
 800a67c:	eb01 0402 	add.w	r4, r1, r2
 800a680:	d902      	bls.n	800a688 <memmove+0x10>
 800a682:	4284      	cmp	r4, r0
 800a684:	4623      	mov	r3, r4
 800a686:	d807      	bhi.n	800a698 <memmove+0x20>
 800a688:	1e43      	subs	r3, r0, #1
 800a68a:	42a1      	cmp	r1, r4
 800a68c:	d008      	beq.n	800a6a0 <memmove+0x28>
 800a68e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a692:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a696:	e7f8      	b.n	800a68a <memmove+0x12>
 800a698:	4402      	add	r2, r0
 800a69a:	4601      	mov	r1, r0
 800a69c:	428a      	cmp	r2, r1
 800a69e:	d100      	bne.n	800a6a2 <memmove+0x2a>
 800a6a0:	bd10      	pop	{r4, pc}
 800a6a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a6aa:	e7f7      	b.n	800a69c <memmove+0x24>

0800a6ac <memcpy>:
 800a6ac:	440a      	add	r2, r1
 800a6ae:	4291      	cmp	r1, r2
 800a6b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6b4:	d100      	bne.n	800a6b8 <memcpy+0xc>
 800a6b6:	4770      	bx	lr
 800a6b8:	b510      	push	{r4, lr}
 800a6ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6c2:	4291      	cmp	r1, r2
 800a6c4:	d1f9      	bne.n	800a6ba <memcpy+0xe>
 800a6c6:	bd10      	pop	{r4, pc}

0800a6c8 <_realloc_r>:
 800a6c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6cc:	4680      	mov	r8, r0
 800a6ce:	4615      	mov	r5, r2
 800a6d0:	460c      	mov	r4, r1
 800a6d2:	b921      	cbnz	r1, 800a6de <_realloc_r+0x16>
 800a6d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6d8:	4611      	mov	r1, r2
 800a6da:	f7ff bbad 	b.w	8009e38 <_malloc_r>
 800a6de:	b92a      	cbnz	r2, 800a6ec <_realloc_r+0x24>
 800a6e0:	f7ff fc9a 	bl	800a018 <_free_r>
 800a6e4:	2400      	movs	r4, #0
 800a6e6:	4620      	mov	r0, r4
 800a6e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6ec:	f000 f81a 	bl	800a724 <_malloc_usable_size_r>
 800a6f0:	4285      	cmp	r5, r0
 800a6f2:	4606      	mov	r6, r0
 800a6f4:	d802      	bhi.n	800a6fc <_realloc_r+0x34>
 800a6f6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a6fa:	d8f4      	bhi.n	800a6e6 <_realloc_r+0x1e>
 800a6fc:	4629      	mov	r1, r5
 800a6fe:	4640      	mov	r0, r8
 800a700:	f7ff fb9a 	bl	8009e38 <_malloc_r>
 800a704:	4607      	mov	r7, r0
 800a706:	2800      	cmp	r0, #0
 800a708:	d0ec      	beq.n	800a6e4 <_realloc_r+0x1c>
 800a70a:	42b5      	cmp	r5, r6
 800a70c:	462a      	mov	r2, r5
 800a70e:	4621      	mov	r1, r4
 800a710:	bf28      	it	cs
 800a712:	4632      	movcs	r2, r6
 800a714:	f7ff ffca 	bl	800a6ac <memcpy>
 800a718:	4621      	mov	r1, r4
 800a71a:	4640      	mov	r0, r8
 800a71c:	f7ff fc7c 	bl	800a018 <_free_r>
 800a720:	463c      	mov	r4, r7
 800a722:	e7e0      	b.n	800a6e6 <_realloc_r+0x1e>

0800a724 <_malloc_usable_size_r>:
 800a724:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a728:	1f18      	subs	r0, r3, #4
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	bfbc      	itt	lt
 800a72e:	580b      	ldrlt	r3, [r1, r0]
 800a730:	18c0      	addlt	r0, r0, r3
 800a732:	4770      	bx	lr

0800a734 <_init>:
 800a734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a736:	bf00      	nop
 800a738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a73a:	bc08      	pop	{r3}
 800a73c:	469e      	mov	lr, r3
 800a73e:	4770      	bx	lr

0800a740 <_fini>:
 800a740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a742:	bf00      	nop
 800a744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a746:	bc08      	pop	{r3}
 800a748:	469e      	mov	lr, r3
 800a74a:	4770      	bx	lr
