// Seed: 608012705
module module_0;
  supply0 id_1;
  assign id_1 = 1'b0 || (1);
  wire id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @* begin
    wait (1) begin
      id_11 <= 1;
    end
  end
  module_0();
endmodule
