Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 13 15:41:27 2024
| Host         : Ingusto running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_electric_fan_timing_summary_routed.rpt -pb top_module_of_electric_fan_timing_summary_routed.pb -rpx top_module_of_electric_fan_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_electric_fan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.060        0.000                      0                  268        0.133        0.000                      0                  268        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.060        0.000                      0                  268        0.133        0.000                      0                  268        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 btn_power_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.833ns (33.692%)  route 1.639ns (66.308%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.617     5.138    btn_power_cntr/btn1/CLK
    SLICE_X61Y24         FDCE                                         r  btn_power_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  btn_power_cntr/btn1/ff_cur_reg/Q
                         net (fo=14, routed)          0.828     6.385    btn_power_cntr/btn1/ff_cur_reg_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.297     6.682 f  btn_power_cntr/btn1/timer[3]_i_5/O
                         net (fo=9, routed)           0.414     7.096    power_cntr_0/timer_state_reg[3]_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.117     7.213 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=4, routed)           0.398     7.611    power_cntr_0/speed_next_state[3]_i_1_n_0
    SLICE_X58Y24         FDPE                                         r  power_cntr_0/speed_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.501     9.842    power_cntr_0/CLK
    SLICE_X58Y24         FDPE                                         r  power_cntr_0/speed_next_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X58Y24         FDPE (Setup_fdpe_C_CE)      -0.410     9.671    power_cntr_0/speed_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.671    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 btn_power_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.833ns (33.692%)  route 1.639ns (66.308%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.617     5.138    btn_power_cntr/btn1/CLK
    SLICE_X61Y24         FDCE                                         r  btn_power_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  btn_power_cntr/btn1/ff_cur_reg/Q
                         net (fo=14, routed)          0.828     6.385    btn_power_cntr/btn1/ff_cur_reg_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.297     6.682 f  btn_power_cntr/btn1/timer[3]_i_5/O
                         net (fo=9, routed)           0.414     7.096    power_cntr_0/timer_state_reg[3]_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.117     7.213 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=4, routed)           0.398     7.611    power_cntr_0/speed_next_state[3]_i_1_n_0
    SLICE_X58Y24         FDCE                                         r  power_cntr_0/speed_next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.501     9.842    power_cntr_0/CLK
    SLICE_X58Y24         FDCE                                         r  power_cntr_0/speed_next_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X58Y24         FDCE (Setup_fdce_C_CE)      -0.410     9.671    power_cntr_0/speed_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.671    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 btn_power_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.833ns (33.981%)  route 1.618ns (66.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.617     5.138    btn_power_cntr/btn1/CLK
    SLICE_X61Y24         FDCE                                         r  btn_power_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  btn_power_cntr/btn1/ff_cur_reg/Q
                         net (fo=14, routed)          0.828     6.385    btn_power_cntr/btn1/ff_cur_reg_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.297     6.682 f  btn_power_cntr/btn1/timer[3]_i_5/O
                         net (fo=9, routed)           0.414     7.096    power_cntr_0/timer_state_reg[3]_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.117     7.213 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=4, routed)           0.377     7.590    power_cntr_0/speed_next_state[3]_i_1_n_0
    SLICE_X59Y25         FDCE                                         r  power_cntr_0/speed_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.501     9.842    power_cntr_0/CLK
    SLICE_X59Y25         FDCE                                         r  power_cntr_0/speed_next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.102    
                         clock uncertainty           -0.035    10.067    
    SLICE_X59Y25         FDCE (Setup_fdce_C_CE)      -0.410     9.657    power_cntr_0/speed_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 btn_power_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_next_state_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.833ns (33.981%)  route 1.618ns (66.019%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.617     5.138    btn_power_cntr/btn1/CLK
    SLICE_X61Y24         FDCE                                         r  btn_power_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  btn_power_cntr/btn1/ff_cur_reg/Q
                         net (fo=14, routed)          0.828     6.385    btn_power_cntr/btn1/ff_cur_reg_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.297     6.682 f  btn_power_cntr/btn1/timer[3]_i_5/O
                         net (fo=9, routed)           0.414     7.096    power_cntr_0/timer_state_reg[3]_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.117     7.213 r  power_cntr_0/speed_next_state[3]_i_1/O
                         net (fo=4, routed)           0.377     7.590    power_cntr_0/speed_next_state[3]_i_1_n_0
    SLICE_X59Y25         FDCE                                         r  power_cntr_0/speed_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.501     9.842    power_cntr_0/CLK
    SLICE_X59Y25         FDCE                                         r  power_cntr_0/speed_next_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.102    
                         clock uncertainty           -0.035    10.067    
    SLICE_X59Y25         FDCE (Setup_fdce_C_CE)      -0.410     9.657    power_cntr_0/speed_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 power_cntr_0/duty_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/hex_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.413ns  (logic 0.700ns (29.014%)  route 1.713ns (70.986%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 10.140 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.619    10.140    power_cntr_0/CLK
    SLICE_X59Y23         FDCE                                         r  power_cntr_0/duty_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    10.599 r  power_cntr_0/duty_reg[0]/Q
                         net (fo=8, routed)           0.638    11.237    power_cntr_0/duty_reg_n_0_[0]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.361 r  power_cntr_0/hex_value[0]_i_3/O
                         net (fo=1, routed)           0.598    11.959    fnd/rc/hex_value_reg[0]_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I1_O)        0.117    12.076 r  fnd/rc/hex_value[0]_i_1/O
                         net (fo=1, routed)           0.477    12.553    fnd/hex_value_0[0]
    SLICE_X60Y26         FDRE                                         r  fnd/hex_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.503    14.844    fnd/CLK
    SLICE_X60Y26         FDRE                                         r  fnd/hex_value_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)       -0.240    14.829    fnd/hex_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 btn_power_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/duty_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.964ns (36.366%)  route 1.687ns (63.634%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.617     5.138    btn_power_cntr/btn1/CLK
    SLICE_X61Y24         FDCE                                         r  btn_power_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  btn_power_cntr/btn1/ff_cur_reg/Q
                         net (fo=14, routed)          0.828     6.385    btn_power_cntr/btn1/ff_cur_reg_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.297     6.682 r  btn_power_cntr/btn1/timer[3]_i_5/O
                         net (fo=9, routed)           0.414     7.096    power_cntr_0/timer_state_reg[3]_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  power_cntr_0/duty[1]_i_2/O
                         net (fo=2, routed)           0.445     7.665    power_cntr_0/duty[1]_i_2_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.789 r  power_cntr_0/duty[1]_i_1/O
                         net (fo=1, routed)           0.000     7.789    power_cntr_0/duty[1]_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  power_cntr_0/duty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.503     9.844    power_cntr_0/CLK
    SLICE_X59Y23         FDCE                                         r  power_cntr_0/duty_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.032    10.115    power_cntr_0/duty_reg[1]
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 btn_power_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/duty_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.964ns (36.407%)  route 1.684ns (63.593%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.617     5.138    btn_power_cntr/btn1/CLK
    SLICE_X61Y24         FDCE                                         r  btn_power_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  btn_power_cntr/btn1/ff_cur_reg/Q
                         net (fo=14, routed)          0.828     6.385    btn_power_cntr/btn1/ff_cur_reg_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.297     6.682 r  btn_power_cntr/btn1/timer[3]_i_5/O
                         net (fo=9, routed)           0.414     7.096    power_cntr_0/timer_state_reg[3]_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.220 r  power_cntr_0/duty[1]_i_2/O
                         net (fo=2, routed)           0.442     7.662    power_cntr_0/duty[1]_i_2_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.786 r  power_cntr_0/duty[0]_i_1/O
                         net (fo=1, routed)           0.000     7.786    power_cntr_0/duty[0]_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  power_cntr_0/duty_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.503     9.844    power_cntr_0/CLK
    SLICE_X59Y23         FDCE                                         r  power_cntr_0/duty_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.118    
                         clock uncertainty           -0.035    10.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.034    10.117    power_cntr_0/duty_reg[0]
  -------------------------------------------------------------------
                         required time                         10.117    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 btn_power_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/next_timer_setting_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.840ns (35.962%)  route 1.496ns (64.038%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.617     5.138    btn_power_cntr/btn1/CLK
    SLICE_X61Y24         FDCE                                         r  btn_power_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  btn_power_cntr/btn1/ff_cur_reg/Q
                         net (fo=14, routed)          0.828     6.385    btn_power_cntr/btn1/ff_cur_reg_0
    SLICE_X58Y24         LUT3 (Prop_lut3_I0_O)        0.297     6.682 r  btn_power_cntr/btn1/timer[3]_i_5/O
                         net (fo=9, routed)           0.668     7.350    power_cntr_0/timer_state_reg[3]_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  power_cntr_0/next_timer_setting[3]_i_1/O
                         net (fo=1, routed)           0.000     7.474    power_cntr_0/next_timer_setting[3]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  power_cntr_0/next_timer_setting_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.503     9.844    power_cntr_0/CLK
    SLICE_X61Y26         FDRE                                         r  power_cntr_0/next_timer_setting_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.104    
                         clock uncertainty           -0.035    10.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_D)        0.034    10.103    power_cntr_0/next_timer_setting_reg[3]
  -------------------------------------------------------------------
                         required time                         10.103    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 power_cntr_0/sec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.984ns  (logic 0.583ns (29.385%)  route 1.401ns (70.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.625    10.146    power_cntr_0/sec_clk/ed/CLK
    SLICE_X59Y30         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.459    10.605 f  power_cntr_0/sec_clk/ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.926    11.531    power_cntr_0/sec_clk/ed/p_0_in_1[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124    11.655 r  power_cntr_0/sec_clk/ed/timer[3]_i_1/O
                         net (fo=4, routed)           0.475    12.130    power_cntr_0/sec_clk_n_0
    SLICE_X61Y27         FDCE                                         r  power_cntr_0/timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.504    14.845    power_cntr_0/CLK
    SLICE_X61Y27         FDCE                                         r  power_cntr_0/timer_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.879    power_cntr_0/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 power_cntr_0/sec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.984ns  (logic 0.583ns (29.385%)  route 1.401ns (70.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.625    10.146    power_cntr_0/sec_clk/ed/CLK
    SLICE_X59Y30         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.459    10.605 f  power_cntr_0/sec_clk/ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.926    11.531    power_cntr_0/sec_clk/ed/p_0_in_1[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124    11.655 r  power_cntr_0/sec_clk/ed/timer[3]_i_1/O
                         net (fo=4, routed)           0.475    12.130    power_cntr_0/sec_clk_n_0
    SLICE_X61Y27         FDCE                                         r  power_cntr_0/timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.504    14.845    power_cntr_0/CLK
    SLICE_X61Y27         FDCE                                         r  power_cntr_0/timer_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.879    power_cntr_0/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  2.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.270ns  (logic 0.191ns (70.651%)  route 0.079ns (29.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 6.952 - 5.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 6.441 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.558     6.441    power_cntr_0/msec_clk/CLK
    SLICE_X57Y28         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.146     6.587 r  power_cntr_0/msec_clk/cnt_clksource_reg[2]/Q
                         net (fo=7, routed)           0.079     6.666    power_cntr_0/msec_clk/ed/Q[0]
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.045     6.711 r  power_cntr_0/msec_clk/ed/ff_cur_i_1__0/O
                         net (fo=1, routed)           0.000     6.711    power_cntr_0/msec_clk/ed/ff_cur_i_1__0_n_0
    SLICE_X56Y28         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.825     6.952    power_cntr_0/msec_clk/ed/CLK
    SLICE_X56Y28         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.454    
    SLICE_X56Y28         FDCE (Hold_fdce_C_D)         0.124     6.578    power_cntr_0/msec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.711    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/cnt_sysclk_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.191ns (74.652%)  route 0.065ns (25.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     6.472    power_cntr_0/usec_clk/CLK
    SLICE_X58Y33         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.146     6.618 f  power_cntr_0/usec_clk/cnt_sysclk_reg[6]/Q
                         net (fo=7, routed)           0.065     6.683    power_cntr_0/usec_clk/cnt_sysclk_reg[6]
    SLICE_X59Y33         LUT6 (Prop_lut6_I1_O)        0.045     6.728 r  power_cntr_0/usec_clk/cnt_sysclk[0]_i_1/O
                         net (fo=1, routed)           0.000     6.728    power_cntr_0/usec_clk/p_0_in__0[0]
    SLICE_X59Y33         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     6.984    power_cntr_0/usec_clk/CLK
    SLICE_X59Y33         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.485    
    SLICE_X59Y33         FDCE (Hold_fdce_C_D)         0.098     6.583    power_cntr_0/usec_clk/cnt_sysclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.728    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.978%)  route 0.121ns (42.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 6.953 - 5.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 6.441 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.558     6.441    power_cntr_0/msec_clk/ed/CLK
    SLICE_X56Y28         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDCE (Prop_fdce_C_Q)         0.167     6.608 r  power_cntr_0/msec_clk/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.121     6.729    power_cntr_0/msec_clk/ed/sec_clk/ed_source/p_0_in[1]
    SLICE_X57Y29         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     6.953    power_cntr_0/msec_clk/ed/CLK
    SLICE_X57Y29         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.456    
    SLICE_X57Y29         FDCE (Hold_fdce_C_D)         0.077     6.533    power_cntr_0/msec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.533    
                         arrival time                           6.729    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 btn_echo_cntr/btn1/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.582     1.465    btn_echo_cntr/btn1/CLK
    SLICE_X60Y23         FDCE                                         r  btn_echo_cntr/btn1/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 r  btn_echo_cntr/btn1/ff_old_reg/Q
                         net (fo=3, routed)           0.086     1.699    btn_led_cntr/btn1/p_0_in[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I3_O)        0.098     1.797 r  btn_led_cntr/btn1/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    btn_led_cntr_n_2
    SLICE_X60Y23         FDPE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X60Y23         FDPE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDPE (Hold_fdpe_C_D)         0.121     1.586    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 btn_echo_cntr/btn1/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.582     1.465    btn_echo_cntr/btn1/CLK
    SLICE_X60Y23         FDCE                                         r  btn_echo_cntr/btn1/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.148     1.613 f  btn_echo_cntr/btn1/ff_old_reg/Q
                         net (fo=3, routed)           0.088     1.701    btn_led_cntr/btn1/p_0_in[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I3_O)        0.098     1.799 r  btn_led_cntr/btn1/current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    btn_led_cntr_n_0
    SLICE_X60Y23         FDCE                                         r  current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  current_state_reg[3]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.120     1.585    current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/cnt_clksource_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/cnt_clksource_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.145%)  route 0.143ns (42.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.587     6.470    power_cntr_0/sec_clk/CLK
    SLICE_X58Y31         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDCE (Prop_fdce_C_Q)         0.146     6.616 r  power_cntr_0/sec_clk/cnt_clksource_reg[5]/Q
                         net (fo=6, routed)           0.143     6.759    power_cntr_0/sec_clk/cnt_clksource_reg[5]
    SLICE_X58Y30         LUT6 (Prop_lut6_I4_O)        0.045     6.804 r  power_cntr_0/sec_clk/cnt_clksource[8]_i_1__0/O
                         net (fo=1, routed)           0.000     6.804    power_cntr_0/sec_clk/p_0_in__1[8]
    SLICE_X58Y30         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.854     6.981    power_cntr_0/sec_clk/CLK
    SLICE_X58Y30         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.483    
    SLICE_X58Y30         FDCE (Hold_fdce_C_D)         0.099     6.582    power_cntr_0/sec_clk/cnt_clksource_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.804    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.121%)  route 0.143ns (42.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     6.472    power_cntr_0/usec_clk/CLK
    SLICE_X59Y33         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.146     6.618 r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=6, routed)           0.143     6.762    power_cntr_0/usec_clk/ed/Q[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.045     6.807 r  power_cntr_0/usec_clk/ed/ff_cur_i_1/O
                         net (fo=1, routed)           0.000     6.807    power_cntr_0/usec_clk/ed/ff_cur_i_1_n_0
    SLICE_X58Y33         FDCE                                         r  power_cntr_0/usec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     6.984    power_cntr_0/usec_clk/ed/CLK
    SLICE_X58Y33         FDCE                                         r  power_cntr_0/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.485    
    SLICE_X58Y33         FDCE (Hold_fdce_C_D)         0.099     6.584    power_cntr_0/usec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.584    
                         arrival time                           6.807    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/cnt_sysclk_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.116%)  route 0.143ns (42.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     6.472    power_cntr_0/usec_clk/CLK
    SLICE_X59Y33         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.146     6.618 r  power_cntr_0/usec_clk/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.143     6.762    power_cntr_0/usec_clk/cnt_sysclk_reg[0]
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.045     6.807 r  power_cntr_0/usec_clk/cnt_sysclk[3]_i_1/O
                         net (fo=1, routed)           0.000     6.807    power_cntr_0/usec_clk/p_0_in__0[3]
    SLICE_X58Y33         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     6.984    power_cntr_0/usec_clk/CLK
    SLICE_X58Y33         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.485    
    SLICE_X58Y33         FDCE (Hold_fdce_C_D)         0.098     6.583    power_cntr_0/usec_clk/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.807    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.322ns  (logic 0.191ns (59.241%)  route 0.131ns (40.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 6.952 - 5.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 6.441 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.558     6.441    power_cntr_0/msec_clk/CLK
    SLICE_X57Y28         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.146     6.587 r  power_cntr_0/msec_clk/cnt_clksource_reg[9]/Q
                         net (fo=4, routed)           0.131     6.719    power_cntr_0/msec_clk/cnt_clksource_reg[9]
    SLICE_X57Y28         LUT5 (Prop_lut5_I4_O)        0.045     6.764 r  power_cntr_0/msec_clk/cnt_clksource[9]_i_2/O
                         net (fo=1, routed)           0.000     6.764    power_cntr_0/msec_clk/p_0_in__0__0[9]
    SLICE_X57Y28         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.825     6.952    power_cntr_0/msec_clk/CLK
    SLICE_X57Y28         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.441    
    SLICE_X57Y28         FDCE (Hold_fdce_C_D)         0.099     6.540    power_cntr_0/msec_clk/cnt_clksource_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.540    
                         arrival time                           6.764    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 btn_timer_cntr/btn1/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.279%)  route 0.163ns (46.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.585     1.468    btn_timer_cntr/btn1/CLK
    SLICE_X62Y27         FDCE                                         r  btn_timer_cntr/btn1/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  btn_timer_cntr/btn1/ff_old_reg/Q
                         net (fo=8, routed)           0.163     1.772    power_cntr_0/p_0_in_0[0]
    SLICE_X58Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  power_cntr_0/timer_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    power_cntr_0/timer_state[2]_i_1_n_0
    SLICE_X58Y27         FDCE                                         r  power_cntr_0/timer_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.851     1.978    power_cntr_0/CLK
    SLICE_X58Y27         FDCE                                         r  power_cntr_0/timer_state_reg[2]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X58Y27         FDCE (Hold_fdce_C_D)         0.092     1.592    power_cntr_0/timer_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   blue_led/duty_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   blue_led/duty_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   blue_led/duty_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y23   blue_led/duty_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   blue_led/led_b/cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   blue_led/led_b/cnt_sysclk_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   btn_echo_cntr/btn1/ff_cur_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   btn_echo_cntr/btn1/ff_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   btn_echo_cntr/debounced_btn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   control_pwm/cnt_temp_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   control_pwm/cnt_temp_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   control_pwm/cnt_temp_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   control_pwm/cnt_temp_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   control_pwm/cnt_temp_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   control_pwm/cnt_temp_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   control_pwm/cnt_temp_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   control_pwm/cnt_temp_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   blue_led/led_b/cnt_sysclk_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   blue_led/led_b/cnt_sysclk_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   power_cntr_0/sec_clk/cnt_clksource_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   power_cntr_0/sec_clk/cnt_clksource_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   power_cntr_0/sec_clk/cnt_clksource_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   power_cntr_0/sec_clk/cnt_clksource_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   power_cntr_0/sec_clk/cnt_clksource_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   power_cntr_0/sec_clk/cnt_clksource_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   power_cntr_0/sec_clk/ed/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   btn_echo_cntr/btn1/ff_cur_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   btn_echo_cntr/btn1/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   btn_echo_cntr/btn1/ff_old_reg/C



