// Seed: 4144016190
module module_0 (
    id_1
);
  inout wire id_1;
  assign {-1, id_1} = id_1;
endmodule
module module_1 (
    output wor id_0
    , id_2
);
  localparam id_3 = 1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 #(
    parameter id_2 = 32'd9,
    parameter id_4 = 32'd27
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  module_0 modCall_1 (id_1);
  input wire _id_2;
  inout wire id_1;
  parameter id_4 = 1;
  wire id_5;
  logic [id_4 : 1] id_6 = id_1;
  wire id_7;
  wire [id_2  &  -1 : 1] id_8;
endmodule
