module and_gate_test;
  reg a,b;
  wire c;
  and_gate DUT(.a(a),.b(b),.c(c));
           initial begin 
                 $dumpfile("dump.vcd");
                 $dumpvars(1); 
                 $monitor("a=%b b=%b c=%b",a,b,c);
                 a=0;b=0; #10
                 a=0;b=1; #10
                 a=1;b=0; #10
                 a=1;b=1;
               end
               endmodule
