// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/20/2022 03:43:16"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BusSharing (
	Out,
	Start,
	CLK,
	In1,
	In2,
	Q);
output 	[15:0] Out;
input 	Start;
input 	CLK;
input 	[15:0] In1;
input 	[15:0] In2;
output 	[3:0] Q;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst3|inst1|Register0|instReg00|instRFC6|inst~regout ;
wire \inst3|inst1|Register0|instReg00|instRFC5|inst~regout ;
wire \inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg00|instRFC4|inst~regout ;
wire \inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg00|instRFC3|inst~regout ;
wire \inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg00|instRFC2|inst~regout ;
wire \inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg00|instRFC1|inst~regout ;
wire \inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg00|instRFC0|inst~regout ;
wire \inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg00|instRFC00|inst~regout ;
wire \inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg0|instRFC6|inst~regout ;
wire \inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg0|instRFC5|inst~regout ;
wire \inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg0|instRFC4|inst~regout ;
wire \inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg0|instRFC1|inst~regout ;
wire \inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg0|instRFC0|inst~regout ;
wire \inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg0|instRFC00|inst~regout ;
wire \inst3|inst1|Register0|instReg0|instRFC2|inst~regout ;
wire \inst3|inst1|Register0|instReg0|instRFC3|inst~regout ;
wire \inst3|inst[14]~4_combout ;
wire \inst3|inst[14]~5_combout ;
wire \inst3|inst[13]~6_combout ;
wire \inst3|inst[13]~7_combout ;
wire \inst3|inst[12]~8_combout ;
wire \inst3|inst[12]~9_combout ;
wire \inst3|inst[11]~10_combout ;
wire \inst3|inst[11]~11_combout ;
wire \inst3|inst[10]~12_combout ;
wire \inst3|inst[10]~13_combout ;
wire \inst3|inst[9]~14_combout ;
wire \inst3|inst[9]~15_combout ;
wire \inst3|inst[8]~16_combout ;
wire \inst3|inst[8]~17_combout ;
wire \inst3|inst[7]~18_combout ;
wire \inst3|inst[7]~19_combout ;
wire \inst3|inst[6]~20_combout ;
wire \inst3|inst[6]~21_combout ;
wire \inst3|inst[5]~22_combout ;
wire \inst3|inst[5]~23_combout ;
wire \inst3|inst[4]~24_combout ;
wire \inst3|inst[3]~25_combout ;
wire \inst3|inst[2]~26_combout ;
wire \inst3|inst[2]~27_combout ;
wire \inst3|inst[1]~28_combout ;
wire \inst3|inst[1]~29_combout ;
wire \inst3|inst12[0]~29_combout ;
wire \Control|inst10OR300~0_combout ;
wire \inst3|I~0_combout ;
wire \inst3|inst2|inst28~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit2|inst1~0_combout ;
wire \Control|inst20~2_combout ;
wire \inst3|inst2|inst15[0]~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ;
wire \inst3|inst8[15]~21_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ;
wire \inst3|inst2|inst28~1_combout ;
wire \inst3|I~1_combout ;
wire \inst3|I~2_combout ;
wire \inst3|I~3_combout ;
wire \Control|inst8~combout ;
wire \inst3|I~4_combout ;
wire \inst3|I~5_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~combout ;
wire \inst3|I~6_combout ;
wire \inst3|I~7_combout ;
wire \inst3|I~8_combout ;
wire \inst3|I~9_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~combout ;
wire \inst3|I~10_combout ;
wire \inst3|I~11_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout ;
wire \inst3|inst10[12]~0_combout ;
wire \inst3|inst10[12]~1_combout ;
wire \inst3|inst13[12]~27_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~combout ;
wire \inst3|inst10[11]~2_combout ;
wire \inst3|inst10[11]~3_combout ;
wire \inst3|inst13[11]~28_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~combout ;
wire \inst3|inst10[10]~4_combout ;
wire \inst3|inst10[10]~5_combout ;
wire \inst3|inst13[10]~29_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~combout ;
wire \inst3|inst10[9]~6_combout ;
wire \inst3|inst10[9]~7_combout ;
wire \inst3|inst13[9]~30_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout ;
wire \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout ;
wire \inst3|inst10[8]~8_combout ;
wire \inst3|inst10[8]~9_combout ;
wire \inst3|inst13[8]~31_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~combout ;
wire \inst3|inst10[7]~10_combout ;
wire \inst3|inst10[7]~11_combout ;
wire \inst3|inst13[7]~32_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout ;
wire \inst3|inst10[6]~12_combout ;
wire \inst3|inst10[6]~13_combout ;
wire \inst3|inst13[6]~33_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~combout ;
wire \inst3|inst10[5]~14_combout ;
wire \inst3|inst10[5]~15_combout ;
wire \inst3|inst13[5]~34_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout ;
wire \inst3|inst10[2]~16_combout ;
wire \inst3|inst10[2]~17_combout ;
wire \inst3|inst13[2]~35_combout ;
wire \inst3|inst13[1]~36_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout ;
wire \inst3|inst10[1]~18_combout ;
wire \inst3|inst10[1]~19_combout ;
wire \inst3|inst13[1]~37_combout ;
wire \inst3|inst13[0]~38_combout ;
wire \inst3|inst13[0]~39_combout ;
wire \inst3|inst13[0]~40_combout ;
wire \inst3|inst10[3]~20_combout ;
wire \inst3|inst10[3]~21_combout ;
wire \inst3|inst13[3]~41_combout ;
wire \inst3|inst10[4]~22_combout ;
wire \inst3|inst10[4]~23_combout ;
wire \inst3|inst13[4]~42_combout ;
wire \inst3|inst[4]~31_combout ;
wire \inst3|inst[3]~32_combout ;
wire \inst3|inst13[12]~43_combout ;
wire \inst3|inst13[11]~44_combout ;
wire \inst3|inst13[10]~45_combout ;
wire \inst3|inst13[9]~46_combout ;
wire \inst3|inst13[8]~47_combout ;
wire \inst3|inst13[7]~48_combout ;
wire \inst3|inst13[6]~49_combout ;
wire \inst3|inst13[5]~50_combout ;
wire \inst3|inst13[2]~51_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2_combout ;
wire \inst3|inst13[3]~52_combout ;
wire \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~2_combout ;
wire \inst3|inst13[4]~53_combout ;
wire \inst3|inst13[0]~54_combout ;
wire \CLK~combout ;
wire \Start~combout ;
wire \Control|nextState1|inst1~combout ;
wire \Control|nextState1|instCounterNextState0|inst88~regout ;
wire \Control|nextState1|instCounterNextState0|inst77~0_combout ;
wire \Control|nextState1|instCounterNextState0|inst77~regout ;
wire \Control|nextState1|instCounterNextState0|inst11|inst~combout ;
wire \Control|nextState1|instCounterNextState0|inst6~regout ;
wire \Control|instOR3~combout ;
wire \inst3|inst1|Register0|instReg00|instRFC6|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout ;
wire \inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ;
wire \inst3|inst5|Register0|instReg0|instRFC00|inst~regout ;
wire \Control|inst20~0_combout ;
wire \inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ;
wire \inst3|inst8[0]~20_combout ;
wire \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ;
wire \inst3|inst[0]~30_combout ;
wire \inst3|inst12[14]~1_combout ;
wire \inst3|inst12[0]~30_combout ;
wire \Control|inst15OR01~0_combout ;
wire \inst3|inst4|Register0|instReg0|instRFC00|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT00|inst1AND00~0_combout ;
wire \Control|inst20~1_combout ;
wire \inst3|inst12[1]~27_combout ;
wire \inst3|inst12[1]~28_combout ;
wire \inst3|inst4|Register0|instReg0|instRFC0|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0_combout ;
wire \inst3|inst12[2]~25_combout ;
wire \inst3|inst12[2]~26_combout ;
wire \inst3|inst4|Register0|instReg0|instRFC1|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0_combout ;
wire \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~0_combout ;
wire \inst3|inst12[3]~23_combout ;
wire \inst3|inst12[3]~24_combout ;
wire \inst3|inst4|Register0|instReg0|instRFC2|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1_combout ;
wire \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~0_combout ;
wire \inst3|inst12[4]~21_combout ;
wire \inst3|inst12[4]~22_combout ;
wire \inst3|inst4|Register0|instReg0|instRFC3|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1_combout ;
wire \inst3|inst12[5]~19_combout ;
wire \inst3|inst12[5]~20_combout ;
wire \inst3|inst4|Register0|instReg0|instRFC4|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0_combout ;
wire \inst3|inst12[6]~17_combout ;
wire \inst3|inst12[6]~18_combout ;
wire \inst3|inst4|Register0|instReg0|instRFC5|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0_combout ;
wire \inst3|inst12[7]~15_combout ;
wire \inst3|inst12[7]~16_combout ;
wire \inst3|inst4|Register0|instReg0|instRFC6|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0_combout ;
wire \inst3|inst12[8]~13_combout ;
wire \inst3|inst12[8]~14_combout ;
wire \inst3|inst4|Register0|instReg00|instRFC00|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0_combout ;
wire \inst3|inst12[9]~11_combout ;
wire \inst3|inst12[9]~12_combout ;
wire \inst3|inst4|Register0|instReg00|instRFC0|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0_combout ;
wire \inst3|inst12[10]~9_combout ;
wire \inst3|inst12[10]~10_combout ;
wire \inst3|inst4|Register0|instReg00|instRFC1|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0_combout ;
wire \inst3|inst12[11]~7_combout ;
wire \inst3|inst12[11]~8_combout ;
wire \inst3|inst4|Register0|instReg00|instRFC2|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0_combout ;
wire \inst3|inst12[12]~5_combout ;
wire \inst3|inst12[12]~6_combout ;
wire \inst3|inst4|Register0|instReg00|instRFC3|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0_combout ;
wire \inst3|inst12[13]~3_combout ;
wire \inst3|inst12[13]~4_combout ;
wire \inst3|inst4|Register0|instReg00|instRFC4|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0_combout ;
wire \inst3|inst12[14]~0_combout ;
wire \inst3|inst12[14]~2_combout ;
wire \inst3|inst4|Register0|instReg00|instRFC5|inst~regout ;
wire \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0_combout ;
wire \inst3|gdfx_temp1[15]~0_combout ;
wire \inst3|gdfx_temp1[15]~1_combout ;
wire \inst3|inst4|Register0|instReg00|instRFC6|inst~regout ;
wire \inst3|inst8[15]~0_combout ;
wire \Control|nextState1|inst2~combout ;
wire \inst3|inst5|Register0|instReg00|instRFC5|inst~regout ;
wire \inst3|inst8[14]~1_combout ;
wire \inst3|inst5|Register0|instReg00|instRFC4|inst~regout ;
wire \inst3|inst8[13]~2_combout ;
wire \inst3|inst5|Register0|instReg00|instRFC3|inst~regout ;
wire \inst3|inst8[12]~3_combout ;
wire \inst3|inst5|Register0|instReg00|instRFC2|inst~regout ;
wire \inst3|inst8[11]~4_combout ;
wire \inst3|inst5|Register0|instReg00|instRFC1|inst~regout ;
wire \inst3|inst8[10]~5_combout ;
wire \inst3|inst5|Register0|instReg00|instRFC0|inst~regout ;
wire \inst3|inst8[9]~6_combout ;
wire \inst3|inst5|Register0|instReg00|instRFC00|inst~regout ;
wire \inst3|inst8[8]~7_combout ;
wire \inst3|inst5|Register0|instReg0|instRFC6|inst~regout ;
wire \inst3|inst8[7]~8_combout ;
wire \inst3|inst5|Register0|instReg0|instRFC5|inst~regout ;
wire \inst3|inst8[6]~9_combout ;
wire \inst3|inst5|Register0|instReg0|instRFC4|inst~regout ;
wire \inst3|inst8[5]~10_combout ;
wire \inst3|inst5|Register0|instReg0|instRFC3|inst~regout ;
wire \inst3|inst8[4]~11_combout ;
wire \inst3|inst5|Register0|instReg0|instRFC2|inst~regout ;
wire \inst3|inst8[3]~12_combout ;
wire \inst3|inst5|Register0|instReg0|instRFC1|inst~regout ;
wire \inst3|inst8[2]~13_combout ;
wire \inst3|inst5|Register0|instReg0|instRFC0|inst~regout ;
wire \inst3|inst8[1]~14_combout ;
wire \inst3|inst8[1]~15_combout ;
wire \inst3|inst8[1]~16_combout ;
wire \inst3|inst8[0]~17_combout ;
wire \inst3|inst8[0]~18_combout ;
wire \inst3|inst8[0]~19_combout ;
wire [15:0] \In1~combout ;
wire [15:0] \inst3|inst2|inst18 ;
wire [15:0] \In2~combout ;
wire [15:0] \inst3|inst2|inst14 ;
wire [15:0] \inst3|inst2|inst15 ;


cycloneii_lcell_ff \inst3|inst1|Register0|instReg00|instRFC6|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|I~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg00|instRFC6|inst~regout ));

cycloneii_lcell_ff \inst3|inst1|Register0|instReg00|instRFC5|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|I~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg00|instRFC5|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg00|instRFC5|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC5|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC5|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg00|instRFC5|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg00|instRFC5|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg00|instRFC4|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|I~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg00|instRFC4|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg00|instRFC4|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC4|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC4|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg00|instRFC4|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg00|instRFC4|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg00|instRFC3|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[12]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg00|instRFC3|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg00|instRFC3|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC3|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC3|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg00|instRFC3|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg00|instRFC3|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg00|instRFC2|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[11]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg00|instRFC2|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg00|instRFC2|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC2|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC2|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg00|instRFC2|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg00|instRFC2|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg00|instRFC1|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[10]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg00|instRFC1|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg00|instRFC1|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC1|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC1|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg00|instRFC1|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg00|instRFC1|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg00|instRFC0|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[9]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg00|instRFC0|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg00|instRFC0|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC0|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC0|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg00|instRFC0|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg00|instRFC0|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg00|instRFC00|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[8]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg00|instRFC00|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg00|instRFC00|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC00|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC00|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg00|instRFC00|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg00|instRFC00|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg0|instRFC6|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[7]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg0|instRFC6|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg0|instRFC6|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC6|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC6|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg0|instRFC6|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg0|instRFC6|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg0|instRFC5|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[6]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg0|instRFC5|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg0|instRFC5|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC5|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC5|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg0|instRFC5|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg0|instRFC5|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg0|instRFC4|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[5]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg0|instRFC4|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg0|instRFC4|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC4|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC4|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg0|instRFC4|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg0|instRFC4|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg0|instRFC1|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[2]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg0|instRFC1|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg0|instRFC1|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC1|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC1|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg0|instRFC1|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg0|instRFC1|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg0|instRFC0|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[1]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg0|instRFC0|inst~regout ));

cycloneii_lcell_comb \inst3|inst1|Register0|instReg0|instRFC0|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC0|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC0|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg0|instRFC0|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg0|instRFC0|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst1|Register0|instReg0|instRFC00|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[0]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg0|instRFC00|inst~regout ));

cycloneii_lcell_ff \inst3|inst1|Register0|instReg0|instRFC2|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[3]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg0|instRFC2|inst~regout ));

cycloneii_lcell_ff \inst3|inst1|Register0|instReg0|instRFC3|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst13[4]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|Register0|instReg0|instRFC3|inst~regout ));

cycloneii_lcell_comb \inst3|inst[14]~4 (
// Equation(s):
// \inst3|inst[14]~4_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg00|instRFC5|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC5|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[14]~4 .lut_mask = 16'h8BB8;
defparam \inst3|inst[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[14]~5 (
// Equation(s):
// \inst3|inst[14]~5_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[14]~4_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout ),
	.datab(\inst3|inst[14]~4_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[14]~5 .lut_mask = 16'hACFF;
defparam \inst3|inst[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[13]~6 (
// Equation(s):
// \inst3|inst[13]~6_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg00|instRFC4|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC4|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[13]~6 .lut_mask = 16'h8BB8;
defparam \inst3|inst[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[13]~7 (
// Equation(s):
// \inst3|inst[13]~7_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[13]~6_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout ),
	.datab(\inst3|inst[13]~6_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[13]~7 .lut_mask = 16'hACFF;
defparam \inst3|inst[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[12]~8 (
// Equation(s):
// \inst3|inst[12]~8_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg00|instRFC3|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC3|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[12]~8 .lut_mask = 16'h8BB8;
defparam \inst3|inst[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[12]~9 (
// Equation(s):
// \inst3|inst[12]~9_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[12]~8_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout ),
	.datab(\inst3|inst[12]~8_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[12]~9 .lut_mask = 16'hACFF;
defparam \inst3|inst[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[11]~10 (
// Equation(s):
// \inst3|inst[11]~10_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg00|instRFC2|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC2|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[11]~10 .lut_mask = 16'h8BB8;
defparam \inst3|inst[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[11]~11 (
// Equation(s):
// \inst3|inst[11]~11_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[11]~10_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout ),
	.datab(\inst3|inst[11]~10_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[11]~11 .lut_mask = 16'hACFF;
defparam \inst3|inst[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[10]~12 (
// Equation(s):
// \inst3|inst[10]~12_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg00|instRFC1|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC1|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[10]~12 .lut_mask = 16'h8BB8;
defparam \inst3|inst[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[10]~13 (
// Equation(s):
// \inst3|inst[10]~13_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[10]~12_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout ),
	.datab(\inst3|inst[10]~12_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[10]~13 .lut_mask = 16'hACFF;
defparam \inst3|inst[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[9]~14 (
// Equation(s):
// \inst3|inst[9]~14_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg00|instRFC0|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC0|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[9]~14 .lut_mask = 16'h8BB8;
defparam \inst3|inst[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[9]~15 (
// Equation(s):
// \inst3|inst[9]~15_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[9]~14_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout ),
	.datab(\inst3|inst[9]~14_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[9]~15 .lut_mask = 16'hACFF;
defparam \inst3|inst[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[8]~16 (
// Equation(s):
// \inst3|inst[8]~16_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg00|instRFC00|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC00|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[8]~16 .lut_mask = 16'h8BB8;
defparam \inst3|inst[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[8]~17 (
// Equation(s):
// \inst3|inst[8]~17_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[8]~16_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout ),
	.datab(\inst3|inst[8]~16_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[8]~17 .lut_mask = 16'hACFF;
defparam \inst3|inst[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[7]~18 (
// Equation(s):
// \inst3|inst[7]~18_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg0|instRFC6|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC6|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[7]~18 .lut_mask = 16'h8BB8;
defparam \inst3|inst[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[7]~19 (
// Equation(s):
// \inst3|inst[7]~19_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[7]~18_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout ),
	.datab(\inst3|inst[7]~18_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[7]~19 .lut_mask = 16'hACFF;
defparam \inst3|inst[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[6]~20 (
// Equation(s):
// \inst3|inst[6]~20_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg0|instRFC5|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC5|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[6]~20 .lut_mask = 16'h8BB8;
defparam \inst3|inst[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[6]~21 (
// Equation(s):
// \inst3|inst[6]~21_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[6]~20_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout ),
	.datab(\inst3|inst[6]~20_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[6]~21 .lut_mask = 16'hACFF;
defparam \inst3|inst[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[5]~22 (
// Equation(s):
// \inst3|inst[5]~22_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg0|instRFC4|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC4|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[5]~22 .lut_mask = 16'h8BB8;
defparam \inst3|inst[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[5]~23 (
// Equation(s):
// \inst3|inst[5]~23_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[5]~22_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout ),
	.datab(\inst3|inst[5]~22_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[5]~23 .lut_mask = 16'hACFF;
defparam \inst3|inst[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[4]~24 (
// Equation(s):
// \inst3|inst[4]~24_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[4]~31_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout ),
	.datab(\inst3|inst[4]~31_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[4]~24 .lut_mask = 16'hACFF;
defparam \inst3|inst[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[3]~25 (
// Equation(s):
// \inst3|inst[3]~25_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[3]~32_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout ),
	.datab(\inst3|inst[3]~32_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[3]~25 .lut_mask = 16'hACFF;
defparam \inst3|inst[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[2]~26 (
// Equation(s):
// \inst3|inst[2]~26_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg0|instRFC1|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout  $ (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC1|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[2]~26 .lut_mask = 16'h8BB8;
defparam \inst3|inst[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[2]~27 (
// Equation(s):
// \inst3|inst[2]~27_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[2]~26_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout ),
	.datab(\inst3|inst[2]~26_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[2]~27 .lut_mask = 16'hACFF;
defparam \inst3|inst[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[1]~28 (
// Equation(s):
// \inst3|inst[1]~28_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg0|instRFC0|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout  $ (\inst3|inst1|Register0|instReg0|instRFC00|inst~regout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC0|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout ),
	.datad(\inst3|inst1|Register0|instReg0|instRFC00|inst~regout ),
	.cin(gnd),
	.combout(\inst3|inst[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[1]~28 .lut_mask = 16'h8BB8;
defparam \inst3|inst[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[1]~29 (
// Equation(s):
// \inst3|inst[1]~29_combout  = ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst[1]~28_combout )))) # (!\Control|instOR3~combout )

	.dataa(\inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout ),
	.datab(\inst3|inst[1]~28_combout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.datad(\Control|instOR3~combout ),
	.cin(gnd),
	.combout(\inst3|inst[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[1]~29 .lut_mask = 16'hACFF;
defparam \inst3|inst[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[0]~29 (
// Equation(s):
// \inst3|inst12[0]~29_combout  = (\inst3|inst1|Register0|instReg0|instRFC0|inst~regout  & ((\In2~combout [0]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg0|instRFC0|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [0]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC0|inst~regout ),
	.datab(\In2~combout [0]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[0]~29 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Control|inst10OR300~0 (
// Equation(s):
// \Control|inst10OR300~0_combout  = \Control|nextState1|instCounterNextState0|inst77~regout  $ (((\Control|nextState1|instCounterNextState0|inst6~regout ) # (\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(vcc),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\Control|inst10OR300~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|inst10OR300~0 .lut_mask = 16'h03FC;
defparam \Control|inst10OR300~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~0 (
// Equation(s):
// \inst3|I~0_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & ((\inst3|inst1|Register0|instReg00|instRFC6|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(\inst3|inst1|Register0|instReg00|instRFC6|inst~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|I~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~0 .lut_mask = 16'hA888;
defparam \inst3|I~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst28~0 (
// Equation(s):
// \inst3|inst2|inst28~0_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout ) # (!\Control|nextState1|instCounterNextState0|inst6~regout )

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst28~0 .lut_mask = 16'hAAFF;
defparam \inst3|inst2|inst28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit2|inst1~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit2|inst1~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC6|inst~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & 
// !\Control|nextState1|instCounterNextState0|inst88~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC6|inst~regout  & (((\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst88~regout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC6|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit2|inst1~0 .lut_mask = 16'hACE0;
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[14] (
// Equation(s):
// \inst3|inst2|inst18 [14] = (\inst3|inst1|Register0|instReg00|instRFC5|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC5|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC5|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [14]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[14] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[13] (
// Equation(s):
// \inst3|inst2|inst18 [13] = (\inst3|inst1|Register0|instReg00|instRFC4|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC4|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC4|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [13]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[13] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[12] (
// Equation(s):
// \inst3|inst2|inst18 [12] = (\inst3|inst1|Register0|instReg00|instRFC3|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC3|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC3|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [12]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[12] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[11] (
// Equation(s):
// \inst3|inst2|inst18 [11] = (\inst3|inst1|Register0|instReg00|instRFC2|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC2|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC2|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [11]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[11] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[10] (
// Equation(s):
// \inst3|inst2|inst18 [10] = (\inst3|inst1|Register0|instReg00|instRFC1|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC1|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC1|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [10]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[10] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[9] (
// Equation(s):
// \inst3|inst2|inst18 [9] = (\inst3|inst1|Register0|instReg00|instRFC0|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC0|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC0|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [9]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[9] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[8] (
// Equation(s):
// \inst3|inst2|inst18 [8] = (\inst3|inst1|Register0|instReg00|instRFC00|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC00|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC00|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [8]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[8] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Control|inst20~2 (
// Equation(s):
// \Control|inst20~2_combout  = (!\Control|nextState1|instCounterNextState0|inst6~regout  & !\Control|nextState1|instCounterNextState0|inst77~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\Control|inst20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|inst20~2 .lut_mask = 16'h000F;
defparam \Control|inst20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[7] (
// Equation(s):
// \inst3|inst2|inst18 [7] = (\inst3|inst1|Register0|instReg0|instRFC6|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC6|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC6|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [7]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[7] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[6] (
// Equation(s):
// \inst3|inst2|inst18 [6] = (\inst3|inst1|Register0|instReg0|instRFC5|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC5|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC5|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [6]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[6] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[5] (
// Equation(s):
// \inst3|inst2|inst18 [5] = (\inst3|inst1|Register0|instReg0|instRFC4|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC4|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC4|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [5]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[5] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[4] (
// Equation(s):
// \inst3|inst2|inst18 [4] = (\inst3|inst1|Register0|instReg0|instRFC3|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC3|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC3|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [4]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[4] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[3] (
// Equation(s):
// \inst3|inst2|inst18 [3] = (\inst3|inst1|Register0|instReg0|instRFC2|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC2|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC2|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [3]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[3] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst18[2] (
// Equation(s):
// \inst3|inst2|inst18 [2] = (\inst3|inst1|Register0|instReg0|instRFC1|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC1|inst~regout  & (((!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst77~regout )) # 
// (!\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC1|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst18 [2]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst18[2] .lut_mask = 16'h07B5;
defparam \inst3|inst2|inst18[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst15[0]~0 (
// Equation(s):
// \inst3|inst2|inst15[0]~0_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (((!\inst3|inst1|Register0|instReg0|instRFC00|inst~regout )))) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// (\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst88~regout  $ (!\inst3|inst1|Register0|instReg0|instRFC00|inst~regout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst1|Register0|instReg0|instRFC00|inst~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst15[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst15[0]~0 .lut_mask = 16'h08F2;
defparam \inst3|inst2|inst15[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout  = (!\Control|inst20~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[0]~20_combout  $ (\inst3|inst2|inst15[0]~0_combout ))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst8[0]~20_combout ),
	.datac(\inst3|inst2|inst15[0]~0_combout ),
	.datad(\Control|inst20~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2 .lut_mask = 16'h0096;
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst8[15]~21 (
// Equation(s):
// \inst3|inst8[15]~21_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout ) # ((\Control|nextState1|instCounterNextState0|inst77~regout ) # (\Control|nextState1|instCounterNextState0|inst88~regout ))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|inst8[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[15]~21 .lut_mask = 16'hFEFE;
defparam \inst3|inst8[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0_combout  = ((\inst3|inst8[15]~21_combout  & ((!\inst3|inst8[0]~18_combout ) # (!\inst3|inst8[0]~17_combout )))) # (!\inst3|inst2|inst15[0]~0_combout )

	.dataa(\inst3|inst8[15]~21_combout ),
	.datab(\inst3|inst8[0]~17_combout ),
	.datac(\inst3|inst8[0]~18_combout ),
	.datad(\inst3|inst2|inst15[0]~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0 .lut_mask = 16'h2AFF;
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst15[1] (
// Equation(s):
// \inst3|inst2|inst15 [1] = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst88~regout  & (\inst3|inst1|Register0|instReg0|instRFC0|inst~regout  & 
// !\Control|nextState1|instCounterNextState0|inst77~regout )) # (!\Control|nextState1|instCounterNextState0|inst88~regout  & (!\inst3|inst1|Register0|instReg0|instRFC0|inst~regout )))) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & 
// (((!\inst3|inst1|Register0|instReg0|instRFC0|inst~regout  & \Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC0|inst~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst15 [1]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst15[1] .lut_mask = 16'h0782;
defparam \inst3|inst2|inst15[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst14[1] (
// Equation(s):
// \inst3|inst2|inst14 [1] = \Control|inst20~2_combout  $ (((\inst3|inst8[15]~21_combout  & ((!\inst3|inst8[1]~15_combout ) # (!\inst3|inst8[1]~14_combout )))))

	.dataa(\inst3|inst8[1]~14_combout ),
	.datab(\inst3|inst8[1]~15_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[15]~21_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst14 [1]),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst14[1] .lut_mask = 16'h87F0;
defparam \inst3|inst2|inst14[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout  = (\inst3|inst2|inst15 [1] & ((\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ) # ((!\inst3|inst2|inst14 [1]) # 
// (!\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0_combout )))) # (!\inst3|inst2|inst15 [1] & (!\inst3|inst2|inst14 [1] & ((\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ) # 
// (!\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0_combout ))))

	.dataa(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ),
	.datab(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0_combout ),
	.datac(\inst3|inst2|inst15 [1]),
	.datad(\inst3|inst2|inst14 [1]),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0 .lut_mask = 16'hB0FB;
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout  = (\inst3|inst2|inst18 [2] & ((\inst3|inst8[2]~13_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[2]~13_combout  & 
// (\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout )))) # (!\inst3|inst2|inst18 [2] & (\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout  & (\inst3|inst8[2]~13_combout  $ (\Control|inst20~2_combout ))))

	.dataa(\inst3|inst2|inst18 [2]),
	.datab(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout ),
	.datac(\inst3|inst8[2]~13_combout ),
	.datad(\Control|inst20~2_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0 .lut_mask = 16'h0CE8;
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout  = (\inst3|inst2|inst18 [3] & ((\inst3|inst8[3]~12_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[3]~12_combout  & 
// (\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout )))) # (!\inst3|inst2|inst18 [3] & (\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[3]~12_combout ))))

	.dataa(\inst3|inst2|inst18 [3]),
	.datab(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[3]~12_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout  = (\inst3|inst2|inst18 [4] & ((\inst3|inst8[4]~11_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[4]~11_combout  & 
// (\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout )))) # (!\inst3|inst2|inst18 [4] & (\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[4]~11_combout ))))

	.dataa(\inst3|inst2|inst18 [4]),
	.datab(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[4]~11_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout  = (\inst3|inst2|inst18 [5] & ((\inst3|inst8[5]~10_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[5]~10_combout  & 
// (\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout )))) # (!\inst3|inst2|inst18 [5] & (\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[5]~10_combout ))))

	.dataa(\inst3|inst2|inst18 [5]),
	.datab(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[5]~10_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout  = (\inst3|inst2|inst18 [6] & ((\inst3|inst8[6]~9_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[6]~9_combout  & 
// (\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout )))) # (!\inst3|inst2|inst18 [6] & (\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[6]~9_combout ))))

	.dataa(\inst3|inst2|inst18 [6]),
	.datab(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[6]~9_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout  = (\inst3|inst2|inst18 [7] & ((\inst3|inst8[7]~8_combout  & (!\Control|inst20~2_combout )) # (!\inst3|inst8[7]~8_combout  & 
// ((\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout ))))) # (!\inst3|inst2|inst18 [7] & (\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[7]~8_combout ))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [7]),
	.datac(\inst3|inst8[7]~8_combout ),
	.datad(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0 .lut_mask = 16'h5E40;
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1_combout  = (\inst3|inst8[8]~7_combout  & (!\Control|inst20~2_combout  & ((\inst3|inst2|inst18 [8]) # (\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout )))) # 
// (!\inst3|inst8[8]~7_combout  & (\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout  & ((\inst3|inst2|inst18 [8]) # (\Control|inst20~2_combout ))))

	.dataa(\inst3|inst8[8]~7_combout ),
	.datab(\inst3|inst2|inst18 [8]),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1 .lut_mask = 16'h5E08;
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout  = (\inst3|inst2|inst18 [9] & ((\inst3|inst8[9]~6_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[9]~6_combout  & 
// (\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1_combout )))) # (!\inst3|inst2|inst18 [9] & (\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[9]~6_combout ))))

	.dataa(\inst3|inst2|inst18 [9]),
	.datab(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[9]~6_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout  = (\inst3|inst2|inst18 [10] & ((\inst3|inst8[10]~5_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[10]~5_combout  & 
// (\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout )))) # (!\inst3|inst2|inst18 [10] & (\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[10]~5_combout ))))

	.dataa(\inst3|inst2|inst18 [10]),
	.datab(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[10]~5_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout  = (\inst3|inst2|inst18 [11] & ((\inst3|inst8[11]~4_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[11]~4_combout  & 
// (\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout )))) # (!\inst3|inst2|inst18 [11] & (\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[11]~4_combout ))))

	.dataa(\inst3|inst2|inst18 [11]),
	.datab(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[11]~4_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout  = (\inst3|inst2|inst18 [12] & ((\inst3|inst8[12]~3_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[12]~3_combout  & 
// (\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout )))) # (!\inst3|inst2|inst18 [12] & (\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[12]~3_combout ))))

	.dataa(\inst3|inst2|inst18 [12]),
	.datab(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[12]~3_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout  = (\inst3|inst2|inst18 [13] & ((\inst3|inst8[13]~2_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[13]~2_combout  & 
// (\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout )))) # (!\inst3|inst2|inst18 [13] & (\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[13]~2_combout ))))

	.dataa(\inst3|inst2|inst18 [13]),
	.datab(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[13]~2_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout  = (\inst3|inst2|inst18 [14] & ((\inst3|inst8[14]~1_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[14]~1_combout  & 
// (\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout )))) # (!\inst3|inst2|inst18 [14] & (\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[14]~1_combout ))))

	.dataa(\inst3|inst2|inst18 [14]),
	.datab(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst28~1 (
// Equation(s):
// \inst3|inst2|inst28~1_combout  = (\inst3|inst2|inst28~0_combout  & (\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit2|inst1~0_combout  $ (\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout  $ (!\inst3|inst8[15]~0_combout ))))

	.dataa(\inst3|inst2|inst28~0_combout ),
	.datab(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit2|inst1~0_combout ),
	.datac(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ),
	.datad(\inst3|inst8[15]~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst28~1 .lut_mask = 16'h2882;
defparam \inst3|inst2|inst28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~1 (
// Equation(s):
// \inst3|I~1_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (((!\inst3|inst8[15]~0_combout )))) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit2|inst1~0_combout  $ 
// ((\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ))))

	.dataa(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit2|inst1~0_combout ),
	.datab(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst4~0_combout ),
	.datac(\inst3|inst8[15]~0_combout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|I~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~1 .lut_mask = 16'h0F66;
defparam \inst3|I~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~2 (
// Equation(s):
// \inst3|I~2_combout  = (\inst3|inst2|inst28~1_combout  & (((!\inst3|inst8[15]~0_combout )))) # (!\inst3|inst2|inst28~1_combout  & (!\inst3|I~0_combout  & (\inst3|inst8[15]~0_combout  $ (\inst3|I~1_combout ))))

	.dataa(\inst3|I~0_combout ),
	.datab(\inst3|inst2|inst28~1_combout ),
	.datac(\inst3|inst8[15]~0_combout ),
	.datad(\inst3|I~1_combout ),
	.cin(gnd),
	.combout(\inst3|I~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~2 .lut_mask = 16'h0D1C;
defparam \inst3|I~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~3 (
// Equation(s):
// \inst3|I~3_combout  = (\Control|inst10OR300~0_combout  & (((\Control|inst20~1_combout  & \In1~combout [15])) # (!\inst3|I~2_combout ))) # (!\Control|inst10OR300~0_combout  & (\Control|inst20~1_combout  & (\In1~combout [15])))

	.dataa(\Control|inst10OR300~0_combout ),
	.datab(\Control|inst20~1_combout ),
	.datac(\In1~combout [15]),
	.datad(\inst3|I~2_combout ),
	.cin(gnd),
	.combout(\inst3|I~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~3 .lut_mask = 16'hC0EA;
defparam \inst3|I~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Control|inst8 (
// Equation(s):
// \Control|inst8~combout  = (!\Control|nextState1|instCounterNextState0|inst77~regout ) # (!\Control|nextState1|instCounterNextState0|inst6~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\Control|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \Control|inst8 .lut_mask = 16'h0FFF;
defparam \Control|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~4 (
// Equation(s):
// \inst3|I~4_combout  = (\In1~combout [14] & (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\In1~combout [14]),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|I~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~4 .lut_mask = 16'h0002;
defparam \inst3|I~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~5 (
// Equation(s):
// \inst3|I~5_combout  = (\inst3|I~4_combout ) # ((\inst3|inst8[14]~1_combout  & (\inst3|inst2|inst28~1_combout  & \Control|inst10OR300~0_combout )))

	.dataa(\inst3|I~4_combout ),
	.datab(\inst3|inst8[14]~1_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|I~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~5 .lut_mask = 16'hEAAA;
defparam \inst3|I~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~combout  = \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout  $ (\inst3|inst8[14]~1_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [14]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [14]),
	.datac(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst4~0_combout ),
	.datad(\inst3|inst8[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~6 (
// Equation(s):
// \inst3|I~6_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit1|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|I~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~6 .lut_mask = 16'h88BB;
defparam \inst3|I~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~7 (
// Equation(s):
// \inst3|I~7_combout  = (\inst3|I~5_combout ) # ((\inst3|I~6_combout  & (\Control|inst10OR300~0_combout  & !\inst3|inst2|inst28~1_combout )))

	.dataa(\inst3|I~5_combout ),
	.datab(\inst3|I~6_combout ),
	.datac(\Control|inst10OR300~0_combout ),
	.datad(\inst3|inst2|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst3|I~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~7 .lut_mask = 16'hAAEA;
defparam \inst3|I~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~8 (
// Equation(s):
// \inst3|I~8_combout  = (\In1~combout [13] & (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\In1~combout [13]),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|I~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~8 .lut_mask = 16'h0002;
defparam \inst3|I~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~9 (
// Equation(s):
// \inst3|I~9_combout  = (\inst3|I~8_combout ) # ((\inst3|inst8[13]~2_combout  & (\inst3|inst2|inst28~1_combout  & \Control|inst10OR300~0_combout )))

	.dataa(\inst3|I~8_combout ),
	.datab(\inst3|inst8[13]~2_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|I~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~9 .lut_mask = 16'hEAAA;
defparam \inst3|I~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~combout  = \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout  $ (\inst3|inst8[13]~2_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [13]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [13]),
	.datac(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst4~0_combout ),
	.datad(\inst3|inst8[13]~2_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~10 (
// Equation(s):
// \inst3|I~10_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit0|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|I~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~10 .lut_mask = 16'h88BB;
defparam \inst3|I~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|I~11 (
// Equation(s):
// \inst3|I~11_combout  = (\inst3|I~9_combout ) # ((\Control|inst10OR300~0_combout  & (\inst3|I~10_combout  & !\inst3|inst2|inst28~1_combout )))

	.dataa(\inst3|I~9_combout ),
	.datab(\Control|inst10OR300~0_combout ),
	.datac(\inst3|I~10_combout ),
	.datad(\inst3|inst2|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst3|I~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|I~11 .lut_mask = 16'hAAEA;
defparam \inst3|I~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout  = \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout  $ (\inst3|inst8[12]~3_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [12]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [12]),
	.datac(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst4~0_combout ),
	.datad(\inst3|inst8[12]~3_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[12]~0 (
// Equation(s):
// \inst3|inst10[12]~0_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit0|inst0|instFAdder1Bit00|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|inst10[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[12]~0 .lut_mask = 16'h88BB;
defparam \inst3|inst10[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[12]~1 (
// Equation(s):
// \inst3|inst10[12]~1_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[12]~3_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[12]~0_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[12]~3_combout ),
	.datab(\inst3|inst10[12]~0_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[12]~1 .lut_mask = 16'hACFF;
defparam \inst3|inst10[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[12]~27 (
// Equation(s):
// \inst3|inst13[12]~27_combout  = (\inst3|inst8[15]~0_combout  & ((\In1~combout [12]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[15]~0_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [12]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[15]~0_combout ),
	.datab(\In1~combout [12]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[12]~27 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~combout  = \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout  $ (\inst3|inst8[11]~4_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [11]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [11]),
	.datac(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst4~0_combout ),
	.datad(\inst3|inst8[11]~4_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[11]~2 (
// Equation(s):
// \inst3|inst10[11]~2_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit2|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|inst10[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[11]~2 .lut_mask = 16'h88BB;
defparam \inst3|inst10[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[11]~3 (
// Equation(s):
// \inst3|inst10[11]~3_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[11]~4_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[11]~2_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[11]~4_combout ),
	.datab(\inst3|inst10[11]~2_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[11]~3 .lut_mask = 16'hACFF;
defparam \inst3|inst10[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[11]~28 (
// Equation(s):
// \inst3|inst13[11]~28_combout  = (\inst3|inst8[14]~1_combout  & ((\In1~combout [11]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[14]~1_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [11]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[14]~1_combout ),
	.datab(\In1~combout [11]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[11]~28 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~combout  = \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout  $ (\inst3|inst8[10]~5_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [10]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [10]),
	.datac(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst4~0_combout ),
	.datad(\inst3|inst8[10]~5_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[10]~4 (
// Equation(s):
// \inst3|inst10[10]~4_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit1|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|inst10[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[10]~4 .lut_mask = 16'h88BB;
defparam \inst3|inst10[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[10]~5 (
// Equation(s):
// \inst3|inst10[10]~5_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[10]~5_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[10]~4_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[10]~5_combout ),
	.datab(\inst3|inst10[10]~4_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[10]~5 .lut_mask = 16'hACFF;
defparam \inst3|inst10[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[10]~29 (
// Equation(s):
// \inst3|inst13[10]~29_combout  = (\inst3|inst8[13]~2_combout  & ((\In1~combout [10]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[13]~2_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [10]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[13]~2_combout ),
	.datab(\In1~combout [10]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[10]~29 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~combout  = \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1_combout  $ (\inst3|inst8[9]~6_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [9]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [9]),
	.datac(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst4~1_combout ),
	.datad(\inst3|inst8[9]~6_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[9]~6 (
// Equation(s):
// \inst3|inst10[9]~6_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit0|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|inst10[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[9]~6 .lut_mask = 16'h88BB;
defparam \inst3|inst10[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[9]~7 (
// Equation(s):
// \inst3|inst10[9]~7_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[9]~6_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[9]~6_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[9]~6_combout ),
	.datab(\inst3|inst10[9]~6_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[9]~7 .lut_mask = 16'hACFF;
defparam \inst3|inst10[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[9]~30 (
// Equation(s):
// \inst3|inst13[9]~30_combout  = (\inst3|inst8[12]~3_combout  & ((\In1~combout [9]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[12]~3_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [9]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[12]~3_combout ),
	.datab(\In1~combout [9]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[9]~30 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout  = (\inst3|inst2|inst18 [7] & ((\inst3|inst8[7]~8_combout  & ((!\Control|inst20~2_combout ))) # (!\inst3|inst8[7]~8_combout  & 
// (\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout )))) # (!\inst3|inst2|inst18 [7] & (\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout  & (\Control|inst20~2_combout  $ (\inst3|inst8[7]~8_combout ))))

	.dataa(\inst3|inst2|inst18 [7]),
	.datab(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout ),
	.datac(\Control|inst20~2_combout ),
	.datad(\inst3|inst8[7]~8_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0 .lut_mask = 16'h0EC8;
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout  = \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout  $ (\inst3|inst8[8]~7_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [8]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [8]),
	.datac(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst4~0_combout ),
	.datad(\inst3|inst8[8]~7_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[8]~8 (
// Equation(s):
// \inst3|inst10[8]~8_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit0|inst00|instFAdder1Bit00|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|inst10[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[8]~8 .lut_mask = 16'h88BB;
defparam \inst3|inst10[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[8]~9 (
// Equation(s):
// \inst3|inst10[8]~9_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[8]~7_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[8]~8_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[8]~7_combout ),
	.datab(\inst3|inst10[8]~8_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[8]~9 .lut_mask = 16'hACFF;
defparam \inst3|inst10[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[8]~31 (
// Equation(s):
// \inst3|inst13[8]~31_combout  = (\inst3|inst8[11]~4_combout  & ((\In1~combout [8]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[11]~4_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [8]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[11]~4_combout ),
	.datab(\In1~combout [8]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[8]~31 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~combout  = \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout  $ (\inst3|inst8[7]~8_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [7]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [7]),
	.datac(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst4~0_combout ),
	.datad(\inst3|inst8[7]~8_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[7]~10 (
// Equation(s):
// \inst3|inst10[7]~10_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit2|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|inst10[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[7]~10 .lut_mask = 16'h88BB;
defparam \inst3|inst10[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[7]~11 (
// Equation(s):
// \inst3|inst10[7]~11_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[7]~8_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[7]~10_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[7]~8_combout ),
	.datab(\inst3|inst10[7]~10_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[7]~11 .lut_mask = 16'hACFF;
defparam \inst3|inst10[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[7]~32 (
// Equation(s):
// \inst3|inst13[7]~32_combout  = (\inst3|inst8[10]~5_combout  & ((\In1~combout [7]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[10]~5_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [7]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[10]~5_combout ),
	.datab(\In1~combout [7]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[7]~32 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout  = \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout  $ (\inst3|inst8[6]~9_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [6]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [6]),
	.datac(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst4~0_combout ),
	.datad(\inst3|inst8[6]~9_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[6]~12 (
// Equation(s):
// \inst3|inst10[6]~12_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit1|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|inst10[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[6]~12 .lut_mask = 16'h88BB;
defparam \inst3|inst10[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[6]~13 (
// Equation(s):
// \inst3|inst10[6]~13_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[6]~9_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[6]~12_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[6]~9_combout ),
	.datab(\inst3|inst10[6]~12_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[6]~13 .lut_mask = 16'hACFF;
defparam \inst3|inst10[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[6]~33 (
// Equation(s):
// \inst3|inst13[6]~33_combout  = (\inst3|inst8[9]~6_combout  & ((\In1~combout [6]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[9]~6_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [6]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[9]~6_combout ),
	.datab(\In1~combout [6]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[6]~33 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~combout  = \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout  $ (\inst3|inst8[5]~10_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [5]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [5]),
	.datac(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst4~0_combout ),
	.datad(\inst3|inst8[5]~10_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[5]~14 (
// Equation(s):
// \inst3|inst10[5]~14_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit0|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|inst10[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[5]~14 .lut_mask = 16'h88BB;
defparam \inst3|inst10[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[5]~15 (
// Equation(s):
// \inst3|inst10[5]~15_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[5]~10_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[5]~14_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[5]~10_combout ),
	.datab(\inst3|inst10[5]~14_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[5]~15 .lut_mask = 16'hACFF;
defparam \inst3|inst10[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[5]~34 (
// Equation(s):
// \inst3|inst13[5]~34_combout  = (\inst3|inst8[8]~7_combout  & ((\In1~combout [5]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[8]~7_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [5]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[8]~7_combout ),
	.datab(\In1~combout [5]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[5]~34 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout  = \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout  $ (\inst3|inst8[2]~13_combout  $ (((!\Control|inst20~2_combout  & !\inst3|inst2|inst18 [2]))))

	.dataa(\Control|inst20~2_combout ),
	.datab(\inst3|inst2|inst18 [2]),
	.datac(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst4~0_combout ),
	.datad(\inst3|inst8[2]~13_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1 .lut_mask = 16'h1EE1;
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[2]~16 (
// Equation(s):
// \inst3|inst10[2]~16_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(vcc),
	.datad(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst1~combout ),
	.cin(gnd),
	.combout(\inst3|inst10[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[2]~16 .lut_mask = 16'h88BB;
defparam \inst3|inst10[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[2]~17 (
// Equation(s):
// \inst3|inst10[2]~17_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[2]~13_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[2]~16_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[2]~13_combout ),
	.datab(\inst3|inst10[2]~16_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[2]~17 .lut_mask = 16'hACFF;
defparam \inst3|inst10[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[2]~35 (
// Equation(s):
// \inst3|inst13[2]~35_combout  = (\inst3|inst8[5]~10_combout  & ((\In1~combout [2]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[5]~10_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [2]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[5]~10_combout ),
	.datab(\In1~combout [2]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[2]~35 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[1]~36 (
// Equation(s):
// \inst3|inst13[1]~36_combout  = (\inst3|inst8[4]~11_combout  & ((\In1~combout [1]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[4]~11_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [1]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[4]~11_combout ),
	.datab(\In1~combout [1]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[1]~36 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout  = \inst3|inst2|inst15 [1] $ (\inst3|inst2|inst14 [1] $ (((\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ) # 
// (!\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0_combout ))))

	.dataa(\inst3|inst2|inst15 [1]),
	.datab(\inst3|inst2|inst14 [1]),
	.datac(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst2~combout ),
	.datad(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit00|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1 .lut_mask = 16'h9699;
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[1]~18 (
// Equation(s):
// \inst3|inst10[1]~18_combout  = (!\inst3|inst2|inst28~1_combout  & ((\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout )))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit0|inst1~combout ),
	.datad(\inst3|inst2|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[1]~18 .lut_mask = 16'h008B;
defparam \inst3|inst10[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[1]~19 (
// Equation(s):
// \inst3|inst10[1]~19_combout  = ((\inst3|inst2|inst28~1_combout  & ((\inst3|inst8[1]~16_combout ) # (!\inst3|inst8[15]~21_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst2|inst28~1_combout ),
	.datab(\inst3|inst8[1]~16_combout ),
	.datac(\inst3|inst8[15]~21_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[1]~19 .lut_mask = 16'h8AFF;
defparam \inst3|inst10[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[1]~37 (
// Equation(s):
// \inst3|inst13[1]~37_combout  = ((\inst3|inst13[1]~36_combout  & ((\inst3|inst10[1]~18_combout ) # (\inst3|inst10[1]~19_combout )))) # (!\Control|inst8~combout )

	.dataa(\inst3|inst13[1]~36_combout ),
	.datab(\inst3|inst10[1]~18_combout ),
	.datac(\inst3|inst10[1]~19_combout ),
	.datad(\Control|inst8~combout ),
	.cin(gnd),
	.combout(\inst3|inst13[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[1]~37 .lut_mask = 16'hA8FF;
defparam \inst3|inst13[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[0]~38 (
// Equation(s):
// \inst3|inst13[0]~38_combout  = (\inst3|inst8[3]~12_combout  & ((\In1~combout [0]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[3]~12_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [0]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[3]~12_combout ),
	.datab(\In1~combout [0]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[0]~38 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[0]~39 (
// Equation(s):
// \inst3|inst13[0]~39_combout  = (\inst3|inst2|inst28~1_combout  & (\inst3|inst8[0]~20_combout )) # (!\inst3|inst2|inst28~1_combout  & (\inst3|inst13[0]~54_combout  $ (((\inst3|inst8[0]~20_combout  & !\Control|nextState1|instCounterNextState0|inst77~regout 
// )))))

	.dataa(\inst3|inst8[0]~20_combout ),
	.datab(\inst3|inst2|inst28~1_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst13[0]~54_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[0]~39 .lut_mask = 16'hB98A;
defparam \inst3|inst13[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[0]~40 (
// Equation(s):
// \inst3|inst13[0]~40_combout  = ((\inst3|inst13[0]~38_combout  & ((\inst3|inst13[0]~39_combout ) # (!\Control|inst10OR300~0_combout )))) # (!\Control|inst8~combout )

	.dataa(\inst3|inst13[0]~38_combout ),
	.datab(\Control|inst10OR300~0_combout ),
	.datac(\Control|inst8~combout ),
	.datad(\inst3|inst13[0]~39_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[0]~40 .lut_mask = 16'hAF2F;
defparam \inst3|inst13[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[3]~20 (
// Equation(s):
// \inst3|inst10[3]~20_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout  $ (!\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2_combout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout ),
	.datab(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit1|inst4~0_combout ),
	.datac(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2_combout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst10[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[3]~20 .lut_mask = 16'hAAC3;
defparam \inst3|inst10[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[3]~21 (
// Equation(s):
// \inst3|inst10[3]~21_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[3]~12_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[3]~20_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[3]~12_combout ),
	.datab(\inst3|inst10[3]~20_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[3]~21 .lut_mask = 16'hACFF;
defparam \inst3|inst10[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[3]~41 (
// Equation(s):
// \inst3|inst13[3]~41_combout  = (\inst3|inst8[6]~9_combout  & ((\In1~combout [3]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[6]~9_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [3]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[6]~9_combout ),
	.datab(\In1~combout [3]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[3]~41 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[4]~22 (
// Equation(s):
// \inst3|inst10[4]~22_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout  $ (!\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~2_combout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout ),
	.datab(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst4~0_combout ),
	.datac(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~2_combout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst10[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[4]~22 .lut_mask = 16'hAAC3;
defparam \inst3|inst10[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst10[4]~23 (
// Equation(s):
// \inst3|inst10[4]~23_combout  = ((\inst3|inst2|inst28~1_combout  & (\inst3|inst8[4]~11_combout )) # (!\inst3|inst2|inst28~1_combout  & ((\inst3|inst10[4]~22_combout )))) # (!\Control|inst10OR300~0_combout )

	.dataa(\inst3|inst8[4]~11_combout ),
	.datab(\inst3|inst10[4]~22_combout ),
	.datac(\inst3|inst2|inst28~1_combout ),
	.datad(\Control|inst10OR300~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst10[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst10[4]~23 .lut_mask = 16'hACFF;
defparam \inst3|inst10[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[4]~42 (
// Equation(s):
// \inst3|inst13[4]~42_combout  = (\inst3|inst8[7]~8_combout  & ((\In1~combout [4]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst8[7]~8_combout  & (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In1~combout [4]) # 
// (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst8[7]~8_combout ),
	.datab(\In1~combout [4]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[4]~42 .lut_mask = 16'h8ACF;
defparam \inst3|inst13[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[4]~31 (
// Equation(s):
// \inst3|inst[4]~31_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg0|instRFC3|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1_combout  $ (\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(\inst3|inst4|Register0|instReg0|instRFC3|inst~regout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1_combout ),
	.datad(\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[4]~31 .lut_mask = 16'h8DD8;
defparam \inst3|inst[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[3]~32 (
// Equation(s):
// \inst3|inst[3]~32_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg0|instRFC2|inst~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0_combout  $ (\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(\inst3|inst4|Register0|instReg0|instRFC2|inst~regout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0_combout ),
	.datad(\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[3]~32 .lut_mask = 16'h8DD8;
defparam \inst3|inst[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[12]~43 (
// Equation(s):
// \inst3|inst13[12]~43_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[12]~1_combout  & \inst3|inst13[12]~27_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[12]~1_combout  & \inst3|inst13[12]~27_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[12]~1_combout ),
	.datad(\inst3|inst13[12]~27_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[12]~43 .lut_mask = 16'hF888;
defparam \inst3|inst13[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[11]~44 (
// Equation(s):
// \inst3|inst13[11]~44_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[11]~3_combout  & \inst3|inst13[11]~28_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[11]~3_combout  & \inst3|inst13[11]~28_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[11]~3_combout ),
	.datad(\inst3|inst13[11]~28_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[11]~44 .lut_mask = 16'hF888;
defparam \inst3|inst13[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[10]~45 (
// Equation(s):
// \inst3|inst13[10]~45_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[10]~5_combout  & \inst3|inst13[10]~29_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[10]~5_combout  & \inst3|inst13[10]~29_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[10]~5_combout ),
	.datad(\inst3|inst13[10]~29_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[10]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[10]~45 .lut_mask = 16'hF888;
defparam \inst3|inst13[10]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[9]~46 (
// Equation(s):
// \inst3|inst13[9]~46_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[9]~7_combout  & \inst3|inst13[9]~30_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[9]~7_combout  & \inst3|inst13[9]~30_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[9]~7_combout ),
	.datad(\inst3|inst13[9]~30_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[9]~46 .lut_mask = 16'hF888;
defparam \inst3|inst13[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[8]~47 (
// Equation(s):
// \inst3|inst13[8]~47_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[8]~9_combout  & \inst3|inst13[8]~31_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[8]~9_combout  & \inst3|inst13[8]~31_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[8]~9_combout ),
	.datad(\inst3|inst13[8]~31_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[8]~47 .lut_mask = 16'hF888;
defparam \inst3|inst13[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[7]~48 (
// Equation(s):
// \inst3|inst13[7]~48_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[7]~11_combout  & \inst3|inst13[7]~32_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[7]~11_combout  & \inst3|inst13[7]~32_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[7]~11_combout ),
	.datad(\inst3|inst13[7]~32_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[7]~48 .lut_mask = 16'hF888;
defparam \inst3|inst13[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[6]~49 (
// Equation(s):
// \inst3|inst13[6]~49_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[6]~13_combout  & \inst3|inst13[6]~33_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[6]~13_combout  & \inst3|inst13[6]~33_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[6]~13_combout ),
	.datad(\inst3|inst13[6]~33_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[6]~49 .lut_mask = 16'hF888;
defparam \inst3|inst13[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[5]~50 (
// Equation(s):
// \inst3|inst13[5]~50_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[5]~15_combout  & \inst3|inst13[5]~34_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[5]~15_combout  & \inst3|inst13[5]~34_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[5]~15_combout ),
	.datad(\inst3|inst13[5]~34_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[5]~50 .lut_mask = 16'hF888;
defparam \inst3|inst13[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[2]~51 (
// Equation(s):
// \inst3|inst13[2]~51_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[2]~17_combout  & \inst3|inst13[2]~35_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[2]~17_combout  & \inst3|inst13[2]~35_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[2]~17_combout ),
	.datad(\inst3|inst13[2]~35_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[2]~51 .lut_mask = 16'hF888;
defparam \inst3|inst13[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2_combout  = \inst3|inst8[3]~12_combout  $ (((!\inst3|inst2|inst18 [3] & ((\Control|nextState1|instCounterNextState0|inst6~regout ) # (\Control|nextState1|instCounterNextState0|inst77~regout 
// )))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst8[3]~12_combout ),
	.datad(\inst3|inst2|inst18 [3]),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2 .lut_mask = 16'hF01E;
defparam \inst3|inst2|inst|instAdder8Bit00|inst00|instFAdder1Bit2|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[3]~52 (
// Equation(s):
// \inst3|inst13[3]~52_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[3]~21_combout  & \inst3|inst13[3]~41_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[3]~21_combout  & \inst3|inst13[3]~41_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[3]~21_combout ),
	.datad(\inst3|inst13[3]~41_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[3]~52 .lut_mask = 16'hF888;
defparam \inst3|inst13[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~2 (
// Equation(s):
// \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~2_combout  = \inst3|inst8[4]~11_combout  $ (((!\inst3|inst2|inst18 [4] & ((\Control|nextState1|instCounterNextState0|inst6~regout ) # (\Control|nextState1|instCounterNextState0|inst77~regout 
// )))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst8[4]~11_combout ),
	.datad(\inst3|inst2|inst18 [4]),
	.cin(gnd),
	.combout(\inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~2 .lut_mask = 16'hF01E;
defparam \inst3|inst2|inst|instAdder8Bit00|inst0|instFAdder1Bit00|inst1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[4]~53 (
// Equation(s):
// \inst3|inst13[4]~53_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst10[4]~23_combout  & \inst3|inst13[4]~42_combout )))) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & (((\inst3|inst10[4]~23_combout  & \inst3|inst13[4]~42_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst10[4]~23_combout ),
	.datad(\inst3|inst13[4]~42_combout ),
	.cin(gnd),
	.combout(\inst3|inst13[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[4]~53 .lut_mask = 16'hF888;
defparam \inst3|inst13[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst13[0]~54 (
// Equation(s):
// \inst3|inst13[0]~54_combout  = (\inst3|inst1|Register0|instReg0|instRFC00|inst~regout  & ((\Control|nextState1|instCounterNextState0|inst6~regout ) # (\Control|nextState1|instCounterNextState0|inst77~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC00|inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|inst13[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst13[0]~54 .lut_mask = 16'hE0E0;
defparam \inst3|inst13[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In2[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[15]));
// synopsys translate_off
defparam \In2[15]~I .input_async_reset = "none";
defparam \In2[15]~I .input_power_up = "low";
defparam \In2[15]~I .input_register_mode = "none";
defparam \In2[15]~I .input_sync_reset = "none";
defparam \In2[15]~I .oe_async_reset = "none";
defparam \In2[15]~I .oe_power_up = "low";
defparam \In2[15]~I .oe_register_mode = "none";
defparam \In2[15]~I .oe_sync_reset = "none";
defparam \In2[15]~I .operation_mode = "input";
defparam \In2[15]~I .output_async_reset = "none";
defparam \In2[15]~I .output_power_up = "low";
defparam \In2[15]~I .output_register_mode = "none";
defparam \In2[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[0]));
// synopsys translate_off
defparam \In2[0]~I .input_async_reset = "none";
defparam \In2[0]~I .input_power_up = "low";
defparam \In2[0]~I .input_register_mode = "none";
defparam \In2[0]~I .input_sync_reset = "none";
defparam \In2[0]~I .oe_async_reset = "none";
defparam \In2[0]~I .oe_power_up = "low";
defparam \In2[0]~I .oe_register_mode = "none";
defparam \In2[0]~I .oe_sync_reset = "none";
defparam \In2[0]~I .operation_mode = "input";
defparam \In2[0]~I .output_async_reset = "none";
defparam \In2[0]~I .output_power_up = "low";
defparam \In2[0]~I .output_register_mode = "none";
defparam \In2[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[15]));
// synopsys translate_off
defparam \In1[15]~I .input_async_reset = "none";
defparam \In1[15]~I .input_power_up = "low";
defparam \In1[15]~I .input_register_mode = "none";
defparam \In1[15]~I .input_sync_reset = "none";
defparam \In1[15]~I .oe_async_reset = "none";
defparam \In1[15]~I .oe_power_up = "low";
defparam \In1[15]~I .oe_register_mode = "none";
defparam \In1[15]~I .oe_sync_reset = "none";
defparam \In1[15]~I .operation_mode = "input";
defparam \In1[15]~I .output_async_reset = "none";
defparam \In1[15]~I .output_power_up = "low";
defparam \In1[15]~I .output_register_mode = "none";
defparam \In1[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[14]));
// synopsys translate_off
defparam \In1[14]~I .input_async_reset = "none";
defparam \In1[14]~I .input_power_up = "low";
defparam \In1[14]~I .input_register_mode = "none";
defparam \In1[14]~I .input_sync_reset = "none";
defparam \In1[14]~I .oe_async_reset = "none";
defparam \In1[14]~I .oe_power_up = "low";
defparam \In1[14]~I .oe_register_mode = "none";
defparam \In1[14]~I .oe_sync_reset = "none";
defparam \In1[14]~I .operation_mode = "input";
defparam \In1[14]~I .output_async_reset = "none";
defparam \In1[14]~I .output_power_up = "low";
defparam \In1[14]~I .output_register_mode = "none";
defparam \In1[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[13]));
// synopsys translate_off
defparam \In1[13]~I .input_async_reset = "none";
defparam \In1[13]~I .input_power_up = "low";
defparam \In1[13]~I .input_register_mode = "none";
defparam \In1[13]~I .input_sync_reset = "none";
defparam \In1[13]~I .oe_async_reset = "none";
defparam \In1[13]~I .oe_power_up = "low";
defparam \In1[13]~I .oe_register_mode = "none";
defparam \In1[13]~I .oe_sync_reset = "none";
defparam \In1[13]~I .operation_mode = "input";
defparam \In1[13]~I .output_async_reset = "none";
defparam \In1[13]~I .output_power_up = "low";
defparam \In1[13]~I .output_register_mode = "none";
defparam \In1[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[12]));
// synopsys translate_off
defparam \In1[12]~I .input_async_reset = "none";
defparam \In1[12]~I .input_power_up = "low";
defparam \In1[12]~I .input_register_mode = "none";
defparam \In1[12]~I .input_sync_reset = "none";
defparam \In1[12]~I .oe_async_reset = "none";
defparam \In1[12]~I .oe_power_up = "low";
defparam \In1[12]~I .oe_register_mode = "none";
defparam \In1[12]~I .oe_sync_reset = "none";
defparam \In1[12]~I .operation_mode = "input";
defparam \In1[12]~I .output_async_reset = "none";
defparam \In1[12]~I .output_power_up = "low";
defparam \In1[12]~I .output_register_mode = "none";
defparam \In1[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[11]));
// synopsys translate_off
defparam \In1[11]~I .input_async_reset = "none";
defparam \In1[11]~I .input_power_up = "low";
defparam \In1[11]~I .input_register_mode = "none";
defparam \In1[11]~I .input_sync_reset = "none";
defparam \In1[11]~I .oe_async_reset = "none";
defparam \In1[11]~I .oe_power_up = "low";
defparam \In1[11]~I .oe_register_mode = "none";
defparam \In1[11]~I .oe_sync_reset = "none";
defparam \In1[11]~I .operation_mode = "input";
defparam \In1[11]~I .output_async_reset = "none";
defparam \In1[11]~I .output_power_up = "low";
defparam \In1[11]~I .output_register_mode = "none";
defparam \In1[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[10]));
// synopsys translate_off
defparam \In1[10]~I .input_async_reset = "none";
defparam \In1[10]~I .input_power_up = "low";
defparam \In1[10]~I .input_register_mode = "none";
defparam \In1[10]~I .input_sync_reset = "none";
defparam \In1[10]~I .oe_async_reset = "none";
defparam \In1[10]~I .oe_power_up = "low";
defparam \In1[10]~I .oe_register_mode = "none";
defparam \In1[10]~I .oe_sync_reset = "none";
defparam \In1[10]~I .operation_mode = "input";
defparam \In1[10]~I .output_async_reset = "none";
defparam \In1[10]~I .output_power_up = "low";
defparam \In1[10]~I .output_register_mode = "none";
defparam \In1[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[9]));
// synopsys translate_off
defparam \In1[9]~I .input_async_reset = "none";
defparam \In1[9]~I .input_power_up = "low";
defparam \In1[9]~I .input_register_mode = "none";
defparam \In1[9]~I .input_sync_reset = "none";
defparam \In1[9]~I .oe_async_reset = "none";
defparam \In1[9]~I .oe_power_up = "low";
defparam \In1[9]~I .oe_register_mode = "none";
defparam \In1[9]~I .oe_sync_reset = "none";
defparam \In1[9]~I .operation_mode = "input";
defparam \In1[9]~I .output_async_reset = "none";
defparam \In1[9]~I .output_power_up = "low";
defparam \In1[9]~I .output_register_mode = "none";
defparam \In1[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[8]));
// synopsys translate_off
defparam \In1[8]~I .input_async_reset = "none";
defparam \In1[8]~I .input_power_up = "low";
defparam \In1[8]~I .input_register_mode = "none";
defparam \In1[8]~I .input_sync_reset = "none";
defparam \In1[8]~I .oe_async_reset = "none";
defparam \In1[8]~I .oe_power_up = "low";
defparam \In1[8]~I .oe_register_mode = "none";
defparam \In1[8]~I .oe_sync_reset = "none";
defparam \In1[8]~I .operation_mode = "input";
defparam \In1[8]~I .output_async_reset = "none";
defparam \In1[8]~I .output_power_up = "low";
defparam \In1[8]~I .output_register_mode = "none";
defparam \In1[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[7]));
// synopsys translate_off
defparam \In1[7]~I .input_async_reset = "none";
defparam \In1[7]~I .input_power_up = "low";
defparam \In1[7]~I .input_register_mode = "none";
defparam \In1[7]~I .input_sync_reset = "none";
defparam \In1[7]~I .oe_async_reset = "none";
defparam \In1[7]~I .oe_power_up = "low";
defparam \In1[7]~I .oe_register_mode = "none";
defparam \In1[7]~I .oe_sync_reset = "none";
defparam \In1[7]~I .operation_mode = "input";
defparam \In1[7]~I .output_async_reset = "none";
defparam \In1[7]~I .output_power_up = "low";
defparam \In1[7]~I .output_register_mode = "none";
defparam \In1[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[6]));
// synopsys translate_off
defparam \In1[6]~I .input_async_reset = "none";
defparam \In1[6]~I .input_power_up = "low";
defparam \In1[6]~I .input_register_mode = "none";
defparam \In1[6]~I .input_sync_reset = "none";
defparam \In1[6]~I .oe_async_reset = "none";
defparam \In1[6]~I .oe_power_up = "low";
defparam \In1[6]~I .oe_register_mode = "none";
defparam \In1[6]~I .oe_sync_reset = "none";
defparam \In1[6]~I .operation_mode = "input";
defparam \In1[6]~I .output_async_reset = "none";
defparam \In1[6]~I .output_power_up = "low";
defparam \In1[6]~I .output_register_mode = "none";
defparam \In1[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[5]));
// synopsys translate_off
defparam \In1[5]~I .input_async_reset = "none";
defparam \In1[5]~I .input_power_up = "low";
defparam \In1[5]~I .input_register_mode = "none";
defparam \In1[5]~I .input_sync_reset = "none";
defparam \In1[5]~I .oe_async_reset = "none";
defparam \In1[5]~I .oe_power_up = "low";
defparam \In1[5]~I .oe_register_mode = "none";
defparam \In1[5]~I .oe_sync_reset = "none";
defparam \In1[5]~I .operation_mode = "input";
defparam \In1[5]~I .output_async_reset = "none";
defparam \In1[5]~I .output_power_up = "low";
defparam \In1[5]~I .output_register_mode = "none";
defparam \In1[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[2]));
// synopsys translate_off
defparam \In1[2]~I .input_async_reset = "none";
defparam \In1[2]~I .input_power_up = "low";
defparam \In1[2]~I .input_register_mode = "none";
defparam \In1[2]~I .input_sync_reset = "none";
defparam \In1[2]~I .oe_async_reset = "none";
defparam \In1[2]~I .oe_power_up = "low";
defparam \In1[2]~I .oe_register_mode = "none";
defparam \In1[2]~I .oe_sync_reset = "none";
defparam \In1[2]~I .operation_mode = "input";
defparam \In1[2]~I .output_async_reset = "none";
defparam \In1[2]~I .output_power_up = "low";
defparam \In1[2]~I .output_register_mode = "none";
defparam \In1[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[1]));
// synopsys translate_off
defparam \In1[1]~I .input_async_reset = "none";
defparam \In1[1]~I .input_power_up = "low";
defparam \In1[1]~I .input_register_mode = "none";
defparam \In1[1]~I .input_sync_reset = "none";
defparam \In1[1]~I .oe_async_reset = "none";
defparam \In1[1]~I .oe_power_up = "low";
defparam \In1[1]~I .oe_register_mode = "none";
defparam \In1[1]~I .oe_sync_reset = "none";
defparam \In1[1]~I .operation_mode = "input";
defparam \In1[1]~I .output_async_reset = "none";
defparam \In1[1]~I .output_power_up = "low";
defparam \In1[1]~I .output_register_mode = "none";
defparam \In1[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[0]));
// synopsys translate_off
defparam \In1[0]~I .input_async_reset = "none";
defparam \In1[0]~I .input_power_up = "low";
defparam \In1[0]~I .input_register_mode = "none";
defparam \In1[0]~I .input_sync_reset = "none";
defparam \In1[0]~I .oe_async_reset = "none";
defparam \In1[0]~I .oe_power_up = "low";
defparam \In1[0]~I .oe_register_mode = "none";
defparam \In1[0]~I .oe_sync_reset = "none";
defparam \In1[0]~I .operation_mode = "input";
defparam \In1[0]~I .output_async_reset = "none";
defparam \In1[0]~I .output_power_up = "low";
defparam \In1[0]~I .output_register_mode = "none";
defparam \In1[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[3]));
// synopsys translate_off
defparam \In1[3]~I .input_async_reset = "none";
defparam \In1[3]~I .input_power_up = "low";
defparam \In1[3]~I .input_register_mode = "none";
defparam \In1[3]~I .input_sync_reset = "none";
defparam \In1[3]~I .oe_async_reset = "none";
defparam \In1[3]~I .oe_power_up = "low";
defparam \In1[3]~I .oe_register_mode = "none";
defparam \In1[3]~I .oe_sync_reset = "none";
defparam \In1[3]~I .operation_mode = "input";
defparam \In1[3]~I .output_async_reset = "none";
defparam \In1[3]~I .output_power_up = "low";
defparam \In1[3]~I .output_register_mode = "none";
defparam \In1[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \In1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In1[4]));
// synopsys translate_off
defparam \In1[4]~I .input_async_reset = "none";
defparam \In1[4]~I .input_power_up = "low";
defparam \In1[4]~I .input_register_mode = "none";
defparam \In1[4]~I .input_sync_reset = "none";
defparam \In1[4]~I .oe_async_reset = "none";
defparam \In1[4]~I .oe_power_up = "low";
defparam \In1[4]~I .oe_register_mode = "none";
defparam \In1[4]~I .oe_sync_reset = "none";
defparam \In1[4]~I .operation_mode = "input";
defparam \In1[4]~I .output_async_reset = "none";
defparam \In1[4]~I .output_power_up = "low";
defparam \In1[4]~I .output_register_mode = "none";
defparam \In1[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Start));
// synopsys translate_off
defparam \Start~I .input_async_reset = "none";
defparam \Start~I .input_power_up = "low";
defparam \Start~I .input_register_mode = "none";
defparam \Start~I .input_sync_reset = "none";
defparam \Start~I .oe_async_reset = "none";
defparam \Start~I .oe_power_up = "low";
defparam \Start~I .oe_register_mode = "none";
defparam \Start~I .oe_sync_reset = "none";
defparam \Start~I .operation_mode = "input";
defparam \Start~I .output_async_reset = "none";
defparam \Start~I .output_power_up = "low";
defparam \Start~I .output_register_mode = "none";
defparam \Start~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \Control|nextState1|inst1 (
// Equation(s):
// \Control|nextState1|inst1~combout  = (\Control|nextState1|instCounterNextState0|inst6~regout ) # ((\Control|nextState1|instCounterNextState0|inst77~regout ) # (\Start~combout ))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\Start~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|nextState1|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState1|inst1 .lut_mask = 16'hFEFE;
defparam \Control|nextState1|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Control|nextState1|instCounterNextState0|inst88 (
	.clk(\CLK~combout ),
	.datain(\Control|nextState1|inst1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control|nextState1|instCounterNextState0|inst88~regout ));

cycloneii_lcell_comb \Control|nextState1|instCounterNextState0|inst77~0 (
// Equation(s):
// \Control|nextState1|instCounterNextState0|inst77~0_combout  = \Control|nextState1|instCounterNextState0|inst77~regout  $ (\Control|nextState1|instCounterNextState0|inst88~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\Control|nextState1|instCounterNextState0|inst77~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState1|instCounterNextState0|inst77~0 .lut_mask = 16'h0FF0;
defparam \Control|nextState1|instCounterNextState0|inst77~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Control|nextState1|instCounterNextState0|inst77 (
	.clk(\CLK~combout ),
	.datain(\Control|nextState1|instCounterNextState0|inst77~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control|nextState1|instCounterNextState0|inst77~regout ));

cycloneii_lcell_comb \Control|nextState1|instCounterNextState0|inst11|inst (
// Equation(s):
// \Control|nextState1|instCounterNextState0|inst11|inst~combout  = \Control|nextState1|instCounterNextState0|inst6~regout  $ (((\Control|nextState1|instCounterNextState0|inst77~regout  & \Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(vcc),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\Control|nextState1|instCounterNextState0|inst11|inst~combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState1|instCounterNextState0|inst11|inst .lut_mask = 16'h3CCC;
defparam \Control|nextState1|instCounterNextState0|inst11|inst .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \Control|nextState1|instCounterNextState0|inst6 (
	.clk(\CLK~combout ),
	.datain(\Control|nextState1|instCounterNextState0|inst11|inst~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control|nextState1|instCounterNextState0|inst6~regout ));

cycloneii_lcell_comb \Control|instOR3 (
// Equation(s):
// \Control|instOR3~combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & ((!\Control|nextState1|instCounterNextState0|inst88~regout ))) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// (!\Control|nextState1|instCounterNextState0|inst6~regout  & \Control|nextState1|instCounterNextState0|inst88~regout ))

	.dataa(vcc),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\Control|instOR3~combout ),
	.cout());
// synopsys translate_off
defparam \Control|instOR3 .lut_mask = 16'h03CC;
defparam \Control|instOR3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst1|Register0|instReg00|instRFC6|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg00|instRFC6|inst4~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC6|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC6|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg00|instRFC6|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg00|instRFC6|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst1|Register0|instReg0|instRFC3|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC3|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC3|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg0|instRFC3|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg0|instRFC3|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst1|Register0|instReg0|instRFC2|inst4~0 (
// Equation(s):
// \inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC2|inst~regout ) # ((\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & 
// \Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC2|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg0|instRFC2|inst4~0 .lut_mask = 16'hEAAB;
defparam \inst3|inst1|Register0|instReg0|instRFC2|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst1|Register0|instReg00|instRFC6|inst4~1 (
// Equation(s):
// \inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (\Control|nextState1|instCounterNextState0|inst88~regout  & !\Control|nextState1|instCounterNextState0|inst6~regout ))

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datac(vcc),
	.datad(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.cin(gnd),
	.combout(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|Register0|instReg00|instRFC6|inst4~1 .lut_mask = 16'h0088;
defparam \inst3|inst1|Register0|instReg00|instRFC6|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg0|instRFC00|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[0]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg0|instRFC00|inst~regout ));

cycloneii_lcell_comb \Control|inst20~0 (
// Equation(s):
// \Control|inst20~0_combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst88~regout  & !\Control|nextState1|instCounterNextState0|inst77~regout ))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datac(vcc),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\Control|inst20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|inst20~0 .lut_mask = 16'h0088;
defparam \Control|inst20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst4|Register0|instReg00|instRFC6|inst4~0 (
// Equation(s):
// \inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout ) # (\Control|nextState1|instCounterNextState0|inst6~regout  $ (\Control|nextState1|instCounterNextState0|inst88~regout ))

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(vcc),
	.datac(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst4|Register0|instReg00|instRFC6|inst4~0 .lut_mask = 16'hAFFA;
defparam \inst3|inst4|Register0|instReg00|instRFC6|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst8[0]~20 (
// Equation(s):
// \inst3|inst8[0]~20_combout  = (\inst3|inst4|Register0|instReg0|instRFC00|inst~regout  & ((\inst3|inst5|Register0|instReg0|instRFC00|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg0|instRFC00|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg0|instRFC00|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC00|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg0|instRFC00|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[0]~20 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  = \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0_combout  $ (\inst3|inst1|Register0|instReg00|instRFC6|inst4~0_combout  $ 
// (((\Control|nextState1|instCounterNextState0|inst77~regout  & \inst3|inst4|Register0|instReg00|instRFC6|inst~regout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(\inst3|inst4|Register0|instReg00|instRFC6|inst~regout ),
	.datac(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1 .lut_mask = 16'h8778;
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst[0]~30 (
// Equation(s):
// \inst3|inst[0]~30_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & (\inst3|inst1|Register0|instReg0|instRFC00|inst~regout )) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout  & ((\inst3|inst8[0]~20_combout ))))) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst1|Register0|instReg0|instRFC00|inst~regout ))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC00|inst~regout ),
	.datab(\inst3|inst8[0]~20_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT2|instXOR00|1~combout ),
	.cin(gnd),
	.combout(\inst3|inst[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst[0]~30 .lut_mask = 16'hAACA;
defparam \inst3|inst[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[14]~1 (
// Equation(s):
// \inst3|inst12[14]~1_combout  = ((\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst6~regout )

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(vcc),
	.datac(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.cin(gnd),
	.combout(\inst3|inst12[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[14]~1 .lut_mask = 16'h0AFF;
defparam \inst3|inst12[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[0]~30 (
// Equation(s):
// \inst3|inst12[0]~30_combout  = ((\inst3|inst12[0]~29_combout  & ((\inst3|inst[0]~30_combout ) # (!\Control|instOR3~combout )))) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst12[0]~29_combout ),
	.datab(\inst3|inst[0]~30_combout ),
	.datac(\Control|instOR3~combout ),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[0]~30 .lut_mask = 16'h8AFF;
defparam \inst3|inst12[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Control|inst15OR01~0 (
// Equation(s):
// \Control|inst15OR01~0_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout  & (!\Control|nextState1|instCounterNextState0|inst88~regout )) # (!\Control|nextState1|instCounterNextState0|inst77~regout  & 
// ((!\Control|nextState1|instCounterNextState0|inst6~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(vcc),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\Control|inst15OR01~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|inst15OR01~0 .lut_mask = 16'h5533;
defparam \Control|inst15OR01~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg0|instRFC00|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[0]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg0|instRFC00|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT00|inst1AND00~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT00|inst1AND00~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC00|inst~regout  & ((!\inst3|inst4|Register0|instReg0|instRFC00|inst~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst77~regout )))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC00|inst~regout ),
	.datab(vcc),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg0|instRFC00|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT00|inst1AND00~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT00|inst1AND00~0 .lut_mask = 16'h0AAA;
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT00|inst1AND00~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[1]));
// synopsys translate_off
defparam \In2[1]~I .input_async_reset = "none";
defparam \In2[1]~I .input_power_up = "low";
defparam \In2[1]~I .input_register_mode = "none";
defparam \In2[1]~I .input_sync_reset = "none";
defparam \In2[1]~I .oe_async_reset = "none";
defparam \In2[1]~I .oe_power_up = "low";
defparam \In2[1]~I .oe_register_mode = "none";
defparam \In2[1]~I .oe_sync_reset = "none";
defparam \In2[1]~I .operation_mode = "input";
defparam \In2[1]~I .output_async_reset = "none";
defparam \In2[1]~I .output_power_up = "low";
defparam \In2[1]~I .output_register_mode = "none";
defparam \In2[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \Control|inst20~1 (
// Equation(s):
// \Control|inst20~1_combout  = (!\Control|nextState1|instCounterNextState0|inst6~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & !\Control|nextState1|instCounterNextState0|inst88~regout ))

	.dataa(vcc),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\Control|inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|inst20~1 .lut_mask = 16'h0003;
defparam \Control|inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[1]~27 (
// Equation(s):
// \inst3|inst12[1]~27_combout  = (\inst3|inst1|Register0|instReg0|instRFC1|inst~regout  & ((\In2~combout [1]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg0|instRFC1|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [1]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC1|inst~regout ),
	.datab(\In2~combout [1]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[1]~27 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[1]~28 (
// Equation(s):
// \inst3|inst12[1]~28_combout  = ((\inst3|inst[1]~29_combout  & \inst3|inst12[1]~27_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[1]~29_combout ),
	.datab(\inst3|inst12[1]~27_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[1]~28 .lut_mask = 16'h88FF;
defparam \inst3|inst12[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg0|instRFC0|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[1]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg0|instRFC0|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT00|inst1AND00~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg0|instRFC0|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT00|inst1AND00~0_combout  & ((!\inst3|inst4|Register0|instReg0|instRFC0|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC0|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT00|inst1AND00~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg0|instRFC0|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[2]));
// synopsys translate_off
defparam \In2[2]~I .input_async_reset = "none";
defparam \In2[2]~I .input_power_up = "low";
defparam \In2[2]~I .input_register_mode = "none";
defparam \In2[2]~I .input_sync_reset = "none";
defparam \In2[2]~I .oe_async_reset = "none";
defparam \In2[2]~I .oe_power_up = "low";
defparam \In2[2]~I .oe_register_mode = "none";
defparam \In2[2]~I .oe_sync_reset = "none";
defparam \In2[2]~I .operation_mode = "input";
defparam \In2[2]~I .output_async_reset = "none";
defparam \In2[2]~I .output_power_up = "low";
defparam \In2[2]~I .output_register_mode = "none";
defparam \In2[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[2]~25 (
// Equation(s):
// \inst3|inst12[2]~25_combout  = (\inst3|inst1|Register0|instReg0|instRFC2|inst~regout  & ((\In2~combout [2]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg0|instRFC2|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [2]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC2|inst~regout ),
	.datab(\In2~combout [2]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[2]~25 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[2]~26 (
// Equation(s):
// \inst3|inst12[2]~26_combout  = ((\inst3|inst[2]~27_combout  & \inst3|inst12[2]~25_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[2]~27_combout ),
	.datab(\inst3|inst12[2]~25_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[2]~26 .lut_mask = 16'h88FF;
defparam \inst3|inst12[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg0|instRFC1|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[2]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg0|instRFC1|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg0|instRFC1|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0_combout  & ((!\inst3|inst4|Register0|instReg0|instRFC1|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC1|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT0|inst2~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg0|instRFC1|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout  & (((\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0_combout ) # 
// (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout  & (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0_combout  & 
// ((!\Control|nextState1|instCounterNextState0|inst77~regout ) # (!\inst3|inst8[3]~12_combout ))))

	.dataa(\inst3|inst8[3]~12_combout ),
	.datab(\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT1|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~0 .lut_mask = 16'hDF0C;
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[3]));
// synopsys translate_off
defparam \In2[3]~I .input_async_reset = "none";
defparam \In2[3]~I .input_power_up = "low";
defparam \In2[3]~I .input_register_mode = "none";
defparam \In2[3]~I .input_sync_reset = "none";
defparam \In2[3]~I .oe_async_reset = "none";
defparam \In2[3]~I .oe_power_up = "low";
defparam \In2[3]~I .oe_register_mode = "none";
defparam \In2[3]~I .oe_sync_reset = "none";
defparam \In2[3]~I .operation_mode = "input";
defparam \In2[3]~I .output_async_reset = "none";
defparam \In2[3]~I .output_power_up = "low";
defparam \In2[3]~I .output_register_mode = "none";
defparam \In2[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[3]~23 (
// Equation(s):
// \inst3|inst12[3]~23_combout  = (\inst3|inst1|Register0|instReg0|instRFC3|inst~regout  & ((\In2~combout [3]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg0|instRFC3|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [3]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC3|inst~regout ),
	.datab(\In2~combout [3]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[3]~23 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[3]~24 (
// Equation(s):
// \inst3|inst12[3]~24_combout  = ((\inst3|inst[3]~25_combout  & \inst3|inst12[3]~23_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[3]~25_combout ),
	.datab(\inst3|inst12[3]~23_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[3]~24 .lut_mask = 16'h88FF;
defparam \inst3|inst12[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg0|instRFC2|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[3]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg0|instRFC2|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1_combout  = (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~0_combout ) # ((\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout  & 
// !\inst3|inst4|Register0|instReg0|instRFC2|inst~regout ))

	.dataa(vcc),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~0_combout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC2|inst4~0_combout ),
	.datad(\inst3|inst4|Register0|instReg0|instRFC2|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1 .lut_mask = 16'hCCFC;
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout  & (((\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1_combout ) # 
// (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout  & (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1_combout  & 
// ((!\Control|nextState1|instCounterNextState0|inst77~regout ) # (!\inst3|inst8[4]~11_combout ))))

	.dataa(\inst3|inst8[4]~11_combout ),
	.datab(\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT00|instSub1BIT2|inst2~1_combout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~0 .lut_mask = 16'hDF0C;
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[4]));
// synopsys translate_off
defparam \In2[4]~I .input_async_reset = "none";
defparam \In2[4]~I .input_power_up = "low";
defparam \In2[4]~I .input_register_mode = "none";
defparam \In2[4]~I .input_sync_reset = "none";
defparam \In2[4]~I .oe_async_reset = "none";
defparam \In2[4]~I .oe_power_up = "low";
defparam \In2[4]~I .oe_register_mode = "none";
defparam \In2[4]~I .oe_sync_reset = "none";
defparam \In2[4]~I .operation_mode = "input";
defparam \In2[4]~I .output_async_reset = "none";
defparam \In2[4]~I .output_power_up = "low";
defparam \In2[4]~I .output_register_mode = "none";
defparam \In2[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[4]~21 (
// Equation(s):
// \inst3|inst12[4]~21_combout  = (\inst3|inst1|Register0|instReg0|instRFC4|inst~regout  & ((\In2~combout [4]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg0|instRFC4|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [4]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC4|inst~regout ),
	.datab(\In2~combout [4]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[4]~21 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[4]~22 (
// Equation(s):
// \inst3|inst12[4]~22_combout  = ((\inst3|inst[4]~24_combout  & \inst3|inst12[4]~21_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[4]~24_combout ),
	.datab(\inst3|inst12[4]~21_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[4]~22 .lut_mask = 16'h88FF;
defparam \inst3|inst12[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg0|instRFC3|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[4]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg0|instRFC3|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1_combout  = (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~0_combout ) # ((\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout  & 
// !\inst3|inst4|Register0|instReg0|instRFC3|inst~regout ))

	.dataa(vcc),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~0_combout ),
	.datac(\inst3|inst1|Register0|instReg0|instRFC3|inst4~0_combout ),
	.datad(\inst3|inst4|Register0|instReg0|instRFC3|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1 .lut_mask = 16'hCCFC;
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[5]));
// synopsys translate_off
defparam \In2[5]~I .input_async_reset = "none";
defparam \In2[5]~I .input_power_up = "low";
defparam \In2[5]~I .input_register_mode = "none";
defparam \In2[5]~I .input_sync_reset = "none";
defparam \In2[5]~I .oe_async_reset = "none";
defparam \In2[5]~I .oe_power_up = "low";
defparam \In2[5]~I .oe_register_mode = "none";
defparam \In2[5]~I .oe_sync_reset = "none";
defparam \In2[5]~I .operation_mode = "input";
defparam \In2[5]~I .output_async_reset = "none";
defparam \In2[5]~I .output_power_up = "low";
defparam \In2[5]~I .output_register_mode = "none";
defparam \In2[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[5]~19 (
// Equation(s):
// \inst3|inst12[5]~19_combout  = (\inst3|inst1|Register0|instReg0|instRFC5|inst~regout  & ((\In2~combout [5]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg0|instRFC5|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [5]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC5|inst~regout ),
	.datab(\In2~combout [5]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[5]~19 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[5]~20 (
// Equation(s):
// \inst3|inst12[5]~20_combout  = ((\inst3|inst[5]~23_combout  & \inst3|inst12[5]~19_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[5]~23_combout ),
	.datab(\inst3|inst12[5]~19_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[5]~20 .lut_mask = 16'h88FF;
defparam \inst3|inst12[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg0|instRFC4|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[5]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg0|instRFC4|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1_combout ) # 
// ((!\inst3|inst4|Register0|instReg0|instRFC4|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1_combout  & ((!\inst3|inst4|Register0|instReg0|instRFC4|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC4|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT00|inst2~1_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg0|instRFC4|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[6]));
// synopsys translate_off
defparam \In2[6]~I .input_async_reset = "none";
defparam \In2[6]~I .input_power_up = "low";
defparam \In2[6]~I .input_register_mode = "none";
defparam \In2[6]~I .input_sync_reset = "none";
defparam \In2[6]~I .oe_async_reset = "none";
defparam \In2[6]~I .oe_power_up = "low";
defparam \In2[6]~I .oe_register_mode = "none";
defparam \In2[6]~I .oe_sync_reset = "none";
defparam \In2[6]~I .operation_mode = "input";
defparam \In2[6]~I .output_async_reset = "none";
defparam \In2[6]~I .output_power_up = "low";
defparam \In2[6]~I .output_register_mode = "none";
defparam \In2[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[6]~17 (
// Equation(s):
// \inst3|inst12[6]~17_combout  = (\inst3|inst1|Register0|instReg0|instRFC6|inst~regout  & ((\In2~combout [6]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg0|instRFC6|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [6]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC6|inst~regout ),
	.datab(\In2~combout [6]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[6]~17 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[6]~18 (
// Equation(s):
// \inst3|inst12[6]~18_combout  = ((\inst3|inst[6]~21_combout  & \inst3|inst12[6]~17_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[6]~21_combout ),
	.datab(\inst3|inst12[6]~17_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[6]~18 .lut_mask = 16'h88FF;
defparam \inst3|inst12[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg0|instRFC5|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[6]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg0|instRFC5|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg0|instRFC5|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0_combout  & ((!\inst3|inst4|Register0|instReg0|instRFC5|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC5|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT0|inst2~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg0|instRFC5|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[7]));
// synopsys translate_off
defparam \In2[7]~I .input_async_reset = "none";
defparam \In2[7]~I .input_power_up = "low";
defparam \In2[7]~I .input_register_mode = "none";
defparam \In2[7]~I .input_sync_reset = "none";
defparam \In2[7]~I .oe_async_reset = "none";
defparam \In2[7]~I .oe_power_up = "low";
defparam \In2[7]~I .oe_register_mode = "none";
defparam \In2[7]~I .oe_sync_reset = "none";
defparam \In2[7]~I .operation_mode = "input";
defparam \In2[7]~I .output_async_reset = "none";
defparam \In2[7]~I .output_power_up = "low";
defparam \In2[7]~I .output_register_mode = "none";
defparam \In2[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[7]~15 (
// Equation(s):
// \inst3|inst12[7]~15_combout  = (\inst3|inst1|Register0|instReg00|instRFC00|inst~regout  & ((\In2~combout [7]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg00|instRFC00|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [7]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC00|inst~regout ),
	.datab(\In2~combout [7]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[7]~15 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[7]~16 (
// Equation(s):
// \inst3|inst12[7]~16_combout  = ((\inst3|inst[7]~19_combout  & \inst3|inst12[7]~15_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[7]~19_combout ),
	.datab(\inst3|inst12[7]~15_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[7]~16 .lut_mask = 16'h88FF;
defparam \inst3|inst12[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg0|instRFC6|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[7]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg0|instRFC6|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0_combout  = (\inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg0|instRFC6|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0_combout  & ((!\inst3|inst4|Register0|instReg0|instRFC6|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg0|instRFC6|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT1|inst2~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg0|instRFC6|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[8]));
// synopsys translate_off
defparam \In2[8]~I .input_async_reset = "none";
defparam \In2[8]~I .input_power_up = "low";
defparam \In2[8]~I .input_register_mode = "none";
defparam \In2[8]~I .input_sync_reset = "none";
defparam \In2[8]~I .oe_async_reset = "none";
defparam \In2[8]~I .oe_power_up = "low";
defparam \In2[8]~I .oe_register_mode = "none";
defparam \In2[8]~I .oe_sync_reset = "none";
defparam \In2[8]~I .operation_mode = "input";
defparam \In2[8]~I .output_async_reset = "none";
defparam \In2[8]~I .output_power_up = "low";
defparam \In2[8]~I .output_register_mode = "none";
defparam \In2[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[8]~13 (
// Equation(s):
// \inst3|inst12[8]~13_combout  = (\inst3|inst1|Register0|instReg00|instRFC0|inst~regout  & ((\In2~combout [8]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg00|instRFC0|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [8]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC0|inst~regout ),
	.datab(\In2~combout [8]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[8]~13 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[8]~14 (
// Equation(s):
// \inst3|inst12[8]~14_combout  = ((\inst3|inst[8]~17_combout  & \inst3|inst12[8]~13_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[8]~17_combout ),
	.datab(\inst3|inst12[8]~13_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[8]~14 .lut_mask = 16'h88FF;
defparam \inst3|inst12[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg00|instRFC00|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[8]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg00|instRFC00|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg00|instRFC00|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0_combout  & ((!\inst3|inst4|Register0|instReg00|instRFC00|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC00|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT00|instSub4BIT0|instSub1BIT2|inst2~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC00|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[9]));
// synopsys translate_off
defparam \In2[9]~I .input_async_reset = "none";
defparam \In2[9]~I .input_power_up = "low";
defparam \In2[9]~I .input_register_mode = "none";
defparam \In2[9]~I .input_sync_reset = "none";
defparam \In2[9]~I .oe_async_reset = "none";
defparam \In2[9]~I .oe_power_up = "low";
defparam \In2[9]~I .oe_register_mode = "none";
defparam \In2[9]~I .oe_sync_reset = "none";
defparam \In2[9]~I .operation_mode = "input";
defparam \In2[9]~I .output_async_reset = "none";
defparam \In2[9]~I .output_power_up = "low";
defparam \In2[9]~I .output_register_mode = "none";
defparam \In2[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[9]~11 (
// Equation(s):
// \inst3|inst12[9]~11_combout  = (\inst3|inst1|Register0|instReg00|instRFC1|inst~regout  & ((\In2~combout [9]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg00|instRFC1|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [9]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC1|inst~regout ),
	.datab(\In2~combout [9]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[9]~11 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[9]~12 (
// Equation(s):
// \inst3|inst12[9]~12_combout  = ((\inst3|inst[9]~15_combout  & \inst3|inst12[9]~11_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[9]~15_combout ),
	.datab(\inst3|inst12[9]~11_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[9]~12 .lut_mask = 16'h88FF;
defparam \inst3|inst12[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg00|instRFC0|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[9]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg00|instRFC0|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg00|instRFC0|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0_combout  & ((!\inst3|inst4|Register0|instReg00|instRFC0|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC0|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT00|inst2~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC0|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[10]));
// synopsys translate_off
defparam \In2[10]~I .input_async_reset = "none";
defparam \In2[10]~I .input_power_up = "low";
defparam \In2[10]~I .input_register_mode = "none";
defparam \In2[10]~I .input_sync_reset = "none";
defparam \In2[10]~I .oe_async_reset = "none";
defparam \In2[10]~I .oe_power_up = "low";
defparam \In2[10]~I .oe_register_mode = "none";
defparam \In2[10]~I .oe_sync_reset = "none";
defparam \In2[10]~I .operation_mode = "input";
defparam \In2[10]~I .output_async_reset = "none";
defparam \In2[10]~I .output_power_up = "low";
defparam \In2[10]~I .output_register_mode = "none";
defparam \In2[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[10]~9 (
// Equation(s):
// \inst3|inst12[10]~9_combout  = (\inst3|inst1|Register0|instReg00|instRFC2|inst~regout  & ((\In2~combout [10]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg00|instRFC2|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [10]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC2|inst~regout ),
	.datab(\In2~combout [10]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[10]~9 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[10]~10 (
// Equation(s):
// \inst3|inst12[10]~10_combout  = ((\inst3|inst[10]~13_combout  & \inst3|inst12[10]~9_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[10]~13_combout ),
	.datab(\inst3|inst12[10]~9_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[10]~10 .lut_mask = 16'h88FF;
defparam \inst3|inst12[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg00|instRFC1|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg00|instRFC1|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg00|instRFC1|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0_combout  & ((!\inst3|inst4|Register0|instReg00|instRFC1|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC1|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT0|inst2~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC1|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[11]));
// synopsys translate_off
defparam \In2[11]~I .input_async_reset = "none";
defparam \In2[11]~I .input_power_up = "low";
defparam \In2[11]~I .input_register_mode = "none";
defparam \In2[11]~I .input_sync_reset = "none";
defparam \In2[11]~I .oe_async_reset = "none";
defparam \In2[11]~I .oe_power_up = "low";
defparam \In2[11]~I .oe_register_mode = "none";
defparam \In2[11]~I .oe_sync_reset = "none";
defparam \In2[11]~I .operation_mode = "input";
defparam \In2[11]~I .output_async_reset = "none";
defparam \In2[11]~I .output_power_up = "low";
defparam \In2[11]~I .output_register_mode = "none";
defparam \In2[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[11]~7 (
// Equation(s):
// \inst3|inst12[11]~7_combout  = (\inst3|inst1|Register0|instReg00|instRFC3|inst~regout  & ((\In2~combout [11]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg00|instRFC3|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [11]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC3|inst~regout ),
	.datab(\In2~combout [11]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[11]~7 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[11]~8 (
// Equation(s):
// \inst3|inst12[11]~8_combout  = ((\inst3|inst[11]~11_combout  & \inst3|inst12[11]~7_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[11]~11_combout ),
	.datab(\inst3|inst12[11]~7_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[11]~8 .lut_mask = 16'h88FF;
defparam \inst3|inst12[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg00|instRFC2|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[11]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg00|instRFC2|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg00|instRFC2|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0_combout  & ((!\inst3|inst4|Register0|instReg00|instRFC2|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC2|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT1|inst2~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC2|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[12]));
// synopsys translate_off
defparam \In2[12]~I .input_async_reset = "none";
defparam \In2[12]~I .input_power_up = "low";
defparam \In2[12]~I .input_register_mode = "none";
defparam \In2[12]~I .input_sync_reset = "none";
defparam \In2[12]~I .oe_async_reset = "none";
defparam \In2[12]~I .oe_power_up = "low";
defparam \In2[12]~I .oe_register_mode = "none";
defparam \In2[12]~I .oe_sync_reset = "none";
defparam \In2[12]~I .operation_mode = "input";
defparam \In2[12]~I .output_async_reset = "none";
defparam \In2[12]~I .output_power_up = "low";
defparam \In2[12]~I .output_register_mode = "none";
defparam \In2[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[12]~5 (
// Equation(s):
// \inst3|inst12[12]~5_combout  = (\inst3|inst1|Register0|instReg00|instRFC4|inst~regout  & ((\In2~combout [12]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg00|instRFC4|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [12]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC4|inst~regout ),
	.datab(\In2~combout [12]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[12]~5 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[12]~6 (
// Equation(s):
// \inst3|inst12[12]~6_combout  = ((\inst3|inst[12]~9_combout  & \inst3|inst12[12]~5_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[12]~9_combout ),
	.datab(\inst3|inst12[12]~5_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[12]~6 .lut_mask = 16'h88FF;
defparam \inst3|inst12[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg00|instRFC3|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[12]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg00|instRFC3|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg00|instRFC3|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0_combout  & ((!\inst3|inst4|Register0|instReg00|instRFC3|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC3|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT00|instSub1BIT2|inst2~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC3|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[13]));
// synopsys translate_off
defparam \In2[13]~I .input_async_reset = "none";
defparam \In2[13]~I .input_power_up = "low";
defparam \In2[13]~I .input_register_mode = "none";
defparam \In2[13]~I .input_sync_reset = "none";
defparam \In2[13]~I .oe_async_reset = "none";
defparam \In2[13]~I .oe_power_up = "low";
defparam \In2[13]~I .oe_register_mode = "none";
defparam \In2[13]~I .oe_sync_reset = "none";
defparam \In2[13]~I .operation_mode = "input";
defparam \In2[13]~I .output_async_reset = "none";
defparam \In2[13]~I .output_power_up = "low";
defparam \In2[13]~I .output_register_mode = "none";
defparam \In2[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[13]~3 (
// Equation(s):
// \inst3|inst12[13]~3_combout  = (\inst3|inst1|Register0|instReg00|instRFC5|inst~regout  & ((\In2~combout [13]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg00|instRFC5|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [13]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC5|inst~regout ),
	.datab(\In2~combout [13]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[13]~3 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[13]~4 (
// Equation(s):
// \inst3|inst12[13]~4_combout  = ((\inst3|inst[13]~7_combout  & \inst3|inst12[13]~3_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[13]~7_combout ),
	.datab(\inst3|inst12[13]~3_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[13]~4 .lut_mask = 16'h88FF;
defparam \inst3|inst12[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg00|instRFC4|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[13]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg00|instRFC4|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg00|instRFC4|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0_combout  & ((!\inst3|inst4|Register0|instReg00|instRFC4|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC4|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT00|inst2~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC4|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \In2[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\In2~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(In2[14]));
// synopsys translate_off
defparam \In2[14]~I .input_async_reset = "none";
defparam \In2[14]~I .input_power_up = "low";
defparam \In2[14]~I .input_register_mode = "none";
defparam \In2[14]~I .input_sync_reset = "none";
defparam \In2[14]~I .oe_async_reset = "none";
defparam \In2[14]~I .oe_power_up = "low";
defparam \In2[14]~I .oe_register_mode = "none";
defparam \In2[14]~I .oe_sync_reset = "none";
defparam \In2[14]~I .operation_mode = "input";
defparam \In2[14]~I .output_async_reset = "none";
defparam \In2[14]~I .output_power_up = "low";
defparam \In2[14]~I .output_register_mode = "none";
defparam \In2[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[14]~0 (
// Equation(s):
// \inst3|inst12[14]~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC6|inst~regout  & ((\In2~combout [14]) # ((!\Control|inst20~1_combout )))) # (!\inst3|inst1|Register0|instReg00|instRFC6|inst~regout  & 
// (!\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout  & ((\In2~combout [14]) # (!\Control|inst20~1_combout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC6|inst~regout ),
	.datab(\In2~combout [14]),
	.datac(\Control|inst20~1_combout ),
	.datad(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[14]~0 .lut_mask = 16'h8ACF;
defparam \inst3|inst12[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst12[14]~2 (
// Equation(s):
// \inst3|inst12[14]~2_combout  = ((\inst3|inst[14]~5_combout  & \inst3|inst12[14]~0_combout )) # (!\inst3|inst12[14]~1_combout )

	.dataa(\inst3|inst[14]~5_combout ),
	.datab(\inst3|inst12[14]~0_combout ),
	.datac(vcc),
	.datad(\inst3|inst12[14]~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst12[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst12[14]~2 .lut_mask = 16'h88FF;
defparam \inst3|inst12[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg00|instRFC5|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[14]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg00|instRFC5|inst~regout ));

cycloneii_lcell_comb \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0 (
// Equation(s):
// \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0_combout  = (\inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout  & ((\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0_combout ) # 
// ((!\inst3|inst4|Register0|instReg00|instRFC5|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout )))) # (!\inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout  & 
// (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0_combout  & ((!\inst3|inst4|Register0|instReg00|instRFC5|inst~regout ) # (!\Control|nextState1|instCounterNextState0|inst77~regout ))))

	.dataa(\inst3|inst1|Register0|instReg00|instRFC5|inst4~0_combout ),
	.datab(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT0|inst2~0_combout ),
	.datac(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC5|inst~regout ),
	.cin(gnd),
	.combout(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0 .lut_mask = 16'h8EEE;
defparam \inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|gdfx_temp1[15]~0 (
// Equation(s):
// \inst3|gdfx_temp1[15]~0_combout  = (\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0_combout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & (\inst3|inst4|Register0|instReg00|instRFC6|inst~regout ))) # 
// (!\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0_combout  & (((\inst3|inst1|Register0|instReg00|instRFC6|inst4~0_combout ))))

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(\inst3|inst4|Register0|instReg00|instRFC6|inst~regout ),
	.datac(\inst3|inst1|Register0|instReg00|instRFC6|inst4~0_combout ),
	.datad(\inst3|AbsMax|Sub001|instSub8BIT0|instSub4BIT0|instSub1BIT1|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst3|gdfx_temp1[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|gdfx_temp1[15]~0 .lut_mask = 16'h88F0;
defparam \inst3|gdfx_temp1[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|gdfx_temp1[15]~1 (
// Equation(s):
// \inst3|gdfx_temp1[15]~1_combout  = (\In2~combout [15] & ((\Control|inst20~1_combout ) # ((\Control|instOR3~combout  & \inst3|gdfx_temp1[15]~0_combout )))) # (!\In2~combout [15] & (\Control|instOR3~combout  & (\inst3|gdfx_temp1[15]~0_combout )))

	.dataa(\In2~combout [15]),
	.datab(\Control|instOR3~combout ),
	.datac(\inst3|gdfx_temp1[15]~0_combout ),
	.datad(\Control|inst20~1_combout ),
	.cin(gnd),
	.combout(\inst3|gdfx_temp1[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|gdfx_temp1[15]~1 .lut_mask = 16'hEAC0;
defparam \inst3|gdfx_temp1[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst4|Register0|instReg00|instRFC6|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|gdfx_temp1[15]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|inst15OR01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|Register0|instReg00|instRFC6|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[15]~0 (
// Equation(s):
// \inst3|inst8[15]~0_combout  = (\inst3|inst4|Register0|instReg00|instRFC6|inst~regout  & ((\Control|nextState1|instCounterNextState0|inst77~regout ) # ((!\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))) # (!\inst3|inst4|Register0|instReg00|instRFC6|inst~regout  & (!\Control|nextState1|instCounterNextState0|inst77~regout  & (!\Control|nextState1|instCounterNextState0|inst6~regout  & 
// !\Control|nextState1|instCounterNextState0|inst88~regout )))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC6|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst8[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[15]~0 .lut_mask = 16'h8AAB;
defparam \inst3|inst8[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \Control|nextState1|inst2 (
// Equation(s):
// \Control|nextState1|inst2~combout  = (\Control|nextState1|instCounterNextState0|inst6~regout  & (\Control|nextState1|instCounterNextState0|inst77~regout  & \Control|nextState1|instCounterNextState0|inst88~regout ))

	.dataa(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|nextState1|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState1|inst2 .lut_mask = 16'h8080;
defparam \Control|nextState1|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg00|instRFC5|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[14]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg00|instRFC5|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[14]~1 (
// Equation(s):
// \inst3|inst8[14]~1_combout  = (\inst3|inst4|Register0|instReg00|instRFC5|inst~regout  & ((\inst3|inst5|Register0|instReg00|instRFC5|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg00|instRFC5|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg00|instRFC5|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC5|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg00|instRFC5|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[14]~1 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg00|instRFC4|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[13]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg00|instRFC4|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[13]~2 (
// Equation(s):
// \inst3|inst8[13]~2_combout  = (\inst3|inst4|Register0|instReg00|instRFC4|inst~regout  & ((\inst3|inst5|Register0|instReg00|instRFC4|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg00|instRFC4|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg00|instRFC4|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC4|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg00|instRFC4|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[13]~2 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg00|instRFC3|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[12]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg00|instRFC3|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[12]~3 (
// Equation(s):
// \inst3|inst8[12]~3_combout  = (\inst3|inst4|Register0|instReg00|instRFC3|inst~regout  & ((\inst3|inst5|Register0|instReg00|instRFC3|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg00|instRFC3|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg00|instRFC3|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC3|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg00|instRFC3|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[12]~3 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg00|instRFC2|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[11]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg00|instRFC2|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[11]~4 (
// Equation(s):
// \inst3|inst8[11]~4_combout  = (\inst3|inst4|Register0|instReg00|instRFC2|inst~regout  & ((\inst3|inst5|Register0|instReg00|instRFC2|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg00|instRFC2|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg00|instRFC2|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC2|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg00|instRFC2|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[11]~4 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg00|instRFC1|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg00|instRFC1|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[10]~5 (
// Equation(s):
// \inst3|inst8[10]~5_combout  = (\inst3|inst4|Register0|instReg00|instRFC1|inst~regout  & ((\inst3|inst5|Register0|instReg00|instRFC1|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg00|instRFC1|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg00|instRFC1|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC1|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg00|instRFC1|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[10]~5 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg00|instRFC0|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[9]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg00|instRFC0|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[9]~6 (
// Equation(s):
// \inst3|inst8[9]~6_combout  = (\inst3|inst4|Register0|instReg00|instRFC0|inst~regout  & ((\inst3|inst5|Register0|instReg00|instRFC0|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg00|instRFC0|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg00|instRFC0|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC0|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg00|instRFC0|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[9]~6 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg00|instRFC00|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[8]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg00|instRFC00|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[8]~7 (
// Equation(s):
// \inst3|inst8[8]~7_combout  = (\inst3|inst4|Register0|instReg00|instRFC00|inst~regout  & ((\inst3|inst5|Register0|instReg00|instRFC00|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg00|instRFC00|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg00|instRFC00|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg00|instRFC00|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg00|instRFC00|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[8]~7 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg0|instRFC6|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[7]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg0|instRFC6|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[7]~8 (
// Equation(s):
// \inst3|inst8[7]~8_combout  = (\inst3|inst4|Register0|instReg0|instRFC6|inst~regout  & ((\inst3|inst5|Register0|instReg0|instRFC6|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg0|instRFC6|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg0|instRFC6|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC6|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg0|instRFC6|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[7]~8 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg0|instRFC5|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[6]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg0|instRFC5|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[6]~9 (
// Equation(s):
// \inst3|inst8[6]~9_combout  = (\inst3|inst4|Register0|instReg0|instRFC5|inst~regout  & ((\inst3|inst5|Register0|instReg0|instRFC5|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg0|instRFC5|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg0|instRFC5|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC5|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg0|instRFC5|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[6]~9 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg0|instRFC4|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[5]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg0|instRFC4|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[5]~10 (
// Equation(s):
// \inst3|inst8[5]~10_combout  = (\inst3|inst4|Register0|instReg0|instRFC4|inst~regout  & ((\inst3|inst5|Register0|instReg0|instRFC4|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg0|instRFC4|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg0|instRFC4|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC4|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg0|instRFC4|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[5]~10 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg0|instRFC3|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[4]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg0|instRFC3|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[4]~11 (
// Equation(s):
// \inst3|inst8[4]~11_combout  = (\inst3|inst4|Register0|instReg0|instRFC3|inst~regout  & ((\inst3|inst5|Register0|instReg0|instRFC3|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg0|instRFC3|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg0|instRFC3|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC3|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg0|instRFC3|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[4]~11 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg0|instRFC2|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[3]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg0|instRFC2|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[3]~12 (
// Equation(s):
// \inst3|inst8[3]~12_combout  = (\inst3|inst4|Register0|instReg0|instRFC2|inst~regout  & ((\inst3|inst5|Register0|instReg0|instRFC2|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg0|instRFC2|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg0|instRFC2|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC2|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg0|instRFC2|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[3]~12 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg0|instRFC1|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[2]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg0|instRFC1|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[2]~13 (
// Equation(s):
// \inst3|inst8[2]~13_combout  = (\inst3|inst4|Register0|instReg0|instRFC1|inst~regout  & ((\inst3|inst5|Register0|instReg0|instRFC1|inst~regout ) # ((!\Control|inst20~0_combout )))) # (!\inst3|inst4|Register0|instReg0|instRFC1|inst~regout  & 
// (!\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout  & ((\inst3|inst5|Register0|instReg0|instRFC1|inst~regout ) # (!\Control|inst20~0_combout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC1|inst~regout ),
	.datab(\inst3|inst5|Register0|instReg0|instRFC1|inst~regout ),
	.datac(\Control|inst20~0_combout ),
	.datad(\inst3|inst4|Register0|instReg00|instRFC6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst3|inst8[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[2]~13 .lut_mask = 16'h8ACF;
defparam \inst3|inst8[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \inst3|inst5|Register0|instReg0|instRFC0|inst (
	.clk(!\CLK~combout ),
	.datain(\inst3|inst12[1]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|inst1|Register0|instReg00|instRFC6|inst4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|Register0|instReg0|instRFC0|inst~regout ));

cycloneii_lcell_comb \inst3|inst8[1]~14 (
// Equation(s):
// \inst3|inst8[1]~14_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst5|Register0|instReg0|instRFC0|inst~regout ) # ((!\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(\inst3|inst5|Register0|instReg0|instRFC0|inst~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst8[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[1]~14 .lut_mask = 16'hEFFF;
defparam \inst3|inst8[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst8[1]~15 (
// Equation(s):
// \inst3|inst8[1]~15_combout  = (\inst3|inst4|Register0|instReg0|instRFC0|inst~regout ) # ((!\Control|nextState1|instCounterNextState0|inst77~regout  & (\Control|nextState1|instCounterNextState0|inst6~regout  $ 
// (!\Control|nextState1|instCounterNextState0|inst88~regout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC0|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst8[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[1]~15 .lut_mask = 16'hAAEB;
defparam \inst3|inst8[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst8[1]~16 (
// Equation(s):
// \inst3|inst8[1]~16_combout  = (\inst3|inst8[1]~14_combout  & \inst3|inst8[1]~15_combout )

	.dataa(\inst3|inst8[1]~14_combout ),
	.datab(\inst3|inst8[1]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|inst8[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[1]~16 .lut_mask = 16'h8888;
defparam \inst3|inst8[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst8[0]~17 (
// Equation(s):
// \inst3|inst8[0]~17_combout  = (\Control|nextState1|instCounterNextState0|inst77~regout ) # ((\inst3|inst5|Register0|instReg0|instRFC00|inst~regout ) # ((!\Control|nextState1|instCounterNextState0|inst88~regout ) # 
// (!\Control|nextState1|instCounterNextState0|inst6~regout )))

	.dataa(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.datab(\inst3|inst5|Register0|instReg0|instRFC00|inst~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.cin(gnd),
	.combout(\inst3|inst8[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[0]~17 .lut_mask = 16'hEFFF;
defparam \inst3|inst8[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst8[0]~18 (
// Equation(s):
// \inst3|inst8[0]~18_combout  = (\inst3|inst4|Register0|instReg0|instRFC00|inst~regout ) # ((!\Control|nextState1|instCounterNextState0|inst77~regout  & (\Control|nextState1|instCounterNextState0|inst6~regout  $ 
// (!\Control|nextState1|instCounterNextState0|inst88~regout ))))

	.dataa(\inst3|inst4|Register0|instReg0|instRFC00|inst~regout ),
	.datab(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.datac(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.datad(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.cin(gnd),
	.combout(\inst3|inst8[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[0]~18 .lut_mask = 16'hAAEB;
defparam \inst3|inst8[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \inst3|inst8[0]~19 (
// Equation(s):
// \inst3|inst8[0]~19_combout  = (\inst3|inst8[0]~17_combout  & \inst3|inst8[0]~18_combout )

	.dataa(\inst3|inst8[0]~17_combout ),
	.datab(\inst3|inst8[0]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|inst8[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst8[0]~19 .lut_mask = 16'h8888;
defparam \inst3|inst8[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \Out[15]~I (
	.datain(\inst3|inst8[15]~0_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[15]));
// synopsys translate_off
defparam \Out[15]~I .input_async_reset = "none";
defparam \Out[15]~I .input_power_up = "low";
defparam \Out[15]~I .input_register_mode = "none";
defparam \Out[15]~I .input_sync_reset = "none";
defparam \Out[15]~I .oe_async_reset = "none";
defparam \Out[15]~I .oe_power_up = "low";
defparam \Out[15]~I .oe_register_mode = "none";
defparam \Out[15]~I .oe_sync_reset = "none";
defparam \Out[15]~I .operation_mode = "output";
defparam \Out[15]~I .output_async_reset = "none";
defparam \Out[15]~I .output_power_up = "low";
defparam \Out[15]~I .output_register_mode = "none";
defparam \Out[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[14]~I (
	.datain(\inst3|inst8[14]~1_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[14]));
// synopsys translate_off
defparam \Out[14]~I .input_async_reset = "none";
defparam \Out[14]~I .input_power_up = "low";
defparam \Out[14]~I .input_register_mode = "none";
defparam \Out[14]~I .input_sync_reset = "none";
defparam \Out[14]~I .oe_async_reset = "none";
defparam \Out[14]~I .oe_power_up = "low";
defparam \Out[14]~I .oe_register_mode = "none";
defparam \Out[14]~I .oe_sync_reset = "none";
defparam \Out[14]~I .operation_mode = "output";
defparam \Out[14]~I .output_async_reset = "none";
defparam \Out[14]~I .output_power_up = "low";
defparam \Out[14]~I .output_register_mode = "none";
defparam \Out[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[13]~I (
	.datain(\inst3|inst8[13]~2_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[13]));
// synopsys translate_off
defparam \Out[13]~I .input_async_reset = "none";
defparam \Out[13]~I .input_power_up = "low";
defparam \Out[13]~I .input_register_mode = "none";
defparam \Out[13]~I .input_sync_reset = "none";
defparam \Out[13]~I .oe_async_reset = "none";
defparam \Out[13]~I .oe_power_up = "low";
defparam \Out[13]~I .oe_register_mode = "none";
defparam \Out[13]~I .oe_sync_reset = "none";
defparam \Out[13]~I .operation_mode = "output";
defparam \Out[13]~I .output_async_reset = "none";
defparam \Out[13]~I .output_power_up = "low";
defparam \Out[13]~I .output_register_mode = "none";
defparam \Out[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[12]~I (
	.datain(\inst3|inst8[12]~3_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[12]));
// synopsys translate_off
defparam \Out[12]~I .input_async_reset = "none";
defparam \Out[12]~I .input_power_up = "low";
defparam \Out[12]~I .input_register_mode = "none";
defparam \Out[12]~I .input_sync_reset = "none";
defparam \Out[12]~I .oe_async_reset = "none";
defparam \Out[12]~I .oe_power_up = "low";
defparam \Out[12]~I .oe_register_mode = "none";
defparam \Out[12]~I .oe_sync_reset = "none";
defparam \Out[12]~I .operation_mode = "output";
defparam \Out[12]~I .output_async_reset = "none";
defparam \Out[12]~I .output_power_up = "low";
defparam \Out[12]~I .output_register_mode = "none";
defparam \Out[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[11]~I (
	.datain(\inst3|inst8[11]~4_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[11]));
// synopsys translate_off
defparam \Out[11]~I .input_async_reset = "none";
defparam \Out[11]~I .input_power_up = "low";
defparam \Out[11]~I .input_register_mode = "none";
defparam \Out[11]~I .input_sync_reset = "none";
defparam \Out[11]~I .oe_async_reset = "none";
defparam \Out[11]~I .oe_power_up = "low";
defparam \Out[11]~I .oe_register_mode = "none";
defparam \Out[11]~I .oe_sync_reset = "none";
defparam \Out[11]~I .operation_mode = "output";
defparam \Out[11]~I .output_async_reset = "none";
defparam \Out[11]~I .output_power_up = "low";
defparam \Out[11]~I .output_register_mode = "none";
defparam \Out[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[10]~I (
	.datain(\inst3|inst8[10]~5_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[10]));
// synopsys translate_off
defparam \Out[10]~I .input_async_reset = "none";
defparam \Out[10]~I .input_power_up = "low";
defparam \Out[10]~I .input_register_mode = "none";
defparam \Out[10]~I .input_sync_reset = "none";
defparam \Out[10]~I .oe_async_reset = "none";
defparam \Out[10]~I .oe_power_up = "low";
defparam \Out[10]~I .oe_register_mode = "none";
defparam \Out[10]~I .oe_sync_reset = "none";
defparam \Out[10]~I .operation_mode = "output";
defparam \Out[10]~I .output_async_reset = "none";
defparam \Out[10]~I .output_power_up = "low";
defparam \Out[10]~I .output_register_mode = "none";
defparam \Out[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[9]~I (
	.datain(\inst3|inst8[9]~6_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[9]));
// synopsys translate_off
defparam \Out[9]~I .input_async_reset = "none";
defparam \Out[9]~I .input_power_up = "low";
defparam \Out[9]~I .input_register_mode = "none";
defparam \Out[9]~I .input_sync_reset = "none";
defparam \Out[9]~I .oe_async_reset = "none";
defparam \Out[9]~I .oe_power_up = "low";
defparam \Out[9]~I .oe_register_mode = "none";
defparam \Out[9]~I .oe_sync_reset = "none";
defparam \Out[9]~I .operation_mode = "output";
defparam \Out[9]~I .output_async_reset = "none";
defparam \Out[9]~I .output_power_up = "low";
defparam \Out[9]~I .output_register_mode = "none";
defparam \Out[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[8]~I (
	.datain(\inst3|inst8[8]~7_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[8]));
// synopsys translate_off
defparam \Out[8]~I .input_async_reset = "none";
defparam \Out[8]~I .input_power_up = "low";
defparam \Out[8]~I .input_register_mode = "none";
defparam \Out[8]~I .input_sync_reset = "none";
defparam \Out[8]~I .oe_async_reset = "none";
defparam \Out[8]~I .oe_power_up = "low";
defparam \Out[8]~I .oe_register_mode = "none";
defparam \Out[8]~I .oe_sync_reset = "none";
defparam \Out[8]~I .operation_mode = "output";
defparam \Out[8]~I .output_async_reset = "none";
defparam \Out[8]~I .output_power_up = "low";
defparam \Out[8]~I .output_register_mode = "none";
defparam \Out[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[7]~I (
	.datain(\inst3|inst8[7]~8_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[7]));
// synopsys translate_off
defparam \Out[7]~I .input_async_reset = "none";
defparam \Out[7]~I .input_power_up = "low";
defparam \Out[7]~I .input_register_mode = "none";
defparam \Out[7]~I .input_sync_reset = "none";
defparam \Out[7]~I .oe_async_reset = "none";
defparam \Out[7]~I .oe_power_up = "low";
defparam \Out[7]~I .oe_register_mode = "none";
defparam \Out[7]~I .oe_sync_reset = "none";
defparam \Out[7]~I .operation_mode = "output";
defparam \Out[7]~I .output_async_reset = "none";
defparam \Out[7]~I .output_power_up = "low";
defparam \Out[7]~I .output_register_mode = "none";
defparam \Out[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[6]~I (
	.datain(\inst3|inst8[6]~9_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[6]));
// synopsys translate_off
defparam \Out[6]~I .input_async_reset = "none";
defparam \Out[6]~I .input_power_up = "low";
defparam \Out[6]~I .input_register_mode = "none";
defparam \Out[6]~I .input_sync_reset = "none";
defparam \Out[6]~I .oe_async_reset = "none";
defparam \Out[6]~I .oe_power_up = "low";
defparam \Out[6]~I .oe_register_mode = "none";
defparam \Out[6]~I .oe_sync_reset = "none";
defparam \Out[6]~I .operation_mode = "output";
defparam \Out[6]~I .output_async_reset = "none";
defparam \Out[6]~I .output_power_up = "low";
defparam \Out[6]~I .output_register_mode = "none";
defparam \Out[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[5]~I (
	.datain(\inst3|inst8[5]~10_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[5]));
// synopsys translate_off
defparam \Out[5]~I .input_async_reset = "none";
defparam \Out[5]~I .input_power_up = "low";
defparam \Out[5]~I .input_register_mode = "none";
defparam \Out[5]~I .input_sync_reset = "none";
defparam \Out[5]~I .oe_async_reset = "none";
defparam \Out[5]~I .oe_power_up = "low";
defparam \Out[5]~I .oe_register_mode = "none";
defparam \Out[5]~I .oe_sync_reset = "none";
defparam \Out[5]~I .operation_mode = "output";
defparam \Out[5]~I .output_async_reset = "none";
defparam \Out[5]~I .output_power_up = "low";
defparam \Out[5]~I .output_register_mode = "none";
defparam \Out[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[4]~I (
	.datain(\inst3|inst8[4]~11_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[4]));
// synopsys translate_off
defparam \Out[4]~I .input_async_reset = "none";
defparam \Out[4]~I .input_power_up = "low";
defparam \Out[4]~I .input_register_mode = "none";
defparam \Out[4]~I .input_sync_reset = "none";
defparam \Out[4]~I .oe_async_reset = "none";
defparam \Out[4]~I .oe_power_up = "low";
defparam \Out[4]~I .oe_register_mode = "none";
defparam \Out[4]~I .oe_sync_reset = "none";
defparam \Out[4]~I .operation_mode = "output";
defparam \Out[4]~I .output_async_reset = "none";
defparam \Out[4]~I .output_power_up = "low";
defparam \Out[4]~I .output_register_mode = "none";
defparam \Out[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[3]~I (
	.datain(\inst3|inst8[3]~12_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[3]));
// synopsys translate_off
defparam \Out[3]~I .input_async_reset = "none";
defparam \Out[3]~I .input_power_up = "low";
defparam \Out[3]~I .input_register_mode = "none";
defparam \Out[3]~I .input_sync_reset = "none";
defparam \Out[3]~I .oe_async_reset = "none";
defparam \Out[3]~I .oe_power_up = "low";
defparam \Out[3]~I .oe_register_mode = "none";
defparam \Out[3]~I .oe_sync_reset = "none";
defparam \Out[3]~I .operation_mode = "output";
defparam \Out[3]~I .output_async_reset = "none";
defparam \Out[3]~I .output_power_up = "low";
defparam \Out[3]~I .output_register_mode = "none";
defparam \Out[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[2]~I (
	.datain(\inst3|inst8[2]~13_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[2]));
// synopsys translate_off
defparam \Out[2]~I .input_async_reset = "none";
defparam \Out[2]~I .input_power_up = "low";
defparam \Out[2]~I .input_register_mode = "none";
defparam \Out[2]~I .input_sync_reset = "none";
defparam \Out[2]~I .oe_async_reset = "none";
defparam \Out[2]~I .oe_power_up = "low";
defparam \Out[2]~I .oe_register_mode = "none";
defparam \Out[2]~I .oe_sync_reset = "none";
defparam \Out[2]~I .operation_mode = "output";
defparam \Out[2]~I .output_async_reset = "none";
defparam \Out[2]~I .output_power_up = "low";
defparam \Out[2]~I .output_register_mode = "none";
defparam \Out[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[1]~I (
	.datain(\inst3|inst8[1]~16_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[1]));
// synopsys translate_off
defparam \Out[1]~I .input_async_reset = "none";
defparam \Out[1]~I .input_power_up = "low";
defparam \Out[1]~I .input_register_mode = "none";
defparam \Out[1]~I .input_sync_reset = "none";
defparam \Out[1]~I .oe_async_reset = "none";
defparam \Out[1]~I .oe_power_up = "low";
defparam \Out[1]~I .oe_register_mode = "none";
defparam \Out[1]~I .oe_sync_reset = "none";
defparam \Out[1]~I .operation_mode = "output";
defparam \Out[1]~I .output_async_reset = "none";
defparam \Out[1]~I .output_power_up = "low";
defparam \Out[1]~I .output_register_mode = "none";
defparam \Out[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Out[0]~I (
	.datain(\inst3|inst8[0]~19_combout ),
	.oe(\Control|nextState1|inst2~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out[0]));
// synopsys translate_off
defparam \Out[0]~I .input_async_reset = "none";
defparam \Out[0]~I .input_power_up = "low";
defparam \Out[0]~I .input_register_mode = "none";
defparam \Out[0]~I .input_sync_reset = "none";
defparam \Out[0]~I .oe_async_reset = "none";
defparam \Out[0]~I .oe_power_up = "low";
defparam \Out[0]~I .oe_register_mode = "none";
defparam \Out[0]~I .oe_sync_reset = "none";
defparam \Out[0]~I .operation_mode = "output";
defparam \Out[0]~I .output_async_reset = "none";
defparam \Out[0]~I .output_power_up = "low";
defparam \Out[0]~I .output_register_mode = "none";
defparam \Out[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Q[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[3]));
// synopsys translate_off
defparam \Q[3]~I .input_async_reset = "none";
defparam \Q[3]~I .input_power_up = "low";
defparam \Q[3]~I .input_register_mode = "none";
defparam \Q[3]~I .input_sync_reset = "none";
defparam \Q[3]~I .oe_async_reset = "none";
defparam \Q[3]~I .oe_power_up = "low";
defparam \Q[3]~I .oe_register_mode = "none";
defparam \Q[3]~I .oe_sync_reset = "none";
defparam \Q[3]~I .operation_mode = "output";
defparam \Q[3]~I .output_async_reset = "none";
defparam \Q[3]~I .output_power_up = "low";
defparam \Q[3]~I .output_register_mode = "none";
defparam \Q[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Q[2]~I (
	.datain(\Control|nextState1|instCounterNextState0|inst6~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[2]));
// synopsys translate_off
defparam \Q[2]~I .input_async_reset = "none";
defparam \Q[2]~I .input_power_up = "low";
defparam \Q[2]~I .input_register_mode = "none";
defparam \Q[2]~I .input_sync_reset = "none";
defparam \Q[2]~I .oe_async_reset = "none";
defparam \Q[2]~I .oe_power_up = "low";
defparam \Q[2]~I .oe_register_mode = "none";
defparam \Q[2]~I .oe_sync_reset = "none";
defparam \Q[2]~I .operation_mode = "output";
defparam \Q[2]~I .output_async_reset = "none";
defparam \Q[2]~I .output_power_up = "low";
defparam \Q[2]~I .output_register_mode = "none";
defparam \Q[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Q[1]~I (
	.datain(\Control|nextState1|instCounterNextState0|inst77~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[1]));
// synopsys translate_off
defparam \Q[1]~I .input_async_reset = "none";
defparam \Q[1]~I .input_power_up = "low";
defparam \Q[1]~I .input_register_mode = "none";
defparam \Q[1]~I .input_sync_reset = "none";
defparam \Q[1]~I .oe_async_reset = "none";
defparam \Q[1]~I .oe_power_up = "low";
defparam \Q[1]~I .oe_register_mode = "none";
defparam \Q[1]~I .oe_sync_reset = "none";
defparam \Q[1]~I .operation_mode = "output";
defparam \Q[1]~I .output_async_reset = "none";
defparam \Q[1]~I .output_power_up = "low";
defparam \Q[1]~I .output_register_mode = "none";
defparam \Q[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \Q[0]~I (
	.datain(\Control|nextState1|instCounterNextState0|inst88~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q[0]));
// synopsys translate_off
defparam \Q[0]~I .input_async_reset = "none";
defparam \Q[0]~I .input_power_up = "low";
defparam \Q[0]~I .input_register_mode = "none";
defparam \Q[0]~I .input_sync_reset = "none";
defparam \Q[0]~I .oe_async_reset = "none";
defparam \Q[0]~I .oe_power_up = "low";
defparam \Q[0]~I .oe_register_mode = "none";
defparam \Q[0]~I .oe_sync_reset = "none";
defparam \Q[0]~I .operation_mode = "output";
defparam \Q[0]~I .output_async_reset = "none";
defparam \Q[0]~I .output_power_up = "low";
defparam \Q[0]~I .output_register_mode = "none";
defparam \Q[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
