module demux8_8b (input [63:0] data_in, input [2:0] sel, output reg [7:0] data_out);

	always @ (data_in) begin
		case(sel)
			3'd0 : data_out = data_in[7:0];
			3'd1 : data_out = data_in[15:8];
			3'd2 : data_out = data_in[23:16];
			3'd3 : data_out = data_in[31:24];
			3'd4 : data_out = data_in[39:32];
			3'd5 : data_out = data_in[47:40];
			3'd6 : data_out = data_in[53:48];
			3'd7 : data_out = data_in[63:54];
		endcase
	end

endmodule