INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_crypto_kem_enc_top glbl -prj crypto_kem_enc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s crypto_kem_enc 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/crypto_kem_enc.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_crypto_kem_enc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AESL_automem_k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_k
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AESL_automem_pk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_pk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AESL_automem_DRBG_ctx_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_DRBG_ctx_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AESL_automem_DRBG_ctx_Key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_DRBG_ctx_Key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/KeyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/Cipher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AES256_ECB_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_ECB_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AES256_ECB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_ECB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AES256_CTR_DRBG_Upda.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_Upda
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/randombytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randombytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/crypto_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/sample_fixed_type.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample_fixed_type
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/poly_S3_tobytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_S3_tobytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/KeccakF1600_StatePer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatePer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/keccak_absorb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/sha3_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/poly_Sq_frombytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_Sq_frombytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/mod3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/poly_S3_frombytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_S3_frombytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/poly_Rq_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_Rq_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/poly_Sq_tobytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_Sq_tobytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/owcpa_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module owcpa_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/crypto_kem_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_kem_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/KeyExpansion_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion_sbox_rom
INFO: [VRFC 10-311] analyzing module KeyExpansion_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/KeyExpansion_Rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion_Rcon_rom
INFO: [VRFC 10-311] analyzing module KeyExpansion_Rcon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/SubBytes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes_sbox_rom
INFO: [VRFC 10-311] analyzing module SubBytes_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AES256_ECB_1_ctx_RoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_ECB_1_ctx_RoundKey_ram
INFO: [VRFC 10-311] analyzing module AES256_ECB_1_ctx_RoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AES256_ECB_1_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_ECB_1_test_ram
INFO: [VRFC 10-311] analyzing module AES256_ECB_1_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AES256_ECB_ctx_RoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_ECB_ctx_RoundKey_ram
INFO: [VRFC 10-311] analyzing module AES256_ECB_ctx_RoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/AES256_CTR_DRBG_Upda_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_Upda_temp_ram
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_Upda_temp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/randombytes_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randombytes_block_ram
INFO: [VRFC 10-311] analyzing module randombytes_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/sample_fixed_type_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample_fixed_type_s_ram
INFO: [VRFC 10-311] analyzing module sample_fixed_type_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/KeccakF1600_StatePer_KeccakF_RoundConstan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatePer_KeccakF_RoundConstan_rom
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatePer_KeccakF_RoundConstan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/keccak_absorb_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb_t_ram
INFO: [VRFC 10-311] analyzing module keccak_absorb_t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/sha3_256_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_s_ram
INFO: [VRFC 10-311] analyzing module sha3_256_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/sha3_256_h_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha3_256_h_assign_ram
INFO: [VRFC 10-311] analyzing module sha3_256_h_assign
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/crypto_kem_enc_mac_muladd_16s_16s_16ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_kem_enc_mac_muladd_16s_16s_16ns_16_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module crypto_kem_enc_mac_muladd_16s_16s_16ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/poly_Sq_tobytes_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_Sq_tobytes_t_ram
INFO: [VRFC 10-311] analyzing module poly_Sq_tobytes_t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/owcpa_enc_x1_coeffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module owcpa_enc_x1_coeffs_ram
INFO: [VRFC 10-311] analyzing module owcpa_enc_x1_coeffs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/owcpa_enc_x2_coeffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module owcpa_enc_x2_coeffs_ram
INFO: [VRFC 10-311] analyzing module owcpa_enc_x2_coeffs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/owcpa_enc_x3_coeffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module owcpa_enc_x3_coeffs_ram
INFO: [VRFC 10-311] analyzing module owcpa_enc_x3_coeffs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/crypto_kem_enc_r_coeffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_kem_enc_r_coeffs_ram
INFO: [VRFC 10-311] analyzing module crypto_kem_enc_r_coeffs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/crypto_kem_enc_rm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_kem_enc_rm_ram
INFO: [VRFC 10-311] analyzing module crypto_kem_enc_rm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/crypto_kem_enc_rm_seed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_kem_enc_rm_seed_ram
INFO: [VRFC 10-311] analyzing module crypto_kem_enc_rm_seed
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crypto_kem_enc_r_coeffs_ram
Compiling module xil_defaultlib.crypto_kem_enc_r_coeffs(DataWidt...
Compiling module xil_defaultlib.crypto_kem_enc_rm_ram
Compiling module xil_defaultlib.crypto_kem_enc_rm(DataWidth=8,Ad...
Compiling module xil_defaultlib.crypto_kem_enc_rm_seed_ram
Compiling module xil_defaultlib.crypto_kem_enc_rm_seed(DataWidth...
Compiling module xil_defaultlib.sha3_256_s_ram
Compiling module xil_defaultlib.sha3_256_s(DataWidth=64,AddressR...
Compiling module xil_defaultlib.sha3_256_h_assign_ram
Compiling module xil_defaultlib.sha3_256_h_assign(DataWidth=8,Ad...
Compiling module xil_defaultlib.keccak_absorb_t_ram
Compiling module xil_defaultlib.keccak_absorb_t(DataWidth=8,Addr...
Compiling module xil_defaultlib.KeccakF1600_StatePer_KeccakF_Rou...
Compiling module xil_defaultlib.KeccakF1600_StatePer_KeccakF_Rou...
Compiling module xil_defaultlib.KeccakF1600_StatePer
Compiling module xil_defaultlib.keccak_absorb
Compiling module xil_defaultlib.sha3_256
Compiling module xil_defaultlib.randombytes_block_ram
Compiling module xil_defaultlib.randombytes_block(DataWidth=8,Ad...
Compiling module xil_defaultlib.AES256_CTR_DRBG_Upda_temp_ram
Compiling module xil_defaultlib.AES256_CTR_DRBG_Upda_temp(DataWi...
Compiling module xil_defaultlib.AES256_ECB_ctx_RoundKey_ram
Compiling module xil_defaultlib.AES256_ECB_ctx_RoundKey(DataWidt...
Compiling module xil_defaultlib.AES256_ECB_1_test_ram
Compiling module xil_defaultlib.AES256_ECB_1_test(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeyExpansion_sbox_rom
Compiling module xil_defaultlib.KeyExpansion_sbox(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeyExpansion_Rcon_rom
Compiling module xil_defaultlib.KeyExpansion_Rcon(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeyExpansion
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.SubBytes_sbox_rom
Compiling module xil_defaultlib.SubBytes_sbox(DataWidth=8,Addres...
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.Cipher
Compiling module xil_defaultlib.AES256_ECB
Compiling module xil_defaultlib.AES256_CTR_DRBG_Upda
Compiling module xil_defaultlib.AES256_ECB_1_ctx_RoundKey_ram
Compiling module xil_defaultlib.AES256_ECB_1_ctx_RoundKey(DataWi...
Compiling module xil_defaultlib.AES256_ECB_1
Compiling module xil_defaultlib.randombytes
Compiling module xil_defaultlib.sample_fixed_type_s_ram
Compiling module xil_defaultlib.sample_fixed_type_s(DataWidth=32...
Compiling module xil_defaultlib.crypto_sort
Compiling module xil_defaultlib.sample_fixed_type
Compiling module xil_defaultlib.owcpa_enc_x1_coeffs_ram
Compiling module xil_defaultlib.owcpa_enc_x1_coeffs(DataWidth=16...
Compiling module xil_defaultlib.owcpa_enc_x2_coeffs_ram
Compiling module xil_defaultlib.owcpa_enc_x2_coeffs(DataWidth=16...
Compiling module xil_defaultlib.owcpa_enc_x3_coeffs_ram
Compiling module xil_defaultlib.owcpa_enc_x3_coeffs(DataWidth=16...
Compiling module xil_defaultlib.poly_Sq_tobytes_t_ram
Compiling module xil_defaultlib.poly_Sq_tobytes_t(DataWidth=16,A...
Compiling module xil_defaultlib.poly_Sq_tobytes
Compiling module xil_defaultlib.poly_Sq_frombytes
Compiling module xil_defaultlib.mod3
Compiling module xil_defaultlib.poly_S3_frombytes
Compiling module xil_defaultlib.crypto_kem_enc_mac_muladd_16s_16...
Compiling module xil_defaultlib.crypto_kem_enc_mac_muladd_16s_16...
Compiling module xil_defaultlib.poly_Rq_mul
Compiling module xil_defaultlib.owcpa_enc
Compiling module xil_defaultlib.poly_S3_tobytes
Compiling module xil_defaultlib.crypto_kem_enc
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.AESL_automem_k
Compiling module xil_defaultlib.AESL_automem_pk
Compiling module xil_defaultlib.AESL_automem_DRBG_ctx_V
Compiling module xil_defaultlib.AESL_automem_DRBG_ctx_Key
Compiling module xil_defaultlib.apatb_crypto_kem_enc_top
Compiling module work.glbl
Built simulation snapshot crypto_kem_enc

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/xsim.dir/crypto_kem_enc/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 24 19:55:51 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/crypto_kem_enc/xsim_script.tcl
# xsim {crypto_kem_enc} -autoloadwcfg -tclbatch {crypto_kem_enc.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source crypto_kem_enc.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "11848495000"
// RTL Simulation : 2 / 2 [n/a] @ "23696855000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 23696895 ns : File "/home/dss545/KEM/NTRU/Reference_Implementation/crypto_kem/ntru-hps2048509/ntru09/enc/sim/verilog/crypto_kem_enc.autotb.v" Line 637
run: Time (s): cpu = 00:00:00.04 ; elapsed = 00:02:40 . Memory (MB): peak = 1375.590 ; gain = 0.000 ; free physical = 14005 ; free virtual = 613433
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug 24 19:58:41 2020...
