

================================================================
== Vivado HLS Report for 'dateport_C5_conv'
================================================================
* Date:           Tue May 09 23:13:39 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  72482|  72482|  72482|  72482|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1               |     30|     30|         1|          -|          -|    30|    no    |
        |- Loop 2               |  72450|  72450|      2415|          -|          -|    30|    no    |
        | + L_L_C5_conv_label2  |   2404|   2404|        11|          6|          1|   400|    yes   |
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    171|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    178|
|Register         |        -|      -|     268|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     682|   1299|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U24  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fcmp_32ns_32ns_1_1_U26            |dateport_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U25   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|      5|  414|  950|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |C5_mapData_addr2_fu_401_p2      |     +    |      0|  0|  10|          10|          10|
    |C5_mapData_addr3_fu_426_p2      |     +    |      0|  0|   4|          32|          32|
    |C5_mapData_addr4_fu_432_p2      |     +    |      0|  0|   4|          32|          32|
    |C5_mapData_addr5_fu_531_p2      |     +    |      0|  0|   4|          32|          32|
    |C5_mapData_addr6_fu_536_p2      |     +    |      0|  0|   4|          32|          32|
    |S4_y_addr5_fu_469_p2            |     +    |      0|  0|   4|           8|           8|
    |S4_y_addr6_fu_475_p2            |     +    |      0|  0|   4|           8|           8|
    |S4_y_addr7_fu_500_p2            |     +    |      0|  0|   4|          32|          32|
    |S4_y_addr8_fu_506_p2            |     +    |      0|  0|   4|          32|          32|
    |i_6_fu_265_p2                   |     +    |      0|  0|   5|           5|           1|
    |i_7_fu_282_p2                   |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next4_fu_311_p2  |     +    |      0|  0|   9|           9|           1|
    |indvar_flatten_op_fu_438_p2     |     +    |      0|  0|   6|           1|           6|
    |j_s_fu_349_p2                   |     +    |      0|  0|   5|           1|           5|
    |k_7_fu_363_p2                   |     +    |      0|  0|   3|           1|           3|
    |m_2_fu_547_p2                   |     +    |      0|  0|   3|           1|           3|
    |tmp_36_fu_391_p2                |     -    |      0|  0|   4|           4|           3|
    |tmp_37_fu_517_p2                |     -    |      0|  0|   4|           4|           3|
    |C5_y_d0                         |  Select  |      0|  0|  32|           1|          32|
    |indvar_flatten_next_fu_444_p3   |  Select  |      0|  0|   6|           1|           1|
    |j_mid2_fu_355_p3                |  Select  |      0|  0|   5|           1|           5|
    |k_mid2_fu_383_p3                |  Select  |      0|  0|   3|           1|           3|
    |k_mid_fu_323_p3                 |  Select  |      0|  0|   3|           1|           1|
    |m_mid2_fu_375_p3                |  Select  |      0|  0|   3|           1|           1|
    |exitcond_mid_fu_343_p2          |    and   |      0|  0|   1|           1|           1|
    |tmp_34_fu_587_p2                |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_276_p2             |   icmp   |      0|  0|   2|           5|           3|
    |exitcond4_fu_259_p2             |   icmp   |      0|  0|   2|           5|           3|
    |exitcond_flatten4_fu_305_p2     |   icmp   |      0|  0|   3|           9|           8|
    |exitcond_flatten_fu_317_p2      |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_fu_337_p2              |   icmp   |      0|  0|   2|           3|           3|
    |notlhs_fu_569_p2                |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_575_p2                |   icmp   |      0|  0|   8|          23|           1|
    |tmp_32_fu_581_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_84_fu_369_p2                |    or    |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_331_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 171|         319|         318|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |C5_v_address0                  |   5|          3|    5|         15|
    |C5_v_d0                        |  32|          3|   32|         96|
    |ap_NS_fsm                      |  15|         19|    1|         19|
    |grp_fu_237_p0                  |  32|          3|   32|         96|
    |grp_fu_237_p1                  |  32|          3|   32|         96|
    |i_1_reg_171                    |   5|          2|    5|         10|
    |i_reg_160                      |   5|          2|    5|         10|
    |indvar_flatten4_phi_fu_186_p4  |   9|          2|    9|         18|
    |indvar_flatten4_reg_182        |   9|          2|    9|         18|
    |indvar_flatten_phi_fu_208_p4   |   6|          2|    6|         12|
    |indvar_flatten_reg_204         |   6|          2|    6|         12|
    |j_phi_fu_197_p4                |   5|          2|    5|         10|
    |j_reg_193                      |   5|          2|    5|         10|
    |k_phi_fu_219_p4                |   3|          2|    3|          6|
    |k_reg_215                      |   3|          2|    3|          6|
    |m_phi_fu_230_p4                |   3|          2|    3|          6|
    |m_reg_226                      |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 178|         55|  164|        446|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |C5_bias_load_reg_708                            |  32|   0|   32|          0|
    |C5_mapData_addr1_cast_reg_628                   |   5|   0|   10|          5|
    |C5_mapData_addr4_reg_662                        |  32|   0|   32|          0|
    |C5_v_addr_1_reg_623                             |   5|   0|    5|          0|
    |ap_CS_fsm                                       |  18|   0|   18|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten4_reg_633_pp0_it1  |   1|   0|    1|          0|
    |exitcond_flatten4_reg_633                       |   1|   0|    1|          0|
    |i_1_reg_171                                     |   5|   0|    5|          0|
    |i_7_reg_612                                     |   5|   0|    5|          0|
    |i_reg_160                                       |   5|   0|    5|          0|
    |indvar_flatten4_reg_182                         |   9|   0|    9|          0|
    |indvar_flatten_next4_reg_637                    |   9|   0|    9|          0|
    |indvar_flatten_next_reg_668                     |   6|   0|    6|          0|
    |indvar_flatten_reg_204                          |   6|   0|    6|          0|
    |j_mid2_reg_642                                  |   5|   0|    5|          0|
    |j_reg_193                                       |   5|   0|    5|          0|
    |k_mid2_reg_656                                  |   3|   0|    3|          0|
    |k_reg_215                                       |   3|   0|    3|          0|
    |m_2_reg_683                                     |   3|   0|    3|          0|
    |m_mid2_reg_649                                  |   3|   0|    3|          0|
    |m_reg_226                                       |   3|   0|    3|          0|
    |reg_254                                         |  32|   0|   32|          0|
    |temp_reg_713                                    |  32|   0|   32|          0|
    |tmp_34_reg_720                                  |   1|   0|    1|          0|
    |tmp_38_reg_698                                  |  32|   0|   32|          0|
    |tmp_s_reg_617                                   |   5|   0|   64|         59|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 268|   0|  332|         64|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dateport_C5_conv | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dateport_C5_conv | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dateport_C5_conv | return value |
|ap_done              | out |    1| ap_ctrl_hs | dateport_C5_conv | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dateport_C5_conv | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dateport_C5_conv | return value |
|C5_v_address0        | out |    5|  ap_memory |       C5_v       |     array    |
|C5_v_ce0             | out |    1|  ap_memory |       C5_v       |     array    |
|C5_v_we0             | out |    1|  ap_memory |       C5_v       |     array    |
|C5_v_d0              | out |   32|  ap_memory |       C5_v       |     array    |
|C5_v_q0              |  in |   32|  ap_memory |       C5_v       |     array    |
|S4_y_address0        | out |    9|  ap_memory |       S4_y       |     array    |
|S4_y_ce0             | out |    1|  ap_memory |       S4_y       |     array    |
|S4_y_q0              |  in |   32|  ap_memory |       S4_y       |     array    |
|C5_mapData_address0  | out |   14|  ap_memory |    C5_mapData    |     array    |
|C5_mapData_ce0       | out |    1|  ap_memory |    C5_mapData    |     array    |
|C5_mapData_q0        |  in |   32|  ap_memory |    C5_mapData    |     array    |
|C5_bias_address0     | out |    5|  ap_memory |      C5_bias     |     array    |
|C5_bias_ce0          | out |    1|  ap_memory |      C5_bias     |     array    |
|C5_bias_q0           |  in |   32|  ap_memory |      C5_bias     |     array    |
|C5_y_address0        | out |    5|  ap_memory |       C5_y       |     array    |
|C5_y_ce0             | out |    1|  ap_memory |       C5_y       |     array    |
|C5_y_we0             | out |    1|  ap_memory |       C5_y       |     array    |
|C5_y_d0              | out |   32|  ap_memory |       C5_y       |     array    |
+---------------------+-----+-----+------------+------------------+--------------+

