0.7
2020.2
Oct 13 2023
20:47:58
E:/FDU/IIII/Computer Organization and Architecture/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
E:/FDU/IIII/Computer Organization and Architecture/Lab1/Lab1.srcs/sim_1/new/sim.sv,1711186031,systemVerilog,,,,sim,,uvm,,,,,,
E:/FDU/IIII/Computer Organization and Architecture/Lab1/Lab1.srcs/srcs_1/alu.sv,1710913396,systemVerilog,,E:/FDU/IIII/Computer Organization and Architecture/Lab1/Lab1.srcs/sim_1/new/sim.sv,,alu,,uvm,,,,,,
