  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/task_export_modportNohierachicalRef.sv,45): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 2 input ports were not connected:
xmelab: (./testcases/task_export_modportNohierachicalRef.sv,43): i_a
xmelab: (./testcases/task_export_modportNohierachicalRef.sv,44): i_b

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    ( .p2    (u_I.P2)
                   |
xmelab: *E,CUVUNF (./testcases/task_export_modportNohierachicalRef.sv,51|19): Hierarchical name component lookup failed for 'P2' at 'tb.u_DUT'.
    ( .p1    (u_I.P1)
                   |
xmelab: *E,CUVUNF (./testcases/task_export_modportNohierachicalRef.sv,55|19): Hierarchical name component lookup failed for 'P1' at 'tb.u_DUT'.
  always_comb p1.adder(i_a,i_b,o_a); // Perform addition operation.
                     |
xmelab: *E,CUVUNF (./testcases/task_export_modportNohierachicalRef.sv,37|21): Hierarchical name component lookup failed for 'adder' at 'tb.u_DUT.u_M2'.
  ( I.P2 p2
          |
xmelab: *E,URCEN (./testcases/task_export_modportNohierachicalRef.sv,20|10): Unresolved constant expression VST_D_IO_INTERFACE.
  ( I.P1 p1
          |
xmelab: *E,URCEN (./testcases/task_export_modportNohierachicalRef.sv,31|10): Unresolved constant expression VST_D_IO_INTERFACE.
FAILURE
