{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669212345705 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "freq_meter EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"freq_meter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669212345799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669212345850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669212345851 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_stand_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_stand_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 538 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1669212345919 ""}  } { { "db/clk_stand_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_stand_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 538 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1669212345919 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 10351 multiplication of 29 " "Can't achieve requested value multiplication of 10351 for clock output clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 29" {  } { { "db/clk_test_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_test_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1669212345921 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|wire_pll1_clk\[0\] division of 5000 division of 14 " "Can't achieve requested value division of 5000 for clock output clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 14" {  } { { "db/clk_test_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_test_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1669212345921 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 29 14 0 0 " "Implementing clock multiplication of 29, clock division of 14, and phase shift of 0 degrees (0 ps) for clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_test_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_test_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1669212345921 ""}  } { { "db/clk_test_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_test_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1669212345921 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669212346324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669212346570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669212346570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1669212346570 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669212346570 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 17668 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669212346583 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 17670 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669212346583 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 17672 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669212346583 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 17674 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669212346583 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 17676 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1669212346583 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669212346583 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669212346586 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1669212346613 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 " "The parameters of the PLL clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 and the PLL freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 and PLL clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 87 " "The value of the parameter \"M\" for the PLL atom clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 is 87" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 and PLL clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 7 " "The value of the parameter \"N\" for the PLL atom clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 is 7" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 and PLL clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 and PLL clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 19115 " "The value of the parameter \"Min Lock Period\" for the PLL atom clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 is 19115" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 and PLL clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 26455 " "The value of the parameter \"Max Lock Period\" for the PLL atom clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 is 26455" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1669212347114 ""}  } { { "db/clk_test_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_test_gen_altpll.v" 92 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_test_gen:clk_test_gen_inst|altpll:altpll_component|clk_test_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 696 9662 10382 0} { 0 { 0 ""} 0 538 9662 10382 0}  }  } } { "db/clk_stand_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_stand_gen_altpll.v" 92 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq_meter_ctrl:freq_meter_ctrl_inst|clk_stand_gen:clk_stand_gen_inst|altpll:altpll_component|clk_stand_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1669212347114 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1669212347873 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1669212347873 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1669212347873 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1669212347873 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "freq_meter.sdc " "Synopsys Design Constraints File file not found: 'freq_meter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669212347906 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1669212347927 "|freq_meter|sys_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_test_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_test_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1669212347955 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: freq_meter_ctrl_inst\|clk_stand_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: freq_meter_ctrl_inst\|clk_stand_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1669212347955 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1669212347955 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1669212347957 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1669212347957 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1669212347957 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1669212347957 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1669212347958 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1669212347958 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1669212347958 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1669212347958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669212348333 ""}  } { { "db/clk_test_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_test_gen_altpll.v" 92 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_test_gen:clk_test_gen_inst|altpll:altpll_component|clk_test_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669212348333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node freq_meter_ctrl:freq_meter_ctrl_inst\|clk_stand_gen:clk_stand_gen_inst\|altpll:altpll_component\|clk_stand_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669212348334 ""}  } { { "db/clk_stand_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_stand_gen_altpll.v" 92 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq_meter_ctrl:freq_meter_ctrl_inst|clk_stand_gen:clk_stand_gen_inst|altpll:altpll_component|clk_stand_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 538 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669212348334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669212348334 ""}  } { { "../rtl/freq_meter.v" "" { Text "E:/code/workspace_FPGA/freq_meter/rtl/freq_meter.v" 3 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 17651 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669212348334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669212348334 ""}  } { { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 10319 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669212348334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669212348334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oe~output " "Destination node oe~output" {  } { { "../rtl/freq_meter.v" "" { Text "E:/code/workspace_FPGA/freq_meter/rtl/freq_meter.v" 13 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 17649 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669212348334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669212348334 ""}  } { { "../rtl/freq_meter.v" "" { Text "E:/code/workspace_FPGA/freq_meter/rtl/freq_meter.v" 4 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 17650 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669212348334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1669212348334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 13995 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669212348334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 10953 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1669212348334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1669212348334 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 0 { 0 ""} 0 12429 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669212348334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669212349242 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669212349251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669212349252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669212349262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669212349274 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669212349281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669212349481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1669212349490 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669212349490 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 0 " "PLL \"clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1 driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl " "Input port INCLK\[0\] of node \"clk_test_gen:clk_test_gen_inst\|altpll:altpll_component\|clk_test_gen_altpll:auto_generated\|pll1\" is driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl" {  } { { "db/clk_test_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_test_gen_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore_dir/clk_test_gen/clk_test_gen.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/ipcore_dir/clk_test_gen/clk_test_gen.v" 103 0 0 } } { "../rtl/freq_meter.v" "" { Text "E:/code/workspace_FPGA/freq_meter/rtl/freq_meter.v" 25 0 0 } } { "../rtl/freq_meter.v" "" { Text "E:/code/workspace_FPGA/freq_meter/rtl/freq_meter.v" 3 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1669212349539 ""}  } { { "db/clk_test_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/db/clk_test_gen_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore_dir/clk_test_gen/clk_test_gen.v" "" { Text "E:/code/workspace_FPGA/freq_meter/prj/ipcore_dir/clk_test_gen/clk_test_gen.v" 103 0 0 } } { "../rtl/freq_meter.v" "" { Text "E:/code/workspace_FPGA/freq_meter/rtl/freq_meter.v" 25 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1669212349539 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669212349952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669212351072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669212353672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669212353722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669212355637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669212355638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669212356786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/code/workspace_FPGA/freq_meter/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1669212359188 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669212359188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669212359706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1669212359708 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1669212359708 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669212359708 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.38 " "Total time spent on timing analysis during the Fitter is 1.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1669212359887 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669212359955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669212360865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669212360935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669212361827 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669212363031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/workspace_FPGA/freq_meter/prj/output_files/freq_meter.fit.smsg " "Generated suppressed messages file E:/code/workspace_FPGA/freq_meter/prj/output_files/freq_meter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669212364518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5458 " "Peak virtual memory: 5458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669212366012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 22:06:06 2022 " "Processing ended: Wed Nov 23 22:06:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669212366012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669212366012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669212366012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669212366012 ""}
