
TIGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000722c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  08007410  08007410  00017410  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007750  08007750  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007750  08007750  00017750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007758  08007758  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007758  08007758  00017758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800775c  0800775c  0001775c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007760  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009e8  200001dc  0800793c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bc4  0800793c  00020bc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001436f  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d77  00000000  00000000  0003457b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001008  00000000  00000000  000372f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e78  00000000  00000000  00038300  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000243e8  00000000  00000000  00039178  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e83f  00000000  00000000  0005d560  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2831  00000000  00000000  0006bd9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013e5d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f84  00000000  00000000  0013e64c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	080073f4 	.word	0x080073f4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	080073f4 	.word	0x080073f4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b972 	b.w	8000f94 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	4688      	mov	r8, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14b      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4615      	mov	r5, r2
 8000cda:	d967      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0720 	rsb	r7, r2, #32
 8000ce6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cea:	fa20 f707 	lsr.w	r7, r0, r7
 8000cee:	4095      	lsls	r5, r2
 8000cf0:	ea47 0803 	orr.w	r8, r7, r3
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d00:	fa1f fc85 	uxth.w	ip, r5
 8000d04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d1a:	f080 811b 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8118 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d24:	3f02      	subs	r7, #2
 8000d26:	442b      	add	r3, r5
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3c:	45a4      	cmp	ip, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	192c      	adds	r4, r5, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8107 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	f240 8104 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d50:	3802      	subs	r0, #2
 8000d52:	442c      	add	r4, r5
 8000d54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d58:	eba4 040c 	sub.w	r4, r4, ip
 8000d5c:	2700      	movs	r7, #0
 8000d5e:	b11e      	cbz	r6, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c6 4300 	strd	r4, r3, [r6]
 8000d68:	4639      	mov	r1, r7
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xbe>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80eb 	beq.w	8000f4e <__udivmoddi4+0x286>
 8000d78:	2700      	movs	r7, #0
 8000d7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d7e:	4638      	mov	r0, r7
 8000d80:	4639      	mov	r1, r7
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f783 	clz	r7, r3
 8000d8a:	2f00      	cmp	r7, #0
 8000d8c:	d147      	bne.n	8000e1e <__udivmoddi4+0x156>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd0>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80fa 	bhi.w	8000f8c <__udivmoddi4+0x2c4>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	4698      	mov	r8, r3
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000da6:	e9c6 4800 	strd	r4, r8, [r6]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xe8>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 808f 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000dba:	1b49      	subs	r1, r1, r5
 8000dbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc0:	fa1f f885 	uxth.w	r8, r5
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dca:	0c23      	lsrs	r3, r4, #16
 8000dcc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x124>
 8000ddc:	18eb      	adds	r3, r5, r3
 8000dde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4299      	cmp	r1, r3
 8000de6:	f200 80cd 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dea:	4684      	mov	ip, r0
 8000dec:	1a59      	subs	r1, r3, r1
 8000dee:	b2a3      	uxth	r3, r4
 8000df0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000df8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dfc:	fb08 f800 	mul.w	r8, r8, r0
 8000e00:	45a0      	cmp	r8, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x14c>
 8000e04:	192c      	adds	r4, r5, r4
 8000e06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x14a>
 8000e0c:	45a0      	cmp	r8, r4
 8000e0e:	f200 80b6 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e12:	4618      	mov	r0, r3
 8000e14:	eba4 0408 	sub.w	r4, r4, r8
 8000e18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e1c:	e79f      	b.n	8000d5e <__udivmoddi4+0x96>
 8000e1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e22:	40bb      	lsls	r3, r7
 8000e24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e3c:	4325      	orrs	r5, r4
 8000e3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e42:	0c2c      	lsrs	r4, r5, #16
 8000e44:	fb08 3319 	mls	r3, r8, r9, r3
 8000e48:	fa1f fa8e 	uxth.w	sl, lr
 8000e4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e50:	fb09 f40a 	mul.w	r4, r9, sl
 8000e54:	429c      	cmp	r4, r3
 8000e56:	fa02 f207 	lsl.w	r2, r2, r7
 8000e5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1e 0303 	adds.w	r3, lr, r3
 8000e64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e68:	f080 8087 	bcs.w	8000f7a <__udivmoddi4+0x2b2>
 8000e6c:	429c      	cmp	r4, r3
 8000e6e:	f240 8084 	bls.w	8000f7a <__udivmoddi4+0x2b2>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4473      	add	r3, lr
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	b2ad      	uxth	r5, r5
 8000e7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e80:	fb08 3310 	mls	r3, r8, r0, r3
 8000e84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e8c:	45a2      	cmp	sl, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1e 0404 	adds.w	r4, lr, r4
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e98:	d26b      	bcs.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9a:	45a2      	cmp	sl, r4
 8000e9c:	d969      	bls.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4474      	add	r4, lr
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eaa:	eba4 040a 	sub.w	r4, r4, sl
 8000eae:	454c      	cmp	r4, r9
 8000eb0:	46c2      	mov	sl, r8
 8000eb2:	464b      	mov	r3, r9
 8000eb4:	d354      	bcc.n	8000f60 <__udivmoddi4+0x298>
 8000eb6:	d051      	beq.n	8000f5c <__udivmoddi4+0x294>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d069      	beq.n	8000f90 <__udivmoddi4+0x2c8>
 8000ebc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ec0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ec4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	40fc      	lsrs	r4, r7
 8000ecc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ed0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e747      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ee0:	4095      	lsls	r5, r2
 8000ee2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ee6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eee:	4338      	orrs	r0, r7
 8000ef0:	0c01      	lsrs	r1, r0, #16
 8000ef2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ef6:	fa1f f885 	uxth.w	r8, r5
 8000efa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb07 f308 	mul.w	r3, r7, r8
 8000f06:	428b      	cmp	r3, r1
 8000f08:	fa04 f402 	lsl.w	r4, r4, r2
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x256>
 8000f0e:	1869      	adds	r1, r5, r1
 8000f10:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f14:	d22f      	bcs.n	8000f76 <__udivmoddi4+0x2ae>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d92d      	bls.n	8000f76 <__udivmoddi4+0x2ae>
 8000f1a:	3f02      	subs	r7, #2
 8000f1c:	4429      	add	r1, r5
 8000f1e:	1acb      	subs	r3, r1, r3
 8000f20:	b281      	uxth	r1, r0
 8000f22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb00 f308 	mul.w	r3, r0, r8
 8000f32:	428b      	cmp	r3, r1
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x27e>
 8000f36:	1869      	adds	r1, r5, r1
 8000f38:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f3c:	d217      	bcs.n	8000f6e <__udivmoddi4+0x2a6>
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d915      	bls.n	8000f6e <__udivmoddi4+0x2a6>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4429      	add	r1, r5
 8000f46:	1ac9      	subs	r1, r1, r3
 8000f48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f4c:	e73b      	b.n	8000dc6 <__udivmoddi4+0xfe>
 8000f4e:	4637      	mov	r7, r6
 8000f50:	4630      	mov	r0, r6
 8000f52:	e709      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f54:	4607      	mov	r7, r0
 8000f56:	e6e7      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f58:	4618      	mov	r0, r3
 8000f5a:	e6fb      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f5c:	4541      	cmp	r1, r8
 8000f5e:	d2ab      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f64:	eb69 020e 	sbc.w	r2, r9, lr
 8000f68:	3801      	subs	r0, #1
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	e7a4      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f6e:	4660      	mov	r0, ip
 8000f70:	e7e9      	b.n	8000f46 <__udivmoddi4+0x27e>
 8000f72:	4618      	mov	r0, r3
 8000f74:	e795      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f76:	4667      	mov	r7, ip
 8000f78:	e7d1      	b.n	8000f1e <__udivmoddi4+0x256>
 8000f7a:	4681      	mov	r9, r0
 8000f7c:	e77c      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	442c      	add	r4, r5
 8000f82:	e747      	b.n	8000e14 <__udivmoddi4+0x14c>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	442b      	add	r3, r5
 8000f8a:	e72f      	b.n	8000dec <__udivmoddi4+0x124>
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	e708      	b.n	8000da2 <__udivmoddi4+0xda>
 8000f90:	4637      	mov	r7, r6
 8000f92:	e6e9      	b.n	8000d68 <__udivmoddi4+0xa0>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HAL_Init+0x40>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a0d      	ldr	r2, [pc, #52]	; (8000fd8 <HAL_Init+0x40>)
 8000fa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa8:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <HAL_Init+0x40>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <HAL_Init+0x40>)
 8000fae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb4:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <HAL_Init+0x40>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <HAL_Init+0x40>)
 8000fba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc0:	2003      	movs	r0, #3
 8000fc2:	f000 fd07 	bl	80019d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	f000 f808 	bl	8000fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fcc:	f003 f9ce 	bl	800436c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023c00 	.word	0x40023c00

08000fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fe4:	4b12      	ldr	r3, [pc, #72]	; (8001030 <HAL_InitTick+0x54>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b12      	ldr	r3, [pc, #72]	; (8001034 <HAL_InitTick+0x58>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 fd1f 	bl	8001a3e <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f000 fce7 	bl	80019ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	; (8001038 <HAL_InitTick+0x5c>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000008 	.word	0x20000008
 8001034:	20000004 	.word	0x20000004
 8001038:	20000000 	.word	0x20000000

0800103c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <HAL_IncTick+0x20>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	; (8001060 <HAL_IncTick+0x24>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a04      	ldr	r2, [pc, #16]	; (8001060 <HAL_IncTick+0x24>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000004 	.word	0x20000004
 8001060:	20000618 	.word	0x20000618

08001064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b03      	ldr	r3, [pc, #12]	; (8001078 <HAL_GetTick+0x14>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	20000618 	.word	0x20000618

0800107c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001084:	2300      	movs	r3, #0
 8001086:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d101      	bne.n	8001092 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e033      	b.n	80010fa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001096:	2b00      	cmp	r3, #0
 8001098:	d109      	bne.n	80010ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f002 fdc6 	bl	8003c2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2200      	movs	r2, #0
 80010a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f003 0310 	and.w	r3, r3, #16
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d118      	bne.n	80010ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010be:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010c2:	f023 0302 	bic.w	r3, r3, #2
 80010c6:	f043 0202 	orr.w	r2, r3, #2
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f000 fa32 	bl	8001538 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	f023 0303 	bic.w	r3, r3, #3
 80010e2:	f043 0201 	orr.w	r2, r3, #1
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	641a      	str	r2, [r3, #64]	; 0x40
 80010ea:	e001      	b.n	80010f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001110:	2300      	movs	r3, #0
 8001112:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800111a:	2b01      	cmp	r3, #1
 800111c:	d101      	bne.n	8001122 <HAL_ADC_Start_DMA+0x1e>
 800111e:	2302      	movs	r3, #2
 8001120:	e0b1      	b.n	8001286 <HAL_ADC_Start_DMA+0x182>
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2201      	movs	r2, #1
 8001126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	2b01      	cmp	r3, #1
 8001136:	d018      	beq.n	800116a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	689a      	ldr	r2, [r3, #8]
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f042 0201 	orr.w	r2, r2, #1
 8001146:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001148:	4b51      	ldr	r3, [pc, #324]	; (8001290 <HAL_ADC_Start_DMA+0x18c>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a51      	ldr	r2, [pc, #324]	; (8001294 <HAL_ADC_Start_DMA+0x190>)
 800114e:	fba2 2303 	umull	r2, r3, r2, r3
 8001152:	0c9a      	lsrs	r2, r3, #18
 8001154:	4613      	mov	r3, r2
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	4413      	add	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800115c:	e002      	b.n	8001164 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	3b01      	subs	r3, #1
 8001162:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d1f9      	bne.n	800115e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 0301 	and.w	r3, r3, #1
 8001174:	2b01      	cmp	r3, #1
 8001176:	f040 8085 	bne.w	8001284 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001182:	f023 0301 	bic.w	r3, r3, #1
 8001186:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001198:	2b00      	cmp	r3, #0
 800119a:	d007      	beq.n	80011ac <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011a4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011b8:	d106      	bne.n	80011c8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011be:	f023 0206 	bic.w	r2, r3, #6
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	645a      	str	r2, [r3, #68]	; 0x44
 80011c6:	e002      	b.n	80011ce <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	2200      	movs	r2, #0
 80011cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	2200      	movs	r2, #0
 80011d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011d6:	4b30      	ldr	r3, [pc, #192]	; (8001298 <HAL_ADC_Start_DMA+0x194>)
 80011d8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011de:	4a2f      	ldr	r2, [pc, #188]	; (800129c <HAL_ADC_Start_DMA+0x198>)
 80011e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011e6:	4a2e      	ldr	r2, [pc, #184]	; (80012a0 <HAL_ADC_Start_DMA+0x19c>)
 80011e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011ee:	4a2d      	ldr	r2, [pc, #180]	; (80012a4 <HAL_ADC_Start_DMA+0x1a0>)
 80011f0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80011fa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	685a      	ldr	r2, [r3, #4]
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800120a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	689a      	ldr	r2, [r3, #8]
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800121a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	334c      	adds	r3, #76	; 0x4c
 8001226:	4619      	mov	r1, r3
 8001228:	68ba      	ldr	r2, [r7, #8]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	f000 fcc2 	bl	8001bb4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f003 031f 	and.w	r3, r3, #31
 8001238:	2b00      	cmp	r3, #0
 800123a:	d10f      	bne.n	800125c <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d11c      	bne.n	8001284 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	689a      	ldr	r2, [r3, #8]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	e013      	b.n	8001284 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a11      	ldr	r2, [pc, #68]	; (80012a8 <HAL_ADC_Start_DMA+0x1a4>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d10e      	bne.n	8001284 <HAL_ADC_Start_DMA+0x180>
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d107      	bne.n	8001284 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	689a      	ldr	r2, [r3, #8]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001282:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3718      	adds	r7, #24
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000008 	.word	0x20000008
 8001294:	431bde83 	.word	0x431bde83
 8001298:	40012300 	.word	0x40012300
 800129c:	08001731 	.word	0x08001731
 80012a0:	080017eb 	.word	0x080017eb
 80012a4:	08001807 	.word	0x08001807
 80012a8:	40012000 	.word	0x40012000

080012ac <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80012de:	2300      	movs	r3, #0
 80012e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d101      	bne.n	80012f0 <HAL_ADC_ConfigChannel+0x1c>
 80012ec:	2302      	movs	r3, #2
 80012ee:	e113      	b.n	8001518 <HAL_ADC_ConfigChannel+0x244>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2201      	movs	r2, #1
 80012f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2b09      	cmp	r3, #9
 80012fe:	d925      	bls.n	800134c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	68d9      	ldr	r1, [r3, #12]
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	b29b      	uxth	r3, r3
 800130c:	461a      	mov	r2, r3
 800130e:	4613      	mov	r3, r2
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	4413      	add	r3, r2
 8001314:	3b1e      	subs	r3, #30
 8001316:	2207      	movs	r2, #7
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43da      	mvns	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	400a      	ands	r2, r1
 8001324:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68d9      	ldr	r1, [r3, #12]
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	689a      	ldr	r2, [r3, #8]
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	b29b      	uxth	r3, r3
 8001336:	4618      	mov	r0, r3
 8001338:	4603      	mov	r3, r0
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	4403      	add	r3, r0
 800133e:	3b1e      	subs	r3, #30
 8001340:	409a      	lsls	r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	430a      	orrs	r2, r1
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	e022      	b.n	8001392 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	6919      	ldr	r1, [r3, #16]
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	b29b      	uxth	r3, r3
 8001358:	461a      	mov	r2, r3
 800135a:	4613      	mov	r3, r2
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	4413      	add	r3, r2
 8001360:	2207      	movs	r2, #7
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	43da      	mvns	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	400a      	ands	r2, r1
 800136e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	6919      	ldr	r1, [r3, #16]
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	689a      	ldr	r2, [r3, #8]
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	b29b      	uxth	r3, r3
 8001380:	4618      	mov	r0, r3
 8001382:	4603      	mov	r3, r0
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	4403      	add	r3, r0
 8001388:	409a      	lsls	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	430a      	orrs	r2, r1
 8001390:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	2b06      	cmp	r3, #6
 8001398:	d824      	bhi.n	80013e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685a      	ldr	r2, [r3, #4]
 80013a4:	4613      	mov	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	4413      	add	r3, r2
 80013aa:	3b05      	subs	r3, #5
 80013ac:	221f      	movs	r2, #31
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	43da      	mvns	r2, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	400a      	ands	r2, r1
 80013ba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	4618      	mov	r0, r3
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685a      	ldr	r2, [r3, #4]
 80013ce:	4613      	mov	r3, r2
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	4413      	add	r3, r2
 80013d4:	3b05      	subs	r3, #5
 80013d6:	fa00 f203 	lsl.w	r2, r0, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	430a      	orrs	r2, r1
 80013e0:	635a      	str	r2, [r3, #52]	; 0x34
 80013e2:	e04c      	b.n	800147e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	2b0c      	cmp	r3, #12
 80013ea:	d824      	bhi.n	8001436 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685a      	ldr	r2, [r3, #4]
 80013f6:	4613      	mov	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	4413      	add	r3, r2
 80013fc:	3b23      	subs	r3, #35	; 0x23
 80013fe:	221f      	movs	r2, #31
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	43da      	mvns	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	400a      	ands	r2, r1
 800140c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	b29b      	uxth	r3, r3
 800141a:	4618      	mov	r0, r3
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	4613      	mov	r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4413      	add	r3, r2
 8001426:	3b23      	subs	r3, #35	; 0x23
 8001428:	fa00 f203 	lsl.w	r2, r0, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	430a      	orrs	r2, r1
 8001432:	631a      	str	r2, [r3, #48]	; 0x30
 8001434:	e023      	b.n	800147e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685a      	ldr	r2, [r3, #4]
 8001440:	4613      	mov	r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	4413      	add	r3, r2
 8001446:	3b41      	subs	r3, #65	; 0x41
 8001448:	221f      	movs	r2, #31
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	43da      	mvns	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	400a      	ands	r2, r1
 8001456:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	b29b      	uxth	r3, r3
 8001464:	4618      	mov	r0, r3
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685a      	ldr	r2, [r3, #4]
 800146a:	4613      	mov	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	3b41      	subs	r3, #65	; 0x41
 8001472:	fa00 f203 	lsl.w	r2, r0, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	430a      	orrs	r2, r1
 800147c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800147e:	4b29      	ldr	r3, [pc, #164]	; (8001524 <HAL_ADC_ConfigChannel+0x250>)
 8001480:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a28      	ldr	r2, [pc, #160]	; (8001528 <HAL_ADC_ConfigChannel+0x254>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d10f      	bne.n	80014ac <HAL_ADC_ConfigChannel+0x1d8>
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b12      	cmp	r3, #18
 8001492:	d10b      	bne.n	80014ac <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a1d      	ldr	r2, [pc, #116]	; (8001528 <HAL_ADC_ConfigChannel+0x254>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d12b      	bne.n	800150e <HAL_ADC_ConfigChannel+0x23a>
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a1c      	ldr	r2, [pc, #112]	; (800152c <HAL_ADC_ConfigChannel+0x258>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d003      	beq.n	80014c8 <HAL_ADC_ConfigChannel+0x1f4>
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2b11      	cmp	r3, #17
 80014c6:	d122      	bne.n	800150e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a11      	ldr	r2, [pc, #68]	; (800152c <HAL_ADC_ConfigChannel+0x258>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d111      	bne.n	800150e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80014ea:	4b11      	ldr	r3, [pc, #68]	; (8001530 <HAL_ADC_ConfigChannel+0x25c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a11      	ldr	r2, [pc, #68]	; (8001534 <HAL_ADC_ConfigChannel+0x260>)
 80014f0:	fba2 2303 	umull	r2, r3, r2, r3
 80014f4:	0c9a      	lsrs	r2, r3, #18
 80014f6:	4613      	mov	r3, r2
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	4413      	add	r3, r2
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001500:	e002      	b.n	8001508 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	3b01      	subs	r3, #1
 8001506:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1f9      	bne.n	8001502 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2200      	movs	r2, #0
 8001512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001516:	2300      	movs	r3, #0
}
 8001518:	4618      	mov	r0, r3
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	40012300 	.word	0x40012300
 8001528:	40012000 	.word	0x40012000
 800152c:	10000012 	.word	0x10000012
 8001530:	20000008 	.word	0x20000008
 8001534:	431bde83 	.word	0x431bde83

08001538 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001540:	4b79      	ldr	r3, [pc, #484]	; (8001728 <ADC_Init+0x1f0>)
 8001542:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	431a      	orrs	r2, r3
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	685a      	ldr	r2, [r3, #4]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800156c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	6859      	ldr	r1, [r3, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	021a      	lsls	r2, r3, #8
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	430a      	orrs	r2, r1
 8001580:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001590:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6859      	ldr	r1, [r3, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689a      	ldr	r2, [r3, #8]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	430a      	orrs	r2, r1
 80015a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	689a      	ldr	r2, [r3, #8]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	6899      	ldr	r1, [r3, #8]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68da      	ldr	r2, [r3, #12]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	430a      	orrs	r2, r1
 80015c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ca:	4a58      	ldr	r2, [pc, #352]	; (800172c <ADC_Init+0x1f4>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d022      	beq.n	8001616 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	689a      	ldr	r2, [r3, #8]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80015de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	6899      	ldr	r1, [r3, #8]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	430a      	orrs	r2, r1
 80015f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001600:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	6899      	ldr	r1, [r3, #8]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	430a      	orrs	r2, r1
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	e00f      	b.n	8001636 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	689a      	ldr	r2, [r3, #8]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001624:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	689a      	ldr	r2, [r3, #8]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001634:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f022 0202 	bic.w	r2, r2, #2
 8001644:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	6899      	ldr	r1, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	7e1b      	ldrb	r3, [r3, #24]
 8001650:	005a      	lsls	r2, r3, #1
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	430a      	orrs	r2, r1
 8001658:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d01b      	beq.n	800169c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	685a      	ldr	r2, [r3, #4]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001672:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	685a      	ldr	r2, [r3, #4]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001682:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	6859      	ldr	r1, [r3, #4]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168e:	3b01      	subs	r3, #1
 8001690:	035a      	lsls	r2, r3, #13
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	430a      	orrs	r2, r1
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	e007      	b.n	80016ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80016ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	69db      	ldr	r3, [r3, #28]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	051a      	lsls	r2, r3, #20
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	430a      	orrs	r2, r1
 80016d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	689a      	ldr	r2, [r3, #8]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80016e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	6899      	ldr	r1, [r3, #8]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80016ee:	025a      	lsls	r2, r3, #9
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	430a      	orrs	r2, r1
 80016f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	689a      	ldr	r2, [r3, #8]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001706:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6899      	ldr	r1, [r3, #8]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	695b      	ldr	r3, [r3, #20]
 8001712:	029a      	lsls	r2, r3, #10
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	430a      	orrs	r2, r1
 800171a:	609a      	str	r2, [r3, #8]
}
 800171c:	bf00      	nop
 800171e:	3714      	adds	r7, #20
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr
 8001728:	40012300 	.word	0x40012300
 800172c:	0f000001 	.word	0x0f000001

08001730 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800173c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001742:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001746:	2b00      	cmp	r3, #0
 8001748:	d13c      	bne.n	80017c4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d12b      	bne.n	80017bc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001768:	2b00      	cmp	r3, #0
 800176a:	d127      	bne.n	80017bc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001772:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001776:	2b00      	cmp	r3, #0
 8001778:	d006      	beq.n	8001788 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001784:	2b00      	cmp	r3, #0
 8001786:	d119      	bne.n	80017bc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	685a      	ldr	r2, [r3, #4]
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f022 0220 	bic.w	r2, r2, #32
 8001796:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d105      	bne.n	80017bc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b4:	f043 0201 	orr.w	r2, r3, #1
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80017bc:	68f8      	ldr	r0, [r7, #12]
 80017be:	f002 fac7 	bl	8003d50 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80017c2:	e00e      	b.n	80017e2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c8:	f003 0310 	and.w	r3, r3, #16
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d003      	beq.n	80017d8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80017d0:	68f8      	ldr	r0, [r7, #12]
 80017d2:	f7ff fd75 	bl	80012c0 <HAL_ADC_ErrorCallback>
}
 80017d6:	e004      	b.n	80017e2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	4798      	blx	r3
}
 80017e2:	bf00      	nop
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017f6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80017f8:	68f8      	ldr	r0, [r7, #12]
 80017fa:	f7ff fd57 	bl	80012ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80017fe:	bf00      	nop
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b084      	sub	sp, #16
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001812:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2240      	movs	r2, #64	; 0x40
 8001818:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181e:	f043 0204 	orr.w	r2, r3, #4
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001826:	68f8      	ldr	r0, [r7, #12]
 8001828:	f7ff fd4a 	bl	80012c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800182c:	bf00      	nop
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f003 0307 	and.w	r3, r3, #7
 8001842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001844:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <__NVIC_SetPriorityGrouping+0x44>)
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800184a:	68ba      	ldr	r2, [r7, #8]
 800184c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001850:	4013      	ands	r3, r2
 8001852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800185c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001860:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001866:	4a04      	ldr	r2, [pc, #16]	; (8001878 <__NVIC_SetPriorityGrouping+0x44>)
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	60d3      	str	r3, [r2, #12]
}
 800186c:	bf00      	nop
 800186e:	3714      	adds	r7, #20
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001880:	4b04      	ldr	r3, [pc, #16]	; (8001894 <__NVIC_GetPriorityGrouping+0x18>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	0a1b      	lsrs	r3, r3, #8
 8001886:	f003 0307 	and.w	r3, r3, #7
}
 800188a:	4618      	mov	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	e000ed00 	.word	0xe000ed00

08001898 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	db0b      	blt.n	80018c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	f003 021f 	and.w	r2, r3, #31
 80018b0:	4907      	ldr	r1, [pc, #28]	; (80018d0 <__NVIC_EnableIRQ+0x38>)
 80018b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b6:	095b      	lsrs	r3, r3, #5
 80018b8:	2001      	movs	r0, #1
 80018ba:	fa00 f202 	lsl.w	r2, r0, r2
 80018be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018c2:	bf00      	nop
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	e000e100 	.word	0xe000e100

080018d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	6039      	str	r1, [r7, #0]
 80018de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	db0a      	blt.n	80018fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	490c      	ldr	r1, [pc, #48]	; (8001920 <__NVIC_SetPriority+0x4c>)
 80018ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f2:	0112      	lsls	r2, r2, #4
 80018f4:	b2d2      	uxtb	r2, r2
 80018f6:	440b      	add	r3, r1
 80018f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018fc:	e00a      	b.n	8001914 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4908      	ldr	r1, [pc, #32]	; (8001924 <__NVIC_SetPriority+0x50>)
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	f003 030f 	and.w	r3, r3, #15
 800190a:	3b04      	subs	r3, #4
 800190c:	0112      	lsls	r2, r2, #4
 800190e:	b2d2      	uxtb	r2, r2
 8001910:	440b      	add	r3, r1
 8001912:	761a      	strb	r2, [r3, #24]
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	e000e100 	.word	0xe000e100
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001928:	b480      	push	{r7}
 800192a:	b089      	sub	sp, #36	; 0x24
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	f1c3 0307 	rsb	r3, r3, #7
 8001942:	2b04      	cmp	r3, #4
 8001944:	bf28      	it	cs
 8001946:	2304      	movcs	r3, #4
 8001948:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	3304      	adds	r3, #4
 800194e:	2b06      	cmp	r3, #6
 8001950:	d902      	bls.n	8001958 <NVIC_EncodePriority+0x30>
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	3b03      	subs	r3, #3
 8001956:	e000      	b.n	800195a <NVIC_EncodePriority+0x32>
 8001958:	2300      	movs	r3, #0
 800195a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800195c:	f04f 32ff 	mov.w	r2, #4294967295
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	43da      	mvns	r2, r3
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	401a      	ands	r2, r3
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001970:	f04f 31ff 	mov.w	r1, #4294967295
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	fa01 f303 	lsl.w	r3, r1, r3
 800197a:	43d9      	mvns	r1, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001980:	4313      	orrs	r3, r2
         );
}
 8001982:	4618      	mov	r0, r3
 8001984:	3724      	adds	r7, #36	; 0x24
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
	...

08001990 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3b01      	subs	r3, #1
 800199c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019a0:	d301      	bcc.n	80019a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019a2:	2301      	movs	r3, #1
 80019a4:	e00f      	b.n	80019c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019a6:	4a0a      	ldr	r2, [pc, #40]	; (80019d0 <SysTick_Config+0x40>)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	3b01      	subs	r3, #1
 80019ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ae:	210f      	movs	r1, #15
 80019b0:	f04f 30ff 	mov.w	r0, #4294967295
 80019b4:	f7ff ff8e 	bl	80018d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019b8:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <SysTick_Config+0x40>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019be:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <SysTick_Config+0x40>)
 80019c0:	2207      	movs	r2, #7
 80019c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	e000e010 	.word	0xe000e010

080019d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7ff ff29 	bl	8001834 <__NVIC_SetPriorityGrouping>
}
 80019e2:	bf00      	nop
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b086      	sub	sp, #24
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	4603      	mov	r3, r0
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607a      	str	r2, [r7, #4]
 80019f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019fc:	f7ff ff3e 	bl	800187c <__NVIC_GetPriorityGrouping>
 8001a00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	68b9      	ldr	r1, [r7, #8]
 8001a06:	6978      	ldr	r0, [r7, #20]
 8001a08:	f7ff ff8e 	bl	8001928 <NVIC_EncodePriority>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a12:	4611      	mov	r1, r2
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff ff5d 	bl	80018d4 <__NVIC_SetPriority>
}
 8001a1a:	bf00      	nop
 8001a1c:	3718      	adds	r7, #24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b082      	sub	sp, #8
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	4603      	mov	r3, r0
 8001a2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff ff31 	bl	8001898 <__NVIC_EnableIRQ>
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b082      	sub	sp, #8
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7ff ffa2 	bl	8001990 <SysTick_Config>
 8001a4c:	4603      	mov	r3, r0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
	...

08001a58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a64:	f7ff fafe 	bl	8001064 <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e099      	b.n	8001ba8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2202      	movs	r2, #2
 8001a80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f022 0201 	bic.w	r2, r2, #1
 8001a92:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a94:	e00f      	b.n	8001ab6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a96:	f7ff fae5 	bl	8001064 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b05      	cmp	r3, #5
 8001aa2:	d908      	bls.n	8001ab6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2220      	movs	r2, #32
 8001aa8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2203      	movs	r2, #3
 8001aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e078      	b.n	8001ba8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d1e8      	bne.n	8001a96 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	4b38      	ldr	r3, [pc, #224]	; (8001bb0 <HAL_DMA_Init+0x158>)
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685a      	ldr	r2, [r3, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ae2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	691b      	ldr	r3, [r3, #16]
 8001ae8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001afa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a1b      	ldr	r3, [r3, #32]
 8001b00:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0c:	2b04      	cmp	r3, #4
 8001b0e:	d107      	bne.n	8001b20 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	697a      	ldr	r2, [r7, #20]
 8001b26:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	f023 0307 	bic.w	r3, r3, #7
 8001b36:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3c:	697a      	ldr	r2, [r7, #20]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	d117      	bne.n	8001b7a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d00e      	beq.n	8001b7a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f000 fa77 	bl	8002050 <DMA_CheckFifoParam>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d008      	beq.n	8001b7a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2240      	movs	r2, #64	; 0x40
 8001b6c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2201      	movs	r2, #1
 8001b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001b76:	2301      	movs	r3, #1
 8001b78:	e016      	b.n	8001ba8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	697a      	ldr	r2, [r7, #20]
 8001b80:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f000 fa2e 	bl	8001fe4 <DMA_CalcBaseAndBitshift>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b90:	223f      	movs	r2, #63	; 0x3f
 8001b92:	409a      	lsls	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3718      	adds	r7, #24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	e010803f 	.word	0xe010803f

08001bb4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
 8001bc0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d101      	bne.n	8001bda <HAL_DMA_Start_IT+0x26>
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	e048      	b.n	8001c6c <HAL_DMA_Start_IT+0xb8>
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d137      	bne.n	8001c5e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	68b9      	ldr	r1, [r7, #8]
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	f000 f9c0 	bl	8001f88 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c0c:	223f      	movs	r2, #63	; 0x3f
 8001c0e:	409a      	lsls	r2, r3
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f042 0216 	orr.w	r2, r2, #22
 8001c22:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	695a      	ldr	r2, [r3, #20]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c32:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d007      	beq.n	8001c4c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f042 0208 	orr.w	r2, r2, #8
 8001c4a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f042 0201 	orr.w	r2, r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	e005      	b.n	8001c6a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c66:	2302      	movs	r3, #2
 8001c68:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3718      	adds	r7, #24
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c80:	4b92      	ldr	r3, [pc, #584]	; (8001ecc <HAL_DMA_IRQHandler+0x258>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a92      	ldr	r2, [pc, #584]	; (8001ed0 <HAL_DMA_IRQHandler+0x25c>)
 8001c86:	fba2 2303 	umull	r2, r3, r2, r3
 8001c8a:	0a9b      	lsrs	r3, r3, #10
 8001c8c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c92:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c9e:	2208      	movs	r2, #8
 8001ca0:	409a      	lsls	r2, r3
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d01a      	beq.n	8001ce0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0304 	and.w	r3, r3, #4
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d013      	beq.n	8001ce0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f022 0204 	bic.w	r2, r2, #4
 8001cc6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ccc:	2208      	movs	r2, #8
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd8:	f043 0201 	orr.w	r2, r3, #1
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	409a      	lsls	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	4013      	ands	r3, r2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d012      	beq.n	8001d16 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d00b      	beq.n	8001d16 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d02:	2201      	movs	r2, #1
 8001d04:	409a      	lsls	r2, r3
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d0e:	f043 0202 	orr.w	r2, r3, #2
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d1a:	2204      	movs	r2, #4
 8001d1c:	409a      	lsls	r2, r3
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	4013      	ands	r3, r2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d012      	beq.n	8001d4c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d00b      	beq.n	8001d4c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d38:	2204      	movs	r2, #4
 8001d3a:	409a      	lsls	r2, r3
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d44:	f043 0204 	orr.w	r2, r3, #4
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d50:	2210      	movs	r2, #16
 8001d52:	409a      	lsls	r2, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	4013      	ands	r3, r2
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d043      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0308 	and.w	r3, r3, #8
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d03c      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d6e:	2210      	movs	r2, #16
 8001d70:	409a      	lsls	r2, r3
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d018      	beq.n	8001db6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d108      	bne.n	8001da4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d024      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	4798      	blx	r3
 8001da2:	e01f      	b.n	8001de4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d01b      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	4798      	blx	r3
 8001db4:	e016      	b.n	8001de4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d107      	bne.n	8001dd4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f022 0208 	bic.w	r2, r2, #8
 8001dd2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d003      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001de8:	2220      	movs	r2, #32
 8001dea:	409a      	lsls	r2, r3
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4013      	ands	r3, r2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f000 808e 	beq.w	8001f12 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0310 	and.w	r3, r3, #16
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	f000 8086 	beq.w	8001f12 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e0a:	2220      	movs	r2, #32
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b05      	cmp	r3, #5
 8001e1c:	d136      	bne.n	8001e8c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f022 0216 	bic.w	r2, r2, #22
 8001e2c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	695a      	ldr	r2, [r3, #20]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e3c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d103      	bne.n	8001e4e <HAL_DMA_IRQHandler+0x1da>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d007      	beq.n	8001e5e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f022 0208 	bic.w	r2, r2, #8
 8001e5c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e62:	223f      	movs	r2, #63	; 0x3f
 8001e64:	409a      	lsls	r2, r3
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2201      	movs	r2, #1
 8001e76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d07d      	beq.n	8001f7e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	4798      	blx	r3
        }
        return;
 8001e8a:	e078      	b.n	8001f7e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d01c      	beq.n	8001ed4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d108      	bne.n	8001eba <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d030      	beq.n	8001f12 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	4798      	blx	r3
 8001eb8:	e02b      	b.n	8001f12 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d027      	beq.n	8001f12 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	4798      	blx	r3
 8001eca:	e022      	b.n	8001f12 <HAL_DMA_IRQHandler+0x29e>
 8001ecc:	20000008 	.word	0x20000008
 8001ed0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d10f      	bne.n	8001f02 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f022 0210 	bic.w	r2, r2, #16
 8001ef0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2201      	movs	r2, #1
 8001efe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d003      	beq.n	8001f12 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d032      	beq.n	8001f80 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d022      	beq.n	8001f6c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2205      	movs	r2, #5
 8001f2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f022 0201 	bic.w	r2, r2, #1
 8001f3c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	3301      	adds	r3, #1
 8001f42:	60bb      	str	r3, [r7, #8]
 8001f44:	697a      	ldr	r2, [r7, #20]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d307      	bcc.n	8001f5a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0301 	and.w	r3, r3, #1
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d1f2      	bne.n	8001f3e <HAL_DMA_IRQHandler+0x2ca>
 8001f58:	e000      	b.n	8001f5c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001f5a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d005      	beq.n	8001f80 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	4798      	blx	r3
 8001f7c:	e000      	b.n	8001f80 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001f7e:	bf00      	nop
    }
  }
}
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop

08001f88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
 8001f94:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fa4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	2b40      	cmp	r3, #64	; 0x40
 8001fb4:	d108      	bne.n	8001fc8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001fc6:	e007      	b.n	8001fd8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68ba      	ldr	r2, [r7, #8]
 8001fce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	60da      	str	r2, [r3, #12]
}
 8001fd8:	bf00      	nop
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	3b10      	subs	r3, #16
 8001ff4:	4a14      	ldr	r2, [pc, #80]	; (8002048 <DMA_CalcBaseAndBitshift+0x64>)
 8001ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffa:	091b      	lsrs	r3, r3, #4
 8001ffc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ffe:	4a13      	ldr	r2, [pc, #76]	; (800204c <DMA_CalcBaseAndBitshift+0x68>)
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4413      	add	r3, r2
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	461a      	mov	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2b03      	cmp	r3, #3
 8002010:	d909      	bls.n	8002026 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800201a:	f023 0303 	bic.w	r3, r3, #3
 800201e:	1d1a      	adds	r2, r3, #4
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	659a      	str	r2, [r3, #88]	; 0x58
 8002024:	e007      	b.n	8002036 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800202e:	f023 0303 	bic.w	r3, r3, #3
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800203a:	4618      	mov	r0, r3
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	aaaaaaab 	.word	0xaaaaaaab
 800204c:	08007474 	.word	0x08007474

08002050 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002060:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d11f      	bne.n	80020aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	2b03      	cmp	r3, #3
 800206e:	d855      	bhi.n	800211c <DMA_CheckFifoParam+0xcc>
 8002070:	a201      	add	r2, pc, #4	; (adr r2, 8002078 <DMA_CheckFifoParam+0x28>)
 8002072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002076:	bf00      	nop
 8002078:	08002089 	.word	0x08002089
 800207c:	0800209b 	.word	0x0800209b
 8002080:	08002089 	.word	0x08002089
 8002084:	0800211d 	.word	0x0800211d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800208c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d045      	beq.n	8002120 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002098:	e042      	b.n	8002120 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80020a2:	d13f      	bne.n	8002124 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020a8:	e03c      	b.n	8002124 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	699b      	ldr	r3, [r3, #24]
 80020ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020b2:	d121      	bne.n	80020f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	2b03      	cmp	r3, #3
 80020b8:	d836      	bhi.n	8002128 <DMA_CheckFifoParam+0xd8>
 80020ba:	a201      	add	r2, pc, #4	; (adr r2, 80020c0 <DMA_CheckFifoParam+0x70>)
 80020bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c0:	080020d1 	.word	0x080020d1
 80020c4:	080020d7 	.word	0x080020d7
 80020c8:	080020d1 	.word	0x080020d1
 80020cc:	080020e9 	.word	0x080020e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	73fb      	strb	r3, [r7, #15]
      break;
 80020d4:	e02f      	b.n	8002136 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d024      	beq.n	800212c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020e6:	e021      	b.n	800212c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80020f0:	d11e      	bne.n	8002130 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020f6:	e01b      	b.n	8002130 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d902      	bls.n	8002104 <DMA_CheckFifoParam+0xb4>
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d003      	beq.n	800210a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002102:	e018      	b.n	8002136 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	73fb      	strb	r3, [r7, #15]
      break;
 8002108:	e015      	b.n	8002136 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800210e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00e      	beq.n	8002134 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	73fb      	strb	r3, [r7, #15]
      break;
 800211a:	e00b      	b.n	8002134 <DMA_CheckFifoParam+0xe4>
      break;
 800211c:	bf00      	nop
 800211e:	e00a      	b.n	8002136 <DMA_CheckFifoParam+0xe6>
      break;
 8002120:	bf00      	nop
 8002122:	e008      	b.n	8002136 <DMA_CheckFifoParam+0xe6>
      break;
 8002124:	bf00      	nop
 8002126:	e006      	b.n	8002136 <DMA_CheckFifoParam+0xe6>
      break;
 8002128:	bf00      	nop
 800212a:	e004      	b.n	8002136 <DMA_CheckFifoParam+0xe6>
      break;
 800212c:	bf00      	nop
 800212e:	e002      	b.n	8002136 <DMA_CheckFifoParam+0xe6>
      break;   
 8002130:	bf00      	nop
 8002132:	e000      	b.n	8002136 <DMA_CheckFifoParam+0xe6>
      break;
 8002134:	bf00      	nop
    }
  } 
  
  return status; 
 8002136:	7bfb      	ldrb	r3, [r7, #15]
}
 8002138:	4618      	mov	r0, r3
 800213a:	3714      	adds	r7, #20
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002144:	b480      	push	{r7}
 8002146:	b089      	sub	sp, #36	; 0x24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002152:	2300      	movs	r3, #0
 8002154:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002156:	2300      	movs	r3, #0
 8002158:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800215a:	2300      	movs	r3, #0
 800215c:	61fb      	str	r3, [r7, #28]
 800215e:	e165      	b.n	800242c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002160:	2201      	movs	r2, #1
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	697a      	ldr	r2, [r7, #20]
 8002170:	4013      	ands	r3, r2
 8002172:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	429a      	cmp	r2, r3
 800217a:	f040 8154 	bne.w	8002426 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	2b02      	cmp	r3, #2
 8002184:	d003      	beq.n	800218e <HAL_GPIO_Init+0x4a>
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b12      	cmp	r3, #18
 800218c:	d123      	bne.n	80021d6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	08da      	lsrs	r2, r3, #3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3208      	adds	r2, #8
 8002196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800219a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	220f      	movs	r2, #15
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43db      	mvns	r3, r3
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	4013      	ands	r3, r2
 80021b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	691a      	ldr	r2, [r3, #16]
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	08da      	lsrs	r2, r3, #3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3208      	adds	r2, #8
 80021d0:	69b9      	ldr	r1, [r7, #24]
 80021d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	2203      	movs	r2, #3
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4013      	ands	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f003 0203 	and.w	r2, r3, #3
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d00b      	beq.n	800222a <HAL_GPIO_Init+0xe6>
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	2b02      	cmp	r3, #2
 8002218:	d007      	beq.n	800222a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800221e:	2b11      	cmp	r3, #17
 8002220:	d003      	beq.n	800222a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	2b12      	cmp	r3, #18
 8002228:	d130      	bne.n	800228c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	2203      	movs	r2, #3
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	43db      	mvns	r3, r3
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	4013      	ands	r3, r2
 8002240:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	4313      	orrs	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002260:	2201      	movs	r2, #1
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	43db      	mvns	r3, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	091b      	lsrs	r3, r3, #4
 8002276:	f003 0201 	and.w	r2, r3, #1
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	2203      	movs	r2, #3
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	43db      	mvns	r3, r3
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	4013      	ands	r3, r2
 80022a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 80ae 	beq.w	8002426 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	4b5c      	ldr	r3, [pc, #368]	; (8002440 <HAL_GPIO_Init+0x2fc>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	4a5b      	ldr	r2, [pc, #364]	; (8002440 <HAL_GPIO_Init+0x2fc>)
 80022d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022d8:	6453      	str	r3, [r2, #68]	; 0x44
 80022da:	4b59      	ldr	r3, [pc, #356]	; (8002440 <HAL_GPIO_Init+0x2fc>)
 80022dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022e6:	4a57      	ldr	r2, [pc, #348]	; (8002444 <HAL_GPIO_Init+0x300>)
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	089b      	lsrs	r3, r3, #2
 80022ec:	3302      	adds	r3, #2
 80022ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	f003 0303 	and.w	r3, r3, #3
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	220f      	movs	r2, #15
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	43db      	mvns	r3, r3
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	4013      	ands	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a4e      	ldr	r2, [pc, #312]	; (8002448 <HAL_GPIO_Init+0x304>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d025      	beq.n	800235e <HAL_GPIO_Init+0x21a>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a4d      	ldr	r2, [pc, #308]	; (800244c <HAL_GPIO_Init+0x308>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d01f      	beq.n	800235a <HAL_GPIO_Init+0x216>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a4c      	ldr	r2, [pc, #304]	; (8002450 <HAL_GPIO_Init+0x30c>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d019      	beq.n	8002356 <HAL_GPIO_Init+0x212>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a4b      	ldr	r2, [pc, #300]	; (8002454 <HAL_GPIO_Init+0x310>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d013      	beq.n	8002352 <HAL_GPIO_Init+0x20e>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a4a      	ldr	r2, [pc, #296]	; (8002458 <HAL_GPIO_Init+0x314>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d00d      	beq.n	800234e <HAL_GPIO_Init+0x20a>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a49      	ldr	r2, [pc, #292]	; (800245c <HAL_GPIO_Init+0x318>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d007      	beq.n	800234a <HAL_GPIO_Init+0x206>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a48      	ldr	r2, [pc, #288]	; (8002460 <HAL_GPIO_Init+0x31c>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d101      	bne.n	8002346 <HAL_GPIO_Init+0x202>
 8002342:	2306      	movs	r3, #6
 8002344:	e00c      	b.n	8002360 <HAL_GPIO_Init+0x21c>
 8002346:	2307      	movs	r3, #7
 8002348:	e00a      	b.n	8002360 <HAL_GPIO_Init+0x21c>
 800234a:	2305      	movs	r3, #5
 800234c:	e008      	b.n	8002360 <HAL_GPIO_Init+0x21c>
 800234e:	2304      	movs	r3, #4
 8002350:	e006      	b.n	8002360 <HAL_GPIO_Init+0x21c>
 8002352:	2303      	movs	r3, #3
 8002354:	e004      	b.n	8002360 <HAL_GPIO_Init+0x21c>
 8002356:	2302      	movs	r3, #2
 8002358:	e002      	b.n	8002360 <HAL_GPIO_Init+0x21c>
 800235a:	2301      	movs	r3, #1
 800235c:	e000      	b.n	8002360 <HAL_GPIO_Init+0x21c>
 800235e:	2300      	movs	r3, #0
 8002360:	69fa      	ldr	r2, [r7, #28]
 8002362:	f002 0203 	and.w	r2, r2, #3
 8002366:	0092      	lsls	r2, r2, #2
 8002368:	4093      	lsls	r3, r2
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4313      	orrs	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002370:	4934      	ldr	r1, [pc, #208]	; (8002444 <HAL_GPIO_Init+0x300>)
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	089b      	lsrs	r3, r3, #2
 8002376:	3302      	adds	r3, #2
 8002378:	69ba      	ldr	r2, [r7, #24]
 800237a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800237e:	4b39      	ldr	r3, [pc, #228]	; (8002464 <HAL_GPIO_Init+0x320>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	43db      	mvns	r3, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4013      	ands	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023a2:	4a30      	ldr	r2, [pc, #192]	; (8002464 <HAL_GPIO_Init+0x320>)
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80023a8:	4b2e      	ldr	r3, [pc, #184]	; (8002464 <HAL_GPIO_Init+0x320>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	43db      	mvns	r3, r3
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4013      	ands	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023cc:	4a25      	ldr	r2, [pc, #148]	; (8002464 <HAL_GPIO_Init+0x320>)
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023d2:	4b24      	ldr	r3, [pc, #144]	; (8002464 <HAL_GPIO_Init+0x320>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	43db      	mvns	r3, r3
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	4013      	ands	r3, r2
 80023e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d003      	beq.n	80023f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023f6:	4a1b      	ldr	r2, [pc, #108]	; (8002464 <HAL_GPIO_Init+0x320>)
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023fc:	4b19      	ldr	r3, [pc, #100]	; (8002464 <HAL_GPIO_Init+0x320>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	43db      	mvns	r3, r3
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	4013      	ands	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d003      	beq.n	8002420 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	4313      	orrs	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002420:	4a10      	ldr	r2, [pc, #64]	; (8002464 <HAL_GPIO_Init+0x320>)
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	3301      	adds	r3, #1
 800242a:	61fb      	str	r3, [r7, #28]
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	2b0f      	cmp	r3, #15
 8002430:	f67f ae96 	bls.w	8002160 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002434:	bf00      	nop
 8002436:	3724      	adds	r7, #36	; 0x24
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	40023800 	.word	0x40023800
 8002444:	40013800 	.word	0x40013800
 8002448:	40020000 	.word	0x40020000
 800244c:	40020400 	.word	0x40020400
 8002450:	40020800 	.word	0x40020800
 8002454:	40020c00 	.word	0x40020c00
 8002458:	40021000 	.word	0x40021000
 800245c:	40021400 	.word	0x40021400
 8002460:	40021800 	.word	0x40021800
 8002464:	40013c00 	.word	0x40013c00

08002468 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	691a      	ldr	r2, [r3, #16]
 8002478:	887b      	ldrh	r3, [r7, #2]
 800247a:	4013      	ands	r3, r2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d002      	beq.n	8002486 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002480:	2301      	movs	r3, #1
 8002482:	73fb      	strb	r3, [r7, #15]
 8002484:	e001      	b.n	800248a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002486:	2300      	movs	r3, #0
 8002488:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800248a:	7bfb      	ldrb	r3, [r7, #15]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	460b      	mov	r3, r1
 80024a2:	807b      	strh	r3, [r7, #2]
 80024a4:	4613      	mov	r3, r2
 80024a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024a8:	787b      	ldrb	r3, [r7, #1]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d003      	beq.n	80024b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024ae:	887a      	ldrh	r2, [r7, #2]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024b4:	e003      	b.n	80024be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024b6:	887b      	ldrh	r3, [r7, #2]
 80024b8:	041a      	lsls	r2, r3, #16
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	619a      	str	r2, [r3, #24]
}
 80024be:	bf00      	nop
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024ca:	b480      	push	{r7}
 80024cc:	b083      	sub	sp, #12
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
 80024d2:	460b      	mov	r3, r1
 80024d4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	695a      	ldr	r2, [r3, #20]
 80024da:	887b      	ldrh	r3, [r7, #2]
 80024dc:	401a      	ands	r2, r3
 80024de:	887b      	ldrh	r3, [r7, #2]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d104      	bne.n	80024ee <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80024e4:	887b      	ldrh	r3, [r7, #2]
 80024e6:	041a      	lsls	r2, r3, #16
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80024ec:	e002      	b.n	80024f4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80024ee:	887a      	ldrh	r2, [r7, #2]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	619a      	str	r2, [r3, #24]
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e0ca      	b.n	80026aa <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002514:	4b67      	ldr	r3, [pc, #412]	; (80026b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 030f 	and.w	r3, r3, #15
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	429a      	cmp	r2, r3
 8002520:	d90c      	bls.n	800253c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002522:	4b64      	ldr	r3, [pc, #400]	; (80026b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800252a:	4b62      	ldr	r3, [pc, #392]	; (80026b4 <HAL_RCC_ClockConfig+0x1b4>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 030f 	and.w	r3, r3, #15
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	429a      	cmp	r2, r3
 8002536:	d001      	beq.n	800253c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e0b6      	b.n	80026aa <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0302 	and.w	r3, r3, #2
 8002544:	2b00      	cmp	r3, #0
 8002546:	d020      	beq.n	800258a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0304 	and.w	r3, r3, #4
 8002550:	2b00      	cmp	r3, #0
 8002552:	d005      	beq.n	8002560 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002554:	4b58      	ldr	r3, [pc, #352]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	4a57      	ldr	r2, [pc, #348]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 800255a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800255e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0308 	and.w	r3, r3, #8
 8002568:	2b00      	cmp	r3, #0
 800256a:	d005      	beq.n	8002578 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800256c:	4b52      	ldr	r3, [pc, #328]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	4a51      	ldr	r2, [pc, #324]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002572:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002576:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002578:	4b4f      	ldr	r3, [pc, #316]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	494c      	ldr	r1, [pc, #304]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002586:	4313      	orrs	r3, r2
 8002588:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	2b00      	cmp	r3, #0
 8002594:	d044      	beq.n	8002620 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d107      	bne.n	80025ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800259e:	4b46      	ldr	r3, [pc, #280]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d119      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e07d      	b.n	80026aa <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d003      	beq.n	80025be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	d107      	bne.n	80025ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025be:	4b3e      	ldr	r3, [pc, #248]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d109      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e06d      	b.n	80026aa <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ce:	4b3a      	ldr	r3, [pc, #232]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e065      	b.n	80026aa <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025de:	4b36      	ldr	r3, [pc, #216]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f023 0203 	bic.w	r2, r3, #3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	4933      	ldr	r1, [pc, #204]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025f0:	f7fe fd38 	bl	8001064 <HAL_GetTick>
 80025f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f6:	e00a      	b.n	800260e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f8:	f7fe fd34 	bl	8001064 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f241 3288 	movw	r2, #5000	; 0x1388
 8002606:	4293      	cmp	r3, r2
 8002608:	d901      	bls.n	800260e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e04d      	b.n	80026aa <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800260e:	4b2a      	ldr	r3, [pc, #168]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 020c 	and.w	r2, r3, #12
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	429a      	cmp	r2, r3
 800261e:	d1eb      	bne.n	80025f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002620:	4b24      	ldr	r3, [pc, #144]	; (80026b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 030f 	and.w	r3, r3, #15
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d20c      	bcs.n	8002648 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262e:	4b21      	ldr	r3, [pc, #132]	; (80026b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002636:	4b1f      	ldr	r3, [pc, #124]	; (80026b4 <HAL_RCC_ClockConfig+0x1b4>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 030f 	and.w	r3, r3, #15
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	429a      	cmp	r2, r3
 8002642:	d001      	beq.n	8002648 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e030      	b.n	80026aa <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0304 	and.w	r3, r3, #4
 8002650:	2b00      	cmp	r3, #0
 8002652:	d008      	beq.n	8002666 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002654:	4b18      	ldr	r3, [pc, #96]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	4915      	ldr	r1, [pc, #84]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002662:	4313      	orrs	r3, r2
 8002664:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	2b00      	cmp	r3, #0
 8002670:	d009      	beq.n	8002686 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002672:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	490d      	ldr	r1, [pc, #52]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002682:	4313      	orrs	r3, r2
 8002684:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002686:	f000 f81d 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 800268a:	4601      	mov	r1, r0
 800268c:	4b0a      	ldr	r3, [pc, #40]	; (80026b8 <HAL_RCC_ClockConfig+0x1b8>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	091b      	lsrs	r3, r3, #4
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	4a09      	ldr	r2, [pc, #36]	; (80026bc <HAL_RCC_ClockConfig+0x1bc>)
 8002698:	5cd3      	ldrb	r3, [r2, r3]
 800269a:	fa21 f303 	lsr.w	r3, r1, r3
 800269e:	4a08      	ldr	r2, [pc, #32]	; (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 80026a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80026a2:	2000      	movs	r0, #0
 80026a4:	f7fe fc9a 	bl	8000fdc <HAL_InitTick>

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40023c00 	.word	0x40023c00
 80026b8:	40023800 	.word	0x40023800
 80026bc:	0800747c 	.word	0x0800747c
 80026c0:	20000008 	.word	0x20000008

080026c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	607b      	str	r3, [r7, #4]
 80026ce:	2300      	movs	r3, #0
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	2300      	movs	r3, #0
 80026d4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026da:	4b63      	ldr	r3, [pc, #396]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f003 030c 	and.w	r3, r3, #12
 80026e2:	2b04      	cmp	r3, #4
 80026e4:	d007      	beq.n	80026f6 <HAL_RCC_GetSysClockFreq+0x32>
 80026e6:	2b08      	cmp	r3, #8
 80026e8:	d008      	beq.n	80026fc <HAL_RCC_GetSysClockFreq+0x38>
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	f040 80b4 	bne.w	8002858 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026f0:	4b5e      	ldr	r3, [pc, #376]	; (800286c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80026f2:	60bb      	str	r3, [r7, #8]
       break;
 80026f4:	e0b3      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026f6:	4b5d      	ldr	r3, [pc, #372]	; (800286c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80026f8:	60bb      	str	r3, [r7, #8]
      break;
 80026fa:	e0b0      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026fc:	4b5a      	ldr	r3, [pc, #360]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002704:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002706:	4b58      	ldr	r3, [pc, #352]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d04a      	beq.n	80027a8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002712:	4b55      	ldr	r3, [pc, #340]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	099b      	lsrs	r3, r3, #6
 8002718:	f04f 0400 	mov.w	r4, #0
 800271c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002720:	f04f 0200 	mov.w	r2, #0
 8002724:	ea03 0501 	and.w	r5, r3, r1
 8002728:	ea04 0602 	and.w	r6, r4, r2
 800272c:	4629      	mov	r1, r5
 800272e:	4632      	mov	r2, r6
 8002730:	f04f 0300 	mov.w	r3, #0
 8002734:	f04f 0400 	mov.w	r4, #0
 8002738:	0154      	lsls	r4, r2, #5
 800273a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800273e:	014b      	lsls	r3, r1, #5
 8002740:	4619      	mov	r1, r3
 8002742:	4622      	mov	r2, r4
 8002744:	1b49      	subs	r1, r1, r5
 8002746:	eb62 0206 	sbc.w	r2, r2, r6
 800274a:	f04f 0300 	mov.w	r3, #0
 800274e:	f04f 0400 	mov.w	r4, #0
 8002752:	0194      	lsls	r4, r2, #6
 8002754:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002758:	018b      	lsls	r3, r1, #6
 800275a:	1a5b      	subs	r3, r3, r1
 800275c:	eb64 0402 	sbc.w	r4, r4, r2
 8002760:	f04f 0100 	mov.w	r1, #0
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	00e2      	lsls	r2, r4, #3
 800276a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800276e:	00d9      	lsls	r1, r3, #3
 8002770:	460b      	mov	r3, r1
 8002772:	4614      	mov	r4, r2
 8002774:	195b      	adds	r3, r3, r5
 8002776:	eb44 0406 	adc.w	r4, r4, r6
 800277a:	f04f 0100 	mov.w	r1, #0
 800277e:	f04f 0200 	mov.w	r2, #0
 8002782:	02a2      	lsls	r2, r4, #10
 8002784:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002788:	0299      	lsls	r1, r3, #10
 800278a:	460b      	mov	r3, r1
 800278c:	4614      	mov	r4, r2
 800278e:	4618      	mov	r0, r3
 8002790:	4621      	mov	r1, r4
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f04f 0400 	mov.w	r4, #0
 8002798:	461a      	mov	r2, r3
 800279a:	4623      	mov	r3, r4
 800279c:	f7fe fa7c 	bl	8000c98 <__aeabi_uldivmod>
 80027a0:	4603      	mov	r3, r0
 80027a2:	460c      	mov	r4, r1
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	e049      	b.n	800283c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027a8:	4b2f      	ldr	r3, [pc, #188]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	099b      	lsrs	r3, r3, #6
 80027ae:	f04f 0400 	mov.w	r4, #0
 80027b2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80027b6:	f04f 0200 	mov.w	r2, #0
 80027ba:	ea03 0501 	and.w	r5, r3, r1
 80027be:	ea04 0602 	and.w	r6, r4, r2
 80027c2:	4629      	mov	r1, r5
 80027c4:	4632      	mov	r2, r6
 80027c6:	f04f 0300 	mov.w	r3, #0
 80027ca:	f04f 0400 	mov.w	r4, #0
 80027ce:	0154      	lsls	r4, r2, #5
 80027d0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80027d4:	014b      	lsls	r3, r1, #5
 80027d6:	4619      	mov	r1, r3
 80027d8:	4622      	mov	r2, r4
 80027da:	1b49      	subs	r1, r1, r5
 80027dc:	eb62 0206 	sbc.w	r2, r2, r6
 80027e0:	f04f 0300 	mov.w	r3, #0
 80027e4:	f04f 0400 	mov.w	r4, #0
 80027e8:	0194      	lsls	r4, r2, #6
 80027ea:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80027ee:	018b      	lsls	r3, r1, #6
 80027f0:	1a5b      	subs	r3, r3, r1
 80027f2:	eb64 0402 	sbc.w	r4, r4, r2
 80027f6:	f04f 0100 	mov.w	r1, #0
 80027fa:	f04f 0200 	mov.w	r2, #0
 80027fe:	00e2      	lsls	r2, r4, #3
 8002800:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002804:	00d9      	lsls	r1, r3, #3
 8002806:	460b      	mov	r3, r1
 8002808:	4614      	mov	r4, r2
 800280a:	195b      	adds	r3, r3, r5
 800280c:	eb44 0406 	adc.w	r4, r4, r6
 8002810:	f04f 0100 	mov.w	r1, #0
 8002814:	f04f 0200 	mov.w	r2, #0
 8002818:	02a2      	lsls	r2, r4, #10
 800281a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800281e:	0299      	lsls	r1, r3, #10
 8002820:	460b      	mov	r3, r1
 8002822:	4614      	mov	r4, r2
 8002824:	4618      	mov	r0, r3
 8002826:	4621      	mov	r1, r4
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f04f 0400 	mov.w	r4, #0
 800282e:	461a      	mov	r2, r3
 8002830:	4623      	mov	r3, r4
 8002832:	f7fe fa31 	bl	8000c98 <__aeabi_uldivmod>
 8002836:	4603      	mov	r3, r0
 8002838:	460c      	mov	r4, r1
 800283a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800283c:	4b0a      	ldr	r3, [pc, #40]	; (8002868 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	0c1b      	lsrs	r3, r3, #16
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	3301      	adds	r3, #1
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	fbb2 f3f3 	udiv	r3, r2, r3
 8002854:	60bb      	str	r3, [r7, #8]
      break;
 8002856:	e002      	b.n	800285e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002858:	4b04      	ldr	r3, [pc, #16]	; (800286c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800285a:	60bb      	str	r3, [r7, #8]
      break;
 800285c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800285e:	68bb      	ldr	r3, [r7, #8]
}
 8002860:	4618      	mov	r0, r3
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002868:	40023800 	.word	0x40023800
 800286c:	00f42400 	.word	0x00f42400

08002870 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002878:	2300      	movs	r3, #0
 800287a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	2b00      	cmp	r3, #0
 8002886:	d075      	beq.n	8002974 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002888:	4ba2      	ldr	r3, [pc, #648]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f003 030c 	and.w	r3, r3, #12
 8002890:	2b04      	cmp	r3, #4
 8002892:	d00c      	beq.n	80028ae <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002894:	4b9f      	ldr	r3, [pc, #636]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800289c:	2b08      	cmp	r3, #8
 800289e:	d112      	bne.n	80028c6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028a0:	4b9c      	ldr	r3, [pc, #624]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028ac:	d10b      	bne.n	80028c6 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ae:	4b99      	ldr	r3, [pc, #612]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d05b      	beq.n	8002972 <HAL_RCC_OscConfig+0x102>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d157      	bne.n	8002972 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e20b      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028ce:	d106      	bne.n	80028de <HAL_RCC_OscConfig+0x6e>
 80028d0:	4b90      	ldr	r3, [pc, #576]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a8f      	ldr	r2, [pc, #572]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80028d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	e01d      	b.n	800291a <HAL_RCC_OscConfig+0xaa>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028e6:	d10c      	bne.n	8002902 <HAL_RCC_OscConfig+0x92>
 80028e8:	4b8a      	ldr	r3, [pc, #552]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a89      	ldr	r2, [pc, #548]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80028ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028f2:	6013      	str	r3, [r2, #0]
 80028f4:	4b87      	ldr	r3, [pc, #540]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a86      	ldr	r2, [pc, #536]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80028fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028fe:	6013      	str	r3, [r2, #0]
 8002900:	e00b      	b.n	800291a <HAL_RCC_OscConfig+0xaa>
 8002902:	4b84      	ldr	r3, [pc, #528]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a83      	ldr	r2, [pc, #524]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002908:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	4b81      	ldr	r3, [pc, #516]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a80      	ldr	r2, [pc, #512]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002914:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002918:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d013      	beq.n	800294a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002922:	f7fe fb9f 	bl	8001064 <HAL_GetTick>
 8002926:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002928:	e008      	b.n	800293c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800292a:	f7fe fb9b 	bl	8001064 <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	2b64      	cmp	r3, #100	; 0x64
 8002936:	d901      	bls.n	800293c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e1d0      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800293c:	4b75      	ldr	r3, [pc, #468]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d0f0      	beq.n	800292a <HAL_RCC_OscConfig+0xba>
 8002948:	e014      	b.n	8002974 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294a:	f7fe fb8b 	bl	8001064 <HAL_GetTick>
 800294e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002950:	e008      	b.n	8002964 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002952:	f7fe fb87 	bl	8001064 <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b64      	cmp	r3, #100	; 0x64
 800295e:	d901      	bls.n	8002964 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e1bc      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002964:	4b6b      	ldr	r3, [pc, #428]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1f0      	bne.n	8002952 <HAL_RCC_OscConfig+0xe2>
 8002970:	e000      	b.n	8002974 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002972:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d063      	beq.n	8002a48 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002980:	4b64      	ldr	r3, [pc, #400]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 030c 	and.w	r3, r3, #12
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00b      	beq.n	80029a4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800298c:	4b61      	ldr	r3, [pc, #388]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002994:	2b08      	cmp	r3, #8
 8002996:	d11c      	bne.n	80029d2 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002998:	4b5e      	ldr	r3, [pc, #376]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d116      	bne.n	80029d2 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029a4:	4b5b      	ldr	r3, [pc, #364]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d005      	beq.n	80029bc <HAL_RCC_OscConfig+0x14c>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d001      	beq.n	80029bc <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e190      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029bc:	4b55      	ldr	r3, [pc, #340]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	00db      	lsls	r3, r3, #3
 80029ca:	4952      	ldr	r1, [pc, #328]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029d0:	e03a      	b.n	8002a48 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d020      	beq.n	8002a1c <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029da:	4b4f      	ldr	r3, [pc, #316]	; (8002b18 <HAL_RCC_OscConfig+0x2a8>)
 80029dc:	2201      	movs	r2, #1
 80029de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e0:	f7fe fb40 	bl	8001064 <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e6:	e008      	b.n	80029fa <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029e8:	f7fe fb3c 	bl	8001064 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e171      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029fa:	4b46      	ldr	r3, [pc, #280]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d0f0      	beq.n	80029e8 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a06:	4b43      	ldr	r3, [pc, #268]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	493f      	ldr	r1, [pc, #252]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	600b      	str	r3, [r1, #0]
 8002a1a:	e015      	b.n	8002a48 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a1c:	4b3e      	ldr	r3, [pc, #248]	; (8002b18 <HAL_RCC_OscConfig+0x2a8>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a22:	f7fe fb1f 	bl	8001064 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a28:	e008      	b.n	8002a3c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a2a:	f7fe fb1b 	bl	8001064 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d901      	bls.n	8002a3c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e150      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a3c:	4b35      	ldr	r3, [pc, #212]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d1f0      	bne.n	8002a2a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0308 	and.w	r3, r3, #8
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d030      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d016      	beq.n	8002a8a <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a5c:	4b2f      	ldr	r3, [pc, #188]	; (8002b1c <HAL_RCC_OscConfig+0x2ac>)
 8002a5e:	2201      	movs	r2, #1
 8002a60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a62:	f7fe faff 	bl	8001064 <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a68:	e008      	b.n	8002a7c <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a6a:	f7fe fafb 	bl	8001064 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e130      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a7c:	4b25      	ldr	r3, [pc, #148]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002a7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d0f0      	beq.n	8002a6a <HAL_RCC_OscConfig+0x1fa>
 8002a88:	e015      	b.n	8002ab6 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a8a:	4b24      	ldr	r3, [pc, #144]	; (8002b1c <HAL_RCC_OscConfig+0x2ac>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a90:	f7fe fae8 	bl	8001064 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a98:	f7fe fae4 	bl	8001064 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e119      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aaa:	4b1a      	ldr	r3, [pc, #104]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002aac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f0      	bne.n	8002a98 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0304 	and.w	r3, r3, #4
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	f000 809f 	beq.w	8002c02 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac8:	4b12      	ldr	r3, [pc, #72]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002acc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10f      	bne.n	8002af4 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	4b0e      	ldr	r3, [pc, #56]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	4a0d      	ldr	r2, [pc, #52]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002ade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ae2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ae4:	4b0b      	ldr	r3, [pc, #44]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002af0:	2301      	movs	r3, #1
 8002af2:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af4:	4b0a      	ldr	r3, [pc, #40]	; (8002b20 <HAL_RCC_OscConfig+0x2b0>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d120      	bne.n	8002b42 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b00:	4b07      	ldr	r3, [pc, #28]	; (8002b20 <HAL_RCC_OscConfig+0x2b0>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a06      	ldr	r2, [pc, #24]	; (8002b20 <HAL_RCC_OscConfig+0x2b0>)
 8002b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b0c:	f7fe faaa 	bl	8001064 <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b12:	e010      	b.n	8002b36 <HAL_RCC_OscConfig+0x2c6>
 8002b14:	40023800 	.word	0x40023800
 8002b18:	42470000 	.word	0x42470000
 8002b1c:	42470e80 	.word	0x42470e80
 8002b20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b24:	f7fe fa9e 	bl	8001064 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e0d3      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b36:	4b6c      	ldr	r3, [pc, #432]	; (8002ce8 <HAL_RCC_OscConfig+0x478>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d0f0      	beq.n	8002b24 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d106      	bne.n	8002b58 <HAL_RCC_OscConfig+0x2e8>
 8002b4a:	4b68      	ldr	r3, [pc, #416]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b4e:	4a67      	ldr	r2, [pc, #412]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002b50:	f043 0301 	orr.w	r3, r3, #1
 8002b54:	6713      	str	r3, [r2, #112]	; 0x70
 8002b56:	e01c      	b.n	8002b92 <HAL_RCC_OscConfig+0x322>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	2b05      	cmp	r3, #5
 8002b5e:	d10c      	bne.n	8002b7a <HAL_RCC_OscConfig+0x30a>
 8002b60:	4b62      	ldr	r3, [pc, #392]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b64:	4a61      	ldr	r2, [pc, #388]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002b66:	f043 0304 	orr.w	r3, r3, #4
 8002b6a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b6c:	4b5f      	ldr	r3, [pc, #380]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b70:	4a5e      	ldr	r2, [pc, #376]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002b72:	f043 0301 	orr.w	r3, r3, #1
 8002b76:	6713      	str	r3, [r2, #112]	; 0x70
 8002b78:	e00b      	b.n	8002b92 <HAL_RCC_OscConfig+0x322>
 8002b7a:	4b5c      	ldr	r3, [pc, #368]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b7e:	4a5b      	ldr	r2, [pc, #364]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002b80:	f023 0301 	bic.w	r3, r3, #1
 8002b84:	6713      	str	r3, [r2, #112]	; 0x70
 8002b86:	4b59      	ldr	r3, [pc, #356]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b8a:	4a58      	ldr	r2, [pc, #352]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002b8c:	f023 0304 	bic.w	r3, r3, #4
 8002b90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d015      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b9a:	f7fe fa63 	bl	8001064 <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba0:	e00a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ba2:	f7fe fa5f 	bl	8001064 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e092      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb8:	4b4c      	ldr	r3, [pc, #304]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002bba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d0ee      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x332>
 8002bc4:	e014      	b.n	8002bf0 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc6:	f7fe fa4d 	bl	8001064 <HAL_GetTick>
 8002bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bcc:	e00a      	b.n	8002be4 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bce:	f7fe fa49 	bl	8001064 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e07c      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002be4:	4b41      	ldr	r3, [pc, #260]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1ee      	bne.n	8002bce <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bf0:	7dfb      	ldrb	r3, [r7, #23]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d105      	bne.n	8002c02 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bf6:	4b3d      	ldr	r3, [pc, #244]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	4a3c      	ldr	r2, [pc, #240]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002bfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c00:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d068      	beq.n	8002cdc <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c0a:	4b38      	ldr	r3, [pc, #224]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 030c 	and.w	r3, r3, #12
 8002c12:	2b08      	cmp	r3, #8
 8002c14:	d060      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d145      	bne.n	8002caa <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c1e:	4b34      	ldr	r3, [pc, #208]	; (8002cf0 <HAL_RCC_OscConfig+0x480>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c24:	f7fe fa1e 	bl	8001064 <HAL_GetTick>
 8002c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c2a:	e008      	b.n	8002c3e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c2c:	f7fe fa1a 	bl	8001064 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e04f      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c3e:	4b2b      	ldr	r3, [pc, #172]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1f0      	bne.n	8002c2c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	69da      	ldr	r2, [r3, #28]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	431a      	orrs	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c58:	019b      	lsls	r3, r3, #6
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c60:	085b      	lsrs	r3, r3, #1
 8002c62:	3b01      	subs	r3, #1
 8002c64:	041b      	lsls	r3, r3, #16
 8002c66:	431a      	orrs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6c:	061b      	lsls	r3, r3, #24
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c74:	071b      	lsls	r3, r3, #28
 8002c76:	491d      	ldr	r1, [pc, #116]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c7c:	4b1c      	ldr	r3, [pc, #112]	; (8002cf0 <HAL_RCC_OscConfig+0x480>)
 8002c7e:	2201      	movs	r2, #1
 8002c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c82:	f7fe f9ef 	bl	8001064 <HAL_GetTick>
 8002c86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c88:	e008      	b.n	8002c9c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c8a:	f7fe f9eb 	bl	8001064 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e020      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c9c:	4b13      	ldr	r3, [pc, #76]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d0f0      	beq.n	8002c8a <HAL_RCC_OscConfig+0x41a>
 8002ca8:	e018      	b.n	8002cdc <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002caa:	4b11      	ldr	r3, [pc, #68]	; (8002cf0 <HAL_RCC_OscConfig+0x480>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb0:	f7fe f9d8 	bl	8001064 <HAL_GetTick>
 8002cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cb6:	e008      	b.n	8002cca <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cb8:	f7fe f9d4 	bl	8001064 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e009      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cca:	4b08      	ldr	r3, [pc, #32]	; (8002cec <HAL_RCC_OscConfig+0x47c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1f0      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x448>
 8002cd6:	e001      	b.n	8002cdc <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e000      	b.n	8002cde <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3718      	adds	r7, #24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40007000 	.word	0x40007000
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	42470060 	.word	0x42470060

08002cf4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e056      	b.n	8002db4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d106      	bne.n	8002d26 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f001 fa95 	bl	8004250 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2202      	movs	r2, #2
 8002d2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d3c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685a      	ldr	r2, [r3, #4]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	431a      	orrs	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	431a      	orrs	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	431a      	orrs	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	ea42 0103 	orr.w	r1, r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	0c1b      	lsrs	r3, r3, #16
 8002d84:	f003 0104 	and.w	r1, r3, #4
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	69da      	ldr	r2, [r3, #28]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002da2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e01d      	b.n	8002e0a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d106      	bne.n	8002de8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f001 fd1e 	bl	8004824 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2202      	movs	r2, #2
 8002dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	3304      	adds	r3, #4
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	f000 fa58 	bl	80032b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b085      	sub	sp, #20
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68da      	ldr	r2, [r3, #12]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f042 0201 	orr.w	r2, r2, #1
 8002e28:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 0307 	and.w	r3, r3, #7
 8002e34:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2b06      	cmp	r3, #6
 8002e3a:	d007      	beq.n	8002e4c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f042 0201 	orr.w	r2, r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3714      	adds	r7, #20
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr

08002e5a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b082      	sub	sp, #8
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d101      	bne.n	8002e6c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e01d      	b.n	8002ea8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d106      	bne.n	8002e86 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f001 fc99 	bl	80047b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2202      	movs	r2, #2
 8002e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	3304      	adds	r3, #4
 8002e96:	4619      	mov	r1, r3
 8002e98:	4610      	mov	r0, r2
 8002e9a:	f000 fa09 	bl	80032b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d122      	bne.n	8002f0c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	f003 0302 	and.w	r3, r3, #2
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d11b      	bne.n	8002f0c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f06f 0202 	mvn.w	r2, #2
 8002edc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	699b      	ldr	r3, [r3, #24]
 8002eea:	f003 0303 	and.w	r3, r3, #3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 f9be 	bl	8003274 <HAL_TIM_IC_CaptureCallback>
 8002ef8:	e005      	b.n	8002f06 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 f9b0 	bl	8003260 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 f9c1 	bl	8003288 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	d122      	bne.n	8002f60 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b04      	cmp	r3, #4
 8002f26:	d11b      	bne.n	8002f60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f06f 0204 	mvn.w	r2, #4
 8002f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2202      	movs	r2, #2
 8002f36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f994 	bl	8003274 <HAL_TIM_IC_CaptureCallback>
 8002f4c:	e005      	b.n	8002f5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f986 	bl	8003260 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 f997 	bl	8003288 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f003 0308 	and.w	r3, r3, #8
 8002f6a:	2b08      	cmp	r3, #8
 8002f6c:	d122      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f003 0308 	and.w	r3, r3, #8
 8002f78:	2b08      	cmp	r3, #8
 8002f7a:	d11b      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f06f 0208 	mvn.w	r2, #8
 8002f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2204      	movs	r2, #4
 8002f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d003      	beq.n	8002fa2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f000 f96a 	bl	8003274 <HAL_TIM_IC_CaptureCallback>
 8002fa0:	e005      	b.n	8002fae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f95c 	bl	8003260 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 f96d 	bl	8003288 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	f003 0310 	and.w	r3, r3, #16
 8002fbe:	2b10      	cmp	r3, #16
 8002fc0:	d122      	bne.n	8003008 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	f003 0310 	and.w	r3, r3, #16
 8002fcc:	2b10      	cmp	r3, #16
 8002fce:	d11b      	bne.n	8003008 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f06f 0210 	mvn.w	r2, #16
 8002fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2208      	movs	r2, #8
 8002fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f940 	bl	8003274 <HAL_TIM_IC_CaptureCallback>
 8002ff4:	e005      	b.n	8003002 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 f932 	bl	8003260 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 f943 	bl	8003288 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	2b01      	cmp	r3, #1
 8003014:	d10e      	bne.n	8003034 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b01      	cmp	r3, #1
 8003022:	d107      	bne.n	8003034 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f06f 0201 	mvn.w	r2, #1
 800302c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f90c 	bl	800324c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303e:	2b80      	cmp	r3, #128	; 0x80
 8003040:	d10e      	bne.n	8003060 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304c:	2b80      	cmp	r3, #128	; 0x80
 800304e:	d107      	bne.n	8003060 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 fbc7 	bl	80037ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800306a:	2b40      	cmp	r3, #64	; 0x40
 800306c:	d10e      	bne.n	800308c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003078:	2b40      	cmp	r3, #64	; 0x40
 800307a:	d107      	bne.n	800308c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 f908 	bl	800329c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	f003 0320 	and.w	r3, r3, #32
 8003096:	2b20      	cmp	r3, #32
 8003098:	d10e      	bne.n	80030b8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	f003 0320 	and.w	r3, r3, #32
 80030a4:	2b20      	cmp	r3, #32
 80030a6:	d107      	bne.n	80030b8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f06f 0220 	mvn.w	r2, #32
 80030b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 fb91 	bl	80037da <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030b8:	bf00      	nop
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d101      	bne.n	80030da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80030d6:	2302      	movs	r3, #2
 80030d8:	e0b4      	b.n	8003244 <HAL_TIM_PWM_ConfigChannel+0x184>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2201      	movs	r2, #1
 80030de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2202      	movs	r2, #2
 80030e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b0c      	cmp	r3, #12
 80030ee:	f200 809f 	bhi.w	8003230 <HAL_TIM_PWM_ConfigChannel+0x170>
 80030f2:	a201      	add	r2, pc, #4	; (adr r2, 80030f8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80030f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f8:	0800312d 	.word	0x0800312d
 80030fc:	08003231 	.word	0x08003231
 8003100:	08003231 	.word	0x08003231
 8003104:	08003231 	.word	0x08003231
 8003108:	0800316d 	.word	0x0800316d
 800310c:	08003231 	.word	0x08003231
 8003110:	08003231 	.word	0x08003231
 8003114:	08003231 	.word	0x08003231
 8003118:	080031af 	.word	0x080031af
 800311c:	08003231 	.word	0x08003231
 8003120:	08003231 	.word	0x08003231
 8003124:	08003231 	.word	0x08003231
 8003128:	080031ef 	.word	0x080031ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68b9      	ldr	r1, [r7, #8]
 8003132:	4618      	mov	r0, r3
 8003134:	f000 f95c 	bl	80033f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	699a      	ldr	r2, [r3, #24]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f042 0208 	orr.w	r2, r2, #8
 8003146:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	699a      	ldr	r2, [r3, #24]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0204 	bic.w	r2, r2, #4
 8003156:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6999      	ldr	r1, [r3, #24]
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	691a      	ldr	r2, [r3, #16]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	619a      	str	r2, [r3, #24]
      break;
 800316a:	e062      	b.n	8003232 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68b9      	ldr	r1, [r7, #8]
 8003172:	4618      	mov	r0, r3
 8003174:	f000 f9ac 	bl	80034d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	699a      	ldr	r2, [r3, #24]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	699a      	ldr	r2, [r3, #24]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6999      	ldr	r1, [r3, #24]
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	021a      	lsls	r2, r3, #8
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	619a      	str	r2, [r3, #24]
      break;
 80031ac:	e041      	b.n	8003232 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68b9      	ldr	r1, [r7, #8]
 80031b4:	4618      	mov	r0, r3
 80031b6:	f000 fa01 	bl	80035bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	69da      	ldr	r2, [r3, #28]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f042 0208 	orr.w	r2, r2, #8
 80031c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	69da      	ldr	r2, [r3, #28]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f022 0204 	bic.w	r2, r2, #4
 80031d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	69d9      	ldr	r1, [r3, #28]
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	691a      	ldr	r2, [r3, #16]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	61da      	str	r2, [r3, #28]
      break;
 80031ec:	e021      	b.n	8003232 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68b9      	ldr	r1, [r7, #8]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f000 fa55 	bl	80036a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	69da      	ldr	r2, [r3, #28]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	69da      	ldr	r2, [r3, #28]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	69d9      	ldr	r1, [r3, #28]
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	021a      	lsls	r2, r3, #8
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	430a      	orrs	r2, r1
 800322c:	61da      	str	r2, [r3, #28]
      break;
 800322e:	e000      	b.n	8003232 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003230:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003242:	2300      	movs	r3, #0
}
 8003244:	4618      	mov	r0, r3
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003254:	bf00      	nop
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b085      	sub	sp, #20
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a40      	ldr	r2, [pc, #256]	; (80033c4 <TIM_Base_SetConfig+0x114>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d013      	beq.n	80032f0 <TIM_Base_SetConfig+0x40>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032ce:	d00f      	beq.n	80032f0 <TIM_Base_SetConfig+0x40>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	4a3d      	ldr	r2, [pc, #244]	; (80033c8 <TIM_Base_SetConfig+0x118>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d00b      	beq.n	80032f0 <TIM_Base_SetConfig+0x40>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4a3c      	ldr	r2, [pc, #240]	; (80033cc <TIM_Base_SetConfig+0x11c>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d007      	beq.n	80032f0 <TIM_Base_SetConfig+0x40>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	4a3b      	ldr	r2, [pc, #236]	; (80033d0 <TIM_Base_SetConfig+0x120>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d003      	beq.n	80032f0 <TIM_Base_SetConfig+0x40>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a3a      	ldr	r2, [pc, #232]	; (80033d4 <TIM_Base_SetConfig+0x124>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d108      	bne.n	8003302 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	4313      	orrs	r3, r2
 8003300:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a2f      	ldr	r2, [pc, #188]	; (80033c4 <TIM_Base_SetConfig+0x114>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d02b      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003310:	d027      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a2c      	ldr	r2, [pc, #176]	; (80033c8 <TIM_Base_SetConfig+0x118>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d023      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a2b      	ldr	r2, [pc, #172]	; (80033cc <TIM_Base_SetConfig+0x11c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d01f      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a2a      	ldr	r2, [pc, #168]	; (80033d0 <TIM_Base_SetConfig+0x120>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d01b      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a29      	ldr	r2, [pc, #164]	; (80033d4 <TIM_Base_SetConfig+0x124>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d017      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a28      	ldr	r2, [pc, #160]	; (80033d8 <TIM_Base_SetConfig+0x128>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d013      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a27      	ldr	r2, [pc, #156]	; (80033dc <TIM_Base_SetConfig+0x12c>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d00f      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a26      	ldr	r2, [pc, #152]	; (80033e0 <TIM_Base_SetConfig+0x130>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d00b      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a25      	ldr	r2, [pc, #148]	; (80033e4 <TIM_Base_SetConfig+0x134>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d007      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a24      	ldr	r2, [pc, #144]	; (80033e8 <TIM_Base_SetConfig+0x138>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d003      	beq.n	8003362 <TIM_Base_SetConfig+0xb2>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a23      	ldr	r2, [pc, #140]	; (80033ec <TIM_Base_SetConfig+0x13c>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d108      	bne.n	8003374 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003368:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	4313      	orrs	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	4313      	orrs	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	689a      	ldr	r2, [r3, #8]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	4a0a      	ldr	r2, [pc, #40]	; (80033c4 <TIM_Base_SetConfig+0x114>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d003      	beq.n	80033a8 <TIM_Base_SetConfig+0xf8>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	4a0c      	ldr	r2, [pc, #48]	; (80033d4 <TIM_Base_SetConfig+0x124>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d103      	bne.n	80033b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	615a      	str	r2, [r3, #20]
}
 80033b6:	bf00      	nop
 80033b8:	3714      	adds	r7, #20
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40010000 	.word	0x40010000
 80033c8:	40000400 	.word	0x40000400
 80033cc:	40000800 	.word	0x40000800
 80033d0:	40000c00 	.word	0x40000c00
 80033d4:	40010400 	.word	0x40010400
 80033d8:	40014000 	.word	0x40014000
 80033dc:	40014400 	.word	0x40014400
 80033e0:	40014800 	.word	0x40014800
 80033e4:	40001800 	.word	0x40001800
 80033e8:	40001c00 	.word	0x40001c00
 80033ec:	40002000 	.word	0x40002000

080033f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b087      	sub	sp, #28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	f023 0201 	bic.w	r2, r3, #1
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a1b      	ldr	r3, [r3, #32]
 800340a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800341e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f023 0303 	bic.w	r3, r3, #3
 8003426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	4313      	orrs	r3, r2
 8003430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f023 0302 	bic.w	r3, r3, #2
 8003438:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	4313      	orrs	r3, r2
 8003442:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a20      	ldr	r2, [pc, #128]	; (80034c8 <TIM_OC1_SetConfig+0xd8>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d003      	beq.n	8003454 <TIM_OC1_SetConfig+0x64>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a1f      	ldr	r2, [pc, #124]	; (80034cc <TIM_OC1_SetConfig+0xdc>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d10c      	bne.n	800346e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f023 0308 	bic.w	r3, r3, #8
 800345a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	4313      	orrs	r3, r2
 8003464:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	f023 0304 	bic.w	r3, r3, #4
 800346c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a15      	ldr	r2, [pc, #84]	; (80034c8 <TIM_OC1_SetConfig+0xd8>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d003      	beq.n	800347e <TIM_OC1_SetConfig+0x8e>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a14      	ldr	r2, [pc, #80]	; (80034cc <TIM_OC1_SetConfig+0xdc>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d111      	bne.n	80034a2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003484:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800348c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	4313      	orrs	r3, r2
 8003496:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	693a      	ldr	r2, [r7, #16]
 800349e:	4313      	orrs	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	621a      	str	r2, [r3, #32]
}
 80034bc:	bf00      	nop
 80034be:	371c      	adds	r7, #28
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr
 80034c8:	40010000 	.word	0x40010000
 80034cc:	40010400 	.word	0x40010400

080034d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b087      	sub	sp, #28
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a1b      	ldr	r3, [r3, #32]
 80034de:	f023 0210 	bic.w	r2, r3, #16
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003506:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	021b      	lsls	r3, r3, #8
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	4313      	orrs	r3, r2
 8003512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	f023 0320 	bic.w	r3, r3, #32
 800351a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	011b      	lsls	r3, r3, #4
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	4313      	orrs	r3, r2
 8003526:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a22      	ldr	r2, [pc, #136]	; (80035b4 <TIM_OC2_SetConfig+0xe4>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d003      	beq.n	8003538 <TIM_OC2_SetConfig+0x68>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4a21      	ldr	r2, [pc, #132]	; (80035b8 <TIM_OC2_SetConfig+0xe8>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d10d      	bne.n	8003554 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800353e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	4313      	orrs	r3, r2
 800354a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003552:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a17      	ldr	r2, [pc, #92]	; (80035b4 <TIM_OC2_SetConfig+0xe4>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d003      	beq.n	8003564 <TIM_OC2_SetConfig+0x94>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a16      	ldr	r2, [pc, #88]	; (80035b8 <TIM_OC2_SetConfig+0xe8>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d113      	bne.n	800358c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800356a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003572:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4313      	orrs	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	693a      	ldr	r2, [r7, #16]
 8003588:	4313      	orrs	r3, r2
 800358a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68fa      	ldr	r2, [r7, #12]
 8003596:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685a      	ldr	r2, [r3, #4]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	621a      	str	r2, [r3, #32]
}
 80035a6:	bf00      	nop
 80035a8:	371c      	adds	r7, #28
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	40010000 	.word	0x40010000
 80035b8:	40010400 	.word	0x40010400

080035bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80035bc:	b480      	push	{r7}
 80035be:	b087      	sub	sp, #28
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f023 0303 	bic.w	r3, r3, #3
 80035f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003604:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	021b      	lsls	r3, r3, #8
 800360c:	697a      	ldr	r2, [r7, #20]
 800360e:	4313      	orrs	r3, r2
 8003610:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a21      	ldr	r2, [pc, #132]	; (800369c <TIM_OC3_SetConfig+0xe0>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d003      	beq.n	8003622 <TIM_OC3_SetConfig+0x66>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a20      	ldr	r2, [pc, #128]	; (80036a0 <TIM_OC3_SetConfig+0xe4>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d10d      	bne.n	800363e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003628:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	021b      	lsls	r3, r3, #8
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	4313      	orrs	r3, r2
 8003634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800363c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a16      	ldr	r2, [pc, #88]	; (800369c <TIM_OC3_SetConfig+0xe0>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d003      	beq.n	800364e <TIM_OC3_SetConfig+0x92>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a15      	ldr	r2, [pc, #84]	; (80036a0 <TIM_OC3_SetConfig+0xe4>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d113      	bne.n	8003676 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800365c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	4313      	orrs	r3, r2
 8003668:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	011b      	lsls	r3, r3, #4
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	4313      	orrs	r3, r2
 8003674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	621a      	str	r2, [r3, #32]
}
 8003690:	bf00      	nop
 8003692:	371c      	adds	r7, #28
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr
 800369c:	40010000 	.word	0x40010000
 80036a0:	40010400 	.word	0x40010400

080036a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b087      	sub	sp, #28
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	021b      	lsls	r3, r3, #8
 80036e2:	68fa      	ldr	r2, [r7, #12]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	031b      	lsls	r3, r3, #12
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a12      	ldr	r2, [pc, #72]	; (8003748 <TIM_OC4_SetConfig+0xa4>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d003      	beq.n	800370c <TIM_OC4_SetConfig+0x68>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a11      	ldr	r2, [pc, #68]	; (800374c <TIM_OC4_SetConfig+0xa8>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d109      	bne.n	8003720 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003712:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	019b      	lsls	r3, r3, #6
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	4313      	orrs	r3, r2
 800371e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	621a      	str	r2, [r3, #32]
}
 800373a:	bf00      	nop
 800373c:	371c      	adds	r7, #28
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	40010000 	.word	0x40010000
 800374c:	40010400 	.word	0x40010400

08003750 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003760:	2b01      	cmp	r3, #1
 8003762:	d101      	bne.n	8003768 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003764:	2302      	movs	r3, #2
 8003766:	e032      	b.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2202      	movs	r2, #2
 8003774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800378e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	4313      	orrs	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037a0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037da:	b480      	push	{r7}
 80037dc:	b083      	sub	sp, #12
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037e2:	bf00      	nop
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
	...

08003804 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 800380a:	4b21      	ldr	r3, [pc, #132]	; (8003890 <_DoInit+0x8c>)
 800380c:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2203      	movs	r2, #3
 8003812:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2203      	movs	r2, #3
 8003818:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a1d      	ldr	r2, [pc, #116]	; (8003894 <_DoInit+0x90>)
 800381e:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a1d      	ldr	r2, [pc, #116]	; (8003898 <_DoInit+0x94>)
 8003824:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800382c:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a14      	ldr	r2, [pc, #80]	; (8003894 <_DoInit+0x90>)
 8003844:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a14      	ldr	r2, [pc, #80]	; (800389c <_DoInit+0x98>)
 800384a:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2210      	movs	r2, #16
 8003850:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	3307      	adds	r3, #7
 8003868:	4a0d      	ldr	r2, [pc, #52]	; (80038a0 <_DoInit+0x9c>)
 800386a:	6810      	ldr	r0, [r2, #0]
 800386c:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a0c      	ldr	r2, [pc, #48]	; (80038a4 <_DoInit+0xa0>)
 8003872:	6810      	ldr	r0, [r2, #0]
 8003874:	6018      	str	r0, [r3, #0]
 8003876:	8891      	ldrh	r1, [r2, #4]
 8003878:	7992      	ldrb	r2, [r2, #6]
 800387a:	8099      	strh	r1, [r3, #4]
 800387c:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2220      	movs	r2, #32
 8003882:	719a      	strb	r2, [r3, #6]
}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	2000061c 	.word	0x2000061c
 8003894:	08007410 	.word	0x08007410
 8003898:	200001f8 	.word	0x200001f8
 800389c:	200005f8 	.word	0x200005f8
 80038a0:	0800741c 	.word	0x0800741c
 80038a4:	08007420 	.word	0x08007420

080038a8 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
  char*    pDst;
#endif
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80038b4:	2300      	movs	r3, #0
 80038b6:	61bb      	str	r3, [r7, #24]
  WrOff = pRing->WrOff;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	617b      	str	r3, [r7, #20]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	613b      	str	r3, [r7, #16]
    if (RdOff > WrOff) {
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d905      	bls.n	80038d8 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	3b01      	subs	r3, #1
 80038d4:	61fb      	str	r3, [r7, #28]
 80038d6:	e007      	b.n	80038e8 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	6939      	ldr	r1, [r7, #16]
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	1acb      	subs	r3, r1, r3
 80038e2:	4413      	add	r3, r2
 80038e4:	3b01      	subs	r3, #1
 80038e6:	61fb      	str	r3, [r7, #28]
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	69fa      	ldr	r2, [r7, #28]
 80038f2:	4293      	cmp	r3, r2
 80038f4:	bf28      	it	cs
 80038f6:	4613      	movcs	r3, r2
 80038f8:	61fb      	str	r3, [r7, #28]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80038fa:	69fa      	ldr	r2, [r7, #28]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	4293      	cmp	r3, r2
 8003900:	bf28      	it	cs
 8003902:	4613      	movcs	r3, r2
 8003904:	61fb      	str	r3, [r7, #28]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	4413      	add	r3, r2
 800390e:	69fa      	ldr	r2, [r7, #28]
 8003910:	68b9      	ldr	r1, [r7, #8]
 8003912:	4618      	mov	r0, r3
 8003914:	f001 f9f4 	bl	8004d00 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	4413      	add	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
    pBuffer         += NumBytesToWrite;
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	4413      	add	r3, r2
 8003926:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003930:	697a      	ldr	r2, [r7, #20]
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	4413      	add	r3, r2
 8003936:	617b      	str	r3, [r7, #20]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	429a      	cmp	r2, r3
 8003940:	d101      	bne.n	8003946 <_WriteBlocking+0x9e>
      WrOff = 0u;
 8003942:	2300      	movs	r3, #0
 8003944:	617b      	str	r3, [r7, #20]
    }
    pRing->WrOff = WrOff;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1b5      	bne.n	80038be <_WriteBlocking+0x16>
  //
  return NumBytesWritten;
 8003952:	69bb      	ldr	r3, [r7, #24]
}
 8003954:	4618      	mov	r0, r3
 8003956:	3720      	adds	r7, #32
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800395c:	b580      	push	{r7, lr}
 800395e:	b088      	sub	sp, #32
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
  unsigned Rem;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  char*    pDst;
#endif

  WrOff = pRing->WrOff;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	429a      	cmp	r2, r3
 800397e:	d90e      	bls.n	800399e <_WriteNoCheck+0x42>
    while (NumBytes--) {
      *pDst++ = *pData++;
    };
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	685a      	ldr	r2, [r3, #4]
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	4413      	add	r3, r2
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	68b9      	ldr	r1, [r7, #8]
 800398c:	4618      	mov	r0, r3
 800398e:	f001 f9b7 	bl	8004d00 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
 8003992:	69fa      	ldr	r2, [r7, #28]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	441a      	add	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	60da      	str	r2, [r3, #12]
    NumBytesAtOnce = NumBytes - Rem;
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800399c:	e01a      	b.n	80039d4 <_WriteNoCheck+0x78>
    NumBytesAtOnce = Rem;
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	4413      	add	r3, r2
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	68b9      	ldr	r1, [r7, #8]
 80039ae:	4618      	mov	r0, r3
 80039b0:	f001 f9a6 	bl	8004d00 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6858      	ldr	r0, [r3, #4]
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	4413      	add	r3, r2
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	4619      	mov	r1, r3
 80039ca:	f001 f999 	bl	8004d00 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	60da      	str	r2, [r3, #12]
}
 80039d4:	bf00      	nop
 80039d6:	3720      	adds	r7, #32
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80039dc:	b480      	push	{r7}
 80039de:	b087      	sub	sp, #28
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	691b      	ldr	r3, [r3, #16]
 80039e8:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80039f0:	693a      	ldr	r2, [r7, #16]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d808      	bhi.n	8003a0a <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689a      	ldr	r2, [r3, #8]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	1ad2      	subs	r2, r2, r3
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	4413      	add	r3, r2
 8003a04:	3b01      	subs	r3, #1
 8003a06:	617b      	str	r3, [r7, #20]
 8003a08:	e004      	b.n	8003a14 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	3b01      	subs	r3, #1
 8003a12:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003a14:	697b      	ldr	r3, [r7, #20]
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	371c      	adds	r7, #28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
	...

08003a24 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b088      	sub	sp, #32
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
  unsigned              Status;
  unsigned              Avail;
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;

  pData = (const char *)pBuffer;
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	61bb      	str	r3, [r7, #24]
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	1c5a      	adds	r2, r3, #1
 8003a38:	4613      	mov	r3, r2
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	4413      	add	r3, r2
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	4a1e      	ldr	r2, [pc, #120]	; (8003abc <SEGGER_RTT_WriteNoLock+0x98>)
 8003a42:	4413      	add	r3, r2
 8003a44:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d017      	beq.n	8003a7e <SEGGER_RTT_WriteNoLock+0x5a>
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d302      	bcc.n	8003a58 <SEGGER_RTT_WriteNoLock+0x34>
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d023      	beq.n	8003a9e <SEGGER_RTT_WriteNoLock+0x7a>
 8003a56:	e029      	b.n	8003aac <SEGGER_RTT_WriteNoLock+0x88>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003a58:	6978      	ldr	r0, [r7, #20]
 8003a5a:	f7ff ffbf 	bl	80039dc <_GetAvailWriteSpace>
 8003a5e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d202      	bcs.n	8003a6e <SEGGER_RTT_WriteNoLock+0x4a>
      Status = 0u;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003a6c:	e021      	b.n	8003ab2 <SEGGER_RTT_WriteNoLock+0x8e>
      Status = NumBytes;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	69b9      	ldr	r1, [r7, #24]
 8003a76:	6978      	ldr	r0, [r7, #20]
 8003a78:	f7ff ff70 	bl	800395c <_WriteNoCheck>
    break;
 8003a7c:	e019      	b.n	8003ab2 <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003a7e:	6978      	ldr	r0, [r7, #20]
 8003a80:	f7ff ffac 	bl	80039dc <_GetAvailWriteSpace>
 8003a84:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	bf28      	it	cs
 8003a8e:	4613      	movcs	r3, r2
 8003a90:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003a92:	69fa      	ldr	r2, [r7, #28]
 8003a94:	69b9      	ldr	r1, [r7, #24]
 8003a96:	6978      	ldr	r0, [r7, #20]
 8003a98:	f7ff ff60 	bl	800395c <_WriteNoCheck>
    break;
 8003a9c:	e009      	b.n	8003ab2 <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	69b9      	ldr	r1, [r7, #24]
 8003aa2:	6978      	ldr	r0, [r7, #20]
 8003aa4:	f7ff ff00 	bl	80038a8 <_WriteBlocking>
 8003aa8:	61f8      	str	r0, [r7, #28]
    break;
 8003aaa:	e002      	b.n	8003ab2 <SEGGER_RTT_WriteNoLock+0x8e>
  default:
    Status = 0u;
 8003aac:	2300      	movs	r3, #0
 8003aae:	61fb      	str	r3, [r7, #28]
    break;
 8003ab0:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8003ab2:	69fb      	ldr	r3, [r7, #28]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3720      	adds	r7, #32
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	2000061c 	.word	0x2000061c

08003ac0 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
  unsigned Status;
  //
  INIT();
 8003acc:	4b0d      	ldr	r3, [pc, #52]	; (8003b04 <SEGGER_RTT_Write+0x44>)
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d101      	bne.n	8003ad8 <SEGGER_RTT_Write+0x18>
 8003ad4:	f7ff fe96 	bl	8003804 <_DoInit>
  SEGGER_RTT_LOCK();
 8003ad8:	f3ef 8311 	mrs	r3, BASEPRI
 8003adc:	f04f 0120 	mov.w	r1, #32
 8003ae0:	f381 8811 	msr	BASEPRI, r1
 8003ae4:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking write function
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	68b9      	ldr	r1, [r7, #8]
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f7ff ff9a 	bl	8003a24 <SEGGER_RTT_WriteNoLock>
 8003af0:	6138      	str	r0, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	f383 8811 	msr	BASEPRI, r3
  //
  return Status;
 8003af8:	693b      	ldr	r3, [r7, #16]
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3718      	adds	r7, #24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	2000061c 	.word	0x2000061c

08003b08 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  _DoInit();
 8003b0c:	f7ff fe7a 	bl	8003804 <_DoInit>
}
 8003b10:	bf00      	nop
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8003b1a:	463b      	mov	r3, r7
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	609a      	str	r2, [r3, #8]
 8003b24:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8003b26:	4b3e      	ldr	r3, [pc, #248]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b28:	4a3e      	ldr	r2, [pc, #248]	; (8003c24 <MX_ADC1_Init+0x110>)
 8003b2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003b2c:	4b3c      	ldr	r3, [pc, #240]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b2e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003b32:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003b34:	4b3a      	ldr	r3, [pc, #232]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003b3a:	4b39      	ldr	r3, [pc, #228]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003b40:	4b37      	ldr	r3, [pc, #220]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003b46:	4b36      	ldr	r3, [pc, #216]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003b4e:	4b34      	ldr	r3, [pc, #208]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b54:	4b32      	ldr	r3, [pc, #200]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b56:	4a34      	ldr	r2, [pc, #208]	; (8003c28 <MX_ADC1_Init+0x114>)
 8003b58:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003b5a:	4b31      	ldr	r3, [pc, #196]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8003b60:	4b2f      	ldr	r3, [pc, #188]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b62:	2205      	movs	r2, #5
 8003b64:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003b66:	4b2e      	ldr	r3, [pc, #184]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003b6e:	4b2c      	ldr	r3, [pc, #176]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b70:	2201      	movs	r2, #1
 8003b72:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003b74:	482a      	ldr	r0, [pc, #168]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b76:	f7fd fa81 	bl	800107c <HAL_ADC_Init>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d001      	beq.n	8003b84 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003b80:	f000 faf2 	bl	8004168 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003b84:	2309      	movs	r3, #9
 8003b86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003b90:	463b      	mov	r3, r7
 8003b92:	4619      	mov	r1, r3
 8003b94:	4822      	ldr	r0, [pc, #136]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003b96:	f7fd fb9d 	bl	80012d4 <HAL_ADC_ConfigChannel>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d001      	beq.n	8003ba4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003ba0:	f000 fae2 	bl	8004168 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003ba8:	2302      	movs	r3, #2
 8003baa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8003bac:	2301      	movs	r3, #1
 8003bae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003bb0:	463b      	mov	r3, r7
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	481a      	ldr	r0, [pc, #104]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003bb6:	f7fd fb8d 	bl	80012d4 <HAL_ADC_ConfigChannel>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d001      	beq.n	8003bc4 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8003bc0:	f000 fad2 	bl	8004168 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003bcc:	463b      	mov	r3, r7
 8003bce:	4619      	mov	r1, r3
 8003bd0:	4813      	ldr	r0, [pc, #76]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003bd2:	f7fd fb7f 	bl	80012d4 <HAL_ADC_ConfigChannel>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d001      	beq.n	8003be0 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8003bdc:	f000 fac4 	bl	8004168 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003be0:	2302      	movs	r3, #2
 8003be2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8003be4:	2304      	movs	r3, #4
 8003be6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003be8:	463b      	mov	r3, r7
 8003bea:	4619      	mov	r1, r3
 8003bec:	480c      	ldr	r0, [pc, #48]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003bee:	f7fd fb71 	bl	80012d4 <HAL_ADC_ConfigChannel>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8003bf8:	f000 fab6 	bl	8004168 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8003c00:	2305      	movs	r3, #5
 8003c02:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003c04:	463b      	mov	r3, r7
 8003c06:	4619      	mov	r1, r3
 8003c08:	4805      	ldr	r0, [pc, #20]	; (8003c20 <MX_ADC1_Init+0x10c>)
 8003c0a:	f7fd fb63 	bl	80012d4 <HAL_ADC_ConfigChannel>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d001      	beq.n	8003c18 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8003c14:	f000 faa8 	bl	8004168 <Error_Handler>
  }

}
 8003c18:	bf00      	nop
 8003c1a:	3710      	adds	r7, #16
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	200006c4 	.word	0x200006c4
 8003c24:	40012000 	.word	0x40012000
 8003c28:	0f000001 	.word	0x0f000001

08003c2c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b08a      	sub	sp, #40	; 0x28
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c34:	f107 0314 	add.w	r3, r7, #20
 8003c38:	2200      	movs	r2, #0
 8003c3a:	601a      	str	r2, [r3, #0]
 8003c3c:	605a      	str	r2, [r3, #4]
 8003c3e:	609a      	str	r2, [r3, #8]
 8003c40:	60da      	str	r2, [r3, #12]
 8003c42:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a3b      	ldr	r2, [pc, #236]	; (8003d38 <HAL_ADC_MspInit+0x10c>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d170      	bne.n	8003d30 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003c4e:	2300      	movs	r3, #0
 8003c50:	613b      	str	r3, [r7, #16]
 8003c52:	4b3a      	ldr	r3, [pc, #232]	; (8003d3c <HAL_ADC_MspInit+0x110>)
 8003c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c56:	4a39      	ldr	r2, [pc, #228]	; (8003d3c <HAL_ADC_MspInit+0x110>)
 8003c58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c5e:	4b37      	ldr	r3, [pc, #220]	; (8003d3c <HAL_ADC_MspInit+0x110>)
 8003c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c66:	613b      	str	r3, [r7, #16]
 8003c68:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]
 8003c6e:	4b33      	ldr	r3, [pc, #204]	; (8003d3c <HAL_ADC_MspInit+0x110>)
 8003c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c72:	4a32      	ldr	r2, [pc, #200]	; (8003d3c <HAL_ADC_MspInit+0x110>)
 8003c74:	f043 0301 	orr.w	r3, r3, #1
 8003c78:	6313      	str	r3, [r2, #48]	; 0x30
 8003c7a:	4b30      	ldr	r3, [pc, #192]	; (8003d3c <HAL_ADC_MspInit+0x110>)
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	60fb      	str	r3, [r7, #12]
 8003c84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c86:	2300      	movs	r3, #0
 8003c88:	60bb      	str	r3, [r7, #8]
 8003c8a:	4b2c      	ldr	r3, [pc, #176]	; (8003d3c <HAL_ADC_MspInit+0x110>)
 8003c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8e:	4a2b      	ldr	r2, [pc, #172]	; (8003d3c <HAL_ADC_MspInit+0x110>)
 8003c90:	f043 0302 	orr.w	r3, r3, #2
 8003c94:	6313      	str	r3, [r2, #48]	; 0x30
 8003c96:	4b29      	ldr	r3, [pc, #164]	; (8003d3c <HAL_ADC_MspInit+0x110>)
 8003c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	60bb      	str	r3, [r7, #8]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = SEN_RF_Pin|SEN_R_Pin|SEN_L_Pin|SEN_LF_Pin;
 8003ca2:	230f      	movs	r3, #15
 8003ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003caa:	2300      	movs	r3, #0
 8003cac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cae:	f107 0314 	add.w	r3, r7, #20
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4822      	ldr	r0, [pc, #136]	; (8003d40 <HAL_ADC_MspInit+0x114>)
 8003cb6:	f7fe fa45 	bl	8002144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Battery_Pin;
 8003cba:	2302      	movs	r3, #2
 8003cbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Battery_GPIO_Port, &GPIO_InitStruct);
 8003cc6:	f107 0314 	add.w	r3, r7, #20
 8003cca:	4619      	mov	r1, r3
 8003ccc:	481d      	ldr	r0, [pc, #116]	; (8003d44 <HAL_ADC_MspInit+0x118>)
 8003cce:	f7fe fa39 	bl	8002144 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003cd2:	4b1d      	ldr	r3, [pc, #116]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003cd4:	4a1d      	ldr	r2, [pc, #116]	; (8003d4c <HAL_ADC_MspInit+0x120>)
 8003cd6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003cd8:	4b1b      	ldr	r3, [pc, #108]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cde:	4b1a      	ldr	r3, [pc, #104]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ce4:	4b18      	ldr	r3, [pc, #96]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003cea:	4b17      	ldr	r3, [pc, #92]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003cec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cf0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003cf2:	4b15      	ldr	r3, [pc, #84]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003cf4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cf8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003cfa:	4b13      	ldr	r3, [pc, #76]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003cfc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d00:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003d02:	4b11      	ldr	r3, [pc, #68]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003d08:	4b0f      	ldr	r3, [pc, #60]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d0e:	4b0e      	ldr	r3, [pc, #56]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003d14:	480c      	ldr	r0, [pc, #48]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003d16:	f7fd fe9f 	bl	8001a58 <HAL_DMA_Init>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d001      	beq.n	8003d24 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8003d20:	f000 fa22 	bl	8004168 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a08      	ldr	r2, [pc, #32]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003d28:	639a      	str	r2, [r3, #56]	; 0x38
 8003d2a:	4a07      	ldr	r2, [pc, #28]	; (8003d48 <HAL_ADC_MspInit+0x11c>)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003d30:	bf00      	nop
 8003d32:	3728      	adds	r7, #40	; 0x28
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	40012000 	.word	0x40012000
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	40020000 	.word	0x40020000
 8003d44:	40020400 	.word	0x40020400
 8003d48:	2000070c 	.word	0x2000070c
 8003d4c:	40026410 	.word	0x40026410

08003d50 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8003d50:	b590      	push	{r4, r7, lr}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af02      	add	r7, sp, #8
 8003d56:	6078      	str	r0, [r7, #4]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8003d58:	4b2b      	ldr	r3, [pc, #172]	; (8003e08 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d5a:	881b      	ldrh	r3, [r3, #0]
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	4b2a      	ldr	r3, [pc, #168]	; (8003e08 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d60:	885b      	ldrh	r3, [r3, #2]
 8003d62:	4618      	mov	r0, r3
			g_ADCBuffer[2], g_ADCBuffer[3], g_ADCBuffer[4]);
 8003d64:	4b28      	ldr	r3, [pc, #160]	; (8003e08 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d66:	889b      	ldrh	r3, [r3, #4]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8003d68:	461c      	mov	r4, r3
			g_ADCBuffer[2], g_ADCBuffer[3], g_ADCBuffer[4]);
 8003d6a:	4b27      	ldr	r3, [pc, #156]	; (8003e08 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d6c:	88db      	ldrh	r3, [r3, #6]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8003d6e:	461a      	mov	r2, r3
			g_ADCBuffer[2], g_ADCBuffer[3], g_ADCBuffer[4]);
 8003d70:	4b25      	ldr	r3, [pc, #148]	; (8003e08 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d72:	891b      	ldrh	r3, [r3, #8]
	printf("%4d,%4d,%4d,%4d,%4d\n", g_ADCBuffer[0], g_ADCBuffer[1],
 8003d74:	9301      	str	r3, [sp, #4]
 8003d76:	9200      	str	r2, [sp, #0]
 8003d78:	4623      	mov	r3, r4
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	4823      	ldr	r0, [pc, #140]	; (8003e0c <HAL_ADC_ConvCpltCallback+0xbc>)
 8003d7e:	f001 fc2f 	bl	80055e0 <iprintf>

	printf("%d\n", g_ADCBuffer[0]);
 8003d82:	4b21      	ldr	r3, [pc, #132]	; (8003e08 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d84:	881b      	ldrh	r3, [r3, #0]
 8003d86:	4619      	mov	r1, r3
 8003d88:	4821      	ldr	r0, [pc, #132]	; (8003e10 <HAL_ADC_ConvCpltCallback+0xc0>)
 8003d8a:	f001 fc29 	bl	80055e0 <iprintf>
	Batt = (float) g_ADCBuffer[0] / 4095 * 3.3 * 2;
 8003d8e:	4b1e      	ldr	r3, [pc, #120]	; (8003e08 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	ee07 3a90 	vmov	s15, r3
 8003d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d9a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8003e14 <HAL_ADC_ConvCpltCallback+0xc4>
 8003d9e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003da2:	ee16 0a90 	vmov	r0, s13
 8003da6:	f7fc fbf7 	bl	8000598 <__aeabi_f2d>
 8003daa:	a315      	add	r3, pc, #84	; (adr r3, 8003e00 <HAL_ADC_ConvCpltCallback+0xb0>)
 8003dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db0:	f7fc fc4a 	bl	8000648 <__aeabi_dmul>
 8003db4:	4603      	mov	r3, r0
 8003db6:	460c      	mov	r4, r1
 8003db8:	4618      	mov	r0, r3
 8003dba:	4621      	mov	r1, r4
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	f7fc fa8c 	bl	80002dc <__adddf3>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	460c      	mov	r4, r1
 8003dc8:	4618      	mov	r0, r3
 8003dca:	4621      	mov	r1, r4
 8003dcc:	f7fc ff14 	bl	8000bf8 <__aeabi_d2f>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	4b11      	ldr	r3, [pc, #68]	; (8003e18 <HAL_ADC_ConvCpltCallback+0xc8>)
 8003dd4:	601a      	str	r2, [r3, #0]
	printf("Batt=%.4f\n", Batt);
 8003dd6:	4b10      	ldr	r3, [pc, #64]	; (8003e18 <HAL_ADC_ConvCpltCallback+0xc8>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fc fbdc 	bl	8000598 <__aeabi_f2d>
 8003de0:	4603      	mov	r3, r0
 8003de2:	460c      	mov	r4, r1
 8003de4:	461a      	mov	r2, r3
 8003de6:	4623      	mov	r3, r4
 8003de8:	480c      	ldr	r0, [pc, #48]	; (8003e1c <HAL_ADC_ConvCpltCallback+0xcc>)
 8003dea:	f001 fbf9 	bl	80055e0 <iprintf>
	printf("\n");
 8003dee:	200a      	movs	r0, #10
 8003df0:	f001 fc0e 	bl	8005610 <putchar>

}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd90      	pop	{r4, r7, pc}
 8003dfc:	f3af 8000 	nop.w
 8003e00:	66666666 	.word	0x66666666
 8003e04:	400a6666 	.word	0x400a6666
 8003e08:	20000bb4 	.word	0x20000bb4
 8003e0c:	08007428 	.word	0x08007428
 8003e10:	08007440 	.word	0x08007440
 8003e14:	457ff000 	.word	0x457ff000
 8003e18:	20000964 	.word	0x20000964
 8003e1c:	08007444 	.word	0x08007444

08003e20 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003e26:	2300      	movs	r3, #0
 8003e28:	607b      	str	r3, [r7, #4]
 8003e2a:	4b0c      	ldr	r3, [pc, #48]	; (8003e5c <MX_DMA_Init+0x3c>)
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2e:	4a0b      	ldr	r2, [pc, #44]	; (8003e5c <MX_DMA_Init+0x3c>)
 8003e30:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e34:	6313      	str	r3, [r2, #48]	; 0x30
 8003e36:	4b09      	ldr	r3, [pc, #36]	; (8003e5c <MX_DMA_Init+0x3c>)
 8003e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e3e:	607b      	str	r3, [r7, #4]
 8003e40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003e42:	2200      	movs	r2, #0
 8003e44:	2100      	movs	r1, #0
 8003e46:	2038      	movs	r0, #56	; 0x38
 8003e48:	f7fd fdcf 	bl	80019ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003e4c:	2038      	movs	r0, #56	; 0x38
 8003e4e:	f7fd fde8 	bl	8001a22 <HAL_NVIC_EnableIRQ>

}
 8003e52:	bf00      	nop
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	40023800 	.word	0x40023800

08003e60 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b08a      	sub	sp, #40	; 0x28
 8003e64:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e66:	f107 0314 	add.w	r3, r7, #20
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
 8003e6e:	605a      	str	r2, [r3, #4]
 8003e70:	609a      	str	r2, [r3, #8]
 8003e72:	60da      	str	r2, [r3, #12]
 8003e74:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e76:	2300      	movs	r3, #0
 8003e78:	613b      	str	r3, [r7, #16]
 8003e7a:	4b43      	ldr	r3, [pc, #268]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7e:	4a42      	ldr	r2, [pc, #264]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003e80:	f043 0304 	orr.w	r3, r3, #4
 8003e84:	6313      	str	r3, [r2, #48]	; 0x30
 8003e86:	4b40      	ldr	r3, [pc, #256]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8a:	f003 0304 	and.w	r3, r3, #4
 8003e8e:	613b      	str	r3, [r7, #16]
 8003e90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003e92:	2300      	movs	r3, #0
 8003e94:	60fb      	str	r3, [r7, #12]
 8003e96:	4b3c      	ldr	r3, [pc, #240]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9a:	4a3b      	ldr	r2, [pc, #236]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003e9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ea2:	4b39      	ldr	r3, [pc, #228]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eae:	2300      	movs	r3, #0
 8003eb0:	60bb      	str	r3, [r7, #8]
 8003eb2:	4b35      	ldr	r3, [pc, #212]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb6:	4a34      	ldr	r2, [pc, #208]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003eb8:	f043 0301 	orr.w	r3, r3, #1
 8003ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ebe:	4b32      	ldr	r3, [pc, #200]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	60bb      	str	r3, [r7, #8]
 8003ec8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eca:	2300      	movs	r3, #0
 8003ecc:	607b      	str	r3, [r7, #4]
 8003ece:	4b2e      	ldr	r3, [pc, #184]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed2:	4a2d      	ldr	r2, [pc, #180]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003ed4:	f043 0302 	orr.w	r3, r3, #2
 8003ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eda:	4b2b      	ldr	r3, [pc, #172]	; (8003f88 <MX_GPIO_Init+0x128>)
 8003edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	607b      	str	r3, [r7, #4]
 8003ee4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|SENLED_R_Pin, GPIO_PIN_RESET);
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 8003eec:	4827      	ldr	r0, [pc, #156]	; (8003f8c <MX_GPIO_Init+0x12c>)
 8003eee:	f7fe fad3 	bl	8002498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UI_LED_LEFT_BO_Pin|SENLED_L_Pin|SENLED_LF_Pin|CS_GYRO_Pin 
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f641 3170 	movw	r1, #7024	; 0x1b70
 8003ef8:	4825      	ldr	r0, [pc, #148]	; (8003f90 <MX_GPIO_Init+0x130>)
 8003efa:	f7fe facd 	bl	8002498 <HAL_GPIO_WritePin>
                          |FLAG_LED_Pin|GPIO_PIN_11|SEN_LED_RF_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UI_LED1_Pin|CS_R_EN_Pin|CS_L_EN_Pin|MOTER_R_CWCCW_Pin 
 8003efe:	2200      	movs	r2, #0
 8003f00:	f240 31c1 	movw	r1, #961	; 0x3c1
 8003f04:	4823      	ldr	r0, [pc, #140]	; (8003f94 <MX_GPIO_Init+0x134>)
 8003f06:	f7fe fac7 	bl	8002498 <HAL_GPIO_WritePin>
                          |MOTER_L_CWCCW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|SENLED_R_Pin;
 8003f0a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f10:	2301      	movs	r3, #1
 8003f12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f1c:	f107 0314 	add.w	r3, r7, #20
 8003f20:	4619      	mov	r1, r3
 8003f22:	481a      	ldr	r0, [pc, #104]	; (8003f8c <MX_GPIO_Init+0x12c>)
 8003f24:	f7fe f90e 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PA11 PAPin */
  GPIO_InitStruct.Pin = UI_LED_LEFT_BO_Pin|SENLED_L_Pin|SENLED_LF_Pin|CS_GYRO_Pin 
 8003f28:	f641 3370 	movw	r3, #7024	; 0x1b70
 8003f2c:	617b      	str	r3, [r7, #20]
                          |FLAG_LED_Pin|GPIO_PIN_11|SEN_LED_RF_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f32:	2300      	movs	r3, #0
 8003f34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f36:	2300      	movs	r3, #0
 8003f38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f3a:	f107 0314 	add.w	r3, r7, #20
 8003f3e:	4619      	mov	r1, r3
 8003f40:	4813      	ldr	r0, [pc, #76]	; (8003f90 <MX_GPIO_Init+0x130>)
 8003f42:	f7fe f8ff 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = UI_LED1_Pin|CS_R_EN_Pin|CS_L_EN_Pin|MOTER_R_CWCCW_Pin 
 8003f46:	f240 33c1 	movw	r3, #961	; 0x3c1
 8003f4a:	617b      	str	r3, [r7, #20]
                          |MOTER_L_CWCCW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f50:	2300      	movs	r3, #0
 8003f52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f54:	2300      	movs	r3, #0
 8003f56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f58:	f107 0314 	add.w	r3, r7, #20
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	480d      	ldr	r0, [pc, #52]	; (8003f94 <MX_GPIO_Init+0x134>)
 8003f60:	f7fe f8f0 	bl	8002144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWITCH_Pin;
 8003f64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 8003f72:	f107 0314 	add.w	r3, r7, #20
 8003f76:	4619      	mov	r1, r3
 8003f78:	4806      	ldr	r0, [pc, #24]	; (8003f94 <MX_GPIO_Init+0x134>)
 8003f7a:	f7fe f8e3 	bl	8002144 <HAL_GPIO_Init>

}
 8003f7e:	bf00      	nop
 8003f80:	3728      	adds	r7, #40	; 0x28
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	40023800 	.word	0x40023800
 8003f8c:	40020800 	.word	0x40020800
 8003f90:	40020000 	.word	0x40020000
 8003f94:	40020400 	.word	0x40020400

08003f98 <wait_time>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void wait_time(uint16_t ms) {
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	80fb      	strh	r3, [r7, #6]
	g_test = 0;
 8003fa2:	4b07      	ldr	r3, [pc, #28]	; (8003fc0 <wait_time+0x28>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	801a      	strh	r2, [r3, #0]
	while (g_test < ms)
 8003fa8:	bf00      	nop
 8003faa:	4b05      	ldr	r3, [pc, #20]	; (8003fc0 <wait_time+0x28>)
 8003fac:	881b      	ldrh	r3, [r3, #0]
 8003fae:	88fa      	ldrh	r2, [r7, #6]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d8fa      	bhi.n	8003faa <wait_time+0x12>
		;
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	2000060c 	.word	0x2000060c

08003fc4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003fca:	f7fc ffe5 	bl	8000f98 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003fce:	f000 f861 	bl	8004094 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003fd2:	f7ff ff45 	bl	8003e60 <MX_GPIO_Init>
	MX_DMA_Init();
 8003fd6:	f7ff ff23 	bl	8003e20 <MX_DMA_Init>
	MX_ADC1_Init();
 8003fda:	f7ff fd9b 	bl	8003b14 <MX_ADC1_Init>
	MX_SPI2_Init();
 8003fde:	f000 f8cb 	bl	8004178 <MX_SPI2_Init>
	MX_SPI3_Init();
 8003fe2:	f000 f8ff 	bl	80041e4 <MX_SPI3_Init>
	MX_TIM2_Init();
 8003fe6:	f000 faf7 	bl	80045d8 <MX_TIM2_Init>
	MX_TIM3_Init();
 8003fea:	f000 fb57 	bl	800469c <MX_TIM3_Init>
	MX_TIM6_Init();
 8003fee:	f000 fbad 	bl	800474c <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim6);
 8003ff2:	4821      	ldr	r0, [pc, #132]	; (8004078 <main+0xb4>)
 8003ff4:	f7fe ff0d 	bl	8002e12 <HAL_TIM_Base_Start_IT>
	SEGGER_RTT_Init();
 8003ff8:	f7ff fd86 	bl	8003b08 <SEGGER_RTT_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	int i ,j;
//	float pi = 3.14;
	HAL_ADC_Start_DMA(&hadc1, g_ADCBuffer,
 8003ffc:	2205      	movs	r2, #5
 8003ffe:	491f      	ldr	r1, [pc, #124]	; (800407c <main+0xb8>)
 8004000:	481f      	ldr	r0, [pc, #124]	; (8004080 <main+0xbc>)
 8004002:	f7fd f87f 	bl	8001104 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));
	clear_Map(&walldate_real);
 8004006:	481f      	ldr	r0, [pc, #124]	; (8004084 <main+0xc0>)
 8004008:	f000 fcb2 	bl	8004970 <clear_Map>
	for(i=0;i<17;i++){
 800400c:	2300      	movs	r3, #0
 800400e:	607b      	str	r3, [r7, #4]
 8004010:	e01b      	b.n	800404a <main+0x86>
		for(j=0;j<17;j++){
 8004012:	2300      	movs	r3, #0
 8004014:	603b      	str	r3, [r7, #0]
 8004016:	e012      	b.n	800403e <main+0x7a>
			step_map[i][j]=i+j*16;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	b29b      	uxth	r3, r3
 800401c:	011b      	lsls	r3, r3, #4
 800401e:	b29a      	uxth	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	b29b      	uxth	r3, r3
 8004024:	4413      	add	r3, r2
 8004026:	b298      	uxth	r0, r3
 8004028:	4917      	ldr	r1, [pc, #92]	; (8004088 <main+0xc4>)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	011a      	lsls	r2, r3, #4
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	4413      	add	r3, r2
 8004032:	4602      	mov	r2, r0
 8004034:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(j=0;j<17;j++){
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	3301      	adds	r3, #1
 800403c:	603b      	str	r3, [r7, #0]
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	2b10      	cmp	r3, #16
 8004042:	dde9      	ble.n	8004018 <main+0x54>
	for(i=0;i<17;i++){
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	3301      	adds	r3, #1
 8004048:	607b      	str	r3, [r7, #4]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2b10      	cmp	r3, #16
 800404e:	dde0      	ble.n	8004012 <main+0x4e>
		}
	}
	while (1) {
		wait_time(1000);
 8004050:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004054:	f7ff ffa0 	bl	8003f98 <wait_time>
		HAL_GPIO_TogglePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin);
 8004058:	2110      	movs	r1, #16
 800405a:	480c      	ldr	r0, [pc, #48]	; (800408c <main+0xc8>)
 800405c:	f7fe fa35 	bl	80024ca <HAL_GPIO_TogglePin>
		if (HAL_GPIO_ReadPin(SWITCH_GPIO_Port, SWITCH_Pin) == 0) {
 8004060:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004064:	480a      	ldr	r0, [pc, #40]	; (8004090 <main+0xcc>)
 8004066:	f7fe f9ff 	bl	8002468 <HAL_GPIO_ReadPin>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1ef      	bne.n	8004050 <main+0x8c>
//			HAL_GPIO_WritePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin, 1);
			output_Walldate(&walldate_real);
 8004070:	4804      	ldr	r0, [pc, #16]	; (8004084 <main+0xc0>)
 8004072:	f000 fcb1 	bl	80049d8 <output_Walldate>
		wait_time(1000);
 8004076:	e7eb      	b.n	8004050 <main+0x8c>
 8004078:	2000085c 	.word	0x2000085c
 800407c:	20000bb4 	.word	0x20000bb4
 8004080:	200006c4 	.word	0x200006c4
 8004084:	20000920 	.word	0x20000920
 8004088:	2000096c 	.word	0x2000096c
 800408c:	40020000 	.word	0x40020000
 8004090:	40020400 	.word	0x40020400

08004094 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004094:	b580      	push	{r7, lr}
 8004096:	b094      	sub	sp, #80	; 0x50
 8004098:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800409a:	f107 031c 	add.w	r3, r7, #28
 800409e:	2234      	movs	r2, #52	; 0x34
 80040a0:	2100      	movs	r1, #0
 80040a2:	4618      	mov	r0, r3
 80040a4:	f000 fe37 	bl	8004d16 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80040a8:	f107 0308 	add.w	r3, r7, #8
 80040ac:	2200      	movs	r2, #0
 80040ae:	601a      	str	r2, [r3, #0]
 80040b0:	605a      	str	r2, [r3, #4]
 80040b2:	609a      	str	r2, [r3, #8]
 80040b4:	60da      	str	r2, [r3, #12]
 80040b6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 80040b8:	2300      	movs	r3, #0
 80040ba:	607b      	str	r3, [r7, #4]
 80040bc:	4b28      	ldr	r3, [pc, #160]	; (8004160 <SystemClock_Config+0xcc>)
 80040be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c0:	4a27      	ldr	r2, [pc, #156]	; (8004160 <SystemClock_Config+0xcc>)
 80040c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040c6:	6413      	str	r3, [r2, #64]	; 0x40
 80040c8:	4b25      	ldr	r3, [pc, #148]	; (8004160 <SystemClock_Config+0xcc>)
 80040ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040d0:	607b      	str	r3, [r7, #4]
 80040d2:	687b      	ldr	r3, [r7, #4]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80040d4:	2300      	movs	r3, #0
 80040d6:	603b      	str	r3, [r7, #0]
 80040d8:	4b22      	ldr	r3, [pc, #136]	; (8004164 <SystemClock_Config+0xd0>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a21      	ldr	r2, [pc, #132]	; (8004164 <SystemClock_Config+0xd0>)
 80040de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80040e2:	6013      	str	r3, [r2, #0]
 80040e4:	4b1f      	ldr	r3, [pc, #124]	; (8004164 <SystemClock_Config+0xd0>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80040ec:	603b      	str	r3, [r7, #0]
 80040ee:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80040f0:	2301      	movs	r3, #1
 80040f2:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80040f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040f8:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80040fa:	2302      	movs	r3, #2
 80040fc:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80040fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004102:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 8;
 8004104:	2308      	movs	r3, #8
 8004106:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 100;
 8004108:	2364      	movs	r3, #100	; 0x64
 800410a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800410c:	2302      	movs	r3, #2
 800410e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8004110:	2302      	movs	r3, #2
 8004112:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8004114:	2302      	movs	r3, #2
 8004116:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004118:	f107 031c 	add.w	r3, r7, #28
 800411c:	4618      	mov	r0, r3
 800411e:	f7fe fba7 	bl	8002870 <HAL_RCC_OscConfig>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <SystemClock_Config+0x98>
		Error_Handler();
 8004128:	f000 f81e 	bl	8004168 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800412c:	230f      	movs	r3, #15
 800412e:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004130:	2302      	movs	r3, #2
 8004132:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004134:	2300      	movs	r3, #0
 8004136:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004138:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800413c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800413e:	2300      	movs	r3, #0
 8004140:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8004142:	f107 0308 	add.w	r3, r7, #8
 8004146:	2103      	movs	r1, #3
 8004148:	4618      	mov	r0, r3
 800414a:	f7fe f9d9 	bl	8002500 <HAL_RCC_ClockConfig>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <SystemClock_Config+0xc4>
		Error_Handler();
 8004154:	f000 f808 	bl	8004168 <Error_Handler>
	}
}
 8004158:	bf00      	nop
 800415a:	3750      	adds	r7, #80	; 0x50
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}
 8004160:	40023800 	.word	0x40023800
 8004164:	40007000 	.word	0x40007000

08004168 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004168:	b480      	push	{r7}
 800416a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800416c:	bf00      	nop
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
	...

08004178 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 800417c:	4b17      	ldr	r3, [pc, #92]	; (80041dc <MX_SPI2_Init+0x64>)
 800417e:	4a18      	ldr	r2, [pc, #96]	; (80041e0 <MX_SPI2_Init+0x68>)
 8004180:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004182:	4b16      	ldr	r3, [pc, #88]	; (80041dc <MX_SPI2_Init+0x64>)
 8004184:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004188:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800418a:	4b14      	ldr	r3, [pc, #80]	; (80041dc <MX_SPI2_Init+0x64>)
 800418c:	2200      	movs	r2, #0
 800418e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004190:	4b12      	ldr	r3, [pc, #72]	; (80041dc <MX_SPI2_Init+0x64>)
 8004192:	2200      	movs	r2, #0
 8004194:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004196:	4b11      	ldr	r3, [pc, #68]	; (80041dc <MX_SPI2_Init+0x64>)
 8004198:	2200      	movs	r2, #0
 800419a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800419c:	4b0f      	ldr	r3, [pc, #60]	; (80041dc <MX_SPI2_Init+0x64>)
 800419e:	2200      	movs	r2, #0
 80041a0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80041a2:	4b0e      	ldr	r3, [pc, #56]	; (80041dc <MX_SPI2_Init+0x64>)
 80041a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041a8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041aa:	4b0c      	ldr	r3, [pc, #48]	; (80041dc <MX_SPI2_Init+0x64>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80041b0:	4b0a      	ldr	r3, [pc, #40]	; (80041dc <MX_SPI2_Init+0x64>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80041b6:	4b09      	ldr	r3, [pc, #36]	; (80041dc <MX_SPI2_Init+0x64>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041bc:	4b07      	ldr	r3, [pc, #28]	; (80041dc <MX_SPI2_Init+0x64>)
 80041be:	2200      	movs	r2, #0
 80041c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80041c2:	4b06      	ldr	r3, [pc, #24]	; (80041dc <MX_SPI2_Init+0x64>)
 80041c4:	220a      	movs	r2, #10
 80041c6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80041c8:	4804      	ldr	r0, [pc, #16]	; (80041dc <MX_SPI2_Init+0x64>)
 80041ca:	f7fe fd93 	bl	8002cf4 <HAL_SPI_Init>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80041d4:	f7ff ffc8 	bl	8004168 <Error_Handler>
  }

}
 80041d8:	bf00      	nop
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	2000076c 	.word	0x2000076c
 80041e0:	40003800 	.word	0x40003800

080041e4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80041e8:	4b17      	ldr	r3, [pc, #92]	; (8004248 <MX_SPI3_Init+0x64>)
 80041ea:	4a18      	ldr	r2, [pc, #96]	; (800424c <MX_SPI3_Init+0x68>)
 80041ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80041ee:	4b16      	ldr	r3, [pc, #88]	; (8004248 <MX_SPI3_Init+0x64>)
 80041f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80041f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80041f6:	4b14      	ldr	r3, [pc, #80]	; (8004248 <MX_SPI3_Init+0x64>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80041fc:	4b12      	ldr	r3, [pc, #72]	; (8004248 <MX_SPI3_Init+0x64>)
 80041fe:	2200      	movs	r2, #0
 8004200:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004202:	4b11      	ldr	r3, [pc, #68]	; (8004248 <MX_SPI3_Init+0x64>)
 8004204:	2200      	movs	r2, #0
 8004206:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004208:	4b0f      	ldr	r3, [pc, #60]	; (8004248 <MX_SPI3_Init+0x64>)
 800420a:	2200      	movs	r2, #0
 800420c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800420e:	4b0e      	ldr	r3, [pc, #56]	; (8004248 <MX_SPI3_Init+0x64>)
 8004210:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004214:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004216:	4b0c      	ldr	r3, [pc, #48]	; (8004248 <MX_SPI3_Init+0x64>)
 8004218:	2200      	movs	r2, #0
 800421a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800421c:	4b0a      	ldr	r3, [pc, #40]	; (8004248 <MX_SPI3_Init+0x64>)
 800421e:	2200      	movs	r2, #0
 8004220:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004222:	4b09      	ldr	r3, [pc, #36]	; (8004248 <MX_SPI3_Init+0x64>)
 8004224:	2200      	movs	r2, #0
 8004226:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004228:	4b07      	ldr	r3, [pc, #28]	; (8004248 <MX_SPI3_Init+0x64>)
 800422a:	2200      	movs	r2, #0
 800422c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800422e:	4b06      	ldr	r3, [pc, #24]	; (8004248 <MX_SPI3_Init+0x64>)
 8004230:	220a      	movs	r2, #10
 8004232:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004234:	4804      	ldr	r0, [pc, #16]	; (8004248 <MX_SPI3_Init+0x64>)
 8004236:	f7fe fd5d 	bl	8002cf4 <HAL_SPI_Init>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d001      	beq.n	8004244 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004240:	f7ff ff92 	bl	8004168 <Error_Handler>
  }

}
 8004244:	bf00      	nop
 8004246:	bd80      	pop	{r7, pc}
 8004248:	200007c4 	.word	0x200007c4
 800424c:	40003c00 	.word	0x40003c00

08004250 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b08c      	sub	sp, #48	; 0x30
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004258:	f107 031c 	add.w	r3, r7, #28
 800425c:	2200      	movs	r2, #0
 800425e:	601a      	str	r2, [r3, #0]
 8004260:	605a      	str	r2, [r3, #4]
 8004262:	609a      	str	r2, [r3, #8]
 8004264:	60da      	str	r2, [r3, #12]
 8004266:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a3b      	ldr	r2, [pc, #236]	; (800435c <HAL_SPI_MspInit+0x10c>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d12d      	bne.n	80042ce <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004272:	2300      	movs	r3, #0
 8004274:	61bb      	str	r3, [r7, #24]
 8004276:	4b3a      	ldr	r3, [pc, #232]	; (8004360 <HAL_SPI_MspInit+0x110>)
 8004278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427a:	4a39      	ldr	r2, [pc, #228]	; (8004360 <HAL_SPI_MspInit+0x110>)
 800427c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004280:	6413      	str	r3, [r2, #64]	; 0x40
 8004282:	4b37      	ldr	r3, [pc, #220]	; (8004360 <HAL_SPI_MspInit+0x110>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800428a:	61bb      	str	r3, [r7, #24]
 800428c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800428e:	2300      	movs	r3, #0
 8004290:	617b      	str	r3, [r7, #20]
 8004292:	4b33      	ldr	r3, [pc, #204]	; (8004360 <HAL_SPI_MspInit+0x110>)
 8004294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004296:	4a32      	ldr	r2, [pc, #200]	; (8004360 <HAL_SPI_MspInit+0x110>)
 8004298:	f043 0302 	orr.w	r3, r3, #2
 800429c:	6313      	str	r3, [r2, #48]	; 0x30
 800429e:	4b30      	ldr	r3, [pc, #192]	; (8004360 <HAL_SPI_MspInit+0x110>)
 80042a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	617b      	str	r3, [r7, #20]
 80042a8:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = SCLK_GY_Pin|MISO_GY_Pin|MOSI_GY_Pin;
 80042aa:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80042ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042b0:	2302      	movs	r3, #2
 80042b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042b4:	2300      	movs	r3, #0
 80042b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042b8:	2303      	movs	r3, #3
 80042ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80042bc:	2305      	movs	r3, #5
 80042be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042c0:	f107 031c 	add.w	r3, r7, #28
 80042c4:	4619      	mov	r1, r3
 80042c6:	4827      	ldr	r0, [pc, #156]	; (8004364 <HAL_SPI_MspInit+0x114>)
 80042c8:	f7fd ff3c 	bl	8002144 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80042cc:	e041      	b.n	8004352 <HAL_SPI_MspInit+0x102>
  else if(spiHandle->Instance==SPI3)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a25      	ldr	r2, [pc, #148]	; (8004368 <HAL_SPI_MspInit+0x118>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d13c      	bne.n	8004352 <HAL_SPI_MspInit+0x102>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80042d8:	2300      	movs	r3, #0
 80042da:	613b      	str	r3, [r7, #16]
 80042dc:	4b20      	ldr	r3, [pc, #128]	; (8004360 <HAL_SPI_MspInit+0x110>)
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	4a1f      	ldr	r2, [pc, #124]	; (8004360 <HAL_SPI_MspInit+0x110>)
 80042e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042e6:	6413      	str	r3, [r2, #64]	; 0x40
 80042e8:	4b1d      	ldr	r3, [pc, #116]	; (8004360 <HAL_SPI_MspInit+0x110>)
 80042ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042f0:	613b      	str	r3, [r7, #16]
 80042f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042f4:	2300      	movs	r3, #0
 80042f6:	60fb      	str	r3, [r7, #12]
 80042f8:	4b19      	ldr	r3, [pc, #100]	; (8004360 <HAL_SPI_MspInit+0x110>)
 80042fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fc:	4a18      	ldr	r2, [pc, #96]	; (8004360 <HAL_SPI_MspInit+0x110>)
 80042fe:	f043 0302 	orr.w	r3, r3, #2
 8004302:	6313      	str	r3, [r2, #48]	; 0x30
 8004304:	4b16      	ldr	r3, [pc, #88]	; (8004360 <HAL_SPI_MspInit+0x110>)
 8004306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	60fb      	str	r3, [r7, #12]
 800430e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SCLK_EN_Pin;
 8004310:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004316:	2302      	movs	r3, #2
 8004318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800431a:	2300      	movs	r3, #0
 800431c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800431e:	2303      	movs	r3, #3
 8004320:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8004322:	2307      	movs	r3, #7
 8004324:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SCLK_EN_GPIO_Port, &GPIO_InitStruct);
 8004326:	f107 031c 	add.w	r3, r7, #28
 800432a:	4619      	mov	r1, r3
 800432c:	480d      	ldr	r0, [pc, #52]	; (8004364 <HAL_SPI_MspInit+0x114>)
 800432e:	f7fd ff09 	bl	8002144 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MISO_EN_Pin|MOSI_EN_Pin;
 8004332:	2330      	movs	r3, #48	; 0x30
 8004334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004336:	2302      	movs	r3, #2
 8004338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800433a:	2300      	movs	r3, #0
 800433c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800433e:	2303      	movs	r3, #3
 8004340:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004342:	2306      	movs	r3, #6
 8004344:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004346:	f107 031c 	add.w	r3, r7, #28
 800434a:	4619      	mov	r1, r3
 800434c:	4805      	ldr	r0, [pc, #20]	; (8004364 <HAL_SPI_MspInit+0x114>)
 800434e:	f7fd fef9 	bl	8002144 <HAL_GPIO_Init>
}
 8004352:	bf00      	nop
 8004354:	3730      	adds	r7, #48	; 0x30
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	40003800 	.word	0x40003800
 8004360:	40023800 	.word	0x40023800
 8004364:	40020400 	.word	0x40020400
 8004368:	40003c00 	.word	0x40003c00

0800436c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	607b      	str	r3, [r7, #4]
 8004376:	4b10      	ldr	r3, [pc, #64]	; (80043b8 <HAL_MspInit+0x4c>)
 8004378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437a:	4a0f      	ldr	r2, [pc, #60]	; (80043b8 <HAL_MspInit+0x4c>)
 800437c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004380:	6453      	str	r3, [r2, #68]	; 0x44
 8004382:	4b0d      	ldr	r3, [pc, #52]	; (80043b8 <HAL_MspInit+0x4c>)
 8004384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800438a:	607b      	str	r3, [r7, #4]
 800438c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800438e:	2300      	movs	r3, #0
 8004390:	603b      	str	r3, [r7, #0]
 8004392:	4b09      	ldr	r3, [pc, #36]	; (80043b8 <HAL_MspInit+0x4c>)
 8004394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004396:	4a08      	ldr	r2, [pc, #32]	; (80043b8 <HAL_MspInit+0x4c>)
 8004398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800439c:	6413      	str	r3, [r2, #64]	; 0x40
 800439e:	4b06      	ldr	r3, [pc, #24]	; (80043b8 <HAL_MspInit+0x4c>)
 80043a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043a6:	603b      	str	r3, [r7, #0]
 80043a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	40023800 	.word	0x40023800

080043bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043bc:	b480      	push	{r7}
 80043be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80043c0:	bf00      	nop
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr

080043ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043ca:	b480      	push	{r7}
 80043cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043ce:	e7fe      	b.n	80043ce <HardFault_Handler+0x4>

080043d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043d4:	e7fe      	b.n	80043d4 <MemManage_Handler+0x4>

080043d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043d6:	b480      	push	{r7}
 80043d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043da:	e7fe      	b.n	80043da <BusFault_Handler+0x4>

080043dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043dc:	b480      	push	{r7}
 80043de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80043e0:	e7fe      	b.n	80043e0 <UsageFault_Handler+0x4>

080043e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80043e2:	b480      	push	{r7}
 80043e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80043e6:	bf00      	nop
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80043f4:	bf00      	nop
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80043fe:	b480      	push	{r7}
 8004400:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004402:	bf00      	nop
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004410:	f7fc fe14 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004414:	bf00      	nop
 8004416:	bd80      	pop	{r7, pc}

08004418 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800441c:	4805      	ldr	r0, [pc, #20]	; (8004434 <TIM6_DAC_IRQHandler+0x1c>)
 800441e:	f7fe fd47 	bl	8002eb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  g_test++;
 8004422:	4b05      	ldr	r3, [pc, #20]	; (8004438 <TIM6_DAC_IRQHandler+0x20>)
 8004424:	881b      	ldrh	r3, [r3, #0]
 8004426:	3301      	adds	r3, #1
 8004428:	b29a      	uxth	r2, r3
 800442a:	4b03      	ldr	r3, [pc, #12]	; (8004438 <TIM6_DAC_IRQHandler+0x20>)
 800442c:	801a      	strh	r2, [r3, #0]

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800442e:	bf00      	nop
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	2000085c 	.word	0x2000085c
 8004438:	2000060c 	.word	0x2000060c

0800443c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004440:	4802      	ldr	r0, [pc, #8]	; (800444c <DMA2_Stream0_IRQHandler+0x10>)
 8004442:	f7fd fc17 	bl	8001c74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004446:	bf00      	nop
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	2000070c 	.word	0x2000070c

08004450 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800445c:	2300      	movs	r3, #0
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	e00a      	b.n	8004478 <_read+0x28>
		*ptr++ = __io_getchar();
 8004462:	f3af 8000 	nop.w
 8004466:	4601      	mov	r1, r0
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	1c5a      	adds	r2, r3, #1
 800446c:	60ba      	str	r2, [r7, #8]
 800446e:	b2ca      	uxtb	r2, r1
 8004470:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	3301      	adds	r3, #1
 8004476:	617b      	str	r3, [r7, #20]
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	429a      	cmp	r2, r3
 800447e:	dbf0      	blt.n	8004462 <_read+0x12>
	}

	return len;
 8004480:	687b      	ldr	r3, [r7, #4]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3718      	adds	r7, #24
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 800448a:	b580      	push	{r7, lr}
 800448c:	b084      	sub	sp, #16
 800448e:	af00      	add	r7, sp, #0
 8004490:	60f8      	str	r0, [r7, #12]
 8004492:	60b9      	str	r1, [r7, #8]
 8004494:	607a      	str	r2, [r7, #4]
//		__io_putchar(*ptr++);
//	}
//	return len;

	(void) file; /* Not used, avoid warning */
	SEGGER_RTT_Write(0, ptr, len);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	461a      	mov	r2, r3
 800449a:	68b9      	ldr	r1, [r7, #8]
 800449c:	2000      	movs	r0, #0
 800449e:	f7ff fb0f 	bl	8003ac0 <SEGGER_RTT_Write>
	return len;
 80044a2:	687b      	ldr	r3, [r7, #4]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <_close>:

int _close(int file) {
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
	return -1;
 80044b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <_fstat>:

int _fstat(int file, struct stat *st) {
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80044d4:	605a      	str	r2, [r3, #4]
	return 0;
 80044d6:	2300      	movs	r3, #0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <_isatty>:

int _isatty(int file) {
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
	return 1;
 80044ec:	2301      	movs	r3, #1
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	370c      	adds	r7, #12
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr

080044fa <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80044fa:	b480      	push	{r7}
 80044fc:	b085      	sub	sp, #20
 80044fe:	af00      	add	r7, sp, #0
 8004500:	60f8      	str	r0, [r7, #12]
 8004502:	60b9      	str	r1, [r7, #8]
 8004504:	607a      	str	r2, [r7, #4]
	return 0;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3714      	adds	r7, #20
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800451c:	4b11      	ldr	r3, [pc, #68]	; (8004564 <_sbrk+0x50>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d102      	bne.n	800452a <_sbrk+0x16>
		heap_end = &end;
 8004524:	4b0f      	ldr	r3, [pc, #60]	; (8004564 <_sbrk+0x50>)
 8004526:	4a10      	ldr	r2, [pc, #64]	; (8004568 <_sbrk+0x54>)
 8004528:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800452a:	4b0e      	ldr	r3, [pc, #56]	; (8004564 <_sbrk+0x50>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004530:	4b0c      	ldr	r3, [pc, #48]	; (8004564 <_sbrk+0x50>)
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4413      	add	r3, r2
 8004538:	466a      	mov	r2, sp
 800453a:	4293      	cmp	r3, r2
 800453c:	d907      	bls.n	800454e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800453e:	f000 fbb5 	bl	8004cac <__errno>
 8004542:	4602      	mov	r2, r0
 8004544:	230c      	movs	r3, #12
 8004546:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004548:	f04f 33ff 	mov.w	r3, #4294967295
 800454c:	e006      	b.n	800455c <_sbrk+0x48>
	}

	heap_end += incr;
 800454e:	4b05      	ldr	r3, [pc, #20]	; (8004564 <_sbrk+0x50>)
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4413      	add	r3, r2
 8004556:	4a03      	ldr	r2, [pc, #12]	; (8004564 <_sbrk+0x50>)
 8004558:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800455a:	68fb      	ldr	r3, [r7, #12]
}
 800455c:	4618      	mov	r0, r3
 800455e:	3710      	adds	r7, #16
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	20000608 	.word	0x20000608
 8004568:	20000bc8 	.word	0x20000bc8

0800456c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004570:	4b16      	ldr	r3, [pc, #88]	; (80045cc <SystemInit+0x60>)
 8004572:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004576:	4a15      	ldr	r2, [pc, #84]	; (80045cc <SystemInit+0x60>)
 8004578:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800457c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004580:	4b13      	ldr	r3, [pc, #76]	; (80045d0 <SystemInit+0x64>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a12      	ldr	r2, [pc, #72]	; (80045d0 <SystemInit+0x64>)
 8004586:	f043 0301 	orr.w	r3, r3, #1
 800458a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800458c:	4b10      	ldr	r3, [pc, #64]	; (80045d0 <SystemInit+0x64>)
 800458e:	2200      	movs	r2, #0
 8004590:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004592:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <SystemInit+0x64>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a0e      	ldr	r2, [pc, #56]	; (80045d0 <SystemInit+0x64>)
 8004598:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800459c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045a0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80045a2:	4b0b      	ldr	r3, [pc, #44]	; (80045d0 <SystemInit+0x64>)
 80045a4:	4a0b      	ldr	r2, [pc, #44]	; (80045d4 <SystemInit+0x68>)
 80045a6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80045a8:	4b09      	ldr	r3, [pc, #36]	; (80045d0 <SystemInit+0x64>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a08      	ldr	r2, [pc, #32]	; (80045d0 <SystemInit+0x64>)
 80045ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045b2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80045b4:	4b06      	ldr	r3, [pc, #24]	; (80045d0 <SystemInit+0x64>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80045ba:	4b04      	ldr	r3, [pc, #16]	; (80045cc <SystemInit+0x60>)
 80045bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80045c0:	609a      	str	r2, [r3, #8]
#endif
}
 80045c2:	bf00      	nop
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	e000ed00 	.word	0xe000ed00
 80045d0:	40023800 	.word	0x40023800
 80045d4:	24003010 	.word	0x24003010

080045d8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b08a      	sub	sp, #40	; 0x28
 80045dc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045de:	f107 0320 	add.w	r3, r7, #32
 80045e2:	2200      	movs	r2, #0
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045e8:	1d3b      	adds	r3, r7, #4
 80045ea:	2200      	movs	r2, #0
 80045ec:	601a      	str	r2, [r3, #0]
 80045ee:	605a      	str	r2, [r3, #4]
 80045f0:	609a      	str	r2, [r3, #8]
 80045f2:	60da      	str	r2, [r3, #12]
 80045f4:	611a      	str	r2, [r3, #16]
 80045f6:	615a      	str	r2, [r3, #20]
 80045f8:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80045fa:	4b27      	ldr	r3, [pc, #156]	; (8004698 <MX_TIM2_Init+0xc0>)
 80045fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004600:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004602:	4b25      	ldr	r3, [pc, #148]	; (8004698 <MX_TIM2_Init+0xc0>)
 8004604:	2200      	movs	r2, #0
 8004606:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004608:	4b23      	ldr	r3, [pc, #140]	; (8004698 <MX_TIM2_Init+0xc0>)
 800460a:	2200      	movs	r2, #0
 800460c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 800460e:	4b22      	ldr	r3, [pc, #136]	; (8004698 <MX_TIM2_Init+0xc0>)
 8004610:	2200      	movs	r2, #0
 8004612:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004614:	4b20      	ldr	r3, [pc, #128]	; (8004698 <MX_TIM2_Init+0xc0>)
 8004616:	2200      	movs	r2, #0
 8004618:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800461a:	4b1f      	ldr	r3, [pc, #124]	; (8004698 <MX_TIM2_Init+0xc0>)
 800461c:	2200      	movs	r2, #0
 800461e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004620:	481d      	ldr	r0, [pc, #116]	; (8004698 <MX_TIM2_Init+0xc0>)
 8004622:	f7fe fc1a 	bl	8002e5a <HAL_TIM_PWM_Init>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d001      	beq.n	8004630 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800462c:	f7ff fd9c 	bl	8004168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004630:	2300      	movs	r3, #0
 8004632:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004634:	2300      	movs	r3, #0
 8004636:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004638:	f107 0320 	add.w	r3, r7, #32
 800463c:	4619      	mov	r1, r3
 800463e:	4816      	ldr	r0, [pc, #88]	; (8004698 <MX_TIM2_Init+0xc0>)
 8004640:	f7ff f886 	bl	8003750 <HAL_TIMEx_MasterConfigSynchronization>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800464a:	f7ff fd8d 	bl	8004168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800464e:	2360      	movs	r3, #96	; 0x60
 8004650:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004652:	2300      	movs	r3, #0
 8004654:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004656:	2300      	movs	r3, #0
 8004658:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800465a:	2300      	movs	r3, #0
 800465c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800465e:	1d3b      	adds	r3, r7, #4
 8004660:	2200      	movs	r2, #0
 8004662:	4619      	mov	r1, r3
 8004664:	480c      	ldr	r0, [pc, #48]	; (8004698 <MX_TIM2_Init+0xc0>)
 8004666:	f7fe fd2b 	bl	80030c0 <HAL_TIM_PWM_ConfigChannel>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d001      	beq.n	8004674 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8004670:	f7ff fd7a 	bl	8004168 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004674:	1d3b      	adds	r3, r7, #4
 8004676:	2204      	movs	r2, #4
 8004678:	4619      	mov	r1, r3
 800467a:	4807      	ldr	r0, [pc, #28]	; (8004698 <MX_TIM2_Init+0xc0>)
 800467c:	f7fe fd20 	bl	80030c0 <HAL_TIM_PWM_ConfigChannel>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d001      	beq.n	800468a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8004686:	f7ff fd6f 	bl	8004168 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 800468a:	4803      	ldr	r0, [pc, #12]	; (8004698 <MX_TIM2_Init+0xc0>)
 800468c:	f000 f8f2 	bl	8004874 <HAL_TIM_MspPostInit>

}
 8004690:	bf00      	nop
 8004692:	3728      	adds	r7, #40	; 0x28
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	2000089c 	.word	0x2000089c

0800469c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08a      	sub	sp, #40	; 0x28
 80046a0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046a2:	f107 0320 	add.w	r3, r7, #32
 80046a6:	2200      	movs	r2, #0
 80046a8:	601a      	str	r2, [r3, #0]
 80046aa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80046ac:	1d3b      	adds	r3, r7, #4
 80046ae:	2200      	movs	r2, #0
 80046b0:	601a      	str	r2, [r3, #0]
 80046b2:	605a      	str	r2, [r3, #4]
 80046b4:	609a      	str	r2, [r3, #8]
 80046b6:	60da      	str	r2, [r3, #12]
 80046b8:	611a      	str	r2, [r3, #16]
 80046ba:	615a      	str	r2, [r3, #20]
 80046bc:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80046be:	4b21      	ldr	r3, [pc, #132]	; (8004744 <MX_TIM3_Init+0xa8>)
 80046c0:	4a21      	ldr	r2, [pc, #132]	; (8004748 <MX_TIM3_Init+0xac>)
 80046c2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80046c4:	4b1f      	ldr	r3, [pc, #124]	; (8004744 <MX_TIM3_Init+0xa8>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046ca:	4b1e      	ldr	r3, [pc, #120]	; (8004744 <MX_TIM3_Init+0xa8>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 80046d0:	4b1c      	ldr	r3, [pc, #112]	; (8004744 <MX_TIM3_Init+0xa8>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046d6:	4b1b      	ldr	r3, [pc, #108]	; (8004744 <MX_TIM3_Init+0xa8>)
 80046d8:	2200      	movs	r2, #0
 80046da:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046dc:	4b19      	ldr	r3, [pc, #100]	; (8004744 <MX_TIM3_Init+0xa8>)
 80046de:	2200      	movs	r2, #0
 80046e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80046e2:	4818      	ldr	r0, [pc, #96]	; (8004744 <MX_TIM3_Init+0xa8>)
 80046e4:	f7fe fbb9 	bl	8002e5a <HAL_TIM_PWM_Init>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80046ee:	f7ff fd3b 	bl	8004168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046f2:	2300      	movs	r3, #0
 80046f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046f6:	2300      	movs	r3, #0
 80046f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80046fa:	f107 0320 	add.w	r3, r7, #32
 80046fe:	4619      	mov	r1, r3
 8004700:	4810      	ldr	r0, [pc, #64]	; (8004744 <MX_TIM3_Init+0xa8>)
 8004702:	f7ff f825 	bl	8003750 <HAL_TIMEx_MasterConfigSynchronization>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d001      	beq.n	8004710 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 800470c:	f7ff fd2c 	bl	8004168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004710:	2360      	movs	r3, #96	; 0x60
 8004712:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004714:	2300      	movs	r3, #0
 8004716:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004718:	2300      	movs	r3, #0
 800471a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800471c:	2300      	movs	r3, #0
 800471e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004720:	1d3b      	adds	r3, r7, #4
 8004722:	2204      	movs	r2, #4
 8004724:	4619      	mov	r1, r3
 8004726:	4807      	ldr	r0, [pc, #28]	; (8004744 <MX_TIM3_Init+0xa8>)
 8004728:	f7fe fcca 	bl	80030c0 <HAL_TIM_PWM_ConfigChannel>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d001      	beq.n	8004736 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8004732:	f7ff fd19 	bl	8004168 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8004736:	4803      	ldr	r0, [pc, #12]	; (8004744 <MX_TIM3_Init+0xa8>)
 8004738:	f000 f89c 	bl	8004874 <HAL_TIM_MspPostInit>

}
 800473c:	bf00      	nop
 800473e:	3728      	adds	r7, #40	; 0x28
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	2000081c 	.word	0x2000081c
 8004748:	40000400 	.word	0x40000400

0800474c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004752:	463b      	mov	r3, r7
 8004754:	2200      	movs	r2, #0
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 800475a:	4b15      	ldr	r3, [pc, #84]	; (80047b0 <MX_TIM6_Init+0x64>)
 800475c:	4a15      	ldr	r2, [pc, #84]	; (80047b4 <MX_TIM6_Init+0x68>)
 800475e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 100-1;
 8004760:	4b13      	ldr	r3, [pc, #76]	; (80047b0 <MX_TIM6_Init+0x64>)
 8004762:	2263      	movs	r2, #99	; 0x63
 8004764:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004766:	4b12      	ldr	r3, [pc, #72]	; (80047b0 <MX_TIM6_Init+0x64>)
 8004768:	2200      	movs	r2, #0
 800476a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 800476c:	4b10      	ldr	r3, [pc, #64]	; (80047b0 <MX_TIM6_Init+0x64>)
 800476e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004772:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004774:	4b0e      	ldr	r3, [pc, #56]	; (80047b0 <MX_TIM6_Init+0x64>)
 8004776:	2280      	movs	r2, #128	; 0x80
 8004778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800477a:	480d      	ldr	r0, [pc, #52]	; (80047b0 <MX_TIM6_Init+0x64>)
 800477c:	f7fe fb1e 	bl	8002dbc <HAL_TIM_Base_Init>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	d001      	beq.n	800478a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004786:	f7ff fcef 	bl	8004168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800478a:	2300      	movs	r3, #0
 800478c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800478e:	2300      	movs	r3, #0
 8004790:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004792:	463b      	mov	r3, r7
 8004794:	4619      	mov	r1, r3
 8004796:	4806      	ldr	r0, [pc, #24]	; (80047b0 <MX_TIM6_Init+0x64>)
 8004798:	f7fe ffda 	bl	8003750 <HAL_TIMEx_MasterConfigSynchronization>
 800479c:	4603      	mov	r3, r0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d001      	beq.n	80047a6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80047a2:	f7ff fce1 	bl	8004168 <Error_Handler>
  }

}
 80047a6:	bf00      	nop
 80047a8:	3708      	adds	r7, #8
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	2000085c 	.word	0x2000085c
 80047b4:	40001000 	.word	0x40001000

080047b8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047c8:	d10e      	bne.n	80047e8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80047ca:	2300      	movs	r3, #0
 80047cc:	60fb      	str	r3, [r7, #12]
 80047ce:	4b13      	ldr	r3, [pc, #76]	; (800481c <HAL_TIM_PWM_MspInit+0x64>)
 80047d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d2:	4a12      	ldr	r2, [pc, #72]	; (800481c <HAL_TIM_PWM_MspInit+0x64>)
 80047d4:	f043 0301 	orr.w	r3, r3, #1
 80047d8:	6413      	str	r3, [r2, #64]	; 0x40
 80047da:	4b10      	ldr	r3, [pc, #64]	; (800481c <HAL_TIM_PWM_MspInit+0x64>)
 80047dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	60fb      	str	r3, [r7, #12]
 80047e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80047e6:	e012      	b.n	800480e <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM3)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a0c      	ldr	r2, [pc, #48]	; (8004820 <HAL_TIM_PWM_MspInit+0x68>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d10d      	bne.n	800480e <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80047f2:	2300      	movs	r3, #0
 80047f4:	60bb      	str	r3, [r7, #8]
 80047f6:	4b09      	ldr	r3, [pc, #36]	; (800481c <HAL_TIM_PWM_MspInit+0x64>)
 80047f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fa:	4a08      	ldr	r2, [pc, #32]	; (800481c <HAL_TIM_PWM_MspInit+0x64>)
 80047fc:	f043 0302 	orr.w	r3, r3, #2
 8004800:	6413      	str	r3, [r2, #64]	; 0x40
 8004802:	4b06      	ldr	r3, [pc, #24]	; (800481c <HAL_TIM_PWM_MspInit+0x64>)
 8004804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	60bb      	str	r3, [r7, #8]
 800480c:	68bb      	ldr	r3, [r7, #8]
}
 800480e:	bf00      	nop
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	40023800 	.word	0x40023800
 8004820:	40000400 	.word	0x40000400

08004824 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a0e      	ldr	r2, [pc, #56]	; (800486c <HAL_TIM_Base_MspInit+0x48>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d115      	bne.n	8004862 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004836:	2300      	movs	r3, #0
 8004838:	60fb      	str	r3, [r7, #12]
 800483a:	4b0d      	ldr	r3, [pc, #52]	; (8004870 <HAL_TIM_Base_MspInit+0x4c>)
 800483c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483e:	4a0c      	ldr	r2, [pc, #48]	; (8004870 <HAL_TIM_Base_MspInit+0x4c>)
 8004840:	f043 0310 	orr.w	r3, r3, #16
 8004844:	6413      	str	r3, [r2, #64]	; 0x40
 8004846:	4b0a      	ldr	r3, [pc, #40]	; (8004870 <HAL_TIM_Base_MspInit+0x4c>)
 8004848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484a:	f003 0310 	and.w	r3, r3, #16
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004852:	2200      	movs	r2, #0
 8004854:	2100      	movs	r1, #0
 8004856:	2036      	movs	r0, #54	; 0x36
 8004858:	f7fd f8c7 	bl	80019ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800485c:	2036      	movs	r0, #54	; 0x36
 800485e:	f7fd f8e0 	bl	8001a22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8004862:	bf00      	nop
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	40001000 	.word	0x40001000
 8004870:	40023800 	.word	0x40023800

08004874 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b08a      	sub	sp, #40	; 0x28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800487c:	f107 0314 	add.w	r3, r7, #20
 8004880:	2200      	movs	r2, #0
 8004882:	601a      	str	r2, [r3, #0]
 8004884:	605a      	str	r2, [r3, #4]
 8004886:	609a      	str	r2, [r3, #8]
 8004888:	60da      	str	r2, [r3, #12]
 800488a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004894:	d13d      	bne.n	8004912 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004896:	2300      	movs	r3, #0
 8004898:	613b      	str	r3, [r7, #16]
 800489a:	4b31      	ldr	r3, [pc, #196]	; (8004960 <HAL_TIM_MspPostInit+0xec>)
 800489c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489e:	4a30      	ldr	r2, [pc, #192]	; (8004960 <HAL_TIM_MspPostInit+0xec>)
 80048a0:	f043 0301 	orr.w	r3, r3, #1
 80048a4:	6313      	str	r3, [r2, #48]	; 0x30
 80048a6:	4b2e      	ldr	r3, [pc, #184]	; (8004960 <HAL_TIM_MspPostInit+0xec>)
 80048a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048aa:	f003 0301 	and.w	r3, r3, #1
 80048ae:	613b      	str	r3, [r7, #16]
 80048b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048b2:	2300      	movs	r3, #0
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	4b2a      	ldr	r3, [pc, #168]	; (8004960 <HAL_TIM_MspPostInit+0xec>)
 80048b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ba:	4a29      	ldr	r2, [pc, #164]	; (8004960 <HAL_TIM_MspPostInit+0xec>)
 80048bc:	f043 0302 	orr.w	r3, r3, #2
 80048c0:	6313      	str	r3, [r2, #48]	; 0x30
 80048c2:	4b27      	ldr	r3, [pc, #156]	; (8004960 <HAL_TIM_MspPostInit+0xec>)
 80048c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	60fb      	str	r3, [r7, #12]
 80048cc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = MOTER_R_PWM_Pin;
 80048ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048d4:	2302      	movs	r3, #2
 80048d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048d8:	2300      	movs	r3, #0
 80048da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048dc:	2300      	movs	r3, #0
 80048de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80048e0:	2301      	movs	r3, #1
 80048e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTER_R_PWM_GPIO_Port, &GPIO_InitStruct);
 80048e4:	f107 0314 	add.w	r3, r7, #20
 80048e8:	4619      	mov	r1, r3
 80048ea:	481e      	ldr	r0, [pc, #120]	; (8004964 <HAL_TIM_MspPostInit+0xf0>)
 80048ec:	f7fd fc2a 	bl	8002144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTER_L_PWM_Pin;
 80048f0:	2308      	movs	r3, #8
 80048f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048f4:	2302      	movs	r3, #2
 80048f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f8:	2300      	movs	r3, #0
 80048fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048fc:	2300      	movs	r3, #0
 80048fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004900:	2301      	movs	r3, #1
 8004902:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTER_L_PWM_GPIO_Port, &GPIO_InitStruct);
 8004904:	f107 0314 	add.w	r3, r7, #20
 8004908:	4619      	mov	r1, r3
 800490a:	4817      	ldr	r0, [pc, #92]	; (8004968 <HAL_TIM_MspPostInit+0xf4>)
 800490c:	f7fd fc1a 	bl	8002144 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004910:	e022      	b.n	8004958 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM3)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a15      	ldr	r2, [pc, #84]	; (800496c <HAL_TIM_MspPostInit+0xf8>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d11d      	bne.n	8004958 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800491c:	2300      	movs	r3, #0
 800491e:	60bb      	str	r3, [r7, #8]
 8004920:	4b0f      	ldr	r3, [pc, #60]	; (8004960 <HAL_TIM_MspPostInit+0xec>)
 8004922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004924:	4a0e      	ldr	r2, [pc, #56]	; (8004960 <HAL_TIM_MspPostInit+0xec>)
 8004926:	f043 0301 	orr.w	r3, r3, #1
 800492a:	6313      	str	r3, [r2, #48]	; 0x30
 800492c:	4b0c      	ldr	r3, [pc, #48]	; (8004960 <HAL_TIM_MspPostInit+0xec>)
 800492e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	60bb      	str	r3, [r7, #8]
 8004936:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Speaker_Pin;
 8004938:	2380      	movs	r3, #128	; 0x80
 800493a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800493c:	2302      	movs	r3, #2
 800493e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004940:	2300      	movs	r3, #0
 8004942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004944:	2300      	movs	r3, #0
 8004946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004948:	2302      	movs	r3, #2
 800494a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Speaker_GPIO_Port, &GPIO_InitStruct);
 800494c:	f107 0314 	add.w	r3, r7, #20
 8004950:	4619      	mov	r1, r3
 8004952:	4804      	ldr	r0, [pc, #16]	; (8004964 <HAL_TIM_MspPostInit+0xf0>)
 8004954:	f7fd fbf6 	bl	8002144 <HAL_GPIO_Init>
}
 8004958:	bf00      	nop
 800495a:	3728      	adds	r7, #40	; 0x28
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	40023800 	.word	0x40023800
 8004964:	40020000 	.word	0x40020000
 8004968:	40020400 	.word	0x40020400
 800496c:	40000400 	.word	0x40000400

08004970 <clear_Map>:
//			add_East_wall(&walldate_checked);
//		}
//	}
//}

void clear_Map(walldate_t *walldate) {
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for (i = 0; i < 16; i++) {
 8004978:	2300      	movs	r3, #0
 800497a:	73fb      	strb	r3, [r7, #15]
 800497c:	e00e      	b.n	800499c <clear_Map+0x2c>
		walldate->column[i] = 0;
 800497e:	7bfb      	ldrb	r3, [r7, #15]
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	3310      	adds	r3, #16
 8004984:	005b      	lsls	r3, r3, #1
 8004986:	4413      	add	r3, r2
 8004988:	2200      	movs	r2, #0
 800498a:	805a      	strh	r2, [r3, #2]
		walldate->row[i] = 0;
 800498c:	7bfa      	ldrb	r2, [r7, #15]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2100      	movs	r1, #0
 8004992:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (i = 0; i < 16; i++) {
 8004996:	7bfb      	ldrb	r3, [r7, #15]
 8004998:	3301      	adds	r3, #1
 800499a:	73fb      	strb	r3, [r7, #15]
 800499c:	7bfb      	ldrb	r3, [r7, #15]
 800499e:	2b0f      	cmp	r3, #15
 80049a0:	d9ed      	bls.n	800497e <clear_Map+0xe>
	}
	walldate->column[0] = 0xffff;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80049a8:	845a      	strh	r2, [r3, #34]	; 0x22
	walldate->row[0] = 0xffff;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80049b0:	801a      	strh	r2, [r3, #0]
	walldate->column[16] = 0xffff;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80049b8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	walldate->row[16] = 0xffff;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80049c2:	841a      	strh	r2, [r3, #32]
	walldate->column[1] = 0x0001;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	849a      	strh	r2, [r3, #36]	; 0x24
}
 80049ca:	bf00      	nop
 80049cc:	3714      	adds	r7, #20
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
	...

080049d8 <output_Walldate>:
		walldate->row[i] = 0xffff;
		walldate->row[1] = 0xfffe;
	}
}

void output_Walldate(walldate_t *walldate) {
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
	int x_check, y_check;
	printf("\n");
 80049e0:	200a      	movs	r0, #10
 80049e2:	f000 fe15 	bl	8005610 <putchar>
	for (y_check = 15; y_check >= 0; y_check--) {
 80049e6:	230f      	movs	r3, #15
 80049e8:	60bb      	str	r3, [r7, #8]
 80049ea:	e080      	b.n	8004aee <output_Walldate+0x116>
		printf("\x1b[31m");
 80049ec:	485a      	ldr	r0, [pc, #360]	; (8004b58 <output_Walldate+0x180>)
 80049ee:	f000 fdf7 	bl	80055e0 <iprintf>
		printf("+");
 80049f2:	202b      	movs	r0, #43	; 0x2b
 80049f4:	f000 fe0c 	bl	8005610 <putchar>
		for (x_check = 0; x_check < 16; x_check++) {
 80049f8:	2300      	movs	r3, #0
 80049fa:	60fb      	str	r3, [r7, #12]
 80049fc:	e01e      	b.n	8004a3c <output_Walldate+0x64>
			if (getWall(x_check, y_check, North, walldate) == 1) {
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	68b9      	ldr	r1, [r7, #8]
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 f8b3 	bl	8004b70 <getWall>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d106      	bne.n	8004a1e <output_Walldate+0x46>
				printf("\x1b[31m");
 8004a10:	4851      	ldr	r0, [pc, #324]	; (8004b58 <output_Walldate+0x180>)
 8004a12:	f000 fde5 	bl	80055e0 <iprintf>
				printf("-----");
 8004a16:	4851      	ldr	r0, [pc, #324]	; (8004b5c <output_Walldate+0x184>)
 8004a18:	f000 fde2 	bl	80055e0 <iprintf>
 8004a1c:	e005      	b.n	8004a2a <output_Walldate+0x52>
			} else {
				printf("\x1b[m");
 8004a1e:	4850      	ldr	r0, [pc, #320]	; (8004b60 <output_Walldate+0x188>)
 8004a20:	f000 fdde 	bl	80055e0 <iprintf>
				printf("     ");
 8004a24:	484f      	ldr	r0, [pc, #316]	; (8004b64 <output_Walldate+0x18c>)
 8004a26:	f000 fddb 	bl	80055e0 <iprintf>
			}
			printf("\x1b[31m");
 8004a2a:	484b      	ldr	r0, [pc, #300]	; (8004b58 <output_Walldate+0x180>)
 8004a2c:	f000 fdd8 	bl	80055e0 <iprintf>
			printf("+");
 8004a30:	202b      	movs	r0, #43	; 0x2b
 8004a32:	f000 fded 	bl	8005610 <putchar>
		for (x_check = 0; x_check < 16; x_check++) {
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	60fb      	str	r3, [r7, #12]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2b0f      	cmp	r3, #15
 8004a40:	dddd      	ble.n	80049fe <output_Walldate+0x26>
		}
		printf("\n");
 8004a42:	200a      	movs	r0, #10
 8004a44:	f000 fde4 	bl	8005610 <putchar>
		for (x_check = 0; x_check < 16; x_check++) {
 8004a48:	2300      	movs	r3, #0
 8004a4a:	60fb      	str	r3, [r7, #12]
 8004a4c:	e033      	b.n	8004ab6 <output_Walldate+0xde>
			if (getWall(x_check, y_check, West, walldate) == 1) {
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2201      	movs	r2, #1
 8004a52:	68b9      	ldr	r1, [r7, #8]
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	f000 f88b 	bl	8004b70 <getWall>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d106      	bne.n	8004a6e <output_Walldate+0x96>
				printf("\x1b[31m");
 8004a60:	483d      	ldr	r0, [pc, #244]	; (8004b58 <output_Walldate+0x180>)
 8004a62:	f000 fdbd 	bl	80055e0 <iprintf>
				printf("|");
 8004a66:	207c      	movs	r0, #124	; 0x7c
 8004a68:	f000 fdd2 	bl	8005610 <putchar>
 8004a6c:	e002      	b.n	8004a74 <output_Walldate+0x9c>
			} else {
				printf(" ");
 8004a6e:	2020      	movs	r0, #32
 8004a70:	f000 fdce 	bl	8005610 <putchar>
			}
			printf("\x1b[m");
 8004a74:	483a      	ldr	r0, [pc, #232]	; (8004b60 <output_Walldate+0x188>)
 8004a76:	f000 fdb3 	bl	80055e0 <iprintf>
			if (step_map[x_check][y_check] < 1000) {
 8004a7a:	493b      	ldr	r1, [pc, #236]	; (8004b68 <output_Walldate+0x190>)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	011a      	lsls	r2, r3, #4
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	4413      	add	r3, r2
 8004a84:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004a88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a8c:	d20b      	bcs.n	8004aa6 <output_Walldate+0xce>
				printf(" %3d ", step_map[x_check][y_check]); //step_Map[x_check][y_check]
 8004a8e:	4936      	ldr	r1, [pc, #216]	; (8004b68 <output_Walldate+0x190>)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	011a      	lsls	r2, r3, #4
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	4413      	add	r3, r2
 8004a98:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	4833      	ldr	r0, [pc, #204]	; (8004b6c <output_Walldate+0x194>)
 8004aa0:	f000 fd9e 	bl	80055e0 <iprintf>
 8004aa4:	e004      	b.n	8004ab0 <output_Walldate+0xd8>
			} else {
				printf(" %3d ", 999);
 8004aa6:	f240 31e7 	movw	r1, #999	; 0x3e7
 8004aaa:	4830      	ldr	r0, [pc, #192]	; (8004b6c <output_Walldate+0x194>)
 8004aac:	f000 fd98 	bl	80055e0 <iprintf>
		for (x_check = 0; x_check < 16; x_check++) {
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	60fb      	str	r3, [r7, #12]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2b0f      	cmp	r3, #15
 8004aba:	ddc8      	ble.n	8004a4e <output_Walldate+0x76>
			}
		}
		if (getWall(15, y_check, East, walldate) == 1) {
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2203      	movs	r2, #3
 8004ac0:	68b9      	ldr	r1, [r7, #8]
 8004ac2:	200f      	movs	r0, #15
 8004ac4:	f000 f854 	bl	8004b70 <getWall>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d106      	bne.n	8004adc <output_Walldate+0x104>
			printf("\x1b[31m");
 8004ace:	4822      	ldr	r0, [pc, #136]	; (8004b58 <output_Walldate+0x180>)
 8004ad0:	f000 fd86 	bl	80055e0 <iprintf>
			printf("|");
 8004ad4:	207c      	movs	r0, #124	; 0x7c
 8004ad6:	f000 fd9b 	bl	8005610 <putchar>
 8004ada:	e002      	b.n	8004ae2 <output_Walldate+0x10a>
		} else {
			printf(" ");
 8004adc:	2020      	movs	r0, #32
 8004ade:	f000 fd97 	bl	8005610 <putchar>
		}
		printf("\n");
 8004ae2:	200a      	movs	r0, #10
 8004ae4:	f000 fd94 	bl	8005610 <putchar>
	for (y_check = 15; y_check >= 0; y_check--) {
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	3b01      	subs	r3, #1
 8004aec:	60bb      	str	r3, [r7, #8]
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f6bf af7b 	bge.w	80049ec <output_Walldate+0x14>
	}
	printf("+");
 8004af6:	202b      	movs	r0, #43	; 0x2b
 8004af8:	f000 fd8a 	bl	8005610 <putchar>
	y_check = 0;
 8004afc:	2300      	movs	r3, #0
 8004afe:	60bb      	str	r3, [r7, #8]
	for (x_check = 0; x_check < 16; x_check++) {
 8004b00:	2300      	movs	r3, #0
 8004b02:	60fb      	str	r3, [r7, #12]
 8004b04:	e018      	b.n	8004b38 <output_Walldate+0x160>
		if (getWall(x_check, y_check, South, walldate) == 1) {
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2202      	movs	r2, #2
 8004b0a:	68b9      	ldr	r1, [r7, #8]
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f000 f82f 	bl	8004b70 <getWall>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d106      	bne.n	8004b26 <output_Walldate+0x14e>
			printf("\x1b[31m");
 8004b18:	480f      	ldr	r0, [pc, #60]	; (8004b58 <output_Walldate+0x180>)
 8004b1a:	f000 fd61 	bl	80055e0 <iprintf>
			printf("-----");
 8004b1e:	480f      	ldr	r0, [pc, #60]	; (8004b5c <output_Walldate+0x184>)
 8004b20:	f000 fd5e 	bl	80055e0 <iprintf>
 8004b24:	e002      	b.n	8004b2c <output_Walldate+0x154>
		} else {
			printf("     ");
 8004b26:	480f      	ldr	r0, [pc, #60]	; (8004b64 <output_Walldate+0x18c>)
 8004b28:	f000 fd5a 	bl	80055e0 <iprintf>
		}
		printf("+");
 8004b2c:	202b      	movs	r0, #43	; 0x2b
 8004b2e:	f000 fd6f 	bl	8005610 <putchar>
	for (x_check = 0; x_check < 16; x_check++) {
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	3301      	adds	r3, #1
 8004b36:	60fb      	str	r3, [r7, #12]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2b0f      	cmp	r3, #15
 8004b3c:	dde3      	ble.n	8004b06 <output_Walldate+0x12e>
	}
	printf("\x1b[m");
 8004b3e:	4808      	ldr	r0, [pc, #32]	; (8004b60 <output_Walldate+0x188>)
 8004b40:	f000 fd4e 	bl	80055e0 <iprintf>
	printf("\n");
 8004b44:	200a      	movs	r0, #10
 8004b46:	f000 fd63 	bl	8005610 <putchar>
	printf("\n");
 8004b4a:	200a      	movs	r0, #10
 8004b4c:	f000 fd60 	bl	8005610 <putchar>
}
 8004b50:	bf00      	nop
 8004b52:	3710      	adds	r7, #16
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	08007450 	.word	0x08007450
 8004b5c:	08007458 	.word	0x08007458
 8004b60:	08007460 	.word	0x08007460
 8004b64:	08007464 	.word	0x08007464
 8004b68:	2000096c 	.word	0x2000096c
 8004b6c:	0800746c 	.word	0x0800746c

08004b70 <getWall>:

int getWall(int x_check, int y_check, int direction_check, walldate_t *walldate) { //(x,y,
 8004b70:	b480      	push	{r7}
 8004b72:	b087      	sub	sp, #28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
 8004b7c:	603b      	str	r3, [r7, #0]
	int check_wall = 1;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	617b      	str	r3, [r7, #20]
	if (direction_check > 3) {
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2b03      	cmp	r3, #3
 8004b86:	dd02      	ble.n	8004b8e <getWall+0x1e>
		direction_check = direction_check - 4;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	3b04      	subs	r3, #4
 8004b8c:	607b      	str	r3, [r7, #4]
	}
	if (direction_check == North) {
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d113      	bne.n	8004bbc <getWall+0x4c>
		check_wall <<= x_check;
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	617b      	str	r3, [r7, #20]
		check_wall &= walldate->row[y_check + 1];
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	1c5a      	adds	r2, r3, #1
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004ba8:	461a      	mov	r2, r3
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	4013      	ands	r3, r2
 8004bae:	617b      	str	r3, [r7, #20]
		if (check_wall != 0) {
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d048      	beq.n	8004c48 <getWall+0xd8>
			check_wall = 1;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	617b      	str	r3, [r7, #20]
 8004bba:	e045      	b.n	8004c48 <getWall+0xd8>
		}
	} else if (direction_check == East) {
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b03      	cmp	r3, #3
 8004bc0:	d115      	bne.n	8004bee <getWall+0x7e>
		check_wall <<= y_check;
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bca:	617b      	str	r3, [r7, #20]
		check_wall &= walldate->column[x_check + 1];
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	3301      	adds	r3, #1
 8004bd0:	683a      	ldr	r2, [r7, #0]
 8004bd2:	3310      	adds	r3, #16
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	4413      	add	r3, r2
 8004bd8:	885b      	ldrh	r3, [r3, #2]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	4013      	ands	r3, r2
 8004be0:	617b      	str	r3, [r7, #20]
		if (check_wall != 0) {
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d02f      	beq.n	8004c48 <getWall+0xd8>
			check_wall = 1;
 8004be8:	2301      	movs	r3, #1
 8004bea:	617b      	str	r3, [r7, #20]
 8004bec:	e02c      	b.n	8004c48 <getWall+0xd8>
		}
	} else if (direction_check == South) {
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d112      	bne.n	8004c1a <getWall+0xaa>
		check_wall <<= x_check;
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfc:	617b      	str	r3, [r7, #20]
		check_wall &= walldate->row[y_check];
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004c06:	461a      	mov	r2, r3
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	617b      	str	r3, [r7, #20]
		if (check_wall != 0) {
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d019      	beq.n	8004c48 <getWall+0xd8>
			check_wall = 1;
 8004c14:	2301      	movs	r3, #1
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	e016      	b.n	8004c48 <getWall+0xd8>
		}
	} else if (direction_check == West) {
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d113      	bne.n	8004c48 <getWall+0xd8>
		check_wall <<= y_check;
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	fa02 f303 	lsl.w	r3, r2, r3
 8004c28:	617b      	str	r3, [r7, #20]
		check_wall &= walldate->column[x_check];
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	3310      	adds	r3, #16
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	4413      	add	r3, r2
 8004c34:	885b      	ldrh	r3, [r3, #2]
 8004c36:	461a      	mov	r2, r3
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	617b      	str	r3, [r7, #20]
		if (check_wall != 0) {
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <getWall+0xd8>
			check_wall = 1;
 8004c44:	2301      	movs	r3, #1
 8004c46:	617b      	str	r3, [r7, #20]
		}
	}
	return check_wall;
 8004c48:	697b      	ldr	r3, [r7, #20]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	371c      	adds	r7, #28
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
	...

08004c58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8004c58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c90 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8004c5c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004c5e:	e003      	b.n	8004c68 <LoopCopyDataInit>

08004c60 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004c60:	4b0c      	ldr	r3, [pc, #48]	; (8004c94 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004c62:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004c64:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004c66:	3104      	adds	r1, #4

08004c68 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004c68:	480b      	ldr	r0, [pc, #44]	; (8004c98 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004c6a:	4b0c      	ldr	r3, [pc, #48]	; (8004c9c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004c6c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004c6e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004c70:	d3f6      	bcc.n	8004c60 <CopyDataInit>
  ldr  r2, =_sbss
 8004c72:	4a0b      	ldr	r2, [pc, #44]	; (8004ca0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004c74:	e002      	b.n	8004c7c <LoopFillZerobss>

08004c76 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8004c76:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004c78:	f842 3b04 	str.w	r3, [r2], #4

08004c7c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004c7c:	4b09      	ldr	r3, [pc, #36]	; (8004ca4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004c7e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004c80:	d3f9      	bcc.n	8004c76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004c82:	f7ff fc73 	bl	800456c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c86:	f000 f817 	bl	8004cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004c8a:	f7ff f99b 	bl	8003fc4 <main>
  bx  lr    
 8004c8e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004c90:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8004c94:	08007760 	.word	0x08007760
  ldr  r0, =_sdata
 8004c98:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004c9c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8004ca0:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8004ca4:	20000bc4 	.word	0x20000bc4

08004ca8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ca8:	e7fe      	b.n	8004ca8 <ADC_IRQHandler>
	...

08004cac <__errno>:
 8004cac:	4b01      	ldr	r3, [pc, #4]	; (8004cb4 <__errno+0x8>)
 8004cae:	6818      	ldr	r0, [r3, #0]
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	2000000c 	.word	0x2000000c

08004cb8 <__libc_init_array>:
 8004cb8:	b570      	push	{r4, r5, r6, lr}
 8004cba:	4e0d      	ldr	r6, [pc, #52]	; (8004cf0 <__libc_init_array+0x38>)
 8004cbc:	4c0d      	ldr	r4, [pc, #52]	; (8004cf4 <__libc_init_array+0x3c>)
 8004cbe:	1ba4      	subs	r4, r4, r6
 8004cc0:	10a4      	asrs	r4, r4, #2
 8004cc2:	2500      	movs	r5, #0
 8004cc4:	42a5      	cmp	r5, r4
 8004cc6:	d109      	bne.n	8004cdc <__libc_init_array+0x24>
 8004cc8:	4e0b      	ldr	r6, [pc, #44]	; (8004cf8 <__libc_init_array+0x40>)
 8004cca:	4c0c      	ldr	r4, [pc, #48]	; (8004cfc <__libc_init_array+0x44>)
 8004ccc:	f002 fb92 	bl	80073f4 <_init>
 8004cd0:	1ba4      	subs	r4, r4, r6
 8004cd2:	10a4      	asrs	r4, r4, #2
 8004cd4:	2500      	movs	r5, #0
 8004cd6:	42a5      	cmp	r5, r4
 8004cd8:	d105      	bne.n	8004ce6 <__libc_init_array+0x2e>
 8004cda:	bd70      	pop	{r4, r5, r6, pc}
 8004cdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ce0:	4798      	blx	r3
 8004ce2:	3501      	adds	r5, #1
 8004ce4:	e7ee      	b.n	8004cc4 <__libc_init_array+0xc>
 8004ce6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004cea:	4798      	blx	r3
 8004cec:	3501      	adds	r5, #1
 8004cee:	e7f2      	b.n	8004cd6 <__libc_init_array+0x1e>
 8004cf0:	08007758 	.word	0x08007758
 8004cf4:	08007758 	.word	0x08007758
 8004cf8:	08007758 	.word	0x08007758
 8004cfc:	0800775c 	.word	0x0800775c

08004d00 <memcpy>:
 8004d00:	b510      	push	{r4, lr}
 8004d02:	1e43      	subs	r3, r0, #1
 8004d04:	440a      	add	r2, r1
 8004d06:	4291      	cmp	r1, r2
 8004d08:	d100      	bne.n	8004d0c <memcpy+0xc>
 8004d0a:	bd10      	pop	{r4, pc}
 8004d0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d14:	e7f7      	b.n	8004d06 <memcpy+0x6>

08004d16 <memset>:
 8004d16:	4402      	add	r2, r0
 8004d18:	4603      	mov	r3, r0
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d100      	bne.n	8004d20 <memset+0xa>
 8004d1e:	4770      	bx	lr
 8004d20:	f803 1b01 	strb.w	r1, [r3], #1
 8004d24:	e7f9      	b.n	8004d1a <memset+0x4>

08004d26 <__cvt>:
 8004d26:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d2a:	ec55 4b10 	vmov	r4, r5, d0
 8004d2e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004d30:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004d34:	2d00      	cmp	r5, #0
 8004d36:	460e      	mov	r6, r1
 8004d38:	4691      	mov	r9, r2
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	bfb8      	it	lt
 8004d3e:	4622      	movlt	r2, r4
 8004d40:	462b      	mov	r3, r5
 8004d42:	f027 0720 	bic.w	r7, r7, #32
 8004d46:	bfbb      	ittet	lt
 8004d48:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004d4c:	461d      	movlt	r5, r3
 8004d4e:	2300      	movge	r3, #0
 8004d50:	232d      	movlt	r3, #45	; 0x2d
 8004d52:	bfb8      	it	lt
 8004d54:	4614      	movlt	r4, r2
 8004d56:	2f46      	cmp	r7, #70	; 0x46
 8004d58:	700b      	strb	r3, [r1, #0]
 8004d5a:	d004      	beq.n	8004d66 <__cvt+0x40>
 8004d5c:	2f45      	cmp	r7, #69	; 0x45
 8004d5e:	d100      	bne.n	8004d62 <__cvt+0x3c>
 8004d60:	3601      	adds	r6, #1
 8004d62:	2102      	movs	r1, #2
 8004d64:	e000      	b.n	8004d68 <__cvt+0x42>
 8004d66:	2103      	movs	r1, #3
 8004d68:	ab03      	add	r3, sp, #12
 8004d6a:	9301      	str	r3, [sp, #4]
 8004d6c:	ab02      	add	r3, sp, #8
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	4632      	mov	r2, r6
 8004d72:	4653      	mov	r3, sl
 8004d74:	ec45 4b10 	vmov	d0, r4, r5
 8004d78:	f000 fcea 	bl	8005750 <_dtoa_r>
 8004d7c:	2f47      	cmp	r7, #71	; 0x47
 8004d7e:	4680      	mov	r8, r0
 8004d80:	d102      	bne.n	8004d88 <__cvt+0x62>
 8004d82:	f019 0f01 	tst.w	r9, #1
 8004d86:	d026      	beq.n	8004dd6 <__cvt+0xb0>
 8004d88:	2f46      	cmp	r7, #70	; 0x46
 8004d8a:	eb08 0906 	add.w	r9, r8, r6
 8004d8e:	d111      	bne.n	8004db4 <__cvt+0x8e>
 8004d90:	f898 3000 	ldrb.w	r3, [r8]
 8004d94:	2b30      	cmp	r3, #48	; 0x30
 8004d96:	d10a      	bne.n	8004dae <__cvt+0x88>
 8004d98:	2200      	movs	r2, #0
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	4620      	mov	r0, r4
 8004d9e:	4629      	mov	r1, r5
 8004da0:	f7fb feba 	bl	8000b18 <__aeabi_dcmpeq>
 8004da4:	b918      	cbnz	r0, 8004dae <__cvt+0x88>
 8004da6:	f1c6 0601 	rsb	r6, r6, #1
 8004daa:	f8ca 6000 	str.w	r6, [sl]
 8004dae:	f8da 3000 	ldr.w	r3, [sl]
 8004db2:	4499      	add	r9, r3
 8004db4:	2200      	movs	r2, #0
 8004db6:	2300      	movs	r3, #0
 8004db8:	4620      	mov	r0, r4
 8004dba:	4629      	mov	r1, r5
 8004dbc:	f7fb feac 	bl	8000b18 <__aeabi_dcmpeq>
 8004dc0:	b938      	cbnz	r0, 8004dd2 <__cvt+0xac>
 8004dc2:	2230      	movs	r2, #48	; 0x30
 8004dc4:	9b03      	ldr	r3, [sp, #12]
 8004dc6:	454b      	cmp	r3, r9
 8004dc8:	d205      	bcs.n	8004dd6 <__cvt+0xb0>
 8004dca:	1c59      	adds	r1, r3, #1
 8004dcc:	9103      	str	r1, [sp, #12]
 8004dce:	701a      	strb	r2, [r3, #0]
 8004dd0:	e7f8      	b.n	8004dc4 <__cvt+0x9e>
 8004dd2:	f8cd 900c 	str.w	r9, [sp, #12]
 8004dd6:	9b03      	ldr	r3, [sp, #12]
 8004dd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004dda:	eba3 0308 	sub.w	r3, r3, r8
 8004dde:	4640      	mov	r0, r8
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	b004      	add	sp, #16
 8004de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004de8 <__exponent>:
 8004de8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dea:	2900      	cmp	r1, #0
 8004dec:	4604      	mov	r4, r0
 8004dee:	bfba      	itte	lt
 8004df0:	4249      	neglt	r1, r1
 8004df2:	232d      	movlt	r3, #45	; 0x2d
 8004df4:	232b      	movge	r3, #43	; 0x2b
 8004df6:	2909      	cmp	r1, #9
 8004df8:	f804 2b02 	strb.w	r2, [r4], #2
 8004dfc:	7043      	strb	r3, [r0, #1]
 8004dfe:	dd20      	ble.n	8004e42 <__exponent+0x5a>
 8004e00:	f10d 0307 	add.w	r3, sp, #7
 8004e04:	461f      	mov	r7, r3
 8004e06:	260a      	movs	r6, #10
 8004e08:	fb91 f5f6 	sdiv	r5, r1, r6
 8004e0c:	fb06 1115 	mls	r1, r6, r5, r1
 8004e10:	3130      	adds	r1, #48	; 0x30
 8004e12:	2d09      	cmp	r5, #9
 8004e14:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004e18:	f103 32ff 	add.w	r2, r3, #4294967295
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	dc09      	bgt.n	8004e34 <__exponent+0x4c>
 8004e20:	3130      	adds	r1, #48	; 0x30
 8004e22:	3b02      	subs	r3, #2
 8004e24:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004e28:	42bb      	cmp	r3, r7
 8004e2a:	4622      	mov	r2, r4
 8004e2c:	d304      	bcc.n	8004e38 <__exponent+0x50>
 8004e2e:	1a10      	subs	r0, r2, r0
 8004e30:	b003      	add	sp, #12
 8004e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e34:	4613      	mov	r3, r2
 8004e36:	e7e7      	b.n	8004e08 <__exponent+0x20>
 8004e38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e3c:	f804 2b01 	strb.w	r2, [r4], #1
 8004e40:	e7f2      	b.n	8004e28 <__exponent+0x40>
 8004e42:	2330      	movs	r3, #48	; 0x30
 8004e44:	4419      	add	r1, r3
 8004e46:	7083      	strb	r3, [r0, #2]
 8004e48:	1d02      	adds	r2, r0, #4
 8004e4a:	70c1      	strb	r1, [r0, #3]
 8004e4c:	e7ef      	b.n	8004e2e <__exponent+0x46>
	...

08004e50 <_printf_float>:
 8004e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e54:	b08d      	sub	sp, #52	; 0x34
 8004e56:	460c      	mov	r4, r1
 8004e58:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004e5c:	4616      	mov	r6, r2
 8004e5e:	461f      	mov	r7, r3
 8004e60:	4605      	mov	r5, r0
 8004e62:	f001 faf7 	bl	8006454 <_localeconv_r>
 8004e66:	6803      	ldr	r3, [r0, #0]
 8004e68:	9304      	str	r3, [sp, #16]
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f7fb f9d8 	bl	8000220 <strlen>
 8004e70:	2300      	movs	r3, #0
 8004e72:	930a      	str	r3, [sp, #40]	; 0x28
 8004e74:	f8d8 3000 	ldr.w	r3, [r8]
 8004e78:	9005      	str	r0, [sp, #20]
 8004e7a:	3307      	adds	r3, #7
 8004e7c:	f023 0307 	bic.w	r3, r3, #7
 8004e80:	f103 0208 	add.w	r2, r3, #8
 8004e84:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004e88:	f8d4 b000 	ldr.w	fp, [r4]
 8004e8c:	f8c8 2000 	str.w	r2, [r8]
 8004e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e94:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004e98:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004e9c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ea0:	9307      	str	r3, [sp, #28]
 8004ea2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eaa:	4ba7      	ldr	r3, [pc, #668]	; (8005148 <_printf_float+0x2f8>)
 8004eac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004eb0:	f7fb fe64 	bl	8000b7c <__aeabi_dcmpun>
 8004eb4:	bb70      	cbnz	r0, 8004f14 <_printf_float+0xc4>
 8004eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eba:	4ba3      	ldr	r3, [pc, #652]	; (8005148 <_printf_float+0x2f8>)
 8004ebc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ec0:	f7fb fe3e 	bl	8000b40 <__aeabi_dcmple>
 8004ec4:	bb30      	cbnz	r0, 8004f14 <_printf_float+0xc4>
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	2300      	movs	r3, #0
 8004eca:	4640      	mov	r0, r8
 8004ecc:	4649      	mov	r1, r9
 8004ece:	f7fb fe2d 	bl	8000b2c <__aeabi_dcmplt>
 8004ed2:	b110      	cbz	r0, 8004eda <_printf_float+0x8a>
 8004ed4:	232d      	movs	r3, #45	; 0x2d
 8004ed6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004eda:	4a9c      	ldr	r2, [pc, #624]	; (800514c <_printf_float+0x2fc>)
 8004edc:	4b9c      	ldr	r3, [pc, #624]	; (8005150 <_printf_float+0x300>)
 8004ede:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004ee2:	bf8c      	ite	hi
 8004ee4:	4690      	movhi	r8, r2
 8004ee6:	4698      	movls	r8, r3
 8004ee8:	2303      	movs	r3, #3
 8004eea:	f02b 0204 	bic.w	r2, fp, #4
 8004eee:	6123      	str	r3, [r4, #16]
 8004ef0:	6022      	str	r2, [r4, #0]
 8004ef2:	f04f 0900 	mov.w	r9, #0
 8004ef6:	9700      	str	r7, [sp, #0]
 8004ef8:	4633      	mov	r3, r6
 8004efa:	aa0b      	add	r2, sp, #44	; 0x2c
 8004efc:	4621      	mov	r1, r4
 8004efe:	4628      	mov	r0, r5
 8004f00:	f000 f9e6 	bl	80052d0 <_printf_common>
 8004f04:	3001      	adds	r0, #1
 8004f06:	f040 808d 	bne.w	8005024 <_printf_float+0x1d4>
 8004f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f0e:	b00d      	add	sp, #52	; 0x34
 8004f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f14:	4642      	mov	r2, r8
 8004f16:	464b      	mov	r3, r9
 8004f18:	4640      	mov	r0, r8
 8004f1a:	4649      	mov	r1, r9
 8004f1c:	f7fb fe2e 	bl	8000b7c <__aeabi_dcmpun>
 8004f20:	b110      	cbz	r0, 8004f28 <_printf_float+0xd8>
 8004f22:	4a8c      	ldr	r2, [pc, #560]	; (8005154 <_printf_float+0x304>)
 8004f24:	4b8c      	ldr	r3, [pc, #560]	; (8005158 <_printf_float+0x308>)
 8004f26:	e7da      	b.n	8004ede <_printf_float+0x8e>
 8004f28:	6861      	ldr	r1, [r4, #4]
 8004f2a:	1c4b      	adds	r3, r1, #1
 8004f2c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004f30:	a80a      	add	r0, sp, #40	; 0x28
 8004f32:	d13e      	bne.n	8004fb2 <_printf_float+0x162>
 8004f34:	2306      	movs	r3, #6
 8004f36:	6063      	str	r3, [r4, #4]
 8004f38:	2300      	movs	r3, #0
 8004f3a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004f3e:	ab09      	add	r3, sp, #36	; 0x24
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	ec49 8b10 	vmov	d0, r8, r9
 8004f46:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004f4a:	6022      	str	r2, [r4, #0]
 8004f4c:	f8cd a004 	str.w	sl, [sp, #4]
 8004f50:	6861      	ldr	r1, [r4, #4]
 8004f52:	4628      	mov	r0, r5
 8004f54:	f7ff fee7 	bl	8004d26 <__cvt>
 8004f58:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004f5c:	2b47      	cmp	r3, #71	; 0x47
 8004f5e:	4680      	mov	r8, r0
 8004f60:	d109      	bne.n	8004f76 <_printf_float+0x126>
 8004f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f64:	1cd8      	adds	r0, r3, #3
 8004f66:	db02      	blt.n	8004f6e <_printf_float+0x11e>
 8004f68:	6862      	ldr	r2, [r4, #4]
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	dd47      	ble.n	8004ffe <_printf_float+0x1ae>
 8004f6e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004f72:	fa5f fa8a 	uxtb.w	sl, sl
 8004f76:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004f7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f7c:	d824      	bhi.n	8004fc8 <_printf_float+0x178>
 8004f7e:	3901      	subs	r1, #1
 8004f80:	4652      	mov	r2, sl
 8004f82:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004f86:	9109      	str	r1, [sp, #36]	; 0x24
 8004f88:	f7ff ff2e 	bl	8004de8 <__exponent>
 8004f8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f8e:	1813      	adds	r3, r2, r0
 8004f90:	2a01      	cmp	r2, #1
 8004f92:	4681      	mov	r9, r0
 8004f94:	6123      	str	r3, [r4, #16]
 8004f96:	dc02      	bgt.n	8004f9e <_printf_float+0x14e>
 8004f98:	6822      	ldr	r2, [r4, #0]
 8004f9a:	07d1      	lsls	r1, r2, #31
 8004f9c:	d501      	bpl.n	8004fa2 <_printf_float+0x152>
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	6123      	str	r3, [r4, #16]
 8004fa2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d0a5      	beq.n	8004ef6 <_printf_float+0xa6>
 8004faa:	232d      	movs	r3, #45	; 0x2d
 8004fac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fb0:	e7a1      	b.n	8004ef6 <_printf_float+0xa6>
 8004fb2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004fb6:	f000 8177 	beq.w	80052a8 <_printf_float+0x458>
 8004fba:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004fbe:	d1bb      	bne.n	8004f38 <_printf_float+0xe8>
 8004fc0:	2900      	cmp	r1, #0
 8004fc2:	d1b9      	bne.n	8004f38 <_printf_float+0xe8>
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e7b6      	b.n	8004f36 <_printf_float+0xe6>
 8004fc8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004fcc:	d119      	bne.n	8005002 <_printf_float+0x1b2>
 8004fce:	2900      	cmp	r1, #0
 8004fd0:	6863      	ldr	r3, [r4, #4]
 8004fd2:	dd0c      	ble.n	8004fee <_printf_float+0x19e>
 8004fd4:	6121      	str	r1, [r4, #16]
 8004fd6:	b913      	cbnz	r3, 8004fde <_printf_float+0x18e>
 8004fd8:	6822      	ldr	r2, [r4, #0]
 8004fda:	07d2      	lsls	r2, r2, #31
 8004fdc:	d502      	bpl.n	8004fe4 <_printf_float+0x194>
 8004fde:	3301      	adds	r3, #1
 8004fe0:	440b      	add	r3, r1
 8004fe2:	6123      	str	r3, [r4, #16]
 8004fe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fe6:	65a3      	str	r3, [r4, #88]	; 0x58
 8004fe8:	f04f 0900 	mov.w	r9, #0
 8004fec:	e7d9      	b.n	8004fa2 <_printf_float+0x152>
 8004fee:	b913      	cbnz	r3, 8004ff6 <_printf_float+0x1a6>
 8004ff0:	6822      	ldr	r2, [r4, #0]
 8004ff2:	07d0      	lsls	r0, r2, #31
 8004ff4:	d501      	bpl.n	8004ffa <_printf_float+0x1aa>
 8004ff6:	3302      	adds	r3, #2
 8004ff8:	e7f3      	b.n	8004fe2 <_printf_float+0x192>
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e7f1      	b.n	8004fe2 <_printf_float+0x192>
 8004ffe:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005002:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005006:	4293      	cmp	r3, r2
 8005008:	db05      	blt.n	8005016 <_printf_float+0x1c6>
 800500a:	6822      	ldr	r2, [r4, #0]
 800500c:	6123      	str	r3, [r4, #16]
 800500e:	07d1      	lsls	r1, r2, #31
 8005010:	d5e8      	bpl.n	8004fe4 <_printf_float+0x194>
 8005012:	3301      	adds	r3, #1
 8005014:	e7e5      	b.n	8004fe2 <_printf_float+0x192>
 8005016:	2b00      	cmp	r3, #0
 8005018:	bfd4      	ite	le
 800501a:	f1c3 0302 	rsble	r3, r3, #2
 800501e:	2301      	movgt	r3, #1
 8005020:	4413      	add	r3, r2
 8005022:	e7de      	b.n	8004fe2 <_printf_float+0x192>
 8005024:	6823      	ldr	r3, [r4, #0]
 8005026:	055a      	lsls	r2, r3, #21
 8005028:	d407      	bmi.n	800503a <_printf_float+0x1ea>
 800502a:	6923      	ldr	r3, [r4, #16]
 800502c:	4642      	mov	r2, r8
 800502e:	4631      	mov	r1, r6
 8005030:	4628      	mov	r0, r5
 8005032:	47b8      	blx	r7
 8005034:	3001      	adds	r0, #1
 8005036:	d12b      	bne.n	8005090 <_printf_float+0x240>
 8005038:	e767      	b.n	8004f0a <_printf_float+0xba>
 800503a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800503e:	f240 80dc 	bls.w	80051fa <_printf_float+0x3aa>
 8005042:	2200      	movs	r2, #0
 8005044:	2300      	movs	r3, #0
 8005046:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800504a:	f7fb fd65 	bl	8000b18 <__aeabi_dcmpeq>
 800504e:	2800      	cmp	r0, #0
 8005050:	d033      	beq.n	80050ba <_printf_float+0x26a>
 8005052:	2301      	movs	r3, #1
 8005054:	4a41      	ldr	r2, [pc, #260]	; (800515c <_printf_float+0x30c>)
 8005056:	4631      	mov	r1, r6
 8005058:	4628      	mov	r0, r5
 800505a:	47b8      	blx	r7
 800505c:	3001      	adds	r0, #1
 800505e:	f43f af54 	beq.w	8004f0a <_printf_float+0xba>
 8005062:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005066:	429a      	cmp	r2, r3
 8005068:	db02      	blt.n	8005070 <_printf_float+0x220>
 800506a:	6823      	ldr	r3, [r4, #0]
 800506c:	07d8      	lsls	r0, r3, #31
 800506e:	d50f      	bpl.n	8005090 <_printf_float+0x240>
 8005070:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005074:	4631      	mov	r1, r6
 8005076:	4628      	mov	r0, r5
 8005078:	47b8      	blx	r7
 800507a:	3001      	adds	r0, #1
 800507c:	f43f af45 	beq.w	8004f0a <_printf_float+0xba>
 8005080:	f04f 0800 	mov.w	r8, #0
 8005084:	f104 091a 	add.w	r9, r4, #26
 8005088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800508a:	3b01      	subs	r3, #1
 800508c:	4543      	cmp	r3, r8
 800508e:	dc09      	bgt.n	80050a4 <_printf_float+0x254>
 8005090:	6823      	ldr	r3, [r4, #0]
 8005092:	079b      	lsls	r3, r3, #30
 8005094:	f100 8103 	bmi.w	800529e <_printf_float+0x44e>
 8005098:	68e0      	ldr	r0, [r4, #12]
 800509a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800509c:	4298      	cmp	r0, r3
 800509e:	bfb8      	it	lt
 80050a0:	4618      	movlt	r0, r3
 80050a2:	e734      	b.n	8004f0e <_printf_float+0xbe>
 80050a4:	2301      	movs	r3, #1
 80050a6:	464a      	mov	r2, r9
 80050a8:	4631      	mov	r1, r6
 80050aa:	4628      	mov	r0, r5
 80050ac:	47b8      	blx	r7
 80050ae:	3001      	adds	r0, #1
 80050b0:	f43f af2b 	beq.w	8004f0a <_printf_float+0xba>
 80050b4:	f108 0801 	add.w	r8, r8, #1
 80050b8:	e7e6      	b.n	8005088 <_printf_float+0x238>
 80050ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050bc:	2b00      	cmp	r3, #0
 80050be:	dc2b      	bgt.n	8005118 <_printf_float+0x2c8>
 80050c0:	2301      	movs	r3, #1
 80050c2:	4a26      	ldr	r2, [pc, #152]	; (800515c <_printf_float+0x30c>)
 80050c4:	4631      	mov	r1, r6
 80050c6:	4628      	mov	r0, r5
 80050c8:	47b8      	blx	r7
 80050ca:	3001      	adds	r0, #1
 80050cc:	f43f af1d 	beq.w	8004f0a <_printf_float+0xba>
 80050d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050d2:	b923      	cbnz	r3, 80050de <_printf_float+0x28e>
 80050d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050d6:	b913      	cbnz	r3, 80050de <_printf_float+0x28e>
 80050d8:	6823      	ldr	r3, [r4, #0]
 80050da:	07d9      	lsls	r1, r3, #31
 80050dc:	d5d8      	bpl.n	8005090 <_printf_float+0x240>
 80050de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050e2:	4631      	mov	r1, r6
 80050e4:	4628      	mov	r0, r5
 80050e6:	47b8      	blx	r7
 80050e8:	3001      	adds	r0, #1
 80050ea:	f43f af0e 	beq.w	8004f0a <_printf_float+0xba>
 80050ee:	f04f 0900 	mov.w	r9, #0
 80050f2:	f104 0a1a 	add.w	sl, r4, #26
 80050f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050f8:	425b      	negs	r3, r3
 80050fa:	454b      	cmp	r3, r9
 80050fc:	dc01      	bgt.n	8005102 <_printf_float+0x2b2>
 80050fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005100:	e794      	b.n	800502c <_printf_float+0x1dc>
 8005102:	2301      	movs	r3, #1
 8005104:	4652      	mov	r2, sl
 8005106:	4631      	mov	r1, r6
 8005108:	4628      	mov	r0, r5
 800510a:	47b8      	blx	r7
 800510c:	3001      	adds	r0, #1
 800510e:	f43f aefc 	beq.w	8004f0a <_printf_float+0xba>
 8005112:	f109 0901 	add.w	r9, r9, #1
 8005116:	e7ee      	b.n	80050f6 <_printf_float+0x2a6>
 8005118:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800511a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800511c:	429a      	cmp	r2, r3
 800511e:	bfa8      	it	ge
 8005120:	461a      	movge	r2, r3
 8005122:	2a00      	cmp	r2, #0
 8005124:	4691      	mov	r9, r2
 8005126:	dd07      	ble.n	8005138 <_printf_float+0x2e8>
 8005128:	4613      	mov	r3, r2
 800512a:	4631      	mov	r1, r6
 800512c:	4642      	mov	r2, r8
 800512e:	4628      	mov	r0, r5
 8005130:	47b8      	blx	r7
 8005132:	3001      	adds	r0, #1
 8005134:	f43f aee9 	beq.w	8004f0a <_printf_float+0xba>
 8005138:	f104 031a 	add.w	r3, r4, #26
 800513c:	f04f 0b00 	mov.w	fp, #0
 8005140:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005144:	9306      	str	r3, [sp, #24]
 8005146:	e015      	b.n	8005174 <_printf_float+0x324>
 8005148:	7fefffff 	.word	0x7fefffff
 800514c:	08007494 	.word	0x08007494
 8005150:	08007490 	.word	0x08007490
 8005154:	0800749c 	.word	0x0800749c
 8005158:	08007498 	.word	0x08007498
 800515c:	080074a0 	.word	0x080074a0
 8005160:	2301      	movs	r3, #1
 8005162:	9a06      	ldr	r2, [sp, #24]
 8005164:	4631      	mov	r1, r6
 8005166:	4628      	mov	r0, r5
 8005168:	47b8      	blx	r7
 800516a:	3001      	adds	r0, #1
 800516c:	f43f aecd 	beq.w	8004f0a <_printf_float+0xba>
 8005170:	f10b 0b01 	add.w	fp, fp, #1
 8005174:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005178:	ebaa 0309 	sub.w	r3, sl, r9
 800517c:	455b      	cmp	r3, fp
 800517e:	dcef      	bgt.n	8005160 <_printf_float+0x310>
 8005180:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005184:	429a      	cmp	r2, r3
 8005186:	44d0      	add	r8, sl
 8005188:	db15      	blt.n	80051b6 <_printf_float+0x366>
 800518a:	6823      	ldr	r3, [r4, #0]
 800518c:	07da      	lsls	r2, r3, #31
 800518e:	d412      	bmi.n	80051b6 <_printf_float+0x366>
 8005190:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005192:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005194:	eba3 020a 	sub.w	r2, r3, sl
 8005198:	eba3 0a01 	sub.w	sl, r3, r1
 800519c:	4592      	cmp	sl, r2
 800519e:	bfa8      	it	ge
 80051a0:	4692      	movge	sl, r2
 80051a2:	f1ba 0f00 	cmp.w	sl, #0
 80051a6:	dc0e      	bgt.n	80051c6 <_printf_float+0x376>
 80051a8:	f04f 0800 	mov.w	r8, #0
 80051ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80051b0:	f104 091a 	add.w	r9, r4, #26
 80051b4:	e019      	b.n	80051ea <_printf_float+0x39a>
 80051b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051ba:	4631      	mov	r1, r6
 80051bc:	4628      	mov	r0, r5
 80051be:	47b8      	blx	r7
 80051c0:	3001      	adds	r0, #1
 80051c2:	d1e5      	bne.n	8005190 <_printf_float+0x340>
 80051c4:	e6a1      	b.n	8004f0a <_printf_float+0xba>
 80051c6:	4653      	mov	r3, sl
 80051c8:	4642      	mov	r2, r8
 80051ca:	4631      	mov	r1, r6
 80051cc:	4628      	mov	r0, r5
 80051ce:	47b8      	blx	r7
 80051d0:	3001      	adds	r0, #1
 80051d2:	d1e9      	bne.n	80051a8 <_printf_float+0x358>
 80051d4:	e699      	b.n	8004f0a <_printf_float+0xba>
 80051d6:	2301      	movs	r3, #1
 80051d8:	464a      	mov	r2, r9
 80051da:	4631      	mov	r1, r6
 80051dc:	4628      	mov	r0, r5
 80051de:	47b8      	blx	r7
 80051e0:	3001      	adds	r0, #1
 80051e2:	f43f ae92 	beq.w	8004f0a <_printf_float+0xba>
 80051e6:	f108 0801 	add.w	r8, r8, #1
 80051ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051ee:	1a9b      	subs	r3, r3, r2
 80051f0:	eba3 030a 	sub.w	r3, r3, sl
 80051f4:	4543      	cmp	r3, r8
 80051f6:	dcee      	bgt.n	80051d6 <_printf_float+0x386>
 80051f8:	e74a      	b.n	8005090 <_printf_float+0x240>
 80051fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051fc:	2a01      	cmp	r2, #1
 80051fe:	dc01      	bgt.n	8005204 <_printf_float+0x3b4>
 8005200:	07db      	lsls	r3, r3, #31
 8005202:	d53a      	bpl.n	800527a <_printf_float+0x42a>
 8005204:	2301      	movs	r3, #1
 8005206:	4642      	mov	r2, r8
 8005208:	4631      	mov	r1, r6
 800520a:	4628      	mov	r0, r5
 800520c:	47b8      	blx	r7
 800520e:	3001      	adds	r0, #1
 8005210:	f43f ae7b 	beq.w	8004f0a <_printf_float+0xba>
 8005214:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005218:	4631      	mov	r1, r6
 800521a:	4628      	mov	r0, r5
 800521c:	47b8      	blx	r7
 800521e:	3001      	adds	r0, #1
 8005220:	f108 0801 	add.w	r8, r8, #1
 8005224:	f43f ae71 	beq.w	8004f0a <_printf_float+0xba>
 8005228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800522a:	2200      	movs	r2, #0
 800522c:	f103 3aff 	add.w	sl, r3, #4294967295
 8005230:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005234:	2300      	movs	r3, #0
 8005236:	f7fb fc6f 	bl	8000b18 <__aeabi_dcmpeq>
 800523a:	b9c8      	cbnz	r0, 8005270 <_printf_float+0x420>
 800523c:	4653      	mov	r3, sl
 800523e:	4642      	mov	r2, r8
 8005240:	4631      	mov	r1, r6
 8005242:	4628      	mov	r0, r5
 8005244:	47b8      	blx	r7
 8005246:	3001      	adds	r0, #1
 8005248:	d10e      	bne.n	8005268 <_printf_float+0x418>
 800524a:	e65e      	b.n	8004f0a <_printf_float+0xba>
 800524c:	2301      	movs	r3, #1
 800524e:	4652      	mov	r2, sl
 8005250:	4631      	mov	r1, r6
 8005252:	4628      	mov	r0, r5
 8005254:	47b8      	blx	r7
 8005256:	3001      	adds	r0, #1
 8005258:	f43f ae57 	beq.w	8004f0a <_printf_float+0xba>
 800525c:	f108 0801 	add.w	r8, r8, #1
 8005260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005262:	3b01      	subs	r3, #1
 8005264:	4543      	cmp	r3, r8
 8005266:	dcf1      	bgt.n	800524c <_printf_float+0x3fc>
 8005268:	464b      	mov	r3, r9
 800526a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800526e:	e6de      	b.n	800502e <_printf_float+0x1de>
 8005270:	f04f 0800 	mov.w	r8, #0
 8005274:	f104 0a1a 	add.w	sl, r4, #26
 8005278:	e7f2      	b.n	8005260 <_printf_float+0x410>
 800527a:	2301      	movs	r3, #1
 800527c:	e7df      	b.n	800523e <_printf_float+0x3ee>
 800527e:	2301      	movs	r3, #1
 8005280:	464a      	mov	r2, r9
 8005282:	4631      	mov	r1, r6
 8005284:	4628      	mov	r0, r5
 8005286:	47b8      	blx	r7
 8005288:	3001      	adds	r0, #1
 800528a:	f43f ae3e 	beq.w	8004f0a <_printf_float+0xba>
 800528e:	f108 0801 	add.w	r8, r8, #1
 8005292:	68e3      	ldr	r3, [r4, #12]
 8005294:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005296:	1a9b      	subs	r3, r3, r2
 8005298:	4543      	cmp	r3, r8
 800529a:	dcf0      	bgt.n	800527e <_printf_float+0x42e>
 800529c:	e6fc      	b.n	8005098 <_printf_float+0x248>
 800529e:	f04f 0800 	mov.w	r8, #0
 80052a2:	f104 0919 	add.w	r9, r4, #25
 80052a6:	e7f4      	b.n	8005292 <_printf_float+0x442>
 80052a8:	2900      	cmp	r1, #0
 80052aa:	f43f ae8b 	beq.w	8004fc4 <_printf_float+0x174>
 80052ae:	2300      	movs	r3, #0
 80052b0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80052b4:	ab09      	add	r3, sp, #36	; 0x24
 80052b6:	9300      	str	r3, [sp, #0]
 80052b8:	ec49 8b10 	vmov	d0, r8, r9
 80052bc:	6022      	str	r2, [r4, #0]
 80052be:	f8cd a004 	str.w	sl, [sp, #4]
 80052c2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80052c6:	4628      	mov	r0, r5
 80052c8:	f7ff fd2d 	bl	8004d26 <__cvt>
 80052cc:	4680      	mov	r8, r0
 80052ce:	e648      	b.n	8004f62 <_printf_float+0x112>

080052d0 <_printf_common>:
 80052d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052d4:	4691      	mov	r9, r2
 80052d6:	461f      	mov	r7, r3
 80052d8:	688a      	ldr	r2, [r1, #8]
 80052da:	690b      	ldr	r3, [r1, #16]
 80052dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052e0:	4293      	cmp	r3, r2
 80052e2:	bfb8      	it	lt
 80052e4:	4613      	movlt	r3, r2
 80052e6:	f8c9 3000 	str.w	r3, [r9]
 80052ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052ee:	4606      	mov	r6, r0
 80052f0:	460c      	mov	r4, r1
 80052f2:	b112      	cbz	r2, 80052fa <_printf_common+0x2a>
 80052f4:	3301      	adds	r3, #1
 80052f6:	f8c9 3000 	str.w	r3, [r9]
 80052fa:	6823      	ldr	r3, [r4, #0]
 80052fc:	0699      	lsls	r1, r3, #26
 80052fe:	bf42      	ittt	mi
 8005300:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005304:	3302      	addmi	r3, #2
 8005306:	f8c9 3000 	strmi.w	r3, [r9]
 800530a:	6825      	ldr	r5, [r4, #0]
 800530c:	f015 0506 	ands.w	r5, r5, #6
 8005310:	d107      	bne.n	8005322 <_printf_common+0x52>
 8005312:	f104 0a19 	add.w	sl, r4, #25
 8005316:	68e3      	ldr	r3, [r4, #12]
 8005318:	f8d9 2000 	ldr.w	r2, [r9]
 800531c:	1a9b      	subs	r3, r3, r2
 800531e:	42ab      	cmp	r3, r5
 8005320:	dc28      	bgt.n	8005374 <_printf_common+0xa4>
 8005322:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005326:	6822      	ldr	r2, [r4, #0]
 8005328:	3300      	adds	r3, #0
 800532a:	bf18      	it	ne
 800532c:	2301      	movne	r3, #1
 800532e:	0692      	lsls	r2, r2, #26
 8005330:	d42d      	bmi.n	800538e <_printf_common+0xbe>
 8005332:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005336:	4639      	mov	r1, r7
 8005338:	4630      	mov	r0, r6
 800533a:	47c0      	blx	r8
 800533c:	3001      	adds	r0, #1
 800533e:	d020      	beq.n	8005382 <_printf_common+0xb2>
 8005340:	6823      	ldr	r3, [r4, #0]
 8005342:	68e5      	ldr	r5, [r4, #12]
 8005344:	f8d9 2000 	ldr.w	r2, [r9]
 8005348:	f003 0306 	and.w	r3, r3, #6
 800534c:	2b04      	cmp	r3, #4
 800534e:	bf08      	it	eq
 8005350:	1aad      	subeq	r5, r5, r2
 8005352:	68a3      	ldr	r3, [r4, #8]
 8005354:	6922      	ldr	r2, [r4, #16]
 8005356:	bf0c      	ite	eq
 8005358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800535c:	2500      	movne	r5, #0
 800535e:	4293      	cmp	r3, r2
 8005360:	bfc4      	itt	gt
 8005362:	1a9b      	subgt	r3, r3, r2
 8005364:	18ed      	addgt	r5, r5, r3
 8005366:	f04f 0900 	mov.w	r9, #0
 800536a:	341a      	adds	r4, #26
 800536c:	454d      	cmp	r5, r9
 800536e:	d11a      	bne.n	80053a6 <_printf_common+0xd6>
 8005370:	2000      	movs	r0, #0
 8005372:	e008      	b.n	8005386 <_printf_common+0xb6>
 8005374:	2301      	movs	r3, #1
 8005376:	4652      	mov	r2, sl
 8005378:	4639      	mov	r1, r7
 800537a:	4630      	mov	r0, r6
 800537c:	47c0      	blx	r8
 800537e:	3001      	adds	r0, #1
 8005380:	d103      	bne.n	800538a <_printf_common+0xba>
 8005382:	f04f 30ff 	mov.w	r0, #4294967295
 8005386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800538a:	3501      	adds	r5, #1
 800538c:	e7c3      	b.n	8005316 <_printf_common+0x46>
 800538e:	18e1      	adds	r1, r4, r3
 8005390:	1c5a      	adds	r2, r3, #1
 8005392:	2030      	movs	r0, #48	; 0x30
 8005394:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005398:	4422      	add	r2, r4
 800539a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800539e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80053a2:	3302      	adds	r3, #2
 80053a4:	e7c5      	b.n	8005332 <_printf_common+0x62>
 80053a6:	2301      	movs	r3, #1
 80053a8:	4622      	mov	r2, r4
 80053aa:	4639      	mov	r1, r7
 80053ac:	4630      	mov	r0, r6
 80053ae:	47c0      	blx	r8
 80053b0:	3001      	adds	r0, #1
 80053b2:	d0e6      	beq.n	8005382 <_printf_common+0xb2>
 80053b4:	f109 0901 	add.w	r9, r9, #1
 80053b8:	e7d8      	b.n	800536c <_printf_common+0x9c>
	...

080053bc <_printf_i>:
 80053bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80053c0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80053c4:	460c      	mov	r4, r1
 80053c6:	7e09      	ldrb	r1, [r1, #24]
 80053c8:	b085      	sub	sp, #20
 80053ca:	296e      	cmp	r1, #110	; 0x6e
 80053cc:	4617      	mov	r7, r2
 80053ce:	4606      	mov	r6, r0
 80053d0:	4698      	mov	r8, r3
 80053d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80053d4:	f000 80b3 	beq.w	800553e <_printf_i+0x182>
 80053d8:	d822      	bhi.n	8005420 <_printf_i+0x64>
 80053da:	2963      	cmp	r1, #99	; 0x63
 80053dc:	d036      	beq.n	800544c <_printf_i+0x90>
 80053de:	d80a      	bhi.n	80053f6 <_printf_i+0x3a>
 80053e0:	2900      	cmp	r1, #0
 80053e2:	f000 80b9 	beq.w	8005558 <_printf_i+0x19c>
 80053e6:	2958      	cmp	r1, #88	; 0x58
 80053e8:	f000 8083 	beq.w	80054f2 <_printf_i+0x136>
 80053ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053f0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80053f4:	e032      	b.n	800545c <_printf_i+0xa0>
 80053f6:	2964      	cmp	r1, #100	; 0x64
 80053f8:	d001      	beq.n	80053fe <_printf_i+0x42>
 80053fa:	2969      	cmp	r1, #105	; 0x69
 80053fc:	d1f6      	bne.n	80053ec <_printf_i+0x30>
 80053fe:	6820      	ldr	r0, [r4, #0]
 8005400:	6813      	ldr	r3, [r2, #0]
 8005402:	0605      	lsls	r5, r0, #24
 8005404:	f103 0104 	add.w	r1, r3, #4
 8005408:	d52a      	bpl.n	8005460 <_printf_i+0xa4>
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6011      	str	r1, [r2, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	da03      	bge.n	800541a <_printf_i+0x5e>
 8005412:	222d      	movs	r2, #45	; 0x2d
 8005414:	425b      	negs	r3, r3
 8005416:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800541a:	486f      	ldr	r0, [pc, #444]	; (80055d8 <_printf_i+0x21c>)
 800541c:	220a      	movs	r2, #10
 800541e:	e039      	b.n	8005494 <_printf_i+0xd8>
 8005420:	2973      	cmp	r1, #115	; 0x73
 8005422:	f000 809d 	beq.w	8005560 <_printf_i+0x1a4>
 8005426:	d808      	bhi.n	800543a <_printf_i+0x7e>
 8005428:	296f      	cmp	r1, #111	; 0x6f
 800542a:	d020      	beq.n	800546e <_printf_i+0xb2>
 800542c:	2970      	cmp	r1, #112	; 0x70
 800542e:	d1dd      	bne.n	80053ec <_printf_i+0x30>
 8005430:	6823      	ldr	r3, [r4, #0]
 8005432:	f043 0320 	orr.w	r3, r3, #32
 8005436:	6023      	str	r3, [r4, #0]
 8005438:	e003      	b.n	8005442 <_printf_i+0x86>
 800543a:	2975      	cmp	r1, #117	; 0x75
 800543c:	d017      	beq.n	800546e <_printf_i+0xb2>
 800543e:	2978      	cmp	r1, #120	; 0x78
 8005440:	d1d4      	bne.n	80053ec <_printf_i+0x30>
 8005442:	2378      	movs	r3, #120	; 0x78
 8005444:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005448:	4864      	ldr	r0, [pc, #400]	; (80055dc <_printf_i+0x220>)
 800544a:	e055      	b.n	80054f8 <_printf_i+0x13c>
 800544c:	6813      	ldr	r3, [r2, #0]
 800544e:	1d19      	adds	r1, r3, #4
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	6011      	str	r1, [r2, #0]
 8005454:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005458:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800545c:	2301      	movs	r3, #1
 800545e:	e08c      	b.n	800557a <_printf_i+0x1be>
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	6011      	str	r1, [r2, #0]
 8005464:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005468:	bf18      	it	ne
 800546a:	b21b      	sxthne	r3, r3
 800546c:	e7cf      	b.n	800540e <_printf_i+0x52>
 800546e:	6813      	ldr	r3, [r2, #0]
 8005470:	6825      	ldr	r5, [r4, #0]
 8005472:	1d18      	adds	r0, r3, #4
 8005474:	6010      	str	r0, [r2, #0]
 8005476:	0628      	lsls	r0, r5, #24
 8005478:	d501      	bpl.n	800547e <_printf_i+0xc2>
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	e002      	b.n	8005484 <_printf_i+0xc8>
 800547e:	0668      	lsls	r0, r5, #25
 8005480:	d5fb      	bpl.n	800547a <_printf_i+0xbe>
 8005482:	881b      	ldrh	r3, [r3, #0]
 8005484:	4854      	ldr	r0, [pc, #336]	; (80055d8 <_printf_i+0x21c>)
 8005486:	296f      	cmp	r1, #111	; 0x6f
 8005488:	bf14      	ite	ne
 800548a:	220a      	movne	r2, #10
 800548c:	2208      	moveq	r2, #8
 800548e:	2100      	movs	r1, #0
 8005490:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005494:	6865      	ldr	r5, [r4, #4]
 8005496:	60a5      	str	r5, [r4, #8]
 8005498:	2d00      	cmp	r5, #0
 800549a:	f2c0 8095 	blt.w	80055c8 <_printf_i+0x20c>
 800549e:	6821      	ldr	r1, [r4, #0]
 80054a0:	f021 0104 	bic.w	r1, r1, #4
 80054a4:	6021      	str	r1, [r4, #0]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d13d      	bne.n	8005526 <_printf_i+0x16a>
 80054aa:	2d00      	cmp	r5, #0
 80054ac:	f040 808e 	bne.w	80055cc <_printf_i+0x210>
 80054b0:	4665      	mov	r5, ip
 80054b2:	2a08      	cmp	r2, #8
 80054b4:	d10b      	bne.n	80054ce <_printf_i+0x112>
 80054b6:	6823      	ldr	r3, [r4, #0]
 80054b8:	07db      	lsls	r3, r3, #31
 80054ba:	d508      	bpl.n	80054ce <_printf_i+0x112>
 80054bc:	6923      	ldr	r3, [r4, #16]
 80054be:	6862      	ldr	r2, [r4, #4]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	bfde      	ittt	le
 80054c4:	2330      	movle	r3, #48	; 0x30
 80054c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80054ca:	f105 35ff 	addle.w	r5, r5, #4294967295
 80054ce:	ebac 0305 	sub.w	r3, ip, r5
 80054d2:	6123      	str	r3, [r4, #16]
 80054d4:	f8cd 8000 	str.w	r8, [sp]
 80054d8:	463b      	mov	r3, r7
 80054da:	aa03      	add	r2, sp, #12
 80054dc:	4621      	mov	r1, r4
 80054de:	4630      	mov	r0, r6
 80054e0:	f7ff fef6 	bl	80052d0 <_printf_common>
 80054e4:	3001      	adds	r0, #1
 80054e6:	d14d      	bne.n	8005584 <_printf_i+0x1c8>
 80054e8:	f04f 30ff 	mov.w	r0, #4294967295
 80054ec:	b005      	add	sp, #20
 80054ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80054f2:	4839      	ldr	r0, [pc, #228]	; (80055d8 <_printf_i+0x21c>)
 80054f4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80054f8:	6813      	ldr	r3, [r2, #0]
 80054fa:	6821      	ldr	r1, [r4, #0]
 80054fc:	1d1d      	adds	r5, r3, #4
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6015      	str	r5, [r2, #0]
 8005502:	060a      	lsls	r2, r1, #24
 8005504:	d50b      	bpl.n	800551e <_printf_i+0x162>
 8005506:	07ca      	lsls	r2, r1, #31
 8005508:	bf44      	itt	mi
 800550a:	f041 0120 	orrmi.w	r1, r1, #32
 800550e:	6021      	strmi	r1, [r4, #0]
 8005510:	b91b      	cbnz	r3, 800551a <_printf_i+0x15e>
 8005512:	6822      	ldr	r2, [r4, #0]
 8005514:	f022 0220 	bic.w	r2, r2, #32
 8005518:	6022      	str	r2, [r4, #0]
 800551a:	2210      	movs	r2, #16
 800551c:	e7b7      	b.n	800548e <_printf_i+0xd2>
 800551e:	064d      	lsls	r5, r1, #25
 8005520:	bf48      	it	mi
 8005522:	b29b      	uxthmi	r3, r3
 8005524:	e7ef      	b.n	8005506 <_printf_i+0x14a>
 8005526:	4665      	mov	r5, ip
 8005528:	fbb3 f1f2 	udiv	r1, r3, r2
 800552c:	fb02 3311 	mls	r3, r2, r1, r3
 8005530:	5cc3      	ldrb	r3, [r0, r3]
 8005532:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005536:	460b      	mov	r3, r1
 8005538:	2900      	cmp	r1, #0
 800553a:	d1f5      	bne.n	8005528 <_printf_i+0x16c>
 800553c:	e7b9      	b.n	80054b2 <_printf_i+0xf6>
 800553e:	6813      	ldr	r3, [r2, #0]
 8005540:	6825      	ldr	r5, [r4, #0]
 8005542:	6961      	ldr	r1, [r4, #20]
 8005544:	1d18      	adds	r0, r3, #4
 8005546:	6010      	str	r0, [r2, #0]
 8005548:	0628      	lsls	r0, r5, #24
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	d501      	bpl.n	8005552 <_printf_i+0x196>
 800554e:	6019      	str	r1, [r3, #0]
 8005550:	e002      	b.n	8005558 <_printf_i+0x19c>
 8005552:	066a      	lsls	r2, r5, #25
 8005554:	d5fb      	bpl.n	800554e <_printf_i+0x192>
 8005556:	8019      	strh	r1, [r3, #0]
 8005558:	2300      	movs	r3, #0
 800555a:	6123      	str	r3, [r4, #16]
 800555c:	4665      	mov	r5, ip
 800555e:	e7b9      	b.n	80054d4 <_printf_i+0x118>
 8005560:	6813      	ldr	r3, [r2, #0]
 8005562:	1d19      	adds	r1, r3, #4
 8005564:	6011      	str	r1, [r2, #0]
 8005566:	681d      	ldr	r5, [r3, #0]
 8005568:	6862      	ldr	r2, [r4, #4]
 800556a:	2100      	movs	r1, #0
 800556c:	4628      	mov	r0, r5
 800556e:	f7fa fe5f 	bl	8000230 <memchr>
 8005572:	b108      	cbz	r0, 8005578 <_printf_i+0x1bc>
 8005574:	1b40      	subs	r0, r0, r5
 8005576:	6060      	str	r0, [r4, #4]
 8005578:	6863      	ldr	r3, [r4, #4]
 800557a:	6123      	str	r3, [r4, #16]
 800557c:	2300      	movs	r3, #0
 800557e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005582:	e7a7      	b.n	80054d4 <_printf_i+0x118>
 8005584:	6923      	ldr	r3, [r4, #16]
 8005586:	462a      	mov	r2, r5
 8005588:	4639      	mov	r1, r7
 800558a:	4630      	mov	r0, r6
 800558c:	47c0      	blx	r8
 800558e:	3001      	adds	r0, #1
 8005590:	d0aa      	beq.n	80054e8 <_printf_i+0x12c>
 8005592:	6823      	ldr	r3, [r4, #0]
 8005594:	079b      	lsls	r3, r3, #30
 8005596:	d413      	bmi.n	80055c0 <_printf_i+0x204>
 8005598:	68e0      	ldr	r0, [r4, #12]
 800559a:	9b03      	ldr	r3, [sp, #12]
 800559c:	4298      	cmp	r0, r3
 800559e:	bfb8      	it	lt
 80055a0:	4618      	movlt	r0, r3
 80055a2:	e7a3      	b.n	80054ec <_printf_i+0x130>
 80055a4:	2301      	movs	r3, #1
 80055a6:	464a      	mov	r2, r9
 80055a8:	4639      	mov	r1, r7
 80055aa:	4630      	mov	r0, r6
 80055ac:	47c0      	blx	r8
 80055ae:	3001      	adds	r0, #1
 80055b0:	d09a      	beq.n	80054e8 <_printf_i+0x12c>
 80055b2:	3501      	adds	r5, #1
 80055b4:	68e3      	ldr	r3, [r4, #12]
 80055b6:	9a03      	ldr	r2, [sp, #12]
 80055b8:	1a9b      	subs	r3, r3, r2
 80055ba:	42ab      	cmp	r3, r5
 80055bc:	dcf2      	bgt.n	80055a4 <_printf_i+0x1e8>
 80055be:	e7eb      	b.n	8005598 <_printf_i+0x1dc>
 80055c0:	2500      	movs	r5, #0
 80055c2:	f104 0919 	add.w	r9, r4, #25
 80055c6:	e7f5      	b.n	80055b4 <_printf_i+0x1f8>
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d1ac      	bne.n	8005526 <_printf_i+0x16a>
 80055cc:	7803      	ldrb	r3, [r0, #0]
 80055ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055d6:	e76c      	b.n	80054b2 <_printf_i+0xf6>
 80055d8:	080074a2 	.word	0x080074a2
 80055dc:	080074b3 	.word	0x080074b3

080055e0 <iprintf>:
 80055e0:	b40f      	push	{r0, r1, r2, r3}
 80055e2:	4b0a      	ldr	r3, [pc, #40]	; (800560c <iprintf+0x2c>)
 80055e4:	b513      	push	{r0, r1, r4, lr}
 80055e6:	681c      	ldr	r4, [r3, #0]
 80055e8:	b124      	cbz	r4, 80055f4 <iprintf+0x14>
 80055ea:	69a3      	ldr	r3, [r4, #24]
 80055ec:	b913      	cbnz	r3, 80055f4 <iprintf+0x14>
 80055ee:	4620      	mov	r0, r4
 80055f0:	f000 fea6 	bl	8006340 <__sinit>
 80055f4:	ab05      	add	r3, sp, #20
 80055f6:	9a04      	ldr	r2, [sp, #16]
 80055f8:	68a1      	ldr	r1, [r4, #8]
 80055fa:	9301      	str	r3, [sp, #4]
 80055fc:	4620      	mov	r0, r4
 80055fe:	f001 fafb 	bl	8006bf8 <_vfiprintf_r>
 8005602:	b002      	add	sp, #8
 8005604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005608:	b004      	add	sp, #16
 800560a:	4770      	bx	lr
 800560c:	2000000c 	.word	0x2000000c

08005610 <putchar>:
 8005610:	b538      	push	{r3, r4, r5, lr}
 8005612:	4b08      	ldr	r3, [pc, #32]	; (8005634 <putchar+0x24>)
 8005614:	681c      	ldr	r4, [r3, #0]
 8005616:	4605      	mov	r5, r0
 8005618:	b124      	cbz	r4, 8005624 <putchar+0x14>
 800561a:	69a3      	ldr	r3, [r4, #24]
 800561c:	b913      	cbnz	r3, 8005624 <putchar+0x14>
 800561e:	4620      	mov	r0, r4
 8005620:	f000 fe8e 	bl	8006340 <__sinit>
 8005624:	68a2      	ldr	r2, [r4, #8]
 8005626:	4629      	mov	r1, r5
 8005628:	4620      	mov	r0, r4
 800562a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800562e:	f001 bbf9 	b.w	8006e24 <_putc_r>
 8005632:	bf00      	nop
 8005634:	2000000c 	.word	0x2000000c

08005638 <quorem>:
 8005638:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800563c:	6903      	ldr	r3, [r0, #16]
 800563e:	690c      	ldr	r4, [r1, #16]
 8005640:	42a3      	cmp	r3, r4
 8005642:	4680      	mov	r8, r0
 8005644:	f2c0 8082 	blt.w	800574c <quorem+0x114>
 8005648:	3c01      	subs	r4, #1
 800564a:	f101 0714 	add.w	r7, r1, #20
 800564e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005652:	f100 0614 	add.w	r6, r0, #20
 8005656:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800565a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800565e:	eb06 030c 	add.w	r3, r6, ip
 8005662:	3501      	adds	r5, #1
 8005664:	eb07 090c 	add.w	r9, r7, ip
 8005668:	9301      	str	r3, [sp, #4]
 800566a:	fbb0 f5f5 	udiv	r5, r0, r5
 800566e:	b395      	cbz	r5, 80056d6 <quorem+0x9e>
 8005670:	f04f 0a00 	mov.w	sl, #0
 8005674:	4638      	mov	r0, r7
 8005676:	46b6      	mov	lr, r6
 8005678:	46d3      	mov	fp, sl
 800567a:	f850 2b04 	ldr.w	r2, [r0], #4
 800567e:	b293      	uxth	r3, r2
 8005680:	fb05 a303 	mla	r3, r5, r3, sl
 8005684:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005688:	b29b      	uxth	r3, r3
 800568a:	ebab 0303 	sub.w	r3, fp, r3
 800568e:	0c12      	lsrs	r2, r2, #16
 8005690:	f8de b000 	ldr.w	fp, [lr]
 8005694:	fb05 a202 	mla	r2, r5, r2, sl
 8005698:	fa13 f38b 	uxtah	r3, r3, fp
 800569c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80056a0:	fa1f fb82 	uxth.w	fp, r2
 80056a4:	f8de 2000 	ldr.w	r2, [lr]
 80056a8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80056ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056b6:	4581      	cmp	r9, r0
 80056b8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80056bc:	f84e 3b04 	str.w	r3, [lr], #4
 80056c0:	d2db      	bcs.n	800567a <quorem+0x42>
 80056c2:	f856 300c 	ldr.w	r3, [r6, ip]
 80056c6:	b933      	cbnz	r3, 80056d6 <quorem+0x9e>
 80056c8:	9b01      	ldr	r3, [sp, #4]
 80056ca:	3b04      	subs	r3, #4
 80056cc:	429e      	cmp	r6, r3
 80056ce:	461a      	mov	r2, r3
 80056d0:	d330      	bcc.n	8005734 <quorem+0xfc>
 80056d2:	f8c8 4010 	str.w	r4, [r8, #16]
 80056d6:	4640      	mov	r0, r8
 80056d8:	f001 f8e8 	bl	80068ac <__mcmp>
 80056dc:	2800      	cmp	r0, #0
 80056de:	db25      	blt.n	800572c <quorem+0xf4>
 80056e0:	3501      	adds	r5, #1
 80056e2:	4630      	mov	r0, r6
 80056e4:	f04f 0c00 	mov.w	ip, #0
 80056e8:	f857 2b04 	ldr.w	r2, [r7], #4
 80056ec:	f8d0 e000 	ldr.w	lr, [r0]
 80056f0:	b293      	uxth	r3, r2
 80056f2:	ebac 0303 	sub.w	r3, ip, r3
 80056f6:	0c12      	lsrs	r2, r2, #16
 80056f8:	fa13 f38e 	uxtah	r3, r3, lr
 80056fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005700:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005704:	b29b      	uxth	r3, r3
 8005706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800570a:	45b9      	cmp	r9, r7
 800570c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005710:	f840 3b04 	str.w	r3, [r0], #4
 8005714:	d2e8      	bcs.n	80056e8 <quorem+0xb0>
 8005716:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800571a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800571e:	b92a      	cbnz	r2, 800572c <quorem+0xf4>
 8005720:	3b04      	subs	r3, #4
 8005722:	429e      	cmp	r6, r3
 8005724:	461a      	mov	r2, r3
 8005726:	d30b      	bcc.n	8005740 <quorem+0x108>
 8005728:	f8c8 4010 	str.w	r4, [r8, #16]
 800572c:	4628      	mov	r0, r5
 800572e:	b003      	add	sp, #12
 8005730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005734:	6812      	ldr	r2, [r2, #0]
 8005736:	3b04      	subs	r3, #4
 8005738:	2a00      	cmp	r2, #0
 800573a:	d1ca      	bne.n	80056d2 <quorem+0x9a>
 800573c:	3c01      	subs	r4, #1
 800573e:	e7c5      	b.n	80056cc <quorem+0x94>
 8005740:	6812      	ldr	r2, [r2, #0]
 8005742:	3b04      	subs	r3, #4
 8005744:	2a00      	cmp	r2, #0
 8005746:	d1ef      	bne.n	8005728 <quorem+0xf0>
 8005748:	3c01      	subs	r4, #1
 800574a:	e7ea      	b.n	8005722 <quorem+0xea>
 800574c:	2000      	movs	r0, #0
 800574e:	e7ee      	b.n	800572e <quorem+0xf6>

08005750 <_dtoa_r>:
 8005750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005754:	ec57 6b10 	vmov	r6, r7, d0
 8005758:	b097      	sub	sp, #92	; 0x5c
 800575a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800575c:	9106      	str	r1, [sp, #24]
 800575e:	4604      	mov	r4, r0
 8005760:	920b      	str	r2, [sp, #44]	; 0x2c
 8005762:	9312      	str	r3, [sp, #72]	; 0x48
 8005764:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005768:	e9cd 6700 	strd	r6, r7, [sp]
 800576c:	b93d      	cbnz	r5, 800577e <_dtoa_r+0x2e>
 800576e:	2010      	movs	r0, #16
 8005770:	f000 fe7e 	bl	8006470 <malloc>
 8005774:	6260      	str	r0, [r4, #36]	; 0x24
 8005776:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800577a:	6005      	str	r5, [r0, #0]
 800577c:	60c5      	str	r5, [r0, #12]
 800577e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005780:	6819      	ldr	r1, [r3, #0]
 8005782:	b151      	cbz	r1, 800579a <_dtoa_r+0x4a>
 8005784:	685a      	ldr	r2, [r3, #4]
 8005786:	604a      	str	r2, [r1, #4]
 8005788:	2301      	movs	r3, #1
 800578a:	4093      	lsls	r3, r2
 800578c:	608b      	str	r3, [r1, #8]
 800578e:	4620      	mov	r0, r4
 8005790:	f000 feaa 	bl	80064e8 <_Bfree>
 8005794:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005796:	2200      	movs	r2, #0
 8005798:	601a      	str	r2, [r3, #0]
 800579a:	1e3b      	subs	r3, r7, #0
 800579c:	bfbb      	ittet	lt
 800579e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80057a2:	9301      	strlt	r3, [sp, #4]
 80057a4:	2300      	movge	r3, #0
 80057a6:	2201      	movlt	r2, #1
 80057a8:	bfac      	ite	ge
 80057aa:	f8c8 3000 	strge.w	r3, [r8]
 80057ae:	f8c8 2000 	strlt.w	r2, [r8]
 80057b2:	4baf      	ldr	r3, [pc, #700]	; (8005a70 <_dtoa_r+0x320>)
 80057b4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80057b8:	ea33 0308 	bics.w	r3, r3, r8
 80057bc:	d114      	bne.n	80057e8 <_dtoa_r+0x98>
 80057be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80057c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80057c4:	6013      	str	r3, [r2, #0]
 80057c6:	9b00      	ldr	r3, [sp, #0]
 80057c8:	b923      	cbnz	r3, 80057d4 <_dtoa_r+0x84>
 80057ca:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80057ce:	2800      	cmp	r0, #0
 80057d0:	f000 8542 	beq.w	8006258 <_dtoa_r+0xb08>
 80057d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057d6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005a84 <_dtoa_r+0x334>
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f000 8544 	beq.w	8006268 <_dtoa_r+0xb18>
 80057e0:	f10b 0303 	add.w	r3, fp, #3
 80057e4:	f000 bd3e 	b.w	8006264 <_dtoa_r+0xb14>
 80057e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80057ec:	2200      	movs	r2, #0
 80057ee:	2300      	movs	r3, #0
 80057f0:	4630      	mov	r0, r6
 80057f2:	4639      	mov	r1, r7
 80057f4:	f7fb f990 	bl	8000b18 <__aeabi_dcmpeq>
 80057f8:	4681      	mov	r9, r0
 80057fa:	b168      	cbz	r0, 8005818 <_dtoa_r+0xc8>
 80057fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80057fe:	2301      	movs	r3, #1
 8005800:	6013      	str	r3, [r2, #0]
 8005802:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 8524 	beq.w	8006252 <_dtoa_r+0xb02>
 800580a:	4b9a      	ldr	r3, [pc, #616]	; (8005a74 <_dtoa_r+0x324>)
 800580c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800580e:	f103 3bff 	add.w	fp, r3, #4294967295
 8005812:	6013      	str	r3, [r2, #0]
 8005814:	f000 bd28 	b.w	8006268 <_dtoa_r+0xb18>
 8005818:	aa14      	add	r2, sp, #80	; 0x50
 800581a:	a915      	add	r1, sp, #84	; 0x54
 800581c:	ec47 6b10 	vmov	d0, r6, r7
 8005820:	4620      	mov	r0, r4
 8005822:	f001 f8ba 	bl	800699a <__d2b>
 8005826:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800582a:	9004      	str	r0, [sp, #16]
 800582c:	2d00      	cmp	r5, #0
 800582e:	d07c      	beq.n	800592a <_dtoa_r+0x1da>
 8005830:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005834:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005838:	46b2      	mov	sl, r6
 800583a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800583e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005842:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8005846:	2200      	movs	r2, #0
 8005848:	4b8b      	ldr	r3, [pc, #556]	; (8005a78 <_dtoa_r+0x328>)
 800584a:	4650      	mov	r0, sl
 800584c:	4659      	mov	r1, fp
 800584e:	f7fa fd43 	bl	80002d8 <__aeabi_dsub>
 8005852:	a381      	add	r3, pc, #516	; (adr r3, 8005a58 <_dtoa_r+0x308>)
 8005854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005858:	f7fa fef6 	bl	8000648 <__aeabi_dmul>
 800585c:	a380      	add	r3, pc, #512	; (adr r3, 8005a60 <_dtoa_r+0x310>)
 800585e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005862:	f7fa fd3b 	bl	80002dc <__adddf3>
 8005866:	4606      	mov	r6, r0
 8005868:	4628      	mov	r0, r5
 800586a:	460f      	mov	r7, r1
 800586c:	f7fa fe82 	bl	8000574 <__aeabi_i2d>
 8005870:	a37d      	add	r3, pc, #500	; (adr r3, 8005a68 <_dtoa_r+0x318>)
 8005872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005876:	f7fa fee7 	bl	8000648 <__aeabi_dmul>
 800587a:	4602      	mov	r2, r0
 800587c:	460b      	mov	r3, r1
 800587e:	4630      	mov	r0, r6
 8005880:	4639      	mov	r1, r7
 8005882:	f7fa fd2b 	bl	80002dc <__adddf3>
 8005886:	4606      	mov	r6, r0
 8005888:	460f      	mov	r7, r1
 800588a:	f7fb f98d 	bl	8000ba8 <__aeabi_d2iz>
 800588e:	2200      	movs	r2, #0
 8005890:	4682      	mov	sl, r0
 8005892:	2300      	movs	r3, #0
 8005894:	4630      	mov	r0, r6
 8005896:	4639      	mov	r1, r7
 8005898:	f7fb f948 	bl	8000b2c <__aeabi_dcmplt>
 800589c:	b148      	cbz	r0, 80058b2 <_dtoa_r+0x162>
 800589e:	4650      	mov	r0, sl
 80058a0:	f7fa fe68 	bl	8000574 <__aeabi_i2d>
 80058a4:	4632      	mov	r2, r6
 80058a6:	463b      	mov	r3, r7
 80058a8:	f7fb f936 	bl	8000b18 <__aeabi_dcmpeq>
 80058ac:	b908      	cbnz	r0, 80058b2 <_dtoa_r+0x162>
 80058ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058b2:	f1ba 0f16 	cmp.w	sl, #22
 80058b6:	d859      	bhi.n	800596c <_dtoa_r+0x21c>
 80058b8:	4970      	ldr	r1, [pc, #448]	; (8005a7c <_dtoa_r+0x32c>)
 80058ba:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80058be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80058c6:	f7fb f94f 	bl	8000b68 <__aeabi_dcmpgt>
 80058ca:	2800      	cmp	r0, #0
 80058cc:	d050      	beq.n	8005970 <_dtoa_r+0x220>
 80058ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058d2:	2300      	movs	r3, #0
 80058d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80058d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80058d8:	1b5d      	subs	r5, r3, r5
 80058da:	f1b5 0801 	subs.w	r8, r5, #1
 80058de:	bf49      	itett	mi
 80058e0:	f1c5 0301 	rsbmi	r3, r5, #1
 80058e4:	2300      	movpl	r3, #0
 80058e6:	9305      	strmi	r3, [sp, #20]
 80058e8:	f04f 0800 	movmi.w	r8, #0
 80058ec:	bf58      	it	pl
 80058ee:	9305      	strpl	r3, [sp, #20]
 80058f0:	f1ba 0f00 	cmp.w	sl, #0
 80058f4:	db3e      	blt.n	8005974 <_dtoa_r+0x224>
 80058f6:	2300      	movs	r3, #0
 80058f8:	44d0      	add	r8, sl
 80058fa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80058fe:	9307      	str	r3, [sp, #28]
 8005900:	9b06      	ldr	r3, [sp, #24]
 8005902:	2b09      	cmp	r3, #9
 8005904:	f200 8090 	bhi.w	8005a28 <_dtoa_r+0x2d8>
 8005908:	2b05      	cmp	r3, #5
 800590a:	bfc4      	itt	gt
 800590c:	3b04      	subgt	r3, #4
 800590e:	9306      	strgt	r3, [sp, #24]
 8005910:	9b06      	ldr	r3, [sp, #24]
 8005912:	f1a3 0302 	sub.w	r3, r3, #2
 8005916:	bfcc      	ite	gt
 8005918:	2500      	movgt	r5, #0
 800591a:	2501      	movle	r5, #1
 800591c:	2b03      	cmp	r3, #3
 800591e:	f200 808f 	bhi.w	8005a40 <_dtoa_r+0x2f0>
 8005922:	e8df f003 	tbb	[pc, r3]
 8005926:	7f7d      	.short	0x7f7d
 8005928:	7131      	.short	0x7131
 800592a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800592e:	441d      	add	r5, r3
 8005930:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005934:	2820      	cmp	r0, #32
 8005936:	dd13      	ble.n	8005960 <_dtoa_r+0x210>
 8005938:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800593c:	9b00      	ldr	r3, [sp, #0]
 800593e:	fa08 f800 	lsl.w	r8, r8, r0
 8005942:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005946:	fa23 f000 	lsr.w	r0, r3, r0
 800594a:	ea48 0000 	orr.w	r0, r8, r0
 800594e:	f7fa fe01 	bl	8000554 <__aeabi_ui2d>
 8005952:	2301      	movs	r3, #1
 8005954:	4682      	mov	sl, r0
 8005956:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800595a:	3d01      	subs	r5, #1
 800595c:	9313      	str	r3, [sp, #76]	; 0x4c
 800595e:	e772      	b.n	8005846 <_dtoa_r+0xf6>
 8005960:	9b00      	ldr	r3, [sp, #0]
 8005962:	f1c0 0020 	rsb	r0, r0, #32
 8005966:	fa03 f000 	lsl.w	r0, r3, r0
 800596a:	e7f0      	b.n	800594e <_dtoa_r+0x1fe>
 800596c:	2301      	movs	r3, #1
 800596e:	e7b1      	b.n	80058d4 <_dtoa_r+0x184>
 8005970:	900f      	str	r0, [sp, #60]	; 0x3c
 8005972:	e7b0      	b.n	80058d6 <_dtoa_r+0x186>
 8005974:	9b05      	ldr	r3, [sp, #20]
 8005976:	eba3 030a 	sub.w	r3, r3, sl
 800597a:	9305      	str	r3, [sp, #20]
 800597c:	f1ca 0300 	rsb	r3, sl, #0
 8005980:	9307      	str	r3, [sp, #28]
 8005982:	2300      	movs	r3, #0
 8005984:	930e      	str	r3, [sp, #56]	; 0x38
 8005986:	e7bb      	b.n	8005900 <_dtoa_r+0x1b0>
 8005988:	2301      	movs	r3, #1
 800598a:	930a      	str	r3, [sp, #40]	; 0x28
 800598c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800598e:	2b00      	cmp	r3, #0
 8005990:	dd59      	ble.n	8005a46 <_dtoa_r+0x2f6>
 8005992:	9302      	str	r3, [sp, #8]
 8005994:	4699      	mov	r9, r3
 8005996:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005998:	2200      	movs	r2, #0
 800599a:	6072      	str	r2, [r6, #4]
 800599c:	2204      	movs	r2, #4
 800599e:	f102 0014 	add.w	r0, r2, #20
 80059a2:	4298      	cmp	r0, r3
 80059a4:	6871      	ldr	r1, [r6, #4]
 80059a6:	d953      	bls.n	8005a50 <_dtoa_r+0x300>
 80059a8:	4620      	mov	r0, r4
 80059aa:	f000 fd69 	bl	8006480 <_Balloc>
 80059ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059b0:	6030      	str	r0, [r6, #0]
 80059b2:	f1b9 0f0e 	cmp.w	r9, #14
 80059b6:	f8d3 b000 	ldr.w	fp, [r3]
 80059ba:	f200 80e6 	bhi.w	8005b8a <_dtoa_r+0x43a>
 80059be:	2d00      	cmp	r5, #0
 80059c0:	f000 80e3 	beq.w	8005b8a <_dtoa_r+0x43a>
 80059c4:	ed9d 7b00 	vldr	d7, [sp]
 80059c8:	f1ba 0f00 	cmp.w	sl, #0
 80059cc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80059d0:	dd74      	ble.n	8005abc <_dtoa_r+0x36c>
 80059d2:	4a2a      	ldr	r2, [pc, #168]	; (8005a7c <_dtoa_r+0x32c>)
 80059d4:	f00a 030f 	and.w	r3, sl, #15
 80059d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80059dc:	ed93 7b00 	vldr	d7, [r3]
 80059e0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80059e4:	06f0      	lsls	r0, r6, #27
 80059e6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80059ea:	d565      	bpl.n	8005ab8 <_dtoa_r+0x368>
 80059ec:	4b24      	ldr	r3, [pc, #144]	; (8005a80 <_dtoa_r+0x330>)
 80059ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80059f2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80059f6:	f7fa ff51 	bl	800089c <__aeabi_ddiv>
 80059fa:	e9cd 0100 	strd	r0, r1, [sp]
 80059fe:	f006 060f 	and.w	r6, r6, #15
 8005a02:	2503      	movs	r5, #3
 8005a04:	4f1e      	ldr	r7, [pc, #120]	; (8005a80 <_dtoa_r+0x330>)
 8005a06:	e04c      	b.n	8005aa2 <_dtoa_r+0x352>
 8005a08:	2301      	movs	r3, #1
 8005a0a:	930a      	str	r3, [sp, #40]	; 0x28
 8005a0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a0e:	4453      	add	r3, sl
 8005a10:	f103 0901 	add.w	r9, r3, #1
 8005a14:	9302      	str	r3, [sp, #8]
 8005a16:	464b      	mov	r3, r9
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	bfb8      	it	lt
 8005a1c:	2301      	movlt	r3, #1
 8005a1e:	e7ba      	b.n	8005996 <_dtoa_r+0x246>
 8005a20:	2300      	movs	r3, #0
 8005a22:	e7b2      	b.n	800598a <_dtoa_r+0x23a>
 8005a24:	2300      	movs	r3, #0
 8005a26:	e7f0      	b.n	8005a0a <_dtoa_r+0x2ba>
 8005a28:	2501      	movs	r5, #1
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	9306      	str	r3, [sp, #24]
 8005a2e:	950a      	str	r5, [sp, #40]	; 0x28
 8005a30:	f04f 33ff 	mov.w	r3, #4294967295
 8005a34:	9302      	str	r3, [sp, #8]
 8005a36:	4699      	mov	r9, r3
 8005a38:	2200      	movs	r2, #0
 8005a3a:	2312      	movs	r3, #18
 8005a3c:	920b      	str	r2, [sp, #44]	; 0x2c
 8005a3e:	e7aa      	b.n	8005996 <_dtoa_r+0x246>
 8005a40:	2301      	movs	r3, #1
 8005a42:	930a      	str	r3, [sp, #40]	; 0x28
 8005a44:	e7f4      	b.n	8005a30 <_dtoa_r+0x2e0>
 8005a46:	2301      	movs	r3, #1
 8005a48:	9302      	str	r3, [sp, #8]
 8005a4a:	4699      	mov	r9, r3
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	e7f5      	b.n	8005a3c <_dtoa_r+0x2ec>
 8005a50:	3101      	adds	r1, #1
 8005a52:	6071      	str	r1, [r6, #4]
 8005a54:	0052      	lsls	r2, r2, #1
 8005a56:	e7a2      	b.n	800599e <_dtoa_r+0x24e>
 8005a58:	636f4361 	.word	0x636f4361
 8005a5c:	3fd287a7 	.word	0x3fd287a7
 8005a60:	8b60c8b3 	.word	0x8b60c8b3
 8005a64:	3fc68a28 	.word	0x3fc68a28
 8005a68:	509f79fb 	.word	0x509f79fb
 8005a6c:	3fd34413 	.word	0x3fd34413
 8005a70:	7ff00000 	.word	0x7ff00000
 8005a74:	080074a1 	.word	0x080074a1
 8005a78:	3ff80000 	.word	0x3ff80000
 8005a7c:	08007560 	.word	0x08007560
 8005a80:	08007538 	.word	0x08007538
 8005a84:	080074cd 	.word	0x080074cd
 8005a88:	07f1      	lsls	r1, r6, #31
 8005a8a:	d508      	bpl.n	8005a9e <_dtoa_r+0x34e>
 8005a8c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005a90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a94:	f7fa fdd8 	bl	8000648 <__aeabi_dmul>
 8005a98:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005a9c:	3501      	adds	r5, #1
 8005a9e:	1076      	asrs	r6, r6, #1
 8005aa0:	3708      	adds	r7, #8
 8005aa2:	2e00      	cmp	r6, #0
 8005aa4:	d1f0      	bne.n	8005a88 <_dtoa_r+0x338>
 8005aa6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005aaa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005aae:	f7fa fef5 	bl	800089c <__aeabi_ddiv>
 8005ab2:	e9cd 0100 	strd	r0, r1, [sp]
 8005ab6:	e01a      	b.n	8005aee <_dtoa_r+0x39e>
 8005ab8:	2502      	movs	r5, #2
 8005aba:	e7a3      	b.n	8005a04 <_dtoa_r+0x2b4>
 8005abc:	f000 80a0 	beq.w	8005c00 <_dtoa_r+0x4b0>
 8005ac0:	f1ca 0600 	rsb	r6, sl, #0
 8005ac4:	4b9f      	ldr	r3, [pc, #636]	; (8005d44 <_dtoa_r+0x5f4>)
 8005ac6:	4fa0      	ldr	r7, [pc, #640]	; (8005d48 <_dtoa_r+0x5f8>)
 8005ac8:	f006 020f 	and.w	r2, r6, #15
 8005acc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ad8:	f7fa fdb6 	bl	8000648 <__aeabi_dmul>
 8005adc:	e9cd 0100 	strd	r0, r1, [sp]
 8005ae0:	1136      	asrs	r6, r6, #4
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	2502      	movs	r5, #2
 8005ae6:	2e00      	cmp	r6, #0
 8005ae8:	d17f      	bne.n	8005bea <_dtoa_r+0x49a>
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e1      	bne.n	8005ab2 <_dtoa_r+0x362>
 8005aee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f000 8087 	beq.w	8005c04 <_dtoa_r+0x4b4>
 8005af6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005afa:	2200      	movs	r2, #0
 8005afc:	4b93      	ldr	r3, [pc, #588]	; (8005d4c <_dtoa_r+0x5fc>)
 8005afe:	4630      	mov	r0, r6
 8005b00:	4639      	mov	r1, r7
 8005b02:	f7fb f813 	bl	8000b2c <__aeabi_dcmplt>
 8005b06:	2800      	cmp	r0, #0
 8005b08:	d07c      	beq.n	8005c04 <_dtoa_r+0x4b4>
 8005b0a:	f1b9 0f00 	cmp.w	r9, #0
 8005b0e:	d079      	beq.n	8005c04 <_dtoa_r+0x4b4>
 8005b10:	9b02      	ldr	r3, [sp, #8]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	dd35      	ble.n	8005b82 <_dtoa_r+0x432>
 8005b16:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005b1a:	9308      	str	r3, [sp, #32]
 8005b1c:	4639      	mov	r1, r7
 8005b1e:	2200      	movs	r2, #0
 8005b20:	4b8b      	ldr	r3, [pc, #556]	; (8005d50 <_dtoa_r+0x600>)
 8005b22:	4630      	mov	r0, r6
 8005b24:	f7fa fd90 	bl	8000648 <__aeabi_dmul>
 8005b28:	e9cd 0100 	strd	r0, r1, [sp]
 8005b2c:	9f02      	ldr	r7, [sp, #8]
 8005b2e:	3501      	adds	r5, #1
 8005b30:	4628      	mov	r0, r5
 8005b32:	f7fa fd1f 	bl	8000574 <__aeabi_i2d>
 8005b36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b3a:	f7fa fd85 	bl	8000648 <__aeabi_dmul>
 8005b3e:	2200      	movs	r2, #0
 8005b40:	4b84      	ldr	r3, [pc, #528]	; (8005d54 <_dtoa_r+0x604>)
 8005b42:	f7fa fbcb 	bl	80002dc <__adddf3>
 8005b46:	4605      	mov	r5, r0
 8005b48:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005b4c:	2f00      	cmp	r7, #0
 8005b4e:	d15d      	bne.n	8005c0c <_dtoa_r+0x4bc>
 8005b50:	2200      	movs	r2, #0
 8005b52:	4b81      	ldr	r3, [pc, #516]	; (8005d58 <_dtoa_r+0x608>)
 8005b54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b58:	f7fa fbbe 	bl	80002d8 <__aeabi_dsub>
 8005b5c:	462a      	mov	r2, r5
 8005b5e:	4633      	mov	r3, r6
 8005b60:	e9cd 0100 	strd	r0, r1, [sp]
 8005b64:	f7fb f800 	bl	8000b68 <__aeabi_dcmpgt>
 8005b68:	2800      	cmp	r0, #0
 8005b6a:	f040 8288 	bne.w	800607e <_dtoa_r+0x92e>
 8005b6e:	462a      	mov	r2, r5
 8005b70:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005b74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b78:	f7fa ffd8 	bl	8000b2c <__aeabi_dcmplt>
 8005b7c:	2800      	cmp	r0, #0
 8005b7e:	f040 827c 	bne.w	800607a <_dtoa_r+0x92a>
 8005b82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b86:	e9cd 2300 	strd	r2, r3, [sp]
 8005b8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f2c0 8150 	blt.w	8005e32 <_dtoa_r+0x6e2>
 8005b92:	f1ba 0f0e 	cmp.w	sl, #14
 8005b96:	f300 814c 	bgt.w	8005e32 <_dtoa_r+0x6e2>
 8005b9a:	4b6a      	ldr	r3, [pc, #424]	; (8005d44 <_dtoa_r+0x5f4>)
 8005b9c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005ba0:	ed93 7b00 	vldr	d7, [r3]
 8005ba4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005bac:	f280 80d8 	bge.w	8005d60 <_dtoa_r+0x610>
 8005bb0:	f1b9 0f00 	cmp.w	r9, #0
 8005bb4:	f300 80d4 	bgt.w	8005d60 <_dtoa_r+0x610>
 8005bb8:	f040 825e 	bne.w	8006078 <_dtoa_r+0x928>
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	4b66      	ldr	r3, [pc, #408]	; (8005d58 <_dtoa_r+0x608>)
 8005bc0:	ec51 0b17 	vmov	r0, r1, d7
 8005bc4:	f7fa fd40 	bl	8000648 <__aeabi_dmul>
 8005bc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005bcc:	f7fa ffc2 	bl	8000b54 <__aeabi_dcmpge>
 8005bd0:	464f      	mov	r7, r9
 8005bd2:	464e      	mov	r6, r9
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	f040 8234 	bne.w	8006042 <_dtoa_r+0x8f2>
 8005bda:	2331      	movs	r3, #49	; 0x31
 8005bdc:	f10b 0501 	add.w	r5, fp, #1
 8005be0:	f88b 3000 	strb.w	r3, [fp]
 8005be4:	f10a 0a01 	add.w	sl, sl, #1
 8005be8:	e22f      	b.n	800604a <_dtoa_r+0x8fa>
 8005bea:	07f2      	lsls	r2, r6, #31
 8005bec:	d505      	bpl.n	8005bfa <_dtoa_r+0x4aa>
 8005bee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bf2:	f7fa fd29 	bl	8000648 <__aeabi_dmul>
 8005bf6:	3501      	adds	r5, #1
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	1076      	asrs	r6, r6, #1
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	e772      	b.n	8005ae6 <_dtoa_r+0x396>
 8005c00:	2502      	movs	r5, #2
 8005c02:	e774      	b.n	8005aee <_dtoa_r+0x39e>
 8005c04:	f8cd a020 	str.w	sl, [sp, #32]
 8005c08:	464f      	mov	r7, r9
 8005c0a:	e791      	b.n	8005b30 <_dtoa_r+0x3e0>
 8005c0c:	4b4d      	ldr	r3, [pc, #308]	; (8005d44 <_dtoa_r+0x5f4>)
 8005c0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c12:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005c16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d047      	beq.n	8005cac <_dtoa_r+0x55c>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	2000      	movs	r0, #0
 8005c22:	494e      	ldr	r1, [pc, #312]	; (8005d5c <_dtoa_r+0x60c>)
 8005c24:	f7fa fe3a 	bl	800089c <__aeabi_ddiv>
 8005c28:	462a      	mov	r2, r5
 8005c2a:	4633      	mov	r3, r6
 8005c2c:	f7fa fb54 	bl	80002d8 <__aeabi_dsub>
 8005c30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005c34:	465d      	mov	r5, fp
 8005c36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c3a:	f7fa ffb5 	bl	8000ba8 <__aeabi_d2iz>
 8005c3e:	4606      	mov	r6, r0
 8005c40:	f7fa fc98 	bl	8000574 <__aeabi_i2d>
 8005c44:	4602      	mov	r2, r0
 8005c46:	460b      	mov	r3, r1
 8005c48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c4c:	f7fa fb44 	bl	80002d8 <__aeabi_dsub>
 8005c50:	3630      	adds	r6, #48	; 0x30
 8005c52:	f805 6b01 	strb.w	r6, [r5], #1
 8005c56:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005c5a:	e9cd 0100 	strd	r0, r1, [sp]
 8005c5e:	f7fa ff65 	bl	8000b2c <__aeabi_dcmplt>
 8005c62:	2800      	cmp	r0, #0
 8005c64:	d163      	bne.n	8005d2e <_dtoa_r+0x5de>
 8005c66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c6a:	2000      	movs	r0, #0
 8005c6c:	4937      	ldr	r1, [pc, #220]	; (8005d4c <_dtoa_r+0x5fc>)
 8005c6e:	f7fa fb33 	bl	80002d8 <__aeabi_dsub>
 8005c72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005c76:	f7fa ff59 	bl	8000b2c <__aeabi_dcmplt>
 8005c7a:	2800      	cmp	r0, #0
 8005c7c:	f040 80b7 	bne.w	8005dee <_dtoa_r+0x69e>
 8005c80:	eba5 030b 	sub.w	r3, r5, fp
 8005c84:	429f      	cmp	r7, r3
 8005c86:	f77f af7c 	ble.w	8005b82 <_dtoa_r+0x432>
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	4b30      	ldr	r3, [pc, #192]	; (8005d50 <_dtoa_r+0x600>)
 8005c8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005c92:	f7fa fcd9 	bl	8000648 <__aeabi_dmul>
 8005c96:	2200      	movs	r2, #0
 8005c98:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005c9c:	4b2c      	ldr	r3, [pc, #176]	; (8005d50 <_dtoa_r+0x600>)
 8005c9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ca2:	f7fa fcd1 	bl	8000648 <__aeabi_dmul>
 8005ca6:	e9cd 0100 	strd	r0, r1, [sp]
 8005caa:	e7c4      	b.n	8005c36 <_dtoa_r+0x4e6>
 8005cac:	462a      	mov	r2, r5
 8005cae:	4633      	mov	r3, r6
 8005cb0:	f7fa fcca 	bl	8000648 <__aeabi_dmul>
 8005cb4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005cb8:	eb0b 0507 	add.w	r5, fp, r7
 8005cbc:	465e      	mov	r6, fp
 8005cbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cc2:	f7fa ff71 	bl	8000ba8 <__aeabi_d2iz>
 8005cc6:	4607      	mov	r7, r0
 8005cc8:	f7fa fc54 	bl	8000574 <__aeabi_i2d>
 8005ccc:	3730      	adds	r7, #48	; 0x30
 8005cce:	4602      	mov	r2, r0
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cd6:	f7fa faff 	bl	80002d8 <__aeabi_dsub>
 8005cda:	f806 7b01 	strb.w	r7, [r6], #1
 8005cde:	42ae      	cmp	r6, r5
 8005ce0:	e9cd 0100 	strd	r0, r1, [sp]
 8005ce4:	f04f 0200 	mov.w	r2, #0
 8005ce8:	d126      	bne.n	8005d38 <_dtoa_r+0x5e8>
 8005cea:	4b1c      	ldr	r3, [pc, #112]	; (8005d5c <_dtoa_r+0x60c>)
 8005cec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005cf0:	f7fa faf4 	bl	80002dc <__adddf3>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	460b      	mov	r3, r1
 8005cf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cfc:	f7fa ff34 	bl	8000b68 <__aeabi_dcmpgt>
 8005d00:	2800      	cmp	r0, #0
 8005d02:	d174      	bne.n	8005dee <_dtoa_r+0x69e>
 8005d04:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d08:	2000      	movs	r0, #0
 8005d0a:	4914      	ldr	r1, [pc, #80]	; (8005d5c <_dtoa_r+0x60c>)
 8005d0c:	f7fa fae4 	bl	80002d8 <__aeabi_dsub>
 8005d10:	4602      	mov	r2, r0
 8005d12:	460b      	mov	r3, r1
 8005d14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d18:	f7fa ff08 	bl	8000b2c <__aeabi_dcmplt>
 8005d1c:	2800      	cmp	r0, #0
 8005d1e:	f43f af30 	beq.w	8005b82 <_dtoa_r+0x432>
 8005d22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d26:	2b30      	cmp	r3, #48	; 0x30
 8005d28:	f105 32ff 	add.w	r2, r5, #4294967295
 8005d2c:	d002      	beq.n	8005d34 <_dtoa_r+0x5e4>
 8005d2e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005d32:	e04a      	b.n	8005dca <_dtoa_r+0x67a>
 8005d34:	4615      	mov	r5, r2
 8005d36:	e7f4      	b.n	8005d22 <_dtoa_r+0x5d2>
 8005d38:	4b05      	ldr	r3, [pc, #20]	; (8005d50 <_dtoa_r+0x600>)
 8005d3a:	f7fa fc85 	bl	8000648 <__aeabi_dmul>
 8005d3e:	e9cd 0100 	strd	r0, r1, [sp]
 8005d42:	e7bc      	b.n	8005cbe <_dtoa_r+0x56e>
 8005d44:	08007560 	.word	0x08007560
 8005d48:	08007538 	.word	0x08007538
 8005d4c:	3ff00000 	.word	0x3ff00000
 8005d50:	40240000 	.word	0x40240000
 8005d54:	401c0000 	.word	0x401c0000
 8005d58:	40140000 	.word	0x40140000
 8005d5c:	3fe00000 	.word	0x3fe00000
 8005d60:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005d64:	465d      	mov	r5, fp
 8005d66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d6a:	4630      	mov	r0, r6
 8005d6c:	4639      	mov	r1, r7
 8005d6e:	f7fa fd95 	bl	800089c <__aeabi_ddiv>
 8005d72:	f7fa ff19 	bl	8000ba8 <__aeabi_d2iz>
 8005d76:	4680      	mov	r8, r0
 8005d78:	f7fa fbfc 	bl	8000574 <__aeabi_i2d>
 8005d7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d80:	f7fa fc62 	bl	8000648 <__aeabi_dmul>
 8005d84:	4602      	mov	r2, r0
 8005d86:	460b      	mov	r3, r1
 8005d88:	4630      	mov	r0, r6
 8005d8a:	4639      	mov	r1, r7
 8005d8c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005d90:	f7fa faa2 	bl	80002d8 <__aeabi_dsub>
 8005d94:	f805 6b01 	strb.w	r6, [r5], #1
 8005d98:	eba5 060b 	sub.w	r6, r5, fp
 8005d9c:	45b1      	cmp	r9, r6
 8005d9e:	4602      	mov	r2, r0
 8005da0:	460b      	mov	r3, r1
 8005da2:	d139      	bne.n	8005e18 <_dtoa_r+0x6c8>
 8005da4:	f7fa fa9a 	bl	80002dc <__adddf3>
 8005da8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005dac:	4606      	mov	r6, r0
 8005dae:	460f      	mov	r7, r1
 8005db0:	f7fa feda 	bl	8000b68 <__aeabi_dcmpgt>
 8005db4:	b9c8      	cbnz	r0, 8005dea <_dtoa_r+0x69a>
 8005db6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005dba:	4630      	mov	r0, r6
 8005dbc:	4639      	mov	r1, r7
 8005dbe:	f7fa feab 	bl	8000b18 <__aeabi_dcmpeq>
 8005dc2:	b110      	cbz	r0, 8005dca <_dtoa_r+0x67a>
 8005dc4:	f018 0f01 	tst.w	r8, #1
 8005dc8:	d10f      	bne.n	8005dea <_dtoa_r+0x69a>
 8005dca:	9904      	ldr	r1, [sp, #16]
 8005dcc:	4620      	mov	r0, r4
 8005dce:	f000 fb8b 	bl	80064e8 <_Bfree>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005dd6:	702b      	strb	r3, [r5, #0]
 8005dd8:	f10a 0301 	add.w	r3, sl, #1
 8005ddc:	6013      	str	r3, [r2, #0]
 8005dde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f000 8241 	beq.w	8006268 <_dtoa_r+0xb18>
 8005de6:	601d      	str	r5, [r3, #0]
 8005de8:	e23e      	b.n	8006268 <_dtoa_r+0xb18>
 8005dea:	f8cd a020 	str.w	sl, [sp, #32]
 8005dee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005df2:	2a39      	cmp	r2, #57	; 0x39
 8005df4:	f105 33ff 	add.w	r3, r5, #4294967295
 8005df8:	d108      	bne.n	8005e0c <_dtoa_r+0x6bc>
 8005dfa:	459b      	cmp	fp, r3
 8005dfc:	d10a      	bne.n	8005e14 <_dtoa_r+0x6c4>
 8005dfe:	9b08      	ldr	r3, [sp, #32]
 8005e00:	3301      	adds	r3, #1
 8005e02:	9308      	str	r3, [sp, #32]
 8005e04:	2330      	movs	r3, #48	; 0x30
 8005e06:	f88b 3000 	strb.w	r3, [fp]
 8005e0a:	465b      	mov	r3, fp
 8005e0c:	781a      	ldrb	r2, [r3, #0]
 8005e0e:	3201      	adds	r2, #1
 8005e10:	701a      	strb	r2, [r3, #0]
 8005e12:	e78c      	b.n	8005d2e <_dtoa_r+0x5de>
 8005e14:	461d      	mov	r5, r3
 8005e16:	e7ea      	b.n	8005dee <_dtoa_r+0x69e>
 8005e18:	2200      	movs	r2, #0
 8005e1a:	4b9b      	ldr	r3, [pc, #620]	; (8006088 <_dtoa_r+0x938>)
 8005e1c:	f7fa fc14 	bl	8000648 <__aeabi_dmul>
 8005e20:	2200      	movs	r2, #0
 8005e22:	2300      	movs	r3, #0
 8005e24:	4606      	mov	r6, r0
 8005e26:	460f      	mov	r7, r1
 8005e28:	f7fa fe76 	bl	8000b18 <__aeabi_dcmpeq>
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	d09a      	beq.n	8005d66 <_dtoa_r+0x616>
 8005e30:	e7cb      	b.n	8005dca <_dtoa_r+0x67a>
 8005e32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e34:	2a00      	cmp	r2, #0
 8005e36:	f000 808b 	beq.w	8005f50 <_dtoa_r+0x800>
 8005e3a:	9a06      	ldr	r2, [sp, #24]
 8005e3c:	2a01      	cmp	r2, #1
 8005e3e:	dc6e      	bgt.n	8005f1e <_dtoa_r+0x7ce>
 8005e40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005e42:	2a00      	cmp	r2, #0
 8005e44:	d067      	beq.n	8005f16 <_dtoa_r+0x7c6>
 8005e46:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005e4a:	9f07      	ldr	r7, [sp, #28]
 8005e4c:	9d05      	ldr	r5, [sp, #20]
 8005e4e:	9a05      	ldr	r2, [sp, #20]
 8005e50:	2101      	movs	r1, #1
 8005e52:	441a      	add	r2, r3
 8005e54:	4620      	mov	r0, r4
 8005e56:	9205      	str	r2, [sp, #20]
 8005e58:	4498      	add	r8, r3
 8005e5a:	f000 fbe5 	bl	8006628 <__i2b>
 8005e5e:	4606      	mov	r6, r0
 8005e60:	2d00      	cmp	r5, #0
 8005e62:	dd0c      	ble.n	8005e7e <_dtoa_r+0x72e>
 8005e64:	f1b8 0f00 	cmp.w	r8, #0
 8005e68:	dd09      	ble.n	8005e7e <_dtoa_r+0x72e>
 8005e6a:	4545      	cmp	r5, r8
 8005e6c:	9a05      	ldr	r2, [sp, #20]
 8005e6e:	462b      	mov	r3, r5
 8005e70:	bfa8      	it	ge
 8005e72:	4643      	movge	r3, r8
 8005e74:	1ad2      	subs	r2, r2, r3
 8005e76:	9205      	str	r2, [sp, #20]
 8005e78:	1aed      	subs	r5, r5, r3
 8005e7a:	eba8 0803 	sub.w	r8, r8, r3
 8005e7e:	9b07      	ldr	r3, [sp, #28]
 8005e80:	b1eb      	cbz	r3, 8005ebe <_dtoa_r+0x76e>
 8005e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d067      	beq.n	8005f58 <_dtoa_r+0x808>
 8005e88:	b18f      	cbz	r7, 8005eae <_dtoa_r+0x75e>
 8005e8a:	4631      	mov	r1, r6
 8005e8c:	463a      	mov	r2, r7
 8005e8e:	4620      	mov	r0, r4
 8005e90:	f000 fc6a 	bl	8006768 <__pow5mult>
 8005e94:	9a04      	ldr	r2, [sp, #16]
 8005e96:	4601      	mov	r1, r0
 8005e98:	4606      	mov	r6, r0
 8005e9a:	4620      	mov	r0, r4
 8005e9c:	f000 fbcd 	bl	800663a <__multiply>
 8005ea0:	9904      	ldr	r1, [sp, #16]
 8005ea2:	9008      	str	r0, [sp, #32]
 8005ea4:	4620      	mov	r0, r4
 8005ea6:	f000 fb1f 	bl	80064e8 <_Bfree>
 8005eaa:	9b08      	ldr	r3, [sp, #32]
 8005eac:	9304      	str	r3, [sp, #16]
 8005eae:	9b07      	ldr	r3, [sp, #28]
 8005eb0:	1bda      	subs	r2, r3, r7
 8005eb2:	d004      	beq.n	8005ebe <_dtoa_r+0x76e>
 8005eb4:	9904      	ldr	r1, [sp, #16]
 8005eb6:	4620      	mov	r0, r4
 8005eb8:	f000 fc56 	bl	8006768 <__pow5mult>
 8005ebc:	9004      	str	r0, [sp, #16]
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	f000 fbb1 	bl	8006628 <__i2b>
 8005ec6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ec8:	4607      	mov	r7, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f000 81d0 	beq.w	8006270 <_dtoa_r+0xb20>
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	4601      	mov	r1, r0
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	f000 fc47 	bl	8006768 <__pow5mult>
 8005eda:	9b06      	ldr	r3, [sp, #24]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	4607      	mov	r7, r0
 8005ee0:	dc40      	bgt.n	8005f64 <_dtoa_r+0x814>
 8005ee2:	9b00      	ldr	r3, [sp, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d139      	bne.n	8005f5c <_dtoa_r+0x80c>
 8005ee8:	9b01      	ldr	r3, [sp, #4]
 8005eea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d136      	bne.n	8005f60 <_dtoa_r+0x810>
 8005ef2:	9b01      	ldr	r3, [sp, #4]
 8005ef4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ef8:	0d1b      	lsrs	r3, r3, #20
 8005efa:	051b      	lsls	r3, r3, #20
 8005efc:	b12b      	cbz	r3, 8005f0a <_dtoa_r+0x7ba>
 8005efe:	9b05      	ldr	r3, [sp, #20]
 8005f00:	3301      	adds	r3, #1
 8005f02:	9305      	str	r3, [sp, #20]
 8005f04:	f108 0801 	add.w	r8, r8, #1
 8005f08:	2301      	movs	r3, #1
 8005f0a:	9307      	str	r3, [sp, #28]
 8005f0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d12a      	bne.n	8005f68 <_dtoa_r+0x818>
 8005f12:	2001      	movs	r0, #1
 8005f14:	e030      	b.n	8005f78 <_dtoa_r+0x828>
 8005f16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f18:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005f1c:	e795      	b.n	8005e4a <_dtoa_r+0x6fa>
 8005f1e:	9b07      	ldr	r3, [sp, #28]
 8005f20:	f109 37ff 	add.w	r7, r9, #4294967295
 8005f24:	42bb      	cmp	r3, r7
 8005f26:	bfbf      	itttt	lt
 8005f28:	9b07      	ldrlt	r3, [sp, #28]
 8005f2a:	9707      	strlt	r7, [sp, #28]
 8005f2c:	1afa      	sublt	r2, r7, r3
 8005f2e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005f30:	bfbb      	ittet	lt
 8005f32:	189b      	addlt	r3, r3, r2
 8005f34:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005f36:	1bdf      	subge	r7, r3, r7
 8005f38:	2700      	movlt	r7, #0
 8005f3a:	f1b9 0f00 	cmp.w	r9, #0
 8005f3e:	bfb5      	itete	lt
 8005f40:	9b05      	ldrlt	r3, [sp, #20]
 8005f42:	9d05      	ldrge	r5, [sp, #20]
 8005f44:	eba3 0509 	sublt.w	r5, r3, r9
 8005f48:	464b      	movge	r3, r9
 8005f4a:	bfb8      	it	lt
 8005f4c:	2300      	movlt	r3, #0
 8005f4e:	e77e      	b.n	8005e4e <_dtoa_r+0x6fe>
 8005f50:	9f07      	ldr	r7, [sp, #28]
 8005f52:	9d05      	ldr	r5, [sp, #20]
 8005f54:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005f56:	e783      	b.n	8005e60 <_dtoa_r+0x710>
 8005f58:	9a07      	ldr	r2, [sp, #28]
 8005f5a:	e7ab      	b.n	8005eb4 <_dtoa_r+0x764>
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	e7d4      	b.n	8005f0a <_dtoa_r+0x7ba>
 8005f60:	9b00      	ldr	r3, [sp, #0]
 8005f62:	e7d2      	b.n	8005f0a <_dtoa_r+0x7ba>
 8005f64:	2300      	movs	r3, #0
 8005f66:	9307      	str	r3, [sp, #28]
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005f6e:	6918      	ldr	r0, [r3, #16]
 8005f70:	f000 fb0c 	bl	800658c <__hi0bits>
 8005f74:	f1c0 0020 	rsb	r0, r0, #32
 8005f78:	4440      	add	r0, r8
 8005f7a:	f010 001f 	ands.w	r0, r0, #31
 8005f7e:	d047      	beq.n	8006010 <_dtoa_r+0x8c0>
 8005f80:	f1c0 0320 	rsb	r3, r0, #32
 8005f84:	2b04      	cmp	r3, #4
 8005f86:	dd3b      	ble.n	8006000 <_dtoa_r+0x8b0>
 8005f88:	9b05      	ldr	r3, [sp, #20]
 8005f8a:	f1c0 001c 	rsb	r0, r0, #28
 8005f8e:	4403      	add	r3, r0
 8005f90:	9305      	str	r3, [sp, #20]
 8005f92:	4405      	add	r5, r0
 8005f94:	4480      	add	r8, r0
 8005f96:	9b05      	ldr	r3, [sp, #20]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	dd05      	ble.n	8005fa8 <_dtoa_r+0x858>
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	9904      	ldr	r1, [sp, #16]
 8005fa0:	4620      	mov	r0, r4
 8005fa2:	f000 fc2f 	bl	8006804 <__lshift>
 8005fa6:	9004      	str	r0, [sp, #16]
 8005fa8:	f1b8 0f00 	cmp.w	r8, #0
 8005fac:	dd05      	ble.n	8005fba <_dtoa_r+0x86a>
 8005fae:	4639      	mov	r1, r7
 8005fb0:	4642      	mov	r2, r8
 8005fb2:	4620      	mov	r0, r4
 8005fb4:	f000 fc26 	bl	8006804 <__lshift>
 8005fb8:	4607      	mov	r7, r0
 8005fba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fbc:	b353      	cbz	r3, 8006014 <_dtoa_r+0x8c4>
 8005fbe:	4639      	mov	r1, r7
 8005fc0:	9804      	ldr	r0, [sp, #16]
 8005fc2:	f000 fc73 	bl	80068ac <__mcmp>
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	da24      	bge.n	8006014 <_dtoa_r+0x8c4>
 8005fca:	2300      	movs	r3, #0
 8005fcc:	220a      	movs	r2, #10
 8005fce:	9904      	ldr	r1, [sp, #16]
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	f000 faa0 	bl	8006516 <__multadd>
 8005fd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fd8:	9004      	str	r0, [sp, #16]
 8005fda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	f000 814d 	beq.w	800627e <_dtoa_r+0xb2e>
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4631      	mov	r1, r6
 8005fe8:	220a      	movs	r2, #10
 8005fea:	4620      	mov	r0, r4
 8005fec:	f000 fa93 	bl	8006516 <__multadd>
 8005ff0:	9b02      	ldr	r3, [sp, #8]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	4606      	mov	r6, r0
 8005ff6:	dc4f      	bgt.n	8006098 <_dtoa_r+0x948>
 8005ff8:	9b06      	ldr	r3, [sp, #24]
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	dd4c      	ble.n	8006098 <_dtoa_r+0x948>
 8005ffe:	e011      	b.n	8006024 <_dtoa_r+0x8d4>
 8006000:	d0c9      	beq.n	8005f96 <_dtoa_r+0x846>
 8006002:	9a05      	ldr	r2, [sp, #20]
 8006004:	331c      	adds	r3, #28
 8006006:	441a      	add	r2, r3
 8006008:	9205      	str	r2, [sp, #20]
 800600a:	441d      	add	r5, r3
 800600c:	4498      	add	r8, r3
 800600e:	e7c2      	b.n	8005f96 <_dtoa_r+0x846>
 8006010:	4603      	mov	r3, r0
 8006012:	e7f6      	b.n	8006002 <_dtoa_r+0x8b2>
 8006014:	f1b9 0f00 	cmp.w	r9, #0
 8006018:	dc38      	bgt.n	800608c <_dtoa_r+0x93c>
 800601a:	9b06      	ldr	r3, [sp, #24]
 800601c:	2b02      	cmp	r3, #2
 800601e:	dd35      	ble.n	800608c <_dtoa_r+0x93c>
 8006020:	f8cd 9008 	str.w	r9, [sp, #8]
 8006024:	9b02      	ldr	r3, [sp, #8]
 8006026:	b963      	cbnz	r3, 8006042 <_dtoa_r+0x8f2>
 8006028:	4639      	mov	r1, r7
 800602a:	2205      	movs	r2, #5
 800602c:	4620      	mov	r0, r4
 800602e:	f000 fa72 	bl	8006516 <__multadd>
 8006032:	4601      	mov	r1, r0
 8006034:	4607      	mov	r7, r0
 8006036:	9804      	ldr	r0, [sp, #16]
 8006038:	f000 fc38 	bl	80068ac <__mcmp>
 800603c:	2800      	cmp	r0, #0
 800603e:	f73f adcc 	bgt.w	8005bda <_dtoa_r+0x48a>
 8006042:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006044:	465d      	mov	r5, fp
 8006046:	ea6f 0a03 	mvn.w	sl, r3
 800604a:	f04f 0900 	mov.w	r9, #0
 800604e:	4639      	mov	r1, r7
 8006050:	4620      	mov	r0, r4
 8006052:	f000 fa49 	bl	80064e8 <_Bfree>
 8006056:	2e00      	cmp	r6, #0
 8006058:	f43f aeb7 	beq.w	8005dca <_dtoa_r+0x67a>
 800605c:	f1b9 0f00 	cmp.w	r9, #0
 8006060:	d005      	beq.n	800606e <_dtoa_r+0x91e>
 8006062:	45b1      	cmp	r9, r6
 8006064:	d003      	beq.n	800606e <_dtoa_r+0x91e>
 8006066:	4649      	mov	r1, r9
 8006068:	4620      	mov	r0, r4
 800606a:	f000 fa3d 	bl	80064e8 <_Bfree>
 800606e:	4631      	mov	r1, r6
 8006070:	4620      	mov	r0, r4
 8006072:	f000 fa39 	bl	80064e8 <_Bfree>
 8006076:	e6a8      	b.n	8005dca <_dtoa_r+0x67a>
 8006078:	2700      	movs	r7, #0
 800607a:	463e      	mov	r6, r7
 800607c:	e7e1      	b.n	8006042 <_dtoa_r+0x8f2>
 800607e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006082:	463e      	mov	r6, r7
 8006084:	e5a9      	b.n	8005bda <_dtoa_r+0x48a>
 8006086:	bf00      	nop
 8006088:	40240000 	.word	0x40240000
 800608c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800608e:	f8cd 9008 	str.w	r9, [sp, #8]
 8006092:	2b00      	cmp	r3, #0
 8006094:	f000 80fa 	beq.w	800628c <_dtoa_r+0xb3c>
 8006098:	2d00      	cmp	r5, #0
 800609a:	dd05      	ble.n	80060a8 <_dtoa_r+0x958>
 800609c:	4631      	mov	r1, r6
 800609e:	462a      	mov	r2, r5
 80060a0:	4620      	mov	r0, r4
 80060a2:	f000 fbaf 	bl	8006804 <__lshift>
 80060a6:	4606      	mov	r6, r0
 80060a8:	9b07      	ldr	r3, [sp, #28]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d04c      	beq.n	8006148 <_dtoa_r+0x9f8>
 80060ae:	6871      	ldr	r1, [r6, #4]
 80060b0:	4620      	mov	r0, r4
 80060b2:	f000 f9e5 	bl	8006480 <_Balloc>
 80060b6:	6932      	ldr	r2, [r6, #16]
 80060b8:	3202      	adds	r2, #2
 80060ba:	4605      	mov	r5, r0
 80060bc:	0092      	lsls	r2, r2, #2
 80060be:	f106 010c 	add.w	r1, r6, #12
 80060c2:	300c      	adds	r0, #12
 80060c4:	f7fe fe1c 	bl	8004d00 <memcpy>
 80060c8:	2201      	movs	r2, #1
 80060ca:	4629      	mov	r1, r5
 80060cc:	4620      	mov	r0, r4
 80060ce:	f000 fb99 	bl	8006804 <__lshift>
 80060d2:	9b00      	ldr	r3, [sp, #0]
 80060d4:	f8cd b014 	str.w	fp, [sp, #20]
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	46b1      	mov	r9, r6
 80060de:	9307      	str	r3, [sp, #28]
 80060e0:	4606      	mov	r6, r0
 80060e2:	4639      	mov	r1, r7
 80060e4:	9804      	ldr	r0, [sp, #16]
 80060e6:	f7ff faa7 	bl	8005638 <quorem>
 80060ea:	4649      	mov	r1, r9
 80060ec:	4605      	mov	r5, r0
 80060ee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80060f2:	9804      	ldr	r0, [sp, #16]
 80060f4:	f000 fbda 	bl	80068ac <__mcmp>
 80060f8:	4632      	mov	r2, r6
 80060fa:	9000      	str	r0, [sp, #0]
 80060fc:	4639      	mov	r1, r7
 80060fe:	4620      	mov	r0, r4
 8006100:	f000 fbee 	bl	80068e0 <__mdiff>
 8006104:	68c3      	ldr	r3, [r0, #12]
 8006106:	4602      	mov	r2, r0
 8006108:	bb03      	cbnz	r3, 800614c <_dtoa_r+0x9fc>
 800610a:	4601      	mov	r1, r0
 800610c:	9008      	str	r0, [sp, #32]
 800610e:	9804      	ldr	r0, [sp, #16]
 8006110:	f000 fbcc 	bl	80068ac <__mcmp>
 8006114:	9a08      	ldr	r2, [sp, #32]
 8006116:	4603      	mov	r3, r0
 8006118:	4611      	mov	r1, r2
 800611a:	4620      	mov	r0, r4
 800611c:	9308      	str	r3, [sp, #32]
 800611e:	f000 f9e3 	bl	80064e8 <_Bfree>
 8006122:	9b08      	ldr	r3, [sp, #32]
 8006124:	b9a3      	cbnz	r3, 8006150 <_dtoa_r+0xa00>
 8006126:	9a06      	ldr	r2, [sp, #24]
 8006128:	b992      	cbnz	r2, 8006150 <_dtoa_r+0xa00>
 800612a:	9a07      	ldr	r2, [sp, #28]
 800612c:	b982      	cbnz	r2, 8006150 <_dtoa_r+0xa00>
 800612e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006132:	d029      	beq.n	8006188 <_dtoa_r+0xa38>
 8006134:	9b00      	ldr	r3, [sp, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	dd01      	ble.n	800613e <_dtoa_r+0x9ee>
 800613a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800613e:	9b05      	ldr	r3, [sp, #20]
 8006140:	1c5d      	adds	r5, r3, #1
 8006142:	f883 8000 	strb.w	r8, [r3]
 8006146:	e782      	b.n	800604e <_dtoa_r+0x8fe>
 8006148:	4630      	mov	r0, r6
 800614a:	e7c2      	b.n	80060d2 <_dtoa_r+0x982>
 800614c:	2301      	movs	r3, #1
 800614e:	e7e3      	b.n	8006118 <_dtoa_r+0x9c8>
 8006150:	9a00      	ldr	r2, [sp, #0]
 8006152:	2a00      	cmp	r2, #0
 8006154:	db04      	blt.n	8006160 <_dtoa_r+0xa10>
 8006156:	d125      	bne.n	80061a4 <_dtoa_r+0xa54>
 8006158:	9a06      	ldr	r2, [sp, #24]
 800615a:	bb1a      	cbnz	r2, 80061a4 <_dtoa_r+0xa54>
 800615c:	9a07      	ldr	r2, [sp, #28]
 800615e:	bb0a      	cbnz	r2, 80061a4 <_dtoa_r+0xa54>
 8006160:	2b00      	cmp	r3, #0
 8006162:	ddec      	ble.n	800613e <_dtoa_r+0x9ee>
 8006164:	2201      	movs	r2, #1
 8006166:	9904      	ldr	r1, [sp, #16]
 8006168:	4620      	mov	r0, r4
 800616a:	f000 fb4b 	bl	8006804 <__lshift>
 800616e:	4639      	mov	r1, r7
 8006170:	9004      	str	r0, [sp, #16]
 8006172:	f000 fb9b 	bl	80068ac <__mcmp>
 8006176:	2800      	cmp	r0, #0
 8006178:	dc03      	bgt.n	8006182 <_dtoa_r+0xa32>
 800617a:	d1e0      	bne.n	800613e <_dtoa_r+0x9ee>
 800617c:	f018 0f01 	tst.w	r8, #1
 8006180:	d0dd      	beq.n	800613e <_dtoa_r+0x9ee>
 8006182:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006186:	d1d8      	bne.n	800613a <_dtoa_r+0x9ea>
 8006188:	9b05      	ldr	r3, [sp, #20]
 800618a:	9a05      	ldr	r2, [sp, #20]
 800618c:	1c5d      	adds	r5, r3, #1
 800618e:	2339      	movs	r3, #57	; 0x39
 8006190:	7013      	strb	r3, [r2, #0]
 8006192:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006196:	2b39      	cmp	r3, #57	; 0x39
 8006198:	f105 32ff 	add.w	r2, r5, #4294967295
 800619c:	d04f      	beq.n	800623e <_dtoa_r+0xaee>
 800619e:	3301      	adds	r3, #1
 80061a0:	7013      	strb	r3, [r2, #0]
 80061a2:	e754      	b.n	800604e <_dtoa_r+0x8fe>
 80061a4:	9a05      	ldr	r2, [sp, #20]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f102 0501 	add.w	r5, r2, #1
 80061ac:	dd06      	ble.n	80061bc <_dtoa_r+0xa6c>
 80061ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80061b2:	d0e9      	beq.n	8006188 <_dtoa_r+0xa38>
 80061b4:	f108 0801 	add.w	r8, r8, #1
 80061b8:	9b05      	ldr	r3, [sp, #20]
 80061ba:	e7c2      	b.n	8006142 <_dtoa_r+0x9f2>
 80061bc:	9a02      	ldr	r2, [sp, #8]
 80061be:	f805 8c01 	strb.w	r8, [r5, #-1]
 80061c2:	eba5 030b 	sub.w	r3, r5, fp
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d021      	beq.n	800620e <_dtoa_r+0xabe>
 80061ca:	2300      	movs	r3, #0
 80061cc:	220a      	movs	r2, #10
 80061ce:	9904      	ldr	r1, [sp, #16]
 80061d0:	4620      	mov	r0, r4
 80061d2:	f000 f9a0 	bl	8006516 <__multadd>
 80061d6:	45b1      	cmp	r9, r6
 80061d8:	9004      	str	r0, [sp, #16]
 80061da:	f04f 0300 	mov.w	r3, #0
 80061de:	f04f 020a 	mov.w	r2, #10
 80061e2:	4649      	mov	r1, r9
 80061e4:	4620      	mov	r0, r4
 80061e6:	d105      	bne.n	80061f4 <_dtoa_r+0xaa4>
 80061e8:	f000 f995 	bl	8006516 <__multadd>
 80061ec:	4681      	mov	r9, r0
 80061ee:	4606      	mov	r6, r0
 80061f0:	9505      	str	r5, [sp, #20]
 80061f2:	e776      	b.n	80060e2 <_dtoa_r+0x992>
 80061f4:	f000 f98f 	bl	8006516 <__multadd>
 80061f8:	4631      	mov	r1, r6
 80061fa:	4681      	mov	r9, r0
 80061fc:	2300      	movs	r3, #0
 80061fe:	220a      	movs	r2, #10
 8006200:	4620      	mov	r0, r4
 8006202:	f000 f988 	bl	8006516 <__multadd>
 8006206:	4606      	mov	r6, r0
 8006208:	e7f2      	b.n	80061f0 <_dtoa_r+0xaa0>
 800620a:	f04f 0900 	mov.w	r9, #0
 800620e:	2201      	movs	r2, #1
 8006210:	9904      	ldr	r1, [sp, #16]
 8006212:	4620      	mov	r0, r4
 8006214:	f000 faf6 	bl	8006804 <__lshift>
 8006218:	4639      	mov	r1, r7
 800621a:	9004      	str	r0, [sp, #16]
 800621c:	f000 fb46 	bl	80068ac <__mcmp>
 8006220:	2800      	cmp	r0, #0
 8006222:	dcb6      	bgt.n	8006192 <_dtoa_r+0xa42>
 8006224:	d102      	bne.n	800622c <_dtoa_r+0xadc>
 8006226:	f018 0f01 	tst.w	r8, #1
 800622a:	d1b2      	bne.n	8006192 <_dtoa_r+0xa42>
 800622c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006230:	2b30      	cmp	r3, #48	; 0x30
 8006232:	f105 32ff 	add.w	r2, r5, #4294967295
 8006236:	f47f af0a 	bne.w	800604e <_dtoa_r+0x8fe>
 800623a:	4615      	mov	r5, r2
 800623c:	e7f6      	b.n	800622c <_dtoa_r+0xadc>
 800623e:	4593      	cmp	fp, r2
 8006240:	d105      	bne.n	800624e <_dtoa_r+0xafe>
 8006242:	2331      	movs	r3, #49	; 0x31
 8006244:	f10a 0a01 	add.w	sl, sl, #1
 8006248:	f88b 3000 	strb.w	r3, [fp]
 800624c:	e6ff      	b.n	800604e <_dtoa_r+0x8fe>
 800624e:	4615      	mov	r5, r2
 8006250:	e79f      	b.n	8006192 <_dtoa_r+0xa42>
 8006252:	f8df b064 	ldr.w	fp, [pc, #100]	; 80062b8 <_dtoa_r+0xb68>
 8006256:	e007      	b.n	8006268 <_dtoa_r+0xb18>
 8006258:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800625a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80062bc <_dtoa_r+0xb6c>
 800625e:	b11b      	cbz	r3, 8006268 <_dtoa_r+0xb18>
 8006260:	f10b 0308 	add.w	r3, fp, #8
 8006264:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006266:	6013      	str	r3, [r2, #0]
 8006268:	4658      	mov	r0, fp
 800626a:	b017      	add	sp, #92	; 0x5c
 800626c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006270:	9b06      	ldr	r3, [sp, #24]
 8006272:	2b01      	cmp	r3, #1
 8006274:	f77f ae35 	ble.w	8005ee2 <_dtoa_r+0x792>
 8006278:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800627a:	9307      	str	r3, [sp, #28]
 800627c:	e649      	b.n	8005f12 <_dtoa_r+0x7c2>
 800627e:	9b02      	ldr	r3, [sp, #8]
 8006280:	2b00      	cmp	r3, #0
 8006282:	dc03      	bgt.n	800628c <_dtoa_r+0xb3c>
 8006284:	9b06      	ldr	r3, [sp, #24]
 8006286:	2b02      	cmp	r3, #2
 8006288:	f73f aecc 	bgt.w	8006024 <_dtoa_r+0x8d4>
 800628c:	465d      	mov	r5, fp
 800628e:	4639      	mov	r1, r7
 8006290:	9804      	ldr	r0, [sp, #16]
 8006292:	f7ff f9d1 	bl	8005638 <quorem>
 8006296:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800629a:	f805 8b01 	strb.w	r8, [r5], #1
 800629e:	9a02      	ldr	r2, [sp, #8]
 80062a0:	eba5 030b 	sub.w	r3, r5, fp
 80062a4:	429a      	cmp	r2, r3
 80062a6:	ddb0      	ble.n	800620a <_dtoa_r+0xaba>
 80062a8:	2300      	movs	r3, #0
 80062aa:	220a      	movs	r2, #10
 80062ac:	9904      	ldr	r1, [sp, #16]
 80062ae:	4620      	mov	r0, r4
 80062b0:	f000 f931 	bl	8006516 <__multadd>
 80062b4:	9004      	str	r0, [sp, #16]
 80062b6:	e7ea      	b.n	800628e <_dtoa_r+0xb3e>
 80062b8:	080074a0 	.word	0x080074a0
 80062bc:	080074c4 	.word	0x080074c4

080062c0 <std>:
 80062c0:	2300      	movs	r3, #0
 80062c2:	b510      	push	{r4, lr}
 80062c4:	4604      	mov	r4, r0
 80062c6:	e9c0 3300 	strd	r3, r3, [r0]
 80062ca:	6083      	str	r3, [r0, #8]
 80062cc:	8181      	strh	r1, [r0, #12]
 80062ce:	6643      	str	r3, [r0, #100]	; 0x64
 80062d0:	81c2      	strh	r2, [r0, #14]
 80062d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80062d6:	6183      	str	r3, [r0, #24]
 80062d8:	4619      	mov	r1, r3
 80062da:	2208      	movs	r2, #8
 80062dc:	305c      	adds	r0, #92	; 0x5c
 80062de:	f7fe fd1a 	bl	8004d16 <memset>
 80062e2:	4b05      	ldr	r3, [pc, #20]	; (80062f8 <std+0x38>)
 80062e4:	6263      	str	r3, [r4, #36]	; 0x24
 80062e6:	4b05      	ldr	r3, [pc, #20]	; (80062fc <std+0x3c>)
 80062e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80062ea:	4b05      	ldr	r3, [pc, #20]	; (8006300 <std+0x40>)
 80062ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80062ee:	4b05      	ldr	r3, [pc, #20]	; (8006304 <std+0x44>)
 80062f0:	6224      	str	r4, [r4, #32]
 80062f2:	6323      	str	r3, [r4, #48]	; 0x30
 80062f4:	bd10      	pop	{r4, pc}
 80062f6:	bf00      	nop
 80062f8:	08006eb1 	.word	0x08006eb1
 80062fc:	08006ed3 	.word	0x08006ed3
 8006300:	08006f0b 	.word	0x08006f0b
 8006304:	08006f2f 	.word	0x08006f2f

08006308 <_cleanup_r>:
 8006308:	4901      	ldr	r1, [pc, #4]	; (8006310 <_cleanup_r+0x8>)
 800630a:	f000 b885 	b.w	8006418 <_fwalk_reent>
 800630e:	bf00      	nop
 8006310:	08007209 	.word	0x08007209

08006314 <__sfmoreglue>:
 8006314:	b570      	push	{r4, r5, r6, lr}
 8006316:	1e4a      	subs	r2, r1, #1
 8006318:	2568      	movs	r5, #104	; 0x68
 800631a:	4355      	muls	r5, r2
 800631c:	460e      	mov	r6, r1
 800631e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006322:	f000 fbe5 	bl	8006af0 <_malloc_r>
 8006326:	4604      	mov	r4, r0
 8006328:	b140      	cbz	r0, 800633c <__sfmoreglue+0x28>
 800632a:	2100      	movs	r1, #0
 800632c:	e9c0 1600 	strd	r1, r6, [r0]
 8006330:	300c      	adds	r0, #12
 8006332:	60a0      	str	r0, [r4, #8]
 8006334:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006338:	f7fe fced 	bl	8004d16 <memset>
 800633c:	4620      	mov	r0, r4
 800633e:	bd70      	pop	{r4, r5, r6, pc}

08006340 <__sinit>:
 8006340:	6983      	ldr	r3, [r0, #24]
 8006342:	b510      	push	{r4, lr}
 8006344:	4604      	mov	r4, r0
 8006346:	bb33      	cbnz	r3, 8006396 <__sinit+0x56>
 8006348:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800634c:	6503      	str	r3, [r0, #80]	; 0x50
 800634e:	4b12      	ldr	r3, [pc, #72]	; (8006398 <__sinit+0x58>)
 8006350:	4a12      	ldr	r2, [pc, #72]	; (800639c <__sinit+0x5c>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	6282      	str	r2, [r0, #40]	; 0x28
 8006356:	4298      	cmp	r0, r3
 8006358:	bf04      	itt	eq
 800635a:	2301      	moveq	r3, #1
 800635c:	6183      	streq	r3, [r0, #24]
 800635e:	f000 f81f 	bl	80063a0 <__sfp>
 8006362:	6060      	str	r0, [r4, #4]
 8006364:	4620      	mov	r0, r4
 8006366:	f000 f81b 	bl	80063a0 <__sfp>
 800636a:	60a0      	str	r0, [r4, #8]
 800636c:	4620      	mov	r0, r4
 800636e:	f000 f817 	bl	80063a0 <__sfp>
 8006372:	2200      	movs	r2, #0
 8006374:	60e0      	str	r0, [r4, #12]
 8006376:	2104      	movs	r1, #4
 8006378:	6860      	ldr	r0, [r4, #4]
 800637a:	f7ff ffa1 	bl	80062c0 <std>
 800637e:	2201      	movs	r2, #1
 8006380:	2109      	movs	r1, #9
 8006382:	68a0      	ldr	r0, [r4, #8]
 8006384:	f7ff ff9c 	bl	80062c0 <std>
 8006388:	2202      	movs	r2, #2
 800638a:	2112      	movs	r1, #18
 800638c:	68e0      	ldr	r0, [r4, #12]
 800638e:	f7ff ff97 	bl	80062c0 <std>
 8006392:	2301      	movs	r3, #1
 8006394:	61a3      	str	r3, [r4, #24]
 8006396:	bd10      	pop	{r4, pc}
 8006398:	0800748c 	.word	0x0800748c
 800639c:	08006309 	.word	0x08006309

080063a0 <__sfp>:
 80063a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063a2:	4b1b      	ldr	r3, [pc, #108]	; (8006410 <__sfp+0x70>)
 80063a4:	681e      	ldr	r6, [r3, #0]
 80063a6:	69b3      	ldr	r3, [r6, #24]
 80063a8:	4607      	mov	r7, r0
 80063aa:	b913      	cbnz	r3, 80063b2 <__sfp+0x12>
 80063ac:	4630      	mov	r0, r6
 80063ae:	f7ff ffc7 	bl	8006340 <__sinit>
 80063b2:	3648      	adds	r6, #72	; 0x48
 80063b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80063b8:	3b01      	subs	r3, #1
 80063ba:	d503      	bpl.n	80063c4 <__sfp+0x24>
 80063bc:	6833      	ldr	r3, [r6, #0]
 80063be:	b133      	cbz	r3, 80063ce <__sfp+0x2e>
 80063c0:	6836      	ldr	r6, [r6, #0]
 80063c2:	e7f7      	b.n	80063b4 <__sfp+0x14>
 80063c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80063c8:	b16d      	cbz	r5, 80063e6 <__sfp+0x46>
 80063ca:	3468      	adds	r4, #104	; 0x68
 80063cc:	e7f4      	b.n	80063b8 <__sfp+0x18>
 80063ce:	2104      	movs	r1, #4
 80063d0:	4638      	mov	r0, r7
 80063d2:	f7ff ff9f 	bl	8006314 <__sfmoreglue>
 80063d6:	6030      	str	r0, [r6, #0]
 80063d8:	2800      	cmp	r0, #0
 80063da:	d1f1      	bne.n	80063c0 <__sfp+0x20>
 80063dc:	230c      	movs	r3, #12
 80063de:	603b      	str	r3, [r7, #0]
 80063e0:	4604      	mov	r4, r0
 80063e2:	4620      	mov	r0, r4
 80063e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063e6:	4b0b      	ldr	r3, [pc, #44]	; (8006414 <__sfp+0x74>)
 80063e8:	6665      	str	r5, [r4, #100]	; 0x64
 80063ea:	e9c4 5500 	strd	r5, r5, [r4]
 80063ee:	60a5      	str	r5, [r4, #8]
 80063f0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80063f4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80063f8:	2208      	movs	r2, #8
 80063fa:	4629      	mov	r1, r5
 80063fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006400:	f7fe fc89 	bl	8004d16 <memset>
 8006404:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006408:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800640c:	e7e9      	b.n	80063e2 <__sfp+0x42>
 800640e:	bf00      	nop
 8006410:	0800748c 	.word	0x0800748c
 8006414:	ffff0001 	.word	0xffff0001

08006418 <_fwalk_reent>:
 8006418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800641c:	4680      	mov	r8, r0
 800641e:	4689      	mov	r9, r1
 8006420:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006424:	2600      	movs	r6, #0
 8006426:	b914      	cbnz	r4, 800642e <_fwalk_reent+0x16>
 8006428:	4630      	mov	r0, r6
 800642a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800642e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006432:	3f01      	subs	r7, #1
 8006434:	d501      	bpl.n	800643a <_fwalk_reent+0x22>
 8006436:	6824      	ldr	r4, [r4, #0]
 8006438:	e7f5      	b.n	8006426 <_fwalk_reent+0xe>
 800643a:	89ab      	ldrh	r3, [r5, #12]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d907      	bls.n	8006450 <_fwalk_reent+0x38>
 8006440:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006444:	3301      	adds	r3, #1
 8006446:	d003      	beq.n	8006450 <_fwalk_reent+0x38>
 8006448:	4629      	mov	r1, r5
 800644a:	4640      	mov	r0, r8
 800644c:	47c8      	blx	r9
 800644e:	4306      	orrs	r6, r0
 8006450:	3568      	adds	r5, #104	; 0x68
 8006452:	e7ee      	b.n	8006432 <_fwalk_reent+0x1a>

08006454 <_localeconv_r>:
 8006454:	4b04      	ldr	r3, [pc, #16]	; (8006468 <_localeconv_r+0x14>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	6a18      	ldr	r0, [r3, #32]
 800645a:	4b04      	ldr	r3, [pc, #16]	; (800646c <_localeconv_r+0x18>)
 800645c:	2800      	cmp	r0, #0
 800645e:	bf08      	it	eq
 8006460:	4618      	moveq	r0, r3
 8006462:	30f0      	adds	r0, #240	; 0xf0
 8006464:	4770      	bx	lr
 8006466:	bf00      	nop
 8006468:	2000000c 	.word	0x2000000c
 800646c:	20000070 	.word	0x20000070

08006470 <malloc>:
 8006470:	4b02      	ldr	r3, [pc, #8]	; (800647c <malloc+0xc>)
 8006472:	4601      	mov	r1, r0
 8006474:	6818      	ldr	r0, [r3, #0]
 8006476:	f000 bb3b 	b.w	8006af0 <_malloc_r>
 800647a:	bf00      	nop
 800647c:	2000000c 	.word	0x2000000c

08006480 <_Balloc>:
 8006480:	b570      	push	{r4, r5, r6, lr}
 8006482:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006484:	4604      	mov	r4, r0
 8006486:	460e      	mov	r6, r1
 8006488:	b93d      	cbnz	r5, 800649a <_Balloc+0x1a>
 800648a:	2010      	movs	r0, #16
 800648c:	f7ff fff0 	bl	8006470 <malloc>
 8006490:	6260      	str	r0, [r4, #36]	; 0x24
 8006492:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006496:	6005      	str	r5, [r0, #0]
 8006498:	60c5      	str	r5, [r0, #12]
 800649a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800649c:	68eb      	ldr	r3, [r5, #12]
 800649e:	b183      	cbz	r3, 80064c2 <_Balloc+0x42>
 80064a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80064a8:	b9b8      	cbnz	r0, 80064da <_Balloc+0x5a>
 80064aa:	2101      	movs	r1, #1
 80064ac:	fa01 f506 	lsl.w	r5, r1, r6
 80064b0:	1d6a      	adds	r2, r5, #5
 80064b2:	0092      	lsls	r2, r2, #2
 80064b4:	4620      	mov	r0, r4
 80064b6:	f000 fabf 	bl	8006a38 <_calloc_r>
 80064ba:	b160      	cbz	r0, 80064d6 <_Balloc+0x56>
 80064bc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80064c0:	e00e      	b.n	80064e0 <_Balloc+0x60>
 80064c2:	2221      	movs	r2, #33	; 0x21
 80064c4:	2104      	movs	r1, #4
 80064c6:	4620      	mov	r0, r4
 80064c8:	f000 fab6 	bl	8006a38 <_calloc_r>
 80064cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064ce:	60e8      	str	r0, [r5, #12]
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1e4      	bne.n	80064a0 <_Balloc+0x20>
 80064d6:	2000      	movs	r0, #0
 80064d8:	bd70      	pop	{r4, r5, r6, pc}
 80064da:	6802      	ldr	r2, [r0, #0]
 80064dc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80064e0:	2300      	movs	r3, #0
 80064e2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064e6:	e7f7      	b.n	80064d8 <_Balloc+0x58>

080064e8 <_Bfree>:
 80064e8:	b570      	push	{r4, r5, r6, lr}
 80064ea:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80064ec:	4606      	mov	r6, r0
 80064ee:	460d      	mov	r5, r1
 80064f0:	b93c      	cbnz	r4, 8006502 <_Bfree+0x1a>
 80064f2:	2010      	movs	r0, #16
 80064f4:	f7ff ffbc 	bl	8006470 <malloc>
 80064f8:	6270      	str	r0, [r6, #36]	; 0x24
 80064fa:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064fe:	6004      	str	r4, [r0, #0]
 8006500:	60c4      	str	r4, [r0, #12]
 8006502:	b13d      	cbz	r5, 8006514 <_Bfree+0x2c>
 8006504:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006506:	686a      	ldr	r2, [r5, #4]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800650e:	6029      	str	r1, [r5, #0]
 8006510:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006514:	bd70      	pop	{r4, r5, r6, pc}

08006516 <__multadd>:
 8006516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800651a:	690d      	ldr	r5, [r1, #16]
 800651c:	461f      	mov	r7, r3
 800651e:	4606      	mov	r6, r0
 8006520:	460c      	mov	r4, r1
 8006522:	f101 0c14 	add.w	ip, r1, #20
 8006526:	2300      	movs	r3, #0
 8006528:	f8dc 0000 	ldr.w	r0, [ip]
 800652c:	b281      	uxth	r1, r0
 800652e:	fb02 7101 	mla	r1, r2, r1, r7
 8006532:	0c0f      	lsrs	r7, r1, #16
 8006534:	0c00      	lsrs	r0, r0, #16
 8006536:	fb02 7000 	mla	r0, r2, r0, r7
 800653a:	b289      	uxth	r1, r1
 800653c:	3301      	adds	r3, #1
 800653e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006542:	429d      	cmp	r5, r3
 8006544:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006548:	f84c 1b04 	str.w	r1, [ip], #4
 800654c:	dcec      	bgt.n	8006528 <__multadd+0x12>
 800654e:	b1d7      	cbz	r7, 8006586 <__multadd+0x70>
 8006550:	68a3      	ldr	r3, [r4, #8]
 8006552:	42ab      	cmp	r3, r5
 8006554:	dc12      	bgt.n	800657c <__multadd+0x66>
 8006556:	6861      	ldr	r1, [r4, #4]
 8006558:	4630      	mov	r0, r6
 800655a:	3101      	adds	r1, #1
 800655c:	f7ff ff90 	bl	8006480 <_Balloc>
 8006560:	6922      	ldr	r2, [r4, #16]
 8006562:	3202      	adds	r2, #2
 8006564:	f104 010c 	add.w	r1, r4, #12
 8006568:	4680      	mov	r8, r0
 800656a:	0092      	lsls	r2, r2, #2
 800656c:	300c      	adds	r0, #12
 800656e:	f7fe fbc7 	bl	8004d00 <memcpy>
 8006572:	4621      	mov	r1, r4
 8006574:	4630      	mov	r0, r6
 8006576:	f7ff ffb7 	bl	80064e8 <_Bfree>
 800657a:	4644      	mov	r4, r8
 800657c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006580:	3501      	adds	r5, #1
 8006582:	615f      	str	r7, [r3, #20]
 8006584:	6125      	str	r5, [r4, #16]
 8006586:	4620      	mov	r0, r4
 8006588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800658c <__hi0bits>:
 800658c:	0c02      	lsrs	r2, r0, #16
 800658e:	0412      	lsls	r2, r2, #16
 8006590:	4603      	mov	r3, r0
 8006592:	b9b2      	cbnz	r2, 80065c2 <__hi0bits+0x36>
 8006594:	0403      	lsls	r3, r0, #16
 8006596:	2010      	movs	r0, #16
 8006598:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800659c:	bf04      	itt	eq
 800659e:	021b      	lsleq	r3, r3, #8
 80065a0:	3008      	addeq	r0, #8
 80065a2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80065a6:	bf04      	itt	eq
 80065a8:	011b      	lsleq	r3, r3, #4
 80065aa:	3004      	addeq	r0, #4
 80065ac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80065b0:	bf04      	itt	eq
 80065b2:	009b      	lsleq	r3, r3, #2
 80065b4:	3002      	addeq	r0, #2
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	db06      	blt.n	80065c8 <__hi0bits+0x3c>
 80065ba:	005b      	lsls	r3, r3, #1
 80065bc:	d503      	bpl.n	80065c6 <__hi0bits+0x3a>
 80065be:	3001      	adds	r0, #1
 80065c0:	4770      	bx	lr
 80065c2:	2000      	movs	r0, #0
 80065c4:	e7e8      	b.n	8006598 <__hi0bits+0xc>
 80065c6:	2020      	movs	r0, #32
 80065c8:	4770      	bx	lr

080065ca <__lo0bits>:
 80065ca:	6803      	ldr	r3, [r0, #0]
 80065cc:	f013 0207 	ands.w	r2, r3, #7
 80065d0:	4601      	mov	r1, r0
 80065d2:	d00b      	beq.n	80065ec <__lo0bits+0x22>
 80065d4:	07da      	lsls	r2, r3, #31
 80065d6:	d423      	bmi.n	8006620 <__lo0bits+0x56>
 80065d8:	0798      	lsls	r0, r3, #30
 80065da:	bf49      	itett	mi
 80065dc:	085b      	lsrmi	r3, r3, #1
 80065de:	089b      	lsrpl	r3, r3, #2
 80065e0:	2001      	movmi	r0, #1
 80065e2:	600b      	strmi	r3, [r1, #0]
 80065e4:	bf5c      	itt	pl
 80065e6:	600b      	strpl	r3, [r1, #0]
 80065e8:	2002      	movpl	r0, #2
 80065ea:	4770      	bx	lr
 80065ec:	b298      	uxth	r0, r3
 80065ee:	b9a8      	cbnz	r0, 800661c <__lo0bits+0x52>
 80065f0:	0c1b      	lsrs	r3, r3, #16
 80065f2:	2010      	movs	r0, #16
 80065f4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80065f8:	bf04      	itt	eq
 80065fa:	0a1b      	lsreq	r3, r3, #8
 80065fc:	3008      	addeq	r0, #8
 80065fe:	071a      	lsls	r2, r3, #28
 8006600:	bf04      	itt	eq
 8006602:	091b      	lsreq	r3, r3, #4
 8006604:	3004      	addeq	r0, #4
 8006606:	079a      	lsls	r2, r3, #30
 8006608:	bf04      	itt	eq
 800660a:	089b      	lsreq	r3, r3, #2
 800660c:	3002      	addeq	r0, #2
 800660e:	07da      	lsls	r2, r3, #31
 8006610:	d402      	bmi.n	8006618 <__lo0bits+0x4e>
 8006612:	085b      	lsrs	r3, r3, #1
 8006614:	d006      	beq.n	8006624 <__lo0bits+0x5a>
 8006616:	3001      	adds	r0, #1
 8006618:	600b      	str	r3, [r1, #0]
 800661a:	4770      	bx	lr
 800661c:	4610      	mov	r0, r2
 800661e:	e7e9      	b.n	80065f4 <__lo0bits+0x2a>
 8006620:	2000      	movs	r0, #0
 8006622:	4770      	bx	lr
 8006624:	2020      	movs	r0, #32
 8006626:	4770      	bx	lr

08006628 <__i2b>:
 8006628:	b510      	push	{r4, lr}
 800662a:	460c      	mov	r4, r1
 800662c:	2101      	movs	r1, #1
 800662e:	f7ff ff27 	bl	8006480 <_Balloc>
 8006632:	2201      	movs	r2, #1
 8006634:	6144      	str	r4, [r0, #20]
 8006636:	6102      	str	r2, [r0, #16]
 8006638:	bd10      	pop	{r4, pc}

0800663a <__multiply>:
 800663a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663e:	4614      	mov	r4, r2
 8006640:	690a      	ldr	r2, [r1, #16]
 8006642:	6923      	ldr	r3, [r4, #16]
 8006644:	429a      	cmp	r2, r3
 8006646:	bfb8      	it	lt
 8006648:	460b      	movlt	r3, r1
 800664a:	4688      	mov	r8, r1
 800664c:	bfbc      	itt	lt
 800664e:	46a0      	movlt	r8, r4
 8006650:	461c      	movlt	r4, r3
 8006652:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006656:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800665a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800665e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006662:	eb07 0609 	add.w	r6, r7, r9
 8006666:	42b3      	cmp	r3, r6
 8006668:	bfb8      	it	lt
 800666a:	3101      	addlt	r1, #1
 800666c:	f7ff ff08 	bl	8006480 <_Balloc>
 8006670:	f100 0514 	add.w	r5, r0, #20
 8006674:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006678:	462b      	mov	r3, r5
 800667a:	2200      	movs	r2, #0
 800667c:	4573      	cmp	r3, lr
 800667e:	d316      	bcc.n	80066ae <__multiply+0x74>
 8006680:	f104 0214 	add.w	r2, r4, #20
 8006684:	f108 0114 	add.w	r1, r8, #20
 8006688:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800668c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006690:	9300      	str	r3, [sp, #0]
 8006692:	9b00      	ldr	r3, [sp, #0]
 8006694:	9201      	str	r2, [sp, #4]
 8006696:	4293      	cmp	r3, r2
 8006698:	d80c      	bhi.n	80066b4 <__multiply+0x7a>
 800669a:	2e00      	cmp	r6, #0
 800669c:	dd03      	ble.n	80066a6 <__multiply+0x6c>
 800669e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d05d      	beq.n	8006762 <__multiply+0x128>
 80066a6:	6106      	str	r6, [r0, #16]
 80066a8:	b003      	add	sp, #12
 80066aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066ae:	f843 2b04 	str.w	r2, [r3], #4
 80066b2:	e7e3      	b.n	800667c <__multiply+0x42>
 80066b4:	f8b2 b000 	ldrh.w	fp, [r2]
 80066b8:	f1bb 0f00 	cmp.w	fp, #0
 80066bc:	d023      	beq.n	8006706 <__multiply+0xcc>
 80066be:	4689      	mov	r9, r1
 80066c0:	46ac      	mov	ip, r5
 80066c2:	f04f 0800 	mov.w	r8, #0
 80066c6:	f859 4b04 	ldr.w	r4, [r9], #4
 80066ca:	f8dc a000 	ldr.w	sl, [ip]
 80066ce:	b2a3      	uxth	r3, r4
 80066d0:	fa1f fa8a 	uxth.w	sl, sl
 80066d4:	fb0b a303 	mla	r3, fp, r3, sl
 80066d8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80066dc:	f8dc 4000 	ldr.w	r4, [ip]
 80066e0:	4443      	add	r3, r8
 80066e2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80066e6:	fb0b 840a 	mla	r4, fp, sl, r8
 80066ea:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80066ee:	46e2      	mov	sl, ip
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80066f6:	454f      	cmp	r7, r9
 80066f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80066fc:	f84a 3b04 	str.w	r3, [sl], #4
 8006700:	d82b      	bhi.n	800675a <__multiply+0x120>
 8006702:	f8cc 8004 	str.w	r8, [ip, #4]
 8006706:	9b01      	ldr	r3, [sp, #4]
 8006708:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800670c:	3204      	adds	r2, #4
 800670e:	f1ba 0f00 	cmp.w	sl, #0
 8006712:	d020      	beq.n	8006756 <__multiply+0x11c>
 8006714:	682b      	ldr	r3, [r5, #0]
 8006716:	4689      	mov	r9, r1
 8006718:	46a8      	mov	r8, r5
 800671a:	f04f 0b00 	mov.w	fp, #0
 800671e:	f8b9 c000 	ldrh.w	ip, [r9]
 8006722:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006726:	fb0a 440c 	mla	r4, sl, ip, r4
 800672a:	445c      	add	r4, fp
 800672c:	46c4      	mov	ip, r8
 800672e:	b29b      	uxth	r3, r3
 8006730:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006734:	f84c 3b04 	str.w	r3, [ip], #4
 8006738:	f859 3b04 	ldr.w	r3, [r9], #4
 800673c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006740:	0c1b      	lsrs	r3, r3, #16
 8006742:	fb0a b303 	mla	r3, sl, r3, fp
 8006746:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800674a:	454f      	cmp	r7, r9
 800674c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006750:	d805      	bhi.n	800675e <__multiply+0x124>
 8006752:	f8c8 3004 	str.w	r3, [r8, #4]
 8006756:	3504      	adds	r5, #4
 8006758:	e79b      	b.n	8006692 <__multiply+0x58>
 800675a:	46d4      	mov	ip, sl
 800675c:	e7b3      	b.n	80066c6 <__multiply+0x8c>
 800675e:	46e0      	mov	r8, ip
 8006760:	e7dd      	b.n	800671e <__multiply+0xe4>
 8006762:	3e01      	subs	r6, #1
 8006764:	e799      	b.n	800669a <__multiply+0x60>
	...

08006768 <__pow5mult>:
 8006768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800676c:	4615      	mov	r5, r2
 800676e:	f012 0203 	ands.w	r2, r2, #3
 8006772:	4606      	mov	r6, r0
 8006774:	460f      	mov	r7, r1
 8006776:	d007      	beq.n	8006788 <__pow5mult+0x20>
 8006778:	3a01      	subs	r2, #1
 800677a:	4c21      	ldr	r4, [pc, #132]	; (8006800 <__pow5mult+0x98>)
 800677c:	2300      	movs	r3, #0
 800677e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006782:	f7ff fec8 	bl	8006516 <__multadd>
 8006786:	4607      	mov	r7, r0
 8006788:	10ad      	asrs	r5, r5, #2
 800678a:	d035      	beq.n	80067f8 <__pow5mult+0x90>
 800678c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800678e:	b93c      	cbnz	r4, 80067a0 <__pow5mult+0x38>
 8006790:	2010      	movs	r0, #16
 8006792:	f7ff fe6d 	bl	8006470 <malloc>
 8006796:	6270      	str	r0, [r6, #36]	; 0x24
 8006798:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800679c:	6004      	str	r4, [r0, #0]
 800679e:	60c4      	str	r4, [r0, #12]
 80067a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80067a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80067a8:	b94c      	cbnz	r4, 80067be <__pow5mult+0x56>
 80067aa:	f240 2171 	movw	r1, #625	; 0x271
 80067ae:	4630      	mov	r0, r6
 80067b0:	f7ff ff3a 	bl	8006628 <__i2b>
 80067b4:	2300      	movs	r3, #0
 80067b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80067ba:	4604      	mov	r4, r0
 80067bc:	6003      	str	r3, [r0, #0]
 80067be:	f04f 0800 	mov.w	r8, #0
 80067c2:	07eb      	lsls	r3, r5, #31
 80067c4:	d50a      	bpl.n	80067dc <__pow5mult+0x74>
 80067c6:	4639      	mov	r1, r7
 80067c8:	4622      	mov	r2, r4
 80067ca:	4630      	mov	r0, r6
 80067cc:	f7ff ff35 	bl	800663a <__multiply>
 80067d0:	4639      	mov	r1, r7
 80067d2:	4681      	mov	r9, r0
 80067d4:	4630      	mov	r0, r6
 80067d6:	f7ff fe87 	bl	80064e8 <_Bfree>
 80067da:	464f      	mov	r7, r9
 80067dc:	106d      	asrs	r5, r5, #1
 80067de:	d00b      	beq.n	80067f8 <__pow5mult+0x90>
 80067e0:	6820      	ldr	r0, [r4, #0]
 80067e2:	b938      	cbnz	r0, 80067f4 <__pow5mult+0x8c>
 80067e4:	4622      	mov	r2, r4
 80067e6:	4621      	mov	r1, r4
 80067e8:	4630      	mov	r0, r6
 80067ea:	f7ff ff26 	bl	800663a <__multiply>
 80067ee:	6020      	str	r0, [r4, #0]
 80067f0:	f8c0 8000 	str.w	r8, [r0]
 80067f4:	4604      	mov	r4, r0
 80067f6:	e7e4      	b.n	80067c2 <__pow5mult+0x5a>
 80067f8:	4638      	mov	r0, r7
 80067fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067fe:	bf00      	nop
 8006800:	08007628 	.word	0x08007628

08006804 <__lshift>:
 8006804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006808:	460c      	mov	r4, r1
 800680a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800680e:	6923      	ldr	r3, [r4, #16]
 8006810:	6849      	ldr	r1, [r1, #4]
 8006812:	eb0a 0903 	add.w	r9, sl, r3
 8006816:	68a3      	ldr	r3, [r4, #8]
 8006818:	4607      	mov	r7, r0
 800681a:	4616      	mov	r6, r2
 800681c:	f109 0501 	add.w	r5, r9, #1
 8006820:	42ab      	cmp	r3, r5
 8006822:	db32      	blt.n	800688a <__lshift+0x86>
 8006824:	4638      	mov	r0, r7
 8006826:	f7ff fe2b 	bl	8006480 <_Balloc>
 800682a:	2300      	movs	r3, #0
 800682c:	4680      	mov	r8, r0
 800682e:	f100 0114 	add.w	r1, r0, #20
 8006832:	461a      	mov	r2, r3
 8006834:	4553      	cmp	r3, sl
 8006836:	db2b      	blt.n	8006890 <__lshift+0x8c>
 8006838:	6920      	ldr	r0, [r4, #16]
 800683a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800683e:	f104 0314 	add.w	r3, r4, #20
 8006842:	f016 021f 	ands.w	r2, r6, #31
 8006846:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800684a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800684e:	d025      	beq.n	800689c <__lshift+0x98>
 8006850:	f1c2 0e20 	rsb	lr, r2, #32
 8006854:	2000      	movs	r0, #0
 8006856:	681e      	ldr	r6, [r3, #0]
 8006858:	468a      	mov	sl, r1
 800685a:	4096      	lsls	r6, r2
 800685c:	4330      	orrs	r0, r6
 800685e:	f84a 0b04 	str.w	r0, [sl], #4
 8006862:	f853 0b04 	ldr.w	r0, [r3], #4
 8006866:	459c      	cmp	ip, r3
 8006868:	fa20 f00e 	lsr.w	r0, r0, lr
 800686c:	d814      	bhi.n	8006898 <__lshift+0x94>
 800686e:	6048      	str	r0, [r1, #4]
 8006870:	b108      	cbz	r0, 8006876 <__lshift+0x72>
 8006872:	f109 0502 	add.w	r5, r9, #2
 8006876:	3d01      	subs	r5, #1
 8006878:	4638      	mov	r0, r7
 800687a:	f8c8 5010 	str.w	r5, [r8, #16]
 800687e:	4621      	mov	r1, r4
 8006880:	f7ff fe32 	bl	80064e8 <_Bfree>
 8006884:	4640      	mov	r0, r8
 8006886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800688a:	3101      	adds	r1, #1
 800688c:	005b      	lsls	r3, r3, #1
 800688e:	e7c7      	b.n	8006820 <__lshift+0x1c>
 8006890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006894:	3301      	adds	r3, #1
 8006896:	e7cd      	b.n	8006834 <__lshift+0x30>
 8006898:	4651      	mov	r1, sl
 800689a:	e7dc      	b.n	8006856 <__lshift+0x52>
 800689c:	3904      	subs	r1, #4
 800689e:	f853 2b04 	ldr.w	r2, [r3], #4
 80068a2:	f841 2f04 	str.w	r2, [r1, #4]!
 80068a6:	459c      	cmp	ip, r3
 80068a8:	d8f9      	bhi.n	800689e <__lshift+0x9a>
 80068aa:	e7e4      	b.n	8006876 <__lshift+0x72>

080068ac <__mcmp>:
 80068ac:	6903      	ldr	r3, [r0, #16]
 80068ae:	690a      	ldr	r2, [r1, #16]
 80068b0:	1a9b      	subs	r3, r3, r2
 80068b2:	b530      	push	{r4, r5, lr}
 80068b4:	d10c      	bne.n	80068d0 <__mcmp+0x24>
 80068b6:	0092      	lsls	r2, r2, #2
 80068b8:	3014      	adds	r0, #20
 80068ba:	3114      	adds	r1, #20
 80068bc:	1884      	adds	r4, r0, r2
 80068be:	4411      	add	r1, r2
 80068c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80068c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80068c8:	4295      	cmp	r5, r2
 80068ca:	d003      	beq.n	80068d4 <__mcmp+0x28>
 80068cc:	d305      	bcc.n	80068da <__mcmp+0x2e>
 80068ce:	2301      	movs	r3, #1
 80068d0:	4618      	mov	r0, r3
 80068d2:	bd30      	pop	{r4, r5, pc}
 80068d4:	42a0      	cmp	r0, r4
 80068d6:	d3f3      	bcc.n	80068c0 <__mcmp+0x14>
 80068d8:	e7fa      	b.n	80068d0 <__mcmp+0x24>
 80068da:	f04f 33ff 	mov.w	r3, #4294967295
 80068de:	e7f7      	b.n	80068d0 <__mcmp+0x24>

080068e0 <__mdiff>:
 80068e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068e4:	460d      	mov	r5, r1
 80068e6:	4607      	mov	r7, r0
 80068e8:	4611      	mov	r1, r2
 80068ea:	4628      	mov	r0, r5
 80068ec:	4614      	mov	r4, r2
 80068ee:	f7ff ffdd 	bl	80068ac <__mcmp>
 80068f2:	1e06      	subs	r6, r0, #0
 80068f4:	d108      	bne.n	8006908 <__mdiff+0x28>
 80068f6:	4631      	mov	r1, r6
 80068f8:	4638      	mov	r0, r7
 80068fa:	f7ff fdc1 	bl	8006480 <_Balloc>
 80068fe:	2301      	movs	r3, #1
 8006900:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006908:	bfa4      	itt	ge
 800690a:	4623      	movge	r3, r4
 800690c:	462c      	movge	r4, r5
 800690e:	4638      	mov	r0, r7
 8006910:	6861      	ldr	r1, [r4, #4]
 8006912:	bfa6      	itte	ge
 8006914:	461d      	movge	r5, r3
 8006916:	2600      	movge	r6, #0
 8006918:	2601      	movlt	r6, #1
 800691a:	f7ff fdb1 	bl	8006480 <_Balloc>
 800691e:	692b      	ldr	r3, [r5, #16]
 8006920:	60c6      	str	r6, [r0, #12]
 8006922:	6926      	ldr	r6, [r4, #16]
 8006924:	f105 0914 	add.w	r9, r5, #20
 8006928:	f104 0214 	add.w	r2, r4, #20
 800692c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006930:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006934:	f100 0514 	add.w	r5, r0, #20
 8006938:	f04f 0e00 	mov.w	lr, #0
 800693c:	f852 ab04 	ldr.w	sl, [r2], #4
 8006940:	f859 4b04 	ldr.w	r4, [r9], #4
 8006944:	fa1e f18a 	uxtah	r1, lr, sl
 8006948:	b2a3      	uxth	r3, r4
 800694a:	1ac9      	subs	r1, r1, r3
 800694c:	0c23      	lsrs	r3, r4, #16
 800694e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006952:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006956:	b289      	uxth	r1, r1
 8006958:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800695c:	45c8      	cmp	r8, r9
 800695e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006962:	4694      	mov	ip, r2
 8006964:	f845 3b04 	str.w	r3, [r5], #4
 8006968:	d8e8      	bhi.n	800693c <__mdiff+0x5c>
 800696a:	45bc      	cmp	ip, r7
 800696c:	d304      	bcc.n	8006978 <__mdiff+0x98>
 800696e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006972:	b183      	cbz	r3, 8006996 <__mdiff+0xb6>
 8006974:	6106      	str	r6, [r0, #16]
 8006976:	e7c5      	b.n	8006904 <__mdiff+0x24>
 8006978:	f85c 1b04 	ldr.w	r1, [ip], #4
 800697c:	fa1e f381 	uxtah	r3, lr, r1
 8006980:	141a      	asrs	r2, r3, #16
 8006982:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006986:	b29b      	uxth	r3, r3
 8006988:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800698c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006990:	f845 3b04 	str.w	r3, [r5], #4
 8006994:	e7e9      	b.n	800696a <__mdiff+0x8a>
 8006996:	3e01      	subs	r6, #1
 8006998:	e7e9      	b.n	800696e <__mdiff+0x8e>

0800699a <__d2b>:
 800699a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800699e:	460e      	mov	r6, r1
 80069a0:	2101      	movs	r1, #1
 80069a2:	ec59 8b10 	vmov	r8, r9, d0
 80069a6:	4615      	mov	r5, r2
 80069a8:	f7ff fd6a 	bl	8006480 <_Balloc>
 80069ac:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80069b0:	4607      	mov	r7, r0
 80069b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80069b6:	bb34      	cbnz	r4, 8006a06 <__d2b+0x6c>
 80069b8:	9301      	str	r3, [sp, #4]
 80069ba:	f1b8 0300 	subs.w	r3, r8, #0
 80069be:	d027      	beq.n	8006a10 <__d2b+0x76>
 80069c0:	a802      	add	r0, sp, #8
 80069c2:	f840 3d08 	str.w	r3, [r0, #-8]!
 80069c6:	f7ff fe00 	bl	80065ca <__lo0bits>
 80069ca:	9900      	ldr	r1, [sp, #0]
 80069cc:	b1f0      	cbz	r0, 8006a0c <__d2b+0x72>
 80069ce:	9a01      	ldr	r2, [sp, #4]
 80069d0:	f1c0 0320 	rsb	r3, r0, #32
 80069d4:	fa02 f303 	lsl.w	r3, r2, r3
 80069d8:	430b      	orrs	r3, r1
 80069da:	40c2      	lsrs	r2, r0
 80069dc:	617b      	str	r3, [r7, #20]
 80069de:	9201      	str	r2, [sp, #4]
 80069e0:	9b01      	ldr	r3, [sp, #4]
 80069e2:	61bb      	str	r3, [r7, #24]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	bf14      	ite	ne
 80069e8:	2102      	movne	r1, #2
 80069ea:	2101      	moveq	r1, #1
 80069ec:	6139      	str	r1, [r7, #16]
 80069ee:	b1c4      	cbz	r4, 8006a22 <__d2b+0x88>
 80069f0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80069f4:	4404      	add	r4, r0
 80069f6:	6034      	str	r4, [r6, #0]
 80069f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80069fc:	6028      	str	r0, [r5, #0]
 80069fe:	4638      	mov	r0, r7
 8006a00:	b003      	add	sp, #12
 8006a02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a0a:	e7d5      	b.n	80069b8 <__d2b+0x1e>
 8006a0c:	6179      	str	r1, [r7, #20]
 8006a0e:	e7e7      	b.n	80069e0 <__d2b+0x46>
 8006a10:	a801      	add	r0, sp, #4
 8006a12:	f7ff fdda 	bl	80065ca <__lo0bits>
 8006a16:	9b01      	ldr	r3, [sp, #4]
 8006a18:	617b      	str	r3, [r7, #20]
 8006a1a:	2101      	movs	r1, #1
 8006a1c:	6139      	str	r1, [r7, #16]
 8006a1e:	3020      	adds	r0, #32
 8006a20:	e7e5      	b.n	80069ee <__d2b+0x54>
 8006a22:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006a26:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006a2a:	6030      	str	r0, [r6, #0]
 8006a2c:	6918      	ldr	r0, [r3, #16]
 8006a2e:	f7ff fdad 	bl	800658c <__hi0bits>
 8006a32:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006a36:	e7e1      	b.n	80069fc <__d2b+0x62>

08006a38 <_calloc_r>:
 8006a38:	b538      	push	{r3, r4, r5, lr}
 8006a3a:	fb02 f401 	mul.w	r4, r2, r1
 8006a3e:	4621      	mov	r1, r4
 8006a40:	f000 f856 	bl	8006af0 <_malloc_r>
 8006a44:	4605      	mov	r5, r0
 8006a46:	b118      	cbz	r0, 8006a50 <_calloc_r+0x18>
 8006a48:	4622      	mov	r2, r4
 8006a4a:	2100      	movs	r1, #0
 8006a4c:	f7fe f963 	bl	8004d16 <memset>
 8006a50:	4628      	mov	r0, r5
 8006a52:	bd38      	pop	{r3, r4, r5, pc}

08006a54 <_free_r>:
 8006a54:	b538      	push	{r3, r4, r5, lr}
 8006a56:	4605      	mov	r5, r0
 8006a58:	2900      	cmp	r1, #0
 8006a5a:	d045      	beq.n	8006ae8 <_free_r+0x94>
 8006a5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a60:	1f0c      	subs	r4, r1, #4
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	bfb8      	it	lt
 8006a66:	18e4      	addlt	r4, r4, r3
 8006a68:	f000 fc80 	bl	800736c <__malloc_lock>
 8006a6c:	4a1f      	ldr	r2, [pc, #124]	; (8006aec <_free_r+0x98>)
 8006a6e:	6813      	ldr	r3, [r2, #0]
 8006a70:	4610      	mov	r0, r2
 8006a72:	b933      	cbnz	r3, 8006a82 <_free_r+0x2e>
 8006a74:	6063      	str	r3, [r4, #4]
 8006a76:	6014      	str	r4, [r2, #0]
 8006a78:	4628      	mov	r0, r5
 8006a7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a7e:	f000 bc76 	b.w	800736e <__malloc_unlock>
 8006a82:	42a3      	cmp	r3, r4
 8006a84:	d90c      	bls.n	8006aa0 <_free_r+0x4c>
 8006a86:	6821      	ldr	r1, [r4, #0]
 8006a88:	1862      	adds	r2, r4, r1
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	bf04      	itt	eq
 8006a8e:	681a      	ldreq	r2, [r3, #0]
 8006a90:	685b      	ldreq	r3, [r3, #4]
 8006a92:	6063      	str	r3, [r4, #4]
 8006a94:	bf04      	itt	eq
 8006a96:	1852      	addeq	r2, r2, r1
 8006a98:	6022      	streq	r2, [r4, #0]
 8006a9a:	6004      	str	r4, [r0, #0]
 8006a9c:	e7ec      	b.n	8006a78 <_free_r+0x24>
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	685a      	ldr	r2, [r3, #4]
 8006aa2:	b10a      	cbz	r2, 8006aa8 <_free_r+0x54>
 8006aa4:	42a2      	cmp	r2, r4
 8006aa6:	d9fa      	bls.n	8006a9e <_free_r+0x4a>
 8006aa8:	6819      	ldr	r1, [r3, #0]
 8006aaa:	1858      	adds	r0, r3, r1
 8006aac:	42a0      	cmp	r0, r4
 8006aae:	d10b      	bne.n	8006ac8 <_free_r+0x74>
 8006ab0:	6820      	ldr	r0, [r4, #0]
 8006ab2:	4401      	add	r1, r0
 8006ab4:	1858      	adds	r0, r3, r1
 8006ab6:	4282      	cmp	r2, r0
 8006ab8:	6019      	str	r1, [r3, #0]
 8006aba:	d1dd      	bne.n	8006a78 <_free_r+0x24>
 8006abc:	6810      	ldr	r0, [r2, #0]
 8006abe:	6852      	ldr	r2, [r2, #4]
 8006ac0:	605a      	str	r2, [r3, #4]
 8006ac2:	4401      	add	r1, r0
 8006ac4:	6019      	str	r1, [r3, #0]
 8006ac6:	e7d7      	b.n	8006a78 <_free_r+0x24>
 8006ac8:	d902      	bls.n	8006ad0 <_free_r+0x7c>
 8006aca:	230c      	movs	r3, #12
 8006acc:	602b      	str	r3, [r5, #0]
 8006ace:	e7d3      	b.n	8006a78 <_free_r+0x24>
 8006ad0:	6820      	ldr	r0, [r4, #0]
 8006ad2:	1821      	adds	r1, r4, r0
 8006ad4:	428a      	cmp	r2, r1
 8006ad6:	bf04      	itt	eq
 8006ad8:	6811      	ldreq	r1, [r2, #0]
 8006ada:	6852      	ldreq	r2, [r2, #4]
 8006adc:	6062      	str	r2, [r4, #4]
 8006ade:	bf04      	itt	eq
 8006ae0:	1809      	addeq	r1, r1, r0
 8006ae2:	6021      	streq	r1, [r4, #0]
 8006ae4:	605c      	str	r4, [r3, #4]
 8006ae6:	e7c7      	b.n	8006a78 <_free_r+0x24>
 8006ae8:	bd38      	pop	{r3, r4, r5, pc}
 8006aea:	bf00      	nop
 8006aec:	20000610 	.word	0x20000610

08006af0 <_malloc_r>:
 8006af0:	b570      	push	{r4, r5, r6, lr}
 8006af2:	1ccd      	adds	r5, r1, #3
 8006af4:	f025 0503 	bic.w	r5, r5, #3
 8006af8:	3508      	adds	r5, #8
 8006afa:	2d0c      	cmp	r5, #12
 8006afc:	bf38      	it	cc
 8006afe:	250c      	movcc	r5, #12
 8006b00:	2d00      	cmp	r5, #0
 8006b02:	4606      	mov	r6, r0
 8006b04:	db01      	blt.n	8006b0a <_malloc_r+0x1a>
 8006b06:	42a9      	cmp	r1, r5
 8006b08:	d903      	bls.n	8006b12 <_malloc_r+0x22>
 8006b0a:	230c      	movs	r3, #12
 8006b0c:	6033      	str	r3, [r6, #0]
 8006b0e:	2000      	movs	r0, #0
 8006b10:	bd70      	pop	{r4, r5, r6, pc}
 8006b12:	f000 fc2b 	bl	800736c <__malloc_lock>
 8006b16:	4a21      	ldr	r2, [pc, #132]	; (8006b9c <_malloc_r+0xac>)
 8006b18:	6814      	ldr	r4, [r2, #0]
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	b991      	cbnz	r1, 8006b44 <_malloc_r+0x54>
 8006b1e:	4c20      	ldr	r4, [pc, #128]	; (8006ba0 <_malloc_r+0xb0>)
 8006b20:	6823      	ldr	r3, [r4, #0]
 8006b22:	b91b      	cbnz	r3, 8006b2c <_malloc_r+0x3c>
 8006b24:	4630      	mov	r0, r6
 8006b26:	f000 f9b3 	bl	8006e90 <_sbrk_r>
 8006b2a:	6020      	str	r0, [r4, #0]
 8006b2c:	4629      	mov	r1, r5
 8006b2e:	4630      	mov	r0, r6
 8006b30:	f000 f9ae 	bl	8006e90 <_sbrk_r>
 8006b34:	1c43      	adds	r3, r0, #1
 8006b36:	d124      	bne.n	8006b82 <_malloc_r+0x92>
 8006b38:	230c      	movs	r3, #12
 8006b3a:	6033      	str	r3, [r6, #0]
 8006b3c:	4630      	mov	r0, r6
 8006b3e:	f000 fc16 	bl	800736e <__malloc_unlock>
 8006b42:	e7e4      	b.n	8006b0e <_malloc_r+0x1e>
 8006b44:	680b      	ldr	r3, [r1, #0]
 8006b46:	1b5b      	subs	r3, r3, r5
 8006b48:	d418      	bmi.n	8006b7c <_malloc_r+0x8c>
 8006b4a:	2b0b      	cmp	r3, #11
 8006b4c:	d90f      	bls.n	8006b6e <_malloc_r+0x7e>
 8006b4e:	600b      	str	r3, [r1, #0]
 8006b50:	50cd      	str	r5, [r1, r3]
 8006b52:	18cc      	adds	r4, r1, r3
 8006b54:	4630      	mov	r0, r6
 8006b56:	f000 fc0a 	bl	800736e <__malloc_unlock>
 8006b5a:	f104 000b 	add.w	r0, r4, #11
 8006b5e:	1d23      	adds	r3, r4, #4
 8006b60:	f020 0007 	bic.w	r0, r0, #7
 8006b64:	1ac3      	subs	r3, r0, r3
 8006b66:	d0d3      	beq.n	8006b10 <_malloc_r+0x20>
 8006b68:	425a      	negs	r2, r3
 8006b6a:	50e2      	str	r2, [r4, r3]
 8006b6c:	e7d0      	b.n	8006b10 <_malloc_r+0x20>
 8006b6e:	428c      	cmp	r4, r1
 8006b70:	684b      	ldr	r3, [r1, #4]
 8006b72:	bf16      	itet	ne
 8006b74:	6063      	strne	r3, [r4, #4]
 8006b76:	6013      	streq	r3, [r2, #0]
 8006b78:	460c      	movne	r4, r1
 8006b7a:	e7eb      	b.n	8006b54 <_malloc_r+0x64>
 8006b7c:	460c      	mov	r4, r1
 8006b7e:	6849      	ldr	r1, [r1, #4]
 8006b80:	e7cc      	b.n	8006b1c <_malloc_r+0x2c>
 8006b82:	1cc4      	adds	r4, r0, #3
 8006b84:	f024 0403 	bic.w	r4, r4, #3
 8006b88:	42a0      	cmp	r0, r4
 8006b8a:	d005      	beq.n	8006b98 <_malloc_r+0xa8>
 8006b8c:	1a21      	subs	r1, r4, r0
 8006b8e:	4630      	mov	r0, r6
 8006b90:	f000 f97e 	bl	8006e90 <_sbrk_r>
 8006b94:	3001      	adds	r0, #1
 8006b96:	d0cf      	beq.n	8006b38 <_malloc_r+0x48>
 8006b98:	6025      	str	r5, [r4, #0]
 8006b9a:	e7db      	b.n	8006b54 <_malloc_r+0x64>
 8006b9c:	20000610 	.word	0x20000610
 8006ba0:	20000614 	.word	0x20000614

08006ba4 <__sfputc_r>:
 8006ba4:	6893      	ldr	r3, [r2, #8]
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	b410      	push	{r4}
 8006bac:	6093      	str	r3, [r2, #8]
 8006bae:	da08      	bge.n	8006bc2 <__sfputc_r+0x1e>
 8006bb0:	6994      	ldr	r4, [r2, #24]
 8006bb2:	42a3      	cmp	r3, r4
 8006bb4:	db01      	blt.n	8006bba <__sfputc_r+0x16>
 8006bb6:	290a      	cmp	r1, #10
 8006bb8:	d103      	bne.n	8006bc2 <__sfputc_r+0x1e>
 8006bba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bbe:	f000 b9bb 	b.w	8006f38 <__swbuf_r>
 8006bc2:	6813      	ldr	r3, [r2, #0]
 8006bc4:	1c58      	adds	r0, r3, #1
 8006bc6:	6010      	str	r0, [r2, #0]
 8006bc8:	7019      	strb	r1, [r3, #0]
 8006bca:	4608      	mov	r0, r1
 8006bcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bd0:	4770      	bx	lr

08006bd2 <__sfputs_r>:
 8006bd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bd4:	4606      	mov	r6, r0
 8006bd6:	460f      	mov	r7, r1
 8006bd8:	4614      	mov	r4, r2
 8006bda:	18d5      	adds	r5, r2, r3
 8006bdc:	42ac      	cmp	r4, r5
 8006bde:	d101      	bne.n	8006be4 <__sfputs_r+0x12>
 8006be0:	2000      	movs	r0, #0
 8006be2:	e007      	b.n	8006bf4 <__sfputs_r+0x22>
 8006be4:	463a      	mov	r2, r7
 8006be6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bea:	4630      	mov	r0, r6
 8006bec:	f7ff ffda 	bl	8006ba4 <__sfputc_r>
 8006bf0:	1c43      	adds	r3, r0, #1
 8006bf2:	d1f3      	bne.n	8006bdc <__sfputs_r+0xa>
 8006bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006bf8 <_vfiprintf_r>:
 8006bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bfc:	460c      	mov	r4, r1
 8006bfe:	b09d      	sub	sp, #116	; 0x74
 8006c00:	4617      	mov	r7, r2
 8006c02:	461d      	mov	r5, r3
 8006c04:	4606      	mov	r6, r0
 8006c06:	b118      	cbz	r0, 8006c10 <_vfiprintf_r+0x18>
 8006c08:	6983      	ldr	r3, [r0, #24]
 8006c0a:	b90b      	cbnz	r3, 8006c10 <_vfiprintf_r+0x18>
 8006c0c:	f7ff fb98 	bl	8006340 <__sinit>
 8006c10:	4b7c      	ldr	r3, [pc, #496]	; (8006e04 <_vfiprintf_r+0x20c>)
 8006c12:	429c      	cmp	r4, r3
 8006c14:	d158      	bne.n	8006cc8 <_vfiprintf_r+0xd0>
 8006c16:	6874      	ldr	r4, [r6, #4]
 8006c18:	89a3      	ldrh	r3, [r4, #12]
 8006c1a:	0718      	lsls	r0, r3, #28
 8006c1c:	d55e      	bpl.n	8006cdc <_vfiprintf_r+0xe4>
 8006c1e:	6923      	ldr	r3, [r4, #16]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d05b      	beq.n	8006cdc <_vfiprintf_r+0xe4>
 8006c24:	2300      	movs	r3, #0
 8006c26:	9309      	str	r3, [sp, #36]	; 0x24
 8006c28:	2320      	movs	r3, #32
 8006c2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c2e:	2330      	movs	r3, #48	; 0x30
 8006c30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c34:	9503      	str	r5, [sp, #12]
 8006c36:	f04f 0b01 	mov.w	fp, #1
 8006c3a:	46b8      	mov	r8, r7
 8006c3c:	4645      	mov	r5, r8
 8006c3e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006c42:	b10b      	cbz	r3, 8006c48 <_vfiprintf_r+0x50>
 8006c44:	2b25      	cmp	r3, #37	; 0x25
 8006c46:	d154      	bne.n	8006cf2 <_vfiprintf_r+0xfa>
 8006c48:	ebb8 0a07 	subs.w	sl, r8, r7
 8006c4c:	d00b      	beq.n	8006c66 <_vfiprintf_r+0x6e>
 8006c4e:	4653      	mov	r3, sl
 8006c50:	463a      	mov	r2, r7
 8006c52:	4621      	mov	r1, r4
 8006c54:	4630      	mov	r0, r6
 8006c56:	f7ff ffbc 	bl	8006bd2 <__sfputs_r>
 8006c5a:	3001      	adds	r0, #1
 8006c5c:	f000 80c2 	beq.w	8006de4 <_vfiprintf_r+0x1ec>
 8006c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c62:	4453      	add	r3, sl
 8006c64:	9309      	str	r3, [sp, #36]	; 0x24
 8006c66:	f898 3000 	ldrb.w	r3, [r8]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f000 80ba 	beq.w	8006de4 <_vfiprintf_r+0x1ec>
 8006c70:	2300      	movs	r3, #0
 8006c72:	f04f 32ff 	mov.w	r2, #4294967295
 8006c76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c7a:	9304      	str	r3, [sp, #16]
 8006c7c:	9307      	str	r3, [sp, #28]
 8006c7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c82:	931a      	str	r3, [sp, #104]	; 0x68
 8006c84:	46a8      	mov	r8, r5
 8006c86:	2205      	movs	r2, #5
 8006c88:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006c8c:	485e      	ldr	r0, [pc, #376]	; (8006e08 <_vfiprintf_r+0x210>)
 8006c8e:	f7f9 facf 	bl	8000230 <memchr>
 8006c92:	9b04      	ldr	r3, [sp, #16]
 8006c94:	bb78      	cbnz	r0, 8006cf6 <_vfiprintf_r+0xfe>
 8006c96:	06d9      	lsls	r1, r3, #27
 8006c98:	bf44      	itt	mi
 8006c9a:	2220      	movmi	r2, #32
 8006c9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006ca0:	071a      	lsls	r2, r3, #28
 8006ca2:	bf44      	itt	mi
 8006ca4:	222b      	movmi	r2, #43	; 0x2b
 8006ca6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006caa:	782a      	ldrb	r2, [r5, #0]
 8006cac:	2a2a      	cmp	r2, #42	; 0x2a
 8006cae:	d02a      	beq.n	8006d06 <_vfiprintf_r+0x10e>
 8006cb0:	9a07      	ldr	r2, [sp, #28]
 8006cb2:	46a8      	mov	r8, r5
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	250a      	movs	r5, #10
 8006cb8:	4641      	mov	r1, r8
 8006cba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cbe:	3b30      	subs	r3, #48	; 0x30
 8006cc0:	2b09      	cmp	r3, #9
 8006cc2:	d969      	bls.n	8006d98 <_vfiprintf_r+0x1a0>
 8006cc4:	b360      	cbz	r0, 8006d20 <_vfiprintf_r+0x128>
 8006cc6:	e024      	b.n	8006d12 <_vfiprintf_r+0x11a>
 8006cc8:	4b50      	ldr	r3, [pc, #320]	; (8006e0c <_vfiprintf_r+0x214>)
 8006cca:	429c      	cmp	r4, r3
 8006ccc:	d101      	bne.n	8006cd2 <_vfiprintf_r+0xda>
 8006cce:	68b4      	ldr	r4, [r6, #8]
 8006cd0:	e7a2      	b.n	8006c18 <_vfiprintf_r+0x20>
 8006cd2:	4b4f      	ldr	r3, [pc, #316]	; (8006e10 <_vfiprintf_r+0x218>)
 8006cd4:	429c      	cmp	r4, r3
 8006cd6:	bf08      	it	eq
 8006cd8:	68f4      	ldreq	r4, [r6, #12]
 8006cda:	e79d      	b.n	8006c18 <_vfiprintf_r+0x20>
 8006cdc:	4621      	mov	r1, r4
 8006cde:	4630      	mov	r0, r6
 8006ce0:	f000 f98e 	bl	8007000 <__swsetup_r>
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	d09d      	beq.n	8006c24 <_vfiprintf_r+0x2c>
 8006ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cec:	b01d      	add	sp, #116	; 0x74
 8006cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cf2:	46a8      	mov	r8, r5
 8006cf4:	e7a2      	b.n	8006c3c <_vfiprintf_r+0x44>
 8006cf6:	4a44      	ldr	r2, [pc, #272]	; (8006e08 <_vfiprintf_r+0x210>)
 8006cf8:	1a80      	subs	r0, r0, r2
 8006cfa:	fa0b f000 	lsl.w	r0, fp, r0
 8006cfe:	4318      	orrs	r0, r3
 8006d00:	9004      	str	r0, [sp, #16]
 8006d02:	4645      	mov	r5, r8
 8006d04:	e7be      	b.n	8006c84 <_vfiprintf_r+0x8c>
 8006d06:	9a03      	ldr	r2, [sp, #12]
 8006d08:	1d11      	adds	r1, r2, #4
 8006d0a:	6812      	ldr	r2, [r2, #0]
 8006d0c:	9103      	str	r1, [sp, #12]
 8006d0e:	2a00      	cmp	r2, #0
 8006d10:	db01      	blt.n	8006d16 <_vfiprintf_r+0x11e>
 8006d12:	9207      	str	r2, [sp, #28]
 8006d14:	e004      	b.n	8006d20 <_vfiprintf_r+0x128>
 8006d16:	4252      	negs	r2, r2
 8006d18:	f043 0302 	orr.w	r3, r3, #2
 8006d1c:	9207      	str	r2, [sp, #28]
 8006d1e:	9304      	str	r3, [sp, #16]
 8006d20:	f898 3000 	ldrb.w	r3, [r8]
 8006d24:	2b2e      	cmp	r3, #46	; 0x2e
 8006d26:	d10e      	bne.n	8006d46 <_vfiprintf_r+0x14e>
 8006d28:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8006d2e:	d138      	bne.n	8006da2 <_vfiprintf_r+0x1aa>
 8006d30:	9b03      	ldr	r3, [sp, #12]
 8006d32:	1d1a      	adds	r2, r3, #4
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	9203      	str	r2, [sp, #12]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	bfb8      	it	lt
 8006d3c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d40:	f108 0802 	add.w	r8, r8, #2
 8006d44:	9305      	str	r3, [sp, #20]
 8006d46:	4d33      	ldr	r5, [pc, #204]	; (8006e14 <_vfiprintf_r+0x21c>)
 8006d48:	f898 1000 	ldrb.w	r1, [r8]
 8006d4c:	2203      	movs	r2, #3
 8006d4e:	4628      	mov	r0, r5
 8006d50:	f7f9 fa6e 	bl	8000230 <memchr>
 8006d54:	b140      	cbz	r0, 8006d68 <_vfiprintf_r+0x170>
 8006d56:	2340      	movs	r3, #64	; 0x40
 8006d58:	1b40      	subs	r0, r0, r5
 8006d5a:	fa03 f000 	lsl.w	r0, r3, r0
 8006d5e:	9b04      	ldr	r3, [sp, #16]
 8006d60:	4303      	orrs	r3, r0
 8006d62:	f108 0801 	add.w	r8, r8, #1
 8006d66:	9304      	str	r3, [sp, #16]
 8006d68:	f898 1000 	ldrb.w	r1, [r8]
 8006d6c:	482a      	ldr	r0, [pc, #168]	; (8006e18 <_vfiprintf_r+0x220>)
 8006d6e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d72:	2206      	movs	r2, #6
 8006d74:	f108 0701 	add.w	r7, r8, #1
 8006d78:	f7f9 fa5a 	bl	8000230 <memchr>
 8006d7c:	2800      	cmp	r0, #0
 8006d7e:	d037      	beq.n	8006df0 <_vfiprintf_r+0x1f8>
 8006d80:	4b26      	ldr	r3, [pc, #152]	; (8006e1c <_vfiprintf_r+0x224>)
 8006d82:	bb1b      	cbnz	r3, 8006dcc <_vfiprintf_r+0x1d4>
 8006d84:	9b03      	ldr	r3, [sp, #12]
 8006d86:	3307      	adds	r3, #7
 8006d88:	f023 0307 	bic.w	r3, r3, #7
 8006d8c:	3308      	adds	r3, #8
 8006d8e:	9303      	str	r3, [sp, #12]
 8006d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d92:	444b      	add	r3, r9
 8006d94:	9309      	str	r3, [sp, #36]	; 0x24
 8006d96:	e750      	b.n	8006c3a <_vfiprintf_r+0x42>
 8006d98:	fb05 3202 	mla	r2, r5, r2, r3
 8006d9c:	2001      	movs	r0, #1
 8006d9e:	4688      	mov	r8, r1
 8006da0:	e78a      	b.n	8006cb8 <_vfiprintf_r+0xc0>
 8006da2:	2300      	movs	r3, #0
 8006da4:	f108 0801 	add.w	r8, r8, #1
 8006da8:	9305      	str	r3, [sp, #20]
 8006daa:	4619      	mov	r1, r3
 8006dac:	250a      	movs	r5, #10
 8006dae:	4640      	mov	r0, r8
 8006db0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006db4:	3a30      	subs	r2, #48	; 0x30
 8006db6:	2a09      	cmp	r2, #9
 8006db8:	d903      	bls.n	8006dc2 <_vfiprintf_r+0x1ca>
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d0c3      	beq.n	8006d46 <_vfiprintf_r+0x14e>
 8006dbe:	9105      	str	r1, [sp, #20]
 8006dc0:	e7c1      	b.n	8006d46 <_vfiprintf_r+0x14e>
 8006dc2:	fb05 2101 	mla	r1, r5, r1, r2
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	4680      	mov	r8, r0
 8006dca:	e7f0      	b.n	8006dae <_vfiprintf_r+0x1b6>
 8006dcc:	ab03      	add	r3, sp, #12
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	4622      	mov	r2, r4
 8006dd2:	4b13      	ldr	r3, [pc, #76]	; (8006e20 <_vfiprintf_r+0x228>)
 8006dd4:	a904      	add	r1, sp, #16
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	f7fe f83a 	bl	8004e50 <_printf_float>
 8006ddc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006de0:	4681      	mov	r9, r0
 8006de2:	d1d5      	bne.n	8006d90 <_vfiprintf_r+0x198>
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	065b      	lsls	r3, r3, #25
 8006de8:	f53f af7e 	bmi.w	8006ce8 <_vfiprintf_r+0xf0>
 8006dec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dee:	e77d      	b.n	8006cec <_vfiprintf_r+0xf4>
 8006df0:	ab03      	add	r3, sp, #12
 8006df2:	9300      	str	r3, [sp, #0]
 8006df4:	4622      	mov	r2, r4
 8006df6:	4b0a      	ldr	r3, [pc, #40]	; (8006e20 <_vfiprintf_r+0x228>)
 8006df8:	a904      	add	r1, sp, #16
 8006dfa:	4630      	mov	r0, r6
 8006dfc:	f7fe fade 	bl	80053bc <_printf_i>
 8006e00:	e7ec      	b.n	8006ddc <_vfiprintf_r+0x1e4>
 8006e02:	bf00      	nop
 8006e04:	080074f4 	.word	0x080074f4
 8006e08:	08007634 	.word	0x08007634
 8006e0c:	08007514 	.word	0x08007514
 8006e10:	080074d4 	.word	0x080074d4
 8006e14:	0800763a 	.word	0x0800763a
 8006e18:	0800763e 	.word	0x0800763e
 8006e1c:	08004e51 	.word	0x08004e51
 8006e20:	08006bd3 	.word	0x08006bd3

08006e24 <_putc_r>:
 8006e24:	b570      	push	{r4, r5, r6, lr}
 8006e26:	460d      	mov	r5, r1
 8006e28:	4614      	mov	r4, r2
 8006e2a:	4606      	mov	r6, r0
 8006e2c:	b118      	cbz	r0, 8006e36 <_putc_r+0x12>
 8006e2e:	6983      	ldr	r3, [r0, #24]
 8006e30:	b90b      	cbnz	r3, 8006e36 <_putc_r+0x12>
 8006e32:	f7ff fa85 	bl	8006340 <__sinit>
 8006e36:	4b13      	ldr	r3, [pc, #76]	; (8006e84 <_putc_r+0x60>)
 8006e38:	429c      	cmp	r4, r3
 8006e3a:	d112      	bne.n	8006e62 <_putc_r+0x3e>
 8006e3c:	6874      	ldr	r4, [r6, #4]
 8006e3e:	68a3      	ldr	r3, [r4, #8]
 8006e40:	3b01      	subs	r3, #1
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	60a3      	str	r3, [r4, #8]
 8006e46:	da16      	bge.n	8006e76 <_putc_r+0x52>
 8006e48:	69a2      	ldr	r2, [r4, #24]
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	db02      	blt.n	8006e54 <_putc_r+0x30>
 8006e4e:	b2eb      	uxtb	r3, r5
 8006e50:	2b0a      	cmp	r3, #10
 8006e52:	d110      	bne.n	8006e76 <_putc_r+0x52>
 8006e54:	4622      	mov	r2, r4
 8006e56:	4629      	mov	r1, r5
 8006e58:	4630      	mov	r0, r6
 8006e5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006e5e:	f000 b86b 	b.w	8006f38 <__swbuf_r>
 8006e62:	4b09      	ldr	r3, [pc, #36]	; (8006e88 <_putc_r+0x64>)
 8006e64:	429c      	cmp	r4, r3
 8006e66:	d101      	bne.n	8006e6c <_putc_r+0x48>
 8006e68:	68b4      	ldr	r4, [r6, #8]
 8006e6a:	e7e8      	b.n	8006e3e <_putc_r+0x1a>
 8006e6c:	4b07      	ldr	r3, [pc, #28]	; (8006e8c <_putc_r+0x68>)
 8006e6e:	429c      	cmp	r4, r3
 8006e70:	bf08      	it	eq
 8006e72:	68f4      	ldreq	r4, [r6, #12]
 8006e74:	e7e3      	b.n	8006e3e <_putc_r+0x1a>
 8006e76:	6823      	ldr	r3, [r4, #0]
 8006e78:	1c5a      	adds	r2, r3, #1
 8006e7a:	6022      	str	r2, [r4, #0]
 8006e7c:	701d      	strb	r5, [r3, #0]
 8006e7e:	b2e8      	uxtb	r0, r5
 8006e80:	bd70      	pop	{r4, r5, r6, pc}
 8006e82:	bf00      	nop
 8006e84:	080074f4 	.word	0x080074f4
 8006e88:	08007514 	.word	0x08007514
 8006e8c:	080074d4 	.word	0x080074d4

08006e90 <_sbrk_r>:
 8006e90:	b538      	push	{r3, r4, r5, lr}
 8006e92:	4c06      	ldr	r4, [pc, #24]	; (8006eac <_sbrk_r+0x1c>)
 8006e94:	2300      	movs	r3, #0
 8006e96:	4605      	mov	r5, r0
 8006e98:	4608      	mov	r0, r1
 8006e9a:	6023      	str	r3, [r4, #0]
 8006e9c:	f7fd fb3a 	bl	8004514 <_sbrk>
 8006ea0:	1c43      	adds	r3, r0, #1
 8006ea2:	d102      	bne.n	8006eaa <_sbrk_r+0x1a>
 8006ea4:	6823      	ldr	r3, [r4, #0]
 8006ea6:	b103      	cbz	r3, 8006eaa <_sbrk_r+0x1a>
 8006ea8:	602b      	str	r3, [r5, #0]
 8006eaa:	bd38      	pop	{r3, r4, r5, pc}
 8006eac:	20000bc0 	.word	0x20000bc0

08006eb0 <__sread>:
 8006eb0:	b510      	push	{r4, lr}
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb8:	f000 fa5a 	bl	8007370 <_read_r>
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	bfab      	itete	ge
 8006ec0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006ec2:	89a3      	ldrhlt	r3, [r4, #12]
 8006ec4:	181b      	addge	r3, r3, r0
 8006ec6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006eca:	bfac      	ite	ge
 8006ecc:	6563      	strge	r3, [r4, #84]	; 0x54
 8006ece:	81a3      	strhlt	r3, [r4, #12]
 8006ed0:	bd10      	pop	{r4, pc}

08006ed2 <__swrite>:
 8006ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ed6:	461f      	mov	r7, r3
 8006ed8:	898b      	ldrh	r3, [r1, #12]
 8006eda:	05db      	lsls	r3, r3, #23
 8006edc:	4605      	mov	r5, r0
 8006ede:	460c      	mov	r4, r1
 8006ee0:	4616      	mov	r6, r2
 8006ee2:	d505      	bpl.n	8006ef0 <__swrite+0x1e>
 8006ee4:	2302      	movs	r3, #2
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eec:	f000 f9b6 	bl	800725c <_lseek_r>
 8006ef0:	89a3      	ldrh	r3, [r4, #12]
 8006ef2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ef6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006efa:	81a3      	strh	r3, [r4, #12]
 8006efc:	4632      	mov	r2, r6
 8006efe:	463b      	mov	r3, r7
 8006f00:	4628      	mov	r0, r5
 8006f02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f06:	f000 b869 	b.w	8006fdc <_write_r>

08006f0a <__sseek>:
 8006f0a:	b510      	push	{r4, lr}
 8006f0c:	460c      	mov	r4, r1
 8006f0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f12:	f000 f9a3 	bl	800725c <_lseek_r>
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	89a3      	ldrh	r3, [r4, #12]
 8006f1a:	bf15      	itete	ne
 8006f1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f26:	81a3      	strheq	r3, [r4, #12]
 8006f28:	bf18      	it	ne
 8006f2a:	81a3      	strhne	r3, [r4, #12]
 8006f2c:	bd10      	pop	{r4, pc}

08006f2e <__sclose>:
 8006f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f32:	f000 b8d3 	b.w	80070dc <_close_r>
	...

08006f38 <__swbuf_r>:
 8006f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f3a:	460e      	mov	r6, r1
 8006f3c:	4614      	mov	r4, r2
 8006f3e:	4605      	mov	r5, r0
 8006f40:	b118      	cbz	r0, 8006f4a <__swbuf_r+0x12>
 8006f42:	6983      	ldr	r3, [r0, #24]
 8006f44:	b90b      	cbnz	r3, 8006f4a <__swbuf_r+0x12>
 8006f46:	f7ff f9fb 	bl	8006340 <__sinit>
 8006f4a:	4b21      	ldr	r3, [pc, #132]	; (8006fd0 <__swbuf_r+0x98>)
 8006f4c:	429c      	cmp	r4, r3
 8006f4e:	d12a      	bne.n	8006fa6 <__swbuf_r+0x6e>
 8006f50:	686c      	ldr	r4, [r5, #4]
 8006f52:	69a3      	ldr	r3, [r4, #24]
 8006f54:	60a3      	str	r3, [r4, #8]
 8006f56:	89a3      	ldrh	r3, [r4, #12]
 8006f58:	071a      	lsls	r2, r3, #28
 8006f5a:	d52e      	bpl.n	8006fba <__swbuf_r+0x82>
 8006f5c:	6923      	ldr	r3, [r4, #16]
 8006f5e:	b363      	cbz	r3, 8006fba <__swbuf_r+0x82>
 8006f60:	6923      	ldr	r3, [r4, #16]
 8006f62:	6820      	ldr	r0, [r4, #0]
 8006f64:	1ac0      	subs	r0, r0, r3
 8006f66:	6963      	ldr	r3, [r4, #20]
 8006f68:	b2f6      	uxtb	r6, r6
 8006f6a:	4283      	cmp	r3, r0
 8006f6c:	4637      	mov	r7, r6
 8006f6e:	dc04      	bgt.n	8006f7a <__swbuf_r+0x42>
 8006f70:	4621      	mov	r1, r4
 8006f72:	4628      	mov	r0, r5
 8006f74:	f000 f948 	bl	8007208 <_fflush_r>
 8006f78:	bb28      	cbnz	r0, 8006fc6 <__swbuf_r+0x8e>
 8006f7a:	68a3      	ldr	r3, [r4, #8]
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	60a3      	str	r3, [r4, #8]
 8006f80:	6823      	ldr	r3, [r4, #0]
 8006f82:	1c5a      	adds	r2, r3, #1
 8006f84:	6022      	str	r2, [r4, #0]
 8006f86:	701e      	strb	r6, [r3, #0]
 8006f88:	6963      	ldr	r3, [r4, #20]
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	4283      	cmp	r3, r0
 8006f8e:	d004      	beq.n	8006f9a <__swbuf_r+0x62>
 8006f90:	89a3      	ldrh	r3, [r4, #12]
 8006f92:	07db      	lsls	r3, r3, #31
 8006f94:	d519      	bpl.n	8006fca <__swbuf_r+0x92>
 8006f96:	2e0a      	cmp	r6, #10
 8006f98:	d117      	bne.n	8006fca <__swbuf_r+0x92>
 8006f9a:	4621      	mov	r1, r4
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	f000 f933 	bl	8007208 <_fflush_r>
 8006fa2:	b190      	cbz	r0, 8006fca <__swbuf_r+0x92>
 8006fa4:	e00f      	b.n	8006fc6 <__swbuf_r+0x8e>
 8006fa6:	4b0b      	ldr	r3, [pc, #44]	; (8006fd4 <__swbuf_r+0x9c>)
 8006fa8:	429c      	cmp	r4, r3
 8006faa:	d101      	bne.n	8006fb0 <__swbuf_r+0x78>
 8006fac:	68ac      	ldr	r4, [r5, #8]
 8006fae:	e7d0      	b.n	8006f52 <__swbuf_r+0x1a>
 8006fb0:	4b09      	ldr	r3, [pc, #36]	; (8006fd8 <__swbuf_r+0xa0>)
 8006fb2:	429c      	cmp	r4, r3
 8006fb4:	bf08      	it	eq
 8006fb6:	68ec      	ldreq	r4, [r5, #12]
 8006fb8:	e7cb      	b.n	8006f52 <__swbuf_r+0x1a>
 8006fba:	4621      	mov	r1, r4
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	f000 f81f 	bl	8007000 <__swsetup_r>
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d0cc      	beq.n	8006f60 <__swbuf_r+0x28>
 8006fc6:	f04f 37ff 	mov.w	r7, #4294967295
 8006fca:	4638      	mov	r0, r7
 8006fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	080074f4 	.word	0x080074f4
 8006fd4:	08007514 	.word	0x08007514
 8006fd8:	080074d4 	.word	0x080074d4

08006fdc <_write_r>:
 8006fdc:	b538      	push	{r3, r4, r5, lr}
 8006fde:	4c07      	ldr	r4, [pc, #28]	; (8006ffc <_write_r+0x20>)
 8006fe0:	4605      	mov	r5, r0
 8006fe2:	4608      	mov	r0, r1
 8006fe4:	4611      	mov	r1, r2
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	6022      	str	r2, [r4, #0]
 8006fea:	461a      	mov	r2, r3
 8006fec:	f7fd fa4d 	bl	800448a <_write>
 8006ff0:	1c43      	adds	r3, r0, #1
 8006ff2:	d102      	bne.n	8006ffa <_write_r+0x1e>
 8006ff4:	6823      	ldr	r3, [r4, #0]
 8006ff6:	b103      	cbz	r3, 8006ffa <_write_r+0x1e>
 8006ff8:	602b      	str	r3, [r5, #0]
 8006ffa:	bd38      	pop	{r3, r4, r5, pc}
 8006ffc:	20000bc0 	.word	0x20000bc0

08007000 <__swsetup_r>:
 8007000:	4b32      	ldr	r3, [pc, #200]	; (80070cc <__swsetup_r+0xcc>)
 8007002:	b570      	push	{r4, r5, r6, lr}
 8007004:	681d      	ldr	r5, [r3, #0]
 8007006:	4606      	mov	r6, r0
 8007008:	460c      	mov	r4, r1
 800700a:	b125      	cbz	r5, 8007016 <__swsetup_r+0x16>
 800700c:	69ab      	ldr	r3, [r5, #24]
 800700e:	b913      	cbnz	r3, 8007016 <__swsetup_r+0x16>
 8007010:	4628      	mov	r0, r5
 8007012:	f7ff f995 	bl	8006340 <__sinit>
 8007016:	4b2e      	ldr	r3, [pc, #184]	; (80070d0 <__swsetup_r+0xd0>)
 8007018:	429c      	cmp	r4, r3
 800701a:	d10f      	bne.n	800703c <__swsetup_r+0x3c>
 800701c:	686c      	ldr	r4, [r5, #4]
 800701e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007022:	b29a      	uxth	r2, r3
 8007024:	0715      	lsls	r5, r2, #28
 8007026:	d42c      	bmi.n	8007082 <__swsetup_r+0x82>
 8007028:	06d0      	lsls	r0, r2, #27
 800702a:	d411      	bmi.n	8007050 <__swsetup_r+0x50>
 800702c:	2209      	movs	r2, #9
 800702e:	6032      	str	r2, [r6, #0]
 8007030:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007034:	81a3      	strh	r3, [r4, #12]
 8007036:	f04f 30ff 	mov.w	r0, #4294967295
 800703a:	e03e      	b.n	80070ba <__swsetup_r+0xba>
 800703c:	4b25      	ldr	r3, [pc, #148]	; (80070d4 <__swsetup_r+0xd4>)
 800703e:	429c      	cmp	r4, r3
 8007040:	d101      	bne.n	8007046 <__swsetup_r+0x46>
 8007042:	68ac      	ldr	r4, [r5, #8]
 8007044:	e7eb      	b.n	800701e <__swsetup_r+0x1e>
 8007046:	4b24      	ldr	r3, [pc, #144]	; (80070d8 <__swsetup_r+0xd8>)
 8007048:	429c      	cmp	r4, r3
 800704a:	bf08      	it	eq
 800704c:	68ec      	ldreq	r4, [r5, #12]
 800704e:	e7e6      	b.n	800701e <__swsetup_r+0x1e>
 8007050:	0751      	lsls	r1, r2, #29
 8007052:	d512      	bpl.n	800707a <__swsetup_r+0x7a>
 8007054:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007056:	b141      	cbz	r1, 800706a <__swsetup_r+0x6a>
 8007058:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800705c:	4299      	cmp	r1, r3
 800705e:	d002      	beq.n	8007066 <__swsetup_r+0x66>
 8007060:	4630      	mov	r0, r6
 8007062:	f7ff fcf7 	bl	8006a54 <_free_r>
 8007066:	2300      	movs	r3, #0
 8007068:	6363      	str	r3, [r4, #52]	; 0x34
 800706a:	89a3      	ldrh	r3, [r4, #12]
 800706c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007070:	81a3      	strh	r3, [r4, #12]
 8007072:	2300      	movs	r3, #0
 8007074:	6063      	str	r3, [r4, #4]
 8007076:	6923      	ldr	r3, [r4, #16]
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	89a3      	ldrh	r3, [r4, #12]
 800707c:	f043 0308 	orr.w	r3, r3, #8
 8007080:	81a3      	strh	r3, [r4, #12]
 8007082:	6923      	ldr	r3, [r4, #16]
 8007084:	b94b      	cbnz	r3, 800709a <__swsetup_r+0x9a>
 8007086:	89a3      	ldrh	r3, [r4, #12]
 8007088:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800708c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007090:	d003      	beq.n	800709a <__swsetup_r+0x9a>
 8007092:	4621      	mov	r1, r4
 8007094:	4630      	mov	r0, r6
 8007096:	f000 f917 	bl	80072c8 <__smakebuf_r>
 800709a:	89a2      	ldrh	r2, [r4, #12]
 800709c:	f012 0301 	ands.w	r3, r2, #1
 80070a0:	d00c      	beq.n	80070bc <__swsetup_r+0xbc>
 80070a2:	2300      	movs	r3, #0
 80070a4:	60a3      	str	r3, [r4, #8]
 80070a6:	6963      	ldr	r3, [r4, #20]
 80070a8:	425b      	negs	r3, r3
 80070aa:	61a3      	str	r3, [r4, #24]
 80070ac:	6923      	ldr	r3, [r4, #16]
 80070ae:	b953      	cbnz	r3, 80070c6 <__swsetup_r+0xc6>
 80070b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070b4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80070b8:	d1ba      	bne.n	8007030 <__swsetup_r+0x30>
 80070ba:	bd70      	pop	{r4, r5, r6, pc}
 80070bc:	0792      	lsls	r2, r2, #30
 80070be:	bf58      	it	pl
 80070c0:	6963      	ldrpl	r3, [r4, #20]
 80070c2:	60a3      	str	r3, [r4, #8]
 80070c4:	e7f2      	b.n	80070ac <__swsetup_r+0xac>
 80070c6:	2000      	movs	r0, #0
 80070c8:	e7f7      	b.n	80070ba <__swsetup_r+0xba>
 80070ca:	bf00      	nop
 80070cc:	2000000c 	.word	0x2000000c
 80070d0:	080074f4 	.word	0x080074f4
 80070d4:	08007514 	.word	0x08007514
 80070d8:	080074d4 	.word	0x080074d4

080070dc <_close_r>:
 80070dc:	b538      	push	{r3, r4, r5, lr}
 80070de:	4c06      	ldr	r4, [pc, #24]	; (80070f8 <_close_r+0x1c>)
 80070e0:	2300      	movs	r3, #0
 80070e2:	4605      	mov	r5, r0
 80070e4:	4608      	mov	r0, r1
 80070e6:	6023      	str	r3, [r4, #0]
 80070e8:	f7fd f9e0 	bl	80044ac <_close>
 80070ec:	1c43      	adds	r3, r0, #1
 80070ee:	d102      	bne.n	80070f6 <_close_r+0x1a>
 80070f0:	6823      	ldr	r3, [r4, #0]
 80070f2:	b103      	cbz	r3, 80070f6 <_close_r+0x1a>
 80070f4:	602b      	str	r3, [r5, #0]
 80070f6:	bd38      	pop	{r3, r4, r5, pc}
 80070f8:	20000bc0 	.word	0x20000bc0

080070fc <__sflush_r>:
 80070fc:	898a      	ldrh	r2, [r1, #12]
 80070fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007102:	4605      	mov	r5, r0
 8007104:	0710      	lsls	r0, r2, #28
 8007106:	460c      	mov	r4, r1
 8007108:	d458      	bmi.n	80071bc <__sflush_r+0xc0>
 800710a:	684b      	ldr	r3, [r1, #4]
 800710c:	2b00      	cmp	r3, #0
 800710e:	dc05      	bgt.n	800711c <__sflush_r+0x20>
 8007110:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007112:	2b00      	cmp	r3, #0
 8007114:	dc02      	bgt.n	800711c <__sflush_r+0x20>
 8007116:	2000      	movs	r0, #0
 8007118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800711c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800711e:	2e00      	cmp	r6, #0
 8007120:	d0f9      	beq.n	8007116 <__sflush_r+0x1a>
 8007122:	2300      	movs	r3, #0
 8007124:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007128:	682f      	ldr	r7, [r5, #0]
 800712a:	6a21      	ldr	r1, [r4, #32]
 800712c:	602b      	str	r3, [r5, #0]
 800712e:	d032      	beq.n	8007196 <__sflush_r+0x9a>
 8007130:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007132:	89a3      	ldrh	r3, [r4, #12]
 8007134:	075a      	lsls	r2, r3, #29
 8007136:	d505      	bpl.n	8007144 <__sflush_r+0x48>
 8007138:	6863      	ldr	r3, [r4, #4]
 800713a:	1ac0      	subs	r0, r0, r3
 800713c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800713e:	b10b      	cbz	r3, 8007144 <__sflush_r+0x48>
 8007140:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007142:	1ac0      	subs	r0, r0, r3
 8007144:	2300      	movs	r3, #0
 8007146:	4602      	mov	r2, r0
 8007148:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800714a:	6a21      	ldr	r1, [r4, #32]
 800714c:	4628      	mov	r0, r5
 800714e:	47b0      	blx	r6
 8007150:	1c43      	adds	r3, r0, #1
 8007152:	89a3      	ldrh	r3, [r4, #12]
 8007154:	d106      	bne.n	8007164 <__sflush_r+0x68>
 8007156:	6829      	ldr	r1, [r5, #0]
 8007158:	291d      	cmp	r1, #29
 800715a:	d848      	bhi.n	80071ee <__sflush_r+0xf2>
 800715c:	4a29      	ldr	r2, [pc, #164]	; (8007204 <__sflush_r+0x108>)
 800715e:	40ca      	lsrs	r2, r1
 8007160:	07d6      	lsls	r6, r2, #31
 8007162:	d544      	bpl.n	80071ee <__sflush_r+0xf2>
 8007164:	2200      	movs	r2, #0
 8007166:	6062      	str	r2, [r4, #4]
 8007168:	04d9      	lsls	r1, r3, #19
 800716a:	6922      	ldr	r2, [r4, #16]
 800716c:	6022      	str	r2, [r4, #0]
 800716e:	d504      	bpl.n	800717a <__sflush_r+0x7e>
 8007170:	1c42      	adds	r2, r0, #1
 8007172:	d101      	bne.n	8007178 <__sflush_r+0x7c>
 8007174:	682b      	ldr	r3, [r5, #0]
 8007176:	b903      	cbnz	r3, 800717a <__sflush_r+0x7e>
 8007178:	6560      	str	r0, [r4, #84]	; 0x54
 800717a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800717c:	602f      	str	r7, [r5, #0]
 800717e:	2900      	cmp	r1, #0
 8007180:	d0c9      	beq.n	8007116 <__sflush_r+0x1a>
 8007182:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007186:	4299      	cmp	r1, r3
 8007188:	d002      	beq.n	8007190 <__sflush_r+0x94>
 800718a:	4628      	mov	r0, r5
 800718c:	f7ff fc62 	bl	8006a54 <_free_r>
 8007190:	2000      	movs	r0, #0
 8007192:	6360      	str	r0, [r4, #52]	; 0x34
 8007194:	e7c0      	b.n	8007118 <__sflush_r+0x1c>
 8007196:	2301      	movs	r3, #1
 8007198:	4628      	mov	r0, r5
 800719a:	47b0      	blx	r6
 800719c:	1c41      	adds	r1, r0, #1
 800719e:	d1c8      	bne.n	8007132 <__sflush_r+0x36>
 80071a0:	682b      	ldr	r3, [r5, #0]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d0c5      	beq.n	8007132 <__sflush_r+0x36>
 80071a6:	2b1d      	cmp	r3, #29
 80071a8:	d001      	beq.n	80071ae <__sflush_r+0xb2>
 80071aa:	2b16      	cmp	r3, #22
 80071ac:	d101      	bne.n	80071b2 <__sflush_r+0xb6>
 80071ae:	602f      	str	r7, [r5, #0]
 80071b0:	e7b1      	b.n	8007116 <__sflush_r+0x1a>
 80071b2:	89a3      	ldrh	r3, [r4, #12]
 80071b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071b8:	81a3      	strh	r3, [r4, #12]
 80071ba:	e7ad      	b.n	8007118 <__sflush_r+0x1c>
 80071bc:	690f      	ldr	r7, [r1, #16]
 80071be:	2f00      	cmp	r7, #0
 80071c0:	d0a9      	beq.n	8007116 <__sflush_r+0x1a>
 80071c2:	0793      	lsls	r3, r2, #30
 80071c4:	680e      	ldr	r6, [r1, #0]
 80071c6:	bf08      	it	eq
 80071c8:	694b      	ldreq	r3, [r1, #20]
 80071ca:	600f      	str	r7, [r1, #0]
 80071cc:	bf18      	it	ne
 80071ce:	2300      	movne	r3, #0
 80071d0:	eba6 0807 	sub.w	r8, r6, r7
 80071d4:	608b      	str	r3, [r1, #8]
 80071d6:	f1b8 0f00 	cmp.w	r8, #0
 80071da:	dd9c      	ble.n	8007116 <__sflush_r+0x1a>
 80071dc:	4643      	mov	r3, r8
 80071de:	463a      	mov	r2, r7
 80071e0:	6a21      	ldr	r1, [r4, #32]
 80071e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80071e4:	4628      	mov	r0, r5
 80071e6:	47b0      	blx	r6
 80071e8:	2800      	cmp	r0, #0
 80071ea:	dc06      	bgt.n	80071fa <__sflush_r+0xfe>
 80071ec:	89a3      	ldrh	r3, [r4, #12]
 80071ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071f2:	81a3      	strh	r3, [r4, #12]
 80071f4:	f04f 30ff 	mov.w	r0, #4294967295
 80071f8:	e78e      	b.n	8007118 <__sflush_r+0x1c>
 80071fa:	4407      	add	r7, r0
 80071fc:	eba8 0800 	sub.w	r8, r8, r0
 8007200:	e7e9      	b.n	80071d6 <__sflush_r+0xda>
 8007202:	bf00      	nop
 8007204:	20400001 	.word	0x20400001

08007208 <_fflush_r>:
 8007208:	b538      	push	{r3, r4, r5, lr}
 800720a:	690b      	ldr	r3, [r1, #16]
 800720c:	4605      	mov	r5, r0
 800720e:	460c      	mov	r4, r1
 8007210:	b1db      	cbz	r3, 800724a <_fflush_r+0x42>
 8007212:	b118      	cbz	r0, 800721c <_fflush_r+0x14>
 8007214:	6983      	ldr	r3, [r0, #24]
 8007216:	b90b      	cbnz	r3, 800721c <_fflush_r+0x14>
 8007218:	f7ff f892 	bl	8006340 <__sinit>
 800721c:	4b0c      	ldr	r3, [pc, #48]	; (8007250 <_fflush_r+0x48>)
 800721e:	429c      	cmp	r4, r3
 8007220:	d109      	bne.n	8007236 <_fflush_r+0x2e>
 8007222:	686c      	ldr	r4, [r5, #4]
 8007224:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007228:	b17b      	cbz	r3, 800724a <_fflush_r+0x42>
 800722a:	4621      	mov	r1, r4
 800722c:	4628      	mov	r0, r5
 800722e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007232:	f7ff bf63 	b.w	80070fc <__sflush_r>
 8007236:	4b07      	ldr	r3, [pc, #28]	; (8007254 <_fflush_r+0x4c>)
 8007238:	429c      	cmp	r4, r3
 800723a:	d101      	bne.n	8007240 <_fflush_r+0x38>
 800723c:	68ac      	ldr	r4, [r5, #8]
 800723e:	e7f1      	b.n	8007224 <_fflush_r+0x1c>
 8007240:	4b05      	ldr	r3, [pc, #20]	; (8007258 <_fflush_r+0x50>)
 8007242:	429c      	cmp	r4, r3
 8007244:	bf08      	it	eq
 8007246:	68ec      	ldreq	r4, [r5, #12]
 8007248:	e7ec      	b.n	8007224 <_fflush_r+0x1c>
 800724a:	2000      	movs	r0, #0
 800724c:	bd38      	pop	{r3, r4, r5, pc}
 800724e:	bf00      	nop
 8007250:	080074f4 	.word	0x080074f4
 8007254:	08007514 	.word	0x08007514
 8007258:	080074d4 	.word	0x080074d4

0800725c <_lseek_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	4c07      	ldr	r4, [pc, #28]	; (800727c <_lseek_r+0x20>)
 8007260:	4605      	mov	r5, r0
 8007262:	4608      	mov	r0, r1
 8007264:	4611      	mov	r1, r2
 8007266:	2200      	movs	r2, #0
 8007268:	6022      	str	r2, [r4, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	f7fd f945 	bl	80044fa <_lseek>
 8007270:	1c43      	adds	r3, r0, #1
 8007272:	d102      	bne.n	800727a <_lseek_r+0x1e>
 8007274:	6823      	ldr	r3, [r4, #0]
 8007276:	b103      	cbz	r3, 800727a <_lseek_r+0x1e>
 8007278:	602b      	str	r3, [r5, #0]
 800727a:	bd38      	pop	{r3, r4, r5, pc}
 800727c:	20000bc0 	.word	0x20000bc0

08007280 <__swhatbuf_r>:
 8007280:	b570      	push	{r4, r5, r6, lr}
 8007282:	460e      	mov	r6, r1
 8007284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007288:	2900      	cmp	r1, #0
 800728a:	b096      	sub	sp, #88	; 0x58
 800728c:	4614      	mov	r4, r2
 800728e:	461d      	mov	r5, r3
 8007290:	da07      	bge.n	80072a2 <__swhatbuf_r+0x22>
 8007292:	2300      	movs	r3, #0
 8007294:	602b      	str	r3, [r5, #0]
 8007296:	89b3      	ldrh	r3, [r6, #12]
 8007298:	061a      	lsls	r2, r3, #24
 800729a:	d410      	bmi.n	80072be <__swhatbuf_r+0x3e>
 800729c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072a0:	e00e      	b.n	80072c0 <__swhatbuf_r+0x40>
 80072a2:	466a      	mov	r2, sp
 80072a4:	f000 f884 	bl	80073b0 <_fstat_r>
 80072a8:	2800      	cmp	r0, #0
 80072aa:	dbf2      	blt.n	8007292 <__swhatbuf_r+0x12>
 80072ac:	9a01      	ldr	r2, [sp, #4]
 80072ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80072b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80072b6:	425a      	negs	r2, r3
 80072b8:	415a      	adcs	r2, r3
 80072ba:	602a      	str	r2, [r5, #0]
 80072bc:	e7ee      	b.n	800729c <__swhatbuf_r+0x1c>
 80072be:	2340      	movs	r3, #64	; 0x40
 80072c0:	2000      	movs	r0, #0
 80072c2:	6023      	str	r3, [r4, #0]
 80072c4:	b016      	add	sp, #88	; 0x58
 80072c6:	bd70      	pop	{r4, r5, r6, pc}

080072c8 <__smakebuf_r>:
 80072c8:	898b      	ldrh	r3, [r1, #12]
 80072ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80072cc:	079d      	lsls	r5, r3, #30
 80072ce:	4606      	mov	r6, r0
 80072d0:	460c      	mov	r4, r1
 80072d2:	d507      	bpl.n	80072e4 <__smakebuf_r+0x1c>
 80072d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80072d8:	6023      	str	r3, [r4, #0]
 80072da:	6123      	str	r3, [r4, #16]
 80072dc:	2301      	movs	r3, #1
 80072de:	6163      	str	r3, [r4, #20]
 80072e0:	b002      	add	sp, #8
 80072e2:	bd70      	pop	{r4, r5, r6, pc}
 80072e4:	ab01      	add	r3, sp, #4
 80072e6:	466a      	mov	r2, sp
 80072e8:	f7ff ffca 	bl	8007280 <__swhatbuf_r>
 80072ec:	9900      	ldr	r1, [sp, #0]
 80072ee:	4605      	mov	r5, r0
 80072f0:	4630      	mov	r0, r6
 80072f2:	f7ff fbfd 	bl	8006af0 <_malloc_r>
 80072f6:	b948      	cbnz	r0, 800730c <__smakebuf_r+0x44>
 80072f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072fc:	059a      	lsls	r2, r3, #22
 80072fe:	d4ef      	bmi.n	80072e0 <__smakebuf_r+0x18>
 8007300:	f023 0303 	bic.w	r3, r3, #3
 8007304:	f043 0302 	orr.w	r3, r3, #2
 8007308:	81a3      	strh	r3, [r4, #12]
 800730a:	e7e3      	b.n	80072d4 <__smakebuf_r+0xc>
 800730c:	4b0d      	ldr	r3, [pc, #52]	; (8007344 <__smakebuf_r+0x7c>)
 800730e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007310:	89a3      	ldrh	r3, [r4, #12]
 8007312:	6020      	str	r0, [r4, #0]
 8007314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007318:	81a3      	strh	r3, [r4, #12]
 800731a:	9b00      	ldr	r3, [sp, #0]
 800731c:	6163      	str	r3, [r4, #20]
 800731e:	9b01      	ldr	r3, [sp, #4]
 8007320:	6120      	str	r0, [r4, #16]
 8007322:	b15b      	cbz	r3, 800733c <__smakebuf_r+0x74>
 8007324:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007328:	4630      	mov	r0, r6
 800732a:	f000 f853 	bl	80073d4 <_isatty_r>
 800732e:	b128      	cbz	r0, 800733c <__smakebuf_r+0x74>
 8007330:	89a3      	ldrh	r3, [r4, #12]
 8007332:	f023 0303 	bic.w	r3, r3, #3
 8007336:	f043 0301 	orr.w	r3, r3, #1
 800733a:	81a3      	strh	r3, [r4, #12]
 800733c:	89a3      	ldrh	r3, [r4, #12]
 800733e:	431d      	orrs	r5, r3
 8007340:	81a5      	strh	r5, [r4, #12]
 8007342:	e7cd      	b.n	80072e0 <__smakebuf_r+0x18>
 8007344:	08006309 	.word	0x08006309

08007348 <__ascii_mbtowc>:
 8007348:	b082      	sub	sp, #8
 800734a:	b901      	cbnz	r1, 800734e <__ascii_mbtowc+0x6>
 800734c:	a901      	add	r1, sp, #4
 800734e:	b142      	cbz	r2, 8007362 <__ascii_mbtowc+0x1a>
 8007350:	b14b      	cbz	r3, 8007366 <__ascii_mbtowc+0x1e>
 8007352:	7813      	ldrb	r3, [r2, #0]
 8007354:	600b      	str	r3, [r1, #0]
 8007356:	7812      	ldrb	r2, [r2, #0]
 8007358:	1c10      	adds	r0, r2, #0
 800735a:	bf18      	it	ne
 800735c:	2001      	movne	r0, #1
 800735e:	b002      	add	sp, #8
 8007360:	4770      	bx	lr
 8007362:	4610      	mov	r0, r2
 8007364:	e7fb      	b.n	800735e <__ascii_mbtowc+0x16>
 8007366:	f06f 0001 	mvn.w	r0, #1
 800736a:	e7f8      	b.n	800735e <__ascii_mbtowc+0x16>

0800736c <__malloc_lock>:
 800736c:	4770      	bx	lr

0800736e <__malloc_unlock>:
 800736e:	4770      	bx	lr

08007370 <_read_r>:
 8007370:	b538      	push	{r3, r4, r5, lr}
 8007372:	4c07      	ldr	r4, [pc, #28]	; (8007390 <_read_r+0x20>)
 8007374:	4605      	mov	r5, r0
 8007376:	4608      	mov	r0, r1
 8007378:	4611      	mov	r1, r2
 800737a:	2200      	movs	r2, #0
 800737c:	6022      	str	r2, [r4, #0]
 800737e:	461a      	mov	r2, r3
 8007380:	f7fd f866 	bl	8004450 <_read>
 8007384:	1c43      	adds	r3, r0, #1
 8007386:	d102      	bne.n	800738e <_read_r+0x1e>
 8007388:	6823      	ldr	r3, [r4, #0]
 800738a:	b103      	cbz	r3, 800738e <_read_r+0x1e>
 800738c:	602b      	str	r3, [r5, #0]
 800738e:	bd38      	pop	{r3, r4, r5, pc}
 8007390:	20000bc0 	.word	0x20000bc0

08007394 <__ascii_wctomb>:
 8007394:	b149      	cbz	r1, 80073aa <__ascii_wctomb+0x16>
 8007396:	2aff      	cmp	r2, #255	; 0xff
 8007398:	bf85      	ittet	hi
 800739a:	238a      	movhi	r3, #138	; 0x8a
 800739c:	6003      	strhi	r3, [r0, #0]
 800739e:	700a      	strbls	r2, [r1, #0]
 80073a0:	f04f 30ff 	movhi.w	r0, #4294967295
 80073a4:	bf98      	it	ls
 80073a6:	2001      	movls	r0, #1
 80073a8:	4770      	bx	lr
 80073aa:	4608      	mov	r0, r1
 80073ac:	4770      	bx	lr
	...

080073b0 <_fstat_r>:
 80073b0:	b538      	push	{r3, r4, r5, lr}
 80073b2:	4c07      	ldr	r4, [pc, #28]	; (80073d0 <_fstat_r+0x20>)
 80073b4:	2300      	movs	r3, #0
 80073b6:	4605      	mov	r5, r0
 80073b8:	4608      	mov	r0, r1
 80073ba:	4611      	mov	r1, r2
 80073bc:	6023      	str	r3, [r4, #0]
 80073be:	f7fd f881 	bl	80044c4 <_fstat>
 80073c2:	1c43      	adds	r3, r0, #1
 80073c4:	d102      	bne.n	80073cc <_fstat_r+0x1c>
 80073c6:	6823      	ldr	r3, [r4, #0]
 80073c8:	b103      	cbz	r3, 80073cc <_fstat_r+0x1c>
 80073ca:	602b      	str	r3, [r5, #0]
 80073cc:	bd38      	pop	{r3, r4, r5, pc}
 80073ce:	bf00      	nop
 80073d0:	20000bc0 	.word	0x20000bc0

080073d4 <_isatty_r>:
 80073d4:	b538      	push	{r3, r4, r5, lr}
 80073d6:	4c06      	ldr	r4, [pc, #24]	; (80073f0 <_isatty_r+0x1c>)
 80073d8:	2300      	movs	r3, #0
 80073da:	4605      	mov	r5, r0
 80073dc:	4608      	mov	r0, r1
 80073de:	6023      	str	r3, [r4, #0]
 80073e0:	f7fd f880 	bl	80044e4 <_isatty>
 80073e4:	1c43      	adds	r3, r0, #1
 80073e6:	d102      	bne.n	80073ee <_isatty_r+0x1a>
 80073e8:	6823      	ldr	r3, [r4, #0]
 80073ea:	b103      	cbz	r3, 80073ee <_isatty_r+0x1a>
 80073ec:	602b      	str	r3, [r5, #0]
 80073ee:	bd38      	pop	{r3, r4, r5, pc}
 80073f0:	20000bc0 	.word	0x20000bc0

080073f4 <_init>:
 80073f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073f6:	bf00      	nop
 80073f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073fa:	bc08      	pop	{r3}
 80073fc:	469e      	mov	lr, r3
 80073fe:	4770      	bx	lr

08007400 <_fini>:
 8007400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007402:	bf00      	nop
 8007404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007406:	bc08      	pop	{r3}
 8007408:	469e      	mov	lr, r3
 800740a:	4770      	bx	lr
