<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Freescale&#39;s Kinetis KLx3 Peripheral Drivers: VREF Configuration Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Freescale&#39;s Kinetis KLx3 Peripheral Drivers
   &#160;<span id="projectnumber">EAR1.0</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>	
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">VREF Configuration Structures<div class="ingroups"><a class="el" href="group__vref__drv.html">VREF Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa7173df1e5f396a31048709911cbdcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vref__config.html#gaa7173df1e5f396a31048709911cbdcc9">VREF_DISABLE_CONFIG</a></td></tr>
<tr class="memdesc:gaa7173df1e5f396a31048709911cbdcc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default VREF configuration.  <a href="#gaa7173df1e5f396a31048709911cbdcc9"></a><br/></td></tr>
<tr class="separator:gaa7173df1e5f396a31048709911cbdcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5955e6f07b95047de0c5daeb4cc5268e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vref__config.html#ga5955e6f07b95047de0c5daeb4cc5268e">VREF_BANDGAP_ONLY_CONFIG</a></td></tr>
<tr class="memdesc:ga5955e6f07b95047de0c5daeb4cc5268e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start up VREF configuration with bandgap only (no buffer).  The internal VREF bandgap is enabled to generate an accurate 1.2 V output that can be trimmed with the TRM register's TRIM[5:0] bitfield.  <a href="#ga5955e6f07b95047de0c5daeb4cc5268e"></a><br/></td></tr>
<tr class="separator:ga5955e6f07b95047de0c5daeb4cc5268e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad22e8487246d14d016dae2d8a029c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vref__config.html#gaad22e8487246d14d016dae2d8a029c1c">VREF_HIGH_POWER_CONFIG</a></td></tr>
<tr class="memdesc:gaad22e8487246d14d016dae2d8a029c1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VREF works as high power buffer mode.  The internal VREF bandgap is on. The high power buffer is enabled to generate a buffered 1.2 V voltage to VREF_OUT. It can also be used as a reference to internal analog peripherals such as an ADC channel or analog comparator input. In this mode, a 100 nF capacitor is required to connect between the VREF_OUT pin and VSSA.  <a href="#gaad22e8487246d14d016dae2d8a029c1c"></a><br/></td></tr>
<tr class="separator:gaad22e8487246d14d016dae2d8a029c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6c429a3f6007d4eeeb2f1e918d804c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__vref__config.html#ga9d6c429a3f6007d4eeeb2f1e918d804c">VREF_LOW_POWER_CONFIG</a></td></tr>
<tr class="memdesc:ga9d6c429a3f6007d4eeeb2f1e918d804c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VREF works as low power buffer mode  The internal VREF bandgap is on. The low power buffer is enabled to generate a buffered 1.2 V voltage to VREF_OUT. It can also be used as a reference to internal analog peripherals such as an ADC channel or analog comparator input.  <a href="#ga9d6c429a3f6007d4eeeb2f1e918d804c"></a><br/></td></tr>
<tr class="separator:ga9d6c429a3f6007d4eeeb2f1e918d804c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This section specifies default configuration structures. Note that application specific configuration structure shall be created by the user and stored in the appconfig.h file. The easiest way to create user specific configuration structure is to copy default structure into appconfig.h file, rename it and update peripheral behavior by updating SET() and CLR() macros on each register field. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga5955e6f07b95047de0c5daeb4cc5268e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREF_BANDGAP_ONLY_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start up VREF configuration with bandgap only (no buffer).  The internal VREF bandgap is enabled to generate an accurate 1.2 V output that can be trimmed with the TRM register's TRIM[5:0] bitfield. </p>
<dl class="section note"><dt>Note</dt><dd>The settling time of internal bandgap reference is typically 35ms, which means there is 35ms delay after the bandgap is enabled, the SC[VREFST] can only be useful after the bandgap is stable after the settling time. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>When the Voltage Reference is already enabled and stabilized, changing SC[MODE_LV] will not clear SC[VREFST] but there will be some startup time before the output voltage at the VREF_OUT pin has settled. This is the buffer start up delay (Tstup) and the value is specified in the appropriate device data sheet. Also, there will be some settling time when a step change of the load current is applied to the VREF_OUT pin. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa7173df1e5f396a31048709911cbdcc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREF_DISABLE_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default VREF configuration. </p>
<p>VREF disabled. </p>

</div>
</div>
<a class="anchor" id="gaad22e8487246d14d016dae2d8a029c1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREF_HIGH_POWER_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VREF works as high power buffer mode.  The internal VREF bandgap is on. The high power buffer is enabled to generate a buffered 1.2 V voltage to VREF_OUT. It can also be used as a reference to internal analog peripherals such as an ADC channel or analog comparator input. In this mode, a 100 nF capacitor is required to connect between the VREF_OUT pin and VSSA. </p>
<dl class="section note"><dt>Note</dt><dd>The settling time of internal bandgap reference is typically 35ms, which means there is 35ms delay after the bandgap is enabled, the SC[VREFST] can only be useful after the bandgap is stable after the settling time. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>When the Voltage Reference is already enabled and stabilized, changing SC[MODE_LV] will not clear SC[VREFST] but there will be some startup time before the output voltage at the VREF_OUT pin has settled. This is the buffer start up delay (Tstup) and the value is specified in the appropriate device data sheet. Also, there will be some settling time when a step change of the load current is applied to the VREF_OUT pin. </dd></dl>

</div>
</div>
<a class="anchor" id="ga9d6c429a3f6007d4eeeb2f1e918d804c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREF_LOW_POWER_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VREF works as low power buffer mode  The internal VREF bandgap is on. The low power buffer is enabled to generate a buffered 1.2 V voltage to VREF_OUT. It can also be used as a reference to internal analog peripherals such as an ADC channel or analog comparator input. </p>
<dl class="section note"><dt>Note</dt><dd>The settling time of internal bandgap reference is typically 35ms, which means there is 35ms delay after the bandgap is enabled, the SC[VREFST] can only be useful after the bandgap is stable after the settling time. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>When the Voltage Reference is already enabled and stabilized, changing SC[MODE_LV] will not clear SC[VREFST] but there will be some startup time before the output voltage at the VREF_OUT pin has settled. This is the buffer start up delay (Tstup) and the value is specified in the appropriate device data sheet. Also, there will be some settling time when a step change of the load current is applied to the VREF_OUT pin. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 11:23:43 for Freescale's Kinetis KLx3 Peripheral Drivers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3
</small></address>
</body>
</html>
