Record=SheetSymbol|SourceDocument=yard-ice-toplevel.SchDoc|Designator=CPU|SchDesignator=CPU|FileName=yard-ice-cpu.SchDoc|SymbolType=Normal|RawFileName=yard-ice-cpu.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=yard-ice-toplevel.SchDoc|Designator=Ethernet|SchDesignator=Ethernet|FileName=yard-ice-ethernet.SchDoc|SymbolType=Normal|RawFileName=yard-ice-ethernet.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=yard-ice-toplevel.SchDoc|Designator=FPGA|SchDesignator=FPGA|FileName=yard-ice-fpga.SchDoc|SymbolType=Normal|RawFileName=yard-ice-fpga.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=yard-ice-toplevel.SchDoc|Designator=FPGA Power|SchDesignator=FPGA Power|FileName=yard-ice-fpga-pwr.SchDoc|SymbolType=Normal|RawFileName=yard-ice-fpga-pwr.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=yard-ice-toplevel.SchDoc|Designator=Power|SchDesignator=Power|FileName=yard-ice-power.SchDoc|SymbolType=Normal|RawFileName=yard-ice-power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=TopLevelDocument|FileName=yard-ice-toplevel.SchDoc
