<profile>

<section name = "Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_181_3'" level="0">
<item name = "Date">Sun Aug 31 16:41:49 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">radixfft</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.196 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_181_3">16, 16, 8, 3, 3, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 724, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 1320, 480, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 111, -</column>
<column name="Register">-, -, 1118, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 7, 2, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_18s_48_2_1_U187">mul_32s_18s_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_18s_48_2_1_U188">mul_32s_18s_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_18s_48_2_1_U189">mul_32s_18s_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_18s_48_2_1_U190">mul_32s_18s_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_18s_48_2_1_U191">mul_32s_18s_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_18s_48_2_1_U192">mul_32s_18s_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_18s_48_2_1_U193">mul_32s_18s_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_18s_48_2_1_U194">mul_32s_18s_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mux_42_32_1_1_U183">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U184">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U185">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U186">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="TWIDDLE_IMAG_V_U">fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R, 1, 0, 0, 0, 64, 18, 1, 1152</column>
<column name="TWIDDLE_REAL_V_U">fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R, 1, 0, 0, 0, 64, 18, 1, 1152</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln181_fu_424_p2">+, 0, 0, 11, 3, 1</column>
<column name="out_imag_0_d0">+, 0, 0, 39, 32, 32</column>
<column name="out_imag_3_d0">+, 0, 0, 39, 32, 32</column>
<column name="out_real_0_d0">+, 0, 0, 39, 32, 32</column>
<column name="out_real_1_d0">+, 0, 0, 39, 32, 32</column>
<column name="r_imag_V_87_fu_672_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_real_V_76_fu_648_p2">+, 0, 0, 39, 32, 32</column>
<column name="ret_V_13_fu_620_p2">+, 0, 0, 55, 48, 48</column>
<column name="ret_V_15_fu_658_p2">+, 0, 0, 55, 48, 48</column>
<column name="empty_59_fu_519_p2">-, 0, 0, 14, 6, 6</column>
<column name="out_imag_1_d0">-, 0, 0, 39, 32, 32</column>
<column name="out_imag_2_d0">-, 0, 0, 39, 32, 32</column>
<column name="out_real_2_d0">-, 0, 0, 39, 32, 32</column>
<column name="out_real_3_d0">-, 0, 0, 39, 32, 32</column>
<column name="r_imag_V_88_fu_677_p2">-, 0, 0, 39, 32, 32</column>
<column name="r_real_V_77_fu_653_p2">-, 0, 0, 39, 32, 32</column>
<column name="ret_V_14_fu_634_p2">-, 0, 0, 55, 48, 48</column>
<column name="ret_V_fu_598_p2">-, 0, 0, 55, 48, 48</column>
<column name="icmp_ln181_fu_418_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="TWIDDLE_IMAG_V_address0">14, 3, 6, 18</column>
<column name="TWIDDLE_REAL_V_address0">14, 3, 6, 18</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k">9, 2, 3, 6</column>
<column name="k_3_fu_104">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_imag_V_32_reg_906">32, 0, 32, 0</column>
<column name="a_real_V_35_reg_900">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="b_imag_V_32_reg_777">32, 0, 32, 0</column>
<column name="b_imag_V_reg_767">32, 0, 32, 0</column>
<column name="b_real_V_24_reg_772">32, 0, 32, 0</column>
<column name="b_real_V_reg_762">32, 0, 32, 0</column>
<column name="empty_58_reg_742">2, 0, 2, 0</column>
<column name="icmp_ln181_reg_738">1, 0, 1, 0</column>
<column name="icmp_ln181_reg_738_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="k_3_fu_104">3, 0, 3, 0</column>
<column name="k_reg_733">3, 0, 3, 0</column>
<column name="mul_ln1347_4_reg_923">48, 0, 48, 0</column>
<column name="mul_ln1347_reg_885">48, 0, 48, 0</column>
<column name="mul_ln1348_4_reg_895">48, 0, 48, 0</column>
<column name="mul_ln1348_reg_835">48, 0, 48, 0</column>
<column name="mul_ln813_10_reg_840">48, 0, 48, 0</column>
<column name="mul_ln813_11_reg_890">48, 0, 48, 0</column>
<column name="mul_ln813_12_reg_918">48, 0, 48, 0</column>
<column name="mul_ln813_reg_830">48, 0, 48, 0</column>
<column name="r_imag_V_85_reg_912">32, 0, 32, 0</column>
<column name="r_imag_V_87_reg_940">32, 0, 32, 0</column>
<column name="r_imag_V_88_reg_946">32, 0, 32, 0</column>
<column name="r_real_V_74_reg_879">32, 0, 32, 0</column>
<column name="r_real_V_76_reg_928">32, 0, 32, 0</column>
<column name="r_real_V_77_reg_934">32, 0, 32, 0</column>
<column name="reg_402">18, 0, 18, 0</column>
<column name="reg_406">18, 0, 18, 0</column>
<column name="sext_ln1273_22_reg_798">48, 0, 48, 0</column>
<column name="sext_ln1273_23_reg_804">48, 0, 48, 0</column>
<column name="sext_ln1273_25_reg_845">48, 0, 48, 0</column>
<column name="sext_ln1273_26_reg_851">48, 0, 48, 0</column>
<column name="sext_ln1273_27_reg_857">48, 0, 48, 0</column>
<column name="sext_ln1273_28_reg_863">48, 0, 48, 0</column>
<column name="tmp_s_reg_747">2, 0, 4, 2</column>
<column name="zext_ln181_reg_816">3, 0, 64, 61</column>
<column name="zext_ln181_reg_816_pp0_iter2_reg">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_16pt_Pipeline_VITIS_LOOP_181_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_16pt_Pipeline_VITIS_LOOP_181_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_16pt_Pipeline_VITIS_LOOP_181_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_16pt_Pipeline_VITIS_LOOP_181_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_16pt_Pipeline_VITIS_LOOP_181_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_16pt_Pipeline_VITIS_LOOP_181_3, return value</column>
<column name="out_imag_3_address0">out, 2, ap_memory, out_imag_3, array</column>
<column name="out_imag_3_ce0">out, 1, ap_memory, out_imag_3, array</column>
<column name="out_imag_3_we0">out, 1, ap_memory, out_imag_3, array</column>
<column name="out_imag_3_d0">out, 32, ap_memory, out_imag_3, array</column>
<column name="out_imag_2_address0">out, 2, ap_memory, out_imag_2, array</column>
<column name="out_imag_2_ce0">out, 1, ap_memory, out_imag_2, array</column>
<column name="out_imag_2_we0">out, 1, ap_memory, out_imag_2, array</column>
<column name="out_imag_2_d0">out, 32, ap_memory, out_imag_2, array</column>
<column name="out_imag_1_address0">out, 2, ap_memory, out_imag_1, array</column>
<column name="out_imag_1_ce0">out, 1, ap_memory, out_imag_1, array</column>
<column name="out_imag_1_we0">out, 1, ap_memory, out_imag_1, array</column>
<column name="out_imag_1_d0">out, 32, ap_memory, out_imag_1, array</column>
<column name="out_imag_0_address0">out, 2, ap_memory, out_imag_0, array</column>
<column name="out_imag_0_ce0">out, 1, ap_memory, out_imag_0, array</column>
<column name="out_imag_0_we0">out, 1, ap_memory, out_imag_0, array</column>
<column name="out_imag_0_d0">out, 32, ap_memory, out_imag_0, array</column>
<column name="out_real_3_address0">out, 2, ap_memory, out_real_3, array</column>
<column name="out_real_3_ce0">out, 1, ap_memory, out_real_3, array</column>
<column name="out_real_3_we0">out, 1, ap_memory, out_real_3, array</column>
<column name="out_real_3_d0">out, 32, ap_memory, out_real_3, array</column>
<column name="out_real_2_address0">out, 2, ap_memory, out_real_2, array</column>
<column name="out_real_2_ce0">out, 1, ap_memory, out_real_2, array</column>
<column name="out_real_2_we0">out, 1, ap_memory, out_real_2, array</column>
<column name="out_real_2_d0">out, 32, ap_memory, out_real_2, array</column>
<column name="out_real_1_address0">out, 2, ap_memory, out_real_1, array</column>
<column name="out_real_1_ce0">out, 1, ap_memory, out_real_1, array</column>
<column name="out_real_1_we0">out, 1, ap_memory, out_real_1, array</column>
<column name="out_real_1_d0">out, 32, ap_memory, out_real_1, array</column>
<column name="out_real_0_address0">out, 2, ap_memory, out_real_0, array</column>
<column name="out_real_0_ce0">out, 1, ap_memory, out_real_0, array</column>
<column name="out_real_0_we0">out, 1, ap_memory, out_real_0, array</column>
<column name="out_real_0_d0">out, 32, ap_memory, out_real_0, array</column>
<column name="r_real_V_132">in, 32, ap_none, r_real_V_132, scalar</column>
<column name="r_real_V_133">in, 32, ap_none, r_real_V_133, scalar</column>
<column name="r_real_V_134">in, 32, ap_none, r_real_V_134, scalar</column>
<column name="r_real_V_135">in, 32, ap_none, r_real_V_135, scalar</column>
<column name="r_imag_V_147">in, 32, ap_none, r_imag_V_147, scalar</column>
<column name="r_imag_V_148">in, 32, ap_none, r_imag_V_148, scalar</column>
<column name="r_imag_V_149">in, 32, ap_none, r_imag_V_149, scalar</column>
<column name="r_imag_V_150">in, 32, ap_none, r_imag_V_150, scalar</column>
<column name="r_real_V_138">in, 32, ap_none, r_real_V_138, scalar</column>
<column name="r_real_V_139">in, 32, ap_none, r_real_V_139, scalar</column>
<column name="r_real_V_140">in, 32, ap_none, r_real_V_140, scalar</column>
<column name="r_real_V_141">in, 32, ap_none, r_real_V_141, scalar</column>
<column name="r_imag_V_153">in, 32, ap_none, r_imag_V_153, scalar</column>
<column name="r_imag_V_154">in, 32, ap_none, r_imag_V_154, scalar</column>
<column name="r_imag_V_155">in, 32, ap_none, r_imag_V_155, scalar</column>
<column name="r_imag_V_156">in, 32, ap_none, r_imag_V_156, scalar</column>
<column name="e_out_real_V_address0">out, 2, ap_memory, e_out_real_V, array</column>
<column name="e_out_real_V_ce0">out, 1, ap_memory, e_out_real_V, array</column>
<column name="e_out_real_V_q0">in, 32, ap_memory, e_out_real_V, array</column>
<column name="e_out_imag_V_address0">out, 2, ap_memory, e_out_imag_V, array</column>
<column name="e_out_imag_V_ce0">out, 1, ap_memory, e_out_imag_V, array</column>
<column name="e_out_imag_V_q0">in, 32, ap_memory, e_out_imag_V, array</column>
<column name="e_out_real_V_11_address0">out, 2, ap_memory, e_out_real_V_11, array</column>
<column name="e_out_real_V_11_ce0">out, 1, ap_memory, e_out_real_V_11, array</column>
<column name="e_out_real_V_11_q0">in, 32, ap_memory, e_out_real_V_11, array</column>
<column name="e_out_imag_V_11_address0">out, 2, ap_memory, e_out_imag_V_11, array</column>
<column name="e_out_imag_V_11_ce0">out, 1, ap_memory, e_out_imag_V_11, array</column>
<column name="e_out_imag_V_11_q0">in, 32, ap_memory, e_out_imag_V_11, array</column>
</table>
</item>
</section>
</profile>
