
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.52

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: clk_in (input port clocked by core_clock)
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.96    0.00    0.00    0.20 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     2    3.08    0.01    0.02    0.22 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.22 ^ _2_/A2 (AND2_X1)
     1    1.98    0.01    0.03    0.25 ^ _2_/ZN (AND2_X1)
                                         net4 (net)
                  0.01    0.00    0.25 ^ output4/A (BUF_X1)
     1    0.97    0.01    0.02    0.27 ^ output4/Z (BUF_X1)
                                         clk_out (net)
                  0.01    0.00    0.27 ^ clk_out (out)
                                  0.27   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: clk_in (input port clocked by core_clock)
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.86    0.00    0.00    0.20 v clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.20 v input1/A (BUF_X1)
     2    2.91    0.01    0.02    0.22 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.23 v _2_/A2 (AND2_X1)
     1    1.88    0.01    0.03    0.26 v _2_/ZN (AND2_X1)
                                         net4 (net)
                  0.01    0.00    0.26 v output4/A (BUF_X1)
     1    0.97    0.00    0.02    0.28 v output4/Z (BUF_X1)
                                         clk_out (net)
                  0.00    0.00    0.28 v clk_out (out)
                                  0.28   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: clk_in (input port clocked by core_clock)
Endpoint: clk_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.86    0.00    0.00    0.20 v clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.20 v input1/A (BUF_X1)
     2    2.91    0.01    0.02    0.22 v input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.23 v _2_/A2 (AND2_X1)
     1    1.88    0.01    0.03    0.26 v _2_/ZN (AND2_X1)
                                         net4 (net)
                  0.01    0.00    0.26 v output4/A (BUF_X1)
     1    0.97    0.00    0.02    0.28 v output4/Z (BUF_X1)
                                         clk_out (net)
                  0.00    0.00    0.28 v clk_out (out)
                                  0.28   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.18598023056983948

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9368

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
56.28155517578125

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
60.577396392822266

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9291

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.2791

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5209

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
186.635614

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.26e-07   6.32e-08   4.16e-08   7.31e-07  22.6%
Combinational          1.53e-06   8.38e-07   1.34e-07   2.50e-06  77.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.15e-06   9.01e-07   1.75e-07   3.23e-06 100.0%
                          66.7%      27.9%       5.4%
