Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/Unioperand_test_isim_beh.exe -prj G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/Unioperand_test_beh.prj work.Unioperand_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/pc16b.v" into library work
Analyzing Verilog file "G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/ipcore_dir/im_code.v" into library work
Analyzing Verilog file "G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/ipcore_dir/dm_code.v" into library work
Analyzing Verilog file "G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/ControUnit.v" into library work
Analyzing Verilog file "G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/ALU.v" into library work
Analyzing Verilog file "G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/accumulator16b.v" into library work
Analyzing Verilog file "G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/topmodule.v" into library work
Analyzing Verilog file "G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/Unioperand_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/topmodule.v" Line 84: Port rst is not connected to this instance
Completed static elaboration
Compiling module counter5b
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="arti...
Compiling module im_code
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="arti...
Compiling module dm_code
Compiling module control_unit
Compiling module alu16b
Compiling module accumulator16b
Compiling module top1
Compiling module Unioperand_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable G:/MSCS/01_Advance_Computer_Architecture/projects/L1F21MSCS0054_unioperandmicroarchitecture/Unioperand_test_isim_beh.exe
Fuse Memory Usage: 30780 KB
Fuse CPU Usage: 280 ms
