

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.646 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131074|   131074|  0.655 ms|  0.655 ms|  131074|  131074|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_50_1_VITIS_LOOP_53_2  |   131072|   131072|         3|          2|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    180|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     112|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     112|    257|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln50_1_fu_203_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln50_fu_171_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln53_fu_256_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln54_fu_250_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln50_fu_165_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln53_1_fu_261_p2    |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln53_fu_183_p2      |      icmp|   0|  0|  13|           9|          10|
    |or_ln50_fu_189_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln50_1_fu_209_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln50_fu_195_p3    |    select|   0|  0|   9|           1|           1|
    |select_ln51_fu_221_p3    |    select|   0|  0|  32|           1|          30|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 180|          91|         100|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_139_p4  |   9|          2|    1|          2|
    |i_fu_60                                |   9|          2|    9|         18|
    |indvar_flatten_fu_64                   |   9|          2|   17|         34|
    |j_fu_56                                |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  77|         17|   40|         81|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln50_reg_309             |  17|   0|   17|          0|
    |add_ln54_reg_337             |  16|   0|   16|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |first_iter_0_reg_134         |   1|   0|    1|          0|
    |i_fu_60                      |   9|   0|    9|          0|
    |icmp_ln50_reg_305            |   1|   0|    1|          0|
    |icmp_ln53_1_reg_342          |   1|   0|    1|          0|
    |indvar_flatten_fu_64         |  17|   0|   17|          0|
    |j_fu_56                      |   9|   0|    9|          0|
    |or_ln50_reg_314              |   1|   0|    1|          0|
    |select_ln50_1_reg_324        |   9|   0|    9|          0|
    |select_ln50_reg_318          |   9|   0|    9|          0|
    |select_ln51_reg_331          |   1|   0|   32|         31|
    |sum_addr_8_reg_351           |   8|   0|    8|          0|
    |sum_addr_reg_346             |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 112|   0|  143|         31|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2|  return value|
|w_address0      |  out|   16|   ap_memory|                                              w|         array|
|w_ce0           |  out|    1|   ap_memory|                                              w|         array|
|w_we0           |  out|    1|   ap_memory|                                              w|         array|
|w_d0            |  out|   32|   ap_memory|                                              w|         array|
|sum_address0    |  out|    8|   ap_memory|                                            sum|         array|
|sum_ce0         |  out|    1|   ap_memory|                                            sum|         array|
|sum_we0         |  out|    1|   ap_memory|                                            sum|         array|
|sum_d0          |  out|   32|   ap_memory|                                            sum|         array|
|sum_s_address0  |  out|    8|   ap_memory|                                          sum_s|         array|
|sum_s_ce0       |  out|    1|   ap_memory|                                          sum_s|         array|
|sum_s_we0       |  out|    1|   ap_memory|                                          sum_s|         array|
|sum_s_d0        |  out|   32|   ap_memory|                                          sum_s|         array|
|A_address0      |  out|    8|   ap_memory|                                              A|         array|
|A_ce0           |  out|    1|   ap_memory|                                              A|         array|
|A_we0           |  out|    1|   ap_memory|                                              A|         array|
|A_d0            |  out|   32|   ap_memory|                                              A|         array|
|B_address0      |  out|    8|   ap_memory|                                              B|         array|
|B_ce0           |  out|    1|   ap_memory|                                              B|         array|
|B_we0           |  out|    1|   ap_memory|                                              B|         array|
|B_d0            |  out|   32|   ap_memory|                                              B|         array|
+----------------+-----+-----+------------+-----------------------------------------------+--------------+

