# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../IP_Core_working.srcs/sources_1/new/sending.vhd" \
"../../../../IP_Core_working.srcs/sources_1/new/Prescaler_1.vhd" \
"../../../../IP_Core_working.srcs/sources_1/new/shift_register_x24.vhd" \
"../../../../IP_Core_working.srcs/sources_1/new/TOP_File.vhd" \

vhdl xil_defaultlib  \
"../../../../IP_Core_working.srcs/sim_1/new/projekt_tb.vhd" \

# Do not sort compile order
nosort
