#ifndef _CPU_SUBSYS_CTRL_H_
#define _CPU_SUBSYS_CTRL_H_

#define	CTRL_BASE_ADDR	0x08500000

#define CPU_SUBSYS_CTRL_AA64nAA32_OFFSET_REG 0x0
#define CPU_SUBSYS_CTRL_AA64nAA32_RESET_VALUE_REG 0x0000000f
#define CPU_SUBSYS_CTRL_AA64nAA32_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_AA64nAA32_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_AA64nAA32_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_AA64nAA32_AA64nAA32_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_AA64nAA32_AA64nAA32_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_AA64nAA32_AA64nAA32_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_AA64nAA32_AA64nAA32_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_AA64nAA32_AA64nAA32_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_AA64nAA32_AA64nAA32_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_AA64nAA32_AA64nAA32_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CFGEND_OFFSET_REG 0x4
#define CPU_SUBSYS_CTRL_CFGEND_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CFGEND_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CFGEND_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CFGEND_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CFGTE_OFFSET_REG 0x8
#define CPU_SUBSYS_CTRL_CFGTE_RESET_VALUE_REG 0xf
#define CPU_SUBSYS_CTRL_CFGTE_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CFGTE_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CFGTE_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_OFFSET_REG 0xc
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_WIDTH_FIELD 8
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_WIDTH_FIELD 8
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_VINITHI_OFFSET_REG 0x10
#define CPU_SUBSYS_CTRL_VINITHI_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_VINITHI_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_VINITHI_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_VINITHI_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_RVBARADDR0L_OFFSET_REG 0x14
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR0L_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR0L_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_WIDTH_FIELD 30
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_RESET_MASK_FIELD 0x3fffffff
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_RVBARADDR0H_OFFSET_REG 0x18
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR0H_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR0H_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_WIDTH_FIELD 8
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_RVBARADDR1L_OFFSET_REG 0x1c
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR1L_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR1L_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_WIDTH_FIELD 30
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_RESET_MASK_FIELD 0x3fffffff
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_RVBARADDR1H_OFFSET_REG 0x20
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR1H_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR1H_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_WIDTH_FIELD 8
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_RVBARADDR2L_OFFSET_REG 0x24
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR2L_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR2L_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_WIDTH_FIELD 30
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_RESET_MASK_FIELD 0x3fffffff
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_RVBARADDR2H_OFFSET_REG 0x28
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR2H_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR2H_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_WIDTH_FIELD 8
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_RVBARADDR3L_OFFSET_REG 0x2c
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR3L_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR3L_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_WIDTH_FIELD 30
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_RESET_MASK_FIELD 0x3fffffff
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_RVBARADDR3H_OFFSET_REG 0x30
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR3H_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR3H_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_WIDTH_FIELD 8
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_DBGCONNECTED_OFFSET_REG 0x34
#define CPU_SUBSYS_CTRL_DBGCONNECTED_RESET_VALUE_REG 0x00000001
#define CPU_SUBSYS_CTRL_DBGCONNECTED_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_DBGCONNECTED_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_ASTARTMP_OFFSET_REG 0x38
#define CPU_SUBSYS_CTRL_ASTARTMP_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_ASTARTMP_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_ASTARTMP_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_ASTARTMP_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_WIDTH_FIELD 20
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_RESET_VALUE_FIELD 0x00000
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_RESET_MASK_FIELD 0xfffff
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_AENDMP_OFFSET_REG 0x3c
#define CPU_SUBSYS_CTRL_AENDMP_RESET_VALUE_REG 0x000fffff
#define CPU_SUBSYS_CTRL_AENDMP_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_AENDMP_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_AENDMP_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_WIDTH_FIELD 20
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_RESET_VALUE_FIELD 0xfffff
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_RESET_MASK_FIELD 0xfffff
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_COREINSTRRET_OFFSET_REG 0x40
#define CPU_SUBSYS_CTRL_COREINSTRRET_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_COREINSTRRET_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_COREINSTRRET_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_COREINSTRRET_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_COREINSTRRUN_OFFSET_REG 0x44
#define CPU_SUBSYS_CTRL_COREINSTRRUN_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_COREINSTRRUN_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_COREINSTRRUN_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_COREINSTRRUN_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_DEBUGEN_OFFSET_REG 0x48
#define CPU_SUBSYS_CTRL_DEBUGEN_RESET_VALUE_REG 0x0000000f
#define CPU_SUBSYS_CTRL_DEBUGEN_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_DEBUGEN_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_DEBUGEN_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPNIDEN_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_SPIDEN_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_NIDEN_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_DEBUGEN_DBGEN_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_BROADCASTCACHE_OFFSET_REG 0x4c
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPURSTCTRL_OFFSET_REG 0x60
#define CPU_SUBSYS_CTRL_CPURSTCTRL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPURSTCTRL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPURSTCTRL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_m_BITOFFSET_FIELD 30
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_m_BITOFFSET_FIELD 29
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_m_BITOFFSET_FIELD 28
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_m_BITOFFSET_FIELD 27
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_m_BITOFFSET_FIELD 26
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_m_BITOFFSET_FIELD 25
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_m_BITOFFSET_FIELD 23
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_m_BITOFFSET_FIELD 22
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_BITOFFSET_FIELD 14
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_peri_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_BITOFFSET_FIELD 13
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_gic_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_at_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_BITOFFSET_FIELD 11
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_s_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_BITOFFSET_FIELD 10
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_spor_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_BITOFFSET_FIELD 9
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_p_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_cluster_mbist_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_cpupor_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_cpupor_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_cpupor_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_cpupor_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core3_core_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core2_core_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core1_core_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_core0_core_resetn_i_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_OFFSET_REG 0x64
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_RESET_VALUE_REG 0x00000006
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_m_BITOFFSET_FIELD 31
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_m_BITOFFSET_FIELD 30
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_m_BITOFFSET_FIELD 29
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_m_BITOFFSET_FIELD 28
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_m_BITOFFSET_FIELD 27
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_m_BITOFFSET_FIELD 26
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_m_BITOFFSET_FIELD 25
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_m_BITOFFSET_FIELD 23
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_m_BITOFFSET_FIELD 22
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_BITOFFSET_FIELD 15
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_cnt_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_BITOFFSET_FIELD 14
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_p_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_BITOFFSET_FIELD 13
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gt_c_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_presetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_BITOFFSET_FIELD 11
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_systimer_cnt_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_BITOFFSET_FIELD 10
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_uartresetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_BITOFFSET_FIELD 9
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart1_presetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_uartresetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_uart0_presetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_dbgresetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_gic_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tsgen_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_stm_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_tpiu_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_presetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_cs_top_resetn_i_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_OFFSET_REG 0x68
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_m_BITOFFSET_FIELD 31
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_m_BITOFFSET_FIELD 30
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_m_BITOFFSET_FIELD 29
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_m_BITOFFSET_FIELD 28
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_m_BITOFFSET_FIELD 27
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_m_BITOFFSET_FIELD 26
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_m_BITOFFSET_FIELD 25
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_m_BITOFFSET_FIELD 23
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_m_BITOFFSET_FIELD 22
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_BITOFFSET_FIELD 15
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_wdt_presetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_BITOFFSET_FIELD 14
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_sclk_qchn_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_BITOFFSET_FIELD 13
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_pclk_qchn_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gicclk_qchn_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_BITOFFSET_FIELD 11
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gic600_qchn_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_BITOFFSET_FIELD 10
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_dbgclk_qchn_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_BITOFFSET_FIELD 9
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_qchn_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_cs_stm_axi_qchn_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_atclk_qchn_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_acp_bridge_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_b_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_top_g_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_b_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_g2b_cpu_cluster_g_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_b_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_gts_b2g_cpu_cluster_g_resetn_i_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_BUSRSTCTRL_OFFSET_REG 0x6c
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_m_BITOFFSET_FIELD 27
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_m_BITOFFSET_FIELD 26
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_m_BITOFFSET_FIELD 25
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_m_BITOFFSET_FIELD 23
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_m_BITOFFSET_FIELD 22
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_BITOFFSET_FIELD 11
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_blc_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_BITOFFSET_FIELD 10
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_ap_ddr_dwc_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_BITOFFSET_FIELD 9
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw1_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpu_bw0_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_sys0_resetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_sresetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_noc_adb_mresetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_sresetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_cs_adb_mresetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_sresetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_ap_adb_mresetn_i_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_cpusys_mstbus_mainresetn_i_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_TARGETID_OFFSET_REG 0x80
#define CPU_SUBSYS_CTRL_TARGETID_RESET_VALUE_REG 0x0000ffff
#define CPU_SUBSYS_CTRL_TARGETID_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_TARGETID_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_TARGETID_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_TARGETID_cs_targetid_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_TARGETID_cs_targetid_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_TARGETID_cs_targetid_RESET_VALUE_FIELD 0x0000ffff
#define CPU_SUBSYS_CTRL_TARGETID_cs_targetid_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_TARGETID_cs_targetid_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_TARGETID_cs_targetid_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_TARGETID_cs_targetid_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_BUSQOS0_OFFSET_REG 0xa0
#define CPU_SUBSYS_CTRL_BUSQOS0_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_BUSQOS0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_BUSQOS0_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_BUSQOS0_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_axiap_ddr_BITOFFSET_FIELD 28
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_axiap_ddr_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_axiap_ddr_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_axiap_ddr_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_axiap_ddr_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_axiap_ddr_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_axiap_ddr_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_axiap_ddr_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_axiap_ddr_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_axiap_ddr_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_axiap_ddr_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_axiap_ddr_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_axiap_ddr_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_axiap_ddr_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv1_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv1_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv1_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv1_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv1_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv1_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv1_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv1_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv1_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv1_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv0_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv0_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv0_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv0_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cpu_slv0_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv0_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv0_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv0_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv0_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cpu_slv0_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cs_slv_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cs_slv_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cs_slv_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cs_slv_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cs_slv_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cs_slv_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_arqos_cs_slv_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cs_slv_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cs_slv_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cs_slv_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cs_slv_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cs_slv_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cs_slv_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS0_mstbus_awqos_cs_slv_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_BUSQOS1_OFFSET_REG 0xa4
#define CPU_SUBSYS_CTRL_BUSQOS1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_BUSQOS1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_BUSQOS1_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_BUSQOS1_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_axiap_cfg_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_axiap_cfg_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_axiap_cfg_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_axiap_cfg_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_axiap_cfg_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_axiap_cfg_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_axiap_cfg_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_axiap_cfg_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_axiap_cfg_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_axiap_cfg_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_axiap_cfg_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_axiap_cfg_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_axiap_cfg_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_axiap_cfg_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_cpu_perislv_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_cpu_perislv_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_cpu_perislv_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_cpu_perislv_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_cpu_perislv_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_cpu_perislv_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_arqos_cpu_perislv_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_cpu_perislv_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_cpu_perislv_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_cpu_perislv_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_cpu_perislv_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_cpu_perislv_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_cpu_perislv_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSQOS1_cfgbus_awqos_cpu_perislv_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_LPCENABLE_OFFSET_REG 0xc0
#define CPU_SUBSYS_CTRL_LPCENABLE_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_LPCENABLE_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_LPCENABLE_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_LPCENABLE_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_m_BITOFFSET_FIELD 22
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_gic600_lpc_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_dbgclk_lpc_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_sclk_lpc_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_pclk_lpc_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_gicclk_lpc_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_atclk_lpc_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_LPCENABLE_cs_stm_lpc_en_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_OFFSET_REG 0xe0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_OFFSET_REG 0xe4
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CBWBYPASS_OFFSET_REG 0x100
#define CPU_SUBSYS_CTRL_CBWBYPASS_RESET_VALUE_REG 0x00000003
#define CPU_SUBSYS_CTRL_CBWBYPASS_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBWBYPASS_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CBWBYPASS_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw1_cbw_bypass_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBWBYPASS_bw0_cbw_bypass_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_BUSIDLE_OFFSET_REG 0x104
#define CPU_SUBSYS_CTRL_BUSIDLE_RESET_VALUE_REG 0x0000000b
#define CPU_SUBSYS_CTRL_BUSIDLE_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_BUSIDLE_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_BUSIDLE_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_BUSIDLE_etr_axibus_idle_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_BUSIDLE_etr_axibus_idle_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSIDLE_etr_axibus_idle_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_etr_axibus_idle_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_etr_axibus_idle_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSIDLE_etr_axibus_idle_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_BUSIDLE_etr_axibus_idle_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSIDLE_bw1_bus_idle_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_BUSIDLE_bw1_bus_idle_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSIDLE_bw1_bus_idle_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_bw1_bus_idle_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_bw1_bus_idle_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSIDLE_bw1_bus_idle_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_BUSIDLE_bw1_bus_idle_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_BUSIDLE_bw0_bus_idle_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_BUSIDLE_bw0_bus_idle_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_BUSIDLE_bw0_bus_idle_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_bw0_bus_idle_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_bw0_bus_idle_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_BUSIDLE_bw0_bus_idle_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_BUSIDLE_bw0_bus_idle_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_OFFSET_REG 0x108
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw1_bus_clear_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_cbw0_bus_clear_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_OFFSET_REG 0x10c
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_RESET_VALUE_REG 0x00000003
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw1_exclusive_switch_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw1_exclusive_switch_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw1_exclusive_switch_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw1_exclusive_switch_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw1_exclusive_switch_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw1_exclusive_switch_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw1_exclusive_switch_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw0_exclusive_switch_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw0_exclusive_switch_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw0_exclusive_switch_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw0_exclusive_switch_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw0_exclusive_switch_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw0_exclusive_switch_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_cbw0_exclusive_switch_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_OFFSET_REG 0x110
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw1_exclusive_clear_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw1_exclusive_clear_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw1_exclusive_clear_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw1_exclusive_clear_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw1_exclusive_clear_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw1_exclusive_clear_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw1_exclusive_clear_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw0_exclusive_clear_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw0_exclusive_clear_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw0_exclusive_clear_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw0_exclusive_clear_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw0_exclusive_clear_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw0_exclusive_clear_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_cbw0_exclusive_clear_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_OFFSET_REG 0x114
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_cbw0_exclusive_addr_low_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_cbw0_exclusive_addr_low_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_cbw0_exclusive_addr_low_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_cbw0_exclusive_addr_low_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_cbw0_exclusive_addr_low_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_cbw0_exclusive_addr_low_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_cbw0_exclusive_addr_low_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_OFFSET_REG 0x118
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_type_BITOFFSET_FIELD 11
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_type_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_type_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_type_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_type_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_type_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_type_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_cpuid_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_cpuid_WIDTH_FIELD 3
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_cpuid_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_cpuid_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_cpuid_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_cpuid_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_cpuid_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_addr_high_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_addr_high_WIDTH_FIELD 8
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_addr_high_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_addr_high_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_addr_high_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_addr_high_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_cbw0_exclusive_addr_high_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_OFFSET_REG 0x11c
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_cbw1_exclusive_addr_low_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_cbw1_exclusive_addr_low_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_cbw1_exclusive_addr_low_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_cbw1_exclusive_addr_low_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_cbw1_exclusive_addr_low_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_cbw1_exclusive_addr_low_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_cbw1_exclusive_addr_low_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_OFFSET_REG 0x120
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_type_BITOFFSET_FIELD 11
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_type_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_type_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_type_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_type_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_type_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_type_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_cpuid_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_cpuid_WIDTH_FIELD 3
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_cpuid_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_cpuid_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_cpuid_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_cpuid_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_cpuid_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_addr_high_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_addr_high_WIDTH_FIELD 8
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_addr_high_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_addr_high_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_addr_high_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_addr_high_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_cbw1_exclusive_addr_high_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CRGREGEN0_OFFSET_REG 0x140
#define CPU_SUBSYS_CTRL_CRGREGEN0_RESET_VALUE_REG 0x000001ff
#define CPU_SUBSYS_CTRL_CRGREGEN0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN0_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_m_BITOFFSET_FIELD 23
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_m_BITOFFSET_FIELD 22
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_dap_pclk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_peri_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_gic_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_cs_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_cpu_sclk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core3_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core2_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core1_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN0_core0_clk_reg_en_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_OFFSET_REG 0x144
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_RESET_VALUE_REG 0x000001ff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_dap_pclk_st_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_dap_pclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_dap_pclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_dap_pclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_dap_pclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_dap_pclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_dap_pclk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_peri_clk_st_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_peri_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_peri_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_peri_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_peri_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_peri_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_peri_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_gic_clk_st_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_gic_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_gic_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_gic_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_gic_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_gic_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_gic_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_cs_clk_st_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_cs_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_cs_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_cs_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_cs_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_cs_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_cs_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_sclk_st_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_sclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_sclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_sclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_sclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_sclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_cpu_sclk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core3_clk_st_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core3_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core3_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core3_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core3_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core3_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core3_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core2_clk_st_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core2_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core2_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core2_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core2_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core2_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core2_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core1_clk_st_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core1_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core1_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core1_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core1_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core1_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core1_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core0_clk_st_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core0_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core0_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core0_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core0_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core0_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_core0_clk_st_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CRGREGEN1_OFFSET_REG 0x148
#define CPU_SUBSYS_CTRL_CRGREGEN1_RESET_VALUE_REG 0x0000ffff
#define CPU_SUBSYS_CTRL_CRGREGEN1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN1_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_m_BITOFFSET_FIELD 31
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_m_BITOFFSET_FIELD 30
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_m_BITOFFSET_FIELD 29
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_m_BITOFFSET_FIELD 28
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_m_BITOFFSET_FIELD 27
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_m_BITOFFSET_FIELD 26
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_m_BITOFFSET_FIELD 25
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_m_BITOFFSET_FIELD 23
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_m_BITOFFSET_FIELD 22
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_BITOFFSET_FIELD 15
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys2_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_BITOFFSET_FIELD 14
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_sys1_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_BITOFFSET_FIELD 13
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cnt_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_cclk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_BITOFFSET_FIELD 11
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_generic_timer_pclk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_BITOFFSET_FIELD 10
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_cnt_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_BITOFFSET_FIELD 9
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_systimer_pclk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_uartclk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart1_pclk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_uartclk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_uart0_pclk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gic600_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_gts_gen_cnt_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_tracein_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN1_cs_top_pclk_reg_en_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_OFFSET_REG 0x14c
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_RESET_VALUE_REG 0x0000ffff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys2_clk_st_BITOFFSET_FIELD 15
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys2_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys2_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys2_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys2_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys2_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys2_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys1_clk_st_BITOFFSET_FIELD 14
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys1_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys1_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys1_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys1_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys1_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_sys1_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cnt_clk_st_BITOFFSET_FIELD 13
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cnt_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cnt_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cnt_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cnt_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cnt_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cnt_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cclk_st_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_cclk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_pclk_st_BITOFFSET_FIELD 11
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_pclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_pclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_pclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_pclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_pclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_generic_timer_pclk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_cnt_clk_st_BITOFFSET_FIELD 10
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_cnt_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_cnt_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_cnt_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_cnt_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_cnt_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_cnt_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_pclk_st_BITOFFSET_FIELD 9
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_pclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_pclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_pclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_pclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_pclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_systimer_pclk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_uartclk_st_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_uartclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_uartclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_uartclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_uartclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_uartclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_uartclk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_pclk_st_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_pclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_pclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_pclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_pclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_pclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart1_pclk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_uartclk_st_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_uartclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_uartclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_uartclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_uartclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_uartclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_uartclk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_pclk_st_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_pclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_pclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_pclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_pclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_pclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_uart0_pclk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gic600_clk_st_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gic600_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gic600_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gic600_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gic600_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gic600_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gic600_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_gen_cnt_clk_st_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_gen_cnt_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_gen_cnt_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_gen_cnt_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_gen_cnt_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_gen_cnt_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_gts_gen_cnt_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_tracein_clk_st_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_tracein_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_tracein_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_tracein_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_tracein_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_tracein_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_tracein_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_clk_st_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_pclk_st_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_pclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_pclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_pclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_pclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_pclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_cs_top_pclk_st_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CRGREGEN2_OFFSET_REG 0x150
#define CPU_SUBSYS_CTRL_CRGREGEN2_RESET_VALUE_REG 0x000001ff
#define CPU_SUBSYS_CTRL_CRGREGEN2_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN2_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_m_BITOFFSET_FIELD 23
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_m_BITOFFSET_FIELD 22
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_wdt_pclk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_sys1_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cfg_bus_cpu_sys_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys1_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_sys0_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_data_bus_cpu_sys_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_cpu_subsys_lpc_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_sys0_clk_reg_en_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN2_acp_cpu_sys_clk_reg_en_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_OFFSET_REG 0x154
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_RESET_VALUE_REG 0x000001ff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_wdt_pclk_st_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_wdt_pclk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_wdt_pclk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_wdt_pclk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_wdt_pclk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_wdt_pclk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_wdt_pclk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_sys1_clk_st_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_sys1_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_sys1_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_sys1_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_sys1_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_sys1_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_sys1_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_cpu_sys_clk_st_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_cpu_sys_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_cpu_sys_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_cpu_sys_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_cpu_sys_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_cpu_sys_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cfg_bus_cpu_sys_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys1_clk_st_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys1_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys1_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys1_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys1_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys1_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys1_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys0_clk_st_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys0_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys0_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys0_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys0_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys0_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_sys0_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_cpu_sys_clk_st_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_cpu_sys_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_cpu_sys_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_cpu_sys_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_cpu_sys_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_cpu_sys_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_data_bus_cpu_sys_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cpu_subsys_lpc_clk_st_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cpu_subsys_lpc_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cpu_subsys_lpc_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cpu_subsys_lpc_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cpu_subsys_lpc_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cpu_subsys_lpc_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_cpu_subsys_lpc_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_sys0_clk_st_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_sys0_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_sys0_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_sys0_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_sys0_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_sys0_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_sys0_clk_st_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_cpu_sys_clk_st_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_cpu_sys_clk_st_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_cpu_sys_clk_st_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_cpu_sys_clk_st_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_cpu_sys_clk_st_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_cpu_sys_clk_st_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_acp_cpu_sys_clk_st_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_OFFSET_REG 0x160
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_sys_timer_halton_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_sys_timer_halton_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_sys_timer_halton_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_sys_timer_halton_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_sys_timer_halton_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_sys_timer_halton_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_sys_timer_halton_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_OFFSET_REG 0x180
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_core0_pcl_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_core0_pcl_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_core0_pcl_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_core0_pcl_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_core0_pcl_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_core0_pcl_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_core0_pcl_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_OFFSET_REG 0x184
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_core0_pch_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_core0_pch_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_core0_pch_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_core0_pch_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_core0_pch_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_core0_pch_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_core0_pch_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_OFFSET_REG 0x188
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_core1_pcl_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_core1_pcl_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_core1_pcl_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_core1_pcl_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_core1_pcl_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_core1_pcl_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_core1_pcl_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_OFFSET_REG 0x18c
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_core1_pch_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_core1_pch_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_core1_pch_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_core1_pch_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_core1_pch_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_core1_pch_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_core1_pch_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_OFFSET_REG 0x190
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_core2_pcl_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_core2_pcl_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_core2_pcl_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_core2_pcl_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_core2_pcl_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_core2_pcl_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_core2_pcl_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_OFFSET_REG 0x194
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_core2_pch_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_core2_pch_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_core2_pch_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_core2_pch_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_core2_pch_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_core2_pch_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_core2_pch_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_OFFSET_REG 0x198
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_core3_pcl_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_core3_pcl_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_core3_pcl_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_core3_pcl_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_core3_pcl_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_core3_pcl_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_core3_pcl_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_OFFSET_REG 0x19c
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_core3_pch_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_core3_pch_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_core3_pch_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_core3_pch_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_core3_pch_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_core3_pch_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_core3_pch_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_OFFSET_REG 0x1a0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfe_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfe_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfe_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfe_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfe_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfe_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfe_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfi_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfi_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfi_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfi_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfi_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfi_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_cpu_wfi_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_OFFSET_REG 0x1c0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_m_BITOFFSET_FIELD 23
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_m_BITOFFSET_FIELD 22
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain3_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain2_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain1_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_arcache_m0_byp_domain0_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain3_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain2_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain1_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_cluster_awcache_m0_byp_domain0_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_OFFSET_REG 0x1c4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_RESET_VALUE_REG 0x0000fff2
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_m_BITOFFSET_FIELD 28
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain3_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain2_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain1_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_cluster_awcache_m0_cfg_domain0_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_OFFSET_REG 0x1c8
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_RESET_VALUE_REG 0x0000fff2
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_m_BITOFFSET_FIELD 28
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain3_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain2_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain1_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_cluster_arcache_m0_cfg_domain0_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_OFFSET_REG 0x1cc
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_m_BITOFFSET_FIELD 23
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_m_BITOFFSET_FIELD 22
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_m_BITOFFSET_FIELD 19
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_m_BITOFFSET_FIELD 18
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_BITOFFSET_FIELD 7
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain3_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_BITOFFSET_FIELD 6
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain2_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain1_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_arcache_m1_byp_domain0_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_BITOFFSET_FIELD 3
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain3_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_BITOFFSET_FIELD 2
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain2_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain1_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_cluster_awcache_m1_byp_domain0_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_OFFSET_REG 0x1d0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_RESET_VALUE_REG 0x0000fff2
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_m_BITOFFSET_FIELD 28
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain3_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain2_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain1_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_cluster_awcache_m1_cfg_domain0_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_OFFSET_REG 0x1d4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_RESET_VALUE_REG 0x0000fff2
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_m_BITOFFSET_FIELD 28
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_m_BITOFFSET_FIELD 24
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain3_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain2_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain1_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_cluster_arcache_m1_cfg_domain0_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_ECC_IRQ_OFFSET_REG 0x1e0
#define CPU_SUBSYS_CTRL_ECC_IRQ_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_ECC_IRQ_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_ECC_IRQ_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_FAULTIRQ_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_ECC_IRQ_FAULTIRQ_WIDTH_FIELD 5
#define CPU_SUBSYS_CTRL_ECC_IRQ_FAULTIRQ_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_ECC_IRQ_FAULTIRQ_RESET_MASK_FIELD 0x1f
#define CPU_SUBSYS_CTRL_ECC_IRQ_FAULTIRQ_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_FAULTIRQ_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_ECC_IRQ_FAULTIRQ_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_WIDTH_FIELD 5
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_RESET_MASK_FIELD 0x1f
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_OFFSET_REG 0x1e4
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_m_BITOFFSET_FIELD 21
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_m_WIDTH_FIELD 5
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_m_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_m_RESET_MASK_FIELD 0x1f
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_m_WIDTH_FIELD 5
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_m_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_m_RESET_MASK_FIELD 0x1f
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_BITOFFSET_FIELD 5
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_WIDTH_FIELD 5
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_RESET_MASK_FIELD 0x1f
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_FAULTIRQ_mask_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_WIDTH_FIELD 5
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_RESET_MASK_FIELD 0x1f
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_mask_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_OFFSET_REG 0x1e8
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_err_irq_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_err_irq_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_err_irq_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_err_irq_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_err_irq_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_err_irq_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_err_irq_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_fault_irq_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_fault_irq_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_fault_irq_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_fault_irq_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_fault_irq_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_fault_irq_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_gic_fault_irq_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_OFFSET_REG 0x1ec
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_err_irq_mask_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_gic_fault_irq_mask_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_OFFSET_REG 0x1f0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw1_exclusive_irq_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw1_exclusive_irq_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw1_exclusive_irq_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw1_exclusive_irq_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw1_exclusive_irq_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw1_exclusive_irq_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw1_exclusive_irq_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw0_exclusive_irq_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw0_exclusive_irq_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw0_exclusive_irq_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw0_exclusive_irq_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw0_exclusive_irq_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw0_exclusive_irq_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_cbw0_exclusive_irq_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_OFFSET_REG 0x1f4
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw1_exclusive_irq_mask_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_cbw0_exclusive_irq_mask_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_USER_CFG_OFFSET_REG 0x200
#define CPU_SUBSYS_CTRL_USER_CFG_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_USER_CFG_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_USER_CFG_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_USER_CFG_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_m_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_m_WIDTH_FIELD 9
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_m_RESET_VALUE_FIELD 0x000
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_m_RESET_MASK_FIELD 0x1ff
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_m_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_m_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_WIDTH_FIELD 9
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_RESET_VALUE_FIELD 0x000
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_RESET_MASK_FIELD 0x1ff
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_USER_CFG_pasid_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_WIDTH_FIELD 4
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_USER_CFG_domain_id_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_USER_CFG_START_OFFSET_REG 0x204
#define CPU_SUBSYS_CTRL_USER_CFG_START_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_USER_CFG_START_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_USER_CFG_START_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_USER_CFG_START_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_USER_CFG_START_user_cfg_start_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_USER_CFG_START_user_cfg_start_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_USER_CFG_START_user_cfg_start_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_START_user_cfg_start_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_START_user_cfg_start_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_USER_CFG_START_user_cfg_start_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_USER_CFG_START_user_cfg_start_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_WDT_CTRL_OFFSET_REG 0x220
#define CPU_SUBSYS_CTRL_WDT_CTRL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_WDT_CTRL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_WDT_CTRL_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_WDT_CTRL_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_m_BITOFFSET_FIELD 17
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_m_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_m_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_m_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_m_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_m_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_m_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_m_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_BITOFFSET_FIELD 1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_speed_up_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_WDT_CTRL_wdt_pause_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_OFFSET_REG 0x224
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_wdt_sys_rst_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_wdt_sys_rst_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_wdt_sys_rst_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_wdt_sys_rst_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_wdt_sys_rst_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_wdt_sys_rst_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_wdt_sys_rst_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_sram_common_port_OFFSET_REG 0x300
#define CPU_SUBSYS_CTRL_sram_common_port_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_sram_common_port_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_sram_common_port_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_common_port_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_common_port_DSLPLV_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_sram_common_port_DSLPLV_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_sram_common_port_DSLPLV_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_sram_common_port_DSLPLV_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_common_port_DSLPLV_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_common_port_DSLPLV_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_common_port_DSLPLV_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_common_port_DSLP_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_sram_common_port_DSLP_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_sram_common_port_DSLP_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_sram_common_port_DSLP_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_common_port_DSLP_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_common_port_DSLP_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_common_port_DSLP_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_common_port_SD_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_sram_common_port_SD_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_sram_common_port_SD_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_sram_common_port_SD_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_common_port_SD_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_common_port_SD_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_common_port_SD_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_sram_single_port_OFFSET_REG 0x304
#define CPU_SUBSYS_CTRL_sram_single_port_RESET_VALUE_REG 0x00000012
#define CPU_SUBSYS_CTRL_sram_single_port_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_sram_single_port_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_single_port_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_single_port_WTSEL_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_sram_single_port_WTSEL_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_single_port_WTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_single_port_WTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_single_port_WTSEL_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_single_port_WTSEL_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_single_port_WTSEL_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_single_port_RTSEL_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_sram_single_port_RTSEL_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_single_port_RTSEL_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_sram_single_port_RTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_single_port_RTSEL_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_single_port_RTSEL_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_single_port_RTSEL_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_sram_2prf_OFFSET_REG 0x308
#define CPU_SUBSYS_CTRL_sram_2prf_RESET_VALUE_REG 0x00000112
#define CPU_SUBSYS_CTRL_sram_2prf_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_sram_2prf_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_2prf_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_2prf_RCT_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_sram_2prf_RCT_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_2prf_RCT_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_2prf_RCT_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_2prf_RCT_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_2prf_RCT_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_2prf_RCT_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_2prf_WCT_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_sram_2prf_WCT_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_2prf_WCT_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_2prf_WCT_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_2prf_WCT_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_2prf_WCT_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_2prf_WCT_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_2prf_KP_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_sram_2prf_KP_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_2prf_KP_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_sram_2prf_KP_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_2prf_KP_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_2prf_KP_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_2prf_KP_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_sram_uhd2prf_OFFSET_REG 0x30c
#define CPU_SUBSYS_CTRL_sram_uhd2prf_RESET_VALUE_REG 0x00000112
#define CPU_SUBSYS_CTRL_sram_uhd2prf_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_sram_uhd2prf_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_uhd2prf_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_uhd2prf_MTSEL_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_sram_uhd2prf_MTSEL_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_uhd2prf_MTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_uhd2prf_MTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_uhd2prf_MTSEL_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_uhd2prf_MTSEL_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_uhd2prf_MTSEL_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_uhd2prf_WTSEL_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_sram_uhd2prf_WTSEL_WIDTH_FIELD 3
#define CPU_SUBSYS_CTRL_sram_uhd2prf_WTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_uhd2prf_WTSEL_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_sram_uhd2prf_WTSEL_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_uhd2prf_WTSEL_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_uhd2prf_WTSEL_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_uhd2prf_RTSEL_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_sram_uhd2prf_RTSEL_WIDTH_FIELD 3
#define CPU_SUBSYS_CTRL_sram_uhd2prf_RTSEL_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_sram_uhd2prf_RTSEL_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_sram_uhd2prf_RTSEL_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_uhd2prf_RTSEL_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_uhd2prf_RTSEL_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_sram_l1cache_OFFSET_REG 0x310
#define CPU_SUBSYS_CTRL_sram_l1cache_RESET_VALUE_REG 0x00011003
#define CPU_SUBSYS_CTRL_sram_l1cache_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_sram_l1cache_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_l1cache_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_l1cache_SAPW_BITOFFSET_FIELD 20
#define CPU_SUBSYS_CTRL_sram_l1cache_SAPW_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_sram_l1cache_SAPW_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_sram_l1cache_SAPW_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_l1cache_SAPW_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_SAPW_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_SAPW_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_l1cache_WTSEL_BITOFFSET_FIELD 16
#define CPU_SUBSYS_CTRL_sram_l1cache_WTSEL_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_l1cache_WTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_l1cache_WTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_l1cache_WTSEL_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_WTSEL_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_WTSEL_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_l1cache_RTSEL_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_sram_l1cache_RTSEL_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_l1cache_RTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_l1cache_RTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_l1cache_RTSEL_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_RTSEL_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_RTSEL_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_l1cache_TURBO_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_sram_l1cache_TURBO_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_sram_l1cache_TURBO_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_sram_l1cache_TURBO_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_l1cache_TURBO_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_TURBO_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_TURBO_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_l1cache_ECEB_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_sram_l1cache_ECEB_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_sram_l1cache_ECEB_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_sram_l1cache_ECEB_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_l1cache_ECEB_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_ECEB_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_ECEB_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_l1cache_LREN_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_sram_l1cache_LREN_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_l1cache_LREN_RESET_VALUE_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_l1cache_LREN_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_l1cache_LREN_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_LREN_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_l1cache_LREN_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_sram_hd_OFFSET_REG 0x314
#define CPU_SUBSYS_CTRL_sram_hd_RESET_VALUE_REG 0x00001112
#define CPU_SUBSYS_CTRL_sram_hd_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_sram_hd_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_hd_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_sram_hd_WASSEL_BITOFFSET_FIELD 12
#define CPU_SUBSYS_CTRL_sram_hd_WASSEL_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_hd_WASSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_hd_WASSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_hd_WASSEL_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_hd_WASSEL_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_hd_WASSEL_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_hd_WASEN_BITOFFSET_FIELD 8
#define CPU_SUBSYS_CTRL_sram_hd_WASEN_WIDTH_FIELD 1
#define CPU_SUBSYS_CTRL_sram_hd_WASEN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_hd_WASEN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_hd_WASEN_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_hd_WASEN_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_hd_WASEN_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_hd_WTSEL_BITOFFSET_FIELD 4
#define CPU_SUBSYS_CTRL_sram_hd_WTSEL_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_hd_WTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_sram_hd_WTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_hd_WTSEL_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_hd_WTSEL_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_hd_WTSEL_IS_RESERVED_FIELD  0
#define CPU_SUBSYS_CTRL_sram_hd_RTSEL_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_sram_hd_RTSEL_WIDTH_FIELD 2
#define CPU_SUBSYS_CTRL_sram_hd_RTSEL_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_sram_hd_RTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_sram_hd_RTSEL_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_hd_RTSEL_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_sram_hd_RTSEL_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_id_reg_OFFSET_REG 0x320
#define CPU_SUBSYS_CTRL_id_reg_RESET_VALUE_REG 0x00000001
#define CPU_SUBSYS_CTRL_id_reg_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_id_reg_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_id_reg_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_id_reg_value_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_id_reg_value_WIDTH_FIELD 8
#define CPU_SUBSYS_CTRL_id_reg_value_RESET_VALUE_FIELD 0x01
#define CPU_SUBSYS_CTRL_id_reg_value_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_id_reg_value_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_id_reg_value_IS_WRITABLE_FIELD  0
#define CPU_SUBSYS_CTRL_id_reg_value_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_test_reg0_OFFSET_REG 0x324
#define CPU_SUBSYS_CTRL_test_reg0_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_test_reg0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg0_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_test_reg0_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_test_reg0_value_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_test_reg0_value_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_test_reg0_value_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_test_reg0_value_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg0_value_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_test_reg0_value_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_test_reg0_value_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_test_reg1_OFFSET_REG 0x328
#define CPU_SUBSYS_CTRL_test_reg1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_test_reg1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg1_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_test_reg1_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_test_reg1_value_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_test_reg1_value_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_test_reg1_value_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_test_reg1_value_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg1_value_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_test_reg1_value_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_test_reg1_value_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_test_reg2_OFFSET_REG 0x32c
#define CPU_SUBSYS_CTRL_test_reg2_RESET_VALUE_REG 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg2_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg2_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_test_reg2_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_test_reg2_value_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_test_reg2_value_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_test_reg2_value_RESET_VALUE_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg2_value_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg2_value_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_test_reg2_value_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_test_reg2_value_IS_RESERVED_FIELD  0

#define CPU_SUBSYS_CTRL_test_reg3_OFFSET_REG 0x330
#define CPU_SUBSYS_CTRL_test_reg3_RESET_VALUE_REG 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg3_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg3_IS_READABLE_REG  1
#define CPU_SUBSYS_CTRL_test_reg3_IS_WRITABLE_REG  1
#define CPU_SUBSYS_CTRL_test_reg3_value_BITOFFSET_FIELD 0
#define CPU_SUBSYS_CTRL_test_reg3_value_WIDTH_FIELD 32
#define CPU_SUBSYS_CTRL_test_reg3_value_RESET_VALUE_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg3_value_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_test_reg3_value_IS_READABLE_FIELD  1
#define CPU_SUBSYS_CTRL_test_reg3_value_IS_WRITABLE_FIELD  1
#define CPU_SUBSYS_CTRL_test_reg3_value_IS_RESERVED_FIELD  0

#endif //_CPU_SUBSYS_CTRL_H_

