{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484286780447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484286780457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 14:53:00 2017 " "Processing started: Fri Jan 13 14:53:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484286780457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286780457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSBV -c FSBV " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSBV -c FSBV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286780457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1484286781141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1484286781142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_build_bv.v 1 1 " "Found 1 design units, including 1 entities, in source file sp_build_bv.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_build_bv " "Found entity 1: sp_build_bv" {  } { { "sp_build_bv.v" "" { Text "D:/Research/FSBV/sp_build_bv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286809536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286809536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/Research/FSBV/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286809540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286809540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsbv.v 1 1 " "Found 1 design units, including 1 entities, in source file fsbv.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSBV " "Found entity 1: FSBV" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286809542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286809542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSBV " "Elaborating entity \"FSBV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1484286809607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "FSBV.v" "ram" { Text "D:/Research/FSBV/FSBV.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286809663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "D:/Research/FSBV/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286809957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "D:/Research/FSBV/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286809983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286809983 ""}  } { { "ram.v" "" { Text "D:/Research/FSBV/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484286809983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5i1 " "Found entity 1: altsyncram_p5i1" {  } { { "db/altsyncram_p5i1.tdf" "" { Text "D:/Research/FSBV/db/altsyncram_p5i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286810114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286810114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p5i1 ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated " "Elaborating entity \"altsyncram_p5i1\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286810115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_va82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_va82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_va82 " "Found entity 1: altsyncram_va82" {  } { { "db/altsyncram_va82.tdf" "" { Text "D:/Research/FSBV/db/altsyncram_va82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286810251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286810251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_va82 ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|altsyncram_va82:altsyncram1 " "Elaborating entity \"altsyncram_va82\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|altsyncram_va82:altsyncram1\"" {  } { { "db/altsyncram_p5i1.tdf" "altsyncram1" { Text "D:/Research/FSBV/db/altsyncram_p5i1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286810252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_p5i1.tdf" "mgl_prim2" { Text "D:/Research/FSBV/db/altsyncram_p5i1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286811852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_p5i1.tdf" "" { Text "D:/Research/FSBV/db/altsyncram_p5i1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286811899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286811900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286811900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286811900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286811900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286811900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286811900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286811900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484286811900 ""}  } { { "db/altsyncram_p5i1.tdf" "" { Text "D:/Research/FSBV/db/altsyncram_p5i1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484286811900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286812217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286812544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "d:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286812861 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1484286813365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.01.13.14:53:45 Progress: Loading sld0f2e8f86/alt_sld_fab_wrapper_hw.tcl " "2017.01.13.14:53:45 Progress: Loading sld0f2e8f86/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286825574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286832409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286832813 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286836610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286836900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286837207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286837570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286837585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286837588 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1484286838776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0f2e8f86/alt_sld_fab.v" "" { Text "D:/Research/FSBV/db/ip/sld0f2e8f86/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286839413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286839413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Research/FSBV/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286839619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286839619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Research/FSBV/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286839622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286839622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Research/FSBV/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286839804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286839804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Research/FSBV/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286840057 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Research/FSBV/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286840057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286840057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Research/FSBV/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484286840238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286840238 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1484286843559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286844001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1484286847298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484286847298 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "105 " "Design contains 105 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[0\] " "No output dependent on input pin \"pkt_header\[0\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[1\] " "No output dependent on input pin \"pkt_header\[1\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[2\] " "No output dependent on input pin \"pkt_header\[2\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[3\] " "No output dependent on input pin \"pkt_header\[3\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[4\] " "No output dependent on input pin \"pkt_header\[4\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[5\] " "No output dependent on input pin \"pkt_header\[5\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[6\] " "No output dependent on input pin \"pkt_header\[6\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[7\] " "No output dependent on input pin \"pkt_header\[7\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[8\] " "No output dependent on input pin \"pkt_header\[8\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[9\] " "No output dependent on input pin \"pkt_header\[9\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[10\] " "No output dependent on input pin \"pkt_header\[10\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[11\] " "No output dependent on input pin \"pkt_header\[11\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[12\] " "No output dependent on input pin \"pkt_header\[12\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[13\] " "No output dependent on input pin \"pkt_header\[13\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[14\] " "No output dependent on input pin \"pkt_header\[14\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[15\] " "No output dependent on input pin \"pkt_header\[15\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[16\] " "No output dependent on input pin \"pkt_header\[16\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[17\] " "No output dependent on input pin \"pkt_header\[17\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[18\] " "No output dependent on input pin \"pkt_header\[18\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[19\] " "No output dependent on input pin \"pkt_header\[19\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[20\] " "No output dependent on input pin \"pkt_header\[20\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[21\] " "No output dependent on input pin \"pkt_header\[21\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[22\] " "No output dependent on input pin \"pkt_header\[22\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[23\] " "No output dependent on input pin \"pkt_header\[23\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[24\] " "No output dependent on input pin \"pkt_header\[24\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[25\] " "No output dependent on input pin \"pkt_header\[25\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[26\] " "No output dependent on input pin \"pkt_header\[26\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[27\] " "No output dependent on input pin \"pkt_header\[27\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[28\] " "No output dependent on input pin \"pkt_header\[28\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[29\] " "No output dependent on input pin \"pkt_header\[29\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[30\] " "No output dependent on input pin \"pkt_header\[30\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[31\] " "No output dependent on input pin \"pkt_header\[31\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[32\] " "No output dependent on input pin \"pkt_header\[32\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[33\] " "No output dependent on input pin \"pkt_header\[33\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[34\] " "No output dependent on input pin \"pkt_header\[34\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[35\] " "No output dependent on input pin \"pkt_header\[35\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[36\] " "No output dependent on input pin \"pkt_header\[36\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[37\] " "No output dependent on input pin \"pkt_header\[37\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[38\] " "No output dependent on input pin \"pkt_header\[38\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[39\] " "No output dependent on input pin \"pkt_header\[39\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[40\] " "No output dependent on input pin \"pkt_header\[40\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[41\] " "No output dependent on input pin \"pkt_header\[41\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[42\] " "No output dependent on input pin \"pkt_header\[42\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[43\] " "No output dependent on input pin \"pkt_header\[43\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[44\] " "No output dependent on input pin \"pkt_header\[44\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[45\] " "No output dependent on input pin \"pkt_header\[45\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[46\] " "No output dependent on input pin \"pkt_header\[46\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[47\] " "No output dependent on input pin \"pkt_header\[47\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[48\] " "No output dependent on input pin \"pkt_header\[48\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[49\] " "No output dependent on input pin \"pkt_header\[49\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[50\] " "No output dependent on input pin \"pkt_header\[50\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[51\] " "No output dependent on input pin \"pkt_header\[51\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[52\] " "No output dependent on input pin \"pkt_header\[52\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[53\] " "No output dependent on input pin \"pkt_header\[53\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[54\] " "No output dependent on input pin \"pkt_header\[54\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[55\] " "No output dependent on input pin \"pkt_header\[55\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[56\] " "No output dependent on input pin \"pkt_header\[56\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[57\] " "No output dependent on input pin \"pkt_header\[57\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[58\] " "No output dependent on input pin \"pkt_header\[58\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[59\] " "No output dependent on input pin \"pkt_header\[59\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[60\] " "No output dependent on input pin \"pkt_header\[60\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[61\] " "No output dependent on input pin \"pkt_header\[61\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[62\] " "No output dependent on input pin \"pkt_header\[62\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[63\] " "No output dependent on input pin \"pkt_header\[63\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[64\] " "No output dependent on input pin \"pkt_header\[64\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[64]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[65\] " "No output dependent on input pin \"pkt_header\[65\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[65]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[66\] " "No output dependent on input pin \"pkt_header\[66\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[66]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[67\] " "No output dependent on input pin \"pkt_header\[67\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[67]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[68\] " "No output dependent on input pin \"pkt_header\[68\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[68]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[69\] " "No output dependent on input pin \"pkt_header\[69\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[69]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[70\] " "No output dependent on input pin \"pkt_header\[70\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[70]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[71\] " "No output dependent on input pin \"pkt_header\[71\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[71]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[72\] " "No output dependent on input pin \"pkt_header\[72\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[72]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[73\] " "No output dependent on input pin \"pkt_header\[73\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[73]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[74\] " "No output dependent on input pin \"pkt_header\[74\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[74]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[75\] " "No output dependent on input pin \"pkt_header\[75\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[75]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[76\] " "No output dependent on input pin \"pkt_header\[76\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[76]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[77\] " "No output dependent on input pin \"pkt_header\[77\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[77]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[78\] " "No output dependent on input pin \"pkt_header\[78\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[78]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[79\] " "No output dependent on input pin \"pkt_header\[79\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[79]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[80\] " "No output dependent on input pin \"pkt_header\[80\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[80]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[81\] " "No output dependent on input pin \"pkt_header\[81\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[81]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[82\] " "No output dependent on input pin \"pkt_header\[82\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[82]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[83\] " "No output dependent on input pin \"pkt_header\[83\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[83]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[84\] " "No output dependent on input pin \"pkt_header\[84\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[84]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[85\] " "No output dependent on input pin \"pkt_header\[85\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[85]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[86\] " "No output dependent on input pin \"pkt_header\[86\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[86]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[87\] " "No output dependent on input pin \"pkt_header\[87\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[87]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[88\] " "No output dependent on input pin \"pkt_header\[88\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[88]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[89\] " "No output dependent on input pin \"pkt_header\[89\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[89]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[90\] " "No output dependent on input pin \"pkt_header\[90\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[90]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[91\] " "No output dependent on input pin \"pkt_header\[91\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[91]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[92\] " "No output dependent on input pin \"pkt_header\[92\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[92]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[93\] " "No output dependent on input pin \"pkt_header\[93\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[93]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[94\] " "No output dependent on input pin \"pkt_header\[94\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[94]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[95\] " "No output dependent on input pin \"pkt_header\[95\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[95]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[96\] " "No output dependent on input pin \"pkt_header\[96\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[96]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[97\] " "No output dependent on input pin \"pkt_header\[97\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[97]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[98\] " "No output dependent on input pin \"pkt_header\[98\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[98]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[99\] " "No output dependent on input pin \"pkt_header\[99\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[99]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[100\] " "No output dependent on input pin \"pkt_header\[100\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[100]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[101\] " "No output dependent on input pin \"pkt_header\[101\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[101]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[102\] " "No output dependent on input pin \"pkt_header\[102\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[102]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pkt_header\[103\] " "No output dependent on input pin \"pkt_header\[103\]\"" {  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484286847712 "|FSBV|pkt_header[103]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1484286847712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "422 " "Implemented 422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "109 " "Implemented 109 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1484286847723 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1484286847723 ""} { "Info" "ICUT_CUT_TM_LCELLS" "247 " "Implemented 247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1484286847723 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1484286847723 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1484286847723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484286847765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 14:54:07 2017 " "Processing ended: Fri Jan 13 14:54:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484286847765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484286847765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484286847765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1484286847765 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1484286850427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484286850437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 14:54:09 2017 " "Processing started: Fri Jan 13 14:54:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484286850437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1484286850437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FSBV -c FSBV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FSBV -c FSBV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1484286850437 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1484286850661 ""}
{ "Info" "0" "" "Project  = FSBV" {  } {  } 0 0 "Project  = FSBV" 0 0 "Fitter" 0 0 1484286850662 ""}
{ "Info" "0" "" "Revision = FSBV" {  } {  } 0 0 "Revision = FSBV" 0 0 "Fitter" 0 0 1484286850662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1484286850830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1484286850831 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FSBV EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FSBV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1484286850858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484286851038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484286851039 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484286852097 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1484286852108 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484286852387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484286852387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484286852387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484286852387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484286852387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484286852387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484286852387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484286852387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1484286852387 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484286852387 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Research/FSBV/" { { 0 { 0 ""} 0 1631 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1484286852397 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Research/FSBV/" { { 0 { 0 ""} 0 1633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1484286852397 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Research/FSBV/" { { 0 { 0 ""} 0 1635 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1484286852397 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Research/FSBV/" { { 0 { 0 ""} 0 1637 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1484286852397 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Research/FSBV/" { { 0 { 0 ""} 0 1639 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1484286852397 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1484286852397 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1484286852400 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1484286852634 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "138 138 " "No exact pin location assignment(s) for 138 pins of 138 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1484286855160 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484286855770 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484286855770 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484286855770 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1484286855770 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FSBV.sdc " "Synopsys Design Constraints File file not found: 'FSBV.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1484286855779 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|altsyncram_va82:altsyncram1\|ram_block3a0~porta_datain_reg0 clk " "Register ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|altsyncram_va82:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1484286855784 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1484286855784 "|FSBV|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1484286855794 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1484286855794 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1484286855794 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1484286855794 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484286855794 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484286855794 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1484286855794 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1484286855794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1484286855956 ""}  } { { "FSBV.v" "" { Text "D:/Research/FSBV/FSBV.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Research/FSBV/" { { 0 { 0 ""} 0 1619 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484286855956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1484286855956 ""}  } { { "temporary_test_loc" "" { Generic "D:/Research/FSBV/" { { 0 { 0 ""} 0 1111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484286855956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1484286856592 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484286856594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484286856595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484286856598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484286856605 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1484286856609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1484286856609 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1484286856611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1484286856612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1484286856614 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484286856614 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 2.5V 105 32 0 " "Number of I/O pins in group: 137 (unused VREF, 2.5V VCCIO, 105 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1484286856628 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1484286856628 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1484286856628 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1484286856632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1484286856632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1484286856632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1484286856632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1484286856632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1484286856632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1484286856632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1484286856632 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1484286856632 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1484286856632 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484286857233 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1484286857239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1484286865548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484286865998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1484286866133 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1484286870179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484286870180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1484286870810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X46_Y12 X57_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23" {  } { { "loc" "" { Generic "D:/Research/FSBV/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23"} { { 12 { 0 ""} 46 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1484286879162 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1484286879162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1484286879862 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1484286879862 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1484286879862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484286879865 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1484286880162 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484286880197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484286880937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484286880938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484286881626 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484286882566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Research/FSBV/output_files/FSBV.fit.smsg " "Generated suppressed messages file D:/Research/FSBV/output_files/FSBV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484286883934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1208 " "Peak virtual memory: 1208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484286884745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 14:54:44 2017 " "Processing ended: Fri Jan 13 14:54:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484286884745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484286884745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484286884745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484286884745 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1484286886999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484286887006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 14:54:46 2017 " "Processing started: Fri Jan 13 14:54:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484286887006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1484286887006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FSBV -c FSBV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FSBV -c FSBV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1484286887006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1484286887676 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1484286895569 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1484286895857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484286896465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 14:54:56 2017 " "Processing ended: Fri Jan 13 14:54:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484286896465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484286896465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484286896465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1484286896465 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1484286897493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1484286898810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484286898820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 14:54:58 2017 " "Processing started: Fri Jan 13 14:54:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484286898820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286898820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FSBV -c FSBV " "Command: quartus_sta FSBV -c FSBV" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286898820 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1484286899024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286899323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286899323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286899479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286899479 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484286900740 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484286900740 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484286900740 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FSBV.sdc " "Synopsys Design Constraints File file not found: 'FSBV.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900747 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|altsyncram_va82:altsyncram1\|ram_block3a0~porta_datain_reg0 clk " "Register ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|altsyncram_va82:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1484286900751 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900751 "|FSBV|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1484286900756 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1484286900756 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900756 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1484286900757 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484286900783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.716 " "Worst-case setup slack is 45.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.716               0.000 altera_reserved_tck  " "   45.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.522 " "Worst-case recovery slack is 97.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.522               0.000 altera_reserved_tck  " "   97.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.262 " "Worst-case removal slack is 1.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.262               0.000 altera_reserved_tck  " "    1.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.568 " "Worst-case minimum pulse width slack is 49.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.568               0.000 altera_reserved_tck  " "   49.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286900841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900841 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286900924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286900924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286900924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286900924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.963 ns " "Worst Case Available Settling Time: 343.963 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286900924 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286900924 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900924 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484286900933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286900997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286901734 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|altsyncram_va82:altsyncram1\|ram_block3a0~porta_datain_reg0 clk " "Register ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|altsyncram_va82:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1484286901844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286901844 "|FSBV|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1484286901846 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1484286901846 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286901846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.121 " "Worst-case setup slack is 46.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.121               0.000 altera_reserved_tck  " "   46.121               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286901874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286901884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.757 " "Worst-case recovery slack is 97.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.757               0.000 altera_reserved_tck  " "   97.757               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286901893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.162 " "Worst-case removal slack is 1.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162               0.000 altera_reserved_tck  " "    1.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286901900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.491 " "Worst-case minimum pulse width slack is 49.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286901907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286901907 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.560 ns " "Worst Case Available Settling Time: 344.560 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902005 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286902005 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484286902016 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|altsyncram_va82:altsyncram1\|ram_block3a0~porta_datain_reg0 clk " "Register ram:ram\|altsyncram:altsyncram_component\|altsyncram_p5i1:auto_generated\|altsyncram_va82:altsyncram1\|ram_block3a0~porta_datain_reg0 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1484286902238 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286902238 "|FSBV|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1484286902240 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1484286902240 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286902240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.031 " "Worst-case setup slack is 48.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.031               0.000 altera_reserved_tck  " "   48.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286902252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286902264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.714 " "Worst-case recovery slack is 98.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.714               0.000 altera_reserved_tck  " "   98.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286902272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.585 " "Worst-case removal slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 altera_reserved_tck  " "    0.585               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286902279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.458 " "Worst-case minimum pulse width slack is 49.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.458               0.000 altera_reserved_tck  " "   49.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484286902287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286902287 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.323 ns " "Worst Case Available Settling Time: 347.323 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902378 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484286902378 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286902378 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286903331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286903332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484286903478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 14:55:03 2017 " "Processing ended: Fri Jan 13 14:55:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484286903478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484286903478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484286903478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286903478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484286905532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484286905540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 14:55:05 2017 " "Processing started: Fri Jan 13 14:55:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484286905540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1484286905540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FSBV -c FSBV " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FSBV -c FSBV" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1484286905540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1484286906499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSBV_7_1200mv_85c_slow.vho D:/Research/FSBV/simulation/modelsim/ simulation " "Generated file FSBV_7_1200mv_85c_slow.vho in folder \"D:/Research/FSBV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1484286907853 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSBV_7_1200mv_0c_slow.vho D:/Research/FSBV/simulation/modelsim/ simulation " "Generated file FSBV_7_1200mv_0c_slow.vho in folder \"D:/Research/FSBV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1484286907972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSBV_min_1200mv_0c_fast.vho D:/Research/FSBV/simulation/modelsim/ simulation " "Generated file FSBV_min_1200mv_0c_fast.vho in folder \"D:/Research/FSBV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1484286908092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSBV.vho D:/Research/FSBV/simulation/modelsim/ simulation " "Generated file FSBV.vho in folder \"D:/Research/FSBV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1484286908210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSBV_7_1200mv_85c_vhd_slow.sdo D:/Research/FSBV/simulation/modelsim/ simulation " "Generated file FSBV_7_1200mv_85c_vhd_slow.sdo in folder \"D:/Research/FSBV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1484286908362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSBV_7_1200mv_0c_vhd_slow.sdo D:/Research/FSBV/simulation/modelsim/ simulation " "Generated file FSBV_7_1200mv_0c_vhd_slow.sdo in folder \"D:/Research/FSBV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1484286908476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSBV_min_1200mv_0c_vhd_fast.sdo D:/Research/FSBV/simulation/modelsim/ simulation " "Generated file FSBV_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Research/FSBV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1484286908625 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FSBV_vhd.sdo D:/Research/FSBV/simulation/modelsim/ simulation " "Generated file FSBV_vhd.sdo in folder \"D:/Research/FSBV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1484286908782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484286910854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 14:55:10 2017 " "Processing ended: Fri Jan 13 14:55:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484286910854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484286910854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484286910854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1484286910854 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 133 s " "Quartus Prime Full Compilation was successful. 0 errors, 133 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1484286911583 ""}
