James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]
A. Barrat, M. Barthelemy, R. Pastor-Satorras, and A. Vespignani. 2004. The architecture of complex weighted networks. Proceedings of the National Academy of Sciences of the United States of America 101, 11, 3747--3752.
George B.P. Bezerra , Stephanie Forrest , Melanie Forrest , Al Davis , Payman Zarkesh-Ha, Modeling NoC traffic locality and energy consumption with rent's communication probability distribution, Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction, June 13-13, 2010, Anaheim, California, USA[doi>10.1145/1811100.1811103]
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
S. Bourduas , Z. Zilic, A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using Hierarchical Rings for Global Routing, Proceedings of the First International Symposium on Networks-on-Chip, p.195-204, May 07-09, 2007[doi>10.1109/NOCS.2007.3]
R. Das, S. Eachempati, A. K. Mishra, V. Narayanan, and C. R. Das. 2009. Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 175--186.
Wim Heirman , Joni Dambre , Dirk Stroobandt , Jan Van Campenhout, Rent's rule and parallel programs: characterizing network traffic behavior, Proceedings of the 2008 international workshop on System level interconnect prediction, April 05-08, 2008, Newcastle, United Kingdom[doi>10.1145/1353610.1353628]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Julian Kemmerer , Baris Taskin, Range-based Dynamic Routing of Hierarchical On Chip Network Traffic, Proceedings of SLIP (System Level Interconnect Prediction) on System Level Interconnect Prediction Workshop, p.1-9, June 01-02, 2014, San Francisco, CA, USA[doi>10.1145/2633948.2633953]
John Kim , James Balfour , William J. Dally, Flattened Butterfly Topology for On-Chip Networks, IEEE Computer Architecture Letters, v.6 n.2, p.37-40, July 2007[doi>10.1109/L-CA.2007.10]
P. Kogge, K. Bergman, S. Borkar, D. Campbell, W. Carlson, W. Dally, M. Denneau, P. Franzon, W. Harrod, K. Hill, J. Hiller, S. Karp, S. Keckler, D. Klein, R. Lucas, M. Richards, A. Scarpelli, S. Scott, A. Snavely, T. Sterling, R. S. Williams, and K. Yelick. 2008. ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems. DARPA.
Ran Manevich , Israel Cidon , Avinoam Kolodny, Handling global traffic in future CMP NoCs, Proceedings of the International Workshop on System Level Interconnect Prediction, June 03-03, 2012, San Francisco, California[doi>10.1145/2347655.2347671]
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]
Umit Y. Ogras , Radu Marculescu, "It's a small world after all": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]
J. Saramäki, M. Kivelä, J. P. Onnela, K. Kaski, and J. Kertész. 2007. Generalizations of the clustering coefficient to weighted complex networks. Physical Review E, Statistical, Non-Linear and Soft Matter Physics 75, 2.
Vassos Soteriou , Hangsheng Wang , Li-Shiuan Peh, A Statistical Traffic Model for On-Chip Interconnection Networks, Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation, p.104-116, September 11-14, 2006[doi>10.1109/MASCOTS.2006.9]
Thomas Strang , Christian Bauer, Context-Aware Elevator Scheduling, Proceedings of the 21st International Conference on Advanced Information Networking and Applications Workshops, p.276-281, May 21-23, 2007[doi>10.1109/AINAW.2007.131]
Hangsheng Wang , Li-Shiuan Peh , Sharad Malik, Power-driven Design of Router Microarchitectures in On-chip Networks, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.105, December 03-05, 2003
Young Jin Yoon , Nicola Concer , Michele Petracca , Luca Carloni, Virtual channels vs. multiple physical networks: a comparative analysis, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837315]
