Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode        -        0.086     0.091     0.089        0.001       ignored                  -         0.005              -
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    none         0.089     0.094     0.092        0.001       explicit             0.100         0.005    100% {0.089, 0.094}
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode        -        0.086     0.091     0.089        0.001       ignored                  -         0.005              -
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode        -        0.089     0.094     0.092        0.001       ignored                  -         0.005              -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-----------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             Min ID    PathID    Max ID    PathID
-----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode    0.086       1       0.091       2
-    min genblk2.pcpi_div_divisor_reg[42]/CK
-    max genblk1.pcpi_mul_rs1_reg[25]/CK
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    0.089       3       0.094       4
-    min genblk2.pcpi_div_divisor_reg[42]/CK
-    max genblk1.pcpi_mul_rs1_reg[26]/CK
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode    0.086       5       0.091       6
-    min genblk2.pcpi_div_divisor_reg[42]/CK
-    max genblk1.pcpi_mul_rs1_reg[25]/CK
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode    0.089       7       0.094       8
-    min genblk2.pcpi_div_divisor_reg[42]/CK
-    max genblk1.pcpi_mul_rs1_reg[26]/CK
-----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, min clock_path:
==================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_divisor_reg[42]/CK
Delay     : 0.086

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.003  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (120.100,212.515)   17.775   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.037   0.037  0.064  (119.625,212.290)    0.700     20    
CTS_ccl_a_buf_00054/A
-     CLKBUFX12  rise   0.004   0.041   0.038  -      (165.605,192.015)   66.255   -       
CTS_ccl_a_buf_00054/Y
-     CLKBUFX12  rise   0.044   0.085   0.038  0.052  (165.180,191.675)    0.765     95    
genblk2.pcpi_div_divisor_reg[42]/CK
-     DFFHQX1    rise   0.001   0.086   0.038  -      (170.475,192.250)    5.870   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, max clock_path:
==================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk1.pcpi_mul_rd_reg[26]/CK
Delay     : 0.091

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.003  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (120.100,212.515)   17.775   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.037   0.037  0.064  (119.625,212.290)    0.700     20    
CTS_ccl_a_buf_00056/A
-     CLKBUFX12  rise   0.004   0.041   0.038  -      (96.805,147.555)    87.555   -       
CTS_ccl_a_buf_00056/Y
-     CLKBUFX12  rise   0.045   0.086   0.041  0.056  (96.380,147.215)     0.765     99    
genblk1.pcpi_mul_rd_reg[26]/CK
-     DFFQXL     rise   0.005   0.091   0.041  -      (77.285,90.775)     75.535   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, min clock_path:
=================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_divisor_reg[42]/CK
Delay     : 0.089

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.015  0.003  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.015  -      (120.100,212.515)   17.775   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.039   0.039   0.038  0.064  (119.625,212.290)    0.700     20    
CTS_ccl_a_buf_00054/A
-     CLKBUFX12  rise   0.004   0.043   0.039  -      (165.605,192.015)   66.255   -       
CTS_ccl_a_buf_00054/Y
-     CLKBUFX12  rise   0.045   0.088   0.039  0.052  (165.180,191.675)    0.765     95    
genblk2.pcpi_div_divisor_reg[42]/CK
-     DFFHQX1    rise   0.001   0.089   0.039  -      (170.475,192.250)    5.870   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, max clock_path:
=================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk1.pcpi_mul_rd_reg[27]/CK
Delay     : 0.094

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.015  0.003  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.015  -      (120.100,212.515)   17.775   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.039   0.039   0.038  0.064  (119.625,212.290)    0.700     20    
CTS_ccl_a_buf_00056/A
-     CLKBUFX12  rise   0.004   0.043   0.039  -      (96.805,147.555)    87.555   -       
CTS_ccl_a_buf_00056/Y
-     CLKBUFX12  rise   0.046   0.089   0.042  0.056  (96.380,147.215)     0.765     99    
genblk1.pcpi_mul_rd_reg[27]/CK
-     DFFQXL     rise   0.005   0.094   0.043  -      (79.885,89.725)     73.985   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, min clock_path:
=================================================================================

PathID    : 5
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_divisor_reg[42]/CK
Delay     : 0.086

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.003  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (120.100,212.515)   17.775   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.037   0.037  0.064  (119.625,212.290)    0.700     20    
CTS_ccl_a_buf_00054/A
-     CLKBUFX12  rise   0.004   0.041   0.038  -      (165.605,192.015)   66.255   -       
CTS_ccl_a_buf_00054/Y
-     CLKBUFX12  rise   0.044   0.085   0.038  0.052  (165.180,191.675)    0.765     95    
genblk2.pcpi_div_divisor_reg[42]/CK
-     DFFHQX1    rise   0.001   0.086   0.038  -      (170.475,192.250)    5.870   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, max clock_path:
=================================================================================

PathID    : 6
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk1.pcpi_mul_rd_reg[26]/CK
Delay     : 0.091

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.003  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (120.100,212.515)   17.775   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.037   0.037   0.037  0.064  (119.625,212.290)    0.700     20    
CTS_ccl_a_buf_00056/A
-     CLKBUFX12  rise   0.004   0.041   0.038  -      (96.805,147.555)    87.555   -       
CTS_ccl_a_buf_00056/Y
-     CLKBUFX12  rise   0.045   0.086   0.041  0.056  (96.380,147.215)     0.765     99    
genblk1.pcpi_mul_rd_reg[26]/CK
-     DFFQXL     rise   0.005   0.091   0.041  -      (77.285,90.775)     75.535   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, min clock_path:
================================================================================

PathID    : 7
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk2.pcpi_div_divisor_reg[42]/CK
Delay     : 0.089

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.015  0.003  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.015  -      (120.100,212.515)   17.775   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.039   0.039   0.038  0.064  (119.625,212.290)    0.700     20    
CTS_ccl_a_buf_00054/A
-     CLKBUFX12  rise   0.004   0.043   0.039  -      (165.605,192.015)   66.255   -       
CTS_ccl_a_buf_00054/Y
-     CLKBUFX12  rise   0.045   0.088   0.039  0.052  (165.180,191.675)    0.765     95    
genblk2.pcpi_div_divisor_reg[42]/CK
-     DFFHQX1    rise   0.001   0.089   0.039  -      (170.475,192.250)    5.870   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, max clock_path:
================================================================================

PathID    : 8
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : genblk1.pcpi_mul_rd_reg[27]/CK
Delay     : 0.094

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.015  0.003  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.015  -      (120.100,212.515)   17.775   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.039   0.039   0.038  0.064  (119.625,212.290)    0.700     20    
CTS_ccl_a_buf_00056/A
-     CLKBUFX12  rise   0.004   0.043   0.039  -      (96.805,147.555)    87.555   -       
CTS_ccl_a_buf_00056/Y
-     CLKBUFX12  rise   0.046   0.089   0.042  0.056  (96.380,147.215)     0.765     99    
genblk1.pcpi_mul_rd_reg[27]/CK
-     DFFQXL     rise   0.005   0.094   0.043  -      (79.885,89.725)     73.985   -       
-------------------------------------------------------------------------------------------------


