* c:\users\chand\esim\fossee\esim\library\subcircuitlibrary\sn74hc377\sn74hc377.cir

* u10  net-_u1-pad1_ net-_u10-pad2_ d_inverter
* u12  net-_u10-pad2_ net-_u12-pad2_ d_inverter
* u14  net-_u12-pad2_ net-_u14-pad2_ net-_u14-pad3_ d_nor
* u11  net-_u1-pad18_ net-_u11-pad2_ d_inverter
* u13  net-_u11-pad2_ net-_u13-pad2_ d_buffer
* u15  net-_u14-pad3_ net-_u13-pad2_ net-_u14-pad2_ d_nor
* u16  net-_u14-pad3_ net-_u1-pad18_ net-_u16-pad3_ d_and
* u2  net-_u1-pad2_ net-_u16-pad3_ net-_u1-pad17_ risingedge_dflipflop
* u3  net-_u1-pad3_ net-_u16-pad3_ net-_u1-pad16_ risingedge_dflipflop
* u4  net-_u1-pad4_ net-_u16-pad3_ net-_u1-pad15_ risingedge_dflipflop
* u5  net-_u1-pad5_ net-_u16-pad3_ net-_u1-pad14_ risingedge_dflipflop
* u6  net-_u1-pad6_ net-_u16-pad3_ net-_u1-pad13_ risingedge_dflipflop
* u7  net-_u1-pad7_ net-_u16-pad3_ net-_u1-pad12_ risingedge_dflipflop
* u8  net-_u1-pad8_ net-_u16-pad3_ net-_u1-pad11_ risingedge_dflipflop
* u9  net-_u1-pad9_ net-_u16-pad3_ net-_u1-pad10_ risingedge_dflipflop
* u1  net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ port
a1 net-_u1-pad1_ net-_u10-pad2_ u10
a2 net-_u10-pad2_ net-_u12-pad2_ u12
a3 [net-_u12-pad2_ net-_u14-pad2_ ] net-_u14-pad3_ u14
a4 net-_u1-pad18_ net-_u11-pad2_ u11
a5 net-_u11-pad2_ net-_u13-pad2_ u13
a6 [net-_u14-pad3_ net-_u13-pad2_ ] net-_u14-pad2_ u15
a7 [net-_u14-pad3_ net-_u1-pad18_ ] net-_u16-pad3_ u16
a8 [net-_u1-pad2_ ] [net-_u16-pad3_ ] [net-_u1-pad17_ ] u2
a9 [net-_u1-pad3_ ] [net-_u16-pad3_ ] [net-_u1-pad16_ ] u3
a10 [net-_u1-pad4_ ] [net-_u16-pad3_ ] [net-_u1-pad15_ ] u4
a11 [net-_u1-pad5_ ] [net-_u16-pad3_ ] [net-_u1-pad14_ ] u5
a12 [net-_u1-pad6_ ] [net-_u16-pad3_ ] [net-_u1-pad13_ ] u6
a13 [net-_u1-pad7_ ] [net-_u16-pad3_ ] [net-_u1-pad12_ ] u7
a14 [net-_u1-pad8_ ] [net-_u16-pad3_ ] [net-_u1-pad11_ ] u8
a15 [net-_u1-pad9_ ] [net-_u16-pad3_ ] [net-_u1-pad10_ ] u9
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, NgSpice Name: d_nor
.model u14 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u11 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u13 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, NgSpice Name: d_nor
.model u15 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             risingedge_dflipflop, NgSpice Name: risingedge_dflipflop
.model u2 risingedge_dflipflop(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) 
* Schematic Name:                             risingedge_dflipflop, NgSpice Name: risingedge_dflipflop
.model u3 risingedge_dflipflop(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) 
* Schematic Name:                             risingedge_dflipflop, NgSpice Name: risingedge_dflipflop
.model u4 risingedge_dflipflop(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) 
* Schematic Name:                             risingedge_dflipflop, NgSpice Name: risingedge_dflipflop
.model u5 risingedge_dflipflop(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) 
* Schematic Name:                             risingedge_dflipflop, NgSpice Name: risingedge_dflipflop
.model u6 risingedge_dflipflop(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) 
* Schematic Name:                             risingedge_dflipflop, NgSpice Name: risingedge_dflipflop
.model u7 risingedge_dflipflop(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) 
* Schematic Name:                             risingedge_dflipflop, NgSpice Name: risingedge_dflipflop
.model u8 risingedge_dflipflop(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) 
* Schematic Name:                             risingedge_dflipflop, NgSpice Name: risingedge_dflipflop
.model u9 risingedge_dflipflop(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
