Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jul 29 22:13:38 2020
| Host         : DESKTOP-K1HP0BF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Breath_led_timing_summary_routed.rpt -pb Breath_led_timing_summary_routed.pb -rpx Breath_led_timing_summary_routed.rpx -warn_on_violation
| Design       : Breath_led
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.262     -128.237                     21                  107        0.269        0.000                      0                  107        4.500        0.000                       0                    98  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
SYSCLK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK             -6.262     -128.237                     21                  107        0.269        0.000                      0                  107        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK
  To Clock:  SYSCLK

Setup :           21  Failing Endpoints,  Worst Slack       -6.262ns,  Total Violation     -128.237ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.262ns  (required time - arrival time)
  Source:                 u_pwm/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/T_UP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SYSCLK rise@10.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        16.256ns  (logic 8.895ns (54.718%)  route 7.361ns (45.282%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.622     5.139    u_pwm/CLK
    SLICE_X29Y9          FDCE                                         r  u_pwm/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  u_pwm/mode_reg[0]/Q
                         net (fo=4, routed)           0.433     6.028    u_pwm/mode_reg[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     9.684 f  u_pwm/T_UP1/P[2]
                         net (fo=28, routed)          1.152    10.836    u_pwm/T_UP1_n_103
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.124    10.960 r  u_pwm/T_UP[3]_i_199/O
                         net (fo=1, routed)           0.463    11.423    u_pwm/T_UP[3]_i_199_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.930 r  u_pwm/T_UP_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.930    u_pwm/T_UP_reg[3]_i_147_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  u_pwm/T_UP_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.044    u_pwm/T_UP_reg[3]_i_98_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  u_pwm/T_UP_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    12.158    u_pwm/T_UP_reg[3]_i_49_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  u_pwm/T_UP_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.272    u_pwm/T_UP_reg[3]_i_28_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u_pwm/T_UP_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.386    u_pwm/T_UP_reg[7]_i_17_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u_pwm/T_UP_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.500    u_pwm/T_UP_reg[11]_i_16_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u_pwm/T_UP_reg[15]_i_14/O[0]
                         net (fo=4, routed)           0.635    13.357    u_pwm/T_UP_reg[15]_i_14_n_7
    SLICE_X20Y14         LUT2 (Prop_lut2_I1_O)        0.299    13.656 r  u_pwm/T_UP[11]_i_17_comp/O
                         net (fo=1, routed)           0.638    14.294    u_pwm/T_UP[11]_i_17_n_0_repN
    SLICE_X21Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.418 r  u_pwm/T_UP[11]_i_7_comp/O
                         net (fo=1, routed)           0.748    15.166    u_pwm/T_UP[11]_i_7_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.692 r  u_pwm/T_UP_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.692    u_pwm/T_UP_reg[11]_i_2_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  u_pwm/T_UP_reg[15]_i_2/O[1]
                         net (fo=11, routed)          0.782    16.808    u_pwm/T_UP_reg[15]_i_2_n_6
    SLICE_X20Y16         LUT3 (Prop_lut3_I0_O)        0.303    17.111 r  u_pwm/T_UP[20]_i_94/O
                         net (fo=1, routed)           0.606    17.717    u_pwm/T_UP[20]_i_94_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.102 r  u_pwm/T_UP_reg[20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.102    u_pwm/T_UP_reg[20]_i_75_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  u_pwm/T_UP_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.216    u_pwm/T_UP_reg[20]_i_57_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.438 r  u_pwm/T_UP_reg[20]_i_29/O[0]
                         net (fo=3, routed)           0.871    19.309    u_pwm/T_UP_reg[20]_i_29_n_7
    SLICE_X24Y17         LUT4 (Prop_lut4_I1_O)        0.299    19.608 r  u_pwm/T_UP[20]_i_46/O
                         net (fo=1, routed)           0.000    19.608    u_pwm/T_UP[20]_i_46_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.121 r  u_pwm/T_UP_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_pwm/T_UP_reg[20]_i_16_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.238 r  u_pwm/T_UP_reg[20]_i_5/CO[3]
                         net (fo=21, routed)          1.033    21.271    u_pwm/T_UP_reg[20]_i_5_n_0
    SLICE_X26Y20         LUT5 (Prop_lut5_I3_O)        0.124    21.395 r  u_pwm/T_UP[5]_i_1/O
                         net (fo=1, routed)           0.000    21.395    u_pwm/T_UP[5]_i_1_n_0
    SLICE_X26Y20         FDCE                                         r  u_pwm/T_UP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)    10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.492    14.830    u_pwm/CLK
    SLICE_X26Y20         FDCE                                         r  u_pwm/T_UP_reg[5]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X26Y20         FDCE (Setup_fdce_C_D)        0.079    15.133    u_pwm/T_UP_reg[5]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -21.395    
  -------------------------------------------------------------------
                         slack                                 -6.262    

Slack (VIOLATED) :        -6.261ns  (required time - arrival time)
  Source:                 u_pwm/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/T_UP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SYSCLK rise@10.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        16.257ns  (logic 8.895ns (54.715%)  route 7.362ns (45.285%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.622     5.139    u_pwm/CLK
    SLICE_X29Y9          FDCE                                         r  u_pwm/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  u_pwm/mode_reg[0]/Q
                         net (fo=4, routed)           0.433     6.028    u_pwm/mode_reg[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     9.684 f  u_pwm/T_UP1/P[2]
                         net (fo=28, routed)          1.152    10.836    u_pwm/T_UP1_n_103
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.124    10.960 r  u_pwm/T_UP[3]_i_199/O
                         net (fo=1, routed)           0.463    11.423    u_pwm/T_UP[3]_i_199_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.930 r  u_pwm/T_UP_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.930    u_pwm/T_UP_reg[3]_i_147_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  u_pwm/T_UP_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.044    u_pwm/T_UP_reg[3]_i_98_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  u_pwm/T_UP_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    12.158    u_pwm/T_UP_reg[3]_i_49_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  u_pwm/T_UP_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.272    u_pwm/T_UP_reg[3]_i_28_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u_pwm/T_UP_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.386    u_pwm/T_UP_reg[7]_i_17_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u_pwm/T_UP_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.500    u_pwm/T_UP_reg[11]_i_16_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u_pwm/T_UP_reg[15]_i_14/O[0]
                         net (fo=4, routed)           0.635    13.357    u_pwm/T_UP_reg[15]_i_14_n_7
    SLICE_X20Y14         LUT2 (Prop_lut2_I1_O)        0.299    13.656 r  u_pwm/T_UP[11]_i_17_comp/O
                         net (fo=1, routed)           0.638    14.294    u_pwm/T_UP[11]_i_17_n_0_repN
    SLICE_X21Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.418 r  u_pwm/T_UP[11]_i_7_comp/O
                         net (fo=1, routed)           0.748    15.166    u_pwm/T_UP[11]_i_7_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.692 r  u_pwm/T_UP_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.692    u_pwm/T_UP_reg[11]_i_2_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  u_pwm/T_UP_reg[15]_i_2/O[1]
                         net (fo=11, routed)          0.782    16.808    u_pwm/T_UP_reg[15]_i_2_n_6
    SLICE_X20Y16         LUT3 (Prop_lut3_I0_O)        0.303    17.111 r  u_pwm/T_UP[20]_i_94/O
                         net (fo=1, routed)           0.606    17.717    u_pwm/T_UP[20]_i_94_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.102 r  u_pwm/T_UP_reg[20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.102    u_pwm/T_UP_reg[20]_i_75_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  u_pwm/T_UP_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.216    u_pwm/T_UP_reg[20]_i_57_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.438 r  u_pwm/T_UP_reg[20]_i_29/O[0]
                         net (fo=3, routed)           0.871    19.309    u_pwm/T_UP_reg[20]_i_29_n_7
    SLICE_X24Y17         LUT4 (Prop_lut4_I1_O)        0.299    19.608 r  u_pwm/T_UP[20]_i_46/O
                         net (fo=1, routed)           0.000    19.608    u_pwm/T_UP[20]_i_46_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.121 r  u_pwm/T_UP_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_pwm/T_UP_reg[20]_i_16_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.238 r  u_pwm/T_UP_reg[20]_i_5/CO[3]
                         net (fo=21, routed)          1.034    21.272    u_pwm/T_UP_reg[20]_i_5_n_0
    SLICE_X26Y20         LUT5 (Prop_lut5_I3_O)        0.124    21.396 r  u_pwm/T_UP[2]_i_1/O
                         net (fo=1, routed)           0.000    21.396    u_pwm/T_UP[2]_i_1_n_0
    SLICE_X26Y20         FDCE                                         r  u_pwm/T_UP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)    10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.492    14.830    u_pwm/CLK
    SLICE_X26Y20         FDCE                                         r  u_pwm/T_UP_reg[2]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X26Y20         FDCE (Setup_fdce_C_D)        0.081    15.135    u_pwm/T_UP_reg[2]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -21.396    
  -------------------------------------------------------------------
                         slack                                 -6.261    

Slack (VIOLATED) :        -6.245ns  (required time - arrival time)
  Source:                 u_pwm/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/T_UP_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SYSCLK rise@10.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        16.191ns  (logic 8.895ns (54.939%)  route 7.296ns (45.061%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.622     5.139    u_pwm/CLK
    SLICE_X29Y9          FDCE                                         r  u_pwm/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  u_pwm/mode_reg[0]/Q
                         net (fo=4, routed)           0.433     6.028    u_pwm/mode_reg[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     9.684 f  u_pwm/T_UP1/P[2]
                         net (fo=28, routed)          1.152    10.836    u_pwm/T_UP1_n_103
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.124    10.960 r  u_pwm/T_UP[3]_i_199/O
                         net (fo=1, routed)           0.463    11.423    u_pwm/T_UP[3]_i_199_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.930 r  u_pwm/T_UP_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.930    u_pwm/T_UP_reg[3]_i_147_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  u_pwm/T_UP_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.044    u_pwm/T_UP_reg[3]_i_98_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  u_pwm/T_UP_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    12.158    u_pwm/T_UP_reg[3]_i_49_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  u_pwm/T_UP_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.272    u_pwm/T_UP_reg[3]_i_28_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u_pwm/T_UP_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.386    u_pwm/T_UP_reg[7]_i_17_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u_pwm/T_UP_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.500    u_pwm/T_UP_reg[11]_i_16_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u_pwm/T_UP_reg[15]_i_14/O[0]
                         net (fo=4, routed)           0.635    13.357    u_pwm/T_UP_reg[15]_i_14_n_7
    SLICE_X20Y14         LUT2 (Prop_lut2_I1_O)        0.299    13.656 r  u_pwm/T_UP[11]_i_17_comp/O
                         net (fo=1, routed)           0.638    14.294    u_pwm/T_UP[11]_i_17_n_0_repN
    SLICE_X21Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.418 r  u_pwm/T_UP[11]_i_7_comp/O
                         net (fo=1, routed)           0.748    15.166    u_pwm/T_UP[11]_i_7_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.692 r  u_pwm/T_UP_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.692    u_pwm/T_UP_reg[11]_i_2_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  u_pwm/T_UP_reg[15]_i_2/O[1]
                         net (fo=11, routed)          0.782    16.808    u_pwm/T_UP_reg[15]_i_2_n_6
    SLICE_X20Y16         LUT3 (Prop_lut3_I0_O)        0.303    17.111 r  u_pwm/T_UP[20]_i_94/O
                         net (fo=1, routed)           0.606    17.717    u_pwm/T_UP[20]_i_94_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.102 r  u_pwm/T_UP_reg[20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.102    u_pwm/T_UP_reg[20]_i_75_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  u_pwm/T_UP_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.216    u_pwm/T_UP_reg[20]_i_57_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.438 r  u_pwm/T_UP_reg[20]_i_29/O[0]
                         net (fo=3, routed)           0.871    19.309    u_pwm/T_UP_reg[20]_i_29_n_7
    SLICE_X24Y17         LUT4 (Prop_lut4_I1_O)        0.299    19.608 r  u_pwm/T_UP[20]_i_46/O
                         net (fo=1, routed)           0.000    19.608    u_pwm/T_UP[20]_i_46_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.121 r  u_pwm/T_UP_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_pwm/T_UP_reg[20]_i_16_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.238 r  u_pwm/T_UP_reg[20]_i_5/CO[3]
                         net (fo=21, routed)          0.968    21.206    u_pwm/T_UP_reg[20]_i_5_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    21.330 r  u_pwm/T_UP[13]_i_1/O
                         net (fo=1, routed)           0.000    21.330    u_pwm/T_UP[13]_i_1_n_0
    SLICE_X25Y20         FDCE                                         r  u_pwm/T_UP_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)    10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.492    14.830    u_pwm/CLK
    SLICE_X25Y20         FDCE                                         r  u_pwm/T_UP_reg[13]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X25Y20         FDCE (Setup_fdce_C_D)        0.031    15.085    u_pwm/T_UP_reg[13]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -21.330    
  -------------------------------------------------------------------
                         slack                                 -6.245    

Slack (VIOLATED) :        -6.215ns  (required time - arrival time)
  Source:                 u_pwm/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/T_UP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SYSCLK rise@10.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        16.211ns  (logic 8.895ns (54.871%)  route 7.316ns (45.129%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.622     5.139    u_pwm/CLK
    SLICE_X29Y9          FDCE                                         r  u_pwm/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  u_pwm/mode_reg[0]/Q
                         net (fo=4, routed)           0.433     6.028    u_pwm/mode_reg[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     9.684 f  u_pwm/T_UP1/P[2]
                         net (fo=28, routed)          1.152    10.836    u_pwm/T_UP1_n_103
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.124    10.960 r  u_pwm/T_UP[3]_i_199/O
                         net (fo=1, routed)           0.463    11.423    u_pwm/T_UP[3]_i_199_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.930 r  u_pwm/T_UP_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.930    u_pwm/T_UP_reg[3]_i_147_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  u_pwm/T_UP_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.044    u_pwm/T_UP_reg[3]_i_98_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  u_pwm/T_UP_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    12.158    u_pwm/T_UP_reg[3]_i_49_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  u_pwm/T_UP_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.272    u_pwm/T_UP_reg[3]_i_28_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u_pwm/T_UP_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.386    u_pwm/T_UP_reg[7]_i_17_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u_pwm/T_UP_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.500    u_pwm/T_UP_reg[11]_i_16_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u_pwm/T_UP_reg[15]_i_14/O[0]
                         net (fo=4, routed)           0.635    13.357    u_pwm/T_UP_reg[15]_i_14_n_7
    SLICE_X20Y14         LUT2 (Prop_lut2_I1_O)        0.299    13.656 r  u_pwm/T_UP[11]_i_17_comp/O
                         net (fo=1, routed)           0.638    14.294    u_pwm/T_UP[11]_i_17_n_0_repN
    SLICE_X21Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.418 r  u_pwm/T_UP[11]_i_7_comp/O
                         net (fo=1, routed)           0.748    15.166    u_pwm/T_UP[11]_i_7_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.692 r  u_pwm/T_UP_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.692    u_pwm/T_UP_reg[11]_i_2_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  u_pwm/T_UP_reg[15]_i_2/O[1]
                         net (fo=11, routed)          0.782    16.808    u_pwm/T_UP_reg[15]_i_2_n_6
    SLICE_X20Y16         LUT3 (Prop_lut3_I0_O)        0.303    17.111 r  u_pwm/T_UP[20]_i_94/O
                         net (fo=1, routed)           0.606    17.717    u_pwm/T_UP[20]_i_94_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.102 r  u_pwm/T_UP_reg[20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.102    u_pwm/T_UP_reg[20]_i_75_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  u_pwm/T_UP_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.216    u_pwm/T_UP_reg[20]_i_57_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.438 r  u_pwm/T_UP_reg[20]_i_29/O[0]
                         net (fo=3, routed)           0.871    19.309    u_pwm/T_UP_reg[20]_i_29_n_7
    SLICE_X24Y17         LUT4 (Prop_lut4_I1_O)        0.299    19.608 r  u_pwm/T_UP[20]_i_46/O
                         net (fo=1, routed)           0.000    19.608    u_pwm/T_UP[20]_i_46_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.121 r  u_pwm/T_UP_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_pwm/T_UP_reg[20]_i_16_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.238 r  u_pwm/T_UP_reg[20]_i_5/CO[3]
                         net (fo=21, routed)          0.988    21.226    u_pwm/T_UP_reg[20]_i_5_n_0
    SLICE_X24Y20         LUT5 (Prop_lut5_I3_O)        0.124    21.350 r  u_pwm/T_UP[4]_i_1/O
                         net (fo=1, routed)           0.000    21.350    u_pwm/T_UP[4]_i_1_n_0
    SLICE_X24Y20         FDCE                                         r  u_pwm/T_UP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)    10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.492    14.830    u_pwm/CLK
    SLICE_X24Y20         FDCE                                         r  u_pwm/T_UP_reg[4]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X24Y20         FDCE (Setup_fdce_C_D)        0.081    15.135    u_pwm/T_UP_reg[4]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -21.350    
  -------------------------------------------------------------------
                         slack                                 -6.215    

Slack (VIOLATED) :        -6.210ns  (required time - arrival time)
  Source:                 u_pwm/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/T_UP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SYSCLK rise@10.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        16.201ns  (logic 8.895ns (54.904%)  route 7.306ns (45.096%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.622     5.139    u_pwm/CLK
    SLICE_X29Y9          FDCE                                         r  u_pwm/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  u_pwm/mode_reg[0]/Q
                         net (fo=4, routed)           0.433     6.028    u_pwm/mode_reg[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     9.684 f  u_pwm/T_UP1/P[2]
                         net (fo=28, routed)          1.152    10.836    u_pwm/T_UP1_n_103
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.124    10.960 r  u_pwm/T_UP[3]_i_199/O
                         net (fo=1, routed)           0.463    11.423    u_pwm/T_UP[3]_i_199_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.930 r  u_pwm/T_UP_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.930    u_pwm/T_UP_reg[3]_i_147_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  u_pwm/T_UP_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.044    u_pwm/T_UP_reg[3]_i_98_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  u_pwm/T_UP_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    12.158    u_pwm/T_UP_reg[3]_i_49_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  u_pwm/T_UP_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.272    u_pwm/T_UP_reg[3]_i_28_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u_pwm/T_UP_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.386    u_pwm/T_UP_reg[7]_i_17_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u_pwm/T_UP_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.500    u_pwm/T_UP_reg[11]_i_16_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u_pwm/T_UP_reg[15]_i_14/O[0]
                         net (fo=4, routed)           0.635    13.357    u_pwm/T_UP_reg[15]_i_14_n_7
    SLICE_X20Y14         LUT2 (Prop_lut2_I1_O)        0.299    13.656 r  u_pwm/T_UP[11]_i_17_comp/O
                         net (fo=1, routed)           0.638    14.294    u_pwm/T_UP[11]_i_17_n_0_repN
    SLICE_X21Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.418 r  u_pwm/T_UP[11]_i_7_comp/O
                         net (fo=1, routed)           0.748    15.166    u_pwm/T_UP[11]_i_7_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.692 r  u_pwm/T_UP_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.692    u_pwm/T_UP_reg[11]_i_2_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  u_pwm/T_UP_reg[15]_i_2/O[1]
                         net (fo=11, routed)          0.782    16.808    u_pwm/T_UP_reg[15]_i_2_n_6
    SLICE_X20Y16         LUT3 (Prop_lut3_I0_O)        0.303    17.111 r  u_pwm/T_UP[20]_i_94/O
                         net (fo=1, routed)           0.606    17.717    u_pwm/T_UP[20]_i_94_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.102 r  u_pwm/T_UP_reg[20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.102    u_pwm/T_UP_reg[20]_i_75_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  u_pwm/T_UP_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.216    u_pwm/T_UP_reg[20]_i_57_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.438 r  u_pwm/T_UP_reg[20]_i_29/O[0]
                         net (fo=3, routed)           0.871    19.309    u_pwm/T_UP_reg[20]_i_29_n_7
    SLICE_X24Y17         LUT4 (Prop_lut4_I1_O)        0.299    19.608 r  u_pwm/T_UP[20]_i_46/O
                         net (fo=1, routed)           0.000    19.608    u_pwm/T_UP[20]_i_46_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.121 r  u_pwm/T_UP_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_pwm/T_UP_reg[20]_i_16_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.238 r  u_pwm/T_UP_reg[20]_i_5/CO[3]
                         net (fo=21, routed)          0.978    21.216    u_pwm/T_UP_reg[20]_i_5_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I3_O)        0.124    21.340 r  u_pwm/T_UP[7]_i_1/O
                         net (fo=1, routed)           0.000    21.340    u_pwm/T_UP[7]_i_1_n_0
    SLICE_X24Y21         FDCE                                         r  u_pwm/T_UP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)    10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.491    14.829    u_pwm/CLK
    SLICE_X24Y21         FDCE                                         r  u_pwm/T_UP_reg[7]/C
                         clock pessimism              0.259    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X24Y21         FDCE (Setup_fdce_C_D)        0.077    15.130    u_pwm/T_UP_reg[7]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -21.340    
  -------------------------------------------------------------------
                         slack                                 -6.210    

Slack (VIOLATED) :        -6.202ns  (required time - arrival time)
  Source:                 u_pwm/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/T_UP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SYSCLK rise@10.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        16.194ns  (logic 8.895ns (54.929%)  route 7.299ns (45.071%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.622     5.139    u_pwm/CLK
    SLICE_X29Y9          FDCE                                         r  u_pwm/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  u_pwm/mode_reg[0]/Q
                         net (fo=4, routed)           0.433     6.028    u_pwm/mode_reg[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     9.684 f  u_pwm/T_UP1/P[2]
                         net (fo=28, routed)          1.152    10.836    u_pwm/T_UP1_n_103
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.124    10.960 r  u_pwm/T_UP[3]_i_199/O
                         net (fo=1, routed)           0.463    11.423    u_pwm/T_UP[3]_i_199_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.930 r  u_pwm/T_UP_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.930    u_pwm/T_UP_reg[3]_i_147_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  u_pwm/T_UP_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.044    u_pwm/T_UP_reg[3]_i_98_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  u_pwm/T_UP_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    12.158    u_pwm/T_UP_reg[3]_i_49_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  u_pwm/T_UP_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.272    u_pwm/T_UP_reg[3]_i_28_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u_pwm/T_UP_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.386    u_pwm/T_UP_reg[7]_i_17_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u_pwm/T_UP_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.500    u_pwm/T_UP_reg[11]_i_16_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u_pwm/T_UP_reg[15]_i_14/O[0]
                         net (fo=4, routed)           0.635    13.357    u_pwm/T_UP_reg[15]_i_14_n_7
    SLICE_X20Y14         LUT2 (Prop_lut2_I1_O)        0.299    13.656 r  u_pwm/T_UP[11]_i_17_comp/O
                         net (fo=1, routed)           0.638    14.294    u_pwm/T_UP[11]_i_17_n_0_repN
    SLICE_X21Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.418 r  u_pwm/T_UP[11]_i_7_comp/O
                         net (fo=1, routed)           0.748    15.166    u_pwm/T_UP[11]_i_7_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.692 r  u_pwm/T_UP_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.692    u_pwm/T_UP_reg[11]_i_2_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  u_pwm/T_UP_reg[15]_i_2/O[1]
                         net (fo=11, routed)          0.782    16.808    u_pwm/T_UP_reg[15]_i_2_n_6
    SLICE_X20Y16         LUT3 (Prop_lut3_I0_O)        0.303    17.111 r  u_pwm/T_UP[20]_i_94/O
                         net (fo=1, routed)           0.606    17.717    u_pwm/T_UP[20]_i_94_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.102 r  u_pwm/T_UP_reg[20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.102    u_pwm/T_UP_reg[20]_i_75_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  u_pwm/T_UP_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.216    u_pwm/T_UP_reg[20]_i_57_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.438 r  u_pwm/T_UP_reg[20]_i_29/O[0]
                         net (fo=3, routed)           0.871    19.309    u_pwm/T_UP_reg[20]_i_29_n_7
    SLICE_X24Y17         LUT4 (Prop_lut4_I1_O)        0.299    19.608 r  u_pwm/T_UP[20]_i_46/O
                         net (fo=1, routed)           0.000    19.608    u_pwm/T_UP[20]_i_46_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.121 r  u_pwm/T_UP_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_pwm/T_UP_reg[20]_i_16_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.238 r  u_pwm/T_UP_reg[20]_i_5/CO[3]
                         net (fo=21, routed)          0.971    21.209    u_pwm/T_UP_reg[20]_i_5_n_0
    SLICE_X26Y20         LUT5 (Prop_lut5_I3_O)        0.124    21.333 r  u_pwm/T_UP[11]_i_1/O
                         net (fo=1, routed)           0.000    21.333    u_pwm/T_UP[11]_i_1_n_0
    SLICE_X26Y20         FDCE                                         r  u_pwm/T_UP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)    10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.492    14.830    u_pwm/CLK
    SLICE_X26Y20         FDCE                                         r  u_pwm/T_UP_reg[11]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X26Y20         FDCE (Setup_fdce_C_D)        0.077    15.131    u_pwm/T_UP_reg[11]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -21.333    
  -------------------------------------------------------------------
                         slack                                 -6.202    

Slack (VIOLATED) :        -6.185ns  (required time - arrival time)
  Source:                 u_pwm/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/T_UP_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SYSCLK rise@10.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        16.129ns  (logic 8.895ns (55.149%)  route 7.234ns (44.851%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.622     5.139    u_pwm/CLK
    SLICE_X29Y9          FDCE                                         r  u_pwm/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  u_pwm/mode_reg[0]/Q
                         net (fo=4, routed)           0.433     6.028    u_pwm/mode_reg[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     9.684 f  u_pwm/T_UP1/P[2]
                         net (fo=28, routed)          1.152    10.836    u_pwm/T_UP1_n_103
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.124    10.960 r  u_pwm/T_UP[3]_i_199/O
                         net (fo=1, routed)           0.463    11.423    u_pwm/T_UP[3]_i_199_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.930 r  u_pwm/T_UP_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.930    u_pwm/T_UP_reg[3]_i_147_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  u_pwm/T_UP_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.044    u_pwm/T_UP_reg[3]_i_98_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  u_pwm/T_UP_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    12.158    u_pwm/T_UP_reg[3]_i_49_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  u_pwm/T_UP_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.272    u_pwm/T_UP_reg[3]_i_28_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u_pwm/T_UP_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.386    u_pwm/T_UP_reg[7]_i_17_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u_pwm/T_UP_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.500    u_pwm/T_UP_reg[11]_i_16_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u_pwm/T_UP_reg[15]_i_14/O[0]
                         net (fo=4, routed)           0.635    13.357    u_pwm/T_UP_reg[15]_i_14_n_7
    SLICE_X20Y14         LUT2 (Prop_lut2_I1_O)        0.299    13.656 r  u_pwm/T_UP[11]_i_17_comp/O
                         net (fo=1, routed)           0.638    14.294    u_pwm/T_UP[11]_i_17_n_0_repN
    SLICE_X21Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.418 r  u_pwm/T_UP[11]_i_7_comp/O
                         net (fo=1, routed)           0.748    15.166    u_pwm/T_UP[11]_i_7_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.692 r  u_pwm/T_UP_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.692    u_pwm/T_UP_reg[11]_i_2_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  u_pwm/T_UP_reg[15]_i_2/O[1]
                         net (fo=11, routed)          0.782    16.808    u_pwm/T_UP_reg[15]_i_2_n_6
    SLICE_X20Y16         LUT3 (Prop_lut3_I0_O)        0.303    17.111 r  u_pwm/T_UP[20]_i_94/O
                         net (fo=1, routed)           0.606    17.717    u_pwm/T_UP[20]_i_94_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.102 r  u_pwm/T_UP_reg[20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.102    u_pwm/T_UP_reg[20]_i_75_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  u_pwm/T_UP_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.216    u_pwm/T_UP_reg[20]_i_57_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.438 r  u_pwm/T_UP_reg[20]_i_29/O[0]
                         net (fo=3, routed)           0.871    19.309    u_pwm/T_UP_reg[20]_i_29_n_7
    SLICE_X24Y17         LUT4 (Prop_lut4_I1_O)        0.299    19.608 r  u_pwm/T_UP[20]_i_46/O
                         net (fo=1, routed)           0.000    19.608    u_pwm/T_UP[20]_i_46_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.121 r  u_pwm/T_UP_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_pwm/T_UP_reg[20]_i_16_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.238 r  u_pwm/T_UP_reg[20]_i_5/CO[3]
                         net (fo=21, routed)          0.906    21.144    u_pwm/T_UP_reg[20]_i_5_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    21.268 r  u_pwm/T_UP[12]_i_1/O
                         net (fo=1, routed)           0.000    21.268    u_pwm/T_UP[12]_i_1_n_0
    SLICE_X25Y20         FDCE                                         r  u_pwm/T_UP_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)    10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.492    14.830    u_pwm/CLK
    SLICE_X25Y20         FDCE                                         r  u_pwm/T_UP_reg[12]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X25Y20         FDCE (Setup_fdce_C_D)        0.029    15.083    u_pwm/T_UP_reg[12]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -21.268    
  -------------------------------------------------------------------
                         slack                                 -6.185    

Slack (VIOLATED) :        -6.148ns  (required time - arrival time)
  Source:                 u_pwm/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/T_UP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SYSCLK rise@10.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        16.140ns  (logic 8.895ns (55.112%)  route 7.245ns (44.888%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.622     5.139    u_pwm/CLK
    SLICE_X29Y9          FDCE                                         r  u_pwm/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  u_pwm/mode_reg[0]/Q
                         net (fo=4, routed)           0.433     6.028    u_pwm/mode_reg[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     9.684 f  u_pwm/T_UP1/P[2]
                         net (fo=28, routed)          1.152    10.836    u_pwm/T_UP1_n_103
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.124    10.960 r  u_pwm/T_UP[3]_i_199/O
                         net (fo=1, routed)           0.463    11.423    u_pwm/T_UP[3]_i_199_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.930 r  u_pwm/T_UP_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.930    u_pwm/T_UP_reg[3]_i_147_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  u_pwm/T_UP_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.044    u_pwm/T_UP_reg[3]_i_98_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  u_pwm/T_UP_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    12.158    u_pwm/T_UP_reg[3]_i_49_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  u_pwm/T_UP_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.272    u_pwm/T_UP_reg[3]_i_28_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u_pwm/T_UP_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.386    u_pwm/T_UP_reg[7]_i_17_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u_pwm/T_UP_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.500    u_pwm/T_UP_reg[11]_i_16_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u_pwm/T_UP_reg[15]_i_14/O[0]
                         net (fo=4, routed)           0.635    13.357    u_pwm/T_UP_reg[15]_i_14_n_7
    SLICE_X20Y14         LUT2 (Prop_lut2_I1_O)        0.299    13.656 r  u_pwm/T_UP[11]_i_17_comp/O
                         net (fo=1, routed)           0.638    14.294    u_pwm/T_UP[11]_i_17_n_0_repN
    SLICE_X21Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.418 r  u_pwm/T_UP[11]_i_7_comp/O
                         net (fo=1, routed)           0.748    15.166    u_pwm/T_UP[11]_i_7_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.692 r  u_pwm/T_UP_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.692    u_pwm/T_UP_reg[11]_i_2_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  u_pwm/T_UP_reg[15]_i_2/O[1]
                         net (fo=11, routed)          0.782    16.808    u_pwm/T_UP_reg[15]_i_2_n_6
    SLICE_X20Y16         LUT3 (Prop_lut3_I0_O)        0.303    17.111 r  u_pwm/T_UP[20]_i_94/O
                         net (fo=1, routed)           0.606    17.717    u_pwm/T_UP[20]_i_94_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.102 r  u_pwm/T_UP_reg[20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.102    u_pwm/T_UP_reg[20]_i_75_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  u_pwm/T_UP_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.216    u_pwm/T_UP_reg[20]_i_57_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.438 r  u_pwm/T_UP_reg[20]_i_29/O[0]
                         net (fo=3, routed)           0.871    19.309    u_pwm/T_UP_reg[20]_i_29_n_7
    SLICE_X24Y17         LUT4 (Prop_lut4_I1_O)        0.299    19.608 r  u_pwm/T_UP[20]_i_46/O
                         net (fo=1, routed)           0.000    19.608    u_pwm/T_UP[20]_i_46_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.121 r  u_pwm/T_UP_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_pwm/T_UP_reg[20]_i_16_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.238 r  u_pwm/T_UP_reg[20]_i_5/CO[3]
                         net (fo=21, routed)          0.917    21.155    u_pwm/T_UP_reg[20]_i_5_n_0
    SLICE_X24Y20         LUT5 (Prop_lut5_I3_O)        0.124    21.279 r  u_pwm/T_UP[10]_i_1/O
                         net (fo=1, routed)           0.000    21.279    u_pwm/T_UP[10]_i_1_n_0
    SLICE_X24Y20         FDCE                                         r  u_pwm/T_UP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)    10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.492    14.830    u_pwm/CLK
    SLICE_X24Y20         FDCE                                         r  u_pwm/T_UP_reg[10]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X24Y20         FDCE (Setup_fdce_C_D)        0.077    15.131    u_pwm/T_UP_reg[10]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -21.279    
  -------------------------------------------------------------------
                         slack                                 -6.148    

Slack (VIOLATED) :        -6.144ns  (required time - arrival time)
  Source:                 u_pwm/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/T_UP_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SYSCLK rise@10.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        16.088ns  (logic 8.895ns (55.290%)  route 7.193ns (44.709%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.622     5.139    u_pwm/CLK
    SLICE_X29Y9          FDCE                                         r  u_pwm/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  u_pwm/mode_reg[0]/Q
                         net (fo=4, routed)           0.433     6.028    u_pwm/mode_reg[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     9.684 f  u_pwm/T_UP1/P[2]
                         net (fo=28, routed)          1.152    10.836    u_pwm/T_UP1_n_103
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.124    10.960 r  u_pwm/T_UP[3]_i_199/O
                         net (fo=1, routed)           0.463    11.423    u_pwm/T_UP[3]_i_199_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.930 r  u_pwm/T_UP_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.930    u_pwm/T_UP_reg[3]_i_147_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  u_pwm/T_UP_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.044    u_pwm/T_UP_reg[3]_i_98_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  u_pwm/T_UP_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    12.158    u_pwm/T_UP_reg[3]_i_49_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  u_pwm/T_UP_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.272    u_pwm/T_UP_reg[3]_i_28_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u_pwm/T_UP_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.386    u_pwm/T_UP_reg[7]_i_17_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u_pwm/T_UP_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.500    u_pwm/T_UP_reg[11]_i_16_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u_pwm/T_UP_reg[15]_i_14/O[0]
                         net (fo=4, routed)           0.635    13.357    u_pwm/T_UP_reg[15]_i_14_n_7
    SLICE_X20Y14         LUT2 (Prop_lut2_I1_O)        0.299    13.656 r  u_pwm/T_UP[11]_i_17_comp/O
                         net (fo=1, routed)           0.638    14.294    u_pwm/T_UP[11]_i_17_n_0_repN
    SLICE_X21Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.418 r  u_pwm/T_UP[11]_i_7_comp/O
                         net (fo=1, routed)           0.748    15.166    u_pwm/T_UP[11]_i_7_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.692 r  u_pwm/T_UP_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.692    u_pwm/T_UP_reg[11]_i_2_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  u_pwm/T_UP_reg[15]_i_2/O[1]
                         net (fo=11, routed)          0.782    16.808    u_pwm/T_UP_reg[15]_i_2_n_6
    SLICE_X20Y16         LUT3 (Prop_lut3_I0_O)        0.303    17.111 r  u_pwm/T_UP[20]_i_94/O
                         net (fo=1, routed)           0.606    17.717    u_pwm/T_UP[20]_i_94_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.102 r  u_pwm/T_UP_reg[20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.102    u_pwm/T_UP_reg[20]_i_75_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  u_pwm/T_UP_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.216    u_pwm/T_UP_reg[20]_i_57_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.438 r  u_pwm/T_UP_reg[20]_i_29/O[0]
                         net (fo=3, routed)           0.871    19.309    u_pwm/T_UP_reg[20]_i_29_n_7
    SLICE_X24Y17         LUT4 (Prop_lut4_I1_O)        0.299    19.608 r  u_pwm/T_UP[20]_i_46/O
                         net (fo=1, routed)           0.000    19.608    u_pwm/T_UP[20]_i_46_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.121 r  u_pwm/T_UP_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_pwm/T_UP_reg[20]_i_16_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.238 r  u_pwm/T_UP_reg[20]_i_5/CO[3]
                         net (fo=21, routed)          0.865    21.103    u_pwm/T_UP_reg[20]_i_5_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I3_O)        0.124    21.227 r  u_pwm/T_UP[14]_i_1/O
                         net (fo=1, routed)           0.000    21.227    u_pwm/T_UP[14]_i_1_n_0
    SLICE_X25Y19         FDCE                                         r  u_pwm/T_UP_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)    10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.492    14.830    u_pwm/CLK
    SLICE_X25Y19         FDCE                                         r  u_pwm/T_UP_reg[14]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X25Y19         FDCE (Setup_fdce_C_D)        0.029    15.083    u_pwm/T_UP_reg[14]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -21.227    
  -------------------------------------------------------------------
                         slack                                 -6.144    

Slack (VIOLATED) :        -6.139ns  (required time - arrival time)
  Source:                 u_pwm/mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/T_UP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SYSCLK rise@10.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        16.085ns  (logic 8.895ns (55.301%)  route 7.190ns (44.699%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.622     5.139    u_pwm/CLK
    SLICE_X29Y9          FDCE                                         r  u_pwm/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  u_pwm/mode_reg[0]/Q
                         net (fo=4, routed)           0.433     6.028    u_pwm/mode_reg[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     9.684 f  u_pwm/T_UP1/P[2]
                         net (fo=28, routed)          1.152    10.836    u_pwm/T_UP1_n_103
    SLICE_X25Y6          LUT3 (Prop_lut3_I1_O)        0.124    10.960 r  u_pwm/T_UP[3]_i_199/O
                         net (fo=1, routed)           0.463    11.423    u_pwm/T_UP[3]_i_199_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.930 r  u_pwm/T_UP_reg[3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    11.930    u_pwm/T_UP_reg[3]_i_147_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  u_pwm/T_UP_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.044    u_pwm/T_UP_reg[3]_i_98_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  u_pwm/T_UP_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    12.158    u_pwm/T_UP_reg[3]_i_49_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  u_pwm/T_UP_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.272    u_pwm/T_UP_reg[3]_i_28_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  u_pwm/T_UP_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.386    u_pwm/T_UP_reg[7]_i_17_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  u_pwm/T_UP_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.500    u_pwm/T_UP_reg[11]_i_16_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.722 r  u_pwm/T_UP_reg[15]_i_14/O[0]
                         net (fo=4, routed)           0.635    13.357    u_pwm/T_UP_reg[15]_i_14_n_7
    SLICE_X20Y14         LUT2 (Prop_lut2_I1_O)        0.299    13.656 r  u_pwm/T_UP[11]_i_17_comp/O
                         net (fo=1, routed)           0.638    14.294    u_pwm/T_UP[11]_i_17_n_0_repN
    SLICE_X21Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.418 r  u_pwm/T_UP[11]_i_7_comp/O
                         net (fo=1, routed)           0.748    15.166    u_pwm/T_UP[11]_i_7_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.692 r  u_pwm/T_UP_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.692    u_pwm/T_UP_reg[11]_i_2_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  u_pwm/T_UP_reg[15]_i_2/O[1]
                         net (fo=11, routed)          0.782    16.808    u_pwm/T_UP_reg[15]_i_2_n_6
    SLICE_X20Y16         LUT3 (Prop_lut3_I0_O)        0.303    17.111 r  u_pwm/T_UP[20]_i_94/O
                         net (fo=1, routed)           0.606    17.717    u_pwm/T_UP[20]_i_94_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.102 r  u_pwm/T_UP_reg[20]_i_75/CO[3]
                         net (fo=1, routed)           0.000    18.102    u_pwm/T_UP_reg[20]_i_75_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.216 r  u_pwm/T_UP_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.216    u_pwm/T_UP_reg[20]_i_57_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.438 r  u_pwm/T_UP_reg[20]_i_29/O[0]
                         net (fo=3, routed)           0.871    19.309    u_pwm/T_UP_reg[20]_i_29_n_7
    SLICE_X24Y17         LUT4 (Prop_lut4_I1_O)        0.299    19.608 r  u_pwm/T_UP[20]_i_46/O
                         net (fo=1, routed)           0.000    19.608    u_pwm/T_UP[20]_i_46_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.121 r  u_pwm/T_UP_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.121    u_pwm/T_UP_reg[20]_i_16_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.238 r  u_pwm/T_UP_reg[20]_i_5/CO[3]
                         net (fo=21, routed)          0.862    21.100    u_pwm/T_UP_reg[20]_i_5_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I3_O)        0.124    21.224 r  u_pwm/T_UP[3]_i_1/O
                         net (fo=1, routed)           0.000    21.224    u_pwm/T_UP[3]_i_1_n_0
    SLICE_X25Y19         FDCE                                         r  u_pwm/T_UP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)    10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.492    14.830    u_pwm/CLK
    SLICE_X25Y19         FDCE                                         r  u_pwm/T_UP_reg[3]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X25Y19         FDCE (Setup_fdce_C_D)        0.031    15.085    u_pwm/T_UP_reg[3]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -21.224    
  -------------------------------------------------------------------
                         slack                                 -6.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_pwm/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK rise@0.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.418    u_pwm/CLK
    SLICE_X15Y11         FDCE                                         r  u_pwm/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.141     1.559 r  u_pwm/cnt_reg[30]/Q
                         net (fo=3, routed)           0.122     1.681    u_pwm/cnt_reg[30]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.726 r  u_pwm/cnt[28]_i_3/O
                         net (fo=1, routed)           0.000     1.726    u_pwm/cnt[28]_i_3_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.792 r  u_pwm/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.792    u_pwm/cnt_reg[28]_i_1_n_5
    SLICE_X15Y11         FDCE                                         r  u_pwm/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.833     1.932    u_pwm/CLK
    SLICE_X15Y11         FDCE                                         r  u_pwm/cnt_reg[30]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X15Y11         FDCE (Hold_fdce_C_D)         0.105     1.523    u_pwm/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_pwm/state_reg/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/state_reg/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK rise@0.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.562     1.417    u_pwm/CLK
    SLICE_X16Y8          FDCE                                         r  u_pwm/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  u_pwm/state_reg/Q
                         net (fo=5, routed)           0.186     1.744    u_pwm/state_reg_n_0
    SLICE_X16Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  u_pwm/state_i_1/O
                         net (fo=1, routed)           0.000     1.789    u_pwm/state_i_1_n_0
    SLICE_X16Y8          FDCE                                         r  u_pwm/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.832     1.931    u_pwm/CLK
    SLICE_X16Y8          FDCE                                         r  u_pwm/state_reg/C
                         clock pessimism             -0.514     1.417    
    SLICE_X16Y8          FDCE (Hold_fdce_C_D)         0.091     1.508    u_pwm/state_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_pwm/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK rise@0.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.249ns (63.422%)  route 0.144ns (36.578%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.564     1.419    u_pwm/CLK
    SLICE_X15Y8          FDCE                                         r  u_pwm/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141     1.560 r  u_pwm/cnt_reg[19]/Q
                         net (fo=5, routed)           0.144     1.704    u_pwm/cnt_reg[19]
    SLICE_X15Y8          LUT2 (Prop_lut2_I0_O)        0.045     1.749 r  u_pwm/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.749    u_pwm/cnt[16]_i_2_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.812 r  u_pwm/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    u_pwm/cnt_reg[16]_i_1_n_4
    SLICE_X15Y8          FDCE                                         r  u_pwm/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.834     1.933    u_pwm/CLK
    SLICE_X15Y8          FDCE                                         r  u_pwm/cnt_reg[19]/C
                         clock pessimism             -0.514     1.419    
    SLICE_X15Y8          FDCE (Hold_fdce_C_D)         0.105     1.524    u_pwm/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_pwm/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK rise@0.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.285ns (70.097%)  route 0.122ns (29.903%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.418    u_pwm/CLK
    SLICE_X15Y11         FDCE                                         r  u_pwm/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.141     1.559 r  u_pwm/cnt_reg[30]/Q
                         net (fo=3, routed)           0.122     1.681    u_pwm/cnt_reg[30]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.726 r  u_pwm/cnt[28]_i_3/O
                         net (fo=1, routed)           0.000     1.726    u_pwm/cnt[28]_i_3_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.825 r  u_pwm/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    u_pwm/cnt_reg[28]_i_1_n_4
    SLICE_X15Y11         FDCE                                         r  u_pwm/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.833     1.932    u_pwm/CLK
    SLICE_X15Y11         FDCE                                         r  u_pwm/cnt_reg[31]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X15Y11         FDCE (Hold_fdce_C_D)         0.105     1.523    u_pwm/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_pwm/cnt_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK rise@0.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.251ns (59.937%)  route 0.168ns (40.063%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.418    u_pwm/CLK
    SLICE_X15Y11         FDCE                                         r  u_pwm/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.141     1.559 r  u_pwm/cnt_reg[29]/Q
                         net (fo=4, routed)           0.168     1.727    u_pwm/cnt_reg[29]
    SLICE_X15Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.772 r  u_pwm/cnt[28]_i_4/O
                         net (fo=1, routed)           0.000     1.772    u_pwm/cnt[28]_i_4_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.837 r  u_pwm/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.837    u_pwm/cnt_reg[28]_i_1_n_6
    SLICE_X15Y11         FDCE                                         r  u_pwm/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.833     1.932    u_pwm/CLK
    SLICE_X15Y11         FDCE                                         r  u_pwm/cnt_reg[29]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X15Y11         FDCE (Hold_fdce_C_D)         0.105     1.523    u_pwm/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_pwm/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK rise@0.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.565     1.420    u_pwm/CLK
    SLICE_X15Y6          FDCE                                         r  u_pwm/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  u_pwm/cnt_reg[11]/Q
                         net (fo=4, routed)           0.170     1.731    u_pwm/cnt_reg[11]
    SLICE_X15Y6          LUT2 (Prop_lut2_I0_O)        0.045     1.776 r  u_pwm/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.776    u_pwm/cnt[8]_i_2_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.839 r  u_pwm/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    u_pwm/cnt_reg[8]_i_1_n_4
    SLICE_X15Y6          FDCE                                         r  u_pwm/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.835     1.934    u_pwm/CLK
    SLICE_X15Y6          FDCE                                         r  u_pwm/cnt_reg[11]/C
                         clock pessimism             -0.514     1.420    
    SLICE_X15Y6          FDCE (Hold_fdce_C_D)         0.105     1.525    u_pwm/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_pwm/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK rise@0.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.565     1.420    u_pwm/CLK
    SLICE_X15Y5          FDCE                                         r  u_pwm/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  u_pwm/cnt_reg[7]/Q
                         net (fo=5, routed)           0.170     1.731    u_pwm/cnt_reg[7]
    SLICE_X15Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.776 r  u_pwm/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.776    u_pwm/cnt[4]_i_2_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.839 r  u_pwm/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    u_pwm/cnt_reg[4]_i_1_n_4
    SLICE_X15Y5          FDCE                                         r  u_pwm/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.835     1.934    u_pwm/CLK
    SLICE_X15Y5          FDCE                                         r  u_pwm/cnt_reg[7]/C
                         clock pessimism             -0.514     1.420    
    SLICE_X15Y5          FDCE (Hold_fdce_C_D)         0.105     1.525    u_pwm/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_pwm/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK rise@0.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.565     1.420    u_pwm/CLK
    SLICE_X15Y4          FDCE                                         r  u_pwm/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  u_pwm/cnt_reg[3]/Q
                         net (fo=3, routed)           0.170     1.731    u_pwm/cnt_reg[3]
    SLICE_X15Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.776 r  u_pwm/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.776    u_pwm/cnt[0]_i_2_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.839 r  u_pwm/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    u_pwm/cnt_reg[0]_i_1_n_4
    SLICE_X15Y4          FDCE                                         r  u_pwm/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.835     1.934    u_pwm/CLK
    SLICE_X15Y4          FDCE                                         r  u_pwm/cnt_reg[3]/C
                         clock pessimism             -0.514     1.420    
    SLICE_X15Y4          FDCE (Hold_fdce_C_D)         0.105     1.525    u_pwm/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u_pwm/cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK rise@0.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.564     1.419    u_pwm/CLK
    SLICE_X15Y9          FDCE                                         r  u_pwm/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDCE (Prop_fdce_C_Q)         0.141     1.560 r  u_pwm/cnt_reg[20]/Q
                         net (fo=3, routed)           0.168     1.728    u_pwm/cnt_reg[20]
    SLICE_X15Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  u_pwm/cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     1.773    u_pwm/cnt[20]_i_5_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.843 r  u_pwm/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    u_pwm/cnt_reg[20]_i_1_n_7
    SLICE_X15Y9          FDCE                                         r  u_pwm/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.834     1.933    u_pwm/CLK
    SLICE_X15Y9          FDCE                                         r  u_pwm/cnt_reg[20]/C
                         clock pessimism             -0.514     1.419    
    SLICE_X15Y9          FDCE (Hold_fdce_C_D)         0.105     1.524    u_pwm/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u_pwm/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_pwm/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             SYSCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK rise@0.000ns - SYSCLK rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.418    u_pwm/CLK
    SLICE_X15Y10         FDCE                                         r  u_pwm/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141     1.559 r  u_pwm/cnt_reg[24]/Q
                         net (fo=3, routed)           0.168     1.727    u_pwm/cnt_reg[24]
    SLICE_X15Y10         LUT2 (Prop_lut2_I0_O)        0.045     1.772 r  u_pwm/cnt[24]_i_5/O
                         net (fo=1, routed)           0.000     1.772    u_pwm/cnt[24]_i_5_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.842 r  u_pwm/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    u_pwm/cnt_reg[24]_i_1_n_7
    SLICE_X15Y10         FDCE                                         r  u_pwm/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.833     1.932    u_pwm/CLK
    SLICE_X15Y10         FDCE                                         r  u_pwm/cnt_reg[24]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X15Y10         FDCE (Hold_fdce_C_D)         0.105     1.523    u_pwm/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  SYSCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y18   u_pwm/CNT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y4    u_pwm/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y20   u_pwm/CNT_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y6    u_pwm/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y20   u_pwm/CNT_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y6    u_pwm/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y21   u_pwm/CNT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y7    u_pwm/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y21   u_pwm/CNT_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y23   u_pwm/CNT_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y23   u_pwm/CNT_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y23   u_pwm/CNT_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y23   u_pwm/CNT_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y19   u_pwm/T_UP_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y18   u_pwm/T_UP_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X22Y18   u_pwm/T_UP_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X24Y19   u_pwm/T_UP_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X24Y19   u_pwm/T_UP_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X24Y19   u_pwm/T_UP_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y18   u_pwm/CNT_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y18   u_pwm/CNT_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y9    u_pwm/cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y9    u_pwm/cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y9    u_pwm/cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y9    u_pwm/cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y24   u_pwm/CNT_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y10   u_pwm/cnt_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y24   u_pwm/CNT_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y10   u_pwm/cnt_reg[25]/C



