#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Feb 19 08:16:22 2025
# Process ID         : 19188
# Current directory  : C:/Users/Dustin.Mock/code/ece383/Lab1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent27932 C:\Users\Dustin.Mock\code\ece383\Lab1\ece383_lab1.xpr
# Log file           : C:/Users/Dustin.Mock/code/ece383/Lab1/vivado.log
# Journal file       : C:/Users/Dustin.Mock/code/ece383/Lab1\vivado.jou
# Running On         : C26-5CG2151GFM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16374 MB
# Swap memory        : 30064 MB
# Total Virtual      : 46439 MB
# Available Virtual  : 27932 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1129.406 ; gain = 80.488
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/utils_1/imports/synth_1/lab1.dcp with file C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.runs/synth_1/lab1.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 19 08:17:28 2025] Launched synth_1...
Run output will be captured here: C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.runs/synth_1/runme.log
[Wed Feb 19 08:17:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1141.586 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276AEF70AB
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.runs/impl_1/lab1.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1209.957 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Dustin.Mock/code/ece383/ece383_hw7' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hw07_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hw07_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj hw07_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.srcs/sources_1/imports/Homework_7/button_debounce.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.srcs/sources_1/imports/Homework_7/lec10.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lec10'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.srcs/sources_1/imports/Homework_7/hw07_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hw07_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw07_tb_behav xil_defaultlib.hw07_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw07_tb_behav xil_defaultlib.hw07_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.lec10 [\lec10(n=5)\]
Compiling architecture behavior of entity xil_defaultlib.button_debounce [button_debounce_default]
Compiling architecture behavior of entity xil_defaultlib.hw07_tb
Built simulation snapshot hw07_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hw07_tb_behav -key {Behavioral:sim_1:Functional:hw07_tb} -tclbatch {hw07_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hw07_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hw07_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1254.430 ; gain = 9.035
run 300 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hw07_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hw07_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj hw07_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw07_tb_behav xil_defaultlib.hw07_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw07_tb_behav xil_defaultlib.hw07_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hw07_tb_behav -key {Behavioral:sim_1:Functional:hw07_tb} -tclbatch {hw07_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hw07_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hw07_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2306.754 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2306.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hw07_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hw07_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj hw07_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw07_tb_behav xil_defaultlib.hw07_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw07_tb_behav xil_defaultlib.hw07_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hw07_tb_behav -key {Behavioral:sim_1:Functional:hw07_tb} -tclbatch {hw07_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hw07_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hw07_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2306.754 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {300ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\lec10.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\hw07_tb.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\button_debounce.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\button_debounce.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\button_debounce.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\lec10.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\hw07_tb.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\button_debounce.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\hw07_tb.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\hw07_tb.vhdl:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hw07_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hw07_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj hw07_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw07_tb_behav xil_defaultlib.hw07_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw07_tb_behav xil_defaultlib.hw07_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hw07_tb_behav -key {Behavioral:sim_1:Functional:hw07_tb} -tclbatch {hw07_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hw07_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hw07_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ms
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2306.754 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\lec10.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\hw07_tb.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\button_debounce.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\button_debounce.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\button_debounce.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\lec10.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\hw07_tb.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\button_debounce.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\hw07_tb.vhdl:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dustin.Mock\code\ece383\H7\ece383_hw7.srcs\sources_1\imports\Homework_7\hw07_tb.vhdl:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hw07_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'hw07_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj hw07_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.srcs/sources_1/imports/Homework_7/button_debounce.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_debounce'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw07_tb_behav xil_defaultlib.hw07_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hw07_tb_behav xil_defaultlib.hw07_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.lec10 [\lec10(n=11)\]
Compiling architecture behavior of entity xil_defaultlib.button_debounce [button_debounce_default]
Compiling architecture behavior of entity xil_defaultlib.lec10 [\lec10(n=5)\]
Compiling architecture behavior of entity xil_defaultlib.hw07_tb
Built simulation snapshot hw07_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dustin.Mock/code/ece383/H7/ece383_hw7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hw07_tb_behav -key {Behavioral:sim_1:Functional:hw07_tb} -tclbatch {hw07_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hw07_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hw07_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ms
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2330.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project ece383_hw8 C:/Users/Dustin.Mock/code/ece383/H8 -part xc7a200tsbg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
set_property board_part digilentinc.com:nexys_video:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {C:/Users/Dustin.Mock/code/ece383/H8/lec11_dp.vhdl C:/Users/Dustin.Mock/code/ece383/H8/lec11_tb.vhdl C:/Users/Dustin.Mock/code/ece383/H8/keyboard.vhd C:/Users/Dustin.Mock/code/ece383/H8/lec11.vhdl}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
file mkdir C:/Users/Dustin.Mock/code/ece383/H8/ece383_hw8.srcs/sources_1/new
close [ open C:/Users/Dustin.Mock/code/ece383/H8/ece383_hw8.srcs/sources_1/new/lec11_cu.vhd w ]
add_files C:/Users/Dustin.Mock/code/ece383/H8/ece383_hw8.srcs/sources_1/new/lec11_cu.vhd
update_compile_order -fileset sources_1
