
uart-poll.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000350  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  080004d8  080004d8  000014d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800060c  0800060c  00001614  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800060c  0800060c  00001614  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800060c  08000614  00001614  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800060c  0800060c  0000160c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000610  08000610  00001610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001614  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001614  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001614  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a72  00000000  00000000  0000163e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000386  00000000  00000000  000020b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c0  00000000  00000000  00002438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000007e  00000000  00000000  000024f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018055  00000000  00000000  00002576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001204  00000000  00000000  0001a5cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b8c7  00000000  00000000  0001b7cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a7096  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001d0  00000000  00000000  000a70dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a72ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000053  00000000  00000000  000a72d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080004c0 	.word	0x080004c0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080004c0 	.word	0x080004c0

080001c8 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0
	char str[32];
	UartInit(9600);
 80001ce:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80001d2:	f000 f84f 	bl	8000274 <UartInit>
	UartPuts("UART Demo for DESD Aug 2025!\r\n");
 80001d6:	480a      	ldr	r0, [pc, #40]	@ (8000200 <main+0x38>)
 80001d8:	f000 f8be 	bl	8000358 <UartPuts>
	UartPuts("Enter Strings...\r\n");
 80001dc:	4809      	ldr	r0, [pc, #36]	@ (8000204 <main+0x3c>)
 80001de:	f000 f8bb 	bl	8000358 <UartPuts>
	while(1) {
		UartGets(str);
 80001e2:	463b      	mov	r3, r7
 80001e4:	4618      	mov	r0, r3
 80001e6:	f000 f8e5 	bl	80003b4 <UartGets>
		strupr(str);
 80001ea:	463b      	mov	r3, r7
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 f931 	bl	8000454 <strupr>
		UartPuts(str);
 80001f2:	463b      	mov	r3, r7
 80001f4:	4618      	mov	r0, r3
 80001f6:	f000 f8af 	bl	8000358 <UartPuts>
		UartGets(str);
 80001fa:	bf00      	nop
 80001fc:	e7f1      	b.n	80001e2 <main+0x1a>
 80001fe:	bf00      	nop
 8000200:	080004d8 	.word	0x080004d8
 8000204:	080004f8 	.word	0x080004f8

08000208 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 800020c:	f000 f802 	bl	8000214 <DWT_Init>
}
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}

08000214 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000214:	b480      	push	{r7}
 8000216:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000218:	4b14      	ldr	r3, [pc, #80]	@ (800026c <DWT_Init+0x58>)
 800021a:	68db      	ldr	r3, [r3, #12]
 800021c:	4a13      	ldr	r2, [pc, #76]	@ (800026c <DWT_Init+0x58>)
 800021e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000222:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000224:	4b11      	ldr	r3, [pc, #68]	@ (800026c <DWT_Init+0x58>)
 8000226:	68db      	ldr	r3, [r3, #12]
 8000228:	4a10      	ldr	r2, [pc, #64]	@ (800026c <DWT_Init+0x58>)
 800022a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800022e:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000230:	4b0f      	ldr	r3, [pc, #60]	@ (8000270 <DWT_Init+0x5c>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a0e      	ldr	r2, [pc, #56]	@ (8000270 <DWT_Init+0x5c>)
 8000236:	f023 0301 	bic.w	r3, r3, #1
 800023a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800023c:	4b0c      	ldr	r3, [pc, #48]	@ (8000270 <DWT_Init+0x5c>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a0b      	ldr	r2, [pc, #44]	@ (8000270 <DWT_Init+0x5c>)
 8000242:	f043 0301 	orr.w	r3, r3, #1
 8000246:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000248:	4b09      	ldr	r3, [pc, #36]	@ (8000270 <DWT_Init+0x5c>)
 800024a:	2200      	movs	r2, #0
 800024c:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800024e:	bf00      	nop
    __ASM volatile ("NOP");
 8000250:	bf00      	nop
    __ASM volatile ("NOP");
 8000252:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000254:	4b06      	ldr	r3, [pc, #24]	@ (8000270 <DWT_Init+0x5c>)
 8000256:	685b      	ldr	r3, [r3, #4]
 8000258:	2b00      	cmp	r3, #0
 800025a:	bf0c      	ite	eq
 800025c:	2301      	moveq	r3, #1
 800025e:	2300      	movne	r3, #0
 8000260:	b2db      	uxtb	r3, r3
}
 8000262:	4618      	mov	r0, r3
 8000264:	46bd      	mov	sp, r7
 8000266:	bc80      	pop	{r7}
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop
 800026c:	e000edf0 	.word	0xe000edf0
 8000270:	e0001000 	.word	0xe0001000

08000274 <UartInit>:
 *      Author: Sunbeam
 */

#include "uart.h"

void UartInit(uint32_t baud) {
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
	// GPIO config (Tx (PA.2) Rx (PA.3)) - clock en, set alt fn, pupd, ...
	// enable clock of gpioa
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800027c:	4b28      	ldr	r3, [pc, #160]	@ (8000320 <UartInit+0xac>)
 800027e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000280:	4a27      	ldr	r2, [pc, #156]	@ (8000320 <UartInit+0xac>)
 8000282:	f043 0301 	orr.w	r3, r3, #1
 8000286:	6313      	str	r3, [r2, #48]	@ 0x30
	// set pupd regr -- no pullup/pulldown
	GPIOA->PUPDR &= ~(BV(4)|BV(5)|BV(6)|BV(7));
 8000288:	4b26      	ldr	r3, [pc, #152]	@ (8000324 <UartInit+0xb0>)
 800028a:	68db      	ldr	r3, [r3, #12]
 800028c:	4a25      	ldr	r2, [pc, #148]	@ (8000324 <UartInit+0xb0>)
 800028e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000292:	60d3      	str	r3, [r2, #12]
	// set mode regr - alt fn mode (10)
	GPIOA->MODER &= ~(BV(4)|BV(6));
 8000294:	4b23      	ldr	r3, [pc, #140]	@ (8000324 <UartInit+0xb0>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a22      	ldr	r2, [pc, #136]	@ (8000324 <UartInit+0xb0>)
 800029a:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 800029e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (BV(5)|BV(7));
 80002a0:	4b20      	ldr	r3, [pc, #128]	@ (8000324 <UartInit+0xb0>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a1f      	ldr	r2, [pc, #124]	@ (8000324 <UartInit+0xb0>)
 80002a6:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80002aa:	6013      	str	r3, [r2, #0]
	// set alt fn AF7 for USART2
	GPIOA->AFR[0] &= ~(BV(15) | BV(11));
 80002ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000324 <UartInit+0xb0>)
 80002ae:	6a1b      	ldr	r3, [r3, #32]
 80002b0:	4a1c      	ldr	r2, [pc, #112]	@ (8000324 <UartInit+0xb0>)
 80002b2:	f423 4308 	bic.w	r3, r3, #34816	@ 0x8800
 80002b6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (BV(14)|BV(13)|BV(12)|BV(10)|BV(9)|BV(8));
 80002b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000324 <UartInit+0xb0>)
 80002ba:	6a1b      	ldr	r3, [r3, #32]
 80002bc:	4a19      	ldr	r2, [pc, #100]	@ (8000324 <UartInit+0xb0>)
 80002be:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80002c2:	6213      	str	r3, [r2, #32]
	// Uart config - clock en, baud rate, enable uart tx & rx, wordlen, parity, stop bits ...
	// enable uart clock
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 80002c4:	4b16      	ldr	r3, [pc, #88]	@ (8000320 <UartInit+0xac>)
 80002c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002c8:	4a15      	ldr	r2, [pc, #84]	@ (8000320 <UartInit+0xac>)
 80002ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002ce:	6413      	str	r3, [r2, #64]	@ 0x40
	// uart enable
	USART2->CR1 = USART_CR1_UE;
 80002d0:	4b15      	ldr	r3, [pc, #84]	@ (8000328 <UartInit+0xb4>)
 80002d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80002d6:	60da      	str	r2, [r3, #12]
	// set the baud rate
	if(baud == 9600)
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80002de:	d104      	bne.n	80002ea <UartInit+0x76>
		USART2->BRR = BRR_9600;
 80002e0:	4b11      	ldr	r3, [pc, #68]	@ (8000328 <UartInit+0xb4>)
 80002e2:	f240 6283 	movw	r2, #1667	@ 0x683
 80002e6:	609a      	str	r2, [r3, #8]
 80002e8:	e00f      	b.n	800030a <UartInit+0x96>
	else if(baud == 38400)
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80002f0:	d104      	bne.n	80002fc <UartInit+0x88>
		USART2->BRR = BRR_38400;
 80002f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000328 <UartInit+0xb4>)
 80002f4:	f240 12a1 	movw	r2, #417	@ 0x1a1
 80002f8:	609a      	str	r2, [r3, #8]
 80002fa:	e006      	b.n	800030a <UartInit+0x96>
	else if(baud == 115200)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000302:	d102      	bne.n	800030a <UartInit+0x96>
		USART2->BRR = BRR_115200;
 8000304:	4b08      	ldr	r3, [pc, #32]	@ (8000328 <UartInit+0xb4>)
 8000306:	228b      	movs	r2, #139	@ 0x8b
 8000308:	609a      	str	r2, [r3, #8]
	// enable uart, tx, rx
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 800030a:	4b07      	ldr	r3, [pc, #28]	@ (8000328 <UartInit+0xb4>)
 800030c:	68db      	ldr	r3, [r3, #12]
 800030e:	4a06      	ldr	r2, [pc, #24]	@ (8000328 <UartInit+0xb4>)
 8000310:	f043 030c 	orr.w	r3, r3, #12
 8000314:	60d3      	str	r3, [r2, #12]
}
 8000316:	bf00      	nop
 8000318:	370c      	adds	r7, #12
 800031a:	46bd      	mov	sp, r7
 800031c:	bc80      	pop	{r7}
 800031e:	4770      	bx	lr
 8000320:	40023800 	.word	0x40023800
 8000324:	40020000 	.word	0x40020000
 8000328:	40004400 	.word	0x40004400

0800032c <UartPutch>:

void UartPutch(int ch) {
 800032c:	b480      	push	{r7}
 800032e:	b083      	sub	sp, #12
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
	// write the char in DR regr
	USART2->DR = ch;
 8000334:	4a07      	ldr	r2, [pc, #28]	@ (8000354 <UartPutch+0x28>)
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	6053      	str	r3, [r2, #4]
	// wait for TXE bit
	while((USART2->SR & USART_SR_TXE) == 0)
 800033a:	bf00      	nop
 800033c:	4b05      	ldr	r3, [pc, #20]	@ (8000354 <UartPutch+0x28>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000344:	2b00      	cmp	r3, #0
 8000346:	d0f9      	beq.n	800033c <UartPutch+0x10>
		;
}
 8000348:	bf00      	nop
 800034a:	bf00      	nop
 800034c:	370c      	adds	r7, #12
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	40004400 	.word	0x40004400

08000358 <UartPuts>:

void UartPuts(char str[]) {
 8000358:	b580      	push	{r7, lr}
 800035a:	b084      	sub	sp, #16
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 8000360:	2300      	movs	r3, #0
 8000362:	60fb      	str	r3, [r7, #12]
 8000364:	e009      	b.n	800037a <UartPuts+0x22>
		UartPutch(str[i]);
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	687a      	ldr	r2, [r7, #4]
 800036a:	4413      	add	r3, r2
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	4618      	mov	r0, r3
 8000370:	f7ff ffdc 	bl	800032c <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	3301      	adds	r3, #1
 8000378:	60fb      	str	r3, [r7, #12]
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	687a      	ldr	r2, [r7, #4]
 800037e:	4413      	add	r3, r2
 8000380:	781b      	ldrb	r3, [r3, #0]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d1ef      	bne.n	8000366 <UartPuts+0xe>
}
 8000386:	bf00      	nop
 8000388:	bf00      	nop
 800038a:	3710      	adds	r7, #16
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}

08000390 <UartGetch>:

int UartGetch(void) {
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
	// wait for data to be available in Rx regr (DR) -- RXNE bit
	while((USART2->SR & USART_SR_RXNE) == 0)
 8000394:	bf00      	nop
 8000396:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <UartGetch+0x20>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	f003 0320 	and.w	r3, r3, #32
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d0f9      	beq.n	8000396 <UartGetch+0x6>
		;
	// read data from Rx regr
	return (int)USART2->DR;
 80003a2:	4b03      	ldr	r3, [pc, #12]	@ (80003b0 <UartGetch+0x20>)
 80003a4:	685b      	ldr	r3, [r3, #4]
}
 80003a6:	4618      	mov	r0, r3
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bc80      	pop	{r7}
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	40004400 	.word	0x40004400

080003b4 <UartGets>:

void UartGets(char str[]) {
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b084      	sub	sp, #16
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
	int i = 0;
 80003bc:	2300      	movs	r3, #0
 80003be:	60fb      	str	r3, [r7, #12]
	char ch;
	do {
		ch = UartGetch();
 80003c0:	f7ff ffe6 	bl	8000390 <UartGetch>
 80003c4:	4603      	mov	r3, r0
 80003c6:	72fb      	strb	r3, [r7, #11]
		str[i] = ch;
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	687a      	ldr	r2, [r7, #4]
 80003cc:	4413      	add	r3, r2
 80003ce:	7afa      	ldrb	r2, [r7, #11]
 80003d0:	701a      	strb	r2, [r3, #0]
		i++;
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	3301      	adds	r3, #1
 80003d6:	60fb      	str	r3, [r7, #12]
	}while(ch != '\r');
 80003d8:	7afb      	ldrb	r3, [r7, #11]
 80003da:	2b0d      	cmp	r3, #13
 80003dc:	d1f0      	bne.n	80003c0 <UartGets+0xc>
	str[i] = '\n';
 80003de:	68fb      	ldr	r3, [r7, #12]
 80003e0:	687a      	ldr	r2, [r7, #4]
 80003e2:	4413      	add	r3, r2
 80003e4:	220a      	movs	r2, #10
 80003e6:	701a      	strb	r2, [r3, #0]
	i++;
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	3301      	adds	r3, #1
 80003ec:	60fb      	str	r3, [r7, #12]
	str[i] = '\0';
 80003ee:	68fb      	ldr	r3, [r7, #12]
 80003f0:	687a      	ldr	r2, [r7, #4]
 80003f2:	4413      	add	r3, r2
 80003f4:	2200      	movs	r2, #0
 80003f6:	701a      	strb	r2, [r3, #0]
}
 80003f8:	bf00      	nop
 80003fa:	3710      	adds	r7, #16
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}

08000400 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000400:	480d      	ldr	r0, [pc, #52]	@ (8000438 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000402:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000404:	f7ff ff00 	bl	8000208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000408:	480c      	ldr	r0, [pc, #48]	@ (800043c <LoopForever+0x6>)
  ldr r1, =_edata
 800040a:	490d      	ldr	r1, [pc, #52]	@ (8000440 <LoopForever+0xa>)
  ldr r2, =_sidata
 800040c:	4a0d      	ldr	r2, [pc, #52]	@ (8000444 <LoopForever+0xe>)
  movs r3, #0
 800040e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000410:	e002      	b.n	8000418 <LoopCopyDataInit>

08000412 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000412:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000414:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000416:	3304      	adds	r3, #4

08000418 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000418:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800041a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800041c:	d3f9      	bcc.n	8000412 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800041e:	4a0a      	ldr	r2, [pc, #40]	@ (8000448 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000420:	4c0a      	ldr	r4, [pc, #40]	@ (800044c <LoopForever+0x16>)
  movs r3, #0
 8000422:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000424:	e001      	b.n	800042a <LoopFillZerobss>

08000426 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000426:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000428:	3204      	adds	r2, #4

0800042a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800042a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800042c:	d3fb      	bcc.n	8000426 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800042e:	f000 f823 	bl	8000478 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000432:	f7ff fec9 	bl	80001c8 <main>

08000436 <LoopForever>:

LoopForever:
  b LoopForever
 8000436:	e7fe      	b.n	8000436 <LoopForever>
  ldr   r0, =_estack
 8000438:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800043c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000440:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000444:	08000614 	.word	0x08000614
  ldr r2, =_sbss
 8000448:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800044c:	2000001c 	.word	0x2000001c

08000450 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000450:	e7fe      	b.n	8000450 <ADC_IRQHandler>
	...

08000454 <strupr>:
 8000454:	b510      	push	{r4, lr}
 8000456:	4c07      	ldr	r4, [pc, #28]	@ (8000474 <strupr+0x20>)
 8000458:	1e42      	subs	r2, r0, #1
 800045a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800045e:	b903      	cbnz	r3, 8000462 <strupr+0xe>
 8000460:	bd10      	pop	{r4, pc}
 8000462:	5ce1      	ldrb	r1, [r4, r3]
 8000464:	f001 0103 	and.w	r1, r1, #3
 8000468:	2902      	cmp	r1, #2
 800046a:	bf08      	it	eq
 800046c:	3b20      	subeq	r3, #32
 800046e:	7013      	strb	r3, [r2, #0]
 8000470:	e7f3      	b.n	800045a <strupr+0x6>
 8000472:	bf00      	nop
 8000474:	0800050c 	.word	0x0800050c

08000478 <__libc_init_array>:
 8000478:	b570      	push	{r4, r5, r6, lr}
 800047a:	4d0d      	ldr	r5, [pc, #52]	@ (80004b0 <__libc_init_array+0x38>)
 800047c:	4c0d      	ldr	r4, [pc, #52]	@ (80004b4 <__libc_init_array+0x3c>)
 800047e:	1b64      	subs	r4, r4, r5
 8000480:	10a4      	asrs	r4, r4, #2
 8000482:	2600      	movs	r6, #0
 8000484:	42a6      	cmp	r6, r4
 8000486:	d109      	bne.n	800049c <__libc_init_array+0x24>
 8000488:	4d0b      	ldr	r5, [pc, #44]	@ (80004b8 <__libc_init_array+0x40>)
 800048a:	4c0c      	ldr	r4, [pc, #48]	@ (80004bc <__libc_init_array+0x44>)
 800048c:	f000 f818 	bl	80004c0 <_init>
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	10a4      	asrs	r4, r4, #2
 8000494:	2600      	movs	r6, #0
 8000496:	42a6      	cmp	r6, r4
 8000498:	d105      	bne.n	80004a6 <__libc_init_array+0x2e>
 800049a:	bd70      	pop	{r4, r5, r6, pc}
 800049c:	f855 3b04 	ldr.w	r3, [r5], #4
 80004a0:	4798      	blx	r3
 80004a2:	3601      	adds	r6, #1
 80004a4:	e7ee      	b.n	8000484 <__libc_init_array+0xc>
 80004a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80004aa:	4798      	blx	r3
 80004ac:	3601      	adds	r6, #1
 80004ae:	e7f2      	b.n	8000496 <__libc_init_array+0x1e>
 80004b0:	0800060c 	.word	0x0800060c
 80004b4:	0800060c 	.word	0x0800060c
 80004b8:	0800060c 	.word	0x0800060c
 80004bc:	08000610 	.word	0x08000610

080004c0 <_init>:
 80004c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c2:	bf00      	nop
 80004c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004c6:	bc08      	pop	{r3}
 80004c8:	469e      	mov	lr, r3
 80004ca:	4770      	bx	lr

080004cc <_fini>:
 80004cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ce:	bf00      	nop
 80004d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004d2:	bc08      	pop	{r3}
 80004d4:	469e      	mov	lr, r3
 80004d6:	4770      	bx	lr
