
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.525671                       # Number of seconds simulated
sim_ticks                                2525670901500                       # Number of ticks simulated
final_tick                               2525670901500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59302                       # Simulator instruction rate (inst/s)
host_op_rate                                   103935                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              299555959                       # Simulator tick rate (ticks/s)
host_mem_usage                                 832552                       # Number of bytes of host memory used
host_seconds                                  8431.38                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           29992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       152906576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          152936568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        29992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12999264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12999264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         19113322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19117071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1624908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1624908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           60540974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              60552849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5146856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5146856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5146856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          60540974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65699705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    19117071                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1624908                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19117071                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1624908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1223169664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  322880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94608320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               152936568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12999264                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5045                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                146625                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs     17422263                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1216644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1200279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1195392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1216246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1177100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1175883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1186531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1173038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1182096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1174230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1178227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1201767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1203604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1212203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1211571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1207215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            115159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             86201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             94027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             86940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             86793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             86650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            87756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93042                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2525653993500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3              19117071                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3              1624908                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                19112022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  88667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  90976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  90960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  91104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  90992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  91042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  91688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  91174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  91382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  90956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  90955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  90955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5661682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.753797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.952801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   179.124225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1497643     26.45%     26.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       499269      8.82%     35.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3257295     57.53%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       105972      1.87%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32751      0.58%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        41890      0.74%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58753      1.04%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25280      0.45%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142829      2.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5661682                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        90955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     210.105910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    512.404559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        89251     98.13%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         1689      1.86%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           14      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         90955                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        90955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.668129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            79173     87.05%     87.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1074      1.18%     88.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10258     11.28%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              417      0.46%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         90955                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 171622379000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            529972866500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                95560130000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8979.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27729.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       484.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     60.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 14019325                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  909274                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.51                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     121765.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21298364640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11621131500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             74420681400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4885025760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         164964150000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1398672962550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         288492946500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1964355262350                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            777.757617                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 471613491500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   84337500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1969714112250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              21503951280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11733306750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             74653121400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4694066640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         164964150000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1402580711835                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         285065096250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1965194404155                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            778.089863                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 465583154000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   84337500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1975744449750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       5051341803                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 5051341803                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          22670805                       # number of replacements
system.cpu.dcache.tags.tagsinuse          8188.392155                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           271409923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          22678997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.967457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        6212334500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  8188.392155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999560                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          919                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          762                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1199034677                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1199034677                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    200653625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       200653625                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8227205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8227205                       # number of WriteReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data     62529093                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total     62529093                       # number of WriteLineReq hits
system.cpu.dcache.demand_hits::cpu.data     208880830                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        208880830                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    208880830                       # number of overall hits
system.cpu.dcache.overall_hits::total       208880830                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     20864382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20864382                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        48587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        48587                       # number of WriteReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data      1766028                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      1766028                       # number of WriteLineReq misses
system.cpu.dcache.demand_misses::cpu.data     20912969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20912969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     20912969                       # number of overall misses
system.cpu.dcache.overall_misses::total      20912969                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1475656676000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1475656676000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3931947000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3931947000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data  97241565500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  97241565500                       # number of WriteLineReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1479588623000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1479588623000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1479588623000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1479588623000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221518007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221518007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8275792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8275792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data     64295121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total     64295121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    229793799                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    229793799                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    229793799                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    229793799                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.094188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094188                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data     0.027468                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.027468                       # miss rate for WriteLineReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.091008                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.091008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.091008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.091008                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70726.114773                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70726.114773                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80925.906107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80925.906107                       # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 55062.301107                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 55062.301107                       # average WriteLineReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70749.811899                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70749.811899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70749.811899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70749.811899                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3425552                       # number of writebacks
system.cpu.dcache.writebacks::total           3425552                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     20864382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     20864382                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        48587                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        48587                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data      1766028                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      1766028                       # number of WriteLineReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     20912969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20912969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     20912969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20912969                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1454792294000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1454792294000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3883360000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3883360000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data  95475537500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  95475537500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1458675654000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1458675654000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1458675654000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1458675654000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.094188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.094188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005871                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005871                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data     0.027468                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.027468                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.091008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.091008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.091008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.091008                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69726.114773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69726.114773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79925.906107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79925.906107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 54062.301107                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 54062.301107                       # average WriteLineReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69749.811899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69749.811899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69749.811899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69749.811899                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                36                       # number of replacements
system.cpu.icache.tags.tagsinuse          3544.293584                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677314185                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          180665.293412                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  3544.293584                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.432653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.432653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3713                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         3713                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.453247                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709275485                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709275485                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677314185                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677314185                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677314185                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677314185                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677314185                       # number of overall hits
system.cpu.icache.overall_hits::total       677314185                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3749                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3749                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3749                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3749                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3749                       # number of overall misses
system.cpu.icache.overall_misses::total          3749                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    286014000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    286014000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    286014000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    286014000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    286014000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    286014000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76290.744198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76290.744198                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76290.744198                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76290.744198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76290.744198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76290.744198                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           36                       # number of writebacks
system.cpu.icache.writebacks::total                36                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3749                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3749                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    282265000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    282265000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    282265000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    282265000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    282265000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    282265000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75290.744198                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75290.744198                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75290.744198                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75290.744198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75290.744198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75290.744198                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  19070433                       # number of replacements
system.l2.tags.tagsinuse                 64818.500245                       # Cycle average of tags in use
system.l2.tags.total_refs                    24381002                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19135948                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.274094                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              384483247000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    13613.976006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        114.127415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      51090.396823                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.207733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.779578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989052                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32752                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999680                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              185789242915                       # Number of tag accesses
system.l2.tags.data_accesses             185789242915                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3425552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3425552                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           36                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               36                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               1654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1654                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        2958593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2958593                       # number of ReadSharedReq hits
system.l2.InvalidateReq_hits::cpu.data         605428                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            605428                       # number of InvalidateReq hits
system.l2.demand_hits::cpu.data               2960247                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2960247                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              2960247                       # number of overall hits
system.l2.overall_hits::total                 2960247                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            46933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46933                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3749                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     17905789                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        17905789                       # number of ReadSharedReq misses
system.l2.InvalidateReq_misses::cpu.data      1160600                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         1160600                       # number of InvalidateReq misses
system.l2.demand_misses::cpu.inst                3749                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            17952722                       # number of demand (read+write) misses
system.l2.demand_misses::total               17956471                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3749                       # number of overall misses
system.l2.overall_misses::cpu.data           17952722                       # number of overall misses
system.l2.overall_misses::total              17956471                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3793112500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3793112500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    276641500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    276641500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1392430492500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1392430492500                       # number of ReadSharedReq miss cycles
system.l2.InvalidateReq_miss_latency::cpu.data  86469501500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total  86469501500                       # number of InvalidateReq miss cycles
system.l2.demand_miss_latency::cpu.inst     276641500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1396223605000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1396500246500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    276641500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1396223605000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1396500246500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3425552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3425552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           36                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           36                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          48587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     20864382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20864382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::cpu.data      1766028                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       1766028                       # number of InvalidateReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3749                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          20912969                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20916718                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3749                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         20912969                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20916718                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.965958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965958                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.858199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858199                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_miss_rate::cpu.data     0.657181                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.657181                       # miss rate for InvalidateReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.858449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.858475                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.858449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.858475                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80819.732384                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80819.732384                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 73790.744198                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73790.744198                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 77764.263418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77764.263418                       # average ReadSharedReq miss latency
system.l2.InvalidateReq_avg_miss_latency::cpu.data 74504.137084                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 74504.137084                       # average InvalidateReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 73790.744198                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77772.251194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77771.419924                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 73790.744198                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77772.251194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77771.419924                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1624908                       # number of writebacks
system.l2.writebacks::total                   1624908                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        21992                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         21992                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        46933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46933                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3749                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3749                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     17905789                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     17905789                       # number of ReadSharedReq MSHR misses
system.l2.InvalidateReq_mshr_misses::cpu.data      1160600                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      1160600                       # number of InvalidateReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       17952722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17956471                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      17952722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17956471                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3323782500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3323782500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    239151500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    239151500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1213372602500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1213372602500                       # number of ReadSharedReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::cpu.data  74863501500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  74863501500                       # number of InvalidateReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    239151500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1216696385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1216935536500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    239151500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1216696385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1216935536500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.965958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.858199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.858199                       # mshr miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_mshr_miss_rate::cpu.data     0.657181                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.657181                       # mshr miss rate for InvalidateReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.858449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.858475                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.858449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.858475                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70819.732384                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70819.732384                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 63790.744198                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63790.744198                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67764.263418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67764.263418                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::cpu.data 64504.137084                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 64504.137084                       # average InvalidateReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63790.744198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67772.251194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67771.419924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63790.744198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67772.251194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67771.419924                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           17909538                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1624908                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17422263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1207533                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1207533                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17909538                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57281313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     57281313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57281313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    165935832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    165935832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165935832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          38164242                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                38164242    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            38164242                       # Request fanout histogram
system.membus.reqLayer2.occupancy         39812697500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44965001500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     45353587                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     22670841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          45254                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        45254                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          20868131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5050460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           36                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        36690778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            48587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           48587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3749                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20864382                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      1766028                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      1766028                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     68028799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68036333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    194708168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              194738448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19070433                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         41753179                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001084                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032904                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41707925     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  45254      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41753179                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24389587500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3749000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21795983000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
