Warning: Ignoring compile_fix_multiple_port_nets = TRUE. (UIO-60)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
| fast                               | 1.300000                |           |
| fast_leakage                       | 1.300000                |           |
| fastz                              | 1.300000                |           |
| slow                               | 1.300000                |           |
| typical                            | 1.300000                |           |
| typical_leakage                    | 1.300000                |           |
============================================================================


Information: There are 14 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'inout_port_0'
  Processing 'spi_SlaveMode'
Warning: The design named spi_SlaveMode has 33 out of 64 cells marked size-only, which may limit optimization. (OPT-301)
  Processing 'BitDistributor8'
  Processing 'spi_fifo_DATAWIDTH8_0'
Warning: The design named spi_fifo_DATAWIDTH8_0 has 40 out of 91 cells marked size-only, which may limit optimization. (OPT-301)
  Processing 'spi_MasterMode'
  Processing 'spi_combine'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: A non-unate path in clock network for clock 'spi_SlaveMode_u/sck_i'
 from pin 'spi_SlaveMode_u/U59/ZN' is detected. (TIM-052)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'spi_MasterMode_DW01_dec_0'
Warning: A non-unate path in clock network for clock 'spi_SlaveMode_u/sck_i'
 from pin 'spi_SlaveMode_u/U59/ZN' is detected. (TIM-052)
Warning: A non-unate path in clock network for clock 'spi_SlaveMode_u/sck_i'
 from pin 'spi_SlaveMode_u/U59/ZN' is detected. (TIM-052)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   21169.6      0.00       0.0       0.0                          
    0:00:01   21169.6      0.00       0.0       0.0                          
    0:00:01   21169.6      0.00       0.0       0.0                          
    0:00:01   21169.6      0.00       0.0       0.0                          
    0:00:01   21169.6      0.00       0.0       0.0                          
    0:00:01   16636.0      0.00       0.0       0.0                          
    0:00:01   16634.4      0.00       0.0       0.0                          
    0:00:02   16634.4      0.00       0.0       0.0                          
    0:00:02   16634.4      0.00       0.0       0.0                          
    0:00:02   16624.7      0.00       0.0       0.0                          
    0:00:02   16624.7      0.00       0.0       0.0                          
    0:00:02   16624.7      0.00       0.0       0.0                          
    0:00:02   16624.7      0.00       0.0       0.0                          
    0:00:02   16624.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   16624.7      0.00       0.0       0.0                          
    0:00:02   16624.7      0.00       0.0       0.0                          
    0:00:02   16553.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   16553.8      0.00       0.0       0.0                          
    0:00:02   16553.8      0.00       0.0       0.0                          
    0:00:02   16495.7      0.00       0.0       0.0                          
    0:00:02   16463.5      0.00       0.0       0.0                          
    0:00:02   16457.0      0.00       0.0       0.0                          
    0:00:02   16457.0      0.00       0.0       0.0                          
    0:00:02   16457.0      0.00       0.0       0.0                          
    0:00:02   16457.0      0.00       0.0       0.0                          
    0:00:02   16457.0      0.00       0.0       0.0                          
    0:00:02   16457.0      0.00       0.0       0.0                          
    0:00:02   16457.0      0.00       0.0       0.0                          
    0:00:02   16457.0      0.00       0.0       0.0                          
    0:00:02   16457.0      0.00       0.0       0.0                          
    0:00:02   16457.0      0.00       0.0       0.0                          
    0:00:02   16469.9      0.00       0.0       0.0                          
Loading db file '/home/IC/SPI_CHIP/FDRY/scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
