Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 14:41:17 2018
| Host         : WAITEE-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_top_timing_summary_routed.rpt -pb led_top_timing_summary_routed.pb -rpx led_top_timing_summary_routed.rpx -warn_on_violation
| Design       : led_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: led/module/t_timer_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.005        0.000                      0                   65        0.217        0.000                      0                   65        3.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.005        0.000                      0                   65        0.217        0.000                      0                   65        3.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 2.267ns (57.113%)  route 1.702ns (42.887%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.851     5.949    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y78        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDCE (Prop_fdce_C_Q)         0.419     6.368 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.761     7.129    led/module/s_time[1]
    SLICE_X108Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.941 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.941    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.175 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.175    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.292 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.292    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.648 r  led/module/s_time_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.941     9.589    led/module/data0[23]
    SLICE_X109Y80        LUT3 (Prop_lut3_I2_O)        0.329     9.918 r  led/module/s_time[23]_i_1/O
                         net (fo=1, routed)           0.000     9.918    led/module/s_time_0[23]
    SLICE_X109Y80        FDCE                                         r  led/module/s_time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.672    13.460    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y80        FDCE                                         r  led/module/s_time_reg[23]/C
                         clock pessimism              0.424    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X109Y80        FDCE (Setup_fdce_C_D)        0.075    13.923    led/module/s_time_reg[23]
  -------------------------------------------------------------------
                         required time                         13.923    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 2.356ns (59.964%)  route 1.573ns (40.036%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 13.461 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.851     5.949    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y78        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDCE (Prop_fdce_C_Q)         0.419     6.368 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.761     7.129    led/module/s_time[1]
    SLICE_X108Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.941 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.941    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.175 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.175    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.292 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.292    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.409 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.409    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X108Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.732 r  led/module/s_time_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.812     9.544    led/module/data0[22]
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.334     9.878 r  led/module/s_time[22]_i_1/O
                         net (fo=1, routed)           0.000     9.878    led/module/s_time_0[22]
    SLICE_X109Y81        FDCE                                         r  led/module/s_time_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.673    13.461    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  led/module/s_time_reg[22]/C
                         clock pessimism              0.424    13.885    
                         clock uncertainty           -0.035    13.849    
    SLICE_X109Y81        FDCE (Setup_fdce_C_D)        0.075    13.924    led/module/s_time_reg[22]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 2.234ns (57.973%)  route 1.620ns (42.027%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 13.461 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.851     5.949    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y78        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDCE (Prop_fdce_C_Q)         0.419     6.368 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.761     7.129    led/module/s_time[1]
    SLICE_X108Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.941 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.941    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.175 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.175    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.292 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.292    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.607 r  led/module/s_time_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.859     9.465    led/module/data0[20]
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.337     9.802 r  led/module/s_time[20]_i_1/O
                         net (fo=1, routed)           0.000     9.802    led/module/s_time_0[20]
    SLICE_X109Y81        FDCE                                         r  led/module/s_time_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.673    13.461    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  led/module/s_time_reg[20]/C
                         clock pessimism              0.424    13.885    
                         clock uncertainty           -0.035    13.849    
    SLICE_X109Y81        FDCE (Setup_fdce_C_D)        0.075    13.924    led/module/s_time_reg[20]
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.966ns (25.653%)  route 2.800ns (74.347%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 13.461 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.851     5.949    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y80        FDCE                                         r  led/module/s_time_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.419     6.368 f  led/module/s_time_reg[19]/Q
                         net (fo=2, routed)           0.825     7.192    led/module/s_time[19]
    SLICE_X109Y81        LUT4 (Prop_lut4_I0_O)        0.299     7.491 r  led/module/s_time[23]_i_4/O
                         net (fo=1, routed)           1.091     8.583    led/module/s_time[23]_i_4_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.884     9.590    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y81        LUT3 (Prop_lut3_I1_O)        0.124     9.714 r  led/module/s_time[16]_i_1/O
                         net (fo=1, routed)           0.000     9.714    led/module/s_time_0[16]
    SLICE_X109Y81        FDCE                                         r  led/module/s_time_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.673    13.461    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  led/module/s_time_reg[16]/C
                         clock pessimism              0.465    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X109Y81        FDCE (Setup_fdce_C_D)        0.029    13.919    led/module/s_time_reg[16]
  -------------------------------------------------------------------
                         required time                         13.919    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.992ns (26.163%)  route 2.800ns (73.837%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 13.461 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.851     5.949    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y80        FDCE                                         r  led/module/s_time_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.419     6.368 f  led/module/s_time_reg[19]/Q
                         net (fo=2, routed)           0.825     7.192    led/module/s_time[19]
    SLICE_X109Y81        LUT4 (Prop_lut4_I0_O)        0.299     7.491 r  led/module/s_time[23]_i_4/O
                         net (fo=1, routed)           1.091     8.583    led/module/s_time[23]_i_4_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.884     9.590    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y81        LUT3 (Prop_lut3_I1_O)        0.150     9.740 r  led/module/s_time[21]_i_1/O
                         net (fo=1, routed)           0.000     9.740    led/module/s_time_0[21]
    SLICE_X109Y81        FDCE                                         r  led/module/s_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.673    13.461    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  led/module/s_time_reg[21]/C
                         clock pessimism              0.465    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X109Y81        FDCE (Setup_fdce_C_D)        0.075    13.965    led/module/s_time_reg[21]
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.966ns (26.082%)  route 2.738ns (73.918%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 13.461 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.851     5.949    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y80        FDCE                                         r  led/module/s_time_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.419     6.368 f  led/module/s_time_reg[19]/Q
                         net (fo=2, routed)           0.825     7.192    led/module/s_time[19]
    SLICE_X109Y81        LUT4 (Prop_lut4_I0_O)        0.299     7.491 r  led/module/s_time[23]_i_4/O
                         net (fo=1, routed)           1.091     8.583    led/module/s_time[23]_i_4_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.822     9.528    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y81        LUT3 (Prop_lut3_I1_O)        0.124     9.652 r  led/module/s_time[17]_i_1/O
                         net (fo=1, routed)           0.000     9.652    led/module/s_time_0[17]
    SLICE_X109Y81        FDCE                                         r  led/module/s_time_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.673    13.461    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y81        FDCE                                         r  led/module/s_time_reg[17]/C
                         clock pessimism              0.465    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X109Y81        FDCE (Setup_fdce_C_D)        0.031    13.921    led/module/s_time_reg[17]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.966ns (26.683%)  route 2.654ns (73.317%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.851     5.949    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y80        FDCE                                         r  led/module/s_time_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.419     6.368 f  led/module/s_time_reg[19]/Q
                         net (fo=2, routed)           0.825     7.192    led/module/s_time[19]
    SLICE_X109Y81        LUT4 (Prop_lut4_I0_O)        0.299     7.491 r  led/module/s_time[23]_i_4/O
                         net (fo=1, routed)           1.091     8.583    led/module/s_time[23]_i_4_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.738     9.445    led/module/s_time[23]_i_2_n_0
    SLICE_X110Y78        LUT3 (Prop_lut3_I1_O)        0.124     9.569 r  led/module/s_time[6]_i_1/O
                         net (fo=1, routed)           0.000     9.569    led/module/s_time_0[6]
    SLICE_X110Y78        FDCE                                         r  led/module/s_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.674    13.462    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y78        FDCE                                         r  led/module/s_time_reg[6]/C
                         clock pessimism              0.424    13.886    
                         clock uncertainty           -0.035    13.850    
    SLICE_X110Y78        FDCE (Setup_fdce_C_D)        0.031    13.881    led/module/s_time_reg[6]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.966ns (26.712%)  route 2.650ns (73.288%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.851     5.949    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y80        FDCE                                         r  led/module/s_time_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.419     6.368 f  led/module/s_time_reg[19]/Q
                         net (fo=2, routed)           0.825     7.192    led/module/s_time[19]
    SLICE_X109Y81        LUT4 (Prop_lut4_I0_O)        0.299     7.491 r  led/module/s_time[23]_i_4/O
                         net (fo=1, routed)           1.091     8.583    led/module/s_time[23]_i_4_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.734     9.441    led/module/s_time[23]_i_2_n_0
    SLICE_X110Y78        LUT2 (Prop_lut2_I0_O)        0.124     9.565 r  led/module/s_time[0]_i_1/O
                         net (fo=1, routed)           0.000     9.565    led/module/s_time_0[0]
    SLICE_X110Y78        FDCE                                         r  led/module/s_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.674    13.462    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y78        FDCE                                         r  led/module/s_time_reg[0]/C
                         clock pessimism              0.424    13.886    
                         clock uncertainty           -0.035    13.850    
    SLICE_X110Y78        FDCE (Setup_fdce_C_D)        0.029    13.879    led/module/s_time_reg[0]
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 1.979ns (55.013%)  route 1.618ns (44.987%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.851     5.949    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y78        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDCE (Prop_fdce_C_Q)         0.419     6.368 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.761     7.129    led/module/s_time[1]
    SLICE_X108Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.941 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.941    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.058 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.175 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.175    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.394 r  led/module/s_time_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.857     9.251    led/module/data0[13]
    SLICE_X109Y80        LUT3 (Prop_lut3_I2_O)        0.295     9.546 r  led/module/s_time[13]_i_1/O
                         net (fo=1, routed)           0.000     9.546    led/module/s_time_0[13]
    SLICE_X109Y80        FDCE                                         r  led/module/s_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.672    13.460    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y80        FDCE                                         r  led/module/s_time_reg[13]/C
                         clock pessimism              0.424    13.884    
                         clock uncertainty           -0.035    13.848    
    SLICE_X109Y80        FDCE (Setup_fdce_C_D)        0.029    13.877    led/module/s_time_reg[13]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.961ns (26.582%)  route 2.654ns (73.418%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.851     5.949    led/module/sysclk_IBUF_BUFG
    SLICE_X109Y80        FDCE                                         r  led/module/s_time_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.419     6.368 f  led/module/s_time_reg[19]/Q
                         net (fo=2, routed)           0.825     7.192    led/module/s_time[19]
    SLICE_X109Y81        LUT4 (Prop_lut4_I0_O)        0.299     7.491 r  led/module/s_time[23]_i_4/O
                         net (fo=1, routed)           1.091     8.583    led/module/s_time[23]_i_4_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124     8.707 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.738     9.445    led/module/s_time[23]_i_2_n_0
    SLICE_X110Y78        LUT3 (Prop_lut3_I1_O)        0.119     9.564 r  led/module/s_time[9]_i_1/O
                         net (fo=1, routed)           0.000     9.564    led/module/s_time_0[9]
    SLICE_X110Y78        FDCE                                         r  led/module/s_time_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.674    13.462    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y78        FDCE                                         r  led/module/s_time_reg[9]/C
                         clock pessimism              0.424    13.886    
                         clock uncertainty           -0.035    13.850    
    SLICE_X110Y78        FDCE (Setup_fdce_C_D)        0.075    13.925    led/module/s_time_reg[9]
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  4.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 R_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.708    sysclk_IBUF_BUFG
    SLICE_X102Y77        FDRE                                         r  R_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  R_out_reg/Q
                         net (fo=1, routed)           0.112     1.984    R_out
    SLICE_X102Y77        FDRE                                         r  led5_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.865     2.232    sysclk_IBUF_BUFG
    SLICE_X102Y77        FDRE                                         r  led5_r_reg/C
                         clock pessimism             -0.523     1.708    
    SLICE_X102Y77        FDRE (Hold_fdre_C_D)         0.059     1.767    led5_r_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.708    sysclk_IBUF_BUFG
    SLICE_X100Y77        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y77        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  count_reg[2]/Q
                         net (fo=13, routed)          0.130     2.002    count_reg_n_0_[2]
    SLICE_X101Y77        LUT5 (Prop_lut5_I1_O)        0.049     2.051 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.051    count[4]
    SLICE_X101Y77        FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.865     2.232    sysclk_IBUF_BUFG
    SLICE_X101Y77        FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.510     1.721    
    SLICE_X101Y77        FDRE (Hold_fdre_C_D)         0.107     1.828    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.708    sysclk_IBUF_BUFG
    SLICE_X100Y77        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y77        FDRE (Prop_fdre_C_Q)         0.164     1.872 r  count_reg[2]/Q
                         net (fo=13, routed)          0.130     2.002    count_reg_n_0_[2]
    SLICE_X101Y77        LUT4 (Prop_lut4_I3_O)        0.045     2.047 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.047    count[3]
    SLICE_X101Y77        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.865     2.232    sysclk_IBUF_BUFG
    SLICE_X101Y77        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.510     1.721    
    SLICE_X101Y77        FDRE (Hold_fdre_C_D)         0.092     1.813    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 led/last_speed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_blink_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.625     1.735    led/sysclk_IBUF_BUFG
    SLICE_X106Y77        FDRE                                         r  led/last_speed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDRE (Prop_fdre_C_Q)         0.128     1.863 r  led/last_speed_reg/Q
                         net (fo=5, routed)           0.107     1.970    led/last_speed
    SLICE_X106Y77        LUT5 (Prop_lut5_I3_O)        0.099     2.069 r  led/s_blink[2]_i_1/O
                         net (fo=1, routed)           0.000     2.069    led/s_blink[2]_i_1_n_0
    SLICE_X106Y77        FDRE                                         r  led/s_blink_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.892     2.259    led/sysclk_IBUF_BUFG
    SLICE_X106Y77        FDRE                                         r  led/s_blink_reg[2]/C
                         clock pessimism             -0.523     1.735    
    SLICE_X106Y77        FDRE (Hold_fdre_C_D)         0.092     1.827    led/s_blink_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 G_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_g_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.172%)  route 0.171ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.708    sysclk_IBUF_BUFG
    SLICE_X103Y78        FDRE                                         r  G_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  G_out_reg/Q
                         net (fo=1, routed)           0.171     2.020    G_out
    SLICE_X102Y76        FDRE                                         r  led5_g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.230    sysclk_IBUF_BUFG
    SLICE_X102Y76        FDRE                                         r  led5_g_reg/C
                         clock pessimism             -0.510     1.719    
    SLICE_X102Y76        FDRE (Hold_fdre_C_D)         0.059     1.778    led5_g_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 led/last_speed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_blink_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.823%)  route 0.108ns (32.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.625     1.735    led/sysclk_IBUF_BUFG
    SLICE_X106Y77        FDRE                                         r  led/last_speed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDRE (Prop_fdre_C_Q)         0.128     1.863 r  led/last_speed_reg/Q
                         net (fo=5, routed)           0.108     1.971    led/last_speed
    SLICE_X106Y77        LUT4 (Prop_lut4_I2_O)        0.099     2.070 r  led/s_blink[1]_i_1/O
                         net (fo=1, routed)           0.000     2.070    led/s_blink[1]_i_1_n_0
    SLICE_X106Y77        FDRE                                         r  led/s_blink_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.892     2.259    led/sysclk_IBUF_BUFG
    SLICE_X106Y77        FDRE                                         r  led/s_blink_reg[1]/C
                         clock pessimism             -0.523     1.735    
    SLICE_X106Y77        FDRE (Hold_fdre_C_D)         0.091     1.826    led/s_blink_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 B_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.615%)  route 0.190ns (57.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.708    sysclk_IBUF_BUFG
    SLICE_X103Y77        FDRE                                         r  B_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  B_out_reg/Q
                         net (fo=1, routed)           0.190     2.039    B_out
    SLICE_X100Y77        FDRE                                         r  led5_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.865     2.232    sysclk_IBUF_BUFG
    SLICE_X100Y77        FDRE                                         r  led5_b_reg/C
                         clock pessimism             -0.490     1.741    
    SLICE_X100Y77        FDRE (Hold_fdre_C_D)         0.052     1.793    led5_b_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.708    sysclk_IBUF_BUFG
    SLICE_X101Y77        FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.128     1.836 r  count_reg[4]/Q
                         net (fo=11, routed)          0.116     1.952    count_reg_n_0_[4]
    SLICE_X101Y77        LUT6 (Prop_lut6_I1_O)        0.098     2.050 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.050    count[6]
    SLICE_X101Y77        FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.865     2.232    sysclk_IBUF_BUFG
    SLICE_X101Y77        FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.523     1.708    
    SLICE_X101Y77        FDRE (Hold_fdre_C_D)         0.092     1.800    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 led/FSM_onehot_s_speed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/FSM_onehot_s_speed_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.625     1.735    led/sysclk_IBUF_BUFG
    SLICE_X106Y78        FDPE                                         r  led/FSM_onehot_s_speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDPE (Prop_fdpe_C_Q)         0.141     1.876 f  led/FSM_onehot_s_speed_reg[0]/Q
                         net (fo=7, routed)           0.157     2.033    led/s_speed[0]
    SLICE_X106Y78        LUT5 (Prop_lut5_I1_O)        0.045     2.078 r  led/FSM_onehot_s_speed[2]_i_1/O
                         net (fo=1, routed)           0.000     2.078    led/FSM_onehot_s_speed[2]_i_1_n_0
    SLICE_X106Y78        FDCE                                         r  led/FSM_onehot_s_speed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.893     2.260    led/sysclk_IBUF_BUFG
    SLICE_X106Y78        FDCE                                         r  led/FSM_onehot_s_speed_reg[2]/C
                         clock pessimism             -0.524     1.735    
    SLICE_X106Y78        FDCE (Hold_fdce_C_D)         0.092     1.827    led/FSM_onehot_s_speed_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.708    sysclk_IBUF_BUFG
    SLICE_X101Y77        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  count_reg[0]/Q
                         net (fo=15, routed)          0.204     2.053    count_reg_n_0_[0]
    SLICE_X101Y77        LUT2 (Prop_lut2_I0_O)        0.042     2.095 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.095    count[1]
    SLICE_X101Y77        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.865     2.232    sysclk_IBUF_BUFG
    SLICE_X101Y77        FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.523     1.708    
    SLICE_X101Y77        FDRE (Hold_fdre_C_D)         0.107     1.815    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y77   B_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y78   G_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y77   R_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X101Y77   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X101Y77   count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X100Y77   count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X101Y77   count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X101Y77   count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y78   count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y78   G_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y78   count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y78   count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y81   led/module/s_time_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y81   led/module/s_time_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y81   led/module/s_time_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y81   led/module/s_time_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y81   led/module/s_time_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y81   led/module/s_time_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y78   led/s_alarm_reg[4]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y77   B_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y78   G_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y77   R_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y77   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y77   count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y77   count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y77   count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y77   count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y78   count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y77   count_reg[6]/C



