<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'lab7_z4' consists of the following:&#x9;'mul' operation ('ret') [28]  (24.3 ns)&#xD;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html" projectName="lab7_z4" solutionName="sol1_1" date="2023-12-11T15:48:47.149+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (24.261ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html" projectName="lab7_z4" solutionName="sol1_1" date="2023-12-11T15:48:47.146+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-1015] Estimated delay Estimated delay (24.3ns)  of 'mul' operation ('ret') exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 1ns, effective cycle time: 9ns).&#xD;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1015 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1015.html" projectName="lab7_z4" solutionName="sol1_1" date="2023-12-11T15:48:47.144+0300" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
