{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7610, "design__instance__area": 111303, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 181, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 6, "power__internal__total": 0.009836475364863873, "power__switching__total": 0.004212506581097841, "power__leakage__total": 1.8315021179660107e-06, "power__total": 0.01405081432312727, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.6213961743267802, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6188095766508545, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5899192412646818, "timing__setup__ws__corner:nom_tt_025C_5v00": 49.779154651740235, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.589919, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 18, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 181, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.9182341813476087, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.9136138770776575, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3163381868214525, "timing__setup__ws__corner:nom_ss_125C_4v50": 41.29364345119942, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.316338, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 51.985077, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 181, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 5, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.48872818286794817, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.48702543376692353, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26878700026501023, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.56420170132802, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.268787, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 22, "design__max_fanout_violation__count": 181, "design__max_cap_violation__count": 14, "clock__skew__worst_hold": -0.48232219583468733, "clock__skew__worst_setup": 0.4809868195429012, "timing__hold__ws": 0.26723646274496654, "timing__setup__ws": 40.7615606139045, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.267236, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 51.471169, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.775 565.695", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__instance__count__total": 18829, "design__instance__count__welltap": 1863, "design__instance__count__diode": 1895, "design__instance__count__fill": 4277, "design__instance__count__decap": 6942, "design__io": 77, "design__die__area": 309874, "design__core__area": 284814, "design__instance__count__stdcell": 7610, "design__instance__area__stdcell": 111303, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.390793, "design__instance__utilization__stdcell": 0.390793, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 30767740, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 46275.6, "design__instance__displacement__mean": 6.0805, "design__instance__displacement__max": 87.92, "route__wirelength__estimated": 147205, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3522, "route__net__special": 2, "route__drc_errors__iter:1": 796, "route__wirelength__iter:1": 179687, "route__drc_errors__iter:2": 207, "route__wirelength__iter:2": 178235, "route__drc_errors__iter:3": 112, "route__wirelength__iter:3": 177958, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 177902, "route__drc_errors": 0, "route__wirelength": 177902, "route__vias": 27130, "route__vias__singlecut": 27130, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1342.5, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:nom_tt_025C_5v00": 2.55, "timing__unannotated_net_filtered__percent__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:nom_ss_125C_4v50": 2.55, "timing__unannotated_net_filtered__percent__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:nom_ff_n40C_5v50": 2.55, "timing__unannotated_net_filtered__percent__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 181, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 2, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.6113004719891278, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6092618804136558, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5875605723821579, "timing__setup__ws__corner:min_tt_025C_5v00": 50.039660942319586, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.587561, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:min_tt_025C_5v00": 2.55, "timing__unannotated_net_filtered__percent__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 18, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 181, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.9000032085446319, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8963336992998601, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3123917879465081, "timing__setup__ws__corner:min_ss_125C_4v50": 41.743999660715836, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.312392, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 52.286194, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:min_ss_125C_4v50": 2.55, "timing__unannotated_net_filtered__percent__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 181, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.48232219583468733, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4809868195429012, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26723646274496654, "timing__setup__ws__corner:min_ff_n40C_5v50": 53.73456853789952, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.267236, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:min_ff_n40C_5v50": 2.55, "timing__unannotated_net_filtered__percent__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 181, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.6336651382966003, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6304240641291482, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5928238068238528, "timing__setup__ws__corner:max_tt_025C_5v00": 49.46975236141668, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.592824, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:max_tt_025C_5v00": 2.55, "timing__unannotated_net_filtered__percent__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 22, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 181, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.9403280642517169, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9345697813493407, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3214141266335961, "timing__setup__ws__corner:max_ss_125C_4v50": 40.7615606139045, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.321414, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 51.471169, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:max_ss_125C_4v50": 2.55, "timing__unannotated_net_filtered__percent__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 181, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4965383800224687, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.494397758948148, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2706716039026117, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.36077331032655, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.270672, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:max_ff_n40C_5v50": 2.55, "timing__unannotated_net_filtered__percent__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 90, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99979, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000207796, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000218116, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.96398e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000218116, "ir__voltage__worst": 5, "ir__drop__avg": 3.96e-05, "ir__drop__worst": 0.000208, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}