<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////host/Xilinx/13.3/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>a_gal.rpt</ascFile><devFile>/host/Xilinx/13.3/ISE_DS/ISE/xbr/data/xc2c32a.chp</devFile><mfdFile>a_gal.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="12- 7-2011" design="a_gal" device="XC2C32A" eqnType="1" pkg="PC44" speed="-4" status="1" statusStr="Successful" swVersion="O.76xd" time="  5:31PM" version="1.0"/><inputs id="A0_SPECSIG"/><inputs id="A10_SPECSIG"/><inputs id="A11_SPECSIG"/><inputs id="A12_SPECSIG"/><inputs id="A13_SPECSIG"/><inputs id="A1_SPECSIG"/><inputs id="A2_SPECSIG"/><inputs id="A3_SPECSIG"/><inputs id="A4_SPECSIG"/><inputs id="A5_SPECSIG"/><inputs id="A6_SPECSIG"/><inputs id="A7_SPECSIG"/><inputs id="A8_SPECSIG"/><inputs id="A9_SPECSIG"/><inputs id="M1"/><inputs id="romacc"/><global_inputs id="CLOCK" use="GCK"/><pin id="FB1_MC1_PIN44" iostd="LVCMOS18" pinnum="44" signal="mapterm" use="O"/><pin id="FB1_MC2_PIN43" iostd="LVCMOS18" pinnum="43" signal="ideio0" use="O"/><pin id="FB1_MC3_PIN42" iostd="LVCMOS18" pinnum="42" signal="ideio1" use="O"/><pin id="FB1_MC4_PIN40" iostd="LVCMOS18" pinnum="40" signal="automap" use="O"/><pin id="FB1_MC5_PIN39" iostd="LVCMOS18" pinnum="39" signal="mapcond" use="O"/><pin id="FB1_MC6_PIN38" iostd="LVCMOS18" iostyle="KPR" pinnum="38" signal="A0_SPECSIG" use="I"/><pin id="FB1_MC7_PIN37" iostd="LVCMOS18" iostyle="KPR" pinnum="37" signal="A10_SPECSIG" use="I"/><pin id="FB1_MC8_PIN36" iostd="LVCMOS18" iostyle="KPR" pinnum="36" signal="A11_SPECSIG" use="I"/><pin id="FB1_MC9_PIN35" iostd="LVCMOS18" iostyle="KPR" pinnum="35" signal="A12_SPECSIG" use="I"/><pin id="FB1_MC10_PIN34" iostd="LVCMOS18" iostyle="KPR" pinnum="34" signal="A13_SPECSIG" use="I"/><pin id="FB1_MC11_PIN33" iostd="LVCMOS18" iostyle="KPR" pinnum="33" signal="A1_SPECSIG" use="I"/><pin id="FB1_MC12_PIN29" iostd="LVCMOS18" iostyle="KPR" pinnum="29" signal="A2_SPECSIG" use="I"/><pin id="FB1_MC13_PIN28" iostd="LVCMOS18" iostyle="KPR" pinnum="28" signal="A3_SPECSIG" use="I"/><pin id="FB1_MC14_PIN27" iostd="LVCMOS18" iostyle="KPR" pinnum="27" signal="A4_SPECSIG" use="I"/><pin id="FB1_MC15_PIN26" iostd="LVCMOS18" iostyle="KPR" pinnum="26" signal="A5_SPECSIG" use="I"/><pin id="FB1_MC16_PIN25" iostd="LVCMOS18" iostyle="KPR" pinnum="25" signal="A6_SPECSIG" use="I"/><pin id="FB2_MC1_PIN1" iostd="LVCMOS18" iostyle="KPR" pinnum="1" signal="A7_SPECSIG" use="I"/><pin id="FB2_MC2_PIN2" iostd="LVCMOS18" iostyle="KPR" pinnum="2" signal="A8_SPECSIG" use="I"/><pin id="FB2_MC3_PIN3" iostd="LVCMOS18" iostyle="KPR" pinnum="3" signal="A9_SPECSIG" use="I"/><pin id="FB2_MC4_PIN4" iostd="LVCMOS18" iostyle="KPR" pinnum="4" signal="M1" use="I"/><pin id="FB2_MC5_PIN5" iostd="LVCMOS18" iostyle="KPR" pinnum="5" signal="CLOCK" use="GCK"/><pin id="FB2_MC6_PIN6" iostd="LVCMOS18" iostyle="KPR" pinnum="6" signal="romacc" use="I"/><pin id="FB2_MC7_PIN7" pinnum="7"/><pin id="FB2_MC8_PIN8" pinnum="8"/><pin id="FB2_MC9_PIN9" pinnum="9"/><pin id="FB2_MC10_PIN11" pinnum="11"/><pin id="FB2_MC11_PIN12" pinnum="12"/><pin id="FB2_MC12_PIN14" pinnum="14"/><pin id="FB2_MC13_PIN18" pinnum="18"/><pin id="FB2_MC14_PIN19" pinnum="19"/><pin id="FB2_MC15_PIN20" pinnum="20"/><pin id="FB2_MC16_PIN22" pinnum="22"/><pin id="FB_PIN41" pinnum="41" use="VCCAUX"/><pin id="FB_PIN13" pinnum="13" use="VCCIO-1.8"/><pin id="FB_PIN21" pinnum="21" use="VCC"/><pin id="FB_PIN32" pinnum="32" use="VCCIO-1.8"/><fblock id="FB1" pinUse="16"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN44" sigUse="16" signal="mapterm"><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_1"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN43" sigUse="7" signal="ideio0"><eq_pterm ptindx="FB1_13"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN42" sigUse="5" signal="ideio1"><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN40" sigUse="1" signal="automap"><eq_pterm ptindx="FB1_19"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN39" sigUse="1" signal="mapcond"><eq_pterm ptindx="FB1_19"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN38"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN37"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN36"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN35"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN34"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN33"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN29"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN28"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN27"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN26"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN25" sigUse="17" signal="sig_mapcond"><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_7"/></macrocell><fbinput id="FB1_I1" signal="A0_SPECSIG"/><fbinput id="FB1_I2" signal="A10_SPECSIG"/><fbinput id="FB1_I3" signal="A11_SPECSIG"/><fbinput id="FB1_I4" signal="A12_SPECSIG"/><fbinput id="FB1_I5" signal="A13_SPECSIG"/><fbinput id="FB1_I6" signal="A1_SPECSIG"/><fbinput id="FB1_I7" signal="A2_SPECSIG"/><fbinput id="FB1_I8" signal="A3_SPECSIG"/><fbinput id="FB1_I9" signal="A4_SPECSIG"/><fbinput id="FB1_I10" signal="A5_SPECSIG"/><fbinput id="FB1_I11" signal="A6_SPECSIG"/><fbinput id="FB1_I12" signal="A7_SPECSIG"/><fbinput id="FB1_I13" signal="A8_SPECSIG"/><fbinput id="FB1_I14" signal="A9_SPECSIG"/><fbinput id="FB1_I15" signal="M1"/><fbinput id="FB1_I16" signal="romacc"/><fbinput id="FB1_I17" signal="sig_mapcond"/><PAL><pterm id="FB1_0"><signal id="A7_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/></pterm><pterm id="FB1_1"><signal id="A7_SPECSIG" negated="ON"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/></pterm><pterm id="FB1_2"><signal id="A7_SPECSIG" negated="ON"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3"><signal id="A7_SPECSIG" negated="ON"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4"><signal id="A7_SPECSIG" negated="ON"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5"><signal id="sig_mapcond"/><signal id="A7_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG"/><signal id="A11_SPECSIG"/><signal id="A10_SPECSIG"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG"/><signal id="A8_SPECSIG"/><signal id="A6_SPECSIG"/></pterm><pterm id="FB1_6"><signal id="sig_mapcond" negated="ON"/><signal id="A7_SPECSIG"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/></pterm><pterm id="FB1_7"><signal id="sig_mapcond" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A6_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/></pterm><pterm id="FB1_8"><signal id="sig_mapcond" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG"/><signal id="A6_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9"><signal id="sig_mapcond" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A5_SPECSIG" negated="ON"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_10"><signal id="sig_mapcond" negated="ON"/><signal id="A7_SPECSIG" negated="ON"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="A13_SPECSIG" negated="ON"/><signal id="A12_SPECSIG" negated="ON"/><signal id="A11_SPECSIG" negated="ON"/><signal id="A10_SPECSIG" negated="ON"/><signal id="romacc"/><signal id="M1"/><signal id="A9_SPECSIG" negated="ON"/><signal id="A8_SPECSIG" negated="ON"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13"><signal id="A7_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A4_SPECSIG" negated="ON"/><signal id="A3_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16"><signal id="A7_SPECSIG"/><signal id="A5_SPECSIG"/><signal id="A6_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_19"><signal id="sig_mapcond"/></pterm><pterm id="FB1_22"><signal id="sig_mapcond"/></pterm></PAL><equation id="mapterm"><d2><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_1"/></d2></equation><equation id="ideio0"><d1><eq_pterm ptindx="FB1_13"/></d1></equation><equation id="ideio1"><d1><eq_pterm ptindx="FB1_16"/></d1></equation><equation id="automap" regUse="DFF"><d1><eq_pterm ptindx="FB1_19"/></d1><clk><fastsig signal="CLOCK"/></clk><prld ptindx="GND"/></equation><equation id="mapcond" regUse="DFF"><d1><eq_pterm ptindx="FB1_19"/></d1><clk><fastsig signal="CLOCK"/></clk><prld ptindx="GND"/></equation><equation id="sig_mapcond" regUse="TFF"><d2><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_7"/></d2><clk><fastsig signal="CLOCK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="5"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN2"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN3"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN5"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN6"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN8"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN9"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN11"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN12"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN14"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN18"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN19"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN20"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN22"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'a_gal.ise'.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c*-*-*" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="A0_SPECSIG" value="A&lt;0&gt;"/><specSig signal="A10_SPECSIG" value="A&lt;10&gt;"/><specSig signal="A11_SPECSIG" value="A&lt;11&gt;"/><specSig signal="A12_SPECSIG" value="A&lt;12&gt;"/><specSig signal="A13_SPECSIG" value="A&lt;13&gt;"/><specSig signal="A1_SPECSIG" value="A&lt;1&gt;"/><specSig signal="A2_SPECSIG" value="A&lt;2&gt;"/><specSig signal="A3_SPECSIG" value="A&lt;3&gt;"/><specSig signal="A4_SPECSIG" value="A&lt;4&gt;"/><specSig signal="A5_SPECSIG" value="A&lt;5&gt;"/><specSig signal="A6_SPECSIG" value="A&lt;6&gt;"/><specSig signal="A7_SPECSIG" value="A&lt;7&gt;"/><specSig signal="A8_SPECSIG" value="A&lt;8&gt;"/><specSig signal="A9_SPECSIG" value="A&lt;9&gt;"/></document>
