#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Oct 17 18:58:01 2017
# Process ID: 13508
# Current directory: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18876 D:\Users\Ryan\Documents\ECE369a\lab369a\LAB8-11\DatapathComponents\lab8-11\lab8-11.xpr
# Log file: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/vivado.log
# Journal file: D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg_tb.v D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg_tb.v D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg_tb.v D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg_tb.v}
update_compile_order -fileset sim_1
launch_simulation -mode post-implementation -type timing
source Processor_tb.tcl
close_sim
close_design
set_property top DecodeExecuteReg_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -mode post-implementation -type timing
source DecodeExecuteReg_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_design
launch_simulation -mode post-implementation -type timing
source DecodeExecuteReg_tb.tcl
close_sim
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller_tb.v w ]
add_files -fileset sim_1 D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/Controller_tb.v
update_compile_order -fileset sim_1
set_property top Controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -mode post-implementation -type timing
launch_simulation -mode post-implementation -type timing
source Controller_tb.tcl
close_sim
launch_simulation -mode post-implementation -type timing
source Controller_tb.tcl
run 1000 ns
close_sim
launch_simulation
source Controller_tb.tcl
launch_simulation -mode post-implementation -type timing
source Controller_tb.tcl
run 1000 ns
close_sim
close_sim
close_design
synth_design -rtl -name rtl_1
set_property top Processor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -mode post-implementation -type timing
source Processor_tb.tcl
restart
add_wave {{/Processor_tb/u0/ALU/ALUResult}} 
add_wave {{/Processor_tb/u0/ExecuteALUResult}} 
add_wave {{/Processor_tb/u0/MemoryALUResult}} 
run 50000 ns
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
restart
run 50000 ns
close_sim
refresh_design
launch_simulation -mode post-implementation -type timing
source Processor_tb.tcl
add_wave {{/Processor_tb/u0/ExecuteALUResult}} 
add_wave {{/Processor_tb/u0/MemoryALUResult}} 
restart
run 50000 ns
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
refresh_design
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
source Processor_tb.tcl
restart
add_wave {{/Processor_tb/u0/ExecuteALUResult}} 
add_wave {{/Processor_tb/u0/MemoryALUResult}} 
run 50000 ns
restart
add_wave {{/Processor_tb/u0/FetchInst}} 
add_wave {{/Processor_tb/u0/DecodeInst}} 
add_wave {{/Processor_tb/u0/HIout}} 
add_wave {{/Processor_tb/u0/LOout}} 
add_wave {{/Processor_tb/u0/PCAddrOut}} 
add_wave {{/Processor_tb/u0/WBWriteData}} 
run 50000 ns
restart
add_wave {{/Processor_tb/u0/ExecuteReadData1}} 
add_wave {{/Processor_tb/u0/ALUInB}} 
add_wave {{/Processor_tb/u0/ExecuteALUControl}} 
run 50000 ns
current_design rtl_1
add_wave {{/Processor_tb/u0/ExecuteALUSrc}} 
restart
run 50000 ns
add_wave {{/Processor_tb/u0/DecodeALUSrc}} 
restart
run 50000 ns
add_wave {{/Processor_tb/u0/ExecuteSignExtend}} 
restart
run 50000 ns
close_sim
close_design
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
source Processor_tb.tcl
add_wave {{/Processor_tb/u0/ExecuteReadData1}} 
add_wave {{/Processor_tb/u0/ALUInB}} 
add_wave {{/Processor_tb/u0/ExecuteALUResult}} 
add_wave {{/Processor_tb/u0/WBWriteData}} 
add_wave {{/Processor_tb/u0/PCAddrOut}} 
restart
run 50000 ns
add_wave {{/Processor_tb/u0/ExecuteALUControl}} 
add_wave {{/Processor_tb/u0/ExecuteALUSrc}} 
restart
run 50000 ns
add_wave {{/Processor_tb/u0/DecodeReadData1}} 
add_wave {{/Processor_tb/u0/DecodeReadData2}} 
add_wave {{/Processor_tb/u0/DecodeALUSrc}} 
restart
run 50000 ns
add_wave {{/Processor_tb/u0/DecodeALUControl}} 
restart
run 50000 ns
add_wave {{/Processor_tb/u0/FetchInst}} 
add_wave {{/Processor_tb/u0/DecodeInst}} 
restart
run 50000 ns
close_sim
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
source Processor_tb.tcl
add_wave {{/Processor_tb/u0/PCAddrOut}} 
add_wave {{/Processor_tb/u0/WBWriteData}} 
add_wave {{/Processor_tb/u0/ExecuteALUResult}} 
add_wave {{/Processor_tb/u0/ExecuteReadData1}} 
add_wave {{/Processor_tb/u0/ALUInB}} 
restart
run 50000 ns
add_wave {{/Processor_tb/u0/ExecuteALUControl}} 
add_wave {{/Processor_tb/u0/ExecuteALUSrc}} 
restart
run 50000 ns
synth_design -rtl -name rtl_1
add_wave {{/Processor_tb/u0/DecodeReadData1}} 
add_wave {{/Processor_tb/u0/DecodeReadData2}} 
add_wave {{/Processor_tb/u0/ExecuteReadData2}} 
restart
run 50000 ns
add_wave {{/Processor_tb/u0/FetchInst}} 
restart
run 50000 ns
add_wave {{/Processor_tb/u0/DecodeInst}} 
restart
run 50000 ns
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
add_files -fileset sim_1 -norecurse D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
set_property xsim.view D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg [get_filesets sim_1]
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
restart
run 50000 ns
close_sim
launch_simulation -mode post-implementation -type timing
refresh_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
add_wave {{/Processor_tb/u0/WBRegWriteXorOut}} 
restart
run 50000 ns
add_wave {{/Processor_tb/u0/WBDstAddr}} 
restart
run 50000 ns
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
close_design
launch_runs impl_1
wait_on_run impl_1
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
restart
run 50000 ns
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_sim
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
add_wave {{/Processor_tb/u0/DecodeReadReg1}} 
restart
run 50000 ns
restart
run 50000 ns
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
restart
run 50000 ns
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_sim
close_design
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
close_sim
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
add_wave {{/Processor_tb/u0/HIout}} 
add_wave {{/Processor_tb/u0/LOout}} 
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
add_wave {{/Processor_tb/u0/MemoryWriteHI}} 
add_wave {{/Processor_tb/u0/MemoryWriteLO}} 
restart
run 50000 ns
run 50000 ns
add_wave {{/Processor_tb/u0/ExecuteALUResultHI}} 
restart
run 50000 ns
run 50000 ns
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
add_wave {{/Processor_tb/u0/ExecuteWriteHI}} 
add_wave {{/Processor_tb/u0/DecodeWriteHI}} 
restart
run 50000 ns
run 50000 ns
synth_design -rtl -name rtl_1
close_design
close_design
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
run 50000 ns
file mkdir D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.srcs/sources_1/new
close [ open D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.srcs/sources_1/new/SignExtensionHalfByte.v w ]
add_files D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.srcs/sources_1/new/SignExtensionHalfByte.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
close_design
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
run 50000 ns
close_sim
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
run 50000 ns
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_sim
close_design
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
run 50000 ns
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_sim
close_design
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
run 50000 ns
synth_design -rtl -name rtl_1
add_wave {{/Processor_tb/u0/ExecuteMFHI}} 
add_wave {{/Processor_tb/u0/ExecuteMTHI}} 
add_wave {{/Processor_tb/u0/ExecuteMTLO}} 
restart
run 50000 ns
run 50000 ns
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
close_design
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
run 50000 ns
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_sim
close_design
launch_simulation -mode post-implementation -type timing
open_wave_config D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
run 50000 ns
run 50000 ns
add_wave {{/Processor_tb/u0/HIout}} 
add_wave {{/Processor_tb/u0/LOout}} 
save_wave_config {D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
