
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1383278                       # Simulator instruction rate (inst/s)
host_mem_usage                              201517004                       # Number of bytes of host memory used
host_op_rate                                  1591094                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4104.88                       # Real time elapsed on the host
host_tick_rate                              254962341                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5678187131                       # Number of instructions simulated
sim_ops                                    6531249387                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589672683                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   62                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   48                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       758735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1517415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                147421164                       # Number of branches fetched
system.switch_cpus0.committedInsts          854894359                       # Number of instructions committed
system.switch_cpus0.committedOps            973503063                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2509807367                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles        2509807367                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    240402018                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    232323366                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts    116193956                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           18246331                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    808339653                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           808339653                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1379628440                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    697179237                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          191398104                       # Number of load instructions
system.switch_cpus0.num_mem_refs            335766211                       # number of memory refs
system.switch_cpus0.num_store_insts         144368107                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses    149976888                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts           149976888                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads    187004420                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes    110003045                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        534278412     54.88%     54.88% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        18226610      1.87%     56.75% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       16795791      1.73%     58.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       11108271      1.14%     59.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        4572067      0.47%     60.09% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      15147514      1.56%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc     18229835      1.87%     63.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        2551297      0.26%     63.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc      15817326      1.62%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         1009791      0.10%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       191398104     19.66%     85.17% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      144368107     14.83%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         973503125                       # Class of executed instruction
system.switch_cpus1.Branches                158851690                       # Number of branches fetched
system.switch_cpus1.committedInsts          850798939                       # Number of instructions committed
system.switch_cpus1.committedOps            985445451                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2509807269                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles        2509807269                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    279608109                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    273403573                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts    120902527                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           27972793                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    826941889                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           826941889                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1371062972                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    712099705                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          184891349                       # Number of load instructions
system.switch_cpus1.num_mem_refs            322035728                       # number of memory refs
system.switch_cpus1.num_store_insts         137144379                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses    115399708                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts           115399708                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads    143782617                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes     84548660                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        568477695     57.69%     57.69% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        29435949      2.99%     60.67% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       12895109      1.31%     61.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        8531431      0.87%     62.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3510433      0.36%     63.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      11633674      1.18%     64.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc     13999247      1.42%     65.81% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        1958561      0.20%     66.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc      12143649      1.23%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu          775551      0.08%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc          48472      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       184891349     18.76%     86.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      137144379     13.92%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         985445499                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests          160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5752185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11504371                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            242                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             747324                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       441650                       # Transaction distribution
system.membus.trans_dist::CleanEvict           317029                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11411                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11411                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        747325                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1136496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1139654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2276150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2276150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     76687616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     76961664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    153649280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               153649280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            758736                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  758736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              758736                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2868857261                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2880996995                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7228697365                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.data     19897088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     28597248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          48494336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     28193280                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       28193280                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       155446                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       223416                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             378862                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       220260                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            220260                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.data     19011355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     27324221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             46335577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      26938236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            26938236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      26938236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     19011355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     27324221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            73273813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    440520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples    310788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    446621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000651291420                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        24681                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        24681                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1621803                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            416139                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     378862                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    220260                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   757724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  440520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            45704                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            46722                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            44037                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            47176                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            47563                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            44890                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            49105                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            52155                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            52890                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            50681                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           46987                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           44974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           47303                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           45323                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           46959                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           44940                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            26864                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            27608                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            26174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            27752                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            27930                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            26158                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            28441                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            30436                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            30478                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            29822                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           26746                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           24798                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           26988                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           25414                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           27800                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           27090                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 17231212316                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3787045000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            31432631066                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22750.21                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41500.21                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  379577                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 199058                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.12                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.19                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               757724                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              440520                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 375817                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 376146                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2894                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   2552                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 22519                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 22584                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 24694                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 24715                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 24707                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 24712                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 24713                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 24712                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 24710                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 24719                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 24716                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 24707                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 24721                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 24740                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 24715                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 24681                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 24681                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 24681                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    77                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       619272                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   123.800178                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.859958                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    19.714134                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        47173      7.62%      7.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       569216     91.92%     99.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         2826      0.46%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           35      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       619272                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        24681                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     30.687371                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    29.091502                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.878327                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              9      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           128      0.52%      0.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          685      2.78%      3.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1710      6.93%     10.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3080     12.48%     22.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3981     16.13%     38.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         4029     16.32%     55.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         3568     14.46%     69.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         2783     11.28%     80.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         1899      7.69%     88.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1286      5.21%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          736      2.98%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          395      1.60%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          204      0.83%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           92      0.37%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           51      0.21%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           27      0.11%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           11      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        24681                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        24681                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.847697                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.837186                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.597486                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2093      8.48%      8.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              66      0.27%      8.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           22245     90.13%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              68      0.28%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             205      0.83%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        24681                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              48474176                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  20160                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               28191936                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               48494336                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            28193280                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       46.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       26.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    46.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    26.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.57                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046587908546                       # Total gap between requests
system.mem_ctrls0.avgGap                   1746869.43                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     19890432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     28583744                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     28191936                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 19004995.481189489365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 27311318.605622902513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 26936952.213304530829                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data       310892                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       446832                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       440520                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  12856047028                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  18576584038                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24168421305412                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     41352.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     41573.98                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  54863391.69                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2212436100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1175937675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2713606980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1143889920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    236842910460                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    202440782880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      529146399615                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       505.591077                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 523836840119                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 487804932564                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2209173120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1174199565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2694293280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1155514860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    234895015260                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    204083485920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      528828517605                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       505.287346                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 528117022204                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 483524750479                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.data     19966848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     28656896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          48623744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     28337920                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       28337920                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       155991                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       223882                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             379873                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       221390                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            221390                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.data     19078010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     27381214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             46459224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      27076438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            27076438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      27076438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     19078010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     27381214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            73535662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    442780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples    311891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    447565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000626947794                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        24814                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        24814                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1625930                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            418267                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     379874                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    221390                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   759748                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  442780                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            45891                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            46590                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            44570                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            47267                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            47720                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            44522                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            49532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            51869                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            53484                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            50508                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           46889                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           45224                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           47843                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           45262                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           47492                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           44793                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            26828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            27628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            26392                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            28090                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            27843                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            26006                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            28942                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            29706                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            31604                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            29232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           25970                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           25186                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           27464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           25874                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           28784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           27200                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 17293844654                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3797280000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            31533644654                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22771.36                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41521.36                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  380687                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 200102                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.13                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.19                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               759748                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              442780                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 376813                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 377141                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2920                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   2582                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 22601                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 22670                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 24828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 24835                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 24833                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 24838                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 24853                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 24856                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 24846                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 24850                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 24846                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 24840                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 24855                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 24863                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 24836                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 24815                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 24814                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 24814                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    71                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       621415                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   123.815795                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   121.857163                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    19.990756                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        47472      7.64%      7.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       570964     91.88%     99.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         2894      0.47%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           56      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       621415                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        24814                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.605223                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.032692                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.808896                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             13      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           121      0.49%      0.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          647      2.61%      3.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1727      6.96%     10.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         3165     12.75%     22.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         4059     16.36%     39.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4139     16.68%     55.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         3592     14.48%     70.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         2697     10.87%     81.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         1896      7.64%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1249      5.03%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          724      2.92%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          372      1.50%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          221      0.89%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          104      0.42%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           51      0.21%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           25      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            8      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        24814                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        24814                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.842710                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.832130                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.598871                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2150      8.66%      8.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              61      0.25%      8.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           22342     90.04%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              64      0.26%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             197      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        24814                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              48605184                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  18688                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               28335936                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               48623872                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            28337920                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       46.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       27.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    46.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    27.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.57                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046587936485                       # Total gap between requests
system.mem_ctrls1.avgGap                   1740646.27                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     19961024                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     28644160                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     28335936                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 19072445.028841752559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 27369045.145046055317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 27074541.952395733446                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data       311982                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       447766                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       442780                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  12908566344                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  18625078310                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24188126200137                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     41376.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     41595.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  54627865.31                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2224759740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1182487845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2723874300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1155259080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    238077558960                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    201401078880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      529381854405                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       505.816050                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 521123610692                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 490518161991                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2212150500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1175782080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2698641540                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1155890700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    234583927500                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    204345419520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      528788647440                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       505.249250                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 528804011594                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 482837761089                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   953410327317                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1046589672683                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2000204391                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    854894422                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2855098813                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2000204391                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    854894422                       # number of overall hits
system.cpu0.icache.overall_hits::total     2855098813                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          886                       # number of overall misses
system.cpu0.icache.overall_misses::total          886                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu0.inst   2000205277                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    854894422                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2855099699                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2000205277                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    854894422                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2855099699                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          262                       # number of writebacks
system.cpu0.icache.writebacks::total              262                       # number of writebacks
system.cpu0.icache.replacements                   262                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2000204391                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    854894422                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2855098813                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    854894422                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2855099699                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.952106                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2855099699                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              886                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3222460.156885                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   623.952106                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999923                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     111348889147                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    111348889147                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    748797642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    317009447                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1065807089                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    748797642                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    317009447                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1065807089                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6993571                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2693627                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9687198                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6993571                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      2693627                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9687198                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  55277934081                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  55277934081                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  55277934081                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  55277934081                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    755791213                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    319703074                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1075494287                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    755791213                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    319703074                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1075494287                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009253                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.008425                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009007                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009253                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.008425                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009007                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 20521.747844                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5706.287213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 20521.747844                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5706.287213                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4313098                       # number of writebacks
system.cpu0.dcache.writebacks::total          4313098                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2693627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2693627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2693627                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2693627                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  53031449163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  53031449163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  53031449163                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  53031449163                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008425                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002505                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008425                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002505                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 19687.747844                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19687.747844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 19687.747844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19687.747844                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9689063                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    426470335                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    181731094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      608201429                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6325694                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2692361                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9018055                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  55237667310                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  55237667310                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    432796029                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    184423455                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    617219484                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.014616                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.014599                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014611                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 20516.441632                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  6125.230697                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2692361                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2692361                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  52992238236                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  52992238236                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.014599                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004362                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 19682.441632                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19682.441632                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    322327307                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    135278353                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     457605660                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       667877                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         1266                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       669143                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     40266771                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     40266771                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    322995184                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    135279619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    458274803                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002068                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001460                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 31806.296209                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total    60.176630                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         1266                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1266                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     39210927                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     39210927                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 30972.296209                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30972.296209                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     20261046                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data      9088389                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     29349435                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2022                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           99                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2121                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1157592                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1157592                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data      9088488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     29351556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000072                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11692.848485                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   545.776521                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1075026                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1075026                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10858.848485                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10858.848485                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     20263068                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data      9088488                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     29351556                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data      9088488                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     29351556                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1134197399                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9689319                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           117.056462                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   146.792886                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   109.206433                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.573410                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.426588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      36304006087                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     36304006087                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   953410327317                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1046589672683                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1972698222                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    850798988                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2823497210                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1972698222                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    850798988                       # number of overall hits
system.cpu1.icache.overall_hits::total     2823497210                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          865                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           865                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          865                       # number of overall misses
system.cpu1.icache.overall_misses::total          865                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst   1972699087                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    850798988                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2823498075                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1972699087                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    850798988                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2823498075                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          241                       # number of writebacks
system.cpu1.icache.writebacks::total              241                       # number of writebacks
system.cpu1.icache.replacements                   241                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1972698222                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    850798988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2823497210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          865                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          865                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1972699087                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    850798988                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2823498075                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.943785                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2823498075                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              865                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3264159.624277                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   623.943785                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     110116425790                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    110116425790                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    708321857                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    306690209                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1015012066                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    708321857                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    306690209                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1015012066                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7184187                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3058424                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10242611                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7184187                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3058424                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10242611                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  70670099637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  70670099637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  70670099637                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  70670099637                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    715506044                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    309748633                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1025254677                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    715506044                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    309748633                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1025254677                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010041                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.009874                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009990                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010041                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.009874                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009990                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23106.704511                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6899.617650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23106.704511                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6899.617650                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5874072                       # number of writebacks
system.cpu1.dcache.writebacks::total          5874072                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      3058424                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3058424                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      3058424                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3058424                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  68119374855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68119374855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  68119374855                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68119374855                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009874                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002983                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009874                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002983                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22272.704784                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22272.704784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22272.704784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22272.704784                       # average overall mshr miss latency
system.cpu1.dcache.replacements              10242488                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    406279829                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    176547509                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      582827338                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6735889                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3036935                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9772824                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  69506543286                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  69506543286                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    413015718                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    179584444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    592600162                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.016309                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.016911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016491                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 22887.069788                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7112.227058                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      3036935                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3036935                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  66973740330                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  66973740330                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.016911                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 22053.070062                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22053.070062                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    302042028                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    130142700                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     432184728                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       448298                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        21489                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       469787                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1163556351                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1163556351                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    302490326                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    130164189                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    432654515                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000165                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001086                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 54146.602960                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2476.774264                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        21489                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        21489                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1145634525                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1145634525                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000165                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 53312.602960                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53312.602960                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     15802204                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data      6980154                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     22782358                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           36                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       400320                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       400320                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     15802302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data      6980190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     22782492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data        11120                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2987.462687                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           36                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       370296                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       370296                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data        10286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     15802302                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data      6980190                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     22782492                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     15802302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data      6980190                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     22782492                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1070819660                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10242744                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           104.544218                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   142.292462                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   113.706857                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.555830                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.444167                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      34276471896                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     34276471896                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      2382289                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      2611161                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4993450                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      2382289                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      2611161                       # number of overall hits
system.l2.overall_hits::total                 4993450                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.data       311437                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       447299                       # number of demand (read+write) misses
system.l2.demand_misses::total                 758736                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.data       311437                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       447299                       # number of overall misses
system.l2.overall_misses::total                758736                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.data  28726685895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  41346604176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      70073290071                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  28726685895                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  41346604176                       # number of overall miss cycles
system.l2.overall_miss_latency::total     70073290071                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.data      2693726                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      3058460                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5752186                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      2693726                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      3058460                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5752186                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.115616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.146250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.131904                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.115616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.146250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.131904                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.data 92239.155576                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 92436.165017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92355.298906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 92239.155576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 92436.165017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92355.298906                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              441650                       # number of writebacks
system.l2.writebacks::total                    441650                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.data       311437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       447299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            758736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       311437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       447299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           758736                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  26060471333                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  37519331060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63579802393                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  26060471333                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  37519331060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63579802393                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.115616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.146250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.131904                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.115616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.146250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.131904                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 83678.147853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 83879.756181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83797.002374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 83678.147853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 83879.756181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83797.002374                       # average overall mshr miss latency
system.l2.replacements                         758819                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2769369                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2769369                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2769369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2769369                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          102                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           102                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data          908                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        10436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11344                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data          358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        11053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11411                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     29666214                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   1026733647                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1056399861                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        21489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.282780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.514356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.501472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 82866.519553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 92891.852619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92577.325475                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data          358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        11053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     26612318                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data    932228504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    958840822                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.282780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.514356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.501472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 74336.083799                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84341.672306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84027.764613                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2381381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      2600725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4982106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       311079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       436246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          747325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  28697019681                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  40319870529                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  69016890210                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2692460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      3036971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5729431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.115537                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.143645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 92249.941915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92424.619433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92351.908755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       311079                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       436246                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       747325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  26033859015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  36587102556                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  62620961571                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.115537                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.143645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 83688.899010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 83868.052787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83793.478836                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    24989988                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    791587                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.569478                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.351321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     2363.467437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2385.927589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 11994.860211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 16015.393442                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.072127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.072813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.366054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.488751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          580                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 184826195                       # Number of tag accesses
system.l2.tags.data_accesses                184826195                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5729430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3211019                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3299985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5729431                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8081178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9175378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17256556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    480100352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    610658560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1090758912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          758819                       # Total snoops (count)
system.tol2bus.snoopTraffic                  56531200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6511005                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008173                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6510603     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    391      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6511005                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9416630199                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6377195687                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5616643350                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
