$date
	Fri May 02 18:03:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RV32I_PIPELINE_tb $end
$var wire 1 ! zero $end
$var wire 32 " r9 [31:0] $end
$var wire 32 # r8 [31:0] $end
$var wire 32 $ r7 [31:0] $end
$var wire 32 % r6 [31:0] $end
$var wire 32 & r5 [31:0] $end
$var wire 32 ' r4 [31:0] $end
$var wire 32 ( r31 [31:0] $end
$var wire 32 ) r30 [31:0] $end
$var wire 32 * r3 [31:0] $end
$var wire 32 + r29 [31:0] $end
$var wire 32 , r28 [31:0] $end
$var wire 32 - r27 [31:0] $end
$var wire 32 . r26 [31:0] $end
$var wire 32 / r25 [31:0] $end
$var wire 32 0 r24 [31:0] $end
$var wire 32 1 r23 [31:0] $end
$var wire 32 2 r22 [31:0] $end
$var wire 32 3 r21 [31:0] $end
$var wire 32 4 r20 [31:0] $end
$var wire 32 5 r2 [31:0] $end
$var wire 32 6 r19 [31:0] $end
$var wire 32 7 r18 [31:0] $end
$var wire 32 8 r17 [31:0] $end
$var wire 32 9 r16 [31:0] $end
$var wire 32 : r15 [31:0] $end
$var wire 32 ; r14 [31:0] $end
$var wire 32 < r13 [31:0] $end
$var wire 32 = r12 [31:0] $end
$var wire 32 > r11 [31:0] $end
$var wire 32 ? r10 [31:0] $end
$var wire 32 @ r1 [31:0] $end
$var wire 32 A r0 [31:0] $end
$var reg 1 B clk $end
$var reg 1 C rst_n $end
$scope module dut $end
$var wire 1 B clk $end
$var wire 1 D en_branch $end
$var wire 1 C rst_n $end
$var wire 1 ! zero $end
$var wire 2 E writebackW [1:0] $end
$var wire 2 F writebackM [1:0] $end
$var wire 2 G writebackE [1:0] $end
$var wire 2 H writebackD [1:0] $end
$var wire 1 I wen_rfM $end
$var wire 1 J wen_rfE $end
$var wire 1 K wen_rfD $end
$var wire 32 L src_BM [31:0] $end
$var wire 32 M src_AE [31:0] $end
$var wire 32 N srcBE_tmp [31:0] $end
$var wire 32 O srcBE [31:0] $end
$var wire 5 P rs2E [4:0] $end
$var wire 5 Q rs1E [4:0] $end
$var wire 5 R rdW [4:0] $end
$var wire 5 S rdM [4:0] $end
$var wire 5 T rdE [4:0] $end
$var wire 32 U r9 [31:0] $end
$var wire 32 V r8 [31:0] $end
$var wire 32 W r7 [31:0] $end
$var wire 32 X r6 [31:0] $end
$var wire 32 Y r5 [31:0] $end
$var wire 32 Z r4 [31:0] $end
$var wire 32 [ r31 [31:0] $end
$var wire 32 \ r30 [31:0] $end
$var wire 32 ] r3 [31:0] $end
$var wire 32 ^ r29 [31:0] $end
$var wire 32 _ r28 [31:0] $end
$var wire 32 ` r27 [31:0] $end
$var wire 32 a r26 [31:0] $end
$var wire 32 b r25 [31:0] $end
$var wire 32 c r24 [31:0] $end
$var wire 32 d r23 [31:0] $end
$var wire 32 e r22 [31:0] $end
$var wire 32 f r21 [31:0] $end
$var wire 32 g r20 [31:0] $end
$var wire 32 h r2 [31:0] $end
$var wire 32 i r19 [31:0] $end
$var wire 32 j r18 [31:0] $end
$var wire 32 k r17 [31:0] $end
$var wire 32 l r16 [31:0] $end
$var wire 32 m r15 [31:0] $end
$var wire 32 n r14 [31:0] $end
$var wire 32 o r13 [31:0] $end
$var wire 32 p r12 [31:0] $end
$var wire 32 q r11 [31:0] $end
$var wire 32 r r10 [31:0] $end
$var wire 32 s r1 [31:0] $end
$var wire 32 t r0 [31:0] $end
$var wire 32 u out_writeback_result [31:0] $end
$var wire 32 v out_rf2E [31:0] $end
$var wire 32 w out_rf2D [31:0] $end
$var wire 32 x out_rf1E [31:0] $end
$var wire 32 y out_rf1D [31:0] $end
$var wire 32 z out_extendE [31:0] $end
$var wire 32 { out_extendD [31:0] $end
$var wire 1 | load_storeM $end
$var wire 1 } load_storeE $end
$var wire 1 ~ load_storeD $end
$var wire 1 !" jumpE $end
$var wire 1 "" jumpD $end
$var wire 32 #" insF [31:0] $end
$var wire 32 $" insD [31:0] $end
$var wire 2 %" fw_BE [1:0] $end
$var wire 2 &" fw_AE [1:0] $end
$var wire 3 '" funcM [2:0] $end
$var wire 3 (" funcE [2:0] $end
$var wire 3 )" funcD [2:0] $end
$var wire 1 *" en_rfW $end
$var wire 1 +" en_dmemM $end
$var wire 1 ," en_dmemE $end
$var wire 1 -" en_dmemD $end
$var wire 32 ." dmem_resultW [31:0] $end
$var wire 32 /" dmem_resultM [31:0] $end
$var wire 1 0" branchE $end
$var wire 1 1" branchD $end
$var wire 1 2" alu_srcE $end
$var wire 1 3" alu_srcD $end
$var wire 32 4" alu_resultW [31:0] $end
$var wire 32 5" alu_resultM [31:0] $end
$var wire 32 6" alu_resultE [31:0] $end
$var wire 1 7" STALLPCF $end
$var wire 1 8" STALLD $end
$var wire 8 9" PC_nextW [7:0] $end
$var wire 8 :" PC_nextM [7:0] $end
$var wire 8 ;" PC_nextF [7:0] $end
$var wire 8 <" PC_nextE [7:0] $end
$var wire 8 =" PC_nextD [7:0] $end
$var wire 8 >" PC_currentF0 [7:0] $end
$var wire 8 ?" PC_currentF [7:0] $end
$var wire 8 @" PC_currentE [7:0] $end
$var wire 8 A" PC_currentD [7:0] $end
$var wire 8 B" PC_branchF [7:0] $end
$var wire 3 C" ImmD [2:0] $end
$var wire 1 D" FLUSHE $end
$var wire 1 E" FLUSHD $end
$var wire 4 F" ALU_controlE [3:0] $end
$var wire 4 G" ALU_controlD [3:0] $end
$scope module ADD_PC_inst $end
$var wire 1 C rst_n $end
$var wire 8 H" PC_nextF [7:0] $end
$var wire 8 I" PC_currentF [7:0] $end
$upscope $end
$scope module ADD_inst $end
$var wire 1 C rst_n $end
$var wire 32 J" out_extend [31:0] $end
$var wire 8 K" PC_current [7:0] $end
$var wire 8 L" PC_branch [7:0] $end
$upscope $end
$scope module ALU_inst $end
$var wire 1 C rst_n $end
$var wire 4 M" operator [3:0] $end
$var wire 32 N" b [31:0] $end
$var wire 32 O" a [31:0] $end
$var reg 32 P" c [31:0] $end
$var reg 1 ! zero $end
$upscope $end
$scope module CONTROL_PIPELINE_inst $end
$var wire 3 Q" funct3 [2:0] $end
$var wire 7 R" funct7 [6:0] $end
$var wire 7 S" opcode [6:0] $end
$var reg 4 T" ALU_control [3:0] $end
$var reg 3 U" Imm [2:0] $end
$var reg 1 3" alu_src $end
$var reg 1 1" branch $end
$var reg 1 -" en_dmem $end
$var reg 3 V" funct3_dmem [2:0] $end
$var reg 1 "" jum $end
$var reg 1 ~ load_store $end
$var reg 1 K wen_rf $end
$var reg 2 W" writeback [1:0] $end
$upscope $end
$scope module DMEM_inst $end
$var wire 8 X" addr [7:0] $end
$var wire 1 B clk $end
$var wire 1 C rst_n $end
$var wire 32 Y" wdata [31:0] $end
$var wire 1 | load_store $end
$var wire 3 Z" funct3 [2:0] $end
$var wire 1 +" cs $end
$var reg 32 [" rdata [31:0] $end
$var integer 32 \" i [31:0] $end
$upscope $end
$scope module EXTENDv1_inst $end
$var wire 3 ]" Imm [2:0] $end
$var wire 25 ^" data_in [24:0] $end
$var reg 32 _" data_out [31:0] $end
$upscope $end
$scope module EX_ME_inst $end
$var wire 32 `" alu_resultE [31:0] $end
$var wire 1 B clk $end
$var wire 1 C rst_n $end
$var wire 2 a" writebackE [1:0] $end
$var wire 1 J wen_rfE $end
$var wire 5 b" rdE [4:0] $end
$var wire 32 c" out_rf2E1 [31:0] $end
$var wire 1 } load_storeE $end
$var wire 3 d" funcE [2:0] $end
$var wire 1 ," en_dmemE $end
$var wire 8 e" PC_nextE [7:0] $end
$var reg 8 f" PC_nextM [7:0] $end
$var reg 32 g" alu_resultM [31:0] $end
$var reg 1 +" en_dmemM $end
$var reg 3 h" funcM [2:0] $end
$var reg 1 | load_storeM $end
$var reg 32 i" out_rf2M [31:0] $end
$var reg 5 j" rdM [4:0] $end
$var reg 1 I wen_rfM $end
$var reg 2 k" writebackM [1:0] $end
$upscope $end
$scope module HAZARD_UNIT_inst $end
$var wire 1 D en_branch $end
$var wire 5 l" rdM [4:0] $end
$var wire 5 m" rs1D [4:0] $end
$var wire 5 n" rs2D [4:0] $end
$var wire 1 o" rst_n $end
$var wire 1 I wen_rfM $end
$var wire 2 p" writebackE [1:0] $end
$var wire 1 *" wen_rfW $end
$var wire 5 q" rs2E [4:0] $end
$var wire 5 r" rs1E [4:0] $end
$var wire 5 s" rdW [4:0] $end
$var wire 5 t" rdE [4:0] $end
$var reg 1 E" FLUSHD $end
$var reg 1 D" FLUSHE $end
$var reg 1 8" STALLD $end
$var reg 1 7" STALLPCF $end
$var reg 2 u" fw_AE [1:0] $end
$var reg 2 v" fw_BE [1:0] $end
$upscope $end
$scope module ID_EX_inst $end
$var wire 4 w" ALU_controlD [3:0] $end
$var wire 1 3" alu_srcD $end
$var wire 1 1" branchD $end
$var wire 1 B clk $end
$var wire 1 -" en_dmemD $end
$var wire 3 x" funcD [2:0] $end
$var wire 1 "" jumpD $end
$var wire 1 ~ load_storeD $end
$var wire 32 y" out_extendD [31:0] $end
$var wire 5 z" rdD [4:0] $end
$var wire 5 {" rs1D [4:0] $end
$var wire 5 |" rs2D [4:0] $end
$var wire 1 D" rst_n $end
$var wire 1 K wen_rfD $end
$var wire 2 }" writebackD [1:0] $end
$var wire 32 ~" out_rf2D [31:0] $end
$var wire 32 !# out_rf1D [31:0] $end
$var wire 8 "# PC_nextD [7:0] $end
$var wire 8 ## PC_currentD [7:0] $end
$var reg 4 $# ALU_controlE [3:0] $end
$var reg 8 %# PC_currentE [7:0] $end
$var reg 8 &# PC_nextE [7:0] $end
$var reg 1 2" alu_srcE $end
$var reg 1 0" branchE $end
$var reg 1 ," en_dmemE $end
$var reg 3 '# funcE [2:0] $end
$var reg 1 !" jumpE $end
$var reg 1 } load_storeE $end
$var reg 32 (# out_extendE [31:0] $end
$var reg 32 )# out_rf1E [31:0] $end
$var reg 32 *# out_rf2E [31:0] $end
$var reg 5 +# rdE [4:0] $end
$var reg 5 ,# rs1E [4:0] $end
$var reg 5 -# rs2E [4:0] $end
$var reg 1 J wen_rfE $end
$var reg 2 .# writebackE [1:0] $end
$upscope $end
$scope module IF_ID_inst $end
$var wire 8 /# PC_nextF [7:0] $end
$var wire 1 B clk $end
$var wire 1 8" enIF_ID $end
$var wire 1 E" rst_n $end
$var wire 32 0# insF [31:0] $end
$var wire 8 1# PC_currentF [7:0] $end
$var reg 8 2# PC_currentD [7:0] $end
$var reg 8 3# PC_nextD [7:0] $end
$var reg 32 4# insD [31:0] $end
$upscope $end
$scope module IMEM_inst $end
$var wire 8 5# addr [7:0] $end
$var reg 32 6# rdata [31:0] $end
$upscope $end
$scope module ME_WB_inst $end
$var wire 8 7# PC_nextM [7:0] $end
$var wire 32 8# alu_resultM [31:0] $end
$var wire 1 B clk $end
$var wire 32 9# dmem_resultM [31:0] $end
$var wire 5 :# rdM [4:0] $end
$var wire 1 C rst_n $end
$var wire 1 I wen_rfM $end
$var wire 2 ;# writebackM [1:0] $end
$var reg 8 <# PC_nextW [7:0] $end
$var reg 32 =# alu_resultW [31:0] $end
$var reg 32 ># dmem_resultW [31:0] $end
$var reg 5 ?# rdW [4:0] $end
$var reg 1 *" wen_rfW $end
$var reg 2 @# writebackW [1:0] $end
$upscope $end
$scope module MUX2_inst1 $end
$var wire 32 A# b [31:0] $end
$var wire 1 2" select $end
$var wire 32 B# y [31:0] $end
$var wire 32 C# a [31:0] $end
$upscope $end
$scope module MUX2_inst2 $end
$var wire 32 D# a [31:0] $end
$var wire 32 E# b [31:0] $end
$var wire 32 F# c [31:0] $end
$var wire 32 G# d [31:0] $end
$var wire 2 H# select [1:0] $end
$var reg 32 I# y [31:0] $end
$upscope $end
$scope module MUX2v2_inst0 $end
$var wire 8 J# a [7:0] $end
$var wire 8 K# b [7:0] $end
$var wire 1 D select $end
$var wire 8 L# y [7:0] $end
$upscope $end
$scope module MUX41_inst0 $end
$var wire 32 M# a [31:0] $end
$var wire 32 N# b [31:0] $end
$var wire 32 O# c [31:0] $end
$var wire 32 P# d [31:0] $end
$var wire 2 Q# select [1:0] $end
$var reg 32 R# y [31:0] $end
$upscope $end
$scope module MUX41_inst1 $end
$var wire 32 S# a [31:0] $end
$var wire 32 T# b [31:0] $end
$var wire 32 U# c [31:0] $end
$var wire 32 V# d [31:0] $end
$var wire 2 W# select [1:0] $end
$var reg 32 X# y [31:0] $end
$upscope $end
$scope module PCv1_inst $end
$var wire 8 Y# PC [7:0] $end
$var wire 1 B clk $end
$var wire 1 7" en $end
$var wire 1 C rst_n $end
$var reg 8 Z# PC_current [7:0] $end
$upscope $end
$scope module registerfile_test_inst $end
$var wire 1 B clk $end
$var wire 32 [# r0 [31:0] $end
$var wire 32 \# r1 [31:0] $end
$var wire 32 ]# r10 [31:0] $end
$var wire 32 ^# r11 [31:0] $end
$var wire 32 _# r12 [31:0] $end
$var wire 32 `# r13 [31:0] $end
$var wire 32 a# r14 [31:0] $end
$var wire 32 b# r15 [31:0] $end
$var wire 32 c# r16 [31:0] $end
$var wire 32 d# r17 [31:0] $end
$var wire 32 e# r18 [31:0] $end
$var wire 32 f# r19 [31:0] $end
$var wire 32 g# r2 [31:0] $end
$var wire 32 h# r20 [31:0] $end
$var wire 32 i# r21 [31:0] $end
$var wire 32 j# r22 [31:0] $end
$var wire 32 k# r23 [31:0] $end
$var wire 32 l# r24 [31:0] $end
$var wire 32 m# r25 [31:0] $end
$var wire 32 n# r26 [31:0] $end
$var wire 32 o# r27 [31:0] $end
$var wire 32 p# r28 [31:0] $end
$var wire 32 q# r29 [31:0] $end
$var wire 32 r# r3 [31:0] $end
$var wire 32 s# r30 [31:0] $end
$var wire 32 t# r31 [31:0] $end
$var wire 32 u# r4 [31:0] $end
$var wire 32 v# r5 [31:0] $end
$var wire 32 w# r6 [31:0] $end
$var wire 32 x# r7 [31:0] $end
$var wire 32 y# r8 [31:0] $end
$var wire 32 z# r9 [31:0] $end
$var wire 5 {# raddr1 [4:0] $end
$var wire 5 |# raddr2 [4:0] $end
$var wire 32 }# rdata1 [31:0] $end
$var wire 32 ~# rdata2 [31:0] $end
$var wire 1 C rst_n $end
$var wire 5 !$ waddr [4:0] $end
$var wire 32 "$ wdata [31:0] $end
$var wire 1 *" wen $end
$var integer 32 #$ i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 #$
b0 "$
bx !$
bx ~#
bx }#
bx |#
bx {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b0 t#
b0 s#
b0 r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 m#
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
b0 g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
bx Z#
b0 Y#
bx X#
b0 W#
b0 V#
b0 U#
bx T#
bx S#
bx R#
b0 Q#
b0 P#
b0 O#
bx N#
bx M#
b0 L#
b0 K#
b0 J#
b0 I#
bx H#
b0 G#
b0xxxxxxxx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
b0 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
b0 /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
b0 v"
b0 u"
bx t"
bx s"
bx r"
bx q"
bx p"
zo"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
b100000000 \"
b0 ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
b0 L"
bx K"
bx J"
bx I"
b0 H"
bx G"
bx F"
1E"
1D"
bx C"
b0 B"
bx A"
bx @"
bx ?"
b0 >"
bx ="
bx <"
b0 ;"
bx :"
bx 9"
18"
17"
bx 6"
bx 5"
bx 4"
x3"
x2"
x1"
x0"
b0 /"
bx ."
x-"
x,"
x+"
x*"
bx )"
bx ("
bx '"
b0 &"
b0 %"
bx $"
bx #"
x""
x!"
x~
x}
x|
bx {
bx z
bx y
bx x
bx w
bx v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
xK
xJ
xI
bx H
bx G
bx F
bx E
xD
0C
0B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
0!
$end
#5000
b10100000000000010010011 #"
b10100000000000010010011 0#
b10100000000000010010011 6#
b0 X"
b0 ?"
b0 I"
b0 1#
b0 5#
b0 Z#
b0 ="
b0 "#
b0 3#
b0 :"
b0 f"
b0 7#
b0 S
b0 j"
b0 l"
b0 :#
b0 L
b0 Y"
b0 i"
b0 5"
b0 g"
b0 8#
b0 N#
b0 T#
0I
0+"
0|
b0 '"
b0 Z"
b0 h"
b0 F
b0 k"
b0 ;#
b0 F#
b0 9"
b0 <#
b0 R
b0 s"
b0 ?#
b0 !$
b0 ."
b0 >#
b0 E#
b0 4"
b0 =#
b0 D#
0*"
b0 E
b0 @#
b0 H#
b100000000 \"
1B
#10000
b100000 #$
0B
#15000
b101 {
b101 _"
b101 y"
b0 C"
b0 U"
b0 ]"
b0 G"
b0 T"
b0 w"
b0 H
b0 W"
b0 }"
b0 )"
b0 V"
b0 x"
0~
0-"
13"
1K
01"
0""
b101 n"
b0 m"
b101 |"
b0 {"
b1 z"
b1010000000000001 ^"
b0 w
b0 ~"
b0 ~#
b101 |#
b0 y
b0 !#
b0 }#
b0 {#
b0 R"
b0 Q"
b10011 S"
b0 <"
b0 e"
b0 &#
b0 A"
b0 ##
b0 2#
b10100000000000010010011 $"
b10100000000000010010011 4#
b100000000 \"
1B
#20000
b100000 #$
0B
#25000
b0 N
b0 c"
b0 C#
b0 X#
b0 M
b0 O"
b0 R#
b101 O
b101 N"
b101 B#
0D
b101 P
b101 q"
b101 -#
b0 Q
b0 r"
b0 ,#
b0 @"
b0 K"
b0 %#
b1 T
b1 b"
b1 t"
b1 +#
b101 z
b101 J"
b101 (#
b101 A#
b0 v
b0 *#
b0 S#
b0 x
b0 )#
b0 M#
1J
12"
b0 F"
b0 M"
b0 $#
0,"
0}
b0 ("
b0 d"
b0 '#
b0 G
b0 a"
b0 p"
b0 .#
00"
0!"
b100000000 \"
1B
#30000
b100 >"
b100 L#
b100 Y#
b100 ;"
b100 H"
b100 /#
b100 J#
b101 B"
b101 L"
b101 K#
b101 6"
b101 P"
b101 `"
0B
1C
#35000
b1000 >"
b1000 L#
b1000 Y#
b101 X"
b1000 ;"
b1000 H"
b1000 /#
b1000 J#
b1100001000000100010011 #"
b1100001000000100010011 0#
b1100001000000100010011 6#
b1 S
b1 j"
b1 l"
b1 :#
b101 5"
b101 g"
b101 8#
b101 N#
b101 T#
1I
b100 ="
b100 "#
b100 3#
b100 ?"
b100 I"
b100 1#
b100 5#
b100 Z#
1B
#40000
0B
#45000
b1100 >"
b1100 L#
b1100 Y#
b11 {
b11 _"
b11 y"
b1100 ;"
b1100 H"
b1100 /#
b1100 J#
b1000000010000110100011 #"
b1000000010000110100011 0#
b1000000010000110100011 6#
b11 n"
b1 m"
b11 |"
b1 {"
b10 z"
b110000100000010 ^"
b11 |#
b1 {#
b101 u
b101 I#
b101 O#
b101 U#
b101 "$
b1000 ?"
b1000 I"
b1000 1#
b1000 5#
b1000 Z#
b1000 ="
b1000 "#
b1000 3#
b100 A"
b100 ##
b100 2#
b1100001000000100010011 $"
b1100001000000100010011 4#
b100 <"
b100 e"
b100 &#
b1 R
b1 s"
b1 ?#
b1 !$
b101 4"
b101 =#
b101 D#
1*"
1B
#50000
b101 y
b101 !#
b101 }#
b101 @
b101 s
b101 \#
0B
#55000
b1000 6"
b1000 P"
b1000 `"
b10 )"
b10 V"
b10 x"
1~
1-"
b1 C"
b1 U"
b1 ]"
0K
b10000 >"
b10000 L#
b10000 Y#
b1 &"
b1 u"
b1 Q#
b111 B"
b111 L"
b111 K#
b11 O
b11 N"
b11 B#
b101 M
b101 O"
b101 R#
b10 n"
b0 m"
b10 |"
b0 {"
b11 z"
b100000001000011 ^"
b10 |#
b0 y
b0 !#
b0 }#
b0 {#
b10 Q"
b100011 S"
b10000 ;"
b10000 H"
b10000 /#
b10000 J#
b1100000010001110000011 #"
b1100000010001110000011 0#
b1100000010001110000011 6#
b100 :"
b100 f"
b100 7#
b11 P
b11 q"
b11 -#
b1 Q
b1 r"
b1 ,#
b1000 <"
b1000 e"
b1000 &#
b100 @"
b100 K"
b100 %#
b10 T
b10 b"
b10 t"
b10 +#
b11 z
b11 J"
b11 (#
b11 A#
b101 x
b101 )#
b101 M#
b1100 ="
b1100 "#
b1100 3#
b1000 A"
b1000 ##
b1000 2#
b1000000010000110100011 $"
b1000000010000110100011 4#
b1100 ?"
b1100 I"
b1100 1#
b1100 5#
b1100 Z#
1B
#60000
0B
#65000
b10100 >"
b10100 L#
b10100 Y#
b1 H
b1 W"
b1 }"
0~
b0 C"
b0 U"
b0 ]"
1K
b1000 N
b1000 c"
b1000 C#
b1000 X#
b11 6"
b11 P"
b11 `"
b10100 ;"
b10100 H"
b10100 /#
b10100 J#
b100111000010010110011 #"
b100111000010010110011 0#
b100111000010010110011 6#
b11 n"
b11 |"
b111 z"
b110000001000111 ^"
b11 |#
b11 S"
b1011 B"
b1011 L"
b1011 K#
b1 %"
b1 v"
b1 W#
b0 &"
b0 u"
b0 Q#
b0 M
b0 O"
b0 R#
b1000 X"
b10000 ?"
b10000 I"
b10000 1#
b10000 5#
b10000 Z#
b10000 ="
b10000 "#
b10000 3#
b1100 A"
b1100 ##
b1100 2#
b1100000010001110000011 $"
b1100000010001110000011 4#
b10 P
b10 q"
b10 -#
b0 Q
b0 r"
b0 ,#
b1100 <"
b1100 e"
b1100 &#
b1000 @"
b1000 K"
b1000 %#
b11 T
b11 b"
b11 t"
b11 +#
b0 x
b0 )#
b0 M#
0J
1,"
1}
b10 ("
b10 d"
b10 '#
b1000 :"
b1000 f"
b1000 7#
b10 S
b10 j"
b10 l"
b10 :#
b1000 5"
b1000 g"
b1000 8#
b1000 N#
b1000 T#
b100 F#
b100 9"
b100 <#
1B
#70000
0B
#75000
b1 {
b1 _"
b1 y"
b0 H
b0 W"
b0 }"
b0 )"
b0 V"
b0 x"
0-"
03"
b11000 >"
b11000 L#
b11000 Y#
b1000 u
b1000 I#
b1000 O#
b1000 U#
b1000 "$
b0 N
b0 c"
b0 C#
b0 X#
b11 X"
b0 %"
b0 v"
b0 W#
b1111 B"
b1111 L"
b1111 K#
0D"
08"
07"
b1 n"
b111 m"
b1 |"
b111 {"
b1001 z"
b10011100001001 ^"
b101 w
b101 ~"
b101 ~#
b1 |#
b111 {#
b0 Q"
b110011 S"
b11000 ;"
b11000 H"
b11000 /#
b11000 J#
b1000001000000110110011 #"
b1000001000000110110011 0#
b1000001000000110110011 6#
b1000 F#
b1000 9"
b1000 <#
b10 R
b10 s"
b10 ?#
b10 !$
b1000 4"
b1000 =#
b1000 D#
b1100 :"
b1100 f"
b1100 7#
b11 S
b11 j"
b11 l"
b11 :#
b1000 L
b1000 Y"
b1000 i"
b11 5"
b11 g"
b11 8#
b11 N#
b11 T#
0I
1+"
1|
b10 '"
b10 Z"
b10 h"
b11 P
b11 q"
b11 -#
b10000 <"
b10000 e"
b10000 &#
b1100 @"
b1100 K"
b1100 %#
b111 T
b111 b"
b111 t"
b111 +#
1J
0}
b1 G
b1 a"
b1 p"
b1 .#
b10100 ="
b10100 "#
b10100 3#
b10000 A"
b10000 ##
b10000 2#
b100111000010010110011 $"
b100111000010010110011 4#
b10100 ?"
b10100 I"
b10100 1#
b10100 5#
b10100 Z#
1B
#80000
b1000 5
b1000 h
b1000 g#
0B
#85000
1!
b0 6"
b0 P"
b0 `"
b0 B"
b0 L"
b0 K#
b0 O
b0 N"
b0 B#
1D"
18"
17"
b11 u
b11 I#
b11 O#
b11 U#
b11 "$
b0 P
b0 q"
b0 -#
b0 <"
b0 e"
b0 &#
b0 @"
b0 K"
b0 %#
b0 T
b0 b"
b0 t"
b0 +#
b0 z
b0 J"
b0 (#
b0 A#
0J
02"
0,"
b0 ("
b0 d"
b0 '#
b0 G
b0 a"
b0 p"
b0 .#
b10000 :"
b10000 f"
b10000 7#
b111 S
b111 j"
b111 l"
b111 :#
b0 L
b0 Y"
b0 i"
1I
0|
b1 F
b1 k"
b1 ;#
b1100 F#
b1100 9"
b1100 <#
b11 R
b11 s"
b11 ?#
b11 !$
b11 4"
b11 =#
b11 D#
0*"
1B
#90000
b1000 /"
b1000 ["
b1000 9#
0B
#95000
0!
b1101 6"
b1101 P"
b1101 `"
b101 O
b101 N"
b101 B#
b10 {
b10 _"
b10 y"
b11100 >"
b11100 L#
b11100 Y#
b1000 u
b1000 I#
b1000 O#
b1000 U#
b1000 "$
b1000 M
b1000 O"
b1000 R#
b0 X"
b10 &"
b10 u"
b10 Q#
b10001 B"
b10001 L"
b10001 K#
b101 N
b101 c"
b101 C#
b101 X#
b10 n"
b1 m"
b10 |"
b1 {"
b11 z"
b100000100000011 ^"
b1000 w
b1000 ~"
b1000 ~#
b10 |#
b101 y
b101 !#
b101 }#
b1 {#
b11100 ;"
b11100 H"
b11100 /#
b11100 J#
b1000000000100010000001000110011 #"
b1000000000100010000001000110011 0#
b1000000000100010000001000110011 6#
b10000 F#
b10000 9"
b10000 <#
b111 R
b111 s"
b111 ?#
b111 !$
b1000 ."
b1000 >#
b1000 E#
1*"
b1 E
b1 @#
b1 H#
b0 :"
b0 f"
b0 7#
b0 S
b0 j"
b0 l"
b0 :#
b0 5"
b0 g"
b0 8#
b0 N#
b0 T#
0I
0+"
b0 '"
b0 Z"
b0 h"
b0 F
b0 k"
b0 ;#
b1 P
b1 q"
b1 -#
b111 Q
b111 r"
b111 ,#
b10100 <"
b10100 e"
b10100 &#
b10000 @"
b10000 K"
b10000 %#
b1001 T
b1001 b"
b1001 t"
b1001 +#
b1 z
b1 J"
b1 (#
b1 A#
b101 v
b101 *#
b101 S#
1J
b11000 ="
b11000 "#
b11000 3#
b10100 A"
b10100 ##
b10100 2#
b1000001000000110110011 $"
b1000001000000110110011 4#
b11000 ?"
b11000 I"
b11000 1#
b11000 5#
b11000 Z#
1B
#100000
b1000 $
b1000 W
b1000 x#
0B
#105000
b100000 >"
b100000 L#
b100000 Y#
b10000000001 {
b10000000001 _"
b10000000001 y"
b1 G"
b1 T"
b1 w"
b1000 O
b1000 N"
b1000 B#
b100000 ;"
b100000 H"
b100000 /#
b100000 J#
b10000011111001010110011 #"
b10000011111001010110011 0#
b10000011111001010110011 6#
b1 n"
b10 m"
b1 |"
b10 {"
b100 z"
b100000000010001000000100 ^"
b101 w
b101 ~"
b101 ~#
b1 |#
b1000 y
b1000 !#
b1000 }#
b10 {#
b100000 R"
b10110 B"
b10110 L"
b10110 K#
b101 M
b101 O"
b101 R#
b1000 N
b1000 c"
b1000 C#
b1000 X#
b1101 X"
b0 &"
b0 u"
b0 Q#
b0 u
b0 I#
b0 O#
b0 U#
b0 "$
b11100 ?"
b11100 I"
b11100 1#
b11100 5#
b11100 Z#
b11100 ="
b11100 "#
b11100 3#
b11000 A"
b11000 ##
b11000 2#
b1000000000100010000001000110011 $"
b1000000000100010000001000110011 4#
b10 P
b10 q"
b10 -#
b1 Q
b1 r"
b1 ,#
b11000 <"
b11000 e"
b11000 &#
b10100 @"
b10100 K"
b10100 %#
b11 T
b11 b"
b11 t"
b11 +#
b10 z
b10 J"
b10 (#
b10 A#
b1000 v
b1000 *#
b1000 S#
b101 x
b101 )#
b101 M#
b10100 :"
b10100 f"
b10100 7#
b1001 S
b1001 j"
b1001 l"
b1001 :#
b101 L
b101 Y"
b101 i"
b1101 5"
b1101 g"
b1101 8#
b1101 N#
b1101 T#
1I
b0 F#
b0 9"
b0 <#
b0 R
b0 s"
b0 ?#
b0 !$
b0 4"
b0 =#
b0 D#
0*"
b0 E
b0 @#
b0 H#
1B
#110000
0B
#115000
b101 O
b101 N"
b101 B#
0!
b100 {
b100 _"
b100 y"
b1001 G"
b1001 T"
b1001 w"
b100100 >"
b100100 L#
b100100 Y#
b1101 u
b1101 I#
b1101 O#
b1101 U#
b1101 "$
b11001 B"
b11001 L"
b11001 K#
b101 N
b101 c"
b101 C#
b101 X#
b1000 M
b1000 O"
b1000 R#
b11 6"
b11 P"
b11 `"
b100 n"
b11 m"
b100 |"
b11 {"
b101 z"
b1000001111100101 ^"
b0 w
b0 ~"
b0 ~#
b100 |#
b0 y
b0 !#
b0 }#
b11 {#
b0 R"
b111 Q"
b100100 ;"
b100100 H"
b100100 /#
b100100 J#
b10000011110001100110011 #"
b10000011110001100110011 0#
b10000011110001100110011 6#
b10100 F#
b10100 9"
b10100 <#
b1001 R
b1001 s"
b1001 ?#
b1001 !$
b1101 4"
b1101 =#
b1101 D#
1*"
b11000 :"
b11000 f"
b11000 7#
b11 S
b11 j"
b11 l"
b11 :#
b1000 L
b1000 Y"
b1000 i"
b1 P
b1 q"
b1 -#
b10 Q
b10 r"
b10 ,#
b11100 <"
b11100 e"
b11100 &#
b11000 @"
b11000 K"
b11000 %#
b100 T
b100 b"
b100 t"
b100 +#
b10000000001 z
b10000000001 J"
b10000000001 (#
b10000000001 A#
b101 v
b101 *#
b101 S#
b1000 x
b1000 )#
b1000 M#
b1 F"
b1 M"
b1 $#
b100000 ="
b100000 "#
b100000 3#
b11100 A"
b11100 ##
b11100 2#
b10000011111001010110011 $"
b10000011111001010110011 4#
b100000 ?"
b100000 I"
b100000 1#
b100000 5#
b100000 Z#
1B
#120000
b1101 "
b1101 U
b1101 z#
0B
#125000
b101000 >"
b101000 L#
b101000 Y#
b1000 G"
b1000 T"
b1000 w"
b11 O
b11 N"
b11 B#
b101000 ;"
b101000 H"
b101000 /#
b101000 J#
bx #"
bx 0#
bx 6#
b110 z"
b1000001111000110 ^"
b110 Q"
b100000 B"
b100000 L"
b100000 K#
b1 6"
b1 P"
b1 `"
b1101 M
b1101 O"
b1101 R#
b11 N
b11 c"
b11 C#
b11 X#
b11 X"
b1 %"
b1 v"
b1 W#
b10 &"
b10 u"
b10 Q#
b100100 ?"
b100100 I"
b100100 1#
b100100 5#
b100100 Z#
b100100 ="
b100100 "#
b100100 3#
b100000 A"
b100000 ##
b100000 2#
b10000011110001100110011 $"
b10000011110001100110011 4#
b100 P
b100 q"
b100 -#
b11 Q
b11 r"
b11 ,#
b100000 <"
b100000 e"
b100000 &#
b11100 @"
b11100 K"
b11100 %#
b101 T
b101 b"
b101 t"
b101 +#
b100 z
b100 J"
b100 (#
b100 A#
b0 v
b0 *#
b0 S#
b0 x
b0 )#
b0 M#
b1001 F"
b1001 M"
b1001 $#
b11100 :"
b11100 f"
b11100 7#
b100 S
b100 j"
b100 l"
b100 :#
b101 L
b101 Y"
b101 i"
b11 5"
b11 g"
b11 8#
b11 N#
b11 T#
b11000 F#
b11000 9"
b11000 <#
b11 R
b11 s"
b11 ?#
b11 !$
1B
#130000
b1101 y
b1101 !#
b1101 }#
b1101 *
b1101 ]
b1101 r#
0B
#135000
b11 O
b11 N"
b11 B#
bx {
bx _"
bx y"
b0 G"
b0 T"
b0 w"
0K
b101100 >"
b101100 L#
b101100 Y#
b11 u
b11 I#
b11 O#
b11 U#
b11 "$
b10 %"
b10 v"
b10 W#
b0 &"
b0 u"
b0 Q#
b11 N
b11 c"
b11 C#
b11 X#
b1 X"
b100100 B"
b100100 L"
b100100 K#
b1111 6"
b1111 P"
b1111 `"
bx n"
bx m"
bx |"
bx {"
bx z"
bx ^"
bx w
bx ~"
bx ~#
bx |#
bx y
bx !#
bx }#
bx {#
bx R"
bx Q"
bx S"
b101100 ;"
b101100 H"
b101100 /#
b101100 J#
b11100 F#
b11100 9"
b11100 <#
b100 R
b100 s"
b100 ?#
b100 !$
b11 4"
b11 =#
b11 D#
b100000 :"
b100000 f"
b100000 7#
b101 S
b101 j"
b101 l"
b101 :#
b11 L
b11 Y"
b11 i"
b1 5"
b1 g"
b1 8#
b1 N#
b1 T#
b100100 <"
b100100 e"
b100100 &#
b100000 @"
b100000 K"
b100000 %#
b110 T
b110 b"
b110 t"
b110 +#
b1101 x
b1101 )#
b1101 M#
b1000 F"
b1000 M"
b1000 $#
b101000 ="
b101000 "#
b101000 3#
b100100 A"
b100100 ##
b100100 2#
bx $"
bx 4#
b101000 ?"
b101000 I"
b101000 1#
b101000 5#
b101000 Z#
1B
#140000
b11 '
b11 Z
b11 u#
0B
#145000
b110000 >"
b110000 L#
b110000 Y#
bx O
bx N"
bx B#
b110000 ;"
b110000 H"
b110000 /#
b110000 J#
bx B"
bx L"
bx K#
x!
bx 6"
bx P"
bx `"
bx M
bx O"
bx R#
bx N
bx c"
bx C#
bx X#
b1111 X"
b0 %"
b0 v"
b0 W#
b1 u
b1 I#
b1 O#
b1 U#
b1 "$
b101100 ?"
b101100 I"
b101100 1#
b101100 5#
b101100 Z#
b101100 ="
b101100 "#
b101100 3#
b101000 A"
b101000 ##
b101000 2#
bx P
bx q"
bx -#
bx Q
bx r"
bx ,#
b101000 <"
b101000 e"
b101000 &#
b100100 @"
b100100 K"
b100100 %#
bx T
bx b"
bx t"
bx +#
bx z
bx J"
bx (#
bx A#
bx v
bx *#
bx S#
bx x
bx )#
bx M#
0J
b0 F"
b0 M"
b0 $#
b100100 :"
b100100 f"
b100100 7#
b110 S
b110 j"
b110 l"
b110 :#
b1111 5"
b1111 g"
b1111 8#
b1111 N#
b1111 T#
b100000 F#
b100000 9"
b100000 <#
b101 R
b101 s"
b101 ?#
b101 !$
b1 4"
b1 =#
b1 D#
1B
#150000
b1 &
b1 Y
b1 v#
0B
#155000
b110100 >"
b110100 L#
b110100 Y#
b1111 u
b1111 I#
b1111 O#
b1111 U#
b1111 "$
bx X"
b110100 ;"
b110100 H"
b110100 /#
b110100 J#
b100100 F#
b100100 9"
b100100 <#
b110 R
b110 s"
b110 ?#
b110 !$
b1111 4"
b1111 =#
b1111 D#
b101000 :"
b101000 f"
b101000 7#
bx S
bx j"
bx l"
bx :#
bx L
bx Y"
bx i"
bx 5"
bx g"
bx 8#
bx N#
bx T#
0I
b101100 <"
b101100 e"
b101100 &#
b101000 @"
b101000 K"
b101000 %#
b110000 ="
b110000 "#
b110000 3#
b101100 A"
b101100 ##
b101100 2#
b110000 ?"
b110000 I"
b110000 1#
b110000 5#
b110000 Z#
1B
#160000
b1111 %
b1111 X
b1111 w#
0B
#165000
b111000 >"
b111000 L#
b111000 Y#
b111000 ;"
b111000 H"
b111000 /#
b111000 J#
bx u
bx I#
bx O#
bx U#
bx "$
b110100 ?"
b110100 I"
b110100 1#
b110100 5#
b110100 Z#
b110100 ="
b110100 "#
b110100 3#
b110000 A"
b110000 ##
b110000 2#
b110000 <"
b110000 e"
b110000 &#
b101100 @"
b101100 K"
b101100 %#
b101100 :"
b101100 f"
b101100 7#
b101000 F#
b101000 9"
b101000 <#
bx R
bx s"
bx ?#
bx !$
bx 4"
bx =#
bx D#
0*"
1B
#170000
0B
#175000
b111100 >"
b111100 L#
b111100 Y#
b111100 ;"
b111100 H"
b111100 /#
b111100 J#
b101100 F#
b101100 9"
b101100 <#
b110000 :"
b110000 f"
b110000 7#
b110100 <"
b110100 e"
b110100 &#
b110000 @"
b110000 K"
b110000 %#
b111000 ="
b111000 "#
b111000 3#
b110100 A"
b110100 ##
b110100 2#
b111000 ?"
b111000 I"
b111000 1#
b111000 5#
b111000 Z#
1B
#180000
0B
#185000
b1000000 >"
b1000000 L#
b1000000 Y#
b1000000 ;"
b1000000 H"
b1000000 /#
b1000000 J#
b111100 ?"
b111100 I"
b111100 1#
b111100 5#
b111100 Z#
b111100 ="
b111100 "#
b111100 3#
b111000 A"
b111000 ##
b111000 2#
b111000 <"
b111000 e"
b111000 &#
b110100 @"
b110100 K"
b110100 %#
b110100 :"
b110100 f"
b110100 7#
b110000 F#
b110000 9"
b110000 <#
1B
#190000
0B
#195000
b1000100 >"
b1000100 L#
b1000100 Y#
b1000100 ;"
b1000100 H"
b1000100 /#
b1000100 J#
b110100 F#
b110100 9"
b110100 <#
b111000 :"
b111000 f"
b111000 7#
b111100 <"
b111100 e"
b111100 &#
b111000 @"
b111000 K"
b111000 %#
b1000000 ="
b1000000 "#
b1000000 3#
b111100 A"
b111100 ##
b111100 2#
b1000000 ?"
b1000000 I"
b1000000 1#
b1000000 5#
b1000000 Z#
1B
#200000
0B
#205000
b1001000 >"
b1001000 L#
b1001000 Y#
b1001000 ;"
b1001000 H"
b1001000 /#
b1001000 J#
b1000100 ?"
b1000100 I"
b1000100 1#
b1000100 5#
b1000100 Z#
b1000100 ="
b1000100 "#
b1000100 3#
b1000000 A"
b1000000 ##
b1000000 2#
b1000000 <"
b1000000 e"
b1000000 &#
b111100 @"
b111100 K"
b111100 %#
b111100 :"
b111100 f"
b111100 7#
b111000 F#
b111000 9"
b111000 <#
1B
#210000
0B
#215000
b1001100 >"
b1001100 L#
b1001100 Y#
b1001100 ;"
b1001100 H"
b1001100 /#
b1001100 J#
b111100 F#
b111100 9"
b111100 <#
b1000000 :"
b1000000 f"
b1000000 7#
b1000100 <"
b1000100 e"
b1000100 &#
b1000000 @"
b1000000 K"
b1000000 %#
b1001000 ="
b1001000 "#
b1001000 3#
b1000100 A"
b1000100 ##
b1000100 2#
b1001000 ?"
b1001000 I"
b1001000 1#
b1001000 5#
b1001000 Z#
1B
#220000
0B
#225000
b1010000 >"
b1010000 L#
b1010000 Y#
b1010000 ;"
b1010000 H"
b1010000 /#
b1010000 J#
b1001100 ?"
b1001100 I"
b1001100 1#
b1001100 5#
b1001100 Z#
b1001100 ="
b1001100 "#
b1001100 3#
b1001000 A"
b1001000 ##
b1001000 2#
b1001000 <"
b1001000 e"
b1001000 &#
b1000100 @"
b1000100 K"
b1000100 %#
b1000100 :"
b1000100 f"
b1000100 7#
b1000000 F#
b1000000 9"
b1000000 <#
1B
#230000
0B
#235000
b1010100 >"
b1010100 L#
b1010100 Y#
b1010100 ;"
b1010100 H"
b1010100 /#
b1010100 J#
b1000100 F#
b1000100 9"
b1000100 <#
b1001000 :"
b1001000 f"
b1001000 7#
b1001100 <"
b1001100 e"
b1001100 &#
b1001000 @"
b1001000 K"
b1001000 %#
b1010000 ="
b1010000 "#
b1010000 3#
b1001100 A"
b1001100 ##
b1001100 2#
b1010000 ?"
b1010000 I"
b1010000 1#
b1010000 5#
b1010000 Z#
1B
#240000
0B
