// Seed: 95009521
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
  wire id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  wand  id_3
);
  logic [-1 : 1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd89,
    parameter id_2 = 32'd60
) ();
  logic [-1 : -1] _id_1;
  ;
  wire _id_2[-1 : !  id_1];
  ;
  supply1 id_3;
  ;
  wire [-1  < "" : id_2] id_4;
  wire id_5;
  assign id_3 = -1;
  assign id_5 = (~id_4);
  logic id_6, id_7;
endmodule
