INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/full_adder/full_adder.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FULL_ADDER_32_Bit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/full_adder/full_adder.srcs/sim_1/new/Test_bench_full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FULL_ADDER_32_Bit_TestBench'
