library ieee;

use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity counter is
	port (
		clk : in std_logic;
		reset_n : in std_logic;
		clk_en : in std_logic;
		value : out std_logic_vector(31)
	)