/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire [8:0] _03_;
  wire [2:0] _04_;
  wire [2:0] _05_;
  reg [26:0] _06_;
  wire [14:0] _07_;
  reg [2:0] _08_;
  wire [10:0] _09_;
  wire [16:0] _10_;
  wire [3:0] _11_;
  wire [26:0] _12_;
  wire [9:0] _13_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [20:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [13:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [10:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [7:0] celloutsig_0_66z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = !(celloutsig_0_5z ? celloutsig_0_4z : celloutsig_0_4z);
  assign celloutsig_0_33z = ~celloutsig_0_28z;
  assign celloutsig_0_4z = ~celloutsig_0_34z;
  assign celloutsig_0_1z = ~celloutsig_0_11z;
  assign celloutsig_0_19z = ~celloutsig_0_7z[3];
  assign celloutsig_0_5z = ~((_01_ | celloutsig_0_1z) & celloutsig_0_3z);
  assign celloutsig_0_40z = celloutsig_0_4z ^ celloutsig_0_31z;
  assign celloutsig_1_6z = celloutsig_1_4z[3] ^ celloutsig_1_3z;
  assign celloutsig_1_10z = { celloutsig_1_4z[3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z[5:3], celloutsig_1_1z, celloutsig_1_4z[1:0] } + { in_data[124:117], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_4z[5:3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_16z } + { _02_[11:4], celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_12z = celloutsig_0_7z[10:2] + { _03_[8:1], celloutsig_0_10z };
  assign celloutsig_0_14z = _04_ + _05_;
  reg [26:0] _26_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 27'h0000000;
    else _26_ <= in_data[34:8];
  assign { _12_[26:24], celloutsig_0_34z, _12_[22], celloutsig_0_11z, _01_, _12_[19:0] } = _26_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 27'h0000000;
    else _06_ <= { celloutsig_0_7z[12:6], celloutsig_0_53z, celloutsig_0_34z, celloutsig_0_48z, celloutsig_0_4z, celloutsig_0_49z, celloutsig_0_55z, celloutsig_0_53z, celloutsig_0_11z, celloutsig_0_46z, celloutsig_0_18z };
  reg [14:0] _28_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 15'h0000;
    else _28_ <= { in_data[53:40], celloutsig_0_1z };
  assign { _07_[14:8], _03_[8:1] } = _28_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _08_ <= 3'h0;
    else _08_ <= { in_data[165], celloutsig_1_6z, celloutsig_1_6z };
  reg [10:0] _30_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _30_ <= 11'h000;
    else _30_ <= { celloutsig_1_13z[2:1], celloutsig_1_14z, _08_ };
  assign { _02_[11:4], _09_[2:0] } = _30_;
  reg [16:0] _31_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _31_ <= 17'h00000;
    else _31_ <= { in_data[24:10], celloutsig_0_2z, celloutsig_0_3z };
  assign { _10_[16:7], _04_, _10_[3:0] } = _31_;
  reg [3:0] _32_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _32_ <= 4'h0;
    else _32_ <= { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _05_, _11_[0] } = _32_;
  reg [9:0] _33_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _33_ <= 10'h000;
    else _33_ <= in_data[12:3];
  assign { _00_, _13_[8:0] } = _33_;
  assign celloutsig_0_36z = { _12_[18], celloutsig_0_29z, celloutsig_0_4z } == celloutsig_0_13z[4:2];
  assign celloutsig_1_0z = in_data[121:117] == in_data[148:144];
  assign celloutsig_1_1z = { in_data[114], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } == in_data[149:145];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z } == { in_data[151], celloutsig_1_1z };
  assign celloutsig_1_16z = { in_data[187:186], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_2z } == { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z[5:3], celloutsig_1_1z, celloutsig_1_4z[1:0], celloutsig_1_5z };
  assign celloutsig_0_10z = { _07_[9:8], _03_[8], celloutsig_0_2z, _10_[16:7], _04_, _10_[3:0] } == { _10_[3:2], celloutsig_0_3z, _05_, _11_[0], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[62:60] == _12_[5:3];
  assign celloutsig_0_29z = { celloutsig_0_14z[0], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_1z } == { celloutsig_0_7z[10:4], celloutsig_0_22z, _07_[14:8], _03_[8:1] };
  assign celloutsig_1_5z = { celloutsig_1_4z[5:4], celloutsig_1_0z, celloutsig_1_1z } === { celloutsig_1_4z[4:3], celloutsig_1_4z[1:0] };
  assign celloutsig_1_2z = in_data[100:96] >= { in_data[191:189], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_28z = { celloutsig_0_12z[3], _00_, _13_[8:0] } || { celloutsig_0_20z[3:1], celloutsig_0_5z, celloutsig_0_25z };
  assign celloutsig_1_8z = celloutsig_1_6z & ~(celloutsig_1_4z[4]);
  assign celloutsig_0_15z = celloutsig_0_3z & ~(_05_[2]);
  assign celloutsig_0_20z = { celloutsig_0_11z, _01_, _12_[19:3], celloutsig_0_18z } % { 1'h1, _12_[19:2], celloutsig_0_3z };
  assign celloutsig_0_35z = celloutsig_0_10z ? { celloutsig_0_11z, _01_, _12_[19:14], celloutsig_0_17z } : { celloutsig_0_24z[2:1], celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_28z };
  assign { celloutsig_1_4z[5:3], celloutsig_1_4z[1:0] } = celloutsig_1_2z ? { in_data[140:138], celloutsig_1_1z, celloutsig_1_1z } : { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_21z = celloutsig_0_17z[2] ? celloutsig_0_17z[9:3] : { _12_[18:17], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_25z = celloutsig_0_7z[3] ? celloutsig_0_7z[12:6] : { celloutsig_0_21z[6:1], celloutsig_0_1z };
  assign celloutsig_0_32z = - { celloutsig_0_27z[5], celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_10z };
  assign celloutsig_0_44z = - { _10_[9:7], _04_, _10_[3:2], celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_19z };
  assign celloutsig_0_47z = - { celloutsig_0_44z[10:8], celloutsig_0_14z };
  assign celloutsig_1_13z = - { in_data[100], celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_16z = - { celloutsig_0_14z[0], _07_[14:8], _03_[8:1] };
  assign celloutsig_0_38z = ~ celloutsig_0_27z;
  assign celloutsig_1_14z = ~ { celloutsig_1_4z[5:3], celloutsig_1_1z, celloutsig_1_4z[1], celloutsig_1_9z };
  assign celloutsig_1_18z = ~ { celloutsig_1_10z[11:8], celloutsig_1_6z, celloutsig_1_4z[5:3], celloutsig_1_1z, celloutsig_1_4z[1:0] };
  assign celloutsig_1_19z = celloutsig_1_17z[10:4] | in_data[161:155];
  assign celloutsig_0_22z = celloutsig_0_20z[8:6] | celloutsig_0_12z[3:1];
  assign celloutsig_0_3z = & { celloutsig_0_1z, in_data[49:46] };
  assign celloutsig_0_46z = & { celloutsig_0_38z[0], celloutsig_0_14z };
  assign celloutsig_0_48z = & { celloutsig_0_30z[4:1], celloutsig_0_10z };
  assign celloutsig_0_55z = celloutsig_0_7z[4] & celloutsig_0_36z;
  assign celloutsig_0_65z = | celloutsig_0_7z[6:1];
  assign celloutsig_0_18z = | celloutsig_0_17z[8:6];
  assign celloutsig_0_26z = celloutsig_0_20z[4:0] <<< celloutsig_0_24z;
  assign celloutsig_0_49z = { celloutsig_0_20z[15], celloutsig_0_41z, celloutsig_0_47z, celloutsig_0_3z, celloutsig_0_36z, celloutsig_0_40z } ~^ { _12_[26:24], celloutsig_0_34z, _12_[22], celloutsig_0_11z, _01_, _12_[19:16] };
  assign celloutsig_0_66z = _06_[16:9] ~^ celloutsig_0_16z[10:3];
  assign celloutsig_0_7z = { in_data[82:73], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z } ^ { _07_[12:8], _03_[8:2], celloutsig_0_2z };
  assign celloutsig_1_12z = in_data[132:128] ^ { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_13z = celloutsig_0_7z[6:0] ^ celloutsig_0_12z[7:1];
  assign celloutsig_0_17z = celloutsig_0_7z ^ { celloutsig_0_16z[9:7], celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_24z = celloutsig_0_12z[5:1] ^ celloutsig_0_12z[7:3];
  assign celloutsig_0_27z = celloutsig_0_12z[8:2] ^ { celloutsig_0_17z[7:2], celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_26z, celloutsig_0_14z } ^ _13_[8:1];
  assign celloutsig_0_39z = ~((celloutsig_0_32z[0] & celloutsig_0_11z) | celloutsig_0_35z[7]);
  assign celloutsig_0_53z = ~((celloutsig_0_44z[10] & celloutsig_0_39z) | celloutsig_0_13z[4]);
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_6z) | in_data[124]);
  assign celloutsig_1_9z = ~((celloutsig_1_3z & celloutsig_1_6z) | celloutsig_1_8z);
  assign celloutsig_0_41z = ~((celloutsig_0_11z & _03_[7]) | (celloutsig_0_4z & _13_[8]));
  assign _02_[3:0] = { celloutsig_1_13z, celloutsig_1_5z };
  assign _03_[0] = celloutsig_0_10z;
  assign _07_[7:0] = _03_[8:1];
  assign _09_[10:3] = _02_[11:4];
  assign _10_[6:4] = _04_;
  assign _11_[3:1] = _05_;
  assign { _12_[23], _12_[21:20] } = { celloutsig_0_34z, celloutsig_0_11z, _01_ };
  assign _13_[9] = _00_;
  assign celloutsig_1_4z[2] = celloutsig_1_1z;
  assign { out_data[138:128], out_data[102:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
