https://github.com/rajdeep87/verilog-c/tree/0b46ae072a477b3d8c00559e0df2483be470dcc4
