#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Sep  5 16:49:40 2024
# Process ID: 49086
# Current directory: /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/vivado.jou
# Running On        :prince-ThinkPad-E14-Gen-5
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency     :399.796 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16411 MB
# Swap memory       :12884 MB
# Total Virtual     :29296 MB
# Available Virtual :21017 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prince/Documents/capstone/Gesture-AI/vitis_test'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:gesture_model:1.0'. The one found in IP location '/home/prince/Documents/capstone/Gesture-AI/vitis_test/hls_component/gesture_model/hls/impl/ip' will take precedence over the same IP in location /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/ip
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2303.277 ; gain = 0.000 ; free physical = 9297 ; free virtual = 18786
INFO: [Netlist 29-17] Analyzing 2147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc:184]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/bd_886d_m00arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc:50]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc] for cell 'design_1_i/smartconnect_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc:5]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc:6]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc:10]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc] for cell 'design_1_i/smartconnect_0/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:167]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc:184]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/bd_886d_m00bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_24/bd_886d_m00wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_24/bd_886d_m00wn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_24/bd_886d_m00wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_24/bd_886d_m00wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_24/bd_886d_m00wn_0_clocks.xdc:59]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_24/bd_886d_m00wn_0_clocks.xdc:59]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_24/bd_886d_m00wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_23/bd_886d_m00awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_23/bd_886d_m00awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_22/bd_886d_m00rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_22/bd_886d_m00rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_19/bd_886d_sbn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_19/bd_886d_sbn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_18/bd_886d_swn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_18/bd_886d_swn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_17/bd_886d_sawn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_17/bd_886d_sawn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_12/bd_886d_srn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_12/bd_886d_srn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_11/bd_886d_sarn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_11/bd_886d_sarn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-1714] 44 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 461 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3543.945 ; gain = 0.000 ; free physical = 8420 ; free virtual = 17933
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 512 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 50 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 241 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 76 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 144 instances

14 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3543.945 ; gain = 2115.699 ; free physical = 8420 ; free virtual = 17933
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3543.945 ; gain = 0.000 ; free physical = 8419 ; free virtual = 17935

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13e9c0658

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3543.945 ; gain = 0.000 ; free physical = 8405 ; free virtual = 17921

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 13e9c0658

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8136 ; free virtual = 17653

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13e9c0658

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8136 ; free virtual = 17653
Phase 1 Initialization | Checksum: 13e9c0658

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8136 ; free virtual = 17653

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13e9c0658

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8137 ; free virtual = 17654

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13e9c0658

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8129 ; free virtual = 17646
Phase 2 Timer Update And Timing Data Collection | Checksum: 13e9c0658

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8129 ; free virtual = 17646

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 28 inverters resulting in an inversion of 191 pins
INFO: [Opt 31-138] Pushed 60 inverter(s) to 2388 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 115ba07d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8129 ; free virtual = 17646
Retarget | Checksum: 115ba07d0
INFO: [Opt 31-389] Phase Retarget created 183 cells and removed 613 cells
INFO: [Opt 31-1021] In phase Retarget, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 138b23e05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8134 ; free virtual = 17651
Constant propagation | Checksum: 138b23e05
INFO: [Opt 31-389] Phase Constant propagation created 245 cells and removed 390 cells
INFO: [Opt 31-1021] In phase Constant propagation, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 13c363e4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8131 ; free virtual = 17652
Sweep | Checksum: 13c363e4c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 121 cells
INFO: [Opt 31-1021] In phase Sweep, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 13c363e4c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8131 ; free virtual = 17652
BUFG optimization | Checksum: 13c363e4c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d0cd74ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8131 ; free virtual = 17652
Shift Register Optimization | Checksum: d0cd74ef
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: d0cd74ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8131 ; free virtual = 17652
Post Processing Netlist | Checksum: d0cd74ef
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 7d57dec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8136 ; free virtual = 17658

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8136 ; free virtual = 17658
Phase 9.2 Verifying Netlist Connectivity | Checksum: 7d57dec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8136 ; free virtual = 17658
Phase 9 Finalization | Checksum: 7d57dec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8136 ; free virtual = 17658
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             183  |             613  |                                             40  |
|  Constant propagation         |             245  |             390  |                                             40  |
|  Sweep                        |               0  |             121  |                                             52  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             40  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7d57dec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3703.797 ; gain = 0.000 ; free physical = 8136 ; free virtual = 17658

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 4 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 175d06525

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4157.883 ; gain = 0.000 ; free physical = 7823 ; free virtual = 17351
Ending Power Optimization Task | Checksum: 175d06525

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 4157.883 ; gain = 454.086 ; free physical = 7823 ; free virtual = 17351

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 175d06525

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4157.883 ; gain = 0.000 ; free physical = 7823 ; free virtual = 17351

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4157.883 ; gain = 0.000 ; free physical = 7823 ; free virtual = 17351
Ending Netlist Obfuscation Task | Checksum: c4eaf1ed

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4157.883 ; gain = 0.000 ; free physical = 7823 ; free virtual = 17351
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 4157.883 ; gain = 613.938 ; free physical = 7823 ; free virtual = 17351
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4157.883 ; gain = 0.000 ; free physical = 7798 ; free virtual = 17334
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4157.883 ; gain = 0.000 ; free physical = 7781 ; free virtual = 17319
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a47ed930

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4157.883 ; gain = 0.000 ; free physical = 7781 ; free virtual = 17319
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4157.883 ; gain = 0.000 ; free physical = 7781 ; free virtual = 17320

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17d8b7957

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4461.363 ; gain = 303.480 ; free physical = 7257 ; free virtual = 16933

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24a13a10a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 4493.379 ; gain = 335.496 ; free physical = 7252 ; free virtual = 16934

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24a13a10a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 4493.379 ; gain = 335.496 ; free physical = 7252 ; free virtual = 16934
Phase 1 Placer Initialization | Checksum: 24a13a10a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 4493.379 ; gain = 335.496 ; free physical = 7252 ; free virtual = 16934

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 18a2431e5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 4493.379 ; gain = 335.496 ; free physical = 7262 ; free virtual = 16946

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 18a2431e5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 4493.379 ; gain = 335.496 ; free physical = 7262 ; free virtual = 16947

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 18a2431e5

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 4804.363 ; gain = 646.480 ; free physical = 6421 ; free virtual = 16537

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 19749b089

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 4836.379 ; gain = 678.496 ; free physical = 6421 ; free virtual = 16537

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 19749b089

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 4836.379 ; gain = 678.496 ; free physical = 6421 ; free virtual = 16537
Phase 2.1.1 Partition Driven Placement | Checksum: 19749b089

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 4836.379 ; gain = 678.496 ; free physical = 6421 ; free virtual = 16537
Phase 2.1 Floorplanning | Checksum: 21f2b3bc7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 4836.379 ; gain = 678.496 ; free physical = 6421 ; free virtual = 16537

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21f2b3bc7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 4836.379 ; gain = 678.496 ; free physical = 6421 ; free virtual = 16537

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21f2b3bc7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 4836.379 ; gain = 678.496 ; free physical = 6421 ; free virtual = 16537

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a1262549

Time (s): cpu = 00:01:45 ; elapsed = 00:00:38 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6410 ; free virtual = 16528

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 637 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 249 nets or LUTs. Breaked 0 LUT, combined 249 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4891.379 ; gain = 0.000 ; free physical = 6407 ; free virtual = 16526
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4891.379 ; gain = 0.000 ; free physical = 6408 ; free virtual = 16527

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            249  |                   249  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            249  |                   250  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11046f299

Time (s): cpu = 00:01:48 ; elapsed = 00:00:40 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6408 ; free virtual = 16527
Phase 2.4 Global Placement Core | Checksum: ba8fe955

Time (s): cpu = 00:02:02 ; elapsed = 00:00:44 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6419 ; free virtual = 16538
Phase 2 Global Placement | Checksum: ba8fe955

Time (s): cpu = 00:02:02 ; elapsed = 00:00:44 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6419 ; free virtual = 16538

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b016e50d

Time (s): cpu = 00:02:16 ; elapsed = 00:00:48 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6439 ; free virtual = 16558

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 5560d961

Time (s): cpu = 00:02:21 ; elapsed = 00:00:50 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6439 ; free virtual = 16558

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 775d44f0

Time (s): cpu = 00:02:33 ; elapsed = 00:00:53 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6405 ; free virtual = 16525

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1481bb221

Time (s): cpu = 00:02:36 ; elapsed = 00:00:55 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6407 ; free virtual = 16527
Phase 3.3.2 Slice Area Swap | Checksum: 1481bb221

Time (s): cpu = 00:02:36 ; elapsed = 00:00:55 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6407 ; free virtual = 16527
Phase 3.3 Small Shape DP | Checksum: 135a57973

Time (s): cpu = 00:02:40 ; elapsed = 00:00:57 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6408 ; free virtual = 16528

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: bc48df80

Time (s): cpu = 00:02:41 ; elapsed = 00:00:58 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6409 ; free virtual = 16529

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: cd6e8f26

Time (s): cpu = 00:02:41 ; elapsed = 00:00:58 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6409 ; free virtual = 16529
Phase 3 Detail Placement | Checksum: cd6e8f26

Time (s): cpu = 00:02:42 ; elapsed = 00:00:58 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6409 ; free virtual = 16530

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17528d1a7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.978 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1662f91d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4891.379 ; gain = 0.000 ; free physical = 6415 ; free virtual = 16536
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 176571a1c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4891.379 ; gain = 0.000 ; free physical = 6415 ; free virtual = 16536
Phase 4.1.1.1 BUFG Insertion | Checksum: 17528d1a7

Time (s): cpu = 00:03:16 ; elapsed = 00:01:07 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6415 ; free virtual = 16536

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.978. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a45aee9b

Time (s): cpu = 00:03:16 ; elapsed = 00:01:07 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6416 ; free virtual = 16537

Time (s): cpu = 00:03:16 ; elapsed = 00:01:07 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6416 ; free virtual = 16537
Phase 4.1 Post Commit Optimization | Checksum: 1a45aee9b

Time (s): cpu = 00:03:16 ; elapsed = 00:01:07 . Memory (MB): peak = 4891.379 ; gain = 733.496 ; free physical = 6416 ; free virtual = 16537
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6330 ; free virtual = 16452

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 250a97326

Time (s): cpu = 00:03:29 ; elapsed = 00:01:11 . Memory (MB): peak = 4920.363 ; gain = 762.480 ; free physical = 6327 ; free virtual = 16449

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 250a97326

Time (s): cpu = 00:03:29 ; elapsed = 00:01:12 . Memory (MB): peak = 4920.363 ; gain = 762.480 ; free physical = 6327 ; free virtual = 16449
Phase 4.3 Placer Reporting | Checksum: 250a97326

Time (s): cpu = 00:03:29 ; elapsed = 00:01:12 . Memory (MB): peak = 4920.363 ; gain = 762.480 ; free physical = 6327 ; free virtual = 16449

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6327 ; free virtual = 16449

Time (s): cpu = 00:03:29 ; elapsed = 00:01:12 . Memory (MB): peak = 4920.363 ; gain = 762.480 ; free physical = 6327 ; free virtual = 16449
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dc386276

Time (s): cpu = 00:03:29 ; elapsed = 00:01:12 . Memory (MB): peak = 4920.363 ; gain = 762.480 ; free physical = 6327 ; free virtual = 16449
Ending Placer Task | Checksum: 163b1a342

Time (s): cpu = 00:03:30 ; elapsed = 00:01:12 . Memory (MB): peak = 4920.363 ; gain = 762.480 ; free physical = 6327 ; free virtual = 16448
82 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:34 ; elapsed = 00:01:13 . Memory (MB): peak = 4920.363 ; gain = 762.480 ; free physical = 6327 ; free virtual = 16448
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6296 ; free virtual = 16418
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6299 ; free virtual = 16421
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6297 ; free virtual = 16432
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6257 ; free virtual = 16429
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6257 ; free virtual = 16429
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6257 ; free virtual = 16429
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6249 ; free virtual = 16425
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6249 ; free virtual = 16429
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4920.363 ; gain = 0.000 ; free physical = 6249 ; free virtual = 16429
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 4944.375 ; gain = 0.000 ; free physical = 6284 ; free virtual = 16421
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.974 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4944.375 ; gain = 0.000 ; free physical = 6270 ; free virtual = 16421
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4944.375 ; gain = 0.000 ; free physical = 6253 ; free virtual = 16436
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4944.375 ; gain = 0.000 ; free physical = 6253 ; free virtual = 16436
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4944.375 ; gain = 0.000 ; free physical = 6253 ; free virtual = 16437
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4944.375 ; gain = 0.000 ; free physical = 6249 ; free virtual = 16437
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4944.375 ; gain = 0.000 ; free physical = 6245 ; free virtual = 16436
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4944.375 ; gain = 0.000 ; free physical = 6245 ; free virtual = 16436
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 39e9b2cb ConstDB: 0 ShapeSum: 5de6f42e RouteDB: cbe0fc49
Nodegraph reading from file.  Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6243 ; free virtual = 16400
Post Restoration Checksum: NetGraph: d886a09 | NumContArr: c541b6b2 | Constraints: 2dcd5a4d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c34075a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:03 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6262 ; free virtual = 16422

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c34075a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6262 ; free virtual = 16422

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c34075a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6261 ; free virtual = 16422

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 264b8f075

Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6265 ; free virtual = 16426

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 244e63469

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6271 ; free virtual = 16433
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.138  | TNS=0.000  | WHS=-0.085 | THS=-28.556|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 34587
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32164
  Number of Partially Routed Nets     = 2423
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21529dd36

Time (s): cpu = 00:00:45 ; elapsed = 00:00:09 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6282 ; free virtual = 16444

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 21529dd36

Time (s): cpu = 00:00:45 ; elapsed = 00:00:09 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6282 ; free virtual = 16444

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1f7894d86

Time (s): cpu = 00:00:54 ; elapsed = 00:00:11 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6286 ; free virtual = 16448
Phase 4 Initial Routing | Checksum: 2055fbdc7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:11 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6286 ; free virtual = 16448

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7133
 Number of Nodes with overlaps = 705
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.703  | TNS=0.000  | WHS=-0.002 | THS=-0.002 |

Phase 5.1 Global Iteration 0 | Checksum: 2fd2052d6

Time (s): cpu = 00:02:08 ; elapsed = 00:00:38 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6193 ; free virtual = 16411

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.703  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 221a2c945

Time (s): cpu = 00:02:12 ; elapsed = 00:00:39 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6194 ; free virtual = 16412
Phase 5 Rip-up And Reroute | Checksum: 221a2c945

Time (s): cpu = 00:02:13 ; elapsed = 00:00:39 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6194 ; free virtual = 16412

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 19ee69528

Time (s): cpu = 00:02:13 ; elapsed = 00:00:39 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6194 ; free virtual = 16412

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 19ee69528

Time (s): cpu = 00:02:13 ; elapsed = 00:00:39 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6194 ; free virtual = 16412
Phase 6 Delay and Skew Optimization | Checksum: 19ee69528

Time (s): cpu = 00:02:13 ; elapsed = 00:00:39 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6194 ; free virtual = 16412

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.703  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1386c31c8

Time (s): cpu = 00:02:22 ; elapsed = 00:00:41 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6197 ; free virtual = 16416
Phase 7 Post Hold Fix | Checksum: 1386c31c8

Time (s): cpu = 00:02:22 ; elapsed = 00:00:41 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6197 ; free virtual = 16416

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.21511 %
  Global Horizontal Routing Utilization  = 7.43548 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1386c31c8

Time (s): cpu = 00:02:23 ; elapsed = 00:00:41 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6197 ; free virtual = 16416

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1386c31c8

Time (s): cpu = 00:02:23 ; elapsed = 00:00:41 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6197 ; free virtual = 16416

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1386c31c8

Time (s): cpu = 00:02:25 ; elapsed = 00:00:42 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6196 ; free virtual = 16415

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1386c31c8

Time (s): cpu = 00:02:25 ; elapsed = 00:00:42 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6196 ; free virtual = 16415

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1386c31c8

Time (s): cpu = 00:02:25 ; elapsed = 00:00:43 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6197 ; free virtual = 16415

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.703  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1386c31c8

Time (s): cpu = 00:02:25 ; elapsed = 00:00:43 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6197 ; free virtual = 16415
Total Elapsed time in route_design: 42.52 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 1645152c2

Time (s): cpu = 00:02:26 ; elapsed = 00:00:43 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6199 ; free virtual = 16418
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1645152c2

Time (s): cpu = 00:02:26 ; elapsed = 00:00:43 . Memory (MB): peak = 4952.379 ; gain = 0.000 ; free physical = 6199 ; free virtual = 16418

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:30 ; elapsed = 00:00:44 . Memory (MB): peak = 4952.379 ; gain = 8.004 ; free physical = 6199 ; free virtual = 16417
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:06 . Memory (MB): peak = 5008.406 ; gain = 0.000 ; free physical = 6182 ; free virtual = 16403
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
128 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5008.406 ; gain = 0.000 ; free physical = 6140 ; free virtual = 16378
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:01:07 ; elapsed = 00:00:18 . Memory (MB): peak = 5008.406 ; gain = 56.027 ; free physical = 6134 ; free virtual = 16372
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5008.406 ; gain = 0.000 ; free physical = 6116 ; free virtual = 16371
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5008.406 ; gain = 0.000 ; free physical = 6079 ; free virtual = 16365
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5008.406 ; gain = 0.000 ; free physical = 6079 ; free virtual = 16365
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.27 . Memory (MB): peak = 5008.406 ; gain = 0.000 ; free physical = 6078 ; free virtual = 16371
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5008.406 ; gain = 0.000 ; free physical = 6078 ; free virtual = 16375
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5008.406 ; gain = 0.000 ; free physical = 6071 ; free virtual = 16371
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5008.406 ; gain = 0.000 ; free physical = 6071 ; free virtual = 16371
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/conv1d_0_U0/grp_conv1d_0_Pipeline_VITIS_LOOP_25_2_fu_175/mac_muladd_24s_18s_42ns_42_4_1_U17/gesture_model_mac_muladd_24s_18s_42ns_42_4_1_DSP48_0_U/p_reg_reg input design_1_i/gesture_model_0/inst/conv1d_0_U0/grp_conv1d_0_Pipeline_VITIS_LOOP_25_2_fu_175/mac_muladd_24s_18s_42ns_42_4_1_U17/gesture_model_mac_muladd_24s_18s_42ns_42_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/conv1d_0_U0/grp_conv1d_0_Pipeline_VITIS_LOOP_25_2_fu_175/mac_muladd_24s_18s_42ns_42_4_1_U18/gesture_model_mac_muladd_24s_18s_42ns_42_4_1_DSP48_0_U/p_reg_reg input design_1_i/gesture_model_0/inst/conv1d_0_U0/grp_conv1d_0_Pipeline_VITIS_LOOP_25_2_fu_175/mac_muladd_24s_18s_42ns_42_4_1_U18/gesture_model_mac_muladd_24s_18s_42ns_42_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_0_U0/mac_muladd_24s_18s_42ns_42_4_1_U59/gesture_model_mac_muladd_24s_18s_42ns_42_4_1_DSP48_0_U/p_reg_reg input design_1_i/gesture_model_0/inst/dense_0_U0/mac_muladd_24s_18s_42ns_42_4_1_U59/gesture_model_mac_muladd_24s_18s_42ns_42_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0 input design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1 input design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__4 input design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_0_U0/mul_42s_19ns_42_1_1_U44/tmp_product output design_1_i/gesture_model_0/inst/batch_normalization_0_U0/mul_42s_19ns_42_1_1_U44/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_0_U0/mul_42s_19ns_42_1_1_U44/tmp_product__1 output design_1_i/gesture_model_0/inst/batch_normalization_0_U0/mul_42s_19ns_42_1_1_U44/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_1_U0/mul_42s_20ns_42_1_1_U64/tmp_product output design_1_i/gesture_model_0/inst/batch_normalization_1_U0/mul_42s_20ns_42_1_1_U64/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_1_U0/mul_42s_20ns_42_1_1_U64/tmp_product__1 output design_1_i/gesture_model_0/inst/batch_normalization_1_U0/mul_42s_20ns_42_1_1_U64/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/conv1d_0_U0/grp_conv1d_0_Pipeline_VITIS_LOOP_25_2_fu_175/mul_24s_18s_42_1_1_U16/tmp_product output design_1_i/gesture_model_0/inst/conv1d_0_U0/grp_conv1d_0_Pipeline_VITIS_LOOP_25_2_fu_175/mul_24s_18s_42_1_1_U16/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__0 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__1 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__2 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__3 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__4 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__4 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__7 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__4 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__7 output design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__0 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__1 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__10 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__11 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__12 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__13 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__14 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__2 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__5 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__6 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__7 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__8 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__9 output design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_0_U0/mul_42s_19ns_42_1_1_U44/tmp_product multiplier stage design_1_i/gesture_model_0/inst/batch_normalization_0_U0/mul_42s_19ns_42_1_1_U44/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_0_U0/mul_42s_19ns_42_1_1_U44/tmp_product__1 multiplier stage design_1_i/gesture_model_0/inst/batch_normalization_0_U0/mul_42s_19ns_42_1_1_U44/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_1_U0/mul_42s_20ns_42_1_1_U64/tmp_product multiplier stage design_1_i/gesture_model_0/inst/batch_normalization_1_U0/mul_42s_20ns_42_1_1_U64/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_1_U0/mul_42s_20ns_42_1_1_U64/tmp_product__1 multiplier stage design_1_i/gesture_model_0/inst/batch_normalization_1_U0/mul_42s_20ns_42_1_1_U64/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/conv1d_0_U0/grp_conv1d_0_Pipeline_VITIS_LOOP_25_2_fu_175/mul_24s_18s_42_1_1_U16/tmp_product multiplier stage design_1_i/gesture_model_0/inst/conv1d_0_U0/grp_conv1d_0_Pipeline_VITIS_LOOP_25_2_fu_175/mul_24s_18s_42_1_1_U16/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__0 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__1 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__3 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__4 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_44ns_42ns_86_1_1_U124/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__4 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__7 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_48ns_98_1_1_U125/tmp_product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__4 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__7 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_exp_24_6_s_fu_387/mul_50ns_50ns_100_1_1_U126/tmp_product__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__0 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__1 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__10 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__11 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__12 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__13 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__14 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__3 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__4 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__5 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__6 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__7 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__8 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__9 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__0 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__1 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__10 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__11 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__12 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__13 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__14 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__2 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__5 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__6 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__7 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__8 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/gesture_model_0/inst/dense_1_U0/p_1_out__9 with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 90 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 5008.406 ; gain = 0.000 ; free physical = 6136 ; free virtual = 16402
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 16:53:03 2024...
