// Seed: 400039419
module module_0 (
    output wand id_0,
    output wire id_1,
    output wire id_2,
    output tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output uwire id_10,
    output tri0 id_11,
    output tri1 id_12,
    output tri id_13,
    input tri0 id_14,
    input supply1 id_15
);
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output logic id_2,
    input wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output tri id_6,
    input tri id_7,
    input uwire id_8,
    input tri0 id_9,
    output wand id_10,
    input tri0 id_11,
    input wire id_12,
    input uwire id_13,
    input tri0 id_14
);
  always begin : LABEL_0
    id_2 <= !id_7;
  end
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_4,
      id_4,
      id_4,
      id_8,
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_10,
      id_6,
      id_1,
      id_12
  );
  assign modCall_1.type_19 = 0;
endmodule
