
SeniorDesignMaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cf4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  08009e88  08009e88  00019e88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2a8  0800a2a8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a2a8  0800a2a8  0001a2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2b0  0800a2b0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2b0  0800a2b0  0001a2b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a2b4  0800a2b4  0001a2b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a2b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  200001dc  0800a494  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  0800a494  000203cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010cfe  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000020cd  00000000  00000000  00030f0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f10  00000000  00000000  00032fd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e08  00000000  00000000  00033ee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000284a1  00000000  00000000  00034cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bc6e  00000000  00000000  0005d191  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fef67  00000000  00000000  00068dff  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00167d66  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cf4  00000000  00000000  00167de4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e6c 	.word	0x08009e6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08009e6c 	.word	0x08009e6c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b096      	sub	sp, #88	; 0x58
 8000f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char uart_buf[50] = {'\0'};	//buffer for output data
 8000f8e:	f107 030c 	add.w	r3, r7, #12
 8000f92:	2232      	movs	r2, #50	; 0x32
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f005 fa2a 	bl	80063f0 <memset>
	int uart_buf_len = {'\0'};
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	647b      	str	r3, [r7, #68]	; 0x44
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa0:	f000 ffb1 	bl	8001f06 <HAL_Init>

  /* USER CODE BEGIN Init */
	//byte address = 0x00;

	//int i = 64; //starting value of 540
	int target = 1024; //target analog bit value from the ADC
 8000fa4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fa8:	643b      	str	r3, [r7, #64]	; 0x40
	int tNum = 1;
 8000faa:	2301      	movs	r3, #1
 8000fac:	657b      	str	r3, [r7, #84]	; 0x54
	//int NOP = 0b00000000;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fae:	f000 f909 	bl	80011c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb2:	f000 fae7 	bl	8001584 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fb6:	f000 fac7 	bl	8001548 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000fba:	f000 fa95 	bl	80014e8 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000fbe:	f000 fa55 	bl	800146c <MX_SPI1_Init>
  MX_ADC1_Init();
 8000fc2:	f000 f989 	bl	80012d8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);	//set CS1 pin HIGH.
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fcc:	4870      	ldr	r0, [pc, #448]	; (8001190 <main+0x208>)
 8000fce:	f002 fe79 	bl	8003cc4 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t spiData[6];

  for(int j = 0; j < 6; j++){
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	653b      	str	r3, [r7, #80]	; 0x50
 8000fd6:	e007      	b.n	8000fe8 <main+0x60>
	  spiData[j] = 0x00;
 8000fd8:	1d3a      	adds	r2, r7, #4
 8000fda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fdc:	4413      	add	r3, r2
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
  for(int j = 0; j < 6; j++){
 8000fe2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	653b      	str	r3, [r7, #80]	; 0x50
 8000fe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fea:	2b05      	cmp	r3, #5
 8000fec:	ddf4      	ble.n	8000fd8 <main+0x50>
  }

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8000fee:	2206      	movs	r2, #6
 8000ff0:	4968      	ldr	r1, [pc, #416]	; (8001194 <main+0x20c>)
 8000ff2:	4869      	ldr	r0, [pc, #420]	; (8001198 <main+0x210>)
 8000ff4:	f001 fb48 	bl	8002688 <HAL_ADC_Start_DMA>
  while (1){
	  for(int measurement = 0; measurement <= 10; measurement++){
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000ffc:	e0bb      	b.n	8001176 <main+0x1ee>

		  uart_buf_len =sprintf(uart_buf, "\'val 1\'= %ld\r\n", adc[0]);	  	//load print buffer with message
 8000ffe:	4b67      	ldr	r3, [pc, #412]	; (800119c <main+0x214>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	f107 030c 	add.w	r3, r7, #12
 8001006:	4966      	ldr	r1, [pc, #408]	; (80011a0 <main+0x218>)
 8001008:	4618      	mov	r0, r3
 800100a:	f006 f83d 	bl	8007088 <siprintf>
 800100e:	6478      	str	r0, [r7, #68]	; 0x44
		  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 8001010:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001012:	b29a      	uxth	r2, r3
 8001014:	f107 010c 	add.w	r1, r7, #12
 8001018:	2364      	movs	r3, #100	; 0x64
 800101a:	4862      	ldr	r0, [pc, #392]	; (80011a4 <main+0x21c>)
 800101c:	f004 fd3e 	bl	8005a9c <HAL_UART_Transmit>

		  uart_buf_len =sprintf(uart_buf, "\'val 2\'= %ld\r\n", adc[1]);	  	//load print buffer with message
 8001020:	4b5e      	ldr	r3, [pc, #376]	; (800119c <main+0x214>)
 8001022:	685a      	ldr	r2, [r3, #4]
 8001024:	f107 030c 	add.w	r3, r7, #12
 8001028:	495f      	ldr	r1, [pc, #380]	; (80011a8 <main+0x220>)
 800102a:	4618      	mov	r0, r3
 800102c:	f006 f82c 	bl	8007088 <siprintf>
 8001030:	6478      	str	r0, [r7, #68]	; 0x44
		  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 8001032:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001034:	b29a      	uxth	r2, r3
 8001036:	f107 010c 	add.w	r1, r7, #12
 800103a:	2364      	movs	r3, #100	; 0x64
 800103c:	4859      	ldr	r0, [pc, #356]	; (80011a4 <main+0x21c>)
 800103e:	f004 fd2d 	bl	8005a9c <HAL_UART_Transmit>

		  uart_buf_len =sprintf(uart_buf, "\'val 3\'= %ld\r\n", adc[2]);	  	//load print buffer with message
 8001042:	4b56      	ldr	r3, [pc, #344]	; (800119c <main+0x214>)
 8001044:	689a      	ldr	r2, [r3, #8]
 8001046:	f107 030c 	add.w	r3, r7, #12
 800104a:	4958      	ldr	r1, [pc, #352]	; (80011ac <main+0x224>)
 800104c:	4618      	mov	r0, r3
 800104e:	f006 f81b 	bl	8007088 <siprintf>
 8001052:	6478      	str	r0, [r7, #68]	; 0x44
		  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 8001054:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001056:	b29a      	uxth	r2, r3
 8001058:	f107 010c 	add.w	r1, r7, #12
 800105c:	2364      	movs	r3, #100	; 0x64
 800105e:	4851      	ldr	r0, [pc, #324]	; (80011a4 <main+0x21c>)
 8001060:	f004 fd1c 	bl	8005a9c <HAL_UART_Transmit>

		  uart_buf_len =sprintf(uart_buf, "\'val 4\'= %ld\r\n", adc[3]);	  	//load print buffer with message
 8001064:	4b4d      	ldr	r3, [pc, #308]	; (800119c <main+0x214>)
 8001066:	68da      	ldr	r2, [r3, #12]
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	4950      	ldr	r1, [pc, #320]	; (80011b0 <main+0x228>)
 800106e:	4618      	mov	r0, r3
 8001070:	f006 f80a 	bl	8007088 <siprintf>
 8001074:	6478      	str	r0, [r7, #68]	; 0x44
		  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 8001076:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001078:	b29a      	uxth	r2, r3
 800107a:	f107 010c 	add.w	r1, r7, #12
 800107e:	2364      	movs	r3, #100	; 0x64
 8001080:	4848      	ldr	r0, [pc, #288]	; (80011a4 <main+0x21c>)
 8001082:	f004 fd0b 	bl	8005a9c <HAL_UART_Transmit>

		  uart_buf_len =sprintf(uart_buf, "\'val 5\'= %ld\r\n", adc[4]);	  	//load print buffer with message
 8001086:	4b45      	ldr	r3, [pc, #276]	; (800119c <main+0x214>)
 8001088:	691a      	ldr	r2, [r3, #16]
 800108a:	f107 030c 	add.w	r3, r7, #12
 800108e:	4949      	ldr	r1, [pc, #292]	; (80011b4 <main+0x22c>)
 8001090:	4618      	mov	r0, r3
 8001092:	f005 fff9 	bl	8007088 <siprintf>
 8001096:	6478      	str	r0, [r7, #68]	; 0x44
		  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 8001098:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800109a:	b29a      	uxth	r2, r3
 800109c:	f107 010c 	add.w	r1, r7, #12
 80010a0:	2364      	movs	r3, #100	; 0x64
 80010a2:	4840      	ldr	r0, [pc, #256]	; (80011a4 <main+0x21c>)
 80010a4:	f004 fcfa 	bl	8005a9c <HAL_UART_Transmit>

		  uart_buf_len =sprintf(uart_buf, "\'val 6\'= %ld\r\n\n", adc[5]);	  	//load print buffer with message
 80010a8:	4b3c      	ldr	r3, [pc, #240]	; (800119c <main+0x214>)
 80010aa:	695a      	ldr	r2, [r3, #20]
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	4941      	ldr	r1, [pc, #260]	; (80011b8 <main+0x230>)
 80010b2:	4618      	mov	r0, r3
 80010b4:	f005 ffe8 	bl	8007088 <siprintf>
 80010b8:	6478      	str	r0, [r7, #68]	; 0x44
		  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 80010ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80010bc:	b29a      	uxth	r2, r3
 80010be:	f107 010c 	add.w	r1, r7, #12
 80010c2:	2364      	movs	r3, #100	; 0x64
 80010c4:	4837      	ldr	r0, [pc, #220]	; (80011a4 <main+0x21c>)
 80010c6:	f004 fce9 	bl	8005a9c <HAL_UART_Transmit>

		  //uart_buf_len =sprintf(uart_buf, "\'spiData\' Before Conversion = %d\r\n", spiData[0]);	  	//load print buffer with message
		  //HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal


		  spiData[0] = targetCheck(adc[0], target, spiData[0]);
 80010ca:	4b34      	ldr	r3, [pc, #208]	; (800119c <main+0x214>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4618      	mov	r0, r3
 80010d0:	793b      	ldrb	r3, [r7, #4]
 80010d2:	461a      	mov	r2, r3
 80010d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80010d6:	f000 fb5f 	bl	8001798 <targetCheck>
 80010da:	4603      	mov	r3, r0
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	713b      	strb	r3, [r7, #4]
		  int SPI_Transmit_Data =  0x00 | spiData[0];
 80010e0:	793b      	ldrb	r3, [r7, #4]
 80010e2:	603b      	str	r3, [r7, #0]
		  //}

		  //uart_buf_len =sprintf(uart_buf, "\'spiData\' After Conversion = %d\r\n", spiData[0]);	  	//load print buffer with message
		  //HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal

		  uart_buf_len =sprintf(uart_buf, "Test #%d\n", measurement);	  	//load print buffer with message
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80010ea:	4934      	ldr	r1, [pc, #208]	; (80011bc <main+0x234>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f005 ffcb 	bl	8007088 <siprintf>
 80010f2:	6478      	str	r0, [r7, #68]	; 0x44
		  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 80010f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	f107 010c 	add.w	r1, r7, #12
 80010fc:	2364      	movs	r3, #100	; 0x64
 80010fe:	4829      	ldr	r0, [pc, #164]	; (80011a4 <main+0x21c>)
 8001100:	f004 fccc 	bl	8005a9c <HAL_UART_Transmit>
		  //iterate through SPI array and print results to terminal
		  for(int i = 0; i < 6; i++){
 8001104:	2300      	movs	r3, #0
 8001106:	64bb      	str	r3, [r7, #72]	; 0x48
 8001108:	e010      	b.n	800112c <main+0x1a4>
			  displayResults(i+1, spiData[i], adc[i]);
 800110a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800110c:	1c58      	adds	r0, r3, #1
 800110e:	1d3a      	adds	r2, r7, #4
 8001110:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001112:	4413      	add	r3, r2
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	4619      	mov	r1, r3
 8001118:	4a20      	ldr	r2, [pc, #128]	; (800119c <main+0x214>)
 800111a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800111c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001120:	461a      	mov	r2, r3
 8001122:	f000 faa1 	bl	8001668 <displayResults>
		  for(int i = 0; i < 6; i++){
 8001126:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001128:	3301      	adds	r3, #1
 800112a:	64bb      	str	r3, [r7, #72]	; 0x48
 800112c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800112e:	2b05      	cmp	r3, #5
 8001130:	ddeb      	ble.n	800110a <main+0x182>
		  }

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);	//set CS1 pin LOW.
 8001132:	2200      	movs	r2, #0
 8001134:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001138:	4815      	ldr	r0, [pc, #84]	; (8001190 <main+0x208>)
 800113a:	f002 fdc3 	bl	8003cc4 <HAL_GPIO_WritePin>
		  //HAL_Delay(1);
		  HAL_SPI_Transmit(&hspi1, (uint8_t *)&SPI_Transmit_Data, 1, 0); //handle SPI, Cast data to a 16 bit unsigned integer, 2 bytes of data, 400 ms delay
 800113e:	4639      	mov	r1, r7
 8001140:	2300      	movs	r3, #0
 8001142:	2201      	movs	r2, #1
 8001144:	481e      	ldr	r0, [pc, #120]	; (80011c0 <main+0x238>)
 8001146:	f004 f990 	bl	800546a <HAL_SPI_Transmit>
		  //HAL_Delay(1);
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);	//set CS1 pin HIGH.
 800114a:	2201      	movs	r2, #1
 800114c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001150:	480f      	ldr	r0, [pc, #60]	; (8001190 <main+0x208>)
 8001152:	f002 fdb7 	bl	8003cc4 <HAL_GPIO_WritePin>

		  //digitalPotWrite(i);
		  HAL_Delay(1000);
 8001156:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800115a:	f000 ff49 	bl	8001ff0 <HAL_Delay>
		//HAL_Delay(500);
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		  HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 800115e:	2120      	movs	r1, #32
 8001160:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001164:	f002 fdc6 	bl	8003cf4 <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 8001168:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800116c:	f000 ff40 	bl	8001ff0 <HAL_Delay>
	  for(int measurement = 0; measurement <= 10; measurement++){
 8001170:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001172:	3301      	adds	r3, #1
 8001174:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001178:	2b0a      	cmp	r3, #10
 800117a:	f77f af40 	ble.w	8000ffe <main+0x76>
		  //Using DMA to scan ADC values. Array adc[] holds the values
		  //from the 6 ADC inputs. sensor1=adc[0] sensor2=adc[1] etc.
	  	  }
	tNum++;
 800117e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001180:	3301      	adds	r3, #1
 8001182:	657b      	str	r3, [r7, #84]	; 0x54
	HAL_Delay(3000);
 8001184:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001188:	f000 ff32 	bl	8001ff0 <HAL_Delay>
	  for(int measurement = 0; measurement <= 10; measurement++){
 800118c:	e734      	b.n	8000ff8 <main+0x70>
 800118e:	bf00      	nop
 8001190:	48000800 	.word	0x48000800
 8001194:	2000032c 	.word	0x2000032c
 8001198:	20000204 	.word	0x20000204
 800119c:	20000268 	.word	0x20000268
 80011a0:	08009e88 	.word	0x08009e88
 80011a4:	20000344 	.word	0x20000344
 80011a8:	08009e98 	.word	0x08009e98
 80011ac:	08009ea8 	.word	0x08009ea8
 80011b0:	08009eb8 	.word	0x08009eb8
 80011b4:	08009ec8 	.word	0x08009ec8
 80011b8:	08009ed8 	.word	0x08009ed8
 80011bc:	08009ee8 	.word	0x08009ee8
 80011c0:	200002c8 	.word	0x200002c8

080011c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b0b8      	sub	sp, #224	; 0xe0
 80011c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011ce:	2244      	movs	r2, #68	; 0x44
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f005 f90c 	bl	80063f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011e8:	463b      	mov	r3, r7
 80011ea:	2288      	movs	r2, #136	; 0x88
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f005 f8fe 	bl	80063f0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80011f4:	2310      	movs	r3, #16
 80011f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011fa:	2301      	movs	r3, #1
 80011fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001206:	2360      	movs	r3, #96	; 0x60
 8001208:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800120c:	2302      	movs	r3, #2
 800120e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001212:	2301      	movs	r3, #1
 8001214:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001218:	2301      	movs	r3, #1
 800121a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 800121e:	2328      	movs	r3, #40	; 0x28
 8001220:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001224:	2307      	movs	r3, #7
 8001226:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800122a:	2302      	movs	r3, #2
 800122c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001230:	2302      	movs	r3, #2
 8001232:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001236:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800123a:	4618      	mov	r0, r3
 800123c:	f002 fdd8 	bl	8003df0 <HAL_RCC_OscConfig>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001246:	f000 fc5d 	bl	8001b04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124a:	230f      	movs	r3, #15
 800124c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001250:	2303      	movs	r3, #3
 8001252:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800125c:	2300      	movs	r3, #0
 800125e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001268:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800126c:	2104      	movs	r1, #4
 800126e:	4618      	mov	r0, r3
 8001270:	f003 f9a4 	bl	80045bc <HAL_RCC_ClockConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800127a:	f000 fc43 	bl	8001b04 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 800127e:	f244 0302 	movw	r3, #16386	; 0x4002
 8001282:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001284:	2300      	movs	r3, #0
 8001286:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001288:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800128c:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800128e:	2301      	movs	r3, #1
 8001290:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001292:	2301      	movs	r3, #1
 8001294:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001296:	2310      	movs	r3, #16
 8001298:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800129a:	2307      	movs	r3, #7
 800129c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800129e:	2302      	movs	r3, #2
 80012a0:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80012a2:	2302      	movs	r3, #2
 80012a4:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80012a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012aa:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ac:	463b      	mov	r3, r7
 80012ae:	4618      	mov	r0, r3
 80012b0:	f003 fb88 	bl	80049c4 <HAL_RCCEx_PeriphCLKConfig>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <SystemClock_Config+0xfa>
  {
    Error_Handler();
 80012ba:	f000 fc23 	bl	8001b04 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012be:	f44f 7000 	mov.w	r0, #512	; 0x200
 80012c2:	f002 fd3f 	bl	8003d44 <HAL_PWREx_ControlVoltageScaling>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 80012cc:	f000 fc1a 	bl	8001b04 <Error_Handler>
  }
}
 80012d0:	bf00      	nop
 80012d2:	37e0      	adds	r7, #224	; 0xe0
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	; 0x28
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80012de:	f107 031c 	add.w	r3, r7, #28
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
 80012f8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80012fa:	4b54      	ldr	r3, [pc, #336]	; (800144c <MX_ADC1_Init+0x174>)
 80012fc:	4a54      	ldr	r2, [pc, #336]	; (8001450 <MX_ADC1_Init+0x178>)
 80012fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001300:	4b52      	ldr	r3, [pc, #328]	; (800144c <MX_ADC1_Init+0x174>)
 8001302:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001306:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001308:	4b50      	ldr	r3, [pc, #320]	; (800144c <MX_ADC1_Init+0x174>)
 800130a:	2200      	movs	r2, #0
 800130c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800130e:	4b4f      	ldr	r3, [pc, #316]	; (800144c <MX_ADC1_Init+0x174>)
 8001310:	2200      	movs	r2, #0
 8001312:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001314:	4b4d      	ldr	r3, [pc, #308]	; (800144c <MX_ADC1_Init+0x174>)
 8001316:	2201      	movs	r2, #1
 8001318:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800131a:	4b4c      	ldr	r3, [pc, #304]	; (800144c <MX_ADC1_Init+0x174>)
 800131c:	2204      	movs	r2, #4
 800131e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001320:	4b4a      	ldr	r3, [pc, #296]	; (800144c <MX_ADC1_Init+0x174>)
 8001322:	2200      	movs	r2, #0
 8001324:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001326:	4b49      	ldr	r3, [pc, #292]	; (800144c <MX_ADC1_Init+0x174>)
 8001328:	2201      	movs	r2, #1
 800132a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 800132c:	4b47      	ldr	r3, [pc, #284]	; (800144c <MX_ADC1_Init+0x174>)
 800132e:	2206      	movs	r2, #6
 8001330:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001332:	4b46      	ldr	r3, [pc, #280]	; (800144c <MX_ADC1_Init+0x174>)
 8001334:	2200      	movs	r2, #0
 8001336:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800133a:	4b44      	ldr	r3, [pc, #272]	; (800144c <MX_ADC1_Init+0x174>)
 800133c:	2200      	movs	r2, #0
 800133e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001340:	4b42      	ldr	r3, [pc, #264]	; (800144c <MX_ADC1_Init+0x174>)
 8001342:	2200      	movs	r2, #0
 8001344:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001346:	4b41      	ldr	r3, [pc, #260]	; (800144c <MX_ADC1_Init+0x174>)
 8001348:	2201      	movs	r2, #1
 800134a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800134e:	4b3f      	ldr	r3, [pc, #252]	; (800144c <MX_ADC1_Init+0x174>)
 8001350:	2200      	movs	r2, #0
 8001352:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001354:	4b3d      	ldr	r3, [pc, #244]	; (800144c <MX_ADC1_Init+0x174>)
 8001356:	2200      	movs	r2, #0
 8001358:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800135c:	483b      	ldr	r0, [pc, #236]	; (800144c <MX_ADC1_Init+0x174>)
 800135e:	f001 f83f 	bl	80023e0 <HAL_ADC_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001368:	f000 fbcc 	bl	8001b04 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800136c:	2300      	movs	r3, #0
 800136e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001370:	f107 031c 	add.w	r3, r7, #28
 8001374:	4619      	mov	r1, r3
 8001376:	4835      	ldr	r0, [pc, #212]	; (800144c <MX_ADC1_Init+0x174>)
 8001378:	f001 ff46 	bl	8003208 <HAL_ADCEx_MultiModeConfigChannel>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001382:	f000 fbbf 	bl	8001b04 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001386:	4b33      	ldr	r3, [pc, #204]	; (8001454 <MX_ADC1_Init+0x17c>)
 8001388:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800138a:	2306      	movs	r3, #6
 800138c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800138e:	2300      	movs	r3, #0
 8001390:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001392:	237f      	movs	r3, #127	; 0x7f
 8001394:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001396:	2304      	movs	r3, #4
 8001398:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	4619      	mov	r1, r3
 80013a2:	482a      	ldr	r0, [pc, #168]	; (800144c <MX_ADC1_Init+0x174>)
 80013a4:	f001 fa2e 	bl	8002804 <HAL_ADC_ConfigChannel>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 80013ae:	f000 fba9 	bl	8001b04 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80013b2:	4b29      	ldr	r3, [pc, #164]	; (8001458 <MX_ADC1_Init+0x180>)
 80013b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013b6:	230c      	movs	r3, #12
 80013b8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	4619      	mov	r1, r3
 80013be:	4823      	ldr	r0, [pc, #140]	; (800144c <MX_ADC1_Init+0x174>)
 80013c0:	f001 fa20 	bl	8002804 <HAL_ADC_ConfigChannel>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 80013ca:	f000 fb9b 	bl	8001b04 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80013ce:	4b23      	ldr	r3, [pc, #140]	; (800145c <MX_ADC1_Init+0x184>)
 80013d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80013d2:	2312      	movs	r3, #18
 80013d4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	4619      	mov	r1, r3
 80013da:	481c      	ldr	r0, [pc, #112]	; (800144c <MX_ADC1_Init+0x174>)
 80013dc:	f001 fa12 	bl	8002804 <HAL_ADC_ConfigChannel>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 80013e6:	f000 fb8d 	bl	8001b04 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80013ea:	4b1d      	ldr	r3, [pc, #116]	; (8001460 <MX_ADC1_Init+0x188>)
 80013ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80013ee:	2318      	movs	r3, #24
 80013f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013f2:	1d3b      	adds	r3, r7, #4
 80013f4:	4619      	mov	r1, r3
 80013f6:	4815      	ldr	r0, [pc, #84]	; (800144c <MX_ADC1_Init+0x174>)
 80013f8:	f001 fa04 	bl	8002804 <HAL_ADC_ConfigChannel>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_ADC1_Init+0x12e>
  {
    Error_Handler();
 8001402:	f000 fb7f 	bl	8001b04 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001406:	4b17      	ldr	r3, [pc, #92]	; (8001464 <MX_ADC1_Init+0x18c>)
 8001408:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800140a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800140e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	4619      	mov	r1, r3
 8001414:	480d      	ldr	r0, [pc, #52]	; (800144c <MX_ADC1_Init+0x174>)
 8001416:	f001 f9f5 	bl	8002804 <HAL_ADC_ConfigChannel>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 8001420:	f000 fb70 	bl	8001b04 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001424:	4b10      	ldr	r3, [pc, #64]	; (8001468 <MX_ADC1_Init+0x190>)
 8001426:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001428:	f44f 7383 	mov.w	r3, #262	; 0x106
 800142c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	4619      	mov	r1, r3
 8001432:	4806      	ldr	r0, [pc, #24]	; (800144c <MX_ADC1_Init+0x174>)
 8001434:	f001 f9e6 	bl	8002804 <HAL_ADC_ConfigChannel>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 800143e:	f000 fb61 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	3728      	adds	r7, #40	; 0x28
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000204 	.word	0x20000204
 8001450:	50040000 	.word	0x50040000
 8001454:	04300002 	.word	0x04300002
 8001458:	08600004 	.word	0x08600004
 800145c:	0c900008 	.word	0x0c900008
 8001460:	10c00010 	.word	0x10c00010
 8001464:	14f00020 	.word	0x14f00020
 8001468:	19200040 	.word	0x19200040

0800146c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001470:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <MX_SPI1_Init+0x74>)
 8001472:	4a1c      	ldr	r2, [pc, #112]	; (80014e4 <MX_SPI1_Init+0x78>)
 8001474:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001476:	4b1a      	ldr	r3, [pc, #104]	; (80014e0 <MX_SPI1_Init+0x74>)
 8001478:	f44f 7282 	mov.w	r2, #260	; 0x104
 800147c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800147e:	4b18      	ldr	r3, [pc, #96]	; (80014e0 <MX_SPI1_Init+0x74>)
 8001480:	2200      	movs	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001484:	4b16      	ldr	r3, [pc, #88]	; (80014e0 <MX_SPI1_Init+0x74>)
 8001486:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800148a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800148c:	4b14      	ldr	r3, [pc, #80]	; (80014e0 <MX_SPI1_Init+0x74>)
 800148e:	2200      	movs	r2, #0
 8001490:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001492:	4b13      	ldr	r3, [pc, #76]	; (80014e0 <MX_SPI1_Init+0x74>)
 8001494:	2200      	movs	r2, #0
 8001496:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001498:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <MX_SPI1_Init+0x74>)
 800149a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800149e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	; (80014e0 <MX_SPI1_Init+0x74>)
 80014a2:	2238      	movs	r2, #56	; 0x38
 80014a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <MX_SPI1_Init+0x74>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014ac:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <MX_SPI1_Init+0x74>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014b2:	4b0b      	ldr	r3, [pc, #44]	; (80014e0 <MX_SPI1_Init+0x74>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80014b8:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <MX_SPI1_Init+0x74>)
 80014ba:	2207      	movs	r2, #7
 80014bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014be:	4b08      	ldr	r3, [pc, #32]	; (80014e0 <MX_SPI1_Init+0x74>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80014c4:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <MX_SPI1_Init+0x74>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014ca:	4805      	ldr	r0, [pc, #20]	; (80014e0 <MX_SPI1_Init+0x74>)
 80014cc:	f003 ff2a 	bl	8005324 <HAL_SPI_Init>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80014d6:	f000 fb15 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	200002c8 	.word	0x200002c8
 80014e4:	40013000 	.word	0x40013000

080014e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014ec:	4b14      	ldr	r3, [pc, #80]	; (8001540 <MX_USART2_UART_Init+0x58>)
 80014ee:	4a15      	ldr	r2, [pc, #84]	; (8001544 <MX_USART2_UART_Init+0x5c>)
 80014f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014f2:	4b13      	ldr	r3, [pc, #76]	; (8001540 <MX_USART2_UART_Init+0x58>)
 80014f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014fa:	4b11      	ldr	r3, [pc, #68]	; (8001540 <MX_USART2_UART_Init+0x58>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001500:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <MX_USART2_UART_Init+0x58>)
 8001502:	2200      	movs	r2, #0
 8001504:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001506:	4b0e      	ldr	r3, [pc, #56]	; (8001540 <MX_USART2_UART_Init+0x58>)
 8001508:	2200      	movs	r2, #0
 800150a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800150c:	4b0c      	ldr	r3, [pc, #48]	; (8001540 <MX_USART2_UART_Init+0x58>)
 800150e:	220c      	movs	r2, #12
 8001510:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001512:	4b0b      	ldr	r3, [pc, #44]	; (8001540 <MX_USART2_UART_Init+0x58>)
 8001514:	2200      	movs	r2, #0
 8001516:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001518:	4b09      	ldr	r3, [pc, #36]	; (8001540 <MX_USART2_UART_Init+0x58>)
 800151a:	2200      	movs	r2, #0
 800151c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800151e:	4b08      	ldr	r3, [pc, #32]	; (8001540 <MX_USART2_UART_Init+0x58>)
 8001520:	2200      	movs	r2, #0
 8001522:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <MX_USART2_UART_Init+0x58>)
 8001526:	2200      	movs	r2, #0
 8001528:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800152a:	4805      	ldr	r0, [pc, #20]	; (8001540 <MX_USART2_UART_Init+0x58>)
 800152c:	f004 fa68 	bl	8005a00 <HAL_UART_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001536:	f000 fae5 	bl	8001b04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000344 	.word	0x20000344
 8001544:	40004400 	.word	0x40004400

08001548 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800154e:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <MX_DMA_Init+0x38>)
 8001550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001552:	4a0b      	ldr	r2, [pc, #44]	; (8001580 <MX_DMA_Init+0x38>)
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	6493      	str	r3, [r2, #72]	; 0x48
 800155a:	4b09      	ldr	r3, [pc, #36]	; (8001580 <MX_DMA_Init+0x38>)
 800155c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001566:	2200      	movs	r2, #0
 8001568:	2100      	movs	r1, #0
 800156a:	200b      	movs	r0, #11
 800156c:	f001 ffd3 	bl	8003516 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001570:	200b      	movs	r0, #11
 8001572:	f001 ffec 	bl	800354e <HAL_NVIC_EnableIRQ>

}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40021000 	.word	0x40021000

08001584 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158a:	f107 030c 	add.w	r3, r7, #12
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800159a:	4b30      	ldr	r3, [pc, #192]	; (800165c <MX_GPIO_Init+0xd8>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800159e:	4a2f      	ldr	r2, [pc, #188]	; (800165c <MX_GPIO_Init+0xd8>)
 80015a0:	f043 0304 	orr.w	r3, r3, #4
 80015a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015a6:	4b2d      	ldr	r3, [pc, #180]	; (800165c <MX_GPIO_Init+0xd8>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015aa:	f003 0304 	and.w	r3, r3, #4
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	4b2a      	ldr	r3, [pc, #168]	; (800165c <MX_GPIO_Init+0xd8>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b6:	4a29      	ldr	r2, [pc, #164]	; (800165c <MX_GPIO_Init+0xd8>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015be:	4b27      	ldr	r3, [pc, #156]	; (800165c <MX_GPIO_Init+0xd8>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ca:	4b24      	ldr	r3, [pc, #144]	; (800165c <MX_GPIO_Init+0xd8>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ce:	4a23      	ldr	r2, [pc, #140]	; (800165c <MX_GPIO_Init+0xd8>)
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015d6:	4b21      	ldr	r3, [pc, #132]	; (800165c <MX_GPIO_Init+0xd8>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Heater_GPIO_Port, Heater_Pin, GPIO_PIN_RESET);
 80015e2:	2200      	movs	r2, #0
 80015e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015e8:	481d      	ldr	r0, [pc, #116]	; (8001660 <MX_GPIO_Init+0xdc>)
 80015ea:	f002 fb6b 	bl	8003cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS3_Pin|CS2_Pin|CS1_Pin, GPIO_PIN_RESET);
 80015ee:	2200      	movs	r2, #0
 80015f0:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80015f4:	481b      	ldr	r0, [pc, #108]	; (8001664 <MX_GPIO_Init+0xe0>)
 80015f6:	f002 fb65 	bl	8003cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Heater_Pin */
  GPIO_InitStruct.Pin = Heater_Pin;
 80015fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001600:	2301      	movs	r3, #1
 8001602:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001608:	2300      	movs	r3, #0
 800160a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Heater_GPIO_Port, &GPIO_InitStruct);
 800160c:	f107 030c 	add.w	r3, r7, #12
 8001610:	4619      	mov	r1, r3
 8001612:	4813      	ldr	r0, [pc, #76]	; (8001660 <MX_GPIO_Init+0xdc>)
 8001614:	f002 f9ae 	bl	8003974 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS3_Pin CS2_Pin CS1_Pin */
  GPIO_InitStruct.Pin = CS3_Pin|CS2_Pin|CS1_Pin;
 8001618:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800161c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161e:	2301      	movs	r3, #1
 8001620:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800162a:	f107 030c 	add.w	r3, r7, #12
 800162e:	4619      	mov	r1, r3
 8001630:	480c      	ldr	r0, [pc, #48]	; (8001664 <MX_GPIO_Init+0xe0>)
 8001632:	f002 f99f 	bl	8003974 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dip5_Pin Dip4_Pin Dip3_Pin Dip2_Pin
                           Dip1_Pin */
  GPIO_InitStruct.Pin = Dip5_Pin|Dip4_Pin|Dip3_Pin|Dip2_Pin
 8001636:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800163a:	60fb      	str	r3, [r7, #12]
                          |Dip1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800163c:	2300      	movs	r3, #0
 800163e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001644:	f107 030c 	add.w	r3, r7, #12
 8001648:	4619      	mov	r1, r3
 800164a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800164e:	f002 f991 	bl	8003974 <HAL_GPIO_Init>

}
 8001652:	bf00      	nop
 8001654:	3720      	adds	r7, #32
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40021000 	.word	0x40021000
 8001660:	48000400 	.word	0x48000400
 8001664:	48000800 	.word	0x48000800

08001668 <displayResults>:

/* USER CODE BEGIN 4 */
void displayResults(int ADC_number, int i, int val){
 8001668:	b590      	push	{r4, r7, lr}
 800166a:	b095      	sub	sp, #84	; 0x54
 800166c:	af00      	add	r7, sp, #0
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
  char uart_buf[50] = {'\0'};	//buffer for output data
 8001674:	f107 0310 	add.w	r3, r7, #16
 8001678:	2232      	movs	r2, #50	; 0x32
 800167a:	2100      	movs	r1, #0
 800167c:	4618      	mov	r0, r3
 800167e:	f004 feb7 	bl	80063f0 <memset>
  int uart_buf_len = {'\0'};
 8001682:	2300      	movs	r3, #0
 8001684:	64fb      	str	r3, [r7, #76]	; 0x4c
  float voltage = (3.3/4096) * val;
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f7fe ff4c 	bl	8000524 <__aeabi_i2d>
 800168c:	a340      	add	r3, pc, #256	; (adr r3, 8001790 <displayResults+0x128>)
 800168e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001692:	f7fe ffb1 	bl	80005f8 <__aeabi_dmul>
 8001696:	4603      	mov	r3, r0
 8001698:	460c      	mov	r4, r1
 800169a:	4618      	mov	r0, r3
 800169c:	4621      	mov	r1, r4
 800169e:	f7ff faa3 	bl	8000be8 <__aeabi_d2f>
 80016a2:	4603      	mov	r3, r0
 80016a4:	64bb      	str	r3, [r7, #72]	; 0x48
  float potValue = (10000/128) * i;
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	224e      	movs	r2, #78	; 0x4e
 80016aa:	fb02 f303 	mul.w	r3, r2, r3
 80016ae:	ee07 3a90 	vmov	s15, r3
 80016b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016b6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

  //sprintf(uart_buf, "Test # %d", measurement);	  			//load print buffer with message
  //HAL_UART_Transmit(&huart2, (uint8_t *)MSG, uart_buf_len, 100);		//print to terminal

  uart_buf_len =sprintf(uart_buf, "\tADC: #%d\n", ADC_number);	  	//load print buffer with message
 80016ba:	f107 0310 	add.w	r3, r7, #16
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	492d      	ldr	r1, [pc, #180]	; (8001778 <displayResults+0x110>)
 80016c2:	4618      	mov	r0, r3
 80016c4:	f005 fce0 	bl	8007088 <siprintf>
 80016c8:	64f8      	str	r0, [r7, #76]	; 0x4c
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 80016ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	f107 0110 	add.w	r1, r7, #16
 80016d2:	2364      	movs	r3, #100	; 0x64
 80016d4:	4829      	ldr	r0, [pc, #164]	; (800177c <displayResults+0x114>)
 80016d6:	f004 f9e1 	bl	8005a9c <HAL_UART_Transmit>

  uart_buf_len =sprintf(uart_buf, "\r\t\tPotentiometer Value (0 - 128): %d\n", i);	//load print buffer with message
 80016da:	f107 0310 	add.w	r3, r7, #16
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	4927      	ldr	r1, [pc, #156]	; (8001780 <displayResults+0x118>)
 80016e2:	4618      	mov	r0, r3
 80016e4:	f005 fcd0 	bl	8007088 <siprintf>
 80016e8:	64f8      	str	r0, [r7, #76]	; 0x4c
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 80016ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	f107 0110 	add.w	r1, r7, #16
 80016f2:	2364      	movs	r3, #100	; 0x64
 80016f4:	4821      	ldr	r0, [pc, #132]	; (800177c <displayResults+0x114>)
 80016f6:	f004 f9d1 	bl	8005a9c <HAL_UART_Transmit>

  uart_buf_len =sprintf(uart_buf, "\r\t\tResistance: .................. %.0f Ohms\n", potValue);	//load print buffer with message
 80016fa:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80016fc:	f7fe ff24 	bl	8000548 <__aeabi_f2d>
 8001700:	4603      	mov	r3, r0
 8001702:	460c      	mov	r4, r1
 8001704:	f107 0010 	add.w	r0, r7, #16
 8001708:	461a      	mov	r2, r3
 800170a:	4623      	mov	r3, r4
 800170c:	491d      	ldr	r1, [pc, #116]	; (8001784 <displayResults+0x11c>)
 800170e:	f005 fcbb 	bl	8007088 <siprintf>
 8001712:	64f8      	str	r0, [r7, #76]	; 0x4c
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 8001714:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001716:	b29a      	uxth	r2, r3
 8001718:	f107 0110 	add.w	r1, r7, #16
 800171c:	2364      	movs	r3, #100	; 0x64
 800171e:	4817      	ldr	r0, [pc, #92]	; (800177c <displayResults+0x114>)
 8001720:	f004 f9bc 	bl	8005a9c <HAL_UART_Transmit>

  uart_buf_len =sprintf(uart_buf, "\r\t\tADC Value (0 - 4096): ........ %d\n", val);	  		//load print buffer with message
 8001724:	f107 0310 	add.w	r3, r7, #16
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	4917      	ldr	r1, [pc, #92]	; (8001788 <displayResults+0x120>)
 800172c:	4618      	mov	r0, r3
 800172e:	f005 fcab 	bl	8007088 <siprintf>
 8001732:	64f8      	str	r0, [r7, #76]	; 0x4c
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 8001734:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001736:	b29a      	uxth	r2, r3
 8001738:	f107 0110 	add.w	r1, r7, #16
 800173c:	2364      	movs	r3, #100	; 0x64
 800173e:	480f      	ldr	r0, [pc, #60]	; (800177c <displayResults+0x114>)
 8001740:	f004 f9ac 	bl	8005a9c <HAL_UART_Transmit>

  uart_buf_len =sprintf(uart_buf, "\r\t\tADC Voltage: ................. %.2fV\n\n\r", voltage);	  			//load print buffer with message
 8001744:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001746:	f7fe feff 	bl	8000548 <__aeabi_f2d>
 800174a:	4603      	mov	r3, r0
 800174c:	460c      	mov	r4, r1
 800174e:	f107 0010 	add.w	r0, r7, #16
 8001752:	461a      	mov	r2, r3
 8001754:	4623      	mov	r3, r4
 8001756:	490d      	ldr	r1, [pc, #52]	; (800178c <displayResults+0x124>)
 8001758:	f005 fc96 	bl	8007088 <siprintf>
 800175c:	64f8      	str	r0, [r7, #76]	; 0x4c
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 800175e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001760:	b29a      	uxth	r2, r3
 8001762:	f107 0110 	add.w	r1, r7, #16
 8001766:	2364      	movs	r3, #100	; 0x64
 8001768:	4804      	ldr	r0, [pc, #16]	; (800177c <displayResults+0x114>)
 800176a:	f004 f997 	bl	8005a9c <HAL_UART_Transmit>

}
 800176e:	bf00      	nop
 8001770:	3754      	adds	r7, #84	; 0x54
 8001772:	46bd      	mov	sp, r7
 8001774:	bd90      	pop	{r4, r7, pc}
 8001776:	bf00      	nop
 8001778:	08009ef4 	.word	0x08009ef4
 800177c:	20000344 	.word	0x20000344
 8001780:	08009f00 	.word	0x08009f00
 8001784:	08009f28 	.word	0x08009f28
 8001788:	08009f58 	.word	0x08009f58
 800178c:	08009f80 	.word	0x08009f80
 8001790:	66666666 	.word	0x66666666
 8001794:	3f4a6666 	.word	0x3f4a6666

08001798 <targetCheck>:

int targetCheck(int val, int target, int i){
 8001798:	b5b0      	push	{r4, r5, r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
	//uart_buf_len =sprintf(uart_buf, "\rpotentiometer bit value inside function = %d\r\n", i);	  	//load print buffer with message
	//HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal

	//check for distance val is from the target
	//if the analog value is greater than 50% of the target value, decrease 'i' by 50
		if (val > 1.50 * target)
 80017a4:	68f8      	ldr	r0, [r7, #12]
 80017a6:	f7fe febd 	bl	8000524 <__aeabi_i2d>
 80017aa:	4604      	mov	r4, r0
 80017ac:	460d      	mov	r5, r1
 80017ae:	68b8      	ldr	r0, [r7, #8]
 80017b0:	f7fe feb8 	bl	8000524 <__aeabi_i2d>
 80017b4:	f04f 0200 	mov.w	r2, #0
 80017b8:	4bb7      	ldr	r3, [pc, #732]	; (8001a98 <targetCheck+0x300>)
 80017ba:	f7fe ff1d 	bl	80005f8 <__aeabi_dmul>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4620      	mov	r0, r4
 80017c4:	4629      	mov	r1, r5
 80017c6:	f7ff f9a7 	bl	8000b18 <__aeabi_dcmpgt>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d003      	beq.n	80017d8 <targetCheck+0x40>
			i = i - 50;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	3b32      	subs	r3, #50	; 0x32
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	e12c      	b.n	8001a32 <targetCheck+0x29a>
		//if the analog value is greater than 40% of the target value, decrease 'i' by 40
		else if (val > 1.40 * target)
 80017d8:	68f8      	ldr	r0, [r7, #12]
 80017da:	f7fe fea3 	bl	8000524 <__aeabi_i2d>
 80017de:	4604      	mov	r4, r0
 80017e0:	460d      	mov	r5, r1
 80017e2:	68b8      	ldr	r0, [r7, #8]
 80017e4:	f7fe fe9e 	bl	8000524 <__aeabi_i2d>
 80017e8:	a399      	add	r3, pc, #612	; (adr r3, 8001a50 <targetCheck+0x2b8>)
 80017ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ee:	f7fe ff03 	bl	80005f8 <__aeabi_dmul>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4620      	mov	r0, r4
 80017f8:	4629      	mov	r1, r5
 80017fa:	f7ff f98d 	bl	8000b18 <__aeabi_dcmpgt>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <targetCheck+0x74>
			i = i - 40;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	3b28      	subs	r3, #40	; 0x28
 8001808:	607b      	str	r3, [r7, #4]
 800180a:	e112      	b.n	8001a32 <targetCheck+0x29a>
		//if the analog value is greater than 30% of the target value, decrease 'i' by 30
		else if (val > 1.30 * target)
 800180c:	68f8      	ldr	r0, [r7, #12]
 800180e:	f7fe fe89 	bl	8000524 <__aeabi_i2d>
 8001812:	4604      	mov	r4, r0
 8001814:	460d      	mov	r5, r1
 8001816:	68b8      	ldr	r0, [r7, #8]
 8001818:	f7fe fe84 	bl	8000524 <__aeabi_i2d>
 800181c:	a38e      	add	r3, pc, #568	; (adr r3, 8001a58 <targetCheck+0x2c0>)
 800181e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001822:	f7fe fee9 	bl	80005f8 <__aeabi_dmul>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	4620      	mov	r0, r4
 800182c:	4629      	mov	r1, r5
 800182e:	f7ff f973 	bl	8000b18 <__aeabi_dcmpgt>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d003      	beq.n	8001840 <targetCheck+0xa8>
			i = i - 30;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3b1e      	subs	r3, #30
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	e0f8      	b.n	8001a32 <targetCheck+0x29a>
		//if the analog value is greater than 20% of the target value, decrease 'i' by 20
		else if (val > 1.20 * target)
 8001840:	68f8      	ldr	r0, [r7, #12]
 8001842:	f7fe fe6f 	bl	8000524 <__aeabi_i2d>
 8001846:	4604      	mov	r4, r0
 8001848:	460d      	mov	r5, r1
 800184a:	68b8      	ldr	r0, [r7, #8]
 800184c:	f7fe fe6a 	bl	8000524 <__aeabi_i2d>
 8001850:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8001854:	4b91      	ldr	r3, [pc, #580]	; (8001a9c <targetCheck+0x304>)
 8001856:	f7fe fecf 	bl	80005f8 <__aeabi_dmul>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	4620      	mov	r0, r4
 8001860:	4629      	mov	r1, r5
 8001862:	f7ff f959 	bl	8000b18 <__aeabi_dcmpgt>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <targetCheck+0xdc>
			i = i - 20;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3b14      	subs	r3, #20
 8001870:	607b      	str	r3, [r7, #4]
 8001872:	e0de      	b.n	8001a32 <targetCheck+0x29a>
		//if the analog value is greater than 10% of the target value, decrease 'i' by 10
		else if (val > 1.10 * target)
 8001874:	68f8      	ldr	r0, [r7, #12]
 8001876:	f7fe fe55 	bl	8000524 <__aeabi_i2d>
 800187a:	4604      	mov	r4, r0
 800187c:	460d      	mov	r5, r1
 800187e:	68b8      	ldr	r0, [r7, #8]
 8001880:	f7fe fe50 	bl	8000524 <__aeabi_i2d>
 8001884:	a376      	add	r3, pc, #472	; (adr r3, 8001a60 <targetCheck+0x2c8>)
 8001886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800188a:	f7fe feb5 	bl	80005f8 <__aeabi_dmul>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4620      	mov	r0, r4
 8001894:	4629      	mov	r1, r5
 8001896:	f7ff f93f 	bl	8000b18 <__aeabi_dcmpgt>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d003      	beq.n	80018a8 <targetCheck+0x110>
			i = i - 10;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b0a      	subs	r3, #10
 80018a4:	607b      	str	r3, [r7, #4]
 80018a6:	e0c4      	b.n	8001a32 <targetCheck+0x29a>
		//if the analog value is greater than 20% of the target value, decrease 'i' by 5
		else if (val > 1.04 * target)
 80018a8:	68f8      	ldr	r0, [r7, #12]
 80018aa:	f7fe fe3b 	bl	8000524 <__aeabi_i2d>
 80018ae:	4604      	mov	r4, r0
 80018b0:	460d      	mov	r5, r1
 80018b2:	68b8      	ldr	r0, [r7, #8]
 80018b4:	f7fe fe36 	bl	8000524 <__aeabi_i2d>
 80018b8:	a36b      	add	r3, pc, #428	; (adr r3, 8001a68 <targetCheck+0x2d0>)
 80018ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018be:	f7fe fe9b 	bl	80005f8 <__aeabi_dmul>
 80018c2:	4602      	mov	r2, r0
 80018c4:	460b      	mov	r3, r1
 80018c6:	4620      	mov	r0, r4
 80018c8:	4629      	mov	r1, r5
 80018ca:	f7ff f925 	bl	8000b18 <__aeabi_dcmpgt>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d003      	beq.n	80018dc <targetCheck+0x144>
			i = i - 5;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3b05      	subs	r3, #5
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	e0aa      	b.n	8001a32 <targetCheck+0x29a>
		//if the analog value is greater than 20% of the target value, decrease 'i' by 1
		else if (val > target)
 80018dc:	68fa      	ldr	r2, [r7, #12]
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	dd03      	ble.n	80018ec <targetCheck+0x154>
			i = i - 1;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	e0a2      	b.n	8001a32 <targetCheck+0x29a>
		//--------------------------------------------------------------------------------------------------------------
		//if the analog value is greater than 20% of the target value, decrease 'i' by 50
		else if (val < (1- 0.50) * target){
 80018ec:	68f8      	ldr	r0, [r7, #12]
 80018ee:	f7fe fe19 	bl	8000524 <__aeabi_i2d>
 80018f2:	4604      	mov	r4, r0
 80018f4:	460d      	mov	r5, r1
 80018f6:	68b8      	ldr	r0, [r7, #8]
 80018f8:	f7fe fe14 	bl	8000524 <__aeabi_i2d>
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	4b67      	ldr	r3, [pc, #412]	; (8001aa0 <targetCheck+0x308>)
 8001902:	f7fe fe79 	bl	80005f8 <__aeabi_dmul>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	4620      	mov	r0, r4
 800190c:	4629      	mov	r1, r5
 800190e:	f7ff f8e5 	bl	8000adc <__aeabi_dcmplt>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d003      	beq.n	8001920 <targetCheck+0x188>
			i = i + 50;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	3332      	adds	r3, #50	; 0x32
 800191c:	607b      	str	r3, [r7, #4]
 800191e:	e088      	b.n	8001a32 <targetCheck+0x29a>
		}
		else if (val < (1- 0.04) * target){
 8001920:	68f8      	ldr	r0, [r7, #12]
 8001922:	f7fe fdff 	bl	8000524 <__aeabi_i2d>
 8001926:	4604      	mov	r4, r0
 8001928:	460d      	mov	r5, r1
 800192a:	68b8      	ldr	r0, [r7, #8]
 800192c:	f7fe fdfa 	bl	8000524 <__aeabi_i2d>
 8001930:	a34f      	add	r3, pc, #316	; (adr r3, 8001a70 <targetCheck+0x2d8>)
 8001932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001936:	f7fe fe5f 	bl	80005f8 <__aeabi_dmul>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	4620      	mov	r0, r4
 8001940:	4629      	mov	r1, r5
 8001942:	f7ff f8cb 	bl	8000adc <__aeabi_dcmplt>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d003      	beq.n	8001954 <targetCheck+0x1bc>
			i = i + 5;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3305      	adds	r3, #5
 8001950:	607b      	str	r3, [r7, #4]
 8001952:	e06e      	b.n	8001a32 <targetCheck+0x29a>
		}
		//if the analog value is greater than 40% of the target value, decrease 'i' by 50
		else if (val < (1- 0.10) * target){
 8001954:	68f8      	ldr	r0, [r7, #12]
 8001956:	f7fe fde5 	bl	8000524 <__aeabi_i2d>
 800195a:	4604      	mov	r4, r0
 800195c:	460d      	mov	r5, r1
 800195e:	68b8      	ldr	r0, [r7, #8]
 8001960:	f7fe fde0 	bl	8000524 <__aeabi_i2d>
 8001964:	a344      	add	r3, pc, #272	; (adr r3, 8001a78 <targetCheck+0x2e0>)
 8001966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196a:	f7fe fe45 	bl	80005f8 <__aeabi_dmul>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4620      	mov	r0, r4
 8001974:	4629      	mov	r1, r5
 8001976:	f7ff f8b1 	bl	8000adc <__aeabi_dcmplt>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d003      	beq.n	8001988 <targetCheck+0x1f0>
			i = i + 10;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	330a      	adds	r3, #10
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	e054      	b.n	8001a32 <targetCheck+0x29a>
		}
		//if the analog value is greater than 30% of the target value, decrease 'i' by 50
		else if (val < (1- 0.20) * target){
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f7fe fdcb 	bl	8000524 <__aeabi_i2d>
 800198e:	4604      	mov	r4, r0
 8001990:	460d      	mov	r5, r1
 8001992:	68b8      	ldr	r0, [r7, #8]
 8001994:	f7fe fdc6 	bl	8000524 <__aeabi_i2d>
 8001998:	a339      	add	r3, pc, #228	; (adr r3, 8001a80 <targetCheck+0x2e8>)
 800199a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199e:	f7fe fe2b 	bl	80005f8 <__aeabi_dmul>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4620      	mov	r0, r4
 80019a8:	4629      	mov	r1, r5
 80019aa:	f7ff f897 	bl	8000adc <__aeabi_dcmplt>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d003      	beq.n	80019bc <targetCheck+0x224>
			i = i + 20;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3314      	adds	r3, #20
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	e03a      	b.n	8001a32 <targetCheck+0x29a>
		}
		//if the analog value is greater than 20% of the target value, decrease 'i' by 50
		else if (val < (1- 0.30) * target){
 80019bc:	68f8      	ldr	r0, [r7, #12]
 80019be:	f7fe fdb1 	bl	8000524 <__aeabi_i2d>
 80019c2:	4604      	mov	r4, r0
 80019c4:	460d      	mov	r5, r1
 80019c6:	68b8      	ldr	r0, [r7, #8]
 80019c8:	f7fe fdac 	bl	8000524 <__aeabi_i2d>
 80019cc:	a32e      	add	r3, pc, #184	; (adr r3, 8001a88 <targetCheck+0x2f0>)
 80019ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d2:	f7fe fe11 	bl	80005f8 <__aeabi_dmul>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4620      	mov	r0, r4
 80019dc:	4629      	mov	r1, r5
 80019de:	f7ff f87d 	bl	8000adc <__aeabi_dcmplt>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d003      	beq.n	80019f0 <targetCheck+0x258>
			i = i + 30;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	331e      	adds	r3, #30
 80019ec:	607b      	str	r3, [r7, #4]
 80019ee:	e020      	b.n	8001a32 <targetCheck+0x29a>
		}
		//if the analog value is greater than 10% of the target value, decrease 'i' by 50
		else if (val < (1- 0.40) * target){
 80019f0:	68f8      	ldr	r0, [r7, #12]
 80019f2:	f7fe fd97 	bl	8000524 <__aeabi_i2d>
 80019f6:	4604      	mov	r4, r0
 80019f8:	460d      	mov	r5, r1
 80019fa:	68b8      	ldr	r0, [r7, #8]
 80019fc:	f7fe fd92 	bl	8000524 <__aeabi_i2d>
 8001a00:	a323      	add	r3, pc, #140	; (adr r3, 8001a90 <targetCheck+0x2f8>)
 8001a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a06:	f7fe fdf7 	bl	80005f8 <__aeabi_dmul>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4620      	mov	r0, r4
 8001a10:	4629      	mov	r1, r5
 8001a12:	f7ff f863 	bl	8000adc <__aeabi_dcmplt>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d003      	beq.n	8001a24 <targetCheck+0x28c>
			i = i + 40;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3328      	adds	r3, #40	; 0x28
 8001a20:	607b      	str	r3, [r7, #4]
 8001a22:	e006      	b.n	8001a32 <targetCheck+0x29a>
		}
		else if (val < target){
 8001a24:	68fa      	ldr	r2, [r7, #12]
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	da02      	bge.n	8001a32 <targetCheck+0x29a>
			i = i + 1;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	3301      	adds	r3, #1
 8001a30:	607b      	str	r3, [r7, #4]
		}
		else
			i = i;

	//dataString = createCSV(val,val,val,tNum);
	if(i > 128){
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2b80      	cmp	r3, #128	; 0x80
 8001a36:	dd01      	ble.n	8001a3c <targetCheck+0x2a4>
	  //uart_buf_len =sprintf(uart_buf, "Entered if Statement about 128\n");	  	//load print buffer with message
	  //HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
	  i = 128;
 8001a38:	2380      	movs	r3, #128	; 0x80
 8001a3a:	607b      	str	r3, [r7, #4]
	}
	if(i < 0){
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	da01      	bge.n	8001a46 <targetCheck+0x2ae>
	  //uart_buf_len =sprintf(uart_buf, "Entered if Statement below 0\n");	  	//load print buffer with message
	  //HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
	  i = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	607b      	str	r3, [r7, #4]
	}
	//uart_buf_len =sprintf(uart_buf, "\rpot value being returned after algorithm = %d\r\n", i);	  	//load print buffer with message
	//HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
	return i;
 8001a46:	687b      	ldr	r3, [r7, #4]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bdb0      	pop	{r4, r5, r7, pc}
 8001a50:	66666666 	.word	0x66666666
 8001a54:	3ff66666 	.word	0x3ff66666
 8001a58:	cccccccd 	.word	0xcccccccd
 8001a5c:	3ff4cccc 	.word	0x3ff4cccc
 8001a60:	9999999a 	.word	0x9999999a
 8001a64:	3ff19999 	.word	0x3ff19999
 8001a68:	0a3d70a4 	.word	0x0a3d70a4
 8001a6c:	3ff0a3d7 	.word	0x3ff0a3d7
 8001a70:	eb851eb8 	.word	0xeb851eb8
 8001a74:	3feeb851 	.word	0x3feeb851
 8001a78:	cccccccd 	.word	0xcccccccd
 8001a7c:	3feccccc 	.word	0x3feccccc
 8001a80:	9999999a 	.word	0x9999999a
 8001a84:	3fe99999 	.word	0x3fe99999
 8001a88:	66666666 	.word	0x66666666
 8001a8c:	3fe66666 	.word	0x3fe66666
 8001a90:	33333333 	.word	0x33333333
 8001a94:	3fe33333 	.word	0x3fe33333
 8001a98:	3ff80000 	.word	0x3ff80000
 8001a9c:	3ff33333 	.word	0x3ff33333
 8001aa0:	3fe00000 	.word	0x3fe00000

08001aa4 <HAL_ADC_ConvHalfCpltCallback>:
	//HAL_Delay(100);
	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);	//set CS1 pin HIGH.
	//HAL_Delay(100);
	}

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
	/*char uart_buf[50] = {'\0'};	//buffer for output data
	int uart_buf_len = {'\0'};
	uart_buf_len =sprintf(uart_buf, "\rFirt ADC Handle\r\n\n");	  	//load print buffer with message
	HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);*/
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	adc[0] = adc_buf[0];
 8001ac0:	4b0e      	ldr	r3, [pc, #56]	; (8001afc <HAL_ADC_ConvCpltCallback+0x44>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a0e      	ldr	r2, [pc, #56]	; (8001b00 <HAL_ADC_ConvCpltCallback+0x48>)
 8001ac6:	6013      	str	r3, [r2, #0]
	adc[1] = adc_buf[1];
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <HAL_ADC_ConvCpltCallback+0x44>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	4a0c      	ldr	r2, [pc, #48]	; (8001b00 <HAL_ADC_ConvCpltCallback+0x48>)
 8001ace:	6053      	str	r3, [r2, #4]
	adc[2] = adc_buf[2];
 8001ad0:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <HAL_ADC_ConvCpltCallback+0x44>)
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	4a0a      	ldr	r2, [pc, #40]	; (8001b00 <HAL_ADC_ConvCpltCallback+0x48>)
 8001ad6:	6093      	str	r3, [r2, #8]
	adc[3] = adc_buf[3];
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_ADC_ConvCpltCallback+0x44>)
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	4a08      	ldr	r2, [pc, #32]	; (8001b00 <HAL_ADC_ConvCpltCallback+0x48>)
 8001ade:	60d3      	str	r3, [r2, #12]
	adc[4] = adc_buf[4];
 8001ae0:	4b06      	ldr	r3, [pc, #24]	; (8001afc <HAL_ADC_ConvCpltCallback+0x44>)
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	4a06      	ldr	r2, [pc, #24]	; (8001b00 <HAL_ADC_ConvCpltCallback+0x48>)
 8001ae6:	6113      	str	r3, [r2, #16]
	adc[5] = adc_buf[5];
 8001ae8:	4b04      	ldr	r3, [pc, #16]	; (8001afc <HAL_ADC_ConvCpltCallback+0x44>)
 8001aea:	695b      	ldr	r3, [r3, #20]
 8001aec:	4a04      	ldr	r2, [pc, #16]	; (8001b00 <HAL_ADC_ConvCpltCallback+0x48>)
 8001aee:	6153      	str	r3, [r2, #20]
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	2000032c 	.word	0x2000032c
 8001b00:	20000268 	.word	0x20000268

08001b04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b08:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  while (1){
 8001b0a:	e7fe      	b.n	8001b0a <Error_Handler+0x6>

08001b0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b12:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <HAL_MspInit+0x44>)
 8001b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b16:	4a0e      	ldr	r2, [pc, #56]	; (8001b50 <HAL_MspInit+0x44>)
 8001b18:	f043 0301 	orr.w	r3, r3, #1
 8001b1c:	6613      	str	r3, [r2, #96]	; 0x60
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <HAL_MspInit+0x44>)
 8001b20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	607b      	str	r3, [r7, #4]
 8001b28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <HAL_MspInit+0x44>)
 8001b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2e:	4a08      	ldr	r2, [pc, #32]	; (8001b50 <HAL_MspInit+0x44>)
 8001b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b34:	6593      	str	r3, [r2, #88]	; 0x58
 8001b36:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <HAL_MspInit+0x44>)
 8001b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3e:	603b      	str	r3, [r7, #0]
 8001b40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	40021000 	.word	0x40021000

08001b54 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08a      	sub	sp, #40	; 0x28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a37      	ldr	r2, [pc, #220]	; (8001c50 <HAL_ADC_MspInit+0xfc>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d167      	bne.n	8001c46 <HAL_ADC_MspInit+0xf2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001b76:	4b37      	ldr	r3, [pc, #220]	; (8001c54 <HAL_ADC_MspInit+0x100>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7a:	4a36      	ldr	r2, [pc, #216]	; (8001c54 <HAL_ADC_MspInit+0x100>)
 8001b7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b82:	4b34      	ldr	r3, [pc, #208]	; (8001c54 <HAL_ADC_MspInit+0x100>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b8a:	613b      	str	r3, [r7, #16]
 8001b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b8e:	4b31      	ldr	r3, [pc, #196]	; (8001c54 <HAL_ADC_MspInit+0x100>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b92:	4a30      	ldr	r2, [pc, #192]	; (8001c54 <HAL_ADC_MspInit+0x100>)
 8001b94:	f043 0304 	orr.w	r3, r3, #4
 8001b98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b9a:	4b2e      	ldr	r3, [pc, #184]	; (8001c54 <HAL_ADC_MspInit+0x100>)
 8001b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9e:	f003 0304 	and.w	r3, r3, #4
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba6:	4b2b      	ldr	r3, [pc, #172]	; (8001c54 <HAL_ADC_MspInit+0x100>)
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001baa:	4a2a      	ldr	r2, [pc, #168]	; (8001c54 <HAL_ADC_MspInit+0x100>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bb2:	4b28      	ldr	r3, [pc, #160]	; (8001c54 <HAL_ADC_MspInit+0x100>)
 8001bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	60bb      	str	r3, [r7, #8]
 8001bbc:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = Sensor_1_Pin|Sensor_2_Pin|Sensor_3_Pin|Pot_IN_1_Pin;
 8001bbe:	230f      	movs	r3, #15
 8001bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001bc2:	230b      	movs	r3, #11
 8001bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bca:	f107 0314 	add.w	r3, r7, #20
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4821      	ldr	r0, [pc, #132]	; (8001c58 <HAL_ADC_MspInit+0x104>)
 8001bd2:	f001 fecf 	bl	8003974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Pot_IN_2_Pin|Pot_IN_3_Pin;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001bda:	230b      	movs	r3, #11
 8001bdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be2:	f107 0314 	add.w	r3, r7, #20
 8001be6:	4619      	mov	r1, r3
 8001be8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bec:	f001 fec2 	bl	8003974 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001bf0:	4b1a      	ldr	r3, [pc, #104]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001bf2:	4a1b      	ldr	r2, [pc, #108]	; (8001c60 <HAL_ADC_MspInit+0x10c>)
 8001bf4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001bf6:	4b19      	ldr	r3, [pc, #100]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bfc:	4b17      	ldr	r3, [pc, #92]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c02:	4b16      	ldr	r3, [pc, #88]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c08:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001c0a:	2280      	movs	r2, #128	; 0x80
 8001c0c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c0e:	4b13      	ldr	r3, [pc, #76]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001c10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c14:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c16:	4b11      	ldr	r3, [pc, #68]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001c18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c1c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c1e:	4b0f      	ldr	r3, [pc, #60]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001c20:	2220      	movs	r2, #32
 8001c22:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c24:	4b0d      	ldr	r3, [pc, #52]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c2a:	480c      	ldr	r0, [pc, #48]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001c2c:	f001 fcaa 	bl	8003584 <HAL_DMA_Init>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <HAL_ADC_MspInit+0xe6>
    {
      Error_Handler();
 8001c36:	f7ff ff65 	bl	8001b04 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a07      	ldr	r2, [pc, #28]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001c3e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c40:	4a06      	ldr	r2, [pc, #24]	; (8001c5c <HAL_ADC_MspInit+0x108>)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c46:	bf00      	nop
 8001c48:	3728      	adds	r7, #40	; 0x28
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	50040000 	.word	0x50040000
 8001c54:	40021000 	.word	0x40021000
 8001c58:	48000800 	.word	0x48000800
 8001c5c:	20000280 	.word	0x20000280
 8001c60:	40020008 	.word	0x40020008

08001c64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	; 0x28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a17      	ldr	r2, [pc, #92]	; (8001ce0 <HAL_SPI_MspInit+0x7c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d128      	bne.n	8001cd8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c86:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c8a:	4a16      	ldr	r2, [pc, #88]	; (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001c8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c90:	6613      	str	r3, [r2, #96]	; 0x60
 8001c92:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c9a:	613b      	str	r3, [r7, #16]
 8001c9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9e:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca2:	4a10      	ldr	r2, [pc, #64]	; (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001caa:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <HAL_SPI_MspInit+0x80>)
 8001cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001cb6:	23a0      	movs	r3, #160	; 0xa0
 8001cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cba:	2302      	movs	r3, #2
 8001cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001cc6:	2305      	movs	r3, #5
 8001cc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cd4:	f001 fe4e 	bl	8003974 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001cd8:	bf00      	nop
 8001cda:	3728      	adds	r7, #40	; 0x28
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40013000 	.word	0x40013000
 8001ce4:	40021000 	.word	0x40021000

08001ce8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08a      	sub	sp, #40	; 0x28
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf0:	f107 0314 	add.w	r3, r7, #20
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a17      	ldr	r2, [pc, #92]	; (8001d64 <HAL_UART_MspInit+0x7c>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d128      	bne.n	8001d5c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d0a:	4b17      	ldr	r3, [pc, #92]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d0e:	4a16      	ldr	r2, [pc, #88]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d14:	6593      	str	r3, [r2, #88]	; 0x58
 8001d16:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d26:	4a10      	ldr	r2, [pc, #64]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <HAL_UART_MspInit+0x80>)
 8001d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = SIM_TX_Pin|GPIO_PIN_3;
 8001d3a:	230c      	movs	r3, #12
 8001d3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d46:	2303      	movs	r3, #3
 8001d48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d4a:	2307      	movs	r3, #7
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d4e:	f107 0314 	add.w	r3, r7, #20
 8001d52:	4619      	mov	r1, r3
 8001d54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d58:	f001 fe0c 	bl	8003974 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d5c:	bf00      	nop
 8001d5e:	3728      	adds	r7, #40	; 0x28
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40004400 	.word	0x40004400
 8001d68:	40021000 	.word	0x40021000

08001d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d7e:	e7fe      	b.n	8001d7e <HardFault_Handler+0x4>

08001d80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d84:	e7fe      	b.n	8001d84 <MemManage_Handler+0x4>

08001d86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d8a:	e7fe      	b.n	8001d8a <BusFault_Handler+0x4>

08001d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d90:	e7fe      	b.n	8001d90 <UsageFault_Handler+0x4>

08001d92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d92:	b480      	push	{r7}
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr

08001dae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dae:	b480      	push	{r7}
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dc0:	f000 f8f6 	bl	8001fb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001dcc:	4802      	ldr	r0, [pc, #8]	; (8001dd8 <DMA1_Channel1_IRQHandler+0x10>)
 8001dce:	f001 fcf1 	bl	80037b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000280 	.word	0x20000280

08001ddc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b086      	sub	sp, #24
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001de4:	4a14      	ldr	r2, [pc, #80]	; (8001e38 <_sbrk+0x5c>)
 8001de6:	4b15      	ldr	r3, [pc, #84]	; (8001e3c <_sbrk+0x60>)
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001df0:	4b13      	ldr	r3, [pc, #76]	; (8001e40 <_sbrk+0x64>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d102      	bne.n	8001dfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001df8:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <_sbrk+0x64>)
 8001dfa:	4a12      	ldr	r2, [pc, #72]	; (8001e44 <_sbrk+0x68>)
 8001dfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dfe:	4b10      	ldr	r3, [pc, #64]	; (8001e40 <_sbrk+0x64>)
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4413      	add	r3, r2
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d207      	bcs.n	8001e1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e0c:	f004 fac6 	bl	800639c <__errno>
 8001e10:	4602      	mov	r2, r0
 8001e12:	230c      	movs	r3, #12
 8001e14:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001e16:	f04f 33ff 	mov.w	r3, #4294967295
 8001e1a:	e009      	b.n	8001e30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e1c:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <_sbrk+0x64>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e22:	4b07      	ldr	r3, [pc, #28]	; (8001e40 <_sbrk+0x64>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4413      	add	r3, r2
 8001e2a:	4a05      	ldr	r2, [pc, #20]	; (8001e40 <_sbrk+0x64>)
 8001e2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3718      	adds	r7, #24
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	20018000 	.word	0x20018000
 8001e3c:	00000400 	.word	0x00000400
 8001e40:	200001f8 	.word	0x200001f8
 8001e44:	200003d0 	.word	0x200003d0

08001e48 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e4c:	4b17      	ldr	r3, [pc, #92]	; (8001eac <SystemInit+0x64>)
 8001e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e52:	4a16      	ldr	r2, [pc, #88]	; (8001eac <SystemInit+0x64>)
 8001e54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001e5c:	4b14      	ldr	r3, [pc, #80]	; (8001eb0 <SystemInit+0x68>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a13      	ldr	r2, [pc, #76]	; (8001eb0 <SystemInit+0x68>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001e68:	4b11      	ldr	r3, [pc, #68]	; (8001eb0 <SystemInit+0x68>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001e6e:	4b10      	ldr	r3, [pc, #64]	; (8001eb0 <SystemInit+0x68>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a0f      	ldr	r2, [pc, #60]	; (8001eb0 <SystemInit+0x68>)
 8001e74:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001e78:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001e7c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001e7e:	4b0c      	ldr	r3, [pc, #48]	; (8001eb0 <SystemInit+0x68>)
 8001e80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e84:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e86:	4b0a      	ldr	r3, [pc, #40]	; (8001eb0 <SystemInit+0x68>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a09      	ldr	r2, [pc, #36]	; (8001eb0 <SystemInit+0x68>)
 8001e8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e90:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001e92:	4b07      	ldr	r3, [pc, #28]	; (8001eb0 <SystemInit+0x68>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e98:	4b04      	ldr	r3, [pc, #16]	; (8001eac <SystemInit+0x64>)
 8001e9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e9e:	609a      	str	r2, [r3, #8]
#endif
}
 8001ea0:	bf00      	nop
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	e000ed00 	.word	0xe000ed00
 8001eb0:	40021000 	.word	0x40021000

08001eb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001eb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001eec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001eb8:	f7ff ffc6 	bl	8001e48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001ebc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001ebe:	e003      	b.n	8001ec8 <LoopCopyDataInit>

08001ec0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001ec0:	4b0b      	ldr	r3, [pc, #44]	; (8001ef0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001ec2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001ec4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001ec6:	3104      	adds	r1, #4

08001ec8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001ec8:	480a      	ldr	r0, [pc, #40]	; (8001ef4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001eca:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ecc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001ece:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001ed0:	d3f6      	bcc.n	8001ec0 <CopyDataInit>
	ldr	r2, =_sbss
 8001ed2:	4a0a      	ldr	r2, [pc, #40]	; (8001efc <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ed4:	e002      	b.n	8001edc <LoopFillZerobss>

08001ed6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001ed6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001ed8:	f842 3b04 	str.w	r3, [r2], #4

08001edc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001edc:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <LoopForever+0x16>)
	cmp	r2, r3
 8001ede:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001ee0:	d3f9      	bcc.n	8001ed6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ee2:	f004 fa61 	bl	80063a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ee6:	f7ff f84f 	bl	8000f88 <main>

08001eea <LoopForever>:

LoopForever:
    b LoopForever
 8001eea:	e7fe      	b.n	8001eea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001eec:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001ef0:	0800a2b8 	.word	0x0800a2b8
	ldr	r0, =_sdata
 8001ef4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001ef8:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8001efc:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8001f00:	200003cc 	.word	0x200003cc

08001f04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f04:	e7fe      	b.n	8001f04 <ADC1_2_IRQHandler>

08001f06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b082      	sub	sp, #8
 8001f0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f10:	2003      	movs	r0, #3
 8001f12:	f001 faf5 	bl	8003500 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f16:	2000      	movs	r0, #0
 8001f18:	f000 f80e 	bl	8001f38 <HAL_InitTick>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d002      	beq.n	8001f28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	71fb      	strb	r3, [r7, #7]
 8001f26:	e001      	b.n	8001f2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f28:	f7ff fdf0 	bl	8001b0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
	...

08001f38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f40:	2300      	movs	r3, #0
 8001f42:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f44:	4b17      	ldr	r3, [pc, #92]	; (8001fa4 <HAL_InitTick+0x6c>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d023      	beq.n	8001f94 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f4c:	4b16      	ldr	r3, [pc, #88]	; (8001fa8 <HAL_InitTick+0x70>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4b14      	ldr	r3, [pc, #80]	; (8001fa4 <HAL_InitTick+0x6c>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	4619      	mov	r1, r3
 8001f56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f62:	4618      	mov	r0, r3
 8001f64:	f001 fb01 	bl	800356a <HAL_SYSTICK_Config>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d10f      	bne.n	8001f8e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b0f      	cmp	r3, #15
 8001f72:	d809      	bhi.n	8001f88 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f74:	2200      	movs	r2, #0
 8001f76:	6879      	ldr	r1, [r7, #4]
 8001f78:	f04f 30ff 	mov.w	r0, #4294967295
 8001f7c:	f001 facb 	bl	8003516 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f80:	4a0a      	ldr	r2, [pc, #40]	; (8001fac <HAL_InitTick+0x74>)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6013      	str	r3, [r2, #0]
 8001f86:	e007      	b.n	8001f98 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	73fb      	strb	r3, [r7, #15]
 8001f8c:	e004      	b.n	8001f98 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	73fb      	strb	r3, [r7, #15]
 8001f92:	e001      	b.n	8001f98 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20000008 	.word	0x20000008
 8001fa8:	20000000 	.word	0x20000000
 8001fac:	20000004 	.word	0x20000004

08001fb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fb4:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <HAL_IncTick+0x20>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	461a      	mov	r2, r3
 8001fba:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <HAL_IncTick+0x24>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	4a04      	ldr	r2, [pc, #16]	; (8001fd4 <HAL_IncTick+0x24>)
 8001fc2:	6013      	str	r3, [r2, #0]
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	20000008 	.word	0x20000008
 8001fd4:	200003c4 	.word	0x200003c4

08001fd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  return uwTick;
 8001fdc:	4b03      	ldr	r3, [pc, #12]	; (8001fec <HAL_GetTick+0x14>)
 8001fde:	681b      	ldr	r3, [r3, #0]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	200003c4 	.word	0x200003c4

08001ff0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ff8:	f7ff ffee 	bl	8001fd8 <HAL_GetTick>
 8001ffc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002008:	d005      	beq.n	8002016 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800200a:	4b09      	ldr	r3, [pc, #36]	; (8002030 <HAL_Delay+0x40>)
 800200c:	781b      	ldrb	r3, [r3, #0]
 800200e:	461a      	mov	r2, r3
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	4413      	add	r3, r2
 8002014:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002016:	bf00      	nop
 8002018:	f7ff ffde 	bl	8001fd8 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	429a      	cmp	r2, r3
 8002026:	d8f7      	bhi.n	8002018 <HAL_Delay+0x28>
  {
  }
}
 8002028:	bf00      	nop
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20000008 	.word	0x20000008

08002034 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	431a      	orrs	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	609a      	str	r2, [r3, #8]
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
 8002062:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	609a      	str	r2, [r3, #8]
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002090:	4618      	mov	r0, r3
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800209c:	b480      	push	{r7}
 800209e:	b087      	sub	sp, #28
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
 80020a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	3360      	adds	r3, #96	; 0x60
 80020ae:	461a      	mov	r2, r3
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <LL_ADC_SetOffset+0x44>)
 80020be:	4013      	ands	r3, r2
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80020c6:	683a      	ldr	r2, [r7, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	4313      	orrs	r3, r2
 80020cc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020d4:	bf00      	nop
 80020d6:	371c      	adds	r7, #28
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	03fff000 	.word	0x03fff000

080020e4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	3360      	adds	r3, #96	; 0x60
 80020f2:	461a      	mov	r2, r3
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	4413      	add	r3, r2
 80020fa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002104:	4618      	mov	r0, r3
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002110:	b480      	push	{r7}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	3360      	adds	r3, #96	; 0x60
 8002120:	461a      	mov	r2, r3
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4413      	add	r3, r2
 8002128:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	431a      	orrs	r2, r3
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800213a:	bf00      	nop
 800213c:	371c      	adds	r7, #28
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800215a:	2301      	movs	r3, #1
 800215c:	e000      	b.n	8002160 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800216c:	b480      	push	{r7}
 800216e:	b087      	sub	sp, #28
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	3330      	adds	r3, #48	; 0x30
 800217c:	461a      	mov	r2, r3
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	0a1b      	lsrs	r3, r3, #8
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	f003 030c 	and.w	r3, r3, #12
 8002188:	4413      	add	r3, r2
 800218a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	f003 031f 	and.w	r3, r3, #31
 8002196:	211f      	movs	r1, #31
 8002198:	fa01 f303 	lsl.w	r3, r1, r3
 800219c:	43db      	mvns	r3, r3
 800219e:	401a      	ands	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	0e9b      	lsrs	r3, r3, #26
 80021a4:	f003 011f 	and.w	r1, r3, #31
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	f003 031f 	and.w	r3, r3, #31
 80021ae:	fa01 f303 	lsl.w	r3, r1, r3
 80021b2:	431a      	orrs	r2, r3
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021b8:	bf00      	nop
 80021ba:	371c      	adds	r7, #28
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b087      	sub	sp, #28
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	3314      	adds	r3, #20
 80021d4:	461a      	mov	r2, r3
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	0e5b      	lsrs	r3, r3, #25
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	f003 0304 	and.w	r3, r3, #4
 80021e0:	4413      	add	r3, r2
 80021e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	0d1b      	lsrs	r3, r3, #20
 80021ec:	f003 031f 	and.w	r3, r3, #31
 80021f0:	2107      	movs	r1, #7
 80021f2:	fa01 f303 	lsl.w	r3, r1, r3
 80021f6:	43db      	mvns	r3, r3
 80021f8:	401a      	ands	r2, r3
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	0d1b      	lsrs	r3, r3, #20
 80021fe:	f003 031f 	and.w	r3, r3, #31
 8002202:	6879      	ldr	r1, [r7, #4]
 8002204:	fa01 f303 	lsl.w	r3, r1, r3
 8002208:	431a      	orrs	r2, r3
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800220e:	bf00      	nop
 8002210:	371c      	adds	r7, #28
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
	...

0800221c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002234:	43db      	mvns	r3, r3
 8002236:	401a      	ands	r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f003 0318 	and.w	r3, r3, #24
 800223e:	4908      	ldr	r1, [pc, #32]	; (8002260 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002240:	40d9      	lsrs	r1, r3
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	400b      	ands	r3, r1
 8002246:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800224a:	431a      	orrs	r2, r3
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002252:	bf00      	nop
 8002254:	3714      	adds	r7, #20
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	0007ffff 	.word	0x0007ffff

08002264 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 031f 	and.w	r3, r3, #31
}
 8002274:	4618      	mov	r0, r3
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002290:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	6093      	str	r3, [r2, #8]
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022b8:	d101      	bne.n	80022be <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022ba:	2301      	movs	r3, #1
 80022bc:	e000      	b.n	80022c0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80022dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022e0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002304:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002308:	d101      	bne.n	800230e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800232c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002330:	f043 0201 	orr.w	r2, r3, #1
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	2b01      	cmp	r3, #1
 8002356:	d101      	bne.n	800235c <LL_ADC_IsEnabled+0x18>
 8002358:	2301      	movs	r3, #1
 800235a:	e000      	b.n	800235e <LL_ADC_IsEnabled+0x1a>
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800237a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800237e:	f043 0204 	orr.w	r2, r3, #4
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr

08002392 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002392:	b480      	push	{r7}
 8002394:	b083      	sub	sp, #12
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	f003 0304 	and.w	r3, r3, #4
 80023a2:	2b04      	cmp	r3, #4
 80023a4:	d101      	bne.n	80023aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80023a6:	2301      	movs	r3, #1
 80023a8:	e000      	b.n	80023ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f003 0308 	and.w	r3, r3, #8
 80023c8:	2b08      	cmp	r3, #8
 80023ca:	d101      	bne.n	80023d0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80023cc:	2301      	movs	r3, #1
 80023ce:	e000      	b.n	80023d2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
	...

080023e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023e0:	b590      	push	{r4, r7, lr}
 80023e2:	b089      	sub	sp, #36	; 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023e8:	2300      	movs	r3, #0
 80023ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80023ec:	2300      	movs	r3, #0
 80023ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e134      	b.n	8002664 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002404:	2b00      	cmp	r3, #0
 8002406:	d109      	bne.n	800241c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f7ff fba3 	bl	8001b54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff ff3f 	bl	80022a4 <LL_ADC_IsDeepPowerDownEnabled>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d004      	beq.n	8002436 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff ff25 	bl	8002280 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff ff5a 	bl	80022f4 <LL_ADC_IsInternalRegulatorEnabled>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d113      	bne.n	800246e <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff ff3e 	bl	80022cc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002450:	4b86      	ldr	r3, [pc, #536]	; (800266c <HAL_ADC_Init+0x28c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	099b      	lsrs	r3, r3, #6
 8002456:	4a86      	ldr	r2, [pc, #536]	; (8002670 <HAL_ADC_Init+0x290>)
 8002458:	fba2 2303 	umull	r2, r3, r2, r3
 800245c:	099b      	lsrs	r3, r3, #6
 800245e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002460:	e002      	b.n	8002468 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	3b01      	subs	r3, #1
 8002466:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f9      	bne.n	8002462 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff ff3e 	bl	80022f4 <LL_ADC_IsInternalRegulatorEnabled>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d10d      	bne.n	800249a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002482:	f043 0210 	orr.w	r2, r3, #16
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800248e:	f043 0201 	orr.w	r2, r3, #1
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff ff77 	bl	8002392 <LL_ADC_REG_IsConversionOngoing>
 80024a4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024aa:	f003 0310 	and.w	r3, r3, #16
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f040 80cf 	bne.w	8002652 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f040 80cb 	bne.w	8002652 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024c0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80024c4:	f043 0202 	orr.w	r2, r3, #2
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ff37 	bl	8002344 <LL_ADC_IsEnabled>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d115      	bne.n	8002508 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024dc:	4865      	ldr	r0, [pc, #404]	; (8002674 <HAL_ADC_Init+0x294>)
 80024de:	f7ff ff31 	bl	8002344 <LL_ADC_IsEnabled>
 80024e2:	4604      	mov	r4, r0
 80024e4:	4864      	ldr	r0, [pc, #400]	; (8002678 <HAL_ADC_Init+0x298>)
 80024e6:	f7ff ff2d 	bl	8002344 <LL_ADC_IsEnabled>
 80024ea:	4603      	mov	r3, r0
 80024ec:	431c      	orrs	r4, r3
 80024ee:	4863      	ldr	r0, [pc, #396]	; (800267c <HAL_ADC_Init+0x29c>)
 80024f0:	f7ff ff28 	bl	8002344 <LL_ADC_IsEnabled>
 80024f4:	4603      	mov	r3, r0
 80024f6:	4323      	orrs	r3, r4
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d105      	bne.n	8002508 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	4619      	mov	r1, r3
 8002502:	485f      	ldr	r0, [pc, #380]	; (8002680 <HAL_ADC_Init+0x2a0>)
 8002504:	f7ff fd96 	bl	8002034 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	7e5b      	ldrb	r3, [r3, #25]
 800250c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002512:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002518:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800251e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002526:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002528:	4313      	orrs	r3, r2
 800252a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d106      	bne.n	8002544 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253a:	3b01      	subs	r3, #1
 800253c:	045b      	lsls	r3, r3, #17
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002548:	2b00      	cmp	r3, #0
 800254a:	d009      	beq.n	8002560 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002550:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002558:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4313      	orrs	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68da      	ldr	r2, [r3, #12]
 8002566:	4b47      	ldr	r3, [pc, #284]	; (8002684 <HAL_ADC_Init+0x2a4>)
 8002568:	4013      	ands	r3, r2
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	6812      	ldr	r2, [r2, #0]
 800256e:	69b9      	ldr	r1, [r7, #24]
 8002570:	430b      	orrs	r3, r1
 8002572:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff ff0a 	bl	8002392 <LL_ADC_REG_IsConversionOngoing>
 800257e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff ff17 	bl	80023b8 <LL_ADC_INJ_IsConversionOngoing>
 800258a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d13d      	bne.n	800260e <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d13a      	bne.n	800260e <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800259c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025a4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025b4:	f023 0302 	bic.w	r3, r3, #2
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	6812      	ldr	r2, [r2, #0]
 80025bc:	69b9      	ldr	r1, [r7, #24]
 80025be:	430b      	orrs	r3, r1
 80025c0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d118      	bne.n	80025fe <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80025d6:	f023 0304 	bic.w	r3, r3, #4
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80025e2:	4311      	orrs	r1, r2
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80025e8:	4311      	orrs	r1, r2
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80025ee:	430a      	orrs	r2, r1
 80025f0:	431a      	orrs	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 0201 	orr.w	r2, r2, #1
 80025fa:	611a      	str	r2, [r3, #16]
 80025fc:	e007      	b.n	800260e <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	691a      	ldr	r2, [r3, #16]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 0201 	bic.w	r2, r2, #1
 800260c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d10c      	bne.n	8002630 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	f023 010f 	bic.w	r1, r3, #15
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	1e5a      	subs	r2, r3, #1
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	430a      	orrs	r2, r1
 800262c:	631a      	str	r2, [r3, #48]	; 0x30
 800262e:	e007      	b.n	8002640 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 020f 	bic.w	r2, r2, #15
 800263e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002644:	f023 0303 	bic.w	r3, r3, #3
 8002648:	f043 0201 	orr.w	r2, r3, #1
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	655a      	str	r2, [r3, #84]	; 0x54
 8002650:	e007      	b.n	8002662 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002656:	f043 0210 	orr.w	r2, r3, #16
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002662:	7ffb      	ldrb	r3, [r7, #31]
}
 8002664:	4618      	mov	r0, r3
 8002666:	3724      	adds	r7, #36	; 0x24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd90      	pop	{r4, r7, pc}
 800266c:	20000000 	.word	0x20000000
 8002670:	053e2d63 	.word	0x053e2d63
 8002674:	50040000 	.word	0x50040000
 8002678:	50040100 	.word	0x50040100
 800267c:	50040200 	.word	0x50040200
 8002680:	50040300 	.word	0x50040300
 8002684:	fff0c007 	.word	0xfff0c007

08002688 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002694:	4850      	ldr	r0, [pc, #320]	; (80027d8 <HAL_ADC_Start_DMA+0x150>)
 8002696:	f7ff fde5 	bl	8002264 <LL_ADC_GetMultimode>
 800269a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff fe76 	bl	8002392 <LL_ADC_REG_IsConversionOngoing>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f040 808e 	bne.w	80027ca <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d101      	bne.n	80026bc <HAL_ADC_Start_DMA+0x34>
 80026b8:	2302      	movs	r3, #2
 80026ba:	e089      	b.n	80027d0 <HAL_ADC_Start_DMA+0x148>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	2b05      	cmp	r3, #5
 80026ce:	d002      	beq.n	80026d6 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	2b09      	cmp	r3, #9
 80026d4:	d172      	bne.n	80027bc <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	f000 fc82 	bl	8002fe0 <ADC_Enable>
 80026dc:	4603      	mov	r3, r0
 80026de:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80026e0:	7dfb      	ldrb	r3, [r7, #23]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d165      	bne.n	80027b2 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026ee:	f023 0301 	bic.w	r3, r3, #1
 80026f2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a37      	ldr	r2, [pc, #220]	; (80027dc <HAL_ADC_Start_DMA+0x154>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d002      	beq.n	800270a <HAL_ADC_Start_DMA+0x82>
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	e000      	b.n	800270c <HAL_ADC_Start_DMA+0x84>
 800270a:	4b35      	ldr	r3, [pc, #212]	; (80027e0 <HAL_ADC_Start_DMA+0x158>)
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	6812      	ldr	r2, [r2, #0]
 8002710:	4293      	cmp	r3, r2
 8002712:	d002      	beq.n	800271a <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d105      	bne.n	8002726 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800271e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d006      	beq.n	8002740 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002736:	f023 0206 	bic.w	r2, r3, #6
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	659a      	str	r2, [r3, #88]	; 0x58
 800273e:	e002      	b.n	8002746 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2200      	movs	r2, #0
 8002744:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274a:	4a26      	ldr	r2, [pc, #152]	; (80027e4 <HAL_ADC_Start_DMA+0x15c>)
 800274c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002752:	4a25      	ldr	r2, [pc, #148]	; (80027e8 <HAL_ADC_Start_DMA+0x160>)
 8002754:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800275a:	4a24      	ldr	r2, [pc, #144]	; (80027ec <HAL_ADC_Start_DMA+0x164>)
 800275c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	221c      	movs	r2, #28
 8002764:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f042 0210 	orr.w	r2, r2, #16
 800277c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	68da      	ldr	r2, [r3, #12]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f042 0201 	orr.w	r2, r2, #1
 800278c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	3340      	adds	r3, #64	; 0x40
 8002798:	4619      	mov	r1, r3
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f000 ffa9 	bl	80036f4 <HAL_DMA_Start_IT>
 80027a2:	4603      	mov	r3, r0
 80027a4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff fddd 	bl	800236a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80027b0:	e00d      	b.n	80027ce <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80027ba:	e008      	b.n	80027ce <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80027c8:	e001      	b.n	80027ce <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80027ca:	2302      	movs	r3, #2
 80027cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80027ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	50040300 	.word	0x50040300
 80027dc:	50040100 	.word	0x50040100
 80027e0:	50040000 	.word	0x50040000
 80027e4:	08003095 	.word	0x08003095
 80027e8:	0800316d 	.word	0x0800316d
 80027ec:	08003189 	.word	0x08003189

080027f0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80027f8:	bf00      	nop
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b0b6      	sub	sp, #216	; 0xd8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800280e:	2300      	movs	r3, #0
 8002810:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002814:	2300      	movs	r3, #0
 8002816:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800281e:	2b01      	cmp	r3, #1
 8002820:	d101      	bne.n	8002826 <HAL_ADC_ConfigChannel+0x22>
 8002822:	2302      	movs	r3, #2
 8002824:	e3c6      	b.n	8002fb4 <HAL_ADC_ConfigChannel+0x7b0>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4618      	mov	r0, r3
 8002834:	f7ff fdad 	bl	8002392 <LL_ADC_REG_IsConversionOngoing>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	f040 83a7 	bne.w	8002f8e <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	2b05      	cmp	r3, #5
 8002846:	d824      	bhi.n	8002892 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	3b02      	subs	r3, #2
 800284e:	2b03      	cmp	r3, #3
 8002850:	d81b      	bhi.n	800288a <HAL_ADC_ConfigChannel+0x86>
 8002852:	a201      	add	r2, pc, #4	; (adr r2, 8002858 <HAL_ADC_ConfigChannel+0x54>)
 8002854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002858:	08002869 	.word	0x08002869
 800285c:	08002871 	.word	0x08002871
 8002860:	08002879 	.word	0x08002879
 8002864:	08002881 	.word	0x08002881
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	220c      	movs	r2, #12
 800286c:	605a      	str	r2, [r3, #4]
          break;
 800286e:	e011      	b.n	8002894 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	2212      	movs	r2, #18
 8002874:	605a      	str	r2, [r3, #4]
          break;
 8002876:	e00d      	b.n	8002894 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	2218      	movs	r2, #24
 800287c:	605a      	str	r2, [r3, #4]
          break;
 800287e:	e009      	b.n	8002894 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002886:	605a      	str	r2, [r3, #4]
          break;
 8002888:	e004      	b.n	8002894 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	2206      	movs	r2, #6
 800288e:	605a      	str	r2, [r3, #4]
          break;
 8002890:	e000      	b.n	8002894 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002892:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6818      	ldr	r0, [r3, #0]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	6859      	ldr	r1, [r3, #4]
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	461a      	mov	r2, r3
 80028a2:	f7ff fc63 	bl	800216c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff fd71 	bl	8002392 <LL_ADC_REG_IsConversionOngoing>
 80028b0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff fd7d 	bl	80023b8 <LL_ADC_INJ_IsConversionOngoing>
 80028be:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028c2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	f040 81a6 	bne.w	8002c18 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f040 81a1 	bne.w	8002c18 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6818      	ldr	r0, [r3, #0]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	6819      	ldr	r1, [r3, #0]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	461a      	mov	r2, r3
 80028e4:	f7ff fc6e 	bl	80021c4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	695a      	ldr	r2, [r3, #20]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	08db      	lsrs	r3, r3, #3
 80028f4:	f003 0303 	and.w	r3, r3, #3
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	2b04      	cmp	r3, #4
 8002908:	d00a      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	6919      	ldr	r1, [r3, #16]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800291a:	f7ff fbbf 	bl	800209c <LL_ADC_SetOffset>
 800291e:	e17b      	b.n	8002c18 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2100      	movs	r1, #0
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff fbdc 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 800292c:	4603      	mov	r3, r0
 800292e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10a      	bne.n	800294c <HAL_ADC_ConfigChannel+0x148>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2100      	movs	r1, #0
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff fbd1 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 8002942:	4603      	mov	r3, r0
 8002944:	0e9b      	lsrs	r3, r3, #26
 8002946:	f003 021f 	and.w	r2, r3, #31
 800294a:	e01e      	b.n	800298a <HAL_ADC_ConfigChannel+0x186>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2100      	movs	r1, #0
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff fbc6 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 8002958:	4603      	mov	r3, r0
 800295a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002962:	fa93 f3a3 	rbit	r3, r3
 8002966:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800296a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800296e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002972:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800297a:	2320      	movs	r3, #32
 800297c:	e004      	b.n	8002988 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800297e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002982:	fab3 f383 	clz	r3, r3
 8002986:	b2db      	uxtb	r3, r3
 8002988:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002992:	2b00      	cmp	r3, #0
 8002994:	d105      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x19e>
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	0e9b      	lsrs	r3, r3, #26
 800299c:	f003 031f 	and.w	r3, r3, #31
 80029a0:	e018      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x1d0>
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80029ae:	fa93 f3a3 	rbit	r3, r3
 80029b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80029b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80029be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80029c6:	2320      	movs	r3, #32
 80029c8:	e004      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80029ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029ce:	fab3 f383 	clz	r3, r3
 80029d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d106      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2200      	movs	r2, #0
 80029de:	2100      	movs	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff fb95 	bl	8002110 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2101      	movs	r1, #1
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7ff fb79 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 80029f2:	4603      	mov	r3, r0
 80029f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d10a      	bne.n	8002a12 <HAL_ADC_ConfigChannel+0x20e>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2101      	movs	r1, #1
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff fb6e 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	0e9b      	lsrs	r3, r3, #26
 8002a0c:	f003 021f 	and.w	r2, r3, #31
 8002a10:	e01e      	b.n	8002a50 <HAL_ADC_ConfigChannel+0x24c>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2101      	movs	r1, #1
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff fb63 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a28:	fa93 f3a3 	rbit	r3, r3
 8002a2c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002a30:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a34:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002a38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d101      	bne.n	8002a44 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002a40:	2320      	movs	r3, #32
 8002a42:	e004      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002a44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a48:	fab3 f383 	clz	r3, r3
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d105      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x264>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	0e9b      	lsrs	r3, r3, #26
 8002a62:	f003 031f 	and.w	r3, r3, #31
 8002a66:	e018      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x296>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a70:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a74:	fa93 f3a3 	rbit	r3, r3
 8002a78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002a7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002a80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002a84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002a8c:	2320      	movs	r3, #32
 8002a8e:	e004      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002a90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a94:	fab3 f383 	clz	r3, r3
 8002a98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d106      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fb32 	bl	8002110 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2102      	movs	r1, #2
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff fb16 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d10a      	bne.n	8002ad8 <HAL_ADC_ConfigChannel+0x2d4>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2102      	movs	r1, #2
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fb0b 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	0e9b      	lsrs	r3, r3, #26
 8002ad2:	f003 021f 	and.w	r2, r3, #31
 8002ad6:	e01e      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x312>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2102      	movs	r1, #2
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7ff fb00 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002aee:	fa93 f3a3 	rbit	r3, r3
 8002af2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002af6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002afa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002afe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002b06:	2320      	movs	r3, #32
 8002b08:	e004      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002b0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b0e:	fab3 f383 	clz	r3, r3
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d105      	bne.n	8002b2e <HAL_ADC_ConfigChannel+0x32a>
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	0e9b      	lsrs	r3, r3, #26
 8002b28:	f003 031f 	and.w	r3, r3, #31
 8002b2c:	e016      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x358>
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b36:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b3a:	fa93 f3a3 	rbit	r3, r3
 8002b3e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002b40:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b42:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002b46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002b4e:	2320      	movs	r3, #32
 8002b50:	e004      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002b52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b56:	fab3 f383 	clz	r3, r3
 8002b5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d106      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2200      	movs	r2, #0
 8002b66:	2102      	movs	r1, #2
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff fad1 	bl	8002110 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2103      	movs	r1, #3
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff fab5 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10a      	bne.n	8002b9a <HAL_ADC_ConfigChannel+0x396>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2103      	movs	r1, #3
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff faaa 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 8002b90:	4603      	mov	r3, r0
 8002b92:	0e9b      	lsrs	r3, r3, #26
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	e017      	b.n	8002bca <HAL_ADC_ConfigChannel+0x3c6>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2103      	movs	r1, #3
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff fa9f 	bl	80020e4 <LL_ADC_GetOffsetChannel>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002baa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bac:	fa93 f3a3 	rbit	r3, r3
 8002bb0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002bb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bb4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002bb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002bbc:	2320      	movs	r3, #32
 8002bbe:	e003      	b.n	8002bc8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002bc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bc2:	fab3 f383 	clz	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d105      	bne.n	8002be2 <HAL_ADC_ConfigChannel+0x3de>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	0e9b      	lsrs	r3, r3, #26
 8002bdc:	f003 031f 	and.w	r3, r3, #31
 8002be0:	e011      	b.n	8002c06 <HAL_ADC_ConfigChannel+0x402>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bea:	fa93 f3a3 	rbit	r3, r3
 8002bee:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002bf0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bf2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002bf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002bfa:	2320      	movs	r3, #32
 8002bfc:	e003      	b.n	8002c06 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002bfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c00:	fab3 f383 	clz	r3, r3
 8002c04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d106      	bne.n	8002c18 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	2103      	movs	r1, #3
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff fa7c 	bl	8002110 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff fb91 	bl	8002344 <LL_ADC_IsEnabled>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f040 813f 	bne.w	8002ea8 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	6819      	ldr	r1, [r3, #0]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	461a      	mov	r2, r3
 8002c38:	f7ff faf0 	bl	800221c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	4a8e      	ldr	r2, [pc, #568]	; (8002e7c <HAL_ADC_ConfigChannel+0x678>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	f040 8130 	bne.w	8002ea8 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10b      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x46c>
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	0e9b      	lsrs	r3, r3, #26
 8002c5e:	3301      	adds	r3, #1
 8002c60:	f003 031f 	and.w	r3, r3, #31
 8002c64:	2b09      	cmp	r3, #9
 8002c66:	bf94      	ite	ls
 8002c68:	2301      	movls	r3, #1
 8002c6a:	2300      	movhi	r3, #0
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	e019      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x4a0>
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c78:	fa93 f3a3 	rbit	r3, r3
 8002c7c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002c7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c80:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002c82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002c88:	2320      	movs	r3, #32
 8002c8a:	e003      	b.n	8002c94 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002c8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c8e:	fab3 f383 	clz	r3, r3
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	3301      	adds	r3, #1
 8002c96:	f003 031f 	and.w	r3, r3, #31
 8002c9a:	2b09      	cmp	r3, #9
 8002c9c:	bf94      	ite	ls
 8002c9e:	2301      	movls	r3, #1
 8002ca0:	2300      	movhi	r3, #0
 8002ca2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d079      	beq.n	8002d9c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d107      	bne.n	8002cc4 <HAL_ADC_ConfigChannel+0x4c0>
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	0e9b      	lsrs	r3, r3, #26
 8002cba:	3301      	adds	r3, #1
 8002cbc:	069b      	lsls	r3, r3, #26
 8002cbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cc2:	e015      	b.n	8002cf0 <HAL_ADC_ConfigChannel+0x4ec>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ccc:	fa93 f3a3 	rbit	r3, r3
 8002cd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002cd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cd4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002cd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d101      	bne.n	8002ce0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002cdc:	2320      	movs	r3, #32
 8002cde:	e003      	b.n	8002ce8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002ce0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ce2:	fab3 f383 	clz	r3, r3
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	3301      	adds	r3, #1
 8002cea:	069b      	lsls	r3, r3, #26
 8002cec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d109      	bne.n	8002d10 <HAL_ADC_ConfigChannel+0x50c>
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	0e9b      	lsrs	r3, r3, #26
 8002d02:	3301      	adds	r3, #1
 8002d04:	f003 031f 	and.w	r3, r3, #31
 8002d08:	2101      	movs	r1, #1
 8002d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d0e:	e017      	b.n	8002d40 <HAL_ADC_ConfigChannel+0x53c>
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d18:	fa93 f3a3 	rbit	r3, r3
 8002d1c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002d1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d20:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002d22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d101      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002d28:	2320      	movs	r3, #32
 8002d2a:	e003      	b.n	8002d34 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002d2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d2e:	fab3 f383 	clz	r3, r3
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	3301      	adds	r3, #1
 8002d36:	f003 031f 	and.w	r3, r3, #31
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d40:	ea42 0103 	orr.w	r1, r2, r3
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10a      	bne.n	8002d66 <HAL_ADC_ConfigChannel+0x562>
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	0e9b      	lsrs	r3, r3, #26
 8002d56:	3301      	adds	r3, #1
 8002d58:	f003 021f 	and.w	r2, r3, #31
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	4413      	add	r3, r2
 8002d62:	051b      	lsls	r3, r3, #20
 8002d64:	e018      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x594>
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d6e:	fa93 f3a3 	rbit	r3, r3
 8002d72:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d76:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002d78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002d7e:	2320      	movs	r3, #32
 8002d80:	e003      	b.n	8002d8a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002d82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d84:	fab3 f383 	clz	r3, r3
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	f003 021f 	and.w	r2, r3, #31
 8002d90:	4613      	mov	r3, r2
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	4413      	add	r3, r2
 8002d96:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d98:	430b      	orrs	r3, r1
 8002d9a:	e080      	b.n	8002e9e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d107      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x5b4>
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	0e9b      	lsrs	r3, r3, #26
 8002dae:	3301      	adds	r3, #1
 8002db0:	069b      	lsls	r3, r3, #26
 8002db2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002db6:	e015      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x5e0>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc0:	fa93 f3a3 	rbit	r3, r3
 8002dc4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dc8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d101      	bne.n	8002dd4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002dd0:	2320      	movs	r3, #32
 8002dd2:	e003      	b.n	8002ddc <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd6:	fab3 f383 	clz	r3, r3
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	3301      	adds	r3, #1
 8002dde:	069b      	lsls	r3, r3, #26
 8002de0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d109      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x600>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	0e9b      	lsrs	r3, r3, #26
 8002df6:	3301      	adds	r3, #1
 8002df8:	f003 031f 	and.w	r3, r3, #31
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8002e02:	e017      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x630>
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0a:	6a3b      	ldr	r3, [r7, #32]
 8002e0c:	fa93 f3a3 	rbit	r3, r3
 8002e10:	61fb      	str	r3, [r7, #28]
  return result;
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d101      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002e1c:	2320      	movs	r3, #32
 8002e1e:	e003      	b.n	8002e28 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e22:	fab3 f383 	clz	r3, r3
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	3301      	adds	r3, #1
 8002e2a:	f003 031f 	and.w	r3, r3, #31
 8002e2e:	2101      	movs	r1, #1
 8002e30:	fa01 f303 	lsl.w	r3, r1, r3
 8002e34:	ea42 0103 	orr.w	r1, r2, r3
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10d      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x65c>
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	0e9b      	lsrs	r3, r3, #26
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	f003 021f 	and.w	r2, r3, #31
 8002e50:	4613      	mov	r3, r2
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	4413      	add	r3, r2
 8002e56:	3b1e      	subs	r3, #30
 8002e58:	051b      	lsls	r3, r3, #20
 8002e5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e5e:	e01d      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x698>
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	fa93 f3a3 	rbit	r3, r3
 8002e6c:	613b      	str	r3, [r7, #16]
  return result;
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d103      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002e78:	2320      	movs	r3, #32
 8002e7a:	e005      	b.n	8002e88 <HAL_ADC_ConfigChannel+0x684>
 8002e7c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	fab3 f383 	clz	r3, r3
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	3301      	adds	r3, #1
 8002e8a:	f003 021f 	and.w	r2, r3, #31
 8002e8e:	4613      	mov	r3, r2
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	4413      	add	r3, r2
 8002e94:	3b1e      	subs	r3, #30
 8002e96:	051b      	lsls	r3, r3, #20
 8002e98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e9c:	430b      	orrs	r3, r1
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	6892      	ldr	r2, [r2, #8]
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	f7ff f98e 	bl	80021c4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	4b43      	ldr	r3, [pc, #268]	; (8002fbc <HAL_ADC_ConfigChannel+0x7b8>)
 8002eae:	4013      	ands	r3, r2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d079      	beq.n	8002fa8 <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002eb4:	4842      	ldr	r0, [pc, #264]	; (8002fc0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002eb6:	f7ff f8e3 	bl	8002080 <LL_ADC_GetCommonPathInternalCh>
 8002eba:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a40      	ldr	r2, [pc, #256]	; (8002fc4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d12b      	bne.n	8002f20 <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ec8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ecc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d125      	bne.n	8002f20 <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a3b      	ldr	r2, [pc, #236]	; (8002fc8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d004      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x6e4>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a3a      	ldr	r2, [pc, #232]	; (8002fcc <HAL_ADC_ConfigChannel+0x7c8>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d15c      	bne.n	8002fa2 <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ee8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002eec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4833      	ldr	r0, [pc, #204]	; (8002fc0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002ef4:	f7ff f8b1 	bl	800205a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002ef8:	4b35      	ldr	r3, [pc, #212]	; (8002fd0 <HAL_ADC_ConfigChannel+0x7cc>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	099b      	lsrs	r3, r3, #6
 8002efe:	4a35      	ldr	r2, [pc, #212]	; (8002fd4 <HAL_ADC_ConfigChannel+0x7d0>)
 8002f00:	fba2 2303 	umull	r2, r3, r2, r3
 8002f04:	099a      	lsrs	r2, r3, #6
 8002f06:	4613      	mov	r3, r2
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	4413      	add	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f10:	e002      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	3b01      	subs	r3, #1
 8002f16:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f9      	bne.n	8002f12 <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f1e:	e040      	b.n	8002fa2 <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a2c      	ldr	r2, [pc, #176]	; (8002fd8 <HAL_ADC_ConfigChannel+0x7d4>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d118      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x758>
 8002f2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d112      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a23      	ldr	r2, [pc, #140]	; (8002fc8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d004      	beq.n	8002f4a <HAL_ADC_ConfigChannel+0x746>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a21      	ldr	r2, [pc, #132]	; (8002fcc <HAL_ADC_ConfigChannel+0x7c8>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d12d      	bne.n	8002fa6 <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f52:	4619      	mov	r1, r3
 8002f54:	481a      	ldr	r0, [pc, #104]	; (8002fc0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002f56:	f7ff f880 	bl	800205a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f5a:	e024      	b.n	8002fa6 <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a1e      	ldr	r2, [pc, #120]	; (8002fdc <HAL_ADC_ConfigChannel+0x7d8>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d120      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d11a      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a14      	ldr	r2, [pc, #80]	; (8002fc8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d115      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f84:	4619      	mov	r1, r3
 8002f86:	480e      	ldr	r0, [pc, #56]	; (8002fc0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002f88:	f7ff f867 	bl	800205a <LL_ADC_SetCommonPathInternalCh>
 8002f8c:	e00c      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f92:	f043 0220 	orr.w	r2, r3, #32
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002fa0:	e002      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fa2:	bf00      	nop
 8002fa4:	e000      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fa6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fb0:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	37d8      	adds	r7, #216	; 0xd8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	80080000 	.word	0x80080000
 8002fc0:	50040300 	.word	0x50040300
 8002fc4:	c7520000 	.word	0xc7520000
 8002fc8:	50040000 	.word	0x50040000
 8002fcc:	50040200 	.word	0x50040200
 8002fd0:	20000000 	.word	0x20000000
 8002fd4:	053e2d63 	.word	0x053e2d63
 8002fd8:	cb840000 	.word	0xcb840000
 8002fdc:	80000001 	.word	0x80000001

08002fe0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff f9a9 	bl	8002344 <LL_ADC_IsEnabled>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d146      	bne.n	8003086 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	689a      	ldr	r2, [r3, #8]
 8002ffe:	4b24      	ldr	r3, [pc, #144]	; (8003090 <ADC_Enable+0xb0>)
 8003000:	4013      	ands	r3, r2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00d      	beq.n	8003022 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800300a:	f043 0210 	orr.w	r2, r3, #16
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003016:	f043 0201 	orr.w	r2, r3, #1
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e032      	b.n	8003088 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff f978 	bl	800231c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800302c:	f7fe ffd4 	bl	8001fd8 <HAL_GetTick>
 8003030:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003032:	e021      	b.n	8003078 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff f983 	bl	8002344 <LL_ADC_IsEnabled>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d104      	bne.n	800304e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff f967 	bl	800231c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800304e:	f7fe ffc3 	bl	8001fd8 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	2b02      	cmp	r3, #2
 800305a:	d90d      	bls.n	8003078 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003060:	f043 0210 	orr.w	r2, r3, #16
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800306c:	f043 0201 	orr.w	r2, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e007      	b.n	8003088 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b01      	cmp	r3, #1
 8003084:	d1d6      	bne.n	8003034 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3710      	adds	r7, #16
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	8000003f 	.word	0x8000003f

08003094 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d14b      	bne.n	8003146 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d021      	beq.n	800310c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff f83a 	bl	8002146 <LL_ADC_REG_IsTriggerSourceSWStart>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d032      	beq.n	800313e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d12b      	bne.n	800313e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d11f      	bne.n	800313e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003102:	f043 0201 	orr.w	r2, r3, #1
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	655a      	str	r2, [r3, #84]	; 0x54
 800310a:	e018      	b.n	800313e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d111      	bne.n	800313e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800311e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800312a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d105      	bne.n	800313e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003136:	f043 0201 	orr.w	r2, r3, #1
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800313e:	68f8      	ldr	r0, [r7, #12]
 8003140:	f7fe fcba 	bl	8001ab8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003144:	e00e      	b.n	8003164 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314a:	f003 0310 	and.w	r3, r3, #16
 800314e:	2b00      	cmp	r3, #0
 8003150:	d003      	beq.n	800315a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f7ff fb4c 	bl	80027f0 <HAL_ADC_ErrorCallback>
}
 8003158:	e004      	b.n	8003164 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800315e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	4798      	blx	r3
}
 8003164:	bf00      	nop
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003178:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f7fe fc92 	bl	8001aa4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003180:	bf00      	nop
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003194:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a6:	f043 0204 	orr.w	r2, r3, #4
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80031ae:	68f8      	ldr	r0, [r7, #12]
 80031b0:	f7ff fb1e 	bl	80027f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031b4:	bf00      	nop
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <LL_ADC_IsEnabled>:
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d101      	bne.n	80031d4 <LL_ADC_IsEnabled+0x18>
 80031d0:	2301      	movs	r3, #1
 80031d2:	e000      	b.n	80031d6 <LL_ADC_IsEnabled+0x1a>
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr

080031e2 <LL_ADC_REG_IsConversionOngoing>:
{
 80031e2:	b480      	push	{r7}
 80031e4:	b083      	sub	sp, #12
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 0304 	and.w	r3, r3, #4
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d101      	bne.n	80031fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80031f6:	2301      	movs	r3, #1
 80031f8:	e000      	b.n	80031fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003208:	b590      	push	{r4, r7, lr}
 800320a:	b09f      	sub	sp, #124	; 0x7c
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003212:	2300      	movs	r3, #0
 8003214:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003222:	2302      	movs	r3, #2
 8003224:	e08f      	b.n	8003346 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a47      	ldr	r2, [pc, #284]	; (8003350 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d102      	bne.n	800323e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8003238:	4b46      	ldr	r3, [pc, #280]	; (8003354 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800323a:	60bb      	str	r3, [r7, #8]
 800323c:	e001      	b.n	8003242 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 800323e:	2300      	movs	r3, #0
 8003240:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d10b      	bne.n	8003260 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800324c:	f043 0220 	orr.w	r2, r3, #32
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e072      	b.n	8003346 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	4618      	mov	r0, r3
 8003264:	f7ff ffbd 	bl	80031e2 <LL_ADC_REG_IsConversionOngoing>
 8003268:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff ffb7 	bl	80031e2 <LL_ADC_REG_IsConversionOngoing>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d154      	bne.n	8003324 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800327a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800327c:	2b00      	cmp	r3, #0
 800327e:	d151      	bne.n	8003324 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003280:	4b35      	ldr	r3, [pc, #212]	; (8003358 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003282:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d02c      	beq.n	80032e6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800328c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	6859      	ldr	r1, [r3, #4]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800329e:	035b      	lsls	r3, r3, #13
 80032a0:	430b      	orrs	r3, r1
 80032a2:	431a      	orrs	r2, r3
 80032a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032a6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032a8:	4829      	ldr	r0, [pc, #164]	; (8003350 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80032aa:	f7ff ff87 	bl	80031bc <LL_ADC_IsEnabled>
 80032ae:	4604      	mov	r4, r0
 80032b0:	4828      	ldr	r0, [pc, #160]	; (8003354 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80032b2:	f7ff ff83 	bl	80031bc <LL_ADC_IsEnabled>
 80032b6:	4603      	mov	r3, r0
 80032b8:	431c      	orrs	r4, r3
 80032ba:	4828      	ldr	r0, [pc, #160]	; (800335c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80032bc:	f7ff ff7e 	bl	80031bc <LL_ADC_IsEnabled>
 80032c0:	4603      	mov	r3, r0
 80032c2:	4323      	orrs	r3, r4
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d137      	bne.n	8003338 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80032c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80032d0:	f023 030f 	bic.w	r3, r3, #15
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	6811      	ldr	r1, [r2, #0]
 80032d8:	683a      	ldr	r2, [r7, #0]
 80032da:	6892      	ldr	r2, [r2, #8]
 80032dc:	430a      	orrs	r2, r1
 80032de:	431a      	orrs	r2, r3
 80032e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032e2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80032e4:	e028      	b.n	8003338 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80032e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032f0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032f2:	4817      	ldr	r0, [pc, #92]	; (8003350 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80032f4:	f7ff ff62 	bl	80031bc <LL_ADC_IsEnabled>
 80032f8:	4604      	mov	r4, r0
 80032fa:	4816      	ldr	r0, [pc, #88]	; (8003354 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80032fc:	f7ff ff5e 	bl	80031bc <LL_ADC_IsEnabled>
 8003300:	4603      	mov	r3, r0
 8003302:	431c      	orrs	r4, r3
 8003304:	4815      	ldr	r0, [pc, #84]	; (800335c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003306:	f7ff ff59 	bl	80031bc <LL_ADC_IsEnabled>
 800330a:	4603      	mov	r3, r0
 800330c:	4323      	orrs	r3, r4
 800330e:	2b00      	cmp	r3, #0
 8003310:	d112      	bne.n	8003338 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003312:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800331a:	f023 030f 	bic.w	r3, r3, #15
 800331e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003320:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003322:	e009      	b.n	8003338 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003328:	f043 0220 	orr.w	r2, r3, #32
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003336:	e000      	b.n	800333a <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003338:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003342:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003346:	4618      	mov	r0, r3
 8003348:	377c      	adds	r7, #124	; 0x7c
 800334a:	46bd      	mov	sp, r7
 800334c:	bd90      	pop	{r4, r7, pc}
 800334e:	bf00      	nop
 8003350:	50040000 	.word	0x50040000
 8003354:	50040100 	.word	0x50040100
 8003358:	50040300 	.word	0x50040300
 800335c:	50040200 	.word	0x50040200

08003360 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003370:	4b0c      	ldr	r3, [pc, #48]	; (80033a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800337c:	4013      	ands	r3, r2
 800337e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003388:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800338c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003392:	4a04      	ldr	r2, [pc, #16]	; (80033a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	60d3      	str	r3, [r2, #12]
}
 8003398:	bf00      	nop
 800339a:	3714      	adds	r7, #20
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr
 80033a4:	e000ed00 	.word	0xe000ed00

080033a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033ac:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <__NVIC_GetPriorityGrouping+0x18>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	0a1b      	lsrs	r3, r3, #8
 80033b2:	f003 0307 	and.w	r3, r3, #7
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr
 80033c0:	e000ed00 	.word	0xe000ed00

080033c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	4603      	mov	r3, r0
 80033cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	db0b      	blt.n	80033ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033d6:	79fb      	ldrb	r3, [r7, #7]
 80033d8:	f003 021f 	and.w	r2, r3, #31
 80033dc:	4907      	ldr	r1, [pc, #28]	; (80033fc <__NVIC_EnableIRQ+0x38>)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	095b      	lsrs	r3, r3, #5
 80033e4:	2001      	movs	r0, #1
 80033e6:	fa00 f202 	lsl.w	r2, r0, r2
 80033ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	e000e100 	.word	0xe000e100

08003400 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	4603      	mov	r3, r0
 8003408:	6039      	str	r1, [r7, #0]
 800340a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800340c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003410:	2b00      	cmp	r3, #0
 8003412:	db0a      	blt.n	800342a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	b2da      	uxtb	r2, r3
 8003418:	490c      	ldr	r1, [pc, #48]	; (800344c <__NVIC_SetPriority+0x4c>)
 800341a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341e:	0112      	lsls	r2, r2, #4
 8003420:	b2d2      	uxtb	r2, r2
 8003422:	440b      	add	r3, r1
 8003424:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003428:	e00a      	b.n	8003440 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	b2da      	uxtb	r2, r3
 800342e:	4908      	ldr	r1, [pc, #32]	; (8003450 <__NVIC_SetPriority+0x50>)
 8003430:	79fb      	ldrb	r3, [r7, #7]
 8003432:	f003 030f 	and.w	r3, r3, #15
 8003436:	3b04      	subs	r3, #4
 8003438:	0112      	lsls	r2, r2, #4
 800343a:	b2d2      	uxtb	r2, r2
 800343c:	440b      	add	r3, r1
 800343e:	761a      	strb	r2, [r3, #24]
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr
 800344c:	e000e100 	.word	0xe000e100
 8003450:	e000ed00 	.word	0xe000ed00

08003454 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003454:	b480      	push	{r7}
 8003456:	b089      	sub	sp, #36	; 0x24
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f1c3 0307 	rsb	r3, r3, #7
 800346e:	2b04      	cmp	r3, #4
 8003470:	bf28      	it	cs
 8003472:	2304      	movcs	r3, #4
 8003474:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	3304      	adds	r3, #4
 800347a:	2b06      	cmp	r3, #6
 800347c:	d902      	bls.n	8003484 <NVIC_EncodePriority+0x30>
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	3b03      	subs	r3, #3
 8003482:	e000      	b.n	8003486 <NVIC_EncodePriority+0x32>
 8003484:	2300      	movs	r3, #0
 8003486:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003488:	f04f 32ff 	mov.w	r2, #4294967295
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	fa02 f303 	lsl.w	r3, r2, r3
 8003492:	43da      	mvns	r2, r3
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	401a      	ands	r2, r3
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800349c:	f04f 31ff 	mov.w	r1, #4294967295
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	fa01 f303 	lsl.w	r3, r1, r3
 80034a6:	43d9      	mvns	r1, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ac:	4313      	orrs	r3, r2
         );
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3724      	adds	r7, #36	; 0x24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
	...

080034bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3b01      	subs	r3, #1
 80034c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034cc:	d301      	bcc.n	80034d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ce:	2301      	movs	r3, #1
 80034d0:	e00f      	b.n	80034f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034d2:	4a0a      	ldr	r2, [pc, #40]	; (80034fc <SysTick_Config+0x40>)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034da:	210f      	movs	r1, #15
 80034dc:	f04f 30ff 	mov.w	r0, #4294967295
 80034e0:	f7ff ff8e 	bl	8003400 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034e4:	4b05      	ldr	r3, [pc, #20]	; (80034fc <SysTick_Config+0x40>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ea:	4b04      	ldr	r3, [pc, #16]	; (80034fc <SysTick_Config+0x40>)
 80034ec:	2207      	movs	r2, #7
 80034ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3708      	adds	r7, #8
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	e000e010 	.word	0xe000e010

08003500 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f7ff ff29 	bl	8003360 <__NVIC_SetPriorityGrouping>
}
 800350e:	bf00      	nop
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003516:	b580      	push	{r7, lr}
 8003518:	b086      	sub	sp, #24
 800351a:	af00      	add	r7, sp, #0
 800351c:	4603      	mov	r3, r0
 800351e:	60b9      	str	r1, [r7, #8]
 8003520:	607a      	str	r2, [r7, #4]
 8003522:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003524:	2300      	movs	r3, #0
 8003526:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003528:	f7ff ff3e 	bl	80033a8 <__NVIC_GetPriorityGrouping>
 800352c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	68b9      	ldr	r1, [r7, #8]
 8003532:	6978      	ldr	r0, [r7, #20]
 8003534:	f7ff ff8e 	bl	8003454 <NVIC_EncodePriority>
 8003538:	4602      	mov	r2, r0
 800353a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800353e:	4611      	mov	r1, r2
 8003540:	4618      	mov	r0, r3
 8003542:	f7ff ff5d 	bl	8003400 <__NVIC_SetPriority>
}
 8003546:	bf00      	nop
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b082      	sub	sp, #8
 8003552:	af00      	add	r7, sp, #0
 8003554:	4603      	mov	r3, r0
 8003556:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff ff31 	bl	80033c4 <__NVIC_EnableIRQ>
}
 8003562:	bf00      	nop
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}

0800356a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	b082      	sub	sp, #8
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7ff ffa2 	bl	80034bc <SysTick_Config>
 8003578:	4603      	mov	r3, r0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
	...

08003584 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e098      	b.n	80036c8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	461a      	mov	r2, r3
 800359c:	4b4d      	ldr	r3, [pc, #308]	; (80036d4 <HAL_DMA_Init+0x150>)
 800359e:	429a      	cmp	r2, r3
 80035a0:	d80f      	bhi.n	80035c2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	461a      	mov	r2, r3
 80035a8:	4b4b      	ldr	r3, [pc, #300]	; (80036d8 <HAL_DMA_Init+0x154>)
 80035aa:	4413      	add	r3, r2
 80035ac:	4a4b      	ldr	r2, [pc, #300]	; (80036dc <HAL_DMA_Init+0x158>)
 80035ae:	fba2 2303 	umull	r2, r3, r2, r3
 80035b2:	091b      	lsrs	r3, r3, #4
 80035b4:	009a      	lsls	r2, r3, #2
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a48      	ldr	r2, [pc, #288]	; (80036e0 <HAL_DMA_Init+0x15c>)
 80035be:	641a      	str	r2, [r3, #64]	; 0x40
 80035c0:	e00e      	b.n	80035e0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	461a      	mov	r2, r3
 80035c8:	4b46      	ldr	r3, [pc, #280]	; (80036e4 <HAL_DMA_Init+0x160>)
 80035ca:	4413      	add	r3, r2
 80035cc:	4a43      	ldr	r2, [pc, #268]	; (80036dc <HAL_DMA_Init+0x158>)
 80035ce:	fba2 2303 	umull	r2, r3, r2, r3
 80035d2:	091b      	lsrs	r3, r3, #4
 80035d4:	009a      	lsls	r2, r3, #2
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a42      	ldr	r2, [pc, #264]	; (80036e8 <HAL_DMA_Init+0x164>)
 80035de:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80035f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003604:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003610:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800361c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	4313      	orrs	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800363a:	d039      	beq.n	80036b0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003640:	4a27      	ldr	r2, [pc, #156]	; (80036e0 <HAL_DMA_Init+0x15c>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d11a      	bne.n	800367c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003646:	4b29      	ldr	r3, [pc, #164]	; (80036ec <HAL_DMA_Init+0x168>)
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364e:	f003 031c 	and.w	r3, r3, #28
 8003652:	210f      	movs	r1, #15
 8003654:	fa01 f303 	lsl.w	r3, r1, r3
 8003658:	43db      	mvns	r3, r3
 800365a:	4924      	ldr	r1, [pc, #144]	; (80036ec <HAL_DMA_Init+0x168>)
 800365c:	4013      	ands	r3, r2
 800365e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003660:	4b22      	ldr	r3, [pc, #136]	; (80036ec <HAL_DMA_Init+0x168>)
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6859      	ldr	r1, [r3, #4]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366c:	f003 031c 	and.w	r3, r3, #28
 8003670:	fa01 f303 	lsl.w	r3, r1, r3
 8003674:	491d      	ldr	r1, [pc, #116]	; (80036ec <HAL_DMA_Init+0x168>)
 8003676:	4313      	orrs	r3, r2
 8003678:	600b      	str	r3, [r1, #0]
 800367a:	e019      	b.n	80036b0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800367c:	4b1c      	ldr	r3, [pc, #112]	; (80036f0 <HAL_DMA_Init+0x16c>)
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003684:	f003 031c 	and.w	r3, r3, #28
 8003688:	210f      	movs	r1, #15
 800368a:	fa01 f303 	lsl.w	r3, r1, r3
 800368e:	43db      	mvns	r3, r3
 8003690:	4917      	ldr	r1, [pc, #92]	; (80036f0 <HAL_DMA_Init+0x16c>)
 8003692:	4013      	ands	r3, r2
 8003694:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003696:	4b16      	ldr	r3, [pc, #88]	; (80036f0 <HAL_DMA_Init+0x16c>)
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6859      	ldr	r1, [r3, #4]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a2:	f003 031c 	and.w	r3, r3, #28
 80036a6:	fa01 f303 	lsl.w	r3, r1, r3
 80036aa:	4911      	ldr	r1, [pc, #68]	; (80036f0 <HAL_DMA_Init+0x16c>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	40020407 	.word	0x40020407
 80036d8:	bffdfff8 	.word	0xbffdfff8
 80036dc:	cccccccd 	.word	0xcccccccd
 80036e0:	40020000 	.word	0x40020000
 80036e4:	bffdfbf8 	.word	0xbffdfbf8
 80036e8:	40020400 	.word	0x40020400
 80036ec:	400200a8 	.word	0x400200a8
 80036f0:	400204a8 	.word	0x400204a8

080036f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
 8003700:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003702:	2300      	movs	r3, #0
 8003704:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800370c:	2b01      	cmp	r3, #1
 800370e:	d101      	bne.n	8003714 <HAL_DMA_Start_IT+0x20>
 8003710:	2302      	movs	r3, #2
 8003712:	e04b      	b.n	80037ac <HAL_DMA_Start_IT+0xb8>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d13a      	bne.n	800379e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2202      	movs	r2, #2
 800372c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 0201 	bic.w	r2, r2, #1
 8003744:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	68b9      	ldr	r1, [r7, #8]
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f000 f8e0 	bl	8003912 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003756:	2b00      	cmp	r3, #0
 8003758:	d008      	beq.n	800376c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f042 020e 	orr.w	r2, r2, #14
 8003768:	601a      	str	r2, [r3, #0]
 800376a:	e00f      	b.n	800378c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0204 	bic.w	r2, r2, #4
 800377a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f042 020a 	orr.w	r2, r2, #10
 800378a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 0201 	orr.w	r2, r2, #1
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	e005      	b.n	80037aa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80037a6:	2302      	movs	r3, #2
 80037a8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80037aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d0:	f003 031c 	and.w	r3, r3, #28
 80037d4:	2204      	movs	r2, #4
 80037d6:	409a      	lsls	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	4013      	ands	r3, r2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d026      	beq.n	800382e <HAL_DMA_IRQHandler+0x7a>
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	f003 0304 	and.w	r3, r3, #4
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d021      	beq.n	800382e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0320 	and.w	r3, r3, #32
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d107      	bne.n	8003808 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0204 	bic.w	r2, r2, #4
 8003806:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380c:	f003 021c 	and.w	r2, r3, #28
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003814:	2104      	movs	r1, #4
 8003816:	fa01 f202 	lsl.w	r2, r1, r2
 800381a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003820:	2b00      	cmp	r3, #0
 8003822:	d071      	beq.n	8003908 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800382c:	e06c      	b.n	8003908 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003832:	f003 031c 	and.w	r3, r3, #28
 8003836:	2202      	movs	r2, #2
 8003838:	409a      	lsls	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	4013      	ands	r3, r2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d02e      	beq.n	80038a0 <HAL_DMA_IRQHandler+0xec>
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d029      	beq.n	80038a0 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0320 	and.w	r3, r3, #32
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10b      	bne.n	8003872 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 020a 	bic.w	r2, r2, #10
 8003868:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2201      	movs	r2, #1
 800386e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003876:	f003 021c 	and.w	r2, r3, #28
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	2102      	movs	r1, #2
 8003880:	fa01 f202 	lsl.w	r2, r1, r2
 8003884:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003892:	2b00      	cmp	r3, #0
 8003894:	d038      	beq.n	8003908 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800389e:	e033      	b.n	8003908 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a4:	f003 031c 	and.w	r3, r3, #28
 80038a8:	2208      	movs	r2, #8
 80038aa:	409a      	lsls	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	4013      	ands	r3, r2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d02a      	beq.n	800390a <HAL_DMA_IRQHandler+0x156>
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	f003 0308 	and.w	r3, r3, #8
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d025      	beq.n	800390a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 020e 	bic.w	r2, r2, #14
 80038cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d2:	f003 021c 	and.w	r2, r3, #28
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	2101      	movs	r1, #1
 80038dc:	fa01 f202 	lsl.w	r2, r1, r2
 80038e0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d004      	beq.n	800390a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003908:	bf00      	nop
 800390a:	bf00      	nop
}
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003912:	b480      	push	{r7}
 8003914:	b085      	sub	sp, #20
 8003916:	af00      	add	r7, sp, #0
 8003918:	60f8      	str	r0, [r7, #12]
 800391a:	60b9      	str	r1, [r7, #8]
 800391c:	607a      	str	r2, [r7, #4]
 800391e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003924:	f003 021c 	and.w	r2, r3, #28
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392c:	2101      	movs	r1, #1
 800392e:	fa01 f202 	lsl.w	r2, r1, r2
 8003932:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	2b10      	cmp	r3, #16
 8003942:	d108      	bne.n	8003956 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003954:	e007      	b.n	8003966 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	60da      	str	r2, [r3, #12]
}
 8003966:	bf00      	nop
 8003968:	3714      	adds	r7, #20
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
	...

08003974 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003974:	b480      	push	{r7}
 8003976:	b087      	sub	sp, #28
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800397e:	2300      	movs	r3, #0
 8003980:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003982:	e17f      	b.n	8003c84 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	2101      	movs	r1, #1
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	fa01 f303 	lsl.w	r3, r1, r3
 8003990:	4013      	ands	r3, r2
 8003992:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 8171 	beq.w	8003c7e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d00b      	beq.n	80039bc <HAL_GPIO_Init+0x48>
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d007      	beq.n	80039bc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039b0:	2b11      	cmp	r3, #17
 80039b2:	d003      	beq.n	80039bc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	2b12      	cmp	r3, #18
 80039ba:	d130      	bne.n	8003a1e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	2203      	movs	r2, #3
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	43db      	mvns	r3, r3
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4013      	ands	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	68da      	ldr	r2, [r3, #12]
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	fa02 f303 	lsl.w	r3, r2, r3
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039f2:	2201      	movs	r2, #1
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	fa02 f303 	lsl.w	r3, r2, r3
 80039fa:	43db      	mvns	r3, r3
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4013      	ands	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	091b      	lsrs	r3, r3, #4
 8003a08:	f003 0201 	and.w	r2, r3, #1
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	2b03      	cmp	r3, #3
 8003a28:	d118      	bne.n	8003a5c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003a30:	2201      	movs	r2, #1
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	08db      	lsrs	r3, r3, #3
 8003a46:	f003 0201 	and.w	r2, r3, #1
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	005b      	lsls	r3, r3, #1
 8003a66:	2203      	movs	r2, #3
 8003a68:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6c:	43db      	mvns	r3, r3
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	4013      	ands	r3, r2
 8003a72:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	689a      	ldr	r2, [r3, #8]
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d003      	beq.n	8003a9c <HAL_GPIO_Init+0x128>
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	2b12      	cmp	r3, #18
 8003a9a:	d123      	bne.n	8003ae4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	08da      	lsrs	r2, r3, #3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	3208      	adds	r2, #8
 8003aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	220f      	movs	r2, #15
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4013      	ands	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	691a      	ldr	r2, [r3, #16]
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	f003 0307 	and.w	r3, r3, #7
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	08da      	lsrs	r2, r3, #3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	3208      	adds	r2, #8
 8003ade:	6939      	ldr	r1, [r7, #16]
 8003ae0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	2203      	movs	r2, #3
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	4013      	ands	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f003 0203 	and.w	r2, r3, #3
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	005b      	lsls	r3, r3, #1
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 80ac 	beq.w	8003c7e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b26:	4b5e      	ldr	r3, [pc, #376]	; (8003ca0 <HAL_GPIO_Init+0x32c>)
 8003b28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b2a:	4a5d      	ldr	r2, [pc, #372]	; (8003ca0 <HAL_GPIO_Init+0x32c>)
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
 8003b30:	6613      	str	r3, [r2, #96]	; 0x60
 8003b32:	4b5b      	ldr	r3, [pc, #364]	; (8003ca0 <HAL_GPIO_Init+0x32c>)
 8003b34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	60bb      	str	r3, [r7, #8]
 8003b3c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b3e:	4a59      	ldr	r2, [pc, #356]	; (8003ca4 <HAL_GPIO_Init+0x330>)
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	089b      	lsrs	r3, r3, #2
 8003b44:	3302      	adds	r3, #2
 8003b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	f003 0303 	and.w	r3, r3, #3
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	220f      	movs	r2, #15
 8003b56:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5a:	43db      	mvns	r3, r3
 8003b5c:	693a      	ldr	r2, [r7, #16]
 8003b5e:	4013      	ands	r3, r2
 8003b60:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003b68:	d025      	beq.n	8003bb6 <HAL_GPIO_Init+0x242>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a4e      	ldr	r2, [pc, #312]	; (8003ca8 <HAL_GPIO_Init+0x334>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d01f      	beq.n	8003bb2 <HAL_GPIO_Init+0x23e>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a4d      	ldr	r2, [pc, #308]	; (8003cac <HAL_GPIO_Init+0x338>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d019      	beq.n	8003bae <HAL_GPIO_Init+0x23a>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a4c      	ldr	r2, [pc, #304]	; (8003cb0 <HAL_GPIO_Init+0x33c>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d013      	beq.n	8003baa <HAL_GPIO_Init+0x236>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a4b      	ldr	r2, [pc, #300]	; (8003cb4 <HAL_GPIO_Init+0x340>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d00d      	beq.n	8003ba6 <HAL_GPIO_Init+0x232>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a4a      	ldr	r2, [pc, #296]	; (8003cb8 <HAL_GPIO_Init+0x344>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d007      	beq.n	8003ba2 <HAL_GPIO_Init+0x22e>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a49      	ldr	r2, [pc, #292]	; (8003cbc <HAL_GPIO_Init+0x348>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d101      	bne.n	8003b9e <HAL_GPIO_Init+0x22a>
 8003b9a:	2306      	movs	r3, #6
 8003b9c:	e00c      	b.n	8003bb8 <HAL_GPIO_Init+0x244>
 8003b9e:	2307      	movs	r3, #7
 8003ba0:	e00a      	b.n	8003bb8 <HAL_GPIO_Init+0x244>
 8003ba2:	2305      	movs	r3, #5
 8003ba4:	e008      	b.n	8003bb8 <HAL_GPIO_Init+0x244>
 8003ba6:	2304      	movs	r3, #4
 8003ba8:	e006      	b.n	8003bb8 <HAL_GPIO_Init+0x244>
 8003baa:	2303      	movs	r3, #3
 8003bac:	e004      	b.n	8003bb8 <HAL_GPIO_Init+0x244>
 8003bae:	2302      	movs	r3, #2
 8003bb0:	e002      	b.n	8003bb8 <HAL_GPIO_Init+0x244>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e000      	b.n	8003bb8 <HAL_GPIO_Init+0x244>
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	697a      	ldr	r2, [r7, #20]
 8003bba:	f002 0203 	and.w	r2, r2, #3
 8003bbe:	0092      	lsls	r2, r2, #2
 8003bc0:	4093      	lsls	r3, r2
 8003bc2:	693a      	ldr	r2, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003bc8:	4936      	ldr	r1, [pc, #216]	; (8003ca4 <HAL_GPIO_Init+0x330>)
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	089b      	lsrs	r3, r3, #2
 8003bce:	3302      	adds	r3, #2
 8003bd0:	693a      	ldr	r2, [r7, #16]
 8003bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003bd6:	4b3a      	ldr	r3, [pc, #232]	; (8003cc0 <HAL_GPIO_Init+0x34c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	43db      	mvns	r3, r3
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	4013      	ands	r3, r2
 8003be4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003bfa:	4a31      	ldr	r2, [pc, #196]	; (8003cc0 <HAL_GPIO_Init+0x34c>)
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003c00:	4b2f      	ldr	r3, [pc, #188]	; (8003cc0 <HAL_GPIO_Init+0x34c>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	43db      	mvns	r3, r3
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d003      	beq.n	8003c24 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c24:	4a26      	ldr	r2, [pc, #152]	; (8003cc0 <HAL_GPIO_Init+0x34c>)
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c2a:	4b25      	ldr	r3, [pc, #148]	; (8003cc0 <HAL_GPIO_Init+0x34c>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	43db      	mvns	r3, r3
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	4013      	ands	r3, r2
 8003c38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d003      	beq.n	8003c4e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c4e:	4a1c      	ldr	r2, [pc, #112]	; (8003cc0 <HAL_GPIO_Init+0x34c>)
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c54:	4b1a      	ldr	r3, [pc, #104]	; (8003cc0 <HAL_GPIO_Init+0x34c>)
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	43db      	mvns	r3, r3
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	4013      	ands	r3, r2
 8003c62:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d003      	beq.n	8003c78 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c78:	4a11      	ldr	r2, [pc, #68]	; (8003cc0 <HAL_GPIO_Init+0x34c>)
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	3301      	adds	r3, #1
 8003c82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	f47f ae78 	bne.w	8003984 <HAL_GPIO_Init+0x10>
  }
}
 8003c94:	bf00      	nop
 8003c96:	371c      	adds	r7, #28
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	40021000 	.word	0x40021000
 8003ca4:	40010000 	.word	0x40010000
 8003ca8:	48000400 	.word	0x48000400
 8003cac:	48000800 	.word	0x48000800
 8003cb0:	48000c00 	.word	0x48000c00
 8003cb4:	48001000 	.word	0x48001000
 8003cb8:	48001400 	.word	0x48001400
 8003cbc:	48001800 	.word	0x48001800
 8003cc0:	40010400 	.word	0x40010400

08003cc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	460b      	mov	r3, r1
 8003cce:	807b      	strh	r3, [r7, #2]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cd4:	787b      	ldrb	r3, [r7, #1]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003cda:	887a      	ldrh	r2, [r7, #2]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ce0:	e002      	b.n	8003ce8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ce2:	887a      	ldrh	r2, [r7, #2]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003ce8:	bf00      	nop
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d06:	887a      	ldrh	r2, [r7, #2]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	041a      	lsls	r2, r3, #16
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	43d9      	mvns	r1, r3
 8003d12:	887b      	ldrh	r3, [r7, #2]
 8003d14:	400b      	ands	r3, r1
 8003d16:	431a      	orrs	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	619a      	str	r2, [r3, #24]
}
 8003d1c:	bf00      	nop
 8003d1e:	3714      	adds	r7, #20
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003d2c:	4b04      	ldr	r3, [pc, #16]	; (8003d40 <HAL_PWREx_GetVoltageRange+0x18>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	40007000 	.word	0x40007000

08003d44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d52:	d130      	bne.n	8003db6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d54:	4b23      	ldr	r3, [pc, #140]	; (8003de4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003d5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d60:	d038      	beq.n	8003dd4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d62:	4b20      	ldr	r3, [pc, #128]	; (8003de4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d6a:	4a1e      	ldr	r2, [pc, #120]	; (8003de4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d6c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d70:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d72:	4b1d      	ldr	r3, [pc, #116]	; (8003de8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2232      	movs	r2, #50	; 0x32
 8003d78:	fb02 f303 	mul.w	r3, r2, r3
 8003d7c:	4a1b      	ldr	r2, [pc, #108]	; (8003dec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d82:	0c9b      	lsrs	r3, r3, #18
 8003d84:	3301      	adds	r3, #1
 8003d86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d88:	e002      	b.n	8003d90 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d90:	4b14      	ldr	r3, [pc, #80]	; (8003de4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d92:	695b      	ldr	r3, [r3, #20]
 8003d94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d9c:	d102      	bne.n	8003da4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1f2      	bne.n	8003d8a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003da4:	4b0f      	ldr	r3, [pc, #60]	; (8003de4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003db0:	d110      	bne.n	8003dd4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e00f      	b.n	8003dd6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003db6:	4b0b      	ldr	r3, [pc, #44]	; (8003de4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003dbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dc2:	d007      	beq.n	8003dd4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003dc4:	4b07      	ldr	r3, [pc, #28]	; (8003de4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003dcc:	4a05      	ldr	r2, [pc, #20]	; (8003de4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dd2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3714      	adds	r7, #20
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40007000 	.word	0x40007000
 8003de8:	20000000 	.word	0x20000000
 8003dec:	431bde83 	.word	0x431bde83

08003df0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b088      	sub	sp, #32
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d101      	bne.n	8003e02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e3d4      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e02:	4ba1      	ldr	r3, [pc, #644]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 030c 	and.w	r3, r3, #12
 8003e0a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e0c:	4b9e      	ldr	r3, [pc, #632]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f003 0303 	and.w	r3, r3, #3
 8003e14:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0310 	and.w	r3, r3, #16
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	f000 80e4 	beq.w	8003fec <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d007      	beq.n	8003e3a <HAL_RCC_OscConfig+0x4a>
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	2b0c      	cmp	r3, #12
 8003e2e:	f040 808b 	bne.w	8003f48 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	f040 8087 	bne.w	8003f48 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e3a:	4b93      	ldr	r3, [pc, #588]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d005      	beq.n	8003e52 <HAL_RCC_OscConfig+0x62>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d101      	bne.n	8003e52 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e3ac      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a1a      	ldr	r2, [r3, #32]
 8003e56:	4b8c      	ldr	r3, [pc, #560]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0308 	and.w	r3, r3, #8
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d004      	beq.n	8003e6c <HAL_RCC_OscConfig+0x7c>
 8003e62:	4b89      	ldr	r3, [pc, #548]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e6a:	e005      	b.n	8003e78 <HAL_RCC_OscConfig+0x88>
 8003e6c:	4b86      	ldr	r3, [pc, #536]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003e6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e72:	091b      	lsrs	r3, r3, #4
 8003e74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d223      	bcs.n	8003ec4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f000 fd3f 	bl	8004904 <RCC_SetFlashLatencyFromMSIRange>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e38d      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e90:	4b7d      	ldr	r3, [pc, #500]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a7c      	ldr	r2, [pc, #496]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003e96:	f043 0308 	orr.w	r3, r3, #8
 8003e9a:	6013      	str	r3, [r2, #0]
 8003e9c:	4b7a      	ldr	r3, [pc, #488]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	4977      	ldr	r1, [pc, #476]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003eae:	4b76      	ldr	r3, [pc, #472]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	021b      	lsls	r3, r3, #8
 8003ebc:	4972      	ldr	r1, [pc, #456]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	604b      	str	r3, [r1, #4]
 8003ec2:	e025      	b.n	8003f10 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ec4:	4b70      	ldr	r3, [pc, #448]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a6f      	ldr	r2, [pc, #444]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003eca:	f043 0308 	orr.w	r3, r3, #8
 8003ece:	6013      	str	r3, [r2, #0]
 8003ed0:	4b6d      	ldr	r3, [pc, #436]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	496a      	ldr	r1, [pc, #424]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ee2:	4b69      	ldr	r3, [pc, #420]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69db      	ldr	r3, [r3, #28]
 8003eee:	021b      	lsls	r3, r3, #8
 8003ef0:	4965      	ldr	r1, [pc, #404]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d109      	bne.n	8003f10 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f000 fcff 	bl	8004904 <RCC_SetFlashLatencyFromMSIRange>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d001      	beq.n	8003f10 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e34d      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f10:	f000 fc36 	bl	8004780 <HAL_RCC_GetSysClockFreq>
 8003f14:	4601      	mov	r1, r0
 8003f16:	4b5c      	ldr	r3, [pc, #368]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	091b      	lsrs	r3, r3, #4
 8003f1c:	f003 030f 	and.w	r3, r3, #15
 8003f20:	4a5a      	ldr	r2, [pc, #360]	; (800408c <HAL_RCC_OscConfig+0x29c>)
 8003f22:	5cd3      	ldrb	r3, [r2, r3]
 8003f24:	f003 031f 	and.w	r3, r3, #31
 8003f28:	fa21 f303 	lsr.w	r3, r1, r3
 8003f2c:	4a58      	ldr	r2, [pc, #352]	; (8004090 <HAL_RCC_OscConfig+0x2a0>)
 8003f2e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f30:	4b58      	ldr	r3, [pc, #352]	; (8004094 <HAL_RCC_OscConfig+0x2a4>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7fd ffff 	bl	8001f38 <HAL_InitTick>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003f3e:	7bfb      	ldrb	r3, [r7, #15]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d052      	beq.n	8003fea <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003f44:	7bfb      	ldrb	r3, [r7, #15]
 8003f46:	e331      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d032      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f50:	4b4d      	ldr	r3, [pc, #308]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a4c      	ldr	r2, [pc, #304]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003f56:	f043 0301 	orr.w	r3, r3, #1
 8003f5a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f5c:	f7fe f83c 	bl	8001fd8 <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f64:	f7fe f838 	bl	8001fd8 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e31a      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f76:	4b44      	ldr	r3, [pc, #272]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0f0      	beq.n	8003f64 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f82:	4b41      	ldr	r3, [pc, #260]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a40      	ldr	r2, [pc, #256]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003f88:	f043 0308 	orr.w	r3, r3, #8
 8003f8c:	6013      	str	r3, [r2, #0]
 8003f8e:	4b3e      	ldr	r3, [pc, #248]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	493b      	ldr	r1, [pc, #236]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fa0:	4b39      	ldr	r3, [pc, #228]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	69db      	ldr	r3, [r3, #28]
 8003fac:	021b      	lsls	r3, r3, #8
 8003fae:	4936      	ldr	r1, [pc, #216]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	604b      	str	r3, [r1, #4]
 8003fb4:	e01a      	b.n	8003fec <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003fb6:	4b34      	ldr	r3, [pc, #208]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a33      	ldr	r2, [pc, #204]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003fbc:	f023 0301 	bic.w	r3, r3, #1
 8003fc0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003fc2:	f7fe f809 	bl	8001fd8 <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fc8:	e008      	b.n	8003fdc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fca:	f7fe f805 	bl	8001fd8 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d901      	bls.n	8003fdc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e2e7      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fdc:	4b2a      	ldr	r3, [pc, #168]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1f0      	bne.n	8003fca <HAL_RCC_OscConfig+0x1da>
 8003fe8:	e000      	b.n	8003fec <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003fea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d074      	beq.n	80040e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	2b08      	cmp	r3, #8
 8003ffc:	d005      	beq.n	800400a <HAL_RCC_OscConfig+0x21a>
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	2b0c      	cmp	r3, #12
 8004002:	d10e      	bne.n	8004022 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	2b03      	cmp	r3, #3
 8004008:	d10b      	bne.n	8004022 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800400a:	4b1f      	ldr	r3, [pc, #124]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d064      	beq.n	80040e0 <HAL_RCC_OscConfig+0x2f0>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d160      	bne.n	80040e0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e2c4      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800402a:	d106      	bne.n	800403a <HAL_RCC_OscConfig+0x24a>
 800402c:	4b16      	ldr	r3, [pc, #88]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a15      	ldr	r2, [pc, #84]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8004032:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	e01d      	b.n	8004076 <HAL_RCC_OscConfig+0x286>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004042:	d10c      	bne.n	800405e <HAL_RCC_OscConfig+0x26e>
 8004044:	4b10      	ldr	r3, [pc, #64]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a0f      	ldr	r2, [pc, #60]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 800404a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800404e:	6013      	str	r3, [r2, #0]
 8004050:	4b0d      	ldr	r3, [pc, #52]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a0c      	ldr	r2, [pc, #48]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8004056:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800405a:	6013      	str	r3, [r2, #0]
 800405c:	e00b      	b.n	8004076 <HAL_RCC_OscConfig+0x286>
 800405e:	4b0a      	ldr	r3, [pc, #40]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a09      	ldr	r2, [pc, #36]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8004064:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004068:	6013      	str	r3, [r2, #0]
 800406a:	4b07      	ldr	r3, [pc, #28]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a06      	ldr	r2, [pc, #24]	; (8004088 <HAL_RCC_OscConfig+0x298>)
 8004070:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004074:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d01c      	beq.n	80040b8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407e:	f7fd ffab 	bl	8001fd8 <HAL_GetTick>
 8004082:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004084:	e011      	b.n	80040aa <HAL_RCC_OscConfig+0x2ba>
 8004086:	bf00      	nop
 8004088:	40021000 	.word	0x40021000
 800408c:	08009fac 	.word	0x08009fac
 8004090:	20000000 	.word	0x20000000
 8004094:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004098:	f7fd ff9e 	bl	8001fd8 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b64      	cmp	r3, #100	; 0x64
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e280      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040aa:	4baf      	ldr	r3, [pc, #700]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d0f0      	beq.n	8004098 <HAL_RCC_OscConfig+0x2a8>
 80040b6:	e014      	b.n	80040e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b8:	f7fd ff8e 	bl	8001fd8 <HAL_GetTick>
 80040bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040be:	e008      	b.n	80040d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040c0:	f7fd ff8a 	bl	8001fd8 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	2b64      	cmp	r3, #100	; 0x64
 80040cc:	d901      	bls.n	80040d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e26c      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040d2:	4ba5      	ldr	r3, [pc, #660]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d1f0      	bne.n	80040c0 <HAL_RCC_OscConfig+0x2d0>
 80040de:	e000      	b.n	80040e2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d060      	beq.n	80041b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	2b04      	cmp	r3, #4
 80040f2:	d005      	beq.n	8004100 <HAL_RCC_OscConfig+0x310>
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	2b0c      	cmp	r3, #12
 80040f8:	d119      	bne.n	800412e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d116      	bne.n	800412e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004100:	4b99      	ldr	r3, [pc, #612]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004108:	2b00      	cmp	r3, #0
 800410a:	d005      	beq.n	8004118 <HAL_RCC_OscConfig+0x328>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d101      	bne.n	8004118 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e249      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004118:	4b93      	ldr	r3, [pc, #588]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	061b      	lsls	r3, r3, #24
 8004126:	4990      	ldr	r1, [pc, #576]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004128:	4313      	orrs	r3, r2
 800412a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800412c:	e040      	b.n	80041b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d023      	beq.n	800417e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004136:	4b8c      	ldr	r3, [pc, #560]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a8b      	ldr	r2, [pc, #556]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 800413c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004140:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004142:	f7fd ff49 	bl	8001fd8 <HAL_GetTick>
 8004146:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004148:	e008      	b.n	800415c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800414a:	f7fd ff45 	bl	8001fd8 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	2b02      	cmp	r3, #2
 8004156:	d901      	bls.n	800415c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e227      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800415c:	4b82      	ldr	r3, [pc, #520]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0f0      	beq.n	800414a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004168:	4b7f      	ldr	r3, [pc, #508]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	061b      	lsls	r3, r3, #24
 8004176:	497c      	ldr	r1, [pc, #496]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004178:	4313      	orrs	r3, r2
 800417a:	604b      	str	r3, [r1, #4]
 800417c:	e018      	b.n	80041b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800417e:	4b7a      	ldr	r3, [pc, #488]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a79      	ldr	r2, [pc, #484]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004184:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004188:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418a:	f7fd ff25 	bl	8001fd8 <HAL_GetTick>
 800418e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004190:	e008      	b.n	80041a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004192:	f7fd ff21 	bl	8001fd8 <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d901      	bls.n	80041a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e203      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041a4:	4b70      	ldr	r3, [pc, #448]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1f0      	bne.n	8004192 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d03c      	beq.n	8004236 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d01c      	beq.n	80041fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041c4:	4b68      	ldr	r3, [pc, #416]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80041c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041ca:	4a67      	ldr	r2, [pc, #412]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80041cc:	f043 0301 	orr.w	r3, r3, #1
 80041d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d4:	f7fd ff00 	bl	8001fd8 <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041da:	e008      	b.n	80041ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041dc:	f7fd fefc 	bl	8001fd8 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e1de      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041ee:	4b5e      	ldr	r3, [pc, #376]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80041f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041f4:	f003 0302 	and.w	r3, r3, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d0ef      	beq.n	80041dc <HAL_RCC_OscConfig+0x3ec>
 80041fc:	e01b      	b.n	8004236 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041fe:	4b5a      	ldr	r3, [pc, #360]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004200:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004204:	4a58      	ldr	r2, [pc, #352]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004206:	f023 0301 	bic.w	r3, r3, #1
 800420a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420e:	f7fd fee3 	bl	8001fd8 <HAL_GetTick>
 8004212:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004214:	e008      	b.n	8004228 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004216:	f7fd fedf 	bl	8001fd8 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d901      	bls.n	8004228 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e1c1      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004228:	4b4f      	ldr	r3, [pc, #316]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 800422a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1ef      	bne.n	8004216 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0304 	and.w	r3, r3, #4
 800423e:	2b00      	cmp	r3, #0
 8004240:	f000 80a6 	beq.w	8004390 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004244:	2300      	movs	r3, #0
 8004246:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004248:	4b47      	ldr	r3, [pc, #284]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 800424a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800424c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d10d      	bne.n	8004270 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004254:	4b44      	ldr	r3, [pc, #272]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004258:	4a43      	ldr	r2, [pc, #268]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 800425a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800425e:	6593      	str	r3, [r2, #88]	; 0x58
 8004260:	4b41      	ldr	r3, [pc, #260]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004268:	60bb      	str	r3, [r7, #8]
 800426a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800426c:	2301      	movs	r3, #1
 800426e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004270:	4b3e      	ldr	r3, [pc, #248]	; (800436c <HAL_RCC_OscConfig+0x57c>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004278:	2b00      	cmp	r3, #0
 800427a:	d118      	bne.n	80042ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800427c:	4b3b      	ldr	r3, [pc, #236]	; (800436c <HAL_RCC_OscConfig+0x57c>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a3a      	ldr	r2, [pc, #232]	; (800436c <HAL_RCC_OscConfig+0x57c>)
 8004282:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004286:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004288:	f7fd fea6 	bl	8001fd8 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004290:	f7fd fea2 	bl	8001fd8 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e184      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042a2:	4b32      	ldr	r3, [pc, #200]	; (800436c <HAL_RCC_OscConfig+0x57c>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f0      	beq.n	8004290 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d108      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4d8>
 80042b6:	4b2c      	ldr	r3, [pc, #176]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80042b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042bc:	4a2a      	ldr	r2, [pc, #168]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80042be:	f043 0301 	orr.w	r3, r3, #1
 80042c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80042c6:	e024      	b.n	8004312 <HAL_RCC_OscConfig+0x522>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b05      	cmp	r3, #5
 80042ce:	d110      	bne.n	80042f2 <HAL_RCC_OscConfig+0x502>
 80042d0:	4b25      	ldr	r3, [pc, #148]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80042d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042d6:	4a24      	ldr	r2, [pc, #144]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80042d8:	f043 0304 	orr.w	r3, r3, #4
 80042dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80042e0:	4b21      	ldr	r3, [pc, #132]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80042e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042e6:	4a20      	ldr	r2, [pc, #128]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80042e8:	f043 0301 	orr.w	r3, r3, #1
 80042ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80042f0:	e00f      	b.n	8004312 <HAL_RCC_OscConfig+0x522>
 80042f2:	4b1d      	ldr	r3, [pc, #116]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80042f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f8:	4a1b      	ldr	r2, [pc, #108]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 80042fa:	f023 0301 	bic.w	r3, r3, #1
 80042fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004302:	4b19      	ldr	r3, [pc, #100]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 8004304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004308:	4a17      	ldr	r2, [pc, #92]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 800430a:	f023 0304 	bic.w	r3, r3, #4
 800430e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d016      	beq.n	8004348 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800431a:	f7fd fe5d 	bl	8001fd8 <HAL_GetTick>
 800431e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004320:	e00a      	b.n	8004338 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004322:	f7fd fe59 	bl	8001fd8 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004330:	4293      	cmp	r3, r2
 8004332:	d901      	bls.n	8004338 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e139      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004338:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <HAL_RCC_OscConfig+0x578>)
 800433a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d0ed      	beq.n	8004322 <HAL_RCC_OscConfig+0x532>
 8004346:	e01a      	b.n	800437e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004348:	f7fd fe46 	bl	8001fd8 <HAL_GetTick>
 800434c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800434e:	e00f      	b.n	8004370 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004350:	f7fd fe42 	bl	8001fd8 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	f241 3288 	movw	r2, #5000	; 0x1388
 800435e:	4293      	cmp	r3, r2
 8004360:	d906      	bls.n	8004370 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e122      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
 8004366:	bf00      	nop
 8004368:	40021000 	.word	0x40021000
 800436c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004370:	4b90      	ldr	r3, [pc, #576]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004372:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1e8      	bne.n	8004350 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800437e:	7ffb      	ldrb	r3, [r7, #31]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d105      	bne.n	8004390 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004384:	4b8b      	ldr	r3, [pc, #556]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004388:	4a8a      	ldr	r2, [pc, #552]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 800438a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800438e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004394:	2b00      	cmp	r3, #0
 8004396:	f000 8108 	beq.w	80045aa <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439e:	2b02      	cmp	r3, #2
 80043a0:	f040 80d0 	bne.w	8004544 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80043a4:	4b83      	ldr	r3, [pc, #524]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f003 0203 	and.w	r2, r3, #3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d130      	bne.n	800441a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c2:	3b01      	subs	r3, #1
 80043c4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d127      	bne.n	800441a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043d4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d11f      	bne.n	800441a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043e4:	2a07      	cmp	r2, #7
 80043e6:	bf14      	ite	ne
 80043e8:	2201      	movne	r2, #1
 80043ea:	2200      	moveq	r2, #0
 80043ec:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d113      	bne.n	800441a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043fc:	085b      	lsrs	r3, r3, #1
 80043fe:	3b01      	subs	r3, #1
 8004400:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004402:	429a      	cmp	r2, r3
 8004404:	d109      	bne.n	800441a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004410:	085b      	lsrs	r3, r3, #1
 8004412:	3b01      	subs	r3, #1
 8004414:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004416:	429a      	cmp	r2, r3
 8004418:	d06e      	beq.n	80044f8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	2b0c      	cmp	r3, #12
 800441e:	d069      	beq.n	80044f4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004420:	4b64      	ldr	r3, [pc, #400]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d105      	bne.n	8004438 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800442c:	4b61      	ldr	r3, [pc, #388]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d001      	beq.n	800443c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e0b7      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800443c:	4b5d      	ldr	r3, [pc, #372]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a5c      	ldr	r2, [pc, #368]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004442:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004446:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004448:	f7fd fdc6 	bl	8001fd8 <HAL_GetTick>
 800444c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800444e:	e008      	b.n	8004462 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004450:	f7fd fdc2 	bl	8001fd8 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	2b02      	cmp	r3, #2
 800445c:	d901      	bls.n	8004462 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e0a4      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004462:	4b54      	ldr	r3, [pc, #336]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1f0      	bne.n	8004450 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800446e:	4b51      	ldr	r3, [pc, #324]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004470:	68da      	ldr	r2, [r3, #12]
 8004472:	4b51      	ldr	r3, [pc, #324]	; (80045b8 <HAL_RCC_OscConfig+0x7c8>)
 8004474:	4013      	ands	r3, r2
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800447e:	3a01      	subs	r2, #1
 8004480:	0112      	lsls	r2, r2, #4
 8004482:	4311      	orrs	r1, r2
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004488:	0212      	lsls	r2, r2, #8
 800448a:	4311      	orrs	r1, r2
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004490:	0852      	lsrs	r2, r2, #1
 8004492:	3a01      	subs	r2, #1
 8004494:	0552      	lsls	r2, r2, #21
 8004496:	4311      	orrs	r1, r2
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800449c:	0852      	lsrs	r2, r2, #1
 800449e:	3a01      	subs	r2, #1
 80044a0:	0652      	lsls	r2, r2, #25
 80044a2:	4311      	orrs	r1, r2
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80044a8:	0912      	lsrs	r2, r2, #4
 80044aa:	0452      	lsls	r2, r2, #17
 80044ac:	430a      	orrs	r2, r1
 80044ae:	4941      	ldr	r1, [pc, #260]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80044b4:	4b3f      	ldr	r3, [pc, #252]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a3e      	ldr	r2, [pc, #248]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 80044ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044c0:	4b3c      	ldr	r3, [pc, #240]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	4a3b      	ldr	r2, [pc, #236]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 80044c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80044cc:	f7fd fd84 	bl	8001fd8 <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044d4:	f7fd fd80 	bl	8001fd8 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e062      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044e6:	4b33      	ldr	r3, [pc, #204]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0f0      	beq.n	80044d4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044f2:	e05a      	b.n	80045aa <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e059      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044f8:	4b2e      	ldr	r3, [pc, #184]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d152      	bne.n	80045aa <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004504:	4b2b      	ldr	r3, [pc, #172]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a2a      	ldr	r2, [pc, #168]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 800450a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800450e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004510:	4b28      	ldr	r3, [pc, #160]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	4a27      	ldr	r2, [pc, #156]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004516:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800451a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800451c:	f7fd fd5c 	bl	8001fd8 <HAL_GetTick>
 8004520:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004522:	e008      	b.n	8004536 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004524:	f7fd fd58 	bl	8001fd8 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b02      	cmp	r3, #2
 8004530:	d901      	bls.n	8004536 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e03a      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004536:	4b1f      	ldr	r3, [pc, #124]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0f0      	beq.n	8004524 <HAL_RCC_OscConfig+0x734>
 8004542:	e032      	b.n	80045aa <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	2b0c      	cmp	r3, #12
 8004548:	d02d      	beq.n	80045a6 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800454a:	4b1a      	ldr	r3, [pc, #104]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a19      	ldr	r2, [pc, #100]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004550:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004554:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004556:	4b17      	ldr	r3, [pc, #92]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d105      	bne.n	800456e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004562:	4b14      	ldr	r3, [pc, #80]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	4a13      	ldr	r2, [pc, #76]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004568:	f023 0303 	bic.w	r3, r3, #3
 800456c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800456e:	4b11      	ldr	r3, [pc, #68]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	4a10      	ldr	r2, [pc, #64]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 8004574:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004578:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800457c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457e:	f7fd fd2b 	bl	8001fd8 <HAL_GetTick>
 8004582:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004584:	e008      	b.n	8004598 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004586:	f7fd fd27 	bl	8001fd8 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	2b02      	cmp	r3, #2
 8004592:	d901      	bls.n	8004598 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e009      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004598:	4b06      	ldr	r3, [pc, #24]	; (80045b4 <HAL_RCC_OscConfig+0x7c4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d1f0      	bne.n	8004586 <HAL_RCC_OscConfig+0x796>
 80045a4:	e001      	b.n	80045aa <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e000      	b.n	80045ac <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3720      	adds	r7, #32
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	40021000 	.word	0x40021000
 80045b8:	f99d808c 	.word	0xf99d808c

080045bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0c8      	b.n	8004762 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045d0:	4b66      	ldr	r3, [pc, #408]	; (800476c <HAL_RCC_ClockConfig+0x1b0>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	683a      	ldr	r2, [r7, #0]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d910      	bls.n	8004600 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045de:	4b63      	ldr	r3, [pc, #396]	; (800476c <HAL_RCC_ClockConfig+0x1b0>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f023 0207 	bic.w	r2, r3, #7
 80045e6:	4961      	ldr	r1, [pc, #388]	; (800476c <HAL_RCC_ClockConfig+0x1b0>)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ee:	4b5f      	ldr	r3, [pc, #380]	; (800476c <HAL_RCC_ClockConfig+0x1b0>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	683a      	ldr	r2, [r7, #0]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d001      	beq.n	8004600 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0b0      	b.n	8004762 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d04c      	beq.n	80046a6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	2b03      	cmp	r3, #3
 8004612:	d107      	bne.n	8004624 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004614:	4b56      	ldr	r3, [pc, #344]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d121      	bne.n	8004664 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e09e      	b.n	8004762 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	2b02      	cmp	r3, #2
 800462a:	d107      	bne.n	800463c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800462c:	4b50      	ldr	r3, [pc, #320]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d115      	bne.n	8004664 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e092      	b.n	8004762 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d107      	bne.n	8004654 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004644:	4b4a      	ldr	r3, [pc, #296]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b00      	cmp	r3, #0
 800464e:	d109      	bne.n	8004664 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e086      	b.n	8004762 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004654:	4b46      	ldr	r3, [pc, #280]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e07e      	b.n	8004762 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004664:	4b42      	ldr	r3, [pc, #264]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f023 0203 	bic.w	r2, r3, #3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	493f      	ldr	r1, [pc, #252]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 8004672:	4313      	orrs	r3, r2
 8004674:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004676:	f7fd fcaf 	bl	8001fd8 <HAL_GetTick>
 800467a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800467c:	e00a      	b.n	8004694 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800467e:	f7fd fcab 	bl	8001fd8 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	f241 3288 	movw	r2, #5000	; 0x1388
 800468c:	4293      	cmp	r3, r2
 800468e:	d901      	bls.n	8004694 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	e066      	b.n	8004762 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004694:	4b36      	ldr	r3, [pc, #216]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f003 020c 	and.w	r2, r3, #12
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d1eb      	bne.n	800467e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d008      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046b2:	4b2f      	ldr	r3, [pc, #188]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	492c      	ldr	r1, [pc, #176]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046c4:	4b29      	ldr	r3, [pc, #164]	; (800476c <HAL_RCC_ClockConfig+0x1b0>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0307 	and.w	r3, r3, #7
 80046cc:	683a      	ldr	r2, [r7, #0]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d210      	bcs.n	80046f4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046d2:	4b26      	ldr	r3, [pc, #152]	; (800476c <HAL_RCC_ClockConfig+0x1b0>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f023 0207 	bic.w	r2, r3, #7
 80046da:	4924      	ldr	r1, [pc, #144]	; (800476c <HAL_RCC_ClockConfig+0x1b0>)
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	4313      	orrs	r3, r2
 80046e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046e2:	4b22      	ldr	r3, [pc, #136]	; (800476c <HAL_RCC_ClockConfig+0x1b0>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0307 	and.w	r3, r3, #7
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d001      	beq.n	80046f4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e036      	b.n	8004762 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0304 	and.w	r3, r3, #4
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d008      	beq.n	8004712 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004700:	4b1b      	ldr	r3, [pc, #108]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	4918      	ldr	r1, [pc, #96]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 800470e:	4313      	orrs	r3, r2
 8004710:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0308 	and.w	r3, r3, #8
 800471a:	2b00      	cmp	r3, #0
 800471c:	d009      	beq.n	8004732 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800471e:	4b14      	ldr	r3, [pc, #80]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	4910      	ldr	r1, [pc, #64]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 800472e:	4313      	orrs	r3, r2
 8004730:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004732:	f000 f825 	bl	8004780 <HAL_RCC_GetSysClockFreq>
 8004736:	4601      	mov	r1, r0
 8004738:	4b0d      	ldr	r3, [pc, #52]	; (8004770 <HAL_RCC_ClockConfig+0x1b4>)
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	091b      	lsrs	r3, r3, #4
 800473e:	f003 030f 	and.w	r3, r3, #15
 8004742:	4a0c      	ldr	r2, [pc, #48]	; (8004774 <HAL_RCC_ClockConfig+0x1b8>)
 8004744:	5cd3      	ldrb	r3, [r2, r3]
 8004746:	f003 031f 	and.w	r3, r3, #31
 800474a:	fa21 f303 	lsr.w	r3, r1, r3
 800474e:	4a0a      	ldr	r2, [pc, #40]	; (8004778 <HAL_RCC_ClockConfig+0x1bc>)
 8004750:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004752:	4b0a      	ldr	r3, [pc, #40]	; (800477c <HAL_RCC_ClockConfig+0x1c0>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4618      	mov	r0, r3
 8004758:	f7fd fbee 	bl	8001f38 <HAL_InitTick>
 800475c:	4603      	mov	r3, r0
 800475e:	72fb      	strb	r3, [r7, #11]

  return status;
 8004760:	7afb      	ldrb	r3, [r7, #11]
}
 8004762:	4618      	mov	r0, r3
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40022000 	.word	0x40022000
 8004770:	40021000 	.word	0x40021000
 8004774:	08009fac 	.word	0x08009fac
 8004778:	20000000 	.word	0x20000000
 800477c:	20000004 	.word	0x20000004

08004780 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004780:	b480      	push	{r7}
 8004782:	b089      	sub	sp, #36	; 0x24
 8004784:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004786:	2300      	movs	r3, #0
 8004788:	61fb      	str	r3, [r7, #28]
 800478a:	2300      	movs	r3, #0
 800478c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800478e:	4b3d      	ldr	r3, [pc, #244]	; (8004884 <HAL_RCC_GetSysClockFreq+0x104>)
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	f003 030c 	and.w	r3, r3, #12
 8004796:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004798:	4b3a      	ldr	r3, [pc, #232]	; (8004884 <HAL_RCC_GetSysClockFreq+0x104>)
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f003 0303 	and.w	r3, r3, #3
 80047a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d005      	beq.n	80047b4 <HAL_RCC_GetSysClockFreq+0x34>
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	2b0c      	cmp	r3, #12
 80047ac:	d121      	bne.n	80047f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d11e      	bne.n	80047f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80047b4:	4b33      	ldr	r3, [pc, #204]	; (8004884 <HAL_RCC_GetSysClockFreq+0x104>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0308 	and.w	r3, r3, #8
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d107      	bne.n	80047d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80047c0:	4b30      	ldr	r3, [pc, #192]	; (8004884 <HAL_RCC_GetSysClockFreq+0x104>)
 80047c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047c6:	0a1b      	lsrs	r3, r3, #8
 80047c8:	f003 030f 	and.w	r3, r3, #15
 80047cc:	61fb      	str	r3, [r7, #28]
 80047ce:	e005      	b.n	80047dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80047d0:	4b2c      	ldr	r3, [pc, #176]	; (8004884 <HAL_RCC_GetSysClockFreq+0x104>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	091b      	lsrs	r3, r3, #4
 80047d6:	f003 030f 	and.w	r3, r3, #15
 80047da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80047dc:	4a2a      	ldr	r2, [pc, #168]	; (8004888 <HAL_RCC_GetSysClockFreq+0x108>)
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d10d      	bne.n	8004808 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047f0:	e00a      	b.n	8004808 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	2b04      	cmp	r3, #4
 80047f6:	d102      	bne.n	80047fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80047f8:	4b24      	ldr	r3, [pc, #144]	; (800488c <HAL_RCC_GetSysClockFreq+0x10c>)
 80047fa:	61bb      	str	r3, [r7, #24]
 80047fc:	e004      	b.n	8004808 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	2b08      	cmp	r3, #8
 8004802:	d101      	bne.n	8004808 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004804:	4b22      	ldr	r3, [pc, #136]	; (8004890 <HAL_RCC_GetSysClockFreq+0x110>)
 8004806:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	2b0c      	cmp	r3, #12
 800480c:	d133      	bne.n	8004876 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800480e:	4b1d      	ldr	r3, [pc, #116]	; (8004884 <HAL_RCC_GetSysClockFreq+0x104>)
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	f003 0303 	and.w	r3, r3, #3
 8004816:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	2b02      	cmp	r3, #2
 800481c:	d002      	beq.n	8004824 <HAL_RCC_GetSysClockFreq+0xa4>
 800481e:	2b03      	cmp	r3, #3
 8004820:	d003      	beq.n	800482a <HAL_RCC_GetSysClockFreq+0xaa>
 8004822:	e005      	b.n	8004830 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004824:	4b19      	ldr	r3, [pc, #100]	; (800488c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004826:	617b      	str	r3, [r7, #20]
      break;
 8004828:	e005      	b.n	8004836 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800482a:	4b19      	ldr	r3, [pc, #100]	; (8004890 <HAL_RCC_GetSysClockFreq+0x110>)
 800482c:	617b      	str	r3, [r7, #20]
      break;
 800482e:	e002      	b.n	8004836 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	617b      	str	r3, [r7, #20]
      break;
 8004834:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004836:	4b13      	ldr	r3, [pc, #76]	; (8004884 <HAL_RCC_GetSysClockFreq+0x104>)
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	091b      	lsrs	r3, r3, #4
 800483c:	f003 0307 	and.w	r3, r3, #7
 8004840:	3301      	adds	r3, #1
 8004842:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004844:	4b0f      	ldr	r3, [pc, #60]	; (8004884 <HAL_RCC_GetSysClockFreq+0x104>)
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	0a1b      	lsrs	r3, r3, #8
 800484a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800484e:	697a      	ldr	r2, [r7, #20]
 8004850:	fb02 f203 	mul.w	r2, r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	fbb2 f3f3 	udiv	r3, r2, r3
 800485a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800485c:	4b09      	ldr	r3, [pc, #36]	; (8004884 <HAL_RCC_GetSysClockFreq+0x104>)
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	0e5b      	lsrs	r3, r3, #25
 8004862:	f003 0303 	and.w	r3, r3, #3
 8004866:	3301      	adds	r3, #1
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	fbb2 f3f3 	udiv	r3, r2, r3
 8004874:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004876:	69bb      	ldr	r3, [r7, #24]
}
 8004878:	4618      	mov	r0, r3
 800487a:	3724      	adds	r7, #36	; 0x24
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr
 8004884:	40021000 	.word	0x40021000
 8004888:	08009fc4 	.word	0x08009fc4
 800488c:	00f42400 	.word	0x00f42400
 8004890:	007a1200 	.word	0x007a1200

08004894 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004894:	b480      	push	{r7}
 8004896:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004898:	4b03      	ldr	r3, [pc, #12]	; (80048a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800489a:	681b      	ldr	r3, [r3, #0]
}
 800489c:	4618      	mov	r0, r3
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	20000000 	.word	0x20000000

080048ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80048b0:	f7ff fff0 	bl	8004894 <HAL_RCC_GetHCLKFreq>
 80048b4:	4601      	mov	r1, r0
 80048b6:	4b06      	ldr	r3, [pc, #24]	; (80048d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	0a1b      	lsrs	r3, r3, #8
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	4a04      	ldr	r2, [pc, #16]	; (80048d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80048c2:	5cd3      	ldrb	r3, [r2, r3]
 80048c4:	f003 031f 	and.w	r3, r3, #31
 80048c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	40021000 	.word	0x40021000
 80048d4:	08009fbc 	.word	0x08009fbc

080048d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80048dc:	f7ff ffda 	bl	8004894 <HAL_RCC_GetHCLKFreq>
 80048e0:	4601      	mov	r1, r0
 80048e2:	4b06      	ldr	r3, [pc, #24]	; (80048fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	0adb      	lsrs	r3, r3, #11
 80048e8:	f003 0307 	and.w	r3, r3, #7
 80048ec:	4a04      	ldr	r2, [pc, #16]	; (8004900 <HAL_RCC_GetPCLK2Freq+0x28>)
 80048ee:	5cd3      	ldrb	r3, [r2, r3]
 80048f0:	f003 031f 	and.w	r3, r3, #31
 80048f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	40021000 	.word	0x40021000
 8004900:	08009fbc 	.word	0x08009fbc

08004904 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b086      	sub	sp, #24
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800490c:	2300      	movs	r3, #0
 800490e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004910:	4b2a      	ldr	r3, [pc, #168]	; (80049bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004914:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800491c:	f7ff fa04 	bl	8003d28 <HAL_PWREx_GetVoltageRange>
 8004920:	6178      	str	r0, [r7, #20]
 8004922:	e014      	b.n	800494e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004924:	4b25      	ldr	r3, [pc, #148]	; (80049bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004926:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004928:	4a24      	ldr	r2, [pc, #144]	; (80049bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800492a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800492e:	6593      	str	r3, [r2, #88]	; 0x58
 8004930:	4b22      	ldr	r3, [pc, #136]	; (80049bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004938:	60fb      	str	r3, [r7, #12]
 800493a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800493c:	f7ff f9f4 	bl	8003d28 <HAL_PWREx_GetVoltageRange>
 8004940:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004942:	4b1e      	ldr	r3, [pc, #120]	; (80049bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004946:	4a1d      	ldr	r2, [pc, #116]	; (80049bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004948:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800494c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004954:	d10b      	bne.n	800496e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b80      	cmp	r3, #128	; 0x80
 800495a:	d919      	bls.n	8004990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2ba0      	cmp	r3, #160	; 0xa0
 8004960:	d902      	bls.n	8004968 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004962:	2302      	movs	r3, #2
 8004964:	613b      	str	r3, [r7, #16]
 8004966:	e013      	b.n	8004990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004968:	2301      	movs	r3, #1
 800496a:	613b      	str	r3, [r7, #16]
 800496c:	e010      	b.n	8004990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b80      	cmp	r3, #128	; 0x80
 8004972:	d902      	bls.n	800497a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004974:	2303      	movs	r3, #3
 8004976:	613b      	str	r3, [r7, #16]
 8004978:	e00a      	b.n	8004990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b80      	cmp	r3, #128	; 0x80
 800497e:	d102      	bne.n	8004986 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004980:	2302      	movs	r3, #2
 8004982:	613b      	str	r3, [r7, #16]
 8004984:	e004      	b.n	8004990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2b70      	cmp	r3, #112	; 0x70
 800498a:	d101      	bne.n	8004990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800498c:	2301      	movs	r3, #1
 800498e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004990:	4b0b      	ldr	r3, [pc, #44]	; (80049c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f023 0207 	bic.w	r2, r3, #7
 8004998:	4909      	ldr	r1, [pc, #36]	; (80049c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	4313      	orrs	r3, r2
 800499e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80049a0:	4b07      	ldr	r3, [pc, #28]	; (80049c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d001      	beq.n	80049b2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e000      	b.n	80049b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3718      	adds	r7, #24
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	40021000 	.word	0x40021000
 80049c0:	40022000 	.word	0x40022000

080049c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80049cc:	2300      	movs	r3, #0
 80049ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049d0:	2300      	movs	r3, #0
 80049d2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d03f      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049e8:	d01c      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80049ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049ee:	d802      	bhi.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00e      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80049f4:	e01f      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80049f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80049fa:	d003      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80049fc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004a00:	d01c      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004a02:	e018      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a04:	4b85      	ldr	r3, [pc, #532]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	4a84      	ldr	r2, [pc, #528]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a0e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a10:	e015      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	3304      	adds	r3, #4
 8004a16:	2100      	movs	r1, #0
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f000 fab9 	bl	8004f90 <RCCEx_PLLSAI1_Config>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a22:	e00c      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	3320      	adds	r3, #32
 8004a28:	2100      	movs	r1, #0
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 fba0 	bl	8005170 <RCCEx_PLLSAI2_Config>
 8004a30:	4603      	mov	r3, r0
 8004a32:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a34:	e003      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	74fb      	strb	r3, [r7, #19]
      break;
 8004a3a:	e000      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004a3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a3e:	7cfb      	ldrb	r3, [r7, #19]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10b      	bne.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a44:	4b75      	ldr	r3, [pc, #468]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a4a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a52:	4972      	ldr	r1, [pc, #456]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004a5a:	e001      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a5c:	7cfb      	ldrb	r3, [r7, #19]
 8004a5e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d03f      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a74:	d01c      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004a76:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a7a:	d802      	bhi.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00e      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004a80:	e01f      	b.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004a82:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a86:	d003      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004a88:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004a8c:	d01c      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8004a8e:	e018      	b.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a90:	4b62      	ldr	r3, [pc, #392]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	4a61      	ldr	r2, [pc, #388]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a9a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004a9c:	e015      	b.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	3304      	adds	r3, #4
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f000 fa73 	bl	8004f90 <RCCEx_PLLSAI1_Config>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004aae:	e00c      	b.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	3320      	adds	r3, #32
 8004ab4:	2100      	movs	r1, #0
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 fb5a 	bl	8005170 <RCCEx_PLLSAI2_Config>
 8004abc:	4603      	mov	r3, r0
 8004abe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ac0:	e003      	b.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	74fb      	strb	r3, [r7, #19]
      break;
 8004ac6:	e000      	b.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004ac8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004aca:	7cfb      	ldrb	r3, [r7, #19]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10b      	bne.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004ad0:	4b52      	ldr	r3, [pc, #328]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ad6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ade:	494f      	ldr	r1, [pc, #316]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004ae6:	e001      	b.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ae8:	7cfb      	ldrb	r3, [r7, #19]
 8004aea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f000 80a0 	beq.w	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004afa:	2300      	movs	r3, #0
 8004afc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004afe:	4b47      	ldr	r3, [pc, #284]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e000      	b.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004b0e:	2300      	movs	r3, #0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00d      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b14:	4b41      	ldr	r3, [pc, #260]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b18:	4a40      	ldr	r2, [pc, #256]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b1e:	6593      	str	r3, [r2, #88]	; 0x58
 8004b20:	4b3e      	ldr	r3, [pc, #248]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b28:	60bb      	str	r3, [r7, #8]
 8004b2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b30:	4b3b      	ldr	r3, [pc, #236]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a3a      	ldr	r2, [pc, #232]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004b36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b3c:	f7fd fa4c 	bl	8001fd8 <HAL_GetTick>
 8004b40:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b42:	e009      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b44:	f7fd fa48 	bl	8001fd8 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d902      	bls.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	74fb      	strb	r3, [r7, #19]
        break;
 8004b56:	e005      	b.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b58:	4b31      	ldr	r3, [pc, #196]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d0ef      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8004b64:	7cfb      	ldrb	r3, [r7, #19]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d15c      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004b6a:	4b2c      	ldr	r3, [pc, #176]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b74:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d01f      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d019      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b88:	4b24      	ldr	r3, [pc, #144]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b92:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b94:	4b21      	ldr	r3, [pc, #132]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b9a:	4a20      	ldr	r2, [pc, #128]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ba0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ba4:	4b1d      	ldr	r3, [pc, #116]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004baa:	4a1c      	ldr	r2, [pc, #112]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004bb4:	4a19      	ldr	r2, [pc, #100]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f003 0301 	and.w	r3, r3, #1
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d016      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc6:	f7fd fa07 	bl	8001fd8 <HAL_GetTick>
 8004bca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bcc:	e00b      	b.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bce:	f7fd fa03 	bl	8001fd8 <HAL_GetTick>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	1ad3      	subs	r3, r2, r3
 8004bd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d902      	bls.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	74fb      	strb	r3, [r7, #19]
            break;
 8004be4:	e006      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004be6:	4b0d      	ldr	r3, [pc, #52]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bec:	f003 0302 	and.w	r3, r3, #2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d0ec      	beq.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004bf4:	7cfb      	ldrb	r3, [r7, #19]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d10c      	bne.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bfa:	4b08      	ldr	r3, [pc, #32]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c0a:	4904      	ldr	r1, [pc, #16]	; (8004c1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004c12:	e009      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c14:	7cfb      	ldrb	r3, [r7, #19]
 8004c16:	74bb      	strb	r3, [r7, #18]
 8004c18:	e006      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004c1a:	bf00      	nop
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c24:	7cfb      	ldrb	r3, [r7, #19]
 8004c26:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c28:	7c7b      	ldrb	r3, [r7, #17]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d105      	bne.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c2e:	4b9e      	ldr	r3, [pc, #632]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c32:	4a9d      	ldr	r2, [pc, #628]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c38:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00a      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c46:	4b98      	ldr	r3, [pc, #608]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c4c:	f023 0203 	bic.w	r2, r3, #3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c54:	4994      	ldr	r1, [pc, #592]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0302 	and.w	r3, r3, #2
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00a      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c68:	4b8f      	ldr	r3, [pc, #572]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c6e:	f023 020c 	bic.w	r2, r3, #12
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c76:	498c      	ldr	r1, [pc, #560]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0304 	and.w	r3, r3, #4
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00a      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c8a:	4b87      	ldr	r3, [pc, #540]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c90:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c98:	4983      	ldr	r1, [pc, #524]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0308 	and.w	r3, r3, #8
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00a      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004cac:	4b7e      	ldr	r3, [pc, #504]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cb2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cba:	497b      	ldr	r1, [pc, #492]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0310 	and.w	r3, r3, #16
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00a      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004cce:	4b76      	ldr	r3, [pc, #472]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cdc:	4972      	ldr	r1, [pc, #456]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0320 	and.w	r3, r3, #32
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00a      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004cf0:	4b6d      	ldr	r3, [pc, #436]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cfe:	496a      	ldr	r1, [pc, #424]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00a      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d12:	4b65      	ldr	r3, [pc, #404]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d18:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d20:	4961      	ldr	r1, [pc, #388]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00a      	beq.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d34:	4b5c      	ldr	r3, [pc, #368]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d3a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d42:	4959      	ldr	r1, [pc, #356]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d44:	4313      	orrs	r3, r2
 8004d46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d00a      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d56:	4b54      	ldr	r3, [pc, #336]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d5c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d64:	4950      	ldr	r1, [pc, #320]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00a      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d78:	4b4b      	ldr	r3, [pc, #300]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d7e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d86:	4948      	ldr	r1, [pc, #288]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00a      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d9a:	4b43      	ldr	r3, [pc, #268]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004da0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004da8:	493f      	ldr	r1, [pc, #252]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004daa:	4313      	orrs	r3, r2
 8004dac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d028      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004dbc:	4b3a      	ldr	r3, [pc, #232]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dca:	4937      	ldr	r1, [pc, #220]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004dda:	d106      	bne.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ddc:	4b32      	ldr	r3, [pc, #200]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	4a31      	ldr	r2, [pc, #196]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004de2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004de6:	60d3      	str	r3, [r2, #12]
 8004de8:	e011      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004df2:	d10c      	bne.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	3304      	adds	r3, #4
 8004df8:	2101      	movs	r1, #1
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f000 f8c8 	bl	8004f90 <RCCEx_PLLSAI1_Config>
 8004e00:	4603      	mov	r3, r0
 8004e02:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004e04:	7cfb      	ldrb	r3, [r7, #19]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004e0a:	7cfb      	ldrb	r3, [r7, #19]
 8004e0c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d028      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e1a:	4b23      	ldr	r3, [pc, #140]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e20:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e28:	491f      	ldr	r1, [pc, #124]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e38:	d106      	bne.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e3a:	4b1b      	ldr	r3, [pc, #108]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	4a1a      	ldr	r2, [pc, #104]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e44:	60d3      	str	r3, [r2, #12]
 8004e46:	e011      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e50:	d10c      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	3304      	adds	r3, #4
 8004e56:	2101      	movs	r1, #1
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f000 f899 	bl	8004f90 <RCCEx_PLLSAI1_Config>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e62:	7cfb      	ldrb	r3, [r7, #19]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004e68:	7cfb      	ldrb	r3, [r7, #19]
 8004e6a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d02b      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e78:	4b0b      	ldr	r3, [pc, #44]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e7e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e86:	4908      	ldr	r1, [pc, #32]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e96:	d109      	bne.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e98:	4b03      	ldr	r3, [pc, #12]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	4a02      	ldr	r2, [pc, #8]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ea2:	60d3      	str	r3, [r2, #12]
 8004ea4:	e014      	b.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004ea6:	bf00      	nop
 8004ea8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eb0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004eb4:	d10c      	bne.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	3304      	adds	r3, #4
 8004eba:	2101      	movs	r1, #1
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f000 f867 	bl	8004f90 <RCCEx_PLLSAI1_Config>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ec6:	7cfb      	ldrb	r3, [r7, #19]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d001      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004ecc:	7cfb      	ldrb	r3, [r7, #19]
 8004ece:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d02f      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004edc:	4b2b      	ldr	r3, [pc, #172]	; (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ee2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004eea:	4928      	ldr	r1, [pc, #160]	; (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ef6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004efa:	d10d      	bne.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	3304      	adds	r3, #4
 8004f00:	2102      	movs	r1, #2
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 f844 	bl	8004f90 <RCCEx_PLLSAI1_Config>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f0c:	7cfb      	ldrb	r3, [r7, #19]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d014      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004f12:	7cfb      	ldrb	r3, [r7, #19]
 8004f14:	74bb      	strb	r3, [r7, #18]
 8004f16:	e011      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f20:	d10c      	bne.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	3320      	adds	r3, #32
 8004f26:	2102      	movs	r1, #2
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f000 f921 	bl	8005170 <RCCEx_PLLSAI2_Config>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f32:	7cfb      	ldrb	r3, [r7, #19]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d001      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004f38:	7cfb      	ldrb	r3, [r7, #19]
 8004f3a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d00a      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004f48:	4b10      	ldr	r3, [pc, #64]	; (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f4e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f56:	490d      	ldr	r1, [pc, #52]	; (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00b      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004f6a:	4b08      	ldr	r3, [pc, #32]	; (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f7a:	4904      	ldr	r1, [pc, #16]	; (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004f82:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3718      	adds	r7, #24
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	40021000 	.word	0x40021000

08004f90 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f9e:	4b73      	ldr	r3, [pc, #460]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	f003 0303 	and.w	r3, r3, #3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d018      	beq.n	8004fdc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004faa:	4b70      	ldr	r3, [pc, #448]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	f003 0203 	and.w	r2, r3, #3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d10d      	bne.n	8004fd6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
       ||
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d009      	beq.n	8004fd6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004fc2:	4b6a      	ldr	r3, [pc, #424]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	091b      	lsrs	r3, r3, #4
 8004fc8:	f003 0307 	and.w	r3, r3, #7
 8004fcc:	1c5a      	adds	r2, r3, #1
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
       ||
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d044      	beq.n	8005060 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	73fb      	strb	r3, [r7, #15]
 8004fda:	e041      	b.n	8005060 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d00c      	beq.n	8004ffe <RCCEx_PLLSAI1_Config+0x6e>
 8004fe4:	2b03      	cmp	r3, #3
 8004fe6:	d013      	beq.n	8005010 <RCCEx_PLLSAI1_Config+0x80>
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d120      	bne.n	800502e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004fec:	4b5f      	ldr	r3, [pc, #380]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0302 	and.w	r3, r3, #2
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d11d      	bne.n	8005034 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ffc:	e01a      	b.n	8005034 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ffe:	4b5b      	ldr	r3, [pc, #364]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005006:	2b00      	cmp	r3, #0
 8005008:	d116      	bne.n	8005038 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800500e:	e013      	b.n	8005038 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005010:	4b56      	ldr	r3, [pc, #344]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d10f      	bne.n	800503c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800501c:	4b53      	ldr	r3, [pc, #332]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d109      	bne.n	800503c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800502c:	e006      	b.n	800503c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	73fb      	strb	r3, [r7, #15]
      break;
 8005032:	e004      	b.n	800503e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005034:	bf00      	nop
 8005036:	e002      	b.n	800503e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005038:	bf00      	nop
 800503a:	e000      	b.n	800503e <RCCEx_PLLSAI1_Config+0xae>
      break;
 800503c:	bf00      	nop
    }

    if(status == HAL_OK)
 800503e:	7bfb      	ldrb	r3, [r7, #15]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10d      	bne.n	8005060 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005044:	4b49      	ldr	r3, [pc, #292]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6819      	ldr	r1, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	3b01      	subs	r3, #1
 8005056:	011b      	lsls	r3, r3, #4
 8005058:	430b      	orrs	r3, r1
 800505a:	4944      	ldr	r1, [pc, #272]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 800505c:	4313      	orrs	r3, r2
 800505e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005060:	7bfb      	ldrb	r3, [r7, #15]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d17d      	bne.n	8005162 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005066:	4b41      	ldr	r3, [pc, #260]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a40      	ldr	r2, [pc, #256]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 800506c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005070:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005072:	f7fc ffb1 	bl	8001fd8 <HAL_GetTick>
 8005076:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005078:	e009      	b.n	800508e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800507a:	f7fc ffad 	bl	8001fd8 <HAL_GetTick>
 800507e:	4602      	mov	r2, r0
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	2b02      	cmp	r3, #2
 8005086:	d902      	bls.n	800508e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	73fb      	strb	r3, [r7, #15]
        break;
 800508c:	e005      	b.n	800509a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800508e:	4b37      	ldr	r3, [pc, #220]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1ef      	bne.n	800507a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800509a:	7bfb      	ldrb	r3, [r7, #15]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d160      	bne.n	8005162 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d111      	bne.n	80050ca <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050a6:	4b31      	ldr	r3, [pc, #196]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050a8:	691b      	ldr	r3, [r3, #16]
 80050aa:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80050ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	6892      	ldr	r2, [r2, #8]
 80050b6:	0211      	lsls	r1, r2, #8
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	68d2      	ldr	r2, [r2, #12]
 80050bc:	0912      	lsrs	r2, r2, #4
 80050be:	0452      	lsls	r2, r2, #17
 80050c0:	430a      	orrs	r2, r1
 80050c2:	492a      	ldr	r1, [pc, #168]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050c4:	4313      	orrs	r3, r2
 80050c6:	610b      	str	r3, [r1, #16]
 80050c8:	e027      	b.n	800511a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d112      	bne.n	80050f6 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050d0:	4b26      	ldr	r3, [pc, #152]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050d2:	691b      	ldr	r3, [r3, #16]
 80050d4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80050d8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80050dc:	687a      	ldr	r2, [r7, #4]
 80050de:	6892      	ldr	r2, [r2, #8]
 80050e0:	0211      	lsls	r1, r2, #8
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	6912      	ldr	r2, [r2, #16]
 80050e6:	0852      	lsrs	r2, r2, #1
 80050e8:	3a01      	subs	r2, #1
 80050ea:	0552      	lsls	r2, r2, #21
 80050ec:	430a      	orrs	r2, r1
 80050ee:	491f      	ldr	r1, [pc, #124]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050f0:	4313      	orrs	r3, r2
 80050f2:	610b      	str	r3, [r1, #16]
 80050f4:	e011      	b.n	800511a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050f6:	4b1d      	ldr	r3, [pc, #116]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80050fe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	6892      	ldr	r2, [r2, #8]
 8005106:	0211      	lsls	r1, r2, #8
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	6952      	ldr	r2, [r2, #20]
 800510c:	0852      	lsrs	r2, r2, #1
 800510e:	3a01      	subs	r2, #1
 8005110:	0652      	lsls	r2, r2, #25
 8005112:	430a      	orrs	r2, r1
 8005114:	4915      	ldr	r1, [pc, #84]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005116:	4313      	orrs	r3, r2
 8005118:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800511a:	4b14      	ldr	r3, [pc, #80]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a13      	ldr	r2, [pc, #76]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005120:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005124:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005126:	f7fc ff57 	bl	8001fd8 <HAL_GetTick>
 800512a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800512c:	e009      	b.n	8005142 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800512e:	f7fc ff53 	bl	8001fd8 <HAL_GetTick>
 8005132:	4602      	mov	r2, r0
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	2b02      	cmp	r3, #2
 800513a:	d902      	bls.n	8005142 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	73fb      	strb	r3, [r7, #15]
          break;
 8005140:	e005      	b.n	800514e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005142:	4b0a      	ldr	r3, [pc, #40]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d0ef      	beq.n	800512e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800514e:	7bfb      	ldrb	r3, [r7, #15]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d106      	bne.n	8005162 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005154:	4b05      	ldr	r3, [pc, #20]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005156:	691a      	ldr	r2, [r3, #16]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	4903      	ldr	r1, [pc, #12]	; (800516c <RCCEx_PLLSAI1_Config+0x1dc>)
 800515e:	4313      	orrs	r3, r2
 8005160:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005162:	7bfb      	ldrb	r3, [r7, #15]
}
 8005164:	4618      	mov	r0, r3
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	40021000 	.word	0x40021000

08005170 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800517a:	2300      	movs	r3, #0
 800517c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800517e:	4b68      	ldr	r3, [pc, #416]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	f003 0303 	and.w	r3, r3, #3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d018      	beq.n	80051bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800518a:	4b65      	ldr	r3, [pc, #404]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	f003 0203 	and.w	r2, r3, #3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	429a      	cmp	r2, r3
 8005198:	d10d      	bne.n	80051b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
       ||
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d009      	beq.n	80051b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80051a2:	4b5f      	ldr	r3, [pc, #380]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	091b      	lsrs	r3, r3, #4
 80051a8:	f003 0307 	and.w	r3, r3, #7
 80051ac:	1c5a      	adds	r2, r3, #1
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685b      	ldr	r3, [r3, #4]
       ||
 80051b2:	429a      	cmp	r2, r3
 80051b4:	d044      	beq.n	8005240 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	73fb      	strb	r3, [r7, #15]
 80051ba:	e041      	b.n	8005240 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d00c      	beq.n	80051de <RCCEx_PLLSAI2_Config+0x6e>
 80051c4:	2b03      	cmp	r3, #3
 80051c6:	d013      	beq.n	80051f0 <RCCEx_PLLSAI2_Config+0x80>
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d120      	bne.n	800520e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80051cc:	4b54      	ldr	r3, [pc, #336]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d11d      	bne.n	8005214 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051dc:	e01a      	b.n	8005214 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051de:	4b50      	ldr	r3, [pc, #320]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d116      	bne.n	8005218 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051ee:	e013      	b.n	8005218 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80051f0:	4b4b      	ldr	r3, [pc, #300]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d10f      	bne.n	800521c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80051fc:	4b48      	ldr	r3, [pc, #288]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d109      	bne.n	800521c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800520c:	e006      	b.n	800521c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	73fb      	strb	r3, [r7, #15]
      break;
 8005212:	e004      	b.n	800521e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005214:	bf00      	nop
 8005216:	e002      	b.n	800521e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005218:	bf00      	nop
 800521a:	e000      	b.n	800521e <RCCEx_PLLSAI2_Config+0xae>
      break;
 800521c:	bf00      	nop
    }

    if(status == HAL_OK)
 800521e:	7bfb      	ldrb	r3, [r7, #15]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d10d      	bne.n	8005240 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005224:	4b3e      	ldr	r3, [pc, #248]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6819      	ldr	r1, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	3b01      	subs	r3, #1
 8005236:	011b      	lsls	r3, r3, #4
 8005238:	430b      	orrs	r3, r1
 800523a:	4939      	ldr	r1, [pc, #228]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 800523c:	4313      	orrs	r3, r2
 800523e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005240:	7bfb      	ldrb	r3, [r7, #15]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d167      	bne.n	8005316 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005246:	4b36      	ldr	r3, [pc, #216]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a35      	ldr	r2, [pc, #212]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 800524c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005250:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005252:	f7fc fec1 	bl	8001fd8 <HAL_GetTick>
 8005256:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005258:	e009      	b.n	800526e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800525a:	f7fc febd 	bl	8001fd8 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b02      	cmp	r3, #2
 8005266:	d902      	bls.n	800526e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	73fb      	strb	r3, [r7, #15]
        break;
 800526c:	e005      	b.n	800527a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800526e:	4b2c      	ldr	r3, [pc, #176]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1ef      	bne.n	800525a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800527a:	7bfb      	ldrb	r3, [r7, #15]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d14a      	bne.n	8005316 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d111      	bne.n	80052aa <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005286:	4b26      	ldr	r3, [pc, #152]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005288:	695b      	ldr	r3, [r3, #20]
 800528a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800528e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	6892      	ldr	r2, [r2, #8]
 8005296:	0211      	lsls	r1, r2, #8
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	68d2      	ldr	r2, [r2, #12]
 800529c:	0912      	lsrs	r2, r2, #4
 800529e:	0452      	lsls	r2, r2, #17
 80052a0:	430a      	orrs	r2, r1
 80052a2:	491f      	ldr	r1, [pc, #124]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	614b      	str	r3, [r1, #20]
 80052a8:	e011      	b.n	80052ce <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80052aa:	4b1d      	ldr	r3, [pc, #116]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80052b2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80052b6:	687a      	ldr	r2, [r7, #4]
 80052b8:	6892      	ldr	r2, [r2, #8]
 80052ba:	0211      	lsls	r1, r2, #8
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	6912      	ldr	r2, [r2, #16]
 80052c0:	0852      	lsrs	r2, r2, #1
 80052c2:	3a01      	subs	r2, #1
 80052c4:	0652      	lsls	r2, r2, #25
 80052c6:	430a      	orrs	r2, r1
 80052c8:	4915      	ldr	r1, [pc, #84]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80052ce:	4b14      	ldr	r3, [pc, #80]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a13      	ldr	r2, [pc, #76]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052d8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052da:	f7fc fe7d 	bl	8001fd8 <HAL_GetTick>
 80052de:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80052e0:	e009      	b.n	80052f6 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80052e2:	f7fc fe79 	bl	8001fd8 <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d902      	bls.n	80052f6 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	73fb      	strb	r3, [r7, #15]
          break;
 80052f4:	e005      	b.n	8005302 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80052f6:	4b0a      	ldr	r3, [pc, #40]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d0ef      	beq.n	80052e2 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8005302:	7bfb      	ldrb	r3, [r7, #15]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d106      	bne.n	8005316 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005308:	4b05      	ldr	r3, [pc, #20]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 800530a:	695a      	ldr	r2, [r3, #20]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	695b      	ldr	r3, [r3, #20]
 8005310:	4903      	ldr	r1, [pc, #12]	; (8005320 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005312:	4313      	orrs	r3, r2
 8005314:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005316:	7bfb      	ldrb	r3, [r7, #15]
}
 8005318:	4618      	mov	r0, r3
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}
 8005320:	40021000 	.word	0x40021000

08005324 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e095      	b.n	8005462 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533a:	2b00      	cmp	r3, #0
 800533c:	d108      	bne.n	8005350 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005346:	d009      	beq.n	800535c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	61da      	str	r2, [r3, #28]
 800534e:	e005      	b.n	800535c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005368:	b2db      	uxtb	r3, r3
 800536a:	2b00      	cmp	r3, #0
 800536c:	d106      	bne.n	800537c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f7fc fc74 	bl	8001c64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2202      	movs	r2, #2
 8005380:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005392:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800539c:	d902      	bls.n	80053a4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800539e:	2300      	movs	r3, #0
 80053a0:	60fb      	str	r3, [r7, #12]
 80053a2:	e002      	b.n	80053aa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053a8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80053b2:	d007      	beq.n	80053c4 <HAL_SPI_Init+0xa0>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053bc:	d002      	beq.n	80053c4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80053d4:	431a      	orrs	r2, r3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	431a      	orrs	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	695b      	ldr	r3, [r3, #20]
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	431a      	orrs	r2, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053f2:	431a      	orrs	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	69db      	ldr	r3, [r3, #28]
 80053f8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053fc:	431a      	orrs	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005406:	ea42 0103 	orr.w	r1, r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800540e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	0c1b      	lsrs	r3, r3, #16
 8005420:	f003 0204 	and.w	r2, r3, #4
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005428:	f003 0310 	and.w	r3, r3, #16
 800542c:	431a      	orrs	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005432:	f003 0308 	and.w	r3, r3, #8
 8005436:	431a      	orrs	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005440:	ea42 0103 	orr.w	r1, r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	430a      	orrs	r2, r1
 8005450:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b088      	sub	sp, #32
 800546e:	af00      	add	r7, sp, #0
 8005470:	60f8      	str	r0, [r7, #12]
 8005472:	60b9      	str	r1, [r7, #8]
 8005474:	603b      	str	r3, [r7, #0]
 8005476:	4613      	mov	r3, r2
 8005478:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800547a:	2300      	movs	r3, #0
 800547c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005484:	2b01      	cmp	r3, #1
 8005486:	d101      	bne.n	800548c <HAL_SPI_Transmit+0x22>
 8005488:	2302      	movs	r3, #2
 800548a:	e158      	b.n	800573e <HAL_SPI_Transmit+0x2d4>
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005494:	f7fc fda0 	bl	8001fd8 <HAL_GetTick>
 8005498:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800549a:	88fb      	ldrh	r3, [r7, #6]
 800549c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d002      	beq.n	80054b0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80054aa:	2302      	movs	r3, #2
 80054ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054ae:	e13d      	b.n	800572c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d002      	beq.n	80054bc <HAL_SPI_Transmit+0x52>
 80054b6:	88fb      	ldrh	r3, [r7, #6]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d102      	bne.n	80054c2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054c0:	e134      	b.n	800572c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2203      	movs	r2, #3
 80054c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	68ba      	ldr	r2, [r7, #8]
 80054d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	88fa      	ldrh	r2, [r7, #6]
 80054da:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	88fa      	ldrh	r2, [r7, #6]
 80054e0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800550c:	d10f      	bne.n	800552e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800551c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800552c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005538:	2b40      	cmp	r3, #64	; 0x40
 800553a:	d007      	beq.n	800554c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800554a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005554:	d94b      	bls.n	80055ee <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d002      	beq.n	8005564 <HAL_SPI_Transmit+0xfa>
 800555e:	8afb      	ldrh	r3, [r7, #22]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d13e      	bne.n	80055e2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005568:	881a      	ldrh	r2, [r3, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005574:	1c9a      	adds	r2, r3, #2
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800557e:	b29b      	uxth	r3, r3
 8005580:	3b01      	subs	r3, #1
 8005582:	b29a      	uxth	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005588:	e02b      	b.n	80055e2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f003 0302 	and.w	r3, r3, #2
 8005594:	2b02      	cmp	r3, #2
 8005596:	d112      	bne.n	80055be <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559c:	881a      	ldrh	r2, [r3, #0]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a8:	1c9a      	adds	r2, r3, #2
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	3b01      	subs	r3, #1
 80055b6:	b29a      	uxth	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055bc:	e011      	b.n	80055e2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055be:	f7fc fd0b 	bl	8001fd8 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	683a      	ldr	r2, [r7, #0]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d803      	bhi.n	80055d6 <HAL_SPI_Transmit+0x16c>
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d4:	d102      	bne.n	80055dc <HAL_SPI_Transmit+0x172>
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d102      	bne.n	80055e2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80055e0:	e0a4      	b.n	800572c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1ce      	bne.n	800558a <HAL_SPI_Transmit+0x120>
 80055ec:	e07c      	b.n	80056e8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d002      	beq.n	80055fc <HAL_SPI_Transmit+0x192>
 80055f6:	8afb      	ldrh	r3, [r7, #22]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d170      	bne.n	80056de <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005600:	b29b      	uxth	r3, r3
 8005602:	2b01      	cmp	r3, #1
 8005604:	d912      	bls.n	800562c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800560a:	881a      	ldrh	r2, [r3, #0]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005616:	1c9a      	adds	r2, r3, #2
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005620:	b29b      	uxth	r3, r3
 8005622:	3b02      	subs	r3, #2
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	87da      	strh	r2, [r3, #62]	; 0x3e
 800562a:	e058      	b.n	80056de <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	330c      	adds	r3, #12
 8005636:	7812      	ldrb	r2, [r2, #0]
 8005638:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005648:	b29b      	uxth	r3, r3
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005652:	e044      	b.n	80056de <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b02      	cmp	r3, #2
 8005660:	d12b      	bne.n	80056ba <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b01      	cmp	r3, #1
 800566a:	d912      	bls.n	8005692 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005670:	881a      	ldrh	r2, [r3, #0]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800567c:	1c9a      	adds	r2, r3, #2
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005686:	b29b      	uxth	r3, r3
 8005688:	3b02      	subs	r3, #2
 800568a:	b29a      	uxth	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005690:	e025      	b.n	80056de <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	330c      	adds	r3, #12
 800569c:	7812      	ldrb	r2, [r2, #0]
 800569e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056b8:	e011      	b.n	80056de <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056ba:	f7fc fc8d 	bl	8001fd8 <HAL_GetTick>
 80056be:	4602      	mov	r2, r0
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	1ad3      	subs	r3, r2, r3
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d803      	bhi.n	80056d2 <HAL_SPI_Transmit+0x268>
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d0:	d102      	bne.n	80056d8 <HAL_SPI_Transmit+0x26e>
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d102      	bne.n	80056de <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056dc:	e026      	b.n	800572c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1b5      	bne.n	8005654 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	6839      	ldr	r1, [r7, #0]
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 f941 	bl	8005974 <SPI_EndRxTxTransaction>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d002      	beq.n	80056fe <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2220      	movs	r2, #32
 80056fc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d10a      	bne.n	800571c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005706:	2300      	movs	r3, #0
 8005708:	613b      	str	r3, [r7, #16]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	613b      	str	r3, [r7, #16]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	613b      	str	r3, [r7, #16]
 800571a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005720:	2b00      	cmp	r3, #0
 8005722:	d002      	beq.n	800572a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	77fb      	strb	r3, [r7, #31]
 8005728:	e000      	b.n	800572c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800572a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800573c:	7ffb      	ldrb	r3, [r7, #31]
}
 800573e:	4618      	mov	r0, r3
 8005740:	3720      	adds	r7, #32
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
	...

08005748 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b088      	sub	sp, #32
 800574c:	af00      	add	r7, sp, #0
 800574e:	60f8      	str	r0, [r7, #12]
 8005750:	60b9      	str	r1, [r7, #8]
 8005752:	603b      	str	r3, [r7, #0]
 8005754:	4613      	mov	r3, r2
 8005756:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005758:	f7fc fc3e 	bl	8001fd8 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005760:	1a9b      	subs	r3, r3, r2
 8005762:	683a      	ldr	r2, [r7, #0]
 8005764:	4413      	add	r3, r2
 8005766:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005768:	f7fc fc36 	bl	8001fd8 <HAL_GetTick>
 800576c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800576e:	4b39      	ldr	r3, [pc, #228]	; (8005854 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	015b      	lsls	r3, r3, #5
 8005774:	0d1b      	lsrs	r3, r3, #20
 8005776:	69fa      	ldr	r2, [r7, #28]
 8005778:	fb02 f303 	mul.w	r3, r2, r3
 800577c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800577e:	e054      	b.n	800582a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005786:	d050      	beq.n	800582a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005788:	f7fc fc26 	bl	8001fd8 <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	69fa      	ldr	r2, [r7, #28]
 8005794:	429a      	cmp	r2, r3
 8005796:	d902      	bls.n	800579e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d13d      	bne.n	800581a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80057ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057b6:	d111      	bne.n	80057dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057c0:	d004      	beq.n	80057cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057ca:	d107      	bne.n	80057dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057e4:	d10f      	bne.n	8005806 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80057f4:	601a      	str	r2, [r3, #0]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005804:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	e017      	b.n	800584a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005820:	2300      	movs	r3, #0
 8005822:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	3b01      	subs	r3, #1
 8005828:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689a      	ldr	r2, [r3, #8]
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	4013      	ands	r3, r2
 8005834:	68ba      	ldr	r2, [r7, #8]
 8005836:	429a      	cmp	r2, r3
 8005838:	bf0c      	ite	eq
 800583a:	2301      	moveq	r3, #1
 800583c:	2300      	movne	r3, #0
 800583e:	b2db      	uxtb	r3, r3
 8005840:	461a      	mov	r2, r3
 8005842:	79fb      	ldrb	r3, [r7, #7]
 8005844:	429a      	cmp	r2, r3
 8005846:	d19b      	bne.n	8005780 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3720      	adds	r7, #32
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	20000000 	.word	0x20000000

08005858 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b088      	sub	sp, #32
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
 8005864:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005866:	f7fc fbb7 	bl	8001fd8 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800586e:	1a9b      	subs	r3, r3, r2
 8005870:	683a      	ldr	r2, [r7, #0]
 8005872:	4413      	add	r3, r2
 8005874:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005876:	f7fc fbaf 	bl	8001fd8 <HAL_GetTick>
 800587a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800587c:	4b3c      	ldr	r3, [pc, #240]	; (8005970 <SPI_WaitFifoStateUntilTimeout+0x118>)
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	4613      	mov	r3, r2
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	4413      	add	r3, r2
 8005886:	00da      	lsls	r2, r3, #3
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	0d1b      	lsrs	r3, r3, #20
 800588c:	69fa      	ldr	r2, [r7, #28]
 800588e:	fb02 f303 	mul.w	r3, r2, r3
 8005892:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8005894:	e05f      	b.n	8005956 <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800589c:	d106      	bne.n	80058ac <SPI_WaitFifoStateUntilTimeout+0x54>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d103      	bne.n	80058ac <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	330c      	adds	r3, #12
 80058aa:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b2:	d050      	beq.n	8005956 <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058b4:	f7fc fb90 	bl	8001fd8 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	69fa      	ldr	r2, [r7, #28]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d902      	bls.n	80058ca <SPI_WaitFifoStateUntilTimeout+0x72>
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d13d      	bne.n	8005946 <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	685a      	ldr	r2, [r3, #4]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80058d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058e2:	d111      	bne.n	8005908 <SPI_WaitFifoStateUntilTimeout+0xb0>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058ec:	d004      	beq.n	80058f8 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058f6:	d107      	bne.n	8005908 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005906:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800590c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005910:	d10f      	bne.n	8005932 <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005920:	601a      	str	r2, [r3, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005930:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	e010      	b.n	8005968 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 800594c:	2300      	movs	r3, #0
 800594e:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	3b01      	subs	r3, #1
 8005954:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	689a      	ldr	r2, [r3, #8]
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	4013      	ands	r3, r2
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	429a      	cmp	r2, r3
 8005964:	d197      	bne.n	8005896 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3720      	adds	r7, #32
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	20000000 	.word	0x20000000

08005974 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af02      	add	r7, sp, #8
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	9300      	str	r3, [sp, #0]
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	2200      	movs	r2, #0
 8005988:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f7ff ff63 	bl	8005858 <SPI_WaitFifoStateUntilTimeout>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d007      	beq.n	80059a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800599c:	f043 0220 	orr.w	r2, r3, #32
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80059a4:	2303      	movs	r3, #3
 80059a6:	e027      	b.n	80059f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	9300      	str	r3, [sp, #0]
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	2200      	movs	r2, #0
 80059b0:	2180      	movs	r1, #128	; 0x80
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f7ff fec8 	bl	8005748 <SPI_WaitFlagStateUntilTimeout>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d007      	beq.n	80059ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059c2:	f043 0220 	orr.w	r2, r3, #32
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e014      	b.n	80059f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	9300      	str	r3, [sp, #0]
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f7ff ff3c 	bl	8005858 <SPI_WaitFifoStateUntilTimeout>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d007      	beq.n	80059f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059ea:	f043 0220 	orr.w	r2, r3, #32
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e000      	b.n	80059f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3710      	adds	r7, #16
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d101      	bne.n	8005a12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e040      	b.n	8005a94 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d106      	bne.n	8005a28 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f7fc f960 	bl	8001ce8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2224      	movs	r2, #36	; 0x24
 8005a2c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 0201 	bic.w	r2, r2, #1
 8005a3c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 f8c0 	bl	8005bc4 <UART_SetConfig>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d101      	bne.n	8005a4e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e022      	b.n	8005a94 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d002      	beq.n	8005a5c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 fb3e 	bl	80060d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685a      	ldr	r2, [r3, #4]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	689a      	ldr	r2, [r3, #8]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f042 0201 	orr.w	r2, r2, #1
 8005a8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 fbc5 	bl	800621c <UART_CheckIdleState>
 8005a92:	4603      	mov	r3, r0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3708      	adds	r7, #8
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b08a      	sub	sp, #40	; 0x28
 8005aa0:	af02      	add	r7, sp, #8
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	603b      	str	r3, [r7, #0]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ab0:	2b20      	cmp	r3, #32
 8005ab2:	f040 8081 	bne.w	8005bb8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <HAL_UART_Transmit+0x26>
 8005abc:	88fb      	ldrh	r3, [r7, #6]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d101      	bne.n	8005ac6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e079      	b.n	8005bba <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d101      	bne.n	8005ad4 <HAL_UART_Transmit+0x38>
 8005ad0:	2302      	movs	r3, #2
 8005ad2:	e072      	b.n	8005bba <HAL_UART_Transmit+0x11e>
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2221      	movs	r2, #33	; 0x21
 8005ae6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005ae8:	f7fc fa76 	bl	8001fd8 <HAL_GetTick>
 8005aec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	88fa      	ldrh	r2, [r7, #6]
 8005af2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	88fa      	ldrh	r2, [r7, #6]
 8005afa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b06:	d108      	bne.n	8005b1a <HAL_UART_Transmit+0x7e>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d104      	bne.n	8005b1a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8005b10:	2300      	movs	r3, #0
 8005b12:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	61bb      	str	r3, [r7, #24]
 8005b18:	e003      	b.n	8005b22 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8005b2a:	e02d      	b.n	8005b88 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	2200      	movs	r2, #0
 8005b34:	2180      	movs	r1, #128	; 0x80
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 fbb5 	bl	80062a6 <UART_WaitOnFlagUntilTimeout>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d001      	beq.n	8005b46 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e039      	b.n	8005bba <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10b      	bne.n	8005b64 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	881a      	ldrh	r2, [r3, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b58:	b292      	uxth	r2, r2
 8005b5a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	3302      	adds	r3, #2
 8005b60:	61bb      	str	r3, [r7, #24]
 8005b62:	e008      	b.n	8005b76 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	781a      	ldrb	r2, [r3, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	b292      	uxth	r2, r2
 8005b6e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	3301      	adds	r3, #1
 8005b74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	b29a      	uxth	r2, r3
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1cb      	bne.n	8005b2c <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	9300      	str	r3, [sp, #0]
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2140      	movs	r1, #64	; 0x40
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f000 fb81 	bl	80062a6 <UART_WaitOnFlagUntilTimeout>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e005      	b.n	8005bba <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	e000      	b.n	8005bba <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005bb8:	2302      	movs	r3, #2
  }
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3720      	adds	r7, #32
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
	...

08005bc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bc4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005bc8:	b088      	sub	sp, #32
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	689a      	ldr	r2, [r3, #8]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	695b      	ldr	r3, [r3, #20]
 8005be0:	431a      	orrs	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	69db      	ldr	r3, [r3, #28]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	4bac      	ldr	r3, [pc, #688]	; (8005ea4 <UART_SetConfig+0x2e0>)
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	6812      	ldr	r2, [r2, #0]
 8005bf8:	69f9      	ldr	r1, [r7, #28]
 8005bfa:	430b      	orrs	r3, r1
 8005bfc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	68da      	ldr	r2, [r3, #12]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4aa2      	ldr	r2, [pc, #648]	; (8005ea8 <UART_SetConfig+0x2e4>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d004      	beq.n	8005c2e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	69fa      	ldr	r2, [r7, #28]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	69fa      	ldr	r2, [r7, #28]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a99      	ldr	r2, [pc, #612]	; (8005eac <UART_SetConfig+0x2e8>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d121      	bne.n	8005c90 <UART_SetConfig+0xcc>
 8005c4c:	4b98      	ldr	r3, [pc, #608]	; (8005eb0 <UART_SetConfig+0x2ec>)
 8005c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c52:	f003 0303 	and.w	r3, r3, #3
 8005c56:	2b03      	cmp	r3, #3
 8005c58:	d816      	bhi.n	8005c88 <UART_SetConfig+0xc4>
 8005c5a:	a201      	add	r2, pc, #4	; (adr r2, 8005c60 <UART_SetConfig+0x9c>)
 8005c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c60:	08005c71 	.word	0x08005c71
 8005c64:	08005c7d 	.word	0x08005c7d
 8005c68:	08005c77 	.word	0x08005c77
 8005c6c:	08005c83 	.word	0x08005c83
 8005c70:	2301      	movs	r3, #1
 8005c72:	76fb      	strb	r3, [r7, #27]
 8005c74:	e0e8      	b.n	8005e48 <UART_SetConfig+0x284>
 8005c76:	2302      	movs	r3, #2
 8005c78:	76fb      	strb	r3, [r7, #27]
 8005c7a:	e0e5      	b.n	8005e48 <UART_SetConfig+0x284>
 8005c7c:	2304      	movs	r3, #4
 8005c7e:	76fb      	strb	r3, [r7, #27]
 8005c80:	e0e2      	b.n	8005e48 <UART_SetConfig+0x284>
 8005c82:	2308      	movs	r3, #8
 8005c84:	76fb      	strb	r3, [r7, #27]
 8005c86:	e0df      	b.n	8005e48 <UART_SetConfig+0x284>
 8005c88:	2310      	movs	r3, #16
 8005c8a:	76fb      	strb	r3, [r7, #27]
 8005c8c:	bf00      	nop
 8005c8e:	e0db      	b.n	8005e48 <UART_SetConfig+0x284>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a87      	ldr	r2, [pc, #540]	; (8005eb4 <UART_SetConfig+0x2f0>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d134      	bne.n	8005d04 <UART_SetConfig+0x140>
 8005c9a:	4b85      	ldr	r3, [pc, #532]	; (8005eb0 <UART_SetConfig+0x2ec>)
 8005c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca0:	f003 030c 	and.w	r3, r3, #12
 8005ca4:	2b0c      	cmp	r3, #12
 8005ca6:	d829      	bhi.n	8005cfc <UART_SetConfig+0x138>
 8005ca8:	a201      	add	r2, pc, #4	; (adr r2, 8005cb0 <UART_SetConfig+0xec>)
 8005caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cae:	bf00      	nop
 8005cb0:	08005ce5 	.word	0x08005ce5
 8005cb4:	08005cfd 	.word	0x08005cfd
 8005cb8:	08005cfd 	.word	0x08005cfd
 8005cbc:	08005cfd 	.word	0x08005cfd
 8005cc0:	08005cf1 	.word	0x08005cf1
 8005cc4:	08005cfd 	.word	0x08005cfd
 8005cc8:	08005cfd 	.word	0x08005cfd
 8005ccc:	08005cfd 	.word	0x08005cfd
 8005cd0:	08005ceb 	.word	0x08005ceb
 8005cd4:	08005cfd 	.word	0x08005cfd
 8005cd8:	08005cfd 	.word	0x08005cfd
 8005cdc:	08005cfd 	.word	0x08005cfd
 8005ce0:	08005cf7 	.word	0x08005cf7
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	76fb      	strb	r3, [r7, #27]
 8005ce8:	e0ae      	b.n	8005e48 <UART_SetConfig+0x284>
 8005cea:	2302      	movs	r3, #2
 8005cec:	76fb      	strb	r3, [r7, #27]
 8005cee:	e0ab      	b.n	8005e48 <UART_SetConfig+0x284>
 8005cf0:	2304      	movs	r3, #4
 8005cf2:	76fb      	strb	r3, [r7, #27]
 8005cf4:	e0a8      	b.n	8005e48 <UART_SetConfig+0x284>
 8005cf6:	2308      	movs	r3, #8
 8005cf8:	76fb      	strb	r3, [r7, #27]
 8005cfa:	e0a5      	b.n	8005e48 <UART_SetConfig+0x284>
 8005cfc:	2310      	movs	r3, #16
 8005cfe:	76fb      	strb	r3, [r7, #27]
 8005d00:	bf00      	nop
 8005d02:	e0a1      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a6b      	ldr	r2, [pc, #428]	; (8005eb8 <UART_SetConfig+0x2f4>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d120      	bne.n	8005d50 <UART_SetConfig+0x18c>
 8005d0e:	4b68      	ldr	r3, [pc, #416]	; (8005eb0 <UART_SetConfig+0x2ec>)
 8005d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d14:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005d18:	2b10      	cmp	r3, #16
 8005d1a:	d00f      	beq.n	8005d3c <UART_SetConfig+0x178>
 8005d1c:	2b10      	cmp	r3, #16
 8005d1e:	d802      	bhi.n	8005d26 <UART_SetConfig+0x162>
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d005      	beq.n	8005d30 <UART_SetConfig+0x16c>
 8005d24:	e010      	b.n	8005d48 <UART_SetConfig+0x184>
 8005d26:	2b20      	cmp	r3, #32
 8005d28:	d005      	beq.n	8005d36 <UART_SetConfig+0x172>
 8005d2a:	2b30      	cmp	r3, #48	; 0x30
 8005d2c:	d009      	beq.n	8005d42 <UART_SetConfig+0x17e>
 8005d2e:	e00b      	b.n	8005d48 <UART_SetConfig+0x184>
 8005d30:	2300      	movs	r3, #0
 8005d32:	76fb      	strb	r3, [r7, #27]
 8005d34:	e088      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d36:	2302      	movs	r3, #2
 8005d38:	76fb      	strb	r3, [r7, #27]
 8005d3a:	e085      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d3c:	2304      	movs	r3, #4
 8005d3e:	76fb      	strb	r3, [r7, #27]
 8005d40:	e082      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d42:	2308      	movs	r3, #8
 8005d44:	76fb      	strb	r3, [r7, #27]
 8005d46:	e07f      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d48:	2310      	movs	r3, #16
 8005d4a:	76fb      	strb	r3, [r7, #27]
 8005d4c:	bf00      	nop
 8005d4e:	e07b      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a59      	ldr	r2, [pc, #356]	; (8005ebc <UART_SetConfig+0x2f8>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d120      	bne.n	8005d9c <UART_SetConfig+0x1d8>
 8005d5a:	4b55      	ldr	r3, [pc, #340]	; (8005eb0 <UART_SetConfig+0x2ec>)
 8005d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d60:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005d64:	2b40      	cmp	r3, #64	; 0x40
 8005d66:	d00f      	beq.n	8005d88 <UART_SetConfig+0x1c4>
 8005d68:	2b40      	cmp	r3, #64	; 0x40
 8005d6a:	d802      	bhi.n	8005d72 <UART_SetConfig+0x1ae>
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d005      	beq.n	8005d7c <UART_SetConfig+0x1b8>
 8005d70:	e010      	b.n	8005d94 <UART_SetConfig+0x1d0>
 8005d72:	2b80      	cmp	r3, #128	; 0x80
 8005d74:	d005      	beq.n	8005d82 <UART_SetConfig+0x1be>
 8005d76:	2bc0      	cmp	r3, #192	; 0xc0
 8005d78:	d009      	beq.n	8005d8e <UART_SetConfig+0x1ca>
 8005d7a:	e00b      	b.n	8005d94 <UART_SetConfig+0x1d0>
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	76fb      	strb	r3, [r7, #27]
 8005d80:	e062      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d82:	2302      	movs	r3, #2
 8005d84:	76fb      	strb	r3, [r7, #27]
 8005d86:	e05f      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d88:	2304      	movs	r3, #4
 8005d8a:	76fb      	strb	r3, [r7, #27]
 8005d8c:	e05c      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d8e:	2308      	movs	r3, #8
 8005d90:	76fb      	strb	r3, [r7, #27]
 8005d92:	e059      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d94:	2310      	movs	r3, #16
 8005d96:	76fb      	strb	r3, [r7, #27]
 8005d98:	bf00      	nop
 8005d9a:	e055      	b.n	8005e48 <UART_SetConfig+0x284>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a47      	ldr	r2, [pc, #284]	; (8005ec0 <UART_SetConfig+0x2fc>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d124      	bne.n	8005df0 <UART_SetConfig+0x22c>
 8005da6:	4b42      	ldr	r3, [pc, #264]	; (8005eb0 <UART_SetConfig+0x2ec>)
 8005da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005db0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005db4:	d012      	beq.n	8005ddc <UART_SetConfig+0x218>
 8005db6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005dba:	d802      	bhi.n	8005dc2 <UART_SetConfig+0x1fe>
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d007      	beq.n	8005dd0 <UART_SetConfig+0x20c>
 8005dc0:	e012      	b.n	8005de8 <UART_SetConfig+0x224>
 8005dc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005dc6:	d006      	beq.n	8005dd6 <UART_SetConfig+0x212>
 8005dc8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005dcc:	d009      	beq.n	8005de2 <UART_SetConfig+0x21e>
 8005dce:	e00b      	b.n	8005de8 <UART_SetConfig+0x224>
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	76fb      	strb	r3, [r7, #27]
 8005dd4:	e038      	b.n	8005e48 <UART_SetConfig+0x284>
 8005dd6:	2302      	movs	r3, #2
 8005dd8:	76fb      	strb	r3, [r7, #27]
 8005dda:	e035      	b.n	8005e48 <UART_SetConfig+0x284>
 8005ddc:	2304      	movs	r3, #4
 8005dde:	76fb      	strb	r3, [r7, #27]
 8005de0:	e032      	b.n	8005e48 <UART_SetConfig+0x284>
 8005de2:	2308      	movs	r3, #8
 8005de4:	76fb      	strb	r3, [r7, #27]
 8005de6:	e02f      	b.n	8005e48 <UART_SetConfig+0x284>
 8005de8:	2310      	movs	r3, #16
 8005dea:	76fb      	strb	r3, [r7, #27]
 8005dec:	bf00      	nop
 8005dee:	e02b      	b.n	8005e48 <UART_SetConfig+0x284>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a2c      	ldr	r2, [pc, #176]	; (8005ea8 <UART_SetConfig+0x2e4>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d124      	bne.n	8005e44 <UART_SetConfig+0x280>
 8005dfa:	4b2d      	ldr	r3, [pc, #180]	; (8005eb0 <UART_SetConfig+0x2ec>)
 8005dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e00:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005e04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e08:	d012      	beq.n	8005e30 <UART_SetConfig+0x26c>
 8005e0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e0e:	d802      	bhi.n	8005e16 <UART_SetConfig+0x252>
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d007      	beq.n	8005e24 <UART_SetConfig+0x260>
 8005e14:	e012      	b.n	8005e3c <UART_SetConfig+0x278>
 8005e16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e1a:	d006      	beq.n	8005e2a <UART_SetConfig+0x266>
 8005e1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e20:	d009      	beq.n	8005e36 <UART_SetConfig+0x272>
 8005e22:	e00b      	b.n	8005e3c <UART_SetConfig+0x278>
 8005e24:	2300      	movs	r3, #0
 8005e26:	76fb      	strb	r3, [r7, #27]
 8005e28:	e00e      	b.n	8005e48 <UART_SetConfig+0x284>
 8005e2a:	2302      	movs	r3, #2
 8005e2c:	76fb      	strb	r3, [r7, #27]
 8005e2e:	e00b      	b.n	8005e48 <UART_SetConfig+0x284>
 8005e30:	2304      	movs	r3, #4
 8005e32:	76fb      	strb	r3, [r7, #27]
 8005e34:	e008      	b.n	8005e48 <UART_SetConfig+0x284>
 8005e36:	2308      	movs	r3, #8
 8005e38:	76fb      	strb	r3, [r7, #27]
 8005e3a:	e005      	b.n	8005e48 <UART_SetConfig+0x284>
 8005e3c:	2310      	movs	r3, #16
 8005e3e:	76fb      	strb	r3, [r7, #27]
 8005e40:	bf00      	nop
 8005e42:	e001      	b.n	8005e48 <UART_SetConfig+0x284>
 8005e44:	2310      	movs	r3, #16
 8005e46:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a16      	ldr	r2, [pc, #88]	; (8005ea8 <UART_SetConfig+0x2e4>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	f040 8087 	bne.w	8005f62 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005e54:	7efb      	ldrb	r3, [r7, #27]
 8005e56:	2b08      	cmp	r3, #8
 8005e58:	d836      	bhi.n	8005ec8 <UART_SetConfig+0x304>
 8005e5a:	a201      	add	r2, pc, #4	; (adr r2, 8005e60 <UART_SetConfig+0x29c>)
 8005e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e60:	08005e85 	.word	0x08005e85
 8005e64:	08005ec9 	.word	0x08005ec9
 8005e68:	08005e8d 	.word	0x08005e8d
 8005e6c:	08005ec9 	.word	0x08005ec9
 8005e70:	08005e93 	.word	0x08005e93
 8005e74:	08005ec9 	.word	0x08005ec9
 8005e78:	08005ec9 	.word	0x08005ec9
 8005e7c:	08005ec9 	.word	0x08005ec9
 8005e80:	08005e9b 	.word	0x08005e9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e84:	f7fe fd12 	bl	80048ac <HAL_RCC_GetPCLK1Freq>
 8005e88:	6178      	str	r0, [r7, #20]
        break;
 8005e8a:	e022      	b.n	8005ed2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e8c:	4b0d      	ldr	r3, [pc, #52]	; (8005ec4 <UART_SetConfig+0x300>)
 8005e8e:	617b      	str	r3, [r7, #20]
        break;
 8005e90:	e01f      	b.n	8005ed2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e92:	f7fe fc75 	bl	8004780 <HAL_RCC_GetSysClockFreq>
 8005e96:	6178      	str	r0, [r7, #20]
        break;
 8005e98:	e01b      	b.n	8005ed2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e9e:	617b      	str	r3, [r7, #20]
        break;
 8005ea0:	e017      	b.n	8005ed2 <UART_SetConfig+0x30e>
 8005ea2:	bf00      	nop
 8005ea4:	efff69f3 	.word	0xefff69f3
 8005ea8:	40008000 	.word	0x40008000
 8005eac:	40013800 	.word	0x40013800
 8005eb0:	40021000 	.word	0x40021000
 8005eb4:	40004400 	.word	0x40004400
 8005eb8:	40004800 	.word	0x40004800
 8005ebc:	40004c00 	.word	0x40004c00
 8005ec0:	40005000 	.word	0x40005000
 8005ec4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	76bb      	strb	r3, [r7, #26]
        break;
 8005ed0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f000 80f1 	beq.w	80060bc <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685a      	ldr	r2, [r3, #4]
 8005ede:	4613      	mov	r3, r2
 8005ee0:	005b      	lsls	r3, r3, #1
 8005ee2:	4413      	add	r3, r2
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d305      	bcc.n	8005ef6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d902      	bls.n	8005efc <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	76bb      	strb	r3, [r7, #26]
 8005efa:	e0df      	b.n	80060bc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	4619      	mov	r1, r3
 8005f00:	f04f 0200 	mov.w	r2, #0
 8005f04:	f04f 0300 	mov.w	r3, #0
 8005f08:	f04f 0400 	mov.w	r4, #0
 8005f0c:	0214      	lsls	r4, r2, #8
 8005f0e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005f12:	020b      	lsls	r3, r1, #8
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	6852      	ldr	r2, [r2, #4]
 8005f18:	0852      	lsrs	r2, r2, #1
 8005f1a:	4611      	mov	r1, r2
 8005f1c:	f04f 0200 	mov.w	r2, #0
 8005f20:	eb13 0b01 	adds.w	fp, r3, r1
 8005f24:	eb44 0c02 	adc.w	ip, r4, r2
 8005f28:	4658      	mov	r0, fp
 8005f2a:	4661      	mov	r1, ip
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	f04f 0400 	mov.w	r4, #0
 8005f34:	461a      	mov	r2, r3
 8005f36:	4623      	mov	r3, r4
 8005f38:	f7fa fea6 	bl	8000c88 <__aeabi_uldivmod>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	460c      	mov	r4, r1
 8005f40:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f48:	d308      	bcc.n	8005f5c <UART_SetConfig+0x398>
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f50:	d204      	bcs.n	8005f5c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	60da      	str	r2, [r3, #12]
 8005f5a:	e0af      	b.n	80060bc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	76bb      	strb	r3, [r7, #26]
 8005f60:	e0ac      	b.n	80060bc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f6a:	d15b      	bne.n	8006024 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8005f6c:	7efb      	ldrb	r3, [r7, #27]
 8005f6e:	2b08      	cmp	r3, #8
 8005f70:	d827      	bhi.n	8005fc2 <UART_SetConfig+0x3fe>
 8005f72:	a201      	add	r2, pc, #4	; (adr r2, 8005f78 <UART_SetConfig+0x3b4>)
 8005f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f78:	08005f9d 	.word	0x08005f9d
 8005f7c:	08005fa5 	.word	0x08005fa5
 8005f80:	08005fad 	.word	0x08005fad
 8005f84:	08005fc3 	.word	0x08005fc3
 8005f88:	08005fb3 	.word	0x08005fb3
 8005f8c:	08005fc3 	.word	0x08005fc3
 8005f90:	08005fc3 	.word	0x08005fc3
 8005f94:	08005fc3 	.word	0x08005fc3
 8005f98:	08005fbb 	.word	0x08005fbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f9c:	f7fe fc86 	bl	80048ac <HAL_RCC_GetPCLK1Freq>
 8005fa0:	6178      	str	r0, [r7, #20]
        break;
 8005fa2:	e013      	b.n	8005fcc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fa4:	f7fe fc98 	bl	80048d8 <HAL_RCC_GetPCLK2Freq>
 8005fa8:	6178      	str	r0, [r7, #20]
        break;
 8005faa:	e00f      	b.n	8005fcc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fac:	4b49      	ldr	r3, [pc, #292]	; (80060d4 <UART_SetConfig+0x510>)
 8005fae:	617b      	str	r3, [r7, #20]
        break;
 8005fb0:	e00c      	b.n	8005fcc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fb2:	f7fe fbe5 	bl	8004780 <HAL_RCC_GetSysClockFreq>
 8005fb6:	6178      	str	r0, [r7, #20]
        break;
 8005fb8:	e008      	b.n	8005fcc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fbe:	617b      	str	r3, [r7, #20]
        break;
 8005fc0:	e004      	b.n	8005fcc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	76bb      	strb	r3, [r7, #26]
        break;
 8005fca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d074      	beq.n	80060bc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	005a      	lsls	r2, r3, #1
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	085b      	lsrs	r3, r3, #1
 8005fdc:	441a      	add	r2, r3
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	2b0f      	cmp	r3, #15
 8005fee:	d916      	bls.n	800601e <UART_SetConfig+0x45a>
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ff6:	d212      	bcs.n	800601e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	f023 030f 	bic.w	r3, r3, #15
 8006000:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	085b      	lsrs	r3, r3, #1
 8006006:	b29b      	uxth	r3, r3
 8006008:	f003 0307 	and.w	r3, r3, #7
 800600c:	b29a      	uxth	r2, r3
 800600e:	89fb      	ldrh	r3, [r7, #14]
 8006010:	4313      	orrs	r3, r2
 8006012:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	89fa      	ldrh	r2, [r7, #14]
 800601a:	60da      	str	r2, [r3, #12]
 800601c:	e04e      	b.n	80060bc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	76bb      	strb	r3, [r7, #26]
 8006022:	e04b      	b.n	80060bc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006024:	7efb      	ldrb	r3, [r7, #27]
 8006026:	2b08      	cmp	r3, #8
 8006028:	d827      	bhi.n	800607a <UART_SetConfig+0x4b6>
 800602a:	a201      	add	r2, pc, #4	; (adr r2, 8006030 <UART_SetConfig+0x46c>)
 800602c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006030:	08006055 	.word	0x08006055
 8006034:	0800605d 	.word	0x0800605d
 8006038:	08006065 	.word	0x08006065
 800603c:	0800607b 	.word	0x0800607b
 8006040:	0800606b 	.word	0x0800606b
 8006044:	0800607b 	.word	0x0800607b
 8006048:	0800607b 	.word	0x0800607b
 800604c:	0800607b 	.word	0x0800607b
 8006050:	08006073 	.word	0x08006073
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006054:	f7fe fc2a 	bl	80048ac <HAL_RCC_GetPCLK1Freq>
 8006058:	6178      	str	r0, [r7, #20]
        break;
 800605a:	e013      	b.n	8006084 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800605c:	f7fe fc3c 	bl	80048d8 <HAL_RCC_GetPCLK2Freq>
 8006060:	6178      	str	r0, [r7, #20]
        break;
 8006062:	e00f      	b.n	8006084 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006064:	4b1b      	ldr	r3, [pc, #108]	; (80060d4 <UART_SetConfig+0x510>)
 8006066:	617b      	str	r3, [r7, #20]
        break;
 8006068:	e00c      	b.n	8006084 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800606a:	f7fe fb89 	bl	8004780 <HAL_RCC_GetSysClockFreq>
 800606e:	6178      	str	r0, [r7, #20]
        break;
 8006070:	e008      	b.n	8006084 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006072:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006076:	617b      	str	r3, [r7, #20]
        break;
 8006078:	e004      	b.n	8006084 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800607a:	2300      	movs	r3, #0
 800607c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	76bb      	strb	r3, [r7, #26]
        break;
 8006082:	bf00      	nop
    }

    if (pclk != 0U)
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d018      	beq.n	80060bc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	085a      	lsrs	r2, r3, #1
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	441a      	add	r2, r3
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	fbb2 f3f3 	udiv	r3, r2, r3
 800609c:	b29b      	uxth	r3, r3
 800609e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	2b0f      	cmp	r3, #15
 80060a4:	d908      	bls.n	80060b8 <UART_SetConfig+0x4f4>
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060ac:	d204      	bcs.n	80060b8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	693a      	ldr	r2, [r7, #16]
 80060b4:	60da      	str	r2, [r3, #12]
 80060b6:	e001      	b.n	80060bc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80060c8:	7ebb      	ldrb	r3, [r7, #26]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3720      	adds	r7, #32
 80060ce:	46bd      	mov	sp, r7
 80060d0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80060d4:	00f42400 	.word	0x00f42400

080060d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00a      	beq.n	8006102 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	430a      	orrs	r2, r1
 8006100:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b00      	cmp	r3, #0
 800610c:	d00a      	beq.n	8006124 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	430a      	orrs	r2, r1
 8006122:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006128:	f003 0304 	and.w	r3, r3, #4
 800612c:	2b00      	cmp	r3, #0
 800612e:	d00a      	beq.n	8006146 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	430a      	orrs	r2, r1
 8006144:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614a:	f003 0308 	and.w	r3, r3, #8
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00a      	beq.n	8006168 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	430a      	orrs	r2, r1
 8006166:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616c:	f003 0310 	and.w	r3, r3, #16
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00a      	beq.n	800618a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618e:	f003 0320 	and.w	r3, r3, #32
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00a      	beq.n	80061ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d01a      	beq.n	80061ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061d6:	d10a      	bne.n	80061ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	430a      	orrs	r2, r1
 80061ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00a      	beq.n	8006210 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	430a      	orrs	r2, r1
 800620e:	605a      	str	r2, [r3, #4]
  }
}
 8006210:	bf00      	nop
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr

0800621c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b086      	sub	sp, #24
 8006220:	af02      	add	r7, sp, #8
 8006222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800622a:	f7fb fed5 	bl	8001fd8 <HAL_GetTick>
 800622e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 0308 	and.w	r3, r3, #8
 800623a:	2b08      	cmp	r3, #8
 800623c:	d10e      	bne.n	800625c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800623e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2200      	movs	r2, #0
 8006248:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f000 f82a 	bl	80062a6 <UART_WaitOnFlagUntilTimeout>
 8006252:	4603      	mov	r3, r0
 8006254:	2b00      	cmp	r3, #0
 8006256:	d001      	beq.n	800625c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006258:	2303      	movs	r3, #3
 800625a:	e020      	b.n	800629e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 0304 	and.w	r3, r3, #4
 8006266:	2b04      	cmp	r3, #4
 8006268:	d10e      	bne.n	8006288 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800626a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800626e:	9300      	str	r3, [sp, #0]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 f814 	bl	80062a6 <UART_WaitOnFlagUntilTimeout>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d001      	beq.n	8006288 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	e00a      	b.n	800629e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2220      	movs	r2, #32
 800628c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2220      	movs	r2, #32
 8006292:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3710      	adds	r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}

080062a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80062a6:	b580      	push	{r7, lr}
 80062a8:	b084      	sub	sp, #16
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	60f8      	str	r0, [r7, #12]
 80062ae:	60b9      	str	r1, [r7, #8]
 80062b0:	603b      	str	r3, [r7, #0]
 80062b2:	4613      	mov	r3, r2
 80062b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062b6:	e05d      	b.n	8006374 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062be:	d059      	beq.n	8006374 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062c0:	f7fb fe8a 	bl	8001fd8 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	69ba      	ldr	r2, [r7, #24]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d302      	bcc.n	80062d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d11b      	bne.n	800630e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80062e4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689a      	ldr	r2, [r3, #8]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f022 0201 	bic.w	r2, r2, #1
 80062f4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2220      	movs	r2, #32
 80062fa:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2220      	movs	r2, #32
 8006300:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800630a:	2303      	movs	r3, #3
 800630c:	e042      	b.n	8006394 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0304 	and.w	r3, r3, #4
 8006318:	2b00      	cmp	r3, #0
 800631a:	d02b      	beq.n	8006374 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	69db      	ldr	r3, [r3, #28]
 8006322:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006326:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800632a:	d123      	bne.n	8006374 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006334:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006344:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689a      	ldr	r2, [r3, #8]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f022 0201 	bic.w	r2, r2, #1
 8006354:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2220      	movs	r2, #32
 800635a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2220      	movs	r2, #32
 8006360:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2220      	movs	r2, #32
 8006366:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	e00f      	b.n	8006394 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	69da      	ldr	r2, [r3, #28]
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	4013      	ands	r3, r2
 800637e:	68ba      	ldr	r2, [r7, #8]
 8006380:	429a      	cmp	r2, r3
 8006382:	bf0c      	ite	eq
 8006384:	2301      	moveq	r3, #1
 8006386:	2300      	movne	r3, #0
 8006388:	b2db      	uxtb	r3, r3
 800638a:	461a      	mov	r2, r3
 800638c:	79fb      	ldrb	r3, [r7, #7]
 800638e:	429a      	cmp	r2, r3
 8006390:	d092      	beq.n	80062b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006392:	2300      	movs	r3, #0
}
 8006394:	4618      	mov	r0, r3
 8006396:	3710      	adds	r7, #16
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}

0800639c <__errno>:
 800639c:	4b01      	ldr	r3, [pc, #4]	; (80063a4 <__errno+0x8>)
 800639e:	6818      	ldr	r0, [r3, #0]
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	2000000c 	.word	0x2000000c

080063a8 <__libc_init_array>:
 80063a8:	b570      	push	{r4, r5, r6, lr}
 80063aa:	4e0d      	ldr	r6, [pc, #52]	; (80063e0 <__libc_init_array+0x38>)
 80063ac:	4c0d      	ldr	r4, [pc, #52]	; (80063e4 <__libc_init_array+0x3c>)
 80063ae:	1ba4      	subs	r4, r4, r6
 80063b0:	10a4      	asrs	r4, r4, #2
 80063b2:	2500      	movs	r5, #0
 80063b4:	42a5      	cmp	r5, r4
 80063b6:	d109      	bne.n	80063cc <__libc_init_array+0x24>
 80063b8:	4e0b      	ldr	r6, [pc, #44]	; (80063e8 <__libc_init_array+0x40>)
 80063ba:	4c0c      	ldr	r4, [pc, #48]	; (80063ec <__libc_init_array+0x44>)
 80063bc:	f003 fd56 	bl	8009e6c <_init>
 80063c0:	1ba4      	subs	r4, r4, r6
 80063c2:	10a4      	asrs	r4, r4, #2
 80063c4:	2500      	movs	r5, #0
 80063c6:	42a5      	cmp	r5, r4
 80063c8:	d105      	bne.n	80063d6 <__libc_init_array+0x2e>
 80063ca:	bd70      	pop	{r4, r5, r6, pc}
 80063cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063d0:	4798      	blx	r3
 80063d2:	3501      	adds	r5, #1
 80063d4:	e7ee      	b.n	80063b4 <__libc_init_array+0xc>
 80063d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063da:	4798      	blx	r3
 80063dc:	3501      	adds	r5, #1
 80063de:	e7f2      	b.n	80063c6 <__libc_init_array+0x1e>
 80063e0:	0800a2b0 	.word	0x0800a2b0
 80063e4:	0800a2b0 	.word	0x0800a2b0
 80063e8:	0800a2b0 	.word	0x0800a2b0
 80063ec:	0800a2b4 	.word	0x0800a2b4

080063f0 <memset>:
 80063f0:	4402      	add	r2, r0
 80063f2:	4603      	mov	r3, r0
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d100      	bne.n	80063fa <memset+0xa>
 80063f8:	4770      	bx	lr
 80063fa:	f803 1b01 	strb.w	r1, [r3], #1
 80063fe:	e7f9      	b.n	80063f4 <memset+0x4>

08006400 <__cvt>:
 8006400:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006404:	ec55 4b10 	vmov	r4, r5, d0
 8006408:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800640a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800640e:	2d00      	cmp	r5, #0
 8006410:	460e      	mov	r6, r1
 8006412:	4691      	mov	r9, r2
 8006414:	4619      	mov	r1, r3
 8006416:	bfb8      	it	lt
 8006418:	4622      	movlt	r2, r4
 800641a:	462b      	mov	r3, r5
 800641c:	f027 0720 	bic.w	r7, r7, #32
 8006420:	bfbb      	ittet	lt
 8006422:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006426:	461d      	movlt	r5, r3
 8006428:	2300      	movge	r3, #0
 800642a:	232d      	movlt	r3, #45	; 0x2d
 800642c:	bfb8      	it	lt
 800642e:	4614      	movlt	r4, r2
 8006430:	2f46      	cmp	r7, #70	; 0x46
 8006432:	700b      	strb	r3, [r1, #0]
 8006434:	d004      	beq.n	8006440 <__cvt+0x40>
 8006436:	2f45      	cmp	r7, #69	; 0x45
 8006438:	d100      	bne.n	800643c <__cvt+0x3c>
 800643a:	3601      	adds	r6, #1
 800643c:	2102      	movs	r1, #2
 800643e:	e000      	b.n	8006442 <__cvt+0x42>
 8006440:	2103      	movs	r1, #3
 8006442:	ab03      	add	r3, sp, #12
 8006444:	9301      	str	r3, [sp, #4]
 8006446:	ab02      	add	r3, sp, #8
 8006448:	9300      	str	r3, [sp, #0]
 800644a:	4632      	mov	r2, r6
 800644c:	4653      	mov	r3, sl
 800644e:	ec45 4b10 	vmov	d0, r4, r5
 8006452:	f001 fd75 	bl	8007f40 <_dtoa_r>
 8006456:	2f47      	cmp	r7, #71	; 0x47
 8006458:	4680      	mov	r8, r0
 800645a:	d102      	bne.n	8006462 <__cvt+0x62>
 800645c:	f019 0f01 	tst.w	r9, #1
 8006460:	d026      	beq.n	80064b0 <__cvt+0xb0>
 8006462:	2f46      	cmp	r7, #70	; 0x46
 8006464:	eb08 0906 	add.w	r9, r8, r6
 8006468:	d111      	bne.n	800648e <__cvt+0x8e>
 800646a:	f898 3000 	ldrb.w	r3, [r8]
 800646e:	2b30      	cmp	r3, #48	; 0x30
 8006470:	d10a      	bne.n	8006488 <__cvt+0x88>
 8006472:	2200      	movs	r2, #0
 8006474:	2300      	movs	r3, #0
 8006476:	4620      	mov	r0, r4
 8006478:	4629      	mov	r1, r5
 800647a:	f7fa fb25 	bl	8000ac8 <__aeabi_dcmpeq>
 800647e:	b918      	cbnz	r0, 8006488 <__cvt+0x88>
 8006480:	f1c6 0601 	rsb	r6, r6, #1
 8006484:	f8ca 6000 	str.w	r6, [sl]
 8006488:	f8da 3000 	ldr.w	r3, [sl]
 800648c:	4499      	add	r9, r3
 800648e:	2200      	movs	r2, #0
 8006490:	2300      	movs	r3, #0
 8006492:	4620      	mov	r0, r4
 8006494:	4629      	mov	r1, r5
 8006496:	f7fa fb17 	bl	8000ac8 <__aeabi_dcmpeq>
 800649a:	b938      	cbnz	r0, 80064ac <__cvt+0xac>
 800649c:	2230      	movs	r2, #48	; 0x30
 800649e:	9b03      	ldr	r3, [sp, #12]
 80064a0:	454b      	cmp	r3, r9
 80064a2:	d205      	bcs.n	80064b0 <__cvt+0xb0>
 80064a4:	1c59      	adds	r1, r3, #1
 80064a6:	9103      	str	r1, [sp, #12]
 80064a8:	701a      	strb	r2, [r3, #0]
 80064aa:	e7f8      	b.n	800649e <__cvt+0x9e>
 80064ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80064b0:	9b03      	ldr	r3, [sp, #12]
 80064b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064b4:	eba3 0308 	sub.w	r3, r3, r8
 80064b8:	4640      	mov	r0, r8
 80064ba:	6013      	str	r3, [r2, #0]
 80064bc:	b004      	add	sp, #16
 80064be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080064c2 <__exponent>:
 80064c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064c4:	2900      	cmp	r1, #0
 80064c6:	4604      	mov	r4, r0
 80064c8:	bfba      	itte	lt
 80064ca:	4249      	neglt	r1, r1
 80064cc:	232d      	movlt	r3, #45	; 0x2d
 80064ce:	232b      	movge	r3, #43	; 0x2b
 80064d0:	2909      	cmp	r1, #9
 80064d2:	f804 2b02 	strb.w	r2, [r4], #2
 80064d6:	7043      	strb	r3, [r0, #1]
 80064d8:	dd20      	ble.n	800651c <__exponent+0x5a>
 80064da:	f10d 0307 	add.w	r3, sp, #7
 80064de:	461f      	mov	r7, r3
 80064e0:	260a      	movs	r6, #10
 80064e2:	fb91 f5f6 	sdiv	r5, r1, r6
 80064e6:	fb06 1115 	mls	r1, r6, r5, r1
 80064ea:	3130      	adds	r1, #48	; 0x30
 80064ec:	2d09      	cmp	r5, #9
 80064ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80064f2:	f103 32ff 	add.w	r2, r3, #4294967295
 80064f6:	4629      	mov	r1, r5
 80064f8:	dc09      	bgt.n	800650e <__exponent+0x4c>
 80064fa:	3130      	adds	r1, #48	; 0x30
 80064fc:	3b02      	subs	r3, #2
 80064fe:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006502:	42bb      	cmp	r3, r7
 8006504:	4622      	mov	r2, r4
 8006506:	d304      	bcc.n	8006512 <__exponent+0x50>
 8006508:	1a10      	subs	r0, r2, r0
 800650a:	b003      	add	sp, #12
 800650c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800650e:	4613      	mov	r3, r2
 8006510:	e7e7      	b.n	80064e2 <__exponent+0x20>
 8006512:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006516:	f804 2b01 	strb.w	r2, [r4], #1
 800651a:	e7f2      	b.n	8006502 <__exponent+0x40>
 800651c:	2330      	movs	r3, #48	; 0x30
 800651e:	4419      	add	r1, r3
 8006520:	7083      	strb	r3, [r0, #2]
 8006522:	1d02      	adds	r2, r0, #4
 8006524:	70c1      	strb	r1, [r0, #3]
 8006526:	e7ef      	b.n	8006508 <__exponent+0x46>

08006528 <_printf_float>:
 8006528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800652c:	b08d      	sub	sp, #52	; 0x34
 800652e:	460c      	mov	r4, r1
 8006530:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006534:	4616      	mov	r6, r2
 8006536:	461f      	mov	r7, r3
 8006538:	4605      	mov	r5, r0
 800653a:	f002 fde5 	bl	8009108 <_localeconv_r>
 800653e:	6803      	ldr	r3, [r0, #0]
 8006540:	9304      	str	r3, [sp, #16]
 8006542:	4618      	mov	r0, r3
 8006544:	f7f9 fe44 	bl	80001d0 <strlen>
 8006548:	2300      	movs	r3, #0
 800654a:	930a      	str	r3, [sp, #40]	; 0x28
 800654c:	f8d8 3000 	ldr.w	r3, [r8]
 8006550:	9005      	str	r0, [sp, #20]
 8006552:	3307      	adds	r3, #7
 8006554:	f023 0307 	bic.w	r3, r3, #7
 8006558:	f103 0208 	add.w	r2, r3, #8
 800655c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006560:	f8d4 b000 	ldr.w	fp, [r4]
 8006564:	f8c8 2000 	str.w	r2, [r8]
 8006568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006570:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006574:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006578:	9307      	str	r3, [sp, #28]
 800657a:	f8cd 8018 	str.w	r8, [sp, #24]
 800657e:	f04f 32ff 	mov.w	r2, #4294967295
 8006582:	4ba7      	ldr	r3, [pc, #668]	; (8006820 <_printf_float+0x2f8>)
 8006584:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006588:	f7fa fad0 	bl	8000b2c <__aeabi_dcmpun>
 800658c:	bb70      	cbnz	r0, 80065ec <_printf_float+0xc4>
 800658e:	f04f 32ff 	mov.w	r2, #4294967295
 8006592:	4ba3      	ldr	r3, [pc, #652]	; (8006820 <_printf_float+0x2f8>)
 8006594:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006598:	f7fa faaa 	bl	8000af0 <__aeabi_dcmple>
 800659c:	bb30      	cbnz	r0, 80065ec <_printf_float+0xc4>
 800659e:	2200      	movs	r2, #0
 80065a0:	2300      	movs	r3, #0
 80065a2:	4640      	mov	r0, r8
 80065a4:	4649      	mov	r1, r9
 80065a6:	f7fa fa99 	bl	8000adc <__aeabi_dcmplt>
 80065aa:	b110      	cbz	r0, 80065b2 <_printf_float+0x8a>
 80065ac:	232d      	movs	r3, #45	; 0x2d
 80065ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065b2:	4a9c      	ldr	r2, [pc, #624]	; (8006824 <_printf_float+0x2fc>)
 80065b4:	4b9c      	ldr	r3, [pc, #624]	; (8006828 <_printf_float+0x300>)
 80065b6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80065ba:	bf8c      	ite	hi
 80065bc:	4690      	movhi	r8, r2
 80065be:	4698      	movls	r8, r3
 80065c0:	2303      	movs	r3, #3
 80065c2:	f02b 0204 	bic.w	r2, fp, #4
 80065c6:	6123      	str	r3, [r4, #16]
 80065c8:	6022      	str	r2, [r4, #0]
 80065ca:	f04f 0900 	mov.w	r9, #0
 80065ce:	9700      	str	r7, [sp, #0]
 80065d0:	4633      	mov	r3, r6
 80065d2:	aa0b      	add	r2, sp, #44	; 0x2c
 80065d4:	4621      	mov	r1, r4
 80065d6:	4628      	mov	r0, r5
 80065d8:	f000 f9e6 	bl	80069a8 <_printf_common>
 80065dc:	3001      	adds	r0, #1
 80065de:	f040 808d 	bne.w	80066fc <_printf_float+0x1d4>
 80065e2:	f04f 30ff 	mov.w	r0, #4294967295
 80065e6:	b00d      	add	sp, #52	; 0x34
 80065e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ec:	4642      	mov	r2, r8
 80065ee:	464b      	mov	r3, r9
 80065f0:	4640      	mov	r0, r8
 80065f2:	4649      	mov	r1, r9
 80065f4:	f7fa fa9a 	bl	8000b2c <__aeabi_dcmpun>
 80065f8:	b110      	cbz	r0, 8006600 <_printf_float+0xd8>
 80065fa:	4a8c      	ldr	r2, [pc, #560]	; (800682c <_printf_float+0x304>)
 80065fc:	4b8c      	ldr	r3, [pc, #560]	; (8006830 <_printf_float+0x308>)
 80065fe:	e7da      	b.n	80065b6 <_printf_float+0x8e>
 8006600:	6861      	ldr	r1, [r4, #4]
 8006602:	1c4b      	adds	r3, r1, #1
 8006604:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006608:	a80a      	add	r0, sp, #40	; 0x28
 800660a:	d13e      	bne.n	800668a <_printf_float+0x162>
 800660c:	2306      	movs	r3, #6
 800660e:	6063      	str	r3, [r4, #4]
 8006610:	2300      	movs	r3, #0
 8006612:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006616:	ab09      	add	r3, sp, #36	; 0x24
 8006618:	9300      	str	r3, [sp, #0]
 800661a:	ec49 8b10 	vmov	d0, r8, r9
 800661e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006622:	6022      	str	r2, [r4, #0]
 8006624:	f8cd a004 	str.w	sl, [sp, #4]
 8006628:	6861      	ldr	r1, [r4, #4]
 800662a:	4628      	mov	r0, r5
 800662c:	f7ff fee8 	bl	8006400 <__cvt>
 8006630:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006634:	2b47      	cmp	r3, #71	; 0x47
 8006636:	4680      	mov	r8, r0
 8006638:	d109      	bne.n	800664e <_printf_float+0x126>
 800663a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800663c:	1cd8      	adds	r0, r3, #3
 800663e:	db02      	blt.n	8006646 <_printf_float+0x11e>
 8006640:	6862      	ldr	r2, [r4, #4]
 8006642:	4293      	cmp	r3, r2
 8006644:	dd47      	ble.n	80066d6 <_printf_float+0x1ae>
 8006646:	f1aa 0a02 	sub.w	sl, sl, #2
 800664a:	fa5f fa8a 	uxtb.w	sl, sl
 800664e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006652:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006654:	d824      	bhi.n	80066a0 <_printf_float+0x178>
 8006656:	3901      	subs	r1, #1
 8006658:	4652      	mov	r2, sl
 800665a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800665e:	9109      	str	r1, [sp, #36]	; 0x24
 8006660:	f7ff ff2f 	bl	80064c2 <__exponent>
 8006664:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006666:	1813      	adds	r3, r2, r0
 8006668:	2a01      	cmp	r2, #1
 800666a:	4681      	mov	r9, r0
 800666c:	6123      	str	r3, [r4, #16]
 800666e:	dc02      	bgt.n	8006676 <_printf_float+0x14e>
 8006670:	6822      	ldr	r2, [r4, #0]
 8006672:	07d1      	lsls	r1, r2, #31
 8006674:	d501      	bpl.n	800667a <_printf_float+0x152>
 8006676:	3301      	adds	r3, #1
 8006678:	6123      	str	r3, [r4, #16]
 800667a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800667e:	2b00      	cmp	r3, #0
 8006680:	d0a5      	beq.n	80065ce <_printf_float+0xa6>
 8006682:	232d      	movs	r3, #45	; 0x2d
 8006684:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006688:	e7a1      	b.n	80065ce <_printf_float+0xa6>
 800668a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800668e:	f000 8177 	beq.w	8006980 <_printf_float+0x458>
 8006692:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006696:	d1bb      	bne.n	8006610 <_printf_float+0xe8>
 8006698:	2900      	cmp	r1, #0
 800669a:	d1b9      	bne.n	8006610 <_printf_float+0xe8>
 800669c:	2301      	movs	r3, #1
 800669e:	e7b6      	b.n	800660e <_printf_float+0xe6>
 80066a0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80066a4:	d119      	bne.n	80066da <_printf_float+0x1b2>
 80066a6:	2900      	cmp	r1, #0
 80066a8:	6863      	ldr	r3, [r4, #4]
 80066aa:	dd0c      	ble.n	80066c6 <_printf_float+0x19e>
 80066ac:	6121      	str	r1, [r4, #16]
 80066ae:	b913      	cbnz	r3, 80066b6 <_printf_float+0x18e>
 80066b0:	6822      	ldr	r2, [r4, #0]
 80066b2:	07d2      	lsls	r2, r2, #31
 80066b4:	d502      	bpl.n	80066bc <_printf_float+0x194>
 80066b6:	3301      	adds	r3, #1
 80066b8:	440b      	add	r3, r1
 80066ba:	6123      	str	r3, [r4, #16]
 80066bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066be:	65a3      	str	r3, [r4, #88]	; 0x58
 80066c0:	f04f 0900 	mov.w	r9, #0
 80066c4:	e7d9      	b.n	800667a <_printf_float+0x152>
 80066c6:	b913      	cbnz	r3, 80066ce <_printf_float+0x1a6>
 80066c8:	6822      	ldr	r2, [r4, #0]
 80066ca:	07d0      	lsls	r0, r2, #31
 80066cc:	d501      	bpl.n	80066d2 <_printf_float+0x1aa>
 80066ce:	3302      	adds	r3, #2
 80066d0:	e7f3      	b.n	80066ba <_printf_float+0x192>
 80066d2:	2301      	movs	r3, #1
 80066d4:	e7f1      	b.n	80066ba <_printf_float+0x192>
 80066d6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80066da:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80066de:	4293      	cmp	r3, r2
 80066e0:	db05      	blt.n	80066ee <_printf_float+0x1c6>
 80066e2:	6822      	ldr	r2, [r4, #0]
 80066e4:	6123      	str	r3, [r4, #16]
 80066e6:	07d1      	lsls	r1, r2, #31
 80066e8:	d5e8      	bpl.n	80066bc <_printf_float+0x194>
 80066ea:	3301      	adds	r3, #1
 80066ec:	e7e5      	b.n	80066ba <_printf_float+0x192>
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	bfd4      	ite	le
 80066f2:	f1c3 0302 	rsble	r3, r3, #2
 80066f6:	2301      	movgt	r3, #1
 80066f8:	4413      	add	r3, r2
 80066fa:	e7de      	b.n	80066ba <_printf_float+0x192>
 80066fc:	6823      	ldr	r3, [r4, #0]
 80066fe:	055a      	lsls	r2, r3, #21
 8006700:	d407      	bmi.n	8006712 <_printf_float+0x1ea>
 8006702:	6923      	ldr	r3, [r4, #16]
 8006704:	4642      	mov	r2, r8
 8006706:	4631      	mov	r1, r6
 8006708:	4628      	mov	r0, r5
 800670a:	47b8      	blx	r7
 800670c:	3001      	adds	r0, #1
 800670e:	d12b      	bne.n	8006768 <_printf_float+0x240>
 8006710:	e767      	b.n	80065e2 <_printf_float+0xba>
 8006712:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006716:	f240 80dc 	bls.w	80068d2 <_printf_float+0x3aa>
 800671a:	2200      	movs	r2, #0
 800671c:	2300      	movs	r3, #0
 800671e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006722:	f7fa f9d1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006726:	2800      	cmp	r0, #0
 8006728:	d033      	beq.n	8006792 <_printf_float+0x26a>
 800672a:	2301      	movs	r3, #1
 800672c:	4a41      	ldr	r2, [pc, #260]	; (8006834 <_printf_float+0x30c>)
 800672e:	4631      	mov	r1, r6
 8006730:	4628      	mov	r0, r5
 8006732:	47b8      	blx	r7
 8006734:	3001      	adds	r0, #1
 8006736:	f43f af54 	beq.w	80065e2 <_printf_float+0xba>
 800673a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800673e:	429a      	cmp	r2, r3
 8006740:	db02      	blt.n	8006748 <_printf_float+0x220>
 8006742:	6823      	ldr	r3, [r4, #0]
 8006744:	07d8      	lsls	r0, r3, #31
 8006746:	d50f      	bpl.n	8006768 <_printf_float+0x240>
 8006748:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800674c:	4631      	mov	r1, r6
 800674e:	4628      	mov	r0, r5
 8006750:	47b8      	blx	r7
 8006752:	3001      	adds	r0, #1
 8006754:	f43f af45 	beq.w	80065e2 <_printf_float+0xba>
 8006758:	f04f 0800 	mov.w	r8, #0
 800675c:	f104 091a 	add.w	r9, r4, #26
 8006760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006762:	3b01      	subs	r3, #1
 8006764:	4543      	cmp	r3, r8
 8006766:	dc09      	bgt.n	800677c <_printf_float+0x254>
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	079b      	lsls	r3, r3, #30
 800676c:	f100 8103 	bmi.w	8006976 <_printf_float+0x44e>
 8006770:	68e0      	ldr	r0, [r4, #12]
 8006772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006774:	4298      	cmp	r0, r3
 8006776:	bfb8      	it	lt
 8006778:	4618      	movlt	r0, r3
 800677a:	e734      	b.n	80065e6 <_printf_float+0xbe>
 800677c:	2301      	movs	r3, #1
 800677e:	464a      	mov	r2, r9
 8006780:	4631      	mov	r1, r6
 8006782:	4628      	mov	r0, r5
 8006784:	47b8      	blx	r7
 8006786:	3001      	adds	r0, #1
 8006788:	f43f af2b 	beq.w	80065e2 <_printf_float+0xba>
 800678c:	f108 0801 	add.w	r8, r8, #1
 8006790:	e7e6      	b.n	8006760 <_printf_float+0x238>
 8006792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006794:	2b00      	cmp	r3, #0
 8006796:	dc2b      	bgt.n	80067f0 <_printf_float+0x2c8>
 8006798:	2301      	movs	r3, #1
 800679a:	4a26      	ldr	r2, [pc, #152]	; (8006834 <_printf_float+0x30c>)
 800679c:	4631      	mov	r1, r6
 800679e:	4628      	mov	r0, r5
 80067a0:	47b8      	blx	r7
 80067a2:	3001      	adds	r0, #1
 80067a4:	f43f af1d 	beq.w	80065e2 <_printf_float+0xba>
 80067a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067aa:	b923      	cbnz	r3, 80067b6 <_printf_float+0x28e>
 80067ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067ae:	b913      	cbnz	r3, 80067b6 <_printf_float+0x28e>
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	07d9      	lsls	r1, r3, #31
 80067b4:	d5d8      	bpl.n	8006768 <_printf_float+0x240>
 80067b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067ba:	4631      	mov	r1, r6
 80067bc:	4628      	mov	r0, r5
 80067be:	47b8      	blx	r7
 80067c0:	3001      	adds	r0, #1
 80067c2:	f43f af0e 	beq.w	80065e2 <_printf_float+0xba>
 80067c6:	f04f 0900 	mov.w	r9, #0
 80067ca:	f104 0a1a 	add.w	sl, r4, #26
 80067ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d0:	425b      	negs	r3, r3
 80067d2:	454b      	cmp	r3, r9
 80067d4:	dc01      	bgt.n	80067da <_printf_float+0x2b2>
 80067d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067d8:	e794      	b.n	8006704 <_printf_float+0x1dc>
 80067da:	2301      	movs	r3, #1
 80067dc:	4652      	mov	r2, sl
 80067de:	4631      	mov	r1, r6
 80067e0:	4628      	mov	r0, r5
 80067e2:	47b8      	blx	r7
 80067e4:	3001      	adds	r0, #1
 80067e6:	f43f aefc 	beq.w	80065e2 <_printf_float+0xba>
 80067ea:	f109 0901 	add.w	r9, r9, #1
 80067ee:	e7ee      	b.n	80067ce <_printf_float+0x2a6>
 80067f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067f4:	429a      	cmp	r2, r3
 80067f6:	bfa8      	it	ge
 80067f8:	461a      	movge	r2, r3
 80067fa:	2a00      	cmp	r2, #0
 80067fc:	4691      	mov	r9, r2
 80067fe:	dd07      	ble.n	8006810 <_printf_float+0x2e8>
 8006800:	4613      	mov	r3, r2
 8006802:	4631      	mov	r1, r6
 8006804:	4642      	mov	r2, r8
 8006806:	4628      	mov	r0, r5
 8006808:	47b8      	blx	r7
 800680a:	3001      	adds	r0, #1
 800680c:	f43f aee9 	beq.w	80065e2 <_printf_float+0xba>
 8006810:	f104 031a 	add.w	r3, r4, #26
 8006814:	f04f 0b00 	mov.w	fp, #0
 8006818:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800681c:	9306      	str	r3, [sp, #24]
 800681e:	e015      	b.n	800684c <_printf_float+0x324>
 8006820:	7fefffff 	.word	0x7fefffff
 8006824:	08009ff8 	.word	0x08009ff8
 8006828:	08009ff4 	.word	0x08009ff4
 800682c:	0800a000 	.word	0x0800a000
 8006830:	08009ffc 	.word	0x08009ffc
 8006834:	0800a004 	.word	0x0800a004
 8006838:	2301      	movs	r3, #1
 800683a:	9a06      	ldr	r2, [sp, #24]
 800683c:	4631      	mov	r1, r6
 800683e:	4628      	mov	r0, r5
 8006840:	47b8      	blx	r7
 8006842:	3001      	adds	r0, #1
 8006844:	f43f aecd 	beq.w	80065e2 <_printf_float+0xba>
 8006848:	f10b 0b01 	add.w	fp, fp, #1
 800684c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006850:	ebaa 0309 	sub.w	r3, sl, r9
 8006854:	455b      	cmp	r3, fp
 8006856:	dcef      	bgt.n	8006838 <_printf_float+0x310>
 8006858:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800685c:	429a      	cmp	r2, r3
 800685e:	44d0      	add	r8, sl
 8006860:	db15      	blt.n	800688e <_printf_float+0x366>
 8006862:	6823      	ldr	r3, [r4, #0]
 8006864:	07da      	lsls	r2, r3, #31
 8006866:	d412      	bmi.n	800688e <_printf_float+0x366>
 8006868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800686a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800686c:	eba3 020a 	sub.w	r2, r3, sl
 8006870:	eba3 0a01 	sub.w	sl, r3, r1
 8006874:	4592      	cmp	sl, r2
 8006876:	bfa8      	it	ge
 8006878:	4692      	movge	sl, r2
 800687a:	f1ba 0f00 	cmp.w	sl, #0
 800687e:	dc0e      	bgt.n	800689e <_printf_float+0x376>
 8006880:	f04f 0800 	mov.w	r8, #0
 8006884:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006888:	f104 091a 	add.w	r9, r4, #26
 800688c:	e019      	b.n	80068c2 <_printf_float+0x39a>
 800688e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006892:	4631      	mov	r1, r6
 8006894:	4628      	mov	r0, r5
 8006896:	47b8      	blx	r7
 8006898:	3001      	adds	r0, #1
 800689a:	d1e5      	bne.n	8006868 <_printf_float+0x340>
 800689c:	e6a1      	b.n	80065e2 <_printf_float+0xba>
 800689e:	4653      	mov	r3, sl
 80068a0:	4642      	mov	r2, r8
 80068a2:	4631      	mov	r1, r6
 80068a4:	4628      	mov	r0, r5
 80068a6:	47b8      	blx	r7
 80068a8:	3001      	adds	r0, #1
 80068aa:	d1e9      	bne.n	8006880 <_printf_float+0x358>
 80068ac:	e699      	b.n	80065e2 <_printf_float+0xba>
 80068ae:	2301      	movs	r3, #1
 80068b0:	464a      	mov	r2, r9
 80068b2:	4631      	mov	r1, r6
 80068b4:	4628      	mov	r0, r5
 80068b6:	47b8      	blx	r7
 80068b8:	3001      	adds	r0, #1
 80068ba:	f43f ae92 	beq.w	80065e2 <_printf_float+0xba>
 80068be:	f108 0801 	add.w	r8, r8, #1
 80068c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068c6:	1a9b      	subs	r3, r3, r2
 80068c8:	eba3 030a 	sub.w	r3, r3, sl
 80068cc:	4543      	cmp	r3, r8
 80068ce:	dcee      	bgt.n	80068ae <_printf_float+0x386>
 80068d0:	e74a      	b.n	8006768 <_printf_float+0x240>
 80068d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068d4:	2a01      	cmp	r2, #1
 80068d6:	dc01      	bgt.n	80068dc <_printf_float+0x3b4>
 80068d8:	07db      	lsls	r3, r3, #31
 80068da:	d53a      	bpl.n	8006952 <_printf_float+0x42a>
 80068dc:	2301      	movs	r3, #1
 80068de:	4642      	mov	r2, r8
 80068e0:	4631      	mov	r1, r6
 80068e2:	4628      	mov	r0, r5
 80068e4:	47b8      	blx	r7
 80068e6:	3001      	adds	r0, #1
 80068e8:	f43f ae7b 	beq.w	80065e2 <_printf_float+0xba>
 80068ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068f0:	4631      	mov	r1, r6
 80068f2:	4628      	mov	r0, r5
 80068f4:	47b8      	blx	r7
 80068f6:	3001      	adds	r0, #1
 80068f8:	f108 0801 	add.w	r8, r8, #1
 80068fc:	f43f ae71 	beq.w	80065e2 <_printf_float+0xba>
 8006900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006902:	2200      	movs	r2, #0
 8006904:	f103 3aff 	add.w	sl, r3, #4294967295
 8006908:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800690c:	2300      	movs	r3, #0
 800690e:	f7fa f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 8006912:	b9c8      	cbnz	r0, 8006948 <_printf_float+0x420>
 8006914:	4653      	mov	r3, sl
 8006916:	4642      	mov	r2, r8
 8006918:	4631      	mov	r1, r6
 800691a:	4628      	mov	r0, r5
 800691c:	47b8      	blx	r7
 800691e:	3001      	adds	r0, #1
 8006920:	d10e      	bne.n	8006940 <_printf_float+0x418>
 8006922:	e65e      	b.n	80065e2 <_printf_float+0xba>
 8006924:	2301      	movs	r3, #1
 8006926:	4652      	mov	r2, sl
 8006928:	4631      	mov	r1, r6
 800692a:	4628      	mov	r0, r5
 800692c:	47b8      	blx	r7
 800692e:	3001      	adds	r0, #1
 8006930:	f43f ae57 	beq.w	80065e2 <_printf_float+0xba>
 8006934:	f108 0801 	add.w	r8, r8, #1
 8006938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800693a:	3b01      	subs	r3, #1
 800693c:	4543      	cmp	r3, r8
 800693e:	dcf1      	bgt.n	8006924 <_printf_float+0x3fc>
 8006940:	464b      	mov	r3, r9
 8006942:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006946:	e6de      	b.n	8006706 <_printf_float+0x1de>
 8006948:	f04f 0800 	mov.w	r8, #0
 800694c:	f104 0a1a 	add.w	sl, r4, #26
 8006950:	e7f2      	b.n	8006938 <_printf_float+0x410>
 8006952:	2301      	movs	r3, #1
 8006954:	e7df      	b.n	8006916 <_printf_float+0x3ee>
 8006956:	2301      	movs	r3, #1
 8006958:	464a      	mov	r2, r9
 800695a:	4631      	mov	r1, r6
 800695c:	4628      	mov	r0, r5
 800695e:	47b8      	blx	r7
 8006960:	3001      	adds	r0, #1
 8006962:	f43f ae3e 	beq.w	80065e2 <_printf_float+0xba>
 8006966:	f108 0801 	add.w	r8, r8, #1
 800696a:	68e3      	ldr	r3, [r4, #12]
 800696c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800696e:	1a9b      	subs	r3, r3, r2
 8006970:	4543      	cmp	r3, r8
 8006972:	dcf0      	bgt.n	8006956 <_printf_float+0x42e>
 8006974:	e6fc      	b.n	8006770 <_printf_float+0x248>
 8006976:	f04f 0800 	mov.w	r8, #0
 800697a:	f104 0919 	add.w	r9, r4, #25
 800697e:	e7f4      	b.n	800696a <_printf_float+0x442>
 8006980:	2900      	cmp	r1, #0
 8006982:	f43f ae8b 	beq.w	800669c <_printf_float+0x174>
 8006986:	2300      	movs	r3, #0
 8006988:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800698c:	ab09      	add	r3, sp, #36	; 0x24
 800698e:	9300      	str	r3, [sp, #0]
 8006990:	ec49 8b10 	vmov	d0, r8, r9
 8006994:	6022      	str	r2, [r4, #0]
 8006996:	f8cd a004 	str.w	sl, [sp, #4]
 800699a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800699e:	4628      	mov	r0, r5
 80069a0:	f7ff fd2e 	bl	8006400 <__cvt>
 80069a4:	4680      	mov	r8, r0
 80069a6:	e648      	b.n	800663a <_printf_float+0x112>

080069a8 <_printf_common>:
 80069a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069ac:	4691      	mov	r9, r2
 80069ae:	461f      	mov	r7, r3
 80069b0:	688a      	ldr	r2, [r1, #8]
 80069b2:	690b      	ldr	r3, [r1, #16]
 80069b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069b8:	4293      	cmp	r3, r2
 80069ba:	bfb8      	it	lt
 80069bc:	4613      	movlt	r3, r2
 80069be:	f8c9 3000 	str.w	r3, [r9]
 80069c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069c6:	4606      	mov	r6, r0
 80069c8:	460c      	mov	r4, r1
 80069ca:	b112      	cbz	r2, 80069d2 <_printf_common+0x2a>
 80069cc:	3301      	adds	r3, #1
 80069ce:	f8c9 3000 	str.w	r3, [r9]
 80069d2:	6823      	ldr	r3, [r4, #0]
 80069d4:	0699      	lsls	r1, r3, #26
 80069d6:	bf42      	ittt	mi
 80069d8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80069dc:	3302      	addmi	r3, #2
 80069de:	f8c9 3000 	strmi.w	r3, [r9]
 80069e2:	6825      	ldr	r5, [r4, #0]
 80069e4:	f015 0506 	ands.w	r5, r5, #6
 80069e8:	d107      	bne.n	80069fa <_printf_common+0x52>
 80069ea:	f104 0a19 	add.w	sl, r4, #25
 80069ee:	68e3      	ldr	r3, [r4, #12]
 80069f0:	f8d9 2000 	ldr.w	r2, [r9]
 80069f4:	1a9b      	subs	r3, r3, r2
 80069f6:	42ab      	cmp	r3, r5
 80069f8:	dc28      	bgt.n	8006a4c <_printf_common+0xa4>
 80069fa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80069fe:	6822      	ldr	r2, [r4, #0]
 8006a00:	3300      	adds	r3, #0
 8006a02:	bf18      	it	ne
 8006a04:	2301      	movne	r3, #1
 8006a06:	0692      	lsls	r2, r2, #26
 8006a08:	d42d      	bmi.n	8006a66 <_printf_common+0xbe>
 8006a0a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a0e:	4639      	mov	r1, r7
 8006a10:	4630      	mov	r0, r6
 8006a12:	47c0      	blx	r8
 8006a14:	3001      	adds	r0, #1
 8006a16:	d020      	beq.n	8006a5a <_printf_common+0xb2>
 8006a18:	6823      	ldr	r3, [r4, #0]
 8006a1a:	68e5      	ldr	r5, [r4, #12]
 8006a1c:	f8d9 2000 	ldr.w	r2, [r9]
 8006a20:	f003 0306 	and.w	r3, r3, #6
 8006a24:	2b04      	cmp	r3, #4
 8006a26:	bf08      	it	eq
 8006a28:	1aad      	subeq	r5, r5, r2
 8006a2a:	68a3      	ldr	r3, [r4, #8]
 8006a2c:	6922      	ldr	r2, [r4, #16]
 8006a2e:	bf0c      	ite	eq
 8006a30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a34:	2500      	movne	r5, #0
 8006a36:	4293      	cmp	r3, r2
 8006a38:	bfc4      	itt	gt
 8006a3a:	1a9b      	subgt	r3, r3, r2
 8006a3c:	18ed      	addgt	r5, r5, r3
 8006a3e:	f04f 0900 	mov.w	r9, #0
 8006a42:	341a      	adds	r4, #26
 8006a44:	454d      	cmp	r5, r9
 8006a46:	d11a      	bne.n	8006a7e <_printf_common+0xd6>
 8006a48:	2000      	movs	r0, #0
 8006a4a:	e008      	b.n	8006a5e <_printf_common+0xb6>
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	4652      	mov	r2, sl
 8006a50:	4639      	mov	r1, r7
 8006a52:	4630      	mov	r0, r6
 8006a54:	47c0      	blx	r8
 8006a56:	3001      	adds	r0, #1
 8006a58:	d103      	bne.n	8006a62 <_printf_common+0xba>
 8006a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a62:	3501      	adds	r5, #1
 8006a64:	e7c3      	b.n	80069ee <_printf_common+0x46>
 8006a66:	18e1      	adds	r1, r4, r3
 8006a68:	1c5a      	adds	r2, r3, #1
 8006a6a:	2030      	movs	r0, #48	; 0x30
 8006a6c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a70:	4422      	add	r2, r4
 8006a72:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a76:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a7a:	3302      	adds	r3, #2
 8006a7c:	e7c5      	b.n	8006a0a <_printf_common+0x62>
 8006a7e:	2301      	movs	r3, #1
 8006a80:	4622      	mov	r2, r4
 8006a82:	4639      	mov	r1, r7
 8006a84:	4630      	mov	r0, r6
 8006a86:	47c0      	blx	r8
 8006a88:	3001      	adds	r0, #1
 8006a8a:	d0e6      	beq.n	8006a5a <_printf_common+0xb2>
 8006a8c:	f109 0901 	add.w	r9, r9, #1
 8006a90:	e7d8      	b.n	8006a44 <_printf_common+0x9c>
	...

08006a94 <_printf_i>:
 8006a94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a98:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006a9c:	460c      	mov	r4, r1
 8006a9e:	7e09      	ldrb	r1, [r1, #24]
 8006aa0:	b085      	sub	sp, #20
 8006aa2:	296e      	cmp	r1, #110	; 0x6e
 8006aa4:	4617      	mov	r7, r2
 8006aa6:	4606      	mov	r6, r0
 8006aa8:	4698      	mov	r8, r3
 8006aaa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006aac:	f000 80b3 	beq.w	8006c16 <_printf_i+0x182>
 8006ab0:	d822      	bhi.n	8006af8 <_printf_i+0x64>
 8006ab2:	2963      	cmp	r1, #99	; 0x63
 8006ab4:	d036      	beq.n	8006b24 <_printf_i+0x90>
 8006ab6:	d80a      	bhi.n	8006ace <_printf_i+0x3a>
 8006ab8:	2900      	cmp	r1, #0
 8006aba:	f000 80b9 	beq.w	8006c30 <_printf_i+0x19c>
 8006abe:	2958      	cmp	r1, #88	; 0x58
 8006ac0:	f000 8083 	beq.w	8006bca <_printf_i+0x136>
 8006ac4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ac8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006acc:	e032      	b.n	8006b34 <_printf_i+0xa0>
 8006ace:	2964      	cmp	r1, #100	; 0x64
 8006ad0:	d001      	beq.n	8006ad6 <_printf_i+0x42>
 8006ad2:	2969      	cmp	r1, #105	; 0x69
 8006ad4:	d1f6      	bne.n	8006ac4 <_printf_i+0x30>
 8006ad6:	6820      	ldr	r0, [r4, #0]
 8006ad8:	6813      	ldr	r3, [r2, #0]
 8006ada:	0605      	lsls	r5, r0, #24
 8006adc:	f103 0104 	add.w	r1, r3, #4
 8006ae0:	d52a      	bpl.n	8006b38 <_printf_i+0xa4>
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	6011      	str	r1, [r2, #0]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	da03      	bge.n	8006af2 <_printf_i+0x5e>
 8006aea:	222d      	movs	r2, #45	; 0x2d
 8006aec:	425b      	negs	r3, r3
 8006aee:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006af2:	486f      	ldr	r0, [pc, #444]	; (8006cb0 <_printf_i+0x21c>)
 8006af4:	220a      	movs	r2, #10
 8006af6:	e039      	b.n	8006b6c <_printf_i+0xd8>
 8006af8:	2973      	cmp	r1, #115	; 0x73
 8006afa:	f000 809d 	beq.w	8006c38 <_printf_i+0x1a4>
 8006afe:	d808      	bhi.n	8006b12 <_printf_i+0x7e>
 8006b00:	296f      	cmp	r1, #111	; 0x6f
 8006b02:	d020      	beq.n	8006b46 <_printf_i+0xb2>
 8006b04:	2970      	cmp	r1, #112	; 0x70
 8006b06:	d1dd      	bne.n	8006ac4 <_printf_i+0x30>
 8006b08:	6823      	ldr	r3, [r4, #0]
 8006b0a:	f043 0320 	orr.w	r3, r3, #32
 8006b0e:	6023      	str	r3, [r4, #0]
 8006b10:	e003      	b.n	8006b1a <_printf_i+0x86>
 8006b12:	2975      	cmp	r1, #117	; 0x75
 8006b14:	d017      	beq.n	8006b46 <_printf_i+0xb2>
 8006b16:	2978      	cmp	r1, #120	; 0x78
 8006b18:	d1d4      	bne.n	8006ac4 <_printf_i+0x30>
 8006b1a:	2378      	movs	r3, #120	; 0x78
 8006b1c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006b20:	4864      	ldr	r0, [pc, #400]	; (8006cb4 <_printf_i+0x220>)
 8006b22:	e055      	b.n	8006bd0 <_printf_i+0x13c>
 8006b24:	6813      	ldr	r3, [r2, #0]
 8006b26:	1d19      	adds	r1, r3, #4
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	6011      	str	r1, [r2, #0]
 8006b2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b34:	2301      	movs	r3, #1
 8006b36:	e08c      	b.n	8006c52 <_printf_i+0x1be>
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6011      	str	r1, [r2, #0]
 8006b3c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006b40:	bf18      	it	ne
 8006b42:	b21b      	sxthne	r3, r3
 8006b44:	e7cf      	b.n	8006ae6 <_printf_i+0x52>
 8006b46:	6813      	ldr	r3, [r2, #0]
 8006b48:	6825      	ldr	r5, [r4, #0]
 8006b4a:	1d18      	adds	r0, r3, #4
 8006b4c:	6010      	str	r0, [r2, #0]
 8006b4e:	0628      	lsls	r0, r5, #24
 8006b50:	d501      	bpl.n	8006b56 <_printf_i+0xc2>
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	e002      	b.n	8006b5c <_printf_i+0xc8>
 8006b56:	0668      	lsls	r0, r5, #25
 8006b58:	d5fb      	bpl.n	8006b52 <_printf_i+0xbe>
 8006b5a:	881b      	ldrh	r3, [r3, #0]
 8006b5c:	4854      	ldr	r0, [pc, #336]	; (8006cb0 <_printf_i+0x21c>)
 8006b5e:	296f      	cmp	r1, #111	; 0x6f
 8006b60:	bf14      	ite	ne
 8006b62:	220a      	movne	r2, #10
 8006b64:	2208      	moveq	r2, #8
 8006b66:	2100      	movs	r1, #0
 8006b68:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b6c:	6865      	ldr	r5, [r4, #4]
 8006b6e:	60a5      	str	r5, [r4, #8]
 8006b70:	2d00      	cmp	r5, #0
 8006b72:	f2c0 8095 	blt.w	8006ca0 <_printf_i+0x20c>
 8006b76:	6821      	ldr	r1, [r4, #0]
 8006b78:	f021 0104 	bic.w	r1, r1, #4
 8006b7c:	6021      	str	r1, [r4, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d13d      	bne.n	8006bfe <_printf_i+0x16a>
 8006b82:	2d00      	cmp	r5, #0
 8006b84:	f040 808e 	bne.w	8006ca4 <_printf_i+0x210>
 8006b88:	4665      	mov	r5, ip
 8006b8a:	2a08      	cmp	r2, #8
 8006b8c:	d10b      	bne.n	8006ba6 <_printf_i+0x112>
 8006b8e:	6823      	ldr	r3, [r4, #0]
 8006b90:	07db      	lsls	r3, r3, #31
 8006b92:	d508      	bpl.n	8006ba6 <_printf_i+0x112>
 8006b94:	6923      	ldr	r3, [r4, #16]
 8006b96:	6862      	ldr	r2, [r4, #4]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	bfde      	ittt	le
 8006b9c:	2330      	movle	r3, #48	; 0x30
 8006b9e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006ba2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006ba6:	ebac 0305 	sub.w	r3, ip, r5
 8006baa:	6123      	str	r3, [r4, #16]
 8006bac:	f8cd 8000 	str.w	r8, [sp]
 8006bb0:	463b      	mov	r3, r7
 8006bb2:	aa03      	add	r2, sp, #12
 8006bb4:	4621      	mov	r1, r4
 8006bb6:	4630      	mov	r0, r6
 8006bb8:	f7ff fef6 	bl	80069a8 <_printf_common>
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	d14d      	bne.n	8006c5c <_printf_i+0x1c8>
 8006bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc4:	b005      	add	sp, #20
 8006bc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006bca:	4839      	ldr	r0, [pc, #228]	; (8006cb0 <_printf_i+0x21c>)
 8006bcc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006bd0:	6813      	ldr	r3, [r2, #0]
 8006bd2:	6821      	ldr	r1, [r4, #0]
 8006bd4:	1d1d      	adds	r5, r3, #4
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	6015      	str	r5, [r2, #0]
 8006bda:	060a      	lsls	r2, r1, #24
 8006bdc:	d50b      	bpl.n	8006bf6 <_printf_i+0x162>
 8006bde:	07ca      	lsls	r2, r1, #31
 8006be0:	bf44      	itt	mi
 8006be2:	f041 0120 	orrmi.w	r1, r1, #32
 8006be6:	6021      	strmi	r1, [r4, #0]
 8006be8:	b91b      	cbnz	r3, 8006bf2 <_printf_i+0x15e>
 8006bea:	6822      	ldr	r2, [r4, #0]
 8006bec:	f022 0220 	bic.w	r2, r2, #32
 8006bf0:	6022      	str	r2, [r4, #0]
 8006bf2:	2210      	movs	r2, #16
 8006bf4:	e7b7      	b.n	8006b66 <_printf_i+0xd2>
 8006bf6:	064d      	lsls	r5, r1, #25
 8006bf8:	bf48      	it	mi
 8006bfa:	b29b      	uxthmi	r3, r3
 8006bfc:	e7ef      	b.n	8006bde <_printf_i+0x14a>
 8006bfe:	4665      	mov	r5, ip
 8006c00:	fbb3 f1f2 	udiv	r1, r3, r2
 8006c04:	fb02 3311 	mls	r3, r2, r1, r3
 8006c08:	5cc3      	ldrb	r3, [r0, r3]
 8006c0a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006c0e:	460b      	mov	r3, r1
 8006c10:	2900      	cmp	r1, #0
 8006c12:	d1f5      	bne.n	8006c00 <_printf_i+0x16c>
 8006c14:	e7b9      	b.n	8006b8a <_printf_i+0xf6>
 8006c16:	6813      	ldr	r3, [r2, #0]
 8006c18:	6825      	ldr	r5, [r4, #0]
 8006c1a:	6961      	ldr	r1, [r4, #20]
 8006c1c:	1d18      	adds	r0, r3, #4
 8006c1e:	6010      	str	r0, [r2, #0]
 8006c20:	0628      	lsls	r0, r5, #24
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	d501      	bpl.n	8006c2a <_printf_i+0x196>
 8006c26:	6019      	str	r1, [r3, #0]
 8006c28:	e002      	b.n	8006c30 <_printf_i+0x19c>
 8006c2a:	066a      	lsls	r2, r5, #25
 8006c2c:	d5fb      	bpl.n	8006c26 <_printf_i+0x192>
 8006c2e:	8019      	strh	r1, [r3, #0]
 8006c30:	2300      	movs	r3, #0
 8006c32:	6123      	str	r3, [r4, #16]
 8006c34:	4665      	mov	r5, ip
 8006c36:	e7b9      	b.n	8006bac <_printf_i+0x118>
 8006c38:	6813      	ldr	r3, [r2, #0]
 8006c3a:	1d19      	adds	r1, r3, #4
 8006c3c:	6011      	str	r1, [r2, #0]
 8006c3e:	681d      	ldr	r5, [r3, #0]
 8006c40:	6862      	ldr	r2, [r4, #4]
 8006c42:	2100      	movs	r1, #0
 8006c44:	4628      	mov	r0, r5
 8006c46:	f7f9 facb 	bl	80001e0 <memchr>
 8006c4a:	b108      	cbz	r0, 8006c50 <_printf_i+0x1bc>
 8006c4c:	1b40      	subs	r0, r0, r5
 8006c4e:	6060      	str	r0, [r4, #4]
 8006c50:	6863      	ldr	r3, [r4, #4]
 8006c52:	6123      	str	r3, [r4, #16]
 8006c54:	2300      	movs	r3, #0
 8006c56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c5a:	e7a7      	b.n	8006bac <_printf_i+0x118>
 8006c5c:	6923      	ldr	r3, [r4, #16]
 8006c5e:	462a      	mov	r2, r5
 8006c60:	4639      	mov	r1, r7
 8006c62:	4630      	mov	r0, r6
 8006c64:	47c0      	blx	r8
 8006c66:	3001      	adds	r0, #1
 8006c68:	d0aa      	beq.n	8006bc0 <_printf_i+0x12c>
 8006c6a:	6823      	ldr	r3, [r4, #0]
 8006c6c:	079b      	lsls	r3, r3, #30
 8006c6e:	d413      	bmi.n	8006c98 <_printf_i+0x204>
 8006c70:	68e0      	ldr	r0, [r4, #12]
 8006c72:	9b03      	ldr	r3, [sp, #12]
 8006c74:	4298      	cmp	r0, r3
 8006c76:	bfb8      	it	lt
 8006c78:	4618      	movlt	r0, r3
 8006c7a:	e7a3      	b.n	8006bc4 <_printf_i+0x130>
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	464a      	mov	r2, r9
 8006c80:	4639      	mov	r1, r7
 8006c82:	4630      	mov	r0, r6
 8006c84:	47c0      	blx	r8
 8006c86:	3001      	adds	r0, #1
 8006c88:	d09a      	beq.n	8006bc0 <_printf_i+0x12c>
 8006c8a:	3501      	adds	r5, #1
 8006c8c:	68e3      	ldr	r3, [r4, #12]
 8006c8e:	9a03      	ldr	r2, [sp, #12]
 8006c90:	1a9b      	subs	r3, r3, r2
 8006c92:	42ab      	cmp	r3, r5
 8006c94:	dcf2      	bgt.n	8006c7c <_printf_i+0x1e8>
 8006c96:	e7eb      	b.n	8006c70 <_printf_i+0x1dc>
 8006c98:	2500      	movs	r5, #0
 8006c9a:	f104 0919 	add.w	r9, r4, #25
 8006c9e:	e7f5      	b.n	8006c8c <_printf_i+0x1f8>
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d1ac      	bne.n	8006bfe <_printf_i+0x16a>
 8006ca4:	7803      	ldrb	r3, [r0, #0]
 8006ca6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006caa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006cae:	e76c      	b.n	8006b8a <_printf_i+0xf6>
 8006cb0:	0800a006 	.word	0x0800a006
 8006cb4:	0800a017 	.word	0x0800a017

08006cb8 <_scanf_float>:
 8006cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cbc:	469a      	mov	sl, r3
 8006cbe:	688b      	ldr	r3, [r1, #8]
 8006cc0:	4616      	mov	r6, r2
 8006cc2:	1e5a      	subs	r2, r3, #1
 8006cc4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006cc8:	b087      	sub	sp, #28
 8006cca:	bf83      	ittte	hi
 8006ccc:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8006cd0:	189b      	addhi	r3, r3, r2
 8006cd2:	9301      	strhi	r3, [sp, #4]
 8006cd4:	2300      	movls	r3, #0
 8006cd6:	bf86      	itte	hi
 8006cd8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006cdc:	608b      	strhi	r3, [r1, #8]
 8006cde:	9301      	strls	r3, [sp, #4]
 8006ce0:	680b      	ldr	r3, [r1, #0]
 8006ce2:	4688      	mov	r8, r1
 8006ce4:	f04f 0b00 	mov.w	fp, #0
 8006ce8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006cec:	f848 3b1c 	str.w	r3, [r8], #28
 8006cf0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006cf4:	4607      	mov	r7, r0
 8006cf6:	460c      	mov	r4, r1
 8006cf8:	4645      	mov	r5, r8
 8006cfa:	465a      	mov	r2, fp
 8006cfc:	46d9      	mov	r9, fp
 8006cfe:	f8cd b008 	str.w	fp, [sp, #8]
 8006d02:	68a1      	ldr	r1, [r4, #8]
 8006d04:	b181      	cbz	r1, 8006d28 <_scanf_float+0x70>
 8006d06:	6833      	ldr	r3, [r6, #0]
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	2b49      	cmp	r3, #73	; 0x49
 8006d0c:	d071      	beq.n	8006df2 <_scanf_float+0x13a>
 8006d0e:	d84d      	bhi.n	8006dac <_scanf_float+0xf4>
 8006d10:	2b39      	cmp	r3, #57	; 0x39
 8006d12:	d840      	bhi.n	8006d96 <_scanf_float+0xde>
 8006d14:	2b31      	cmp	r3, #49	; 0x31
 8006d16:	f080 8088 	bcs.w	8006e2a <_scanf_float+0x172>
 8006d1a:	2b2d      	cmp	r3, #45	; 0x2d
 8006d1c:	f000 8090 	beq.w	8006e40 <_scanf_float+0x188>
 8006d20:	d815      	bhi.n	8006d4e <_scanf_float+0x96>
 8006d22:	2b2b      	cmp	r3, #43	; 0x2b
 8006d24:	f000 808c 	beq.w	8006e40 <_scanf_float+0x188>
 8006d28:	f1b9 0f00 	cmp.w	r9, #0
 8006d2c:	d003      	beq.n	8006d36 <_scanf_float+0x7e>
 8006d2e:	6823      	ldr	r3, [r4, #0]
 8006d30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d34:	6023      	str	r3, [r4, #0]
 8006d36:	3a01      	subs	r2, #1
 8006d38:	2a01      	cmp	r2, #1
 8006d3a:	f200 80ea 	bhi.w	8006f12 <_scanf_float+0x25a>
 8006d3e:	4545      	cmp	r5, r8
 8006d40:	f200 80dc 	bhi.w	8006efc <_scanf_float+0x244>
 8006d44:	2601      	movs	r6, #1
 8006d46:	4630      	mov	r0, r6
 8006d48:	b007      	add	sp, #28
 8006d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d4e:	2b2e      	cmp	r3, #46	; 0x2e
 8006d50:	f000 809f 	beq.w	8006e92 <_scanf_float+0x1da>
 8006d54:	2b30      	cmp	r3, #48	; 0x30
 8006d56:	d1e7      	bne.n	8006d28 <_scanf_float+0x70>
 8006d58:	6820      	ldr	r0, [r4, #0]
 8006d5a:	f410 7f80 	tst.w	r0, #256	; 0x100
 8006d5e:	d064      	beq.n	8006e2a <_scanf_float+0x172>
 8006d60:	9b01      	ldr	r3, [sp, #4]
 8006d62:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8006d66:	6020      	str	r0, [r4, #0]
 8006d68:	f109 0901 	add.w	r9, r9, #1
 8006d6c:	b11b      	cbz	r3, 8006d76 <_scanf_float+0xbe>
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	3101      	adds	r1, #1
 8006d72:	9301      	str	r3, [sp, #4]
 8006d74:	60a1      	str	r1, [r4, #8]
 8006d76:	68a3      	ldr	r3, [r4, #8]
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	60a3      	str	r3, [r4, #8]
 8006d7c:	6923      	ldr	r3, [r4, #16]
 8006d7e:	3301      	adds	r3, #1
 8006d80:	6123      	str	r3, [r4, #16]
 8006d82:	6873      	ldr	r3, [r6, #4]
 8006d84:	3b01      	subs	r3, #1
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	6073      	str	r3, [r6, #4]
 8006d8a:	f340 80ac 	ble.w	8006ee6 <_scanf_float+0x22e>
 8006d8e:	6833      	ldr	r3, [r6, #0]
 8006d90:	3301      	adds	r3, #1
 8006d92:	6033      	str	r3, [r6, #0]
 8006d94:	e7b5      	b.n	8006d02 <_scanf_float+0x4a>
 8006d96:	2b45      	cmp	r3, #69	; 0x45
 8006d98:	f000 8085 	beq.w	8006ea6 <_scanf_float+0x1ee>
 8006d9c:	2b46      	cmp	r3, #70	; 0x46
 8006d9e:	d06a      	beq.n	8006e76 <_scanf_float+0x1be>
 8006da0:	2b41      	cmp	r3, #65	; 0x41
 8006da2:	d1c1      	bne.n	8006d28 <_scanf_float+0x70>
 8006da4:	2a01      	cmp	r2, #1
 8006da6:	d1bf      	bne.n	8006d28 <_scanf_float+0x70>
 8006da8:	2202      	movs	r2, #2
 8006daa:	e046      	b.n	8006e3a <_scanf_float+0x182>
 8006dac:	2b65      	cmp	r3, #101	; 0x65
 8006dae:	d07a      	beq.n	8006ea6 <_scanf_float+0x1ee>
 8006db0:	d818      	bhi.n	8006de4 <_scanf_float+0x12c>
 8006db2:	2b54      	cmp	r3, #84	; 0x54
 8006db4:	d066      	beq.n	8006e84 <_scanf_float+0x1cc>
 8006db6:	d811      	bhi.n	8006ddc <_scanf_float+0x124>
 8006db8:	2b4e      	cmp	r3, #78	; 0x4e
 8006dba:	d1b5      	bne.n	8006d28 <_scanf_float+0x70>
 8006dbc:	2a00      	cmp	r2, #0
 8006dbe:	d146      	bne.n	8006e4e <_scanf_float+0x196>
 8006dc0:	f1b9 0f00 	cmp.w	r9, #0
 8006dc4:	d145      	bne.n	8006e52 <_scanf_float+0x19a>
 8006dc6:	6821      	ldr	r1, [r4, #0]
 8006dc8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006dcc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006dd0:	d13f      	bne.n	8006e52 <_scanf_float+0x19a>
 8006dd2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006dd6:	6021      	str	r1, [r4, #0]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	e02e      	b.n	8006e3a <_scanf_float+0x182>
 8006ddc:	2b59      	cmp	r3, #89	; 0x59
 8006dde:	d01e      	beq.n	8006e1e <_scanf_float+0x166>
 8006de0:	2b61      	cmp	r3, #97	; 0x61
 8006de2:	e7de      	b.n	8006da2 <_scanf_float+0xea>
 8006de4:	2b6e      	cmp	r3, #110	; 0x6e
 8006de6:	d0e9      	beq.n	8006dbc <_scanf_float+0x104>
 8006de8:	d815      	bhi.n	8006e16 <_scanf_float+0x15e>
 8006dea:	2b66      	cmp	r3, #102	; 0x66
 8006dec:	d043      	beq.n	8006e76 <_scanf_float+0x1be>
 8006dee:	2b69      	cmp	r3, #105	; 0x69
 8006df0:	d19a      	bne.n	8006d28 <_scanf_float+0x70>
 8006df2:	f1bb 0f00 	cmp.w	fp, #0
 8006df6:	d138      	bne.n	8006e6a <_scanf_float+0x1b2>
 8006df8:	f1b9 0f00 	cmp.w	r9, #0
 8006dfc:	d197      	bne.n	8006d2e <_scanf_float+0x76>
 8006dfe:	6821      	ldr	r1, [r4, #0]
 8006e00:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006e04:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006e08:	d195      	bne.n	8006d36 <_scanf_float+0x7e>
 8006e0a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006e0e:	6021      	str	r1, [r4, #0]
 8006e10:	f04f 0b01 	mov.w	fp, #1
 8006e14:	e011      	b.n	8006e3a <_scanf_float+0x182>
 8006e16:	2b74      	cmp	r3, #116	; 0x74
 8006e18:	d034      	beq.n	8006e84 <_scanf_float+0x1cc>
 8006e1a:	2b79      	cmp	r3, #121	; 0x79
 8006e1c:	d184      	bne.n	8006d28 <_scanf_float+0x70>
 8006e1e:	f1bb 0f07 	cmp.w	fp, #7
 8006e22:	d181      	bne.n	8006d28 <_scanf_float+0x70>
 8006e24:	f04f 0b08 	mov.w	fp, #8
 8006e28:	e007      	b.n	8006e3a <_scanf_float+0x182>
 8006e2a:	eb12 0f0b 	cmn.w	r2, fp
 8006e2e:	f47f af7b 	bne.w	8006d28 <_scanf_float+0x70>
 8006e32:	6821      	ldr	r1, [r4, #0]
 8006e34:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006e38:	6021      	str	r1, [r4, #0]
 8006e3a:	702b      	strb	r3, [r5, #0]
 8006e3c:	3501      	adds	r5, #1
 8006e3e:	e79a      	b.n	8006d76 <_scanf_float+0xbe>
 8006e40:	6821      	ldr	r1, [r4, #0]
 8006e42:	0608      	lsls	r0, r1, #24
 8006e44:	f57f af70 	bpl.w	8006d28 <_scanf_float+0x70>
 8006e48:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006e4c:	e7f4      	b.n	8006e38 <_scanf_float+0x180>
 8006e4e:	2a02      	cmp	r2, #2
 8006e50:	d047      	beq.n	8006ee2 <_scanf_float+0x22a>
 8006e52:	f1bb 0f01 	cmp.w	fp, #1
 8006e56:	d003      	beq.n	8006e60 <_scanf_float+0x1a8>
 8006e58:	f1bb 0f04 	cmp.w	fp, #4
 8006e5c:	f47f af64 	bne.w	8006d28 <_scanf_float+0x70>
 8006e60:	f10b 0b01 	add.w	fp, fp, #1
 8006e64:	fa5f fb8b 	uxtb.w	fp, fp
 8006e68:	e7e7      	b.n	8006e3a <_scanf_float+0x182>
 8006e6a:	f1bb 0f03 	cmp.w	fp, #3
 8006e6e:	d0f7      	beq.n	8006e60 <_scanf_float+0x1a8>
 8006e70:	f1bb 0f05 	cmp.w	fp, #5
 8006e74:	e7f2      	b.n	8006e5c <_scanf_float+0x1a4>
 8006e76:	f1bb 0f02 	cmp.w	fp, #2
 8006e7a:	f47f af55 	bne.w	8006d28 <_scanf_float+0x70>
 8006e7e:	f04f 0b03 	mov.w	fp, #3
 8006e82:	e7da      	b.n	8006e3a <_scanf_float+0x182>
 8006e84:	f1bb 0f06 	cmp.w	fp, #6
 8006e88:	f47f af4e 	bne.w	8006d28 <_scanf_float+0x70>
 8006e8c:	f04f 0b07 	mov.w	fp, #7
 8006e90:	e7d3      	b.n	8006e3a <_scanf_float+0x182>
 8006e92:	6821      	ldr	r1, [r4, #0]
 8006e94:	0588      	lsls	r0, r1, #22
 8006e96:	f57f af47 	bpl.w	8006d28 <_scanf_float+0x70>
 8006e9a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006e9e:	6021      	str	r1, [r4, #0]
 8006ea0:	f8cd 9008 	str.w	r9, [sp, #8]
 8006ea4:	e7c9      	b.n	8006e3a <_scanf_float+0x182>
 8006ea6:	6821      	ldr	r1, [r4, #0]
 8006ea8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8006eac:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006eb0:	d006      	beq.n	8006ec0 <_scanf_float+0x208>
 8006eb2:	0548      	lsls	r0, r1, #21
 8006eb4:	f57f af38 	bpl.w	8006d28 <_scanf_float+0x70>
 8006eb8:	f1b9 0f00 	cmp.w	r9, #0
 8006ebc:	f43f af3b 	beq.w	8006d36 <_scanf_float+0x7e>
 8006ec0:	0588      	lsls	r0, r1, #22
 8006ec2:	bf58      	it	pl
 8006ec4:	9802      	ldrpl	r0, [sp, #8]
 8006ec6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006eca:	bf58      	it	pl
 8006ecc:	eba9 0000 	subpl.w	r0, r9, r0
 8006ed0:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006ed4:	bf58      	it	pl
 8006ed6:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006eda:	6021      	str	r1, [r4, #0]
 8006edc:	f04f 0900 	mov.w	r9, #0
 8006ee0:	e7ab      	b.n	8006e3a <_scanf_float+0x182>
 8006ee2:	2203      	movs	r2, #3
 8006ee4:	e7a9      	b.n	8006e3a <_scanf_float+0x182>
 8006ee6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006eea:	9205      	str	r2, [sp, #20]
 8006eec:	4631      	mov	r1, r6
 8006eee:	4638      	mov	r0, r7
 8006ef0:	4798      	blx	r3
 8006ef2:	9a05      	ldr	r2, [sp, #20]
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	f43f af04 	beq.w	8006d02 <_scanf_float+0x4a>
 8006efa:	e715      	b.n	8006d28 <_scanf_float+0x70>
 8006efc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f00:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006f04:	4632      	mov	r2, r6
 8006f06:	4638      	mov	r0, r7
 8006f08:	4798      	blx	r3
 8006f0a:	6923      	ldr	r3, [r4, #16]
 8006f0c:	3b01      	subs	r3, #1
 8006f0e:	6123      	str	r3, [r4, #16]
 8006f10:	e715      	b.n	8006d3e <_scanf_float+0x86>
 8006f12:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006f16:	2b06      	cmp	r3, #6
 8006f18:	d80a      	bhi.n	8006f30 <_scanf_float+0x278>
 8006f1a:	f1bb 0f02 	cmp.w	fp, #2
 8006f1e:	d968      	bls.n	8006ff2 <_scanf_float+0x33a>
 8006f20:	f1ab 0b03 	sub.w	fp, fp, #3
 8006f24:	fa5f fb8b 	uxtb.w	fp, fp
 8006f28:	eba5 0b0b 	sub.w	fp, r5, fp
 8006f2c:	455d      	cmp	r5, fp
 8006f2e:	d14b      	bne.n	8006fc8 <_scanf_float+0x310>
 8006f30:	6823      	ldr	r3, [r4, #0]
 8006f32:	05da      	lsls	r2, r3, #23
 8006f34:	d51f      	bpl.n	8006f76 <_scanf_float+0x2be>
 8006f36:	055b      	lsls	r3, r3, #21
 8006f38:	d468      	bmi.n	800700c <_scanf_float+0x354>
 8006f3a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006f3e:	6923      	ldr	r3, [r4, #16]
 8006f40:	2965      	cmp	r1, #101	; 0x65
 8006f42:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f46:	f105 3bff 	add.w	fp, r5, #4294967295
 8006f4a:	6123      	str	r3, [r4, #16]
 8006f4c:	d00d      	beq.n	8006f6a <_scanf_float+0x2b2>
 8006f4e:	2945      	cmp	r1, #69	; 0x45
 8006f50:	d00b      	beq.n	8006f6a <_scanf_float+0x2b2>
 8006f52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f56:	4632      	mov	r2, r6
 8006f58:	4638      	mov	r0, r7
 8006f5a:	4798      	blx	r3
 8006f5c:	6923      	ldr	r3, [r4, #16]
 8006f5e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8006f62:	3b01      	subs	r3, #1
 8006f64:	f1a5 0b02 	sub.w	fp, r5, #2
 8006f68:	6123      	str	r3, [r4, #16]
 8006f6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f6e:	4632      	mov	r2, r6
 8006f70:	4638      	mov	r0, r7
 8006f72:	4798      	blx	r3
 8006f74:	465d      	mov	r5, fp
 8006f76:	6826      	ldr	r6, [r4, #0]
 8006f78:	f016 0610 	ands.w	r6, r6, #16
 8006f7c:	d17a      	bne.n	8007074 <_scanf_float+0x3bc>
 8006f7e:	702e      	strb	r6, [r5, #0]
 8006f80:	6823      	ldr	r3, [r4, #0]
 8006f82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f8a:	d142      	bne.n	8007012 <_scanf_float+0x35a>
 8006f8c:	9b02      	ldr	r3, [sp, #8]
 8006f8e:	eba9 0303 	sub.w	r3, r9, r3
 8006f92:	425a      	negs	r2, r3
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d149      	bne.n	800702c <_scanf_float+0x374>
 8006f98:	2200      	movs	r2, #0
 8006f9a:	4641      	mov	r1, r8
 8006f9c:	4638      	mov	r0, r7
 8006f9e:	f000 fea3 	bl	8007ce8 <_strtod_r>
 8006fa2:	6825      	ldr	r5, [r4, #0]
 8006fa4:	f8da 3000 	ldr.w	r3, [sl]
 8006fa8:	f015 0f02 	tst.w	r5, #2
 8006fac:	f103 0204 	add.w	r2, r3, #4
 8006fb0:	ec59 8b10 	vmov	r8, r9, d0
 8006fb4:	f8ca 2000 	str.w	r2, [sl]
 8006fb8:	d043      	beq.n	8007042 <_scanf_float+0x38a>
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	e9c3 8900 	strd	r8, r9, [r3]
 8006fc0:	68e3      	ldr	r3, [r4, #12]
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	60e3      	str	r3, [r4, #12]
 8006fc6:	e6be      	b.n	8006d46 <_scanf_float+0x8e>
 8006fc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fcc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006fd0:	4632      	mov	r2, r6
 8006fd2:	4638      	mov	r0, r7
 8006fd4:	4798      	blx	r3
 8006fd6:	6923      	ldr	r3, [r4, #16]
 8006fd8:	3b01      	subs	r3, #1
 8006fda:	6123      	str	r3, [r4, #16]
 8006fdc:	e7a6      	b.n	8006f2c <_scanf_float+0x274>
 8006fde:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fe2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006fe6:	4632      	mov	r2, r6
 8006fe8:	4638      	mov	r0, r7
 8006fea:	4798      	blx	r3
 8006fec:	6923      	ldr	r3, [r4, #16]
 8006fee:	3b01      	subs	r3, #1
 8006ff0:	6123      	str	r3, [r4, #16]
 8006ff2:	4545      	cmp	r5, r8
 8006ff4:	d8f3      	bhi.n	8006fde <_scanf_float+0x326>
 8006ff6:	e6a5      	b.n	8006d44 <_scanf_float+0x8c>
 8006ff8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ffc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007000:	4632      	mov	r2, r6
 8007002:	4638      	mov	r0, r7
 8007004:	4798      	blx	r3
 8007006:	6923      	ldr	r3, [r4, #16]
 8007008:	3b01      	subs	r3, #1
 800700a:	6123      	str	r3, [r4, #16]
 800700c:	4545      	cmp	r5, r8
 800700e:	d8f3      	bhi.n	8006ff8 <_scanf_float+0x340>
 8007010:	e698      	b.n	8006d44 <_scanf_float+0x8c>
 8007012:	9b03      	ldr	r3, [sp, #12]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d0bf      	beq.n	8006f98 <_scanf_float+0x2e0>
 8007018:	9904      	ldr	r1, [sp, #16]
 800701a:	230a      	movs	r3, #10
 800701c:	4632      	mov	r2, r6
 800701e:	3101      	adds	r1, #1
 8007020:	4638      	mov	r0, r7
 8007022:	f000 feed 	bl	8007e00 <_strtol_r>
 8007026:	9b03      	ldr	r3, [sp, #12]
 8007028:	9d04      	ldr	r5, [sp, #16]
 800702a:	1ac2      	subs	r2, r0, r3
 800702c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007030:	429d      	cmp	r5, r3
 8007032:	bf28      	it	cs
 8007034:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8007038:	490f      	ldr	r1, [pc, #60]	; (8007078 <_scanf_float+0x3c0>)
 800703a:	4628      	mov	r0, r5
 800703c:	f000 f824 	bl	8007088 <siprintf>
 8007040:	e7aa      	b.n	8006f98 <_scanf_float+0x2e0>
 8007042:	f015 0504 	ands.w	r5, r5, #4
 8007046:	d1b8      	bne.n	8006fba <_scanf_float+0x302>
 8007048:	681f      	ldr	r7, [r3, #0]
 800704a:	ee10 2a10 	vmov	r2, s0
 800704e:	464b      	mov	r3, r9
 8007050:	ee10 0a10 	vmov	r0, s0
 8007054:	4649      	mov	r1, r9
 8007056:	f7f9 fd69 	bl	8000b2c <__aeabi_dcmpun>
 800705a:	b128      	cbz	r0, 8007068 <_scanf_float+0x3b0>
 800705c:	4628      	mov	r0, r5
 800705e:	f000 f80d 	bl	800707c <nanf>
 8007062:	ed87 0a00 	vstr	s0, [r7]
 8007066:	e7ab      	b.n	8006fc0 <_scanf_float+0x308>
 8007068:	4640      	mov	r0, r8
 800706a:	4649      	mov	r1, r9
 800706c:	f7f9 fdbc 	bl	8000be8 <__aeabi_d2f>
 8007070:	6038      	str	r0, [r7, #0]
 8007072:	e7a5      	b.n	8006fc0 <_scanf_float+0x308>
 8007074:	2600      	movs	r6, #0
 8007076:	e666      	b.n	8006d46 <_scanf_float+0x8e>
 8007078:	0800a028 	.word	0x0800a028

0800707c <nanf>:
 800707c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007084 <nanf+0x8>
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	7fc00000 	.word	0x7fc00000

08007088 <siprintf>:
 8007088:	b40e      	push	{r1, r2, r3}
 800708a:	b500      	push	{lr}
 800708c:	b09c      	sub	sp, #112	; 0x70
 800708e:	ab1d      	add	r3, sp, #116	; 0x74
 8007090:	9002      	str	r0, [sp, #8]
 8007092:	9006      	str	r0, [sp, #24]
 8007094:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007098:	4809      	ldr	r0, [pc, #36]	; (80070c0 <siprintf+0x38>)
 800709a:	9107      	str	r1, [sp, #28]
 800709c:	9104      	str	r1, [sp, #16]
 800709e:	4909      	ldr	r1, [pc, #36]	; (80070c4 <siprintf+0x3c>)
 80070a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80070a4:	9105      	str	r1, [sp, #20]
 80070a6:	6800      	ldr	r0, [r0, #0]
 80070a8:	9301      	str	r3, [sp, #4]
 80070aa:	a902      	add	r1, sp, #8
 80070ac:	f002 fd6e 	bl	8009b8c <_svfiprintf_r>
 80070b0:	9b02      	ldr	r3, [sp, #8]
 80070b2:	2200      	movs	r2, #0
 80070b4:	701a      	strb	r2, [r3, #0]
 80070b6:	b01c      	add	sp, #112	; 0x70
 80070b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80070bc:	b003      	add	sp, #12
 80070be:	4770      	bx	lr
 80070c0:	2000000c 	.word	0x2000000c
 80070c4:	ffff0208 	.word	0xffff0208

080070c8 <sulp>:
 80070c8:	b570      	push	{r4, r5, r6, lr}
 80070ca:	4604      	mov	r4, r0
 80070cc:	460d      	mov	r5, r1
 80070ce:	ec45 4b10 	vmov	d0, r4, r5
 80070d2:	4616      	mov	r6, r2
 80070d4:	f002 fb16 	bl	8009704 <__ulp>
 80070d8:	ec51 0b10 	vmov	r0, r1, d0
 80070dc:	b17e      	cbz	r6, 80070fe <sulp+0x36>
 80070de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80070e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	dd09      	ble.n	80070fe <sulp+0x36>
 80070ea:	051b      	lsls	r3, r3, #20
 80070ec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80070f0:	2400      	movs	r4, #0
 80070f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80070f6:	4622      	mov	r2, r4
 80070f8:	462b      	mov	r3, r5
 80070fa:	f7f9 fa7d 	bl	80005f8 <__aeabi_dmul>
 80070fe:	bd70      	pop	{r4, r5, r6, pc}

08007100 <_strtod_l>:
 8007100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007104:	461f      	mov	r7, r3
 8007106:	b0a1      	sub	sp, #132	; 0x84
 8007108:	2300      	movs	r3, #0
 800710a:	4681      	mov	r9, r0
 800710c:	4638      	mov	r0, r7
 800710e:	460e      	mov	r6, r1
 8007110:	9217      	str	r2, [sp, #92]	; 0x5c
 8007112:	931c      	str	r3, [sp, #112]	; 0x70
 8007114:	f001 fff5 	bl	8009102 <__localeconv_l>
 8007118:	4680      	mov	r8, r0
 800711a:	6800      	ldr	r0, [r0, #0]
 800711c:	f7f9 f858 	bl	80001d0 <strlen>
 8007120:	f04f 0a00 	mov.w	sl, #0
 8007124:	4604      	mov	r4, r0
 8007126:	f04f 0b00 	mov.w	fp, #0
 800712a:	961b      	str	r6, [sp, #108]	; 0x6c
 800712c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800712e:	781a      	ldrb	r2, [r3, #0]
 8007130:	2a0d      	cmp	r2, #13
 8007132:	d832      	bhi.n	800719a <_strtod_l+0x9a>
 8007134:	2a09      	cmp	r2, #9
 8007136:	d236      	bcs.n	80071a6 <_strtod_l+0xa6>
 8007138:	2a00      	cmp	r2, #0
 800713a:	d03e      	beq.n	80071ba <_strtod_l+0xba>
 800713c:	2300      	movs	r3, #0
 800713e:	930d      	str	r3, [sp, #52]	; 0x34
 8007140:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007142:	782b      	ldrb	r3, [r5, #0]
 8007144:	2b30      	cmp	r3, #48	; 0x30
 8007146:	f040 80ac 	bne.w	80072a2 <_strtod_l+0x1a2>
 800714a:	786b      	ldrb	r3, [r5, #1]
 800714c:	2b58      	cmp	r3, #88	; 0x58
 800714e:	d001      	beq.n	8007154 <_strtod_l+0x54>
 8007150:	2b78      	cmp	r3, #120	; 0x78
 8007152:	d167      	bne.n	8007224 <_strtod_l+0x124>
 8007154:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007156:	9301      	str	r3, [sp, #4]
 8007158:	ab1c      	add	r3, sp, #112	; 0x70
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	9702      	str	r7, [sp, #8]
 800715e:	ab1d      	add	r3, sp, #116	; 0x74
 8007160:	4a88      	ldr	r2, [pc, #544]	; (8007384 <_strtod_l+0x284>)
 8007162:	a91b      	add	r1, sp, #108	; 0x6c
 8007164:	4648      	mov	r0, r9
 8007166:	f001 fcf2 	bl	8008b4e <__gethex>
 800716a:	f010 0407 	ands.w	r4, r0, #7
 800716e:	4606      	mov	r6, r0
 8007170:	d005      	beq.n	800717e <_strtod_l+0x7e>
 8007172:	2c06      	cmp	r4, #6
 8007174:	d12b      	bne.n	80071ce <_strtod_l+0xce>
 8007176:	3501      	adds	r5, #1
 8007178:	2300      	movs	r3, #0
 800717a:	951b      	str	r5, [sp, #108]	; 0x6c
 800717c:	930d      	str	r3, [sp, #52]	; 0x34
 800717e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007180:	2b00      	cmp	r3, #0
 8007182:	f040 859a 	bne.w	8007cba <_strtod_l+0xbba>
 8007186:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007188:	b1e3      	cbz	r3, 80071c4 <_strtod_l+0xc4>
 800718a:	4652      	mov	r2, sl
 800718c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007190:	ec43 2b10 	vmov	d0, r2, r3
 8007194:	b021      	add	sp, #132	; 0x84
 8007196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800719a:	2a2b      	cmp	r2, #43	; 0x2b
 800719c:	d015      	beq.n	80071ca <_strtod_l+0xca>
 800719e:	2a2d      	cmp	r2, #45	; 0x2d
 80071a0:	d004      	beq.n	80071ac <_strtod_l+0xac>
 80071a2:	2a20      	cmp	r2, #32
 80071a4:	d1ca      	bne.n	800713c <_strtod_l+0x3c>
 80071a6:	3301      	adds	r3, #1
 80071a8:	931b      	str	r3, [sp, #108]	; 0x6c
 80071aa:	e7bf      	b.n	800712c <_strtod_l+0x2c>
 80071ac:	2201      	movs	r2, #1
 80071ae:	920d      	str	r2, [sp, #52]	; 0x34
 80071b0:	1c5a      	adds	r2, r3, #1
 80071b2:	921b      	str	r2, [sp, #108]	; 0x6c
 80071b4:	785b      	ldrb	r3, [r3, #1]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1c2      	bne.n	8007140 <_strtod_l+0x40>
 80071ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071bc:	961b      	str	r6, [sp, #108]	; 0x6c
 80071be:	2b00      	cmp	r3, #0
 80071c0:	f040 8579 	bne.w	8007cb6 <_strtod_l+0xbb6>
 80071c4:	4652      	mov	r2, sl
 80071c6:	465b      	mov	r3, fp
 80071c8:	e7e2      	b.n	8007190 <_strtod_l+0x90>
 80071ca:	2200      	movs	r2, #0
 80071cc:	e7ef      	b.n	80071ae <_strtod_l+0xae>
 80071ce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80071d0:	b13a      	cbz	r2, 80071e2 <_strtod_l+0xe2>
 80071d2:	2135      	movs	r1, #53	; 0x35
 80071d4:	a81e      	add	r0, sp, #120	; 0x78
 80071d6:	f002 fb8d 	bl	80098f4 <__copybits>
 80071da:	991c      	ldr	r1, [sp, #112]	; 0x70
 80071dc:	4648      	mov	r0, r9
 80071de:	f001 fffa 	bl	80091d6 <_Bfree>
 80071e2:	3c01      	subs	r4, #1
 80071e4:	2c04      	cmp	r4, #4
 80071e6:	d806      	bhi.n	80071f6 <_strtod_l+0xf6>
 80071e8:	e8df f004 	tbb	[pc, r4]
 80071ec:	1714030a 	.word	0x1714030a
 80071f0:	0a          	.byte	0x0a
 80071f1:	00          	.byte	0x00
 80071f2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80071f6:	0730      	lsls	r0, r6, #28
 80071f8:	d5c1      	bpl.n	800717e <_strtod_l+0x7e>
 80071fa:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80071fe:	e7be      	b.n	800717e <_strtod_l+0x7e>
 8007200:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8007204:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007206:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800720a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800720e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007212:	e7f0      	b.n	80071f6 <_strtod_l+0xf6>
 8007214:	f8df b170 	ldr.w	fp, [pc, #368]	; 8007388 <_strtod_l+0x288>
 8007218:	e7ed      	b.n	80071f6 <_strtod_l+0xf6>
 800721a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800721e:	f04f 3aff 	mov.w	sl, #4294967295
 8007222:	e7e8      	b.n	80071f6 <_strtod_l+0xf6>
 8007224:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007226:	1c5a      	adds	r2, r3, #1
 8007228:	921b      	str	r2, [sp, #108]	; 0x6c
 800722a:	785b      	ldrb	r3, [r3, #1]
 800722c:	2b30      	cmp	r3, #48	; 0x30
 800722e:	d0f9      	beq.n	8007224 <_strtod_l+0x124>
 8007230:	2b00      	cmp	r3, #0
 8007232:	d0a4      	beq.n	800717e <_strtod_l+0x7e>
 8007234:	2301      	movs	r3, #1
 8007236:	2500      	movs	r5, #0
 8007238:	9306      	str	r3, [sp, #24]
 800723a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800723c:	9308      	str	r3, [sp, #32]
 800723e:	9507      	str	r5, [sp, #28]
 8007240:	9505      	str	r5, [sp, #20]
 8007242:	220a      	movs	r2, #10
 8007244:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007246:	7807      	ldrb	r7, [r0, #0]
 8007248:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800724c:	b2d9      	uxtb	r1, r3
 800724e:	2909      	cmp	r1, #9
 8007250:	d929      	bls.n	80072a6 <_strtod_l+0x1a6>
 8007252:	4622      	mov	r2, r4
 8007254:	f8d8 1000 	ldr.w	r1, [r8]
 8007258:	f002 fda0 	bl	8009d9c <strncmp>
 800725c:	2800      	cmp	r0, #0
 800725e:	d031      	beq.n	80072c4 <_strtod_l+0x1c4>
 8007260:	2000      	movs	r0, #0
 8007262:	9c05      	ldr	r4, [sp, #20]
 8007264:	9004      	str	r0, [sp, #16]
 8007266:	463b      	mov	r3, r7
 8007268:	4602      	mov	r2, r0
 800726a:	2b65      	cmp	r3, #101	; 0x65
 800726c:	d001      	beq.n	8007272 <_strtod_l+0x172>
 800726e:	2b45      	cmp	r3, #69	; 0x45
 8007270:	d114      	bne.n	800729c <_strtod_l+0x19c>
 8007272:	b924      	cbnz	r4, 800727e <_strtod_l+0x17e>
 8007274:	b910      	cbnz	r0, 800727c <_strtod_l+0x17c>
 8007276:	9b06      	ldr	r3, [sp, #24]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d09e      	beq.n	80071ba <_strtod_l+0xba>
 800727c:	2400      	movs	r4, #0
 800727e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007280:	1c73      	adds	r3, r6, #1
 8007282:	931b      	str	r3, [sp, #108]	; 0x6c
 8007284:	7873      	ldrb	r3, [r6, #1]
 8007286:	2b2b      	cmp	r3, #43	; 0x2b
 8007288:	d078      	beq.n	800737c <_strtod_l+0x27c>
 800728a:	2b2d      	cmp	r3, #45	; 0x2d
 800728c:	d070      	beq.n	8007370 <_strtod_l+0x270>
 800728e:	f04f 0c00 	mov.w	ip, #0
 8007292:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8007296:	2f09      	cmp	r7, #9
 8007298:	d97c      	bls.n	8007394 <_strtod_l+0x294>
 800729a:	961b      	str	r6, [sp, #108]	; 0x6c
 800729c:	f04f 0e00 	mov.w	lr, #0
 80072a0:	e09a      	b.n	80073d8 <_strtod_l+0x2d8>
 80072a2:	2300      	movs	r3, #0
 80072a4:	e7c7      	b.n	8007236 <_strtod_l+0x136>
 80072a6:	9905      	ldr	r1, [sp, #20]
 80072a8:	2908      	cmp	r1, #8
 80072aa:	bfdd      	ittte	le
 80072ac:	9907      	ldrle	r1, [sp, #28]
 80072ae:	fb02 3301 	mlale	r3, r2, r1, r3
 80072b2:	9307      	strle	r3, [sp, #28]
 80072b4:	fb02 3505 	mlagt	r5, r2, r5, r3
 80072b8:	9b05      	ldr	r3, [sp, #20]
 80072ba:	3001      	adds	r0, #1
 80072bc:	3301      	adds	r3, #1
 80072be:	9305      	str	r3, [sp, #20]
 80072c0:	901b      	str	r0, [sp, #108]	; 0x6c
 80072c2:	e7bf      	b.n	8007244 <_strtod_l+0x144>
 80072c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80072c6:	191a      	adds	r2, r3, r4
 80072c8:	921b      	str	r2, [sp, #108]	; 0x6c
 80072ca:	9a05      	ldr	r2, [sp, #20]
 80072cc:	5d1b      	ldrb	r3, [r3, r4]
 80072ce:	2a00      	cmp	r2, #0
 80072d0:	d037      	beq.n	8007342 <_strtod_l+0x242>
 80072d2:	9c05      	ldr	r4, [sp, #20]
 80072d4:	4602      	mov	r2, r0
 80072d6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80072da:	2909      	cmp	r1, #9
 80072dc:	d913      	bls.n	8007306 <_strtod_l+0x206>
 80072de:	2101      	movs	r1, #1
 80072e0:	9104      	str	r1, [sp, #16]
 80072e2:	e7c2      	b.n	800726a <_strtod_l+0x16a>
 80072e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80072e6:	1c5a      	adds	r2, r3, #1
 80072e8:	921b      	str	r2, [sp, #108]	; 0x6c
 80072ea:	785b      	ldrb	r3, [r3, #1]
 80072ec:	3001      	adds	r0, #1
 80072ee:	2b30      	cmp	r3, #48	; 0x30
 80072f0:	d0f8      	beq.n	80072e4 <_strtod_l+0x1e4>
 80072f2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80072f6:	2a08      	cmp	r2, #8
 80072f8:	f200 84e4 	bhi.w	8007cc4 <_strtod_l+0xbc4>
 80072fc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80072fe:	9208      	str	r2, [sp, #32]
 8007300:	4602      	mov	r2, r0
 8007302:	2000      	movs	r0, #0
 8007304:	4604      	mov	r4, r0
 8007306:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800730a:	f100 0101 	add.w	r1, r0, #1
 800730e:	d012      	beq.n	8007336 <_strtod_l+0x236>
 8007310:	440a      	add	r2, r1
 8007312:	eb00 0c04 	add.w	ip, r0, r4
 8007316:	4621      	mov	r1, r4
 8007318:	270a      	movs	r7, #10
 800731a:	458c      	cmp	ip, r1
 800731c:	d113      	bne.n	8007346 <_strtod_l+0x246>
 800731e:	1821      	adds	r1, r4, r0
 8007320:	2908      	cmp	r1, #8
 8007322:	f104 0401 	add.w	r4, r4, #1
 8007326:	4404      	add	r4, r0
 8007328:	dc19      	bgt.n	800735e <_strtod_l+0x25e>
 800732a:	9b07      	ldr	r3, [sp, #28]
 800732c:	210a      	movs	r1, #10
 800732e:	fb01 e303 	mla	r3, r1, r3, lr
 8007332:	9307      	str	r3, [sp, #28]
 8007334:	2100      	movs	r1, #0
 8007336:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007338:	1c58      	adds	r0, r3, #1
 800733a:	901b      	str	r0, [sp, #108]	; 0x6c
 800733c:	785b      	ldrb	r3, [r3, #1]
 800733e:	4608      	mov	r0, r1
 8007340:	e7c9      	b.n	80072d6 <_strtod_l+0x1d6>
 8007342:	9805      	ldr	r0, [sp, #20]
 8007344:	e7d3      	b.n	80072ee <_strtod_l+0x1ee>
 8007346:	2908      	cmp	r1, #8
 8007348:	f101 0101 	add.w	r1, r1, #1
 800734c:	dc03      	bgt.n	8007356 <_strtod_l+0x256>
 800734e:	9b07      	ldr	r3, [sp, #28]
 8007350:	437b      	muls	r3, r7
 8007352:	9307      	str	r3, [sp, #28]
 8007354:	e7e1      	b.n	800731a <_strtod_l+0x21a>
 8007356:	2910      	cmp	r1, #16
 8007358:	bfd8      	it	le
 800735a:	437d      	mulle	r5, r7
 800735c:	e7dd      	b.n	800731a <_strtod_l+0x21a>
 800735e:	2c10      	cmp	r4, #16
 8007360:	bfdc      	itt	le
 8007362:	210a      	movle	r1, #10
 8007364:	fb01 e505 	mlale	r5, r1, r5, lr
 8007368:	e7e4      	b.n	8007334 <_strtod_l+0x234>
 800736a:	2301      	movs	r3, #1
 800736c:	9304      	str	r3, [sp, #16]
 800736e:	e781      	b.n	8007274 <_strtod_l+0x174>
 8007370:	f04f 0c01 	mov.w	ip, #1
 8007374:	1cb3      	adds	r3, r6, #2
 8007376:	931b      	str	r3, [sp, #108]	; 0x6c
 8007378:	78b3      	ldrb	r3, [r6, #2]
 800737a:	e78a      	b.n	8007292 <_strtod_l+0x192>
 800737c:	f04f 0c00 	mov.w	ip, #0
 8007380:	e7f8      	b.n	8007374 <_strtod_l+0x274>
 8007382:	bf00      	nop
 8007384:	0800a030 	.word	0x0800a030
 8007388:	7ff00000 	.word	0x7ff00000
 800738c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800738e:	1c5f      	adds	r7, r3, #1
 8007390:	971b      	str	r7, [sp, #108]	; 0x6c
 8007392:	785b      	ldrb	r3, [r3, #1]
 8007394:	2b30      	cmp	r3, #48	; 0x30
 8007396:	d0f9      	beq.n	800738c <_strtod_l+0x28c>
 8007398:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800739c:	2f08      	cmp	r7, #8
 800739e:	f63f af7d 	bhi.w	800729c <_strtod_l+0x19c>
 80073a2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80073a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073a8:	930a      	str	r3, [sp, #40]	; 0x28
 80073aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073ac:	1c5f      	adds	r7, r3, #1
 80073ae:	971b      	str	r7, [sp, #108]	; 0x6c
 80073b0:	785b      	ldrb	r3, [r3, #1]
 80073b2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80073b6:	f1b8 0f09 	cmp.w	r8, #9
 80073ba:	d937      	bls.n	800742c <_strtod_l+0x32c>
 80073bc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80073be:	1a7f      	subs	r7, r7, r1
 80073c0:	2f08      	cmp	r7, #8
 80073c2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80073c6:	dc37      	bgt.n	8007438 <_strtod_l+0x338>
 80073c8:	45be      	cmp	lr, r7
 80073ca:	bfa8      	it	ge
 80073cc:	46be      	movge	lr, r7
 80073ce:	f1bc 0f00 	cmp.w	ip, #0
 80073d2:	d001      	beq.n	80073d8 <_strtod_l+0x2d8>
 80073d4:	f1ce 0e00 	rsb	lr, lr, #0
 80073d8:	2c00      	cmp	r4, #0
 80073da:	d151      	bne.n	8007480 <_strtod_l+0x380>
 80073dc:	2800      	cmp	r0, #0
 80073de:	f47f aece 	bne.w	800717e <_strtod_l+0x7e>
 80073e2:	9a06      	ldr	r2, [sp, #24]
 80073e4:	2a00      	cmp	r2, #0
 80073e6:	f47f aeca 	bne.w	800717e <_strtod_l+0x7e>
 80073ea:	9a04      	ldr	r2, [sp, #16]
 80073ec:	2a00      	cmp	r2, #0
 80073ee:	f47f aee4 	bne.w	80071ba <_strtod_l+0xba>
 80073f2:	2b4e      	cmp	r3, #78	; 0x4e
 80073f4:	d027      	beq.n	8007446 <_strtod_l+0x346>
 80073f6:	dc21      	bgt.n	800743c <_strtod_l+0x33c>
 80073f8:	2b49      	cmp	r3, #73	; 0x49
 80073fa:	f47f aede 	bne.w	80071ba <_strtod_l+0xba>
 80073fe:	49a0      	ldr	r1, [pc, #640]	; (8007680 <_strtod_l+0x580>)
 8007400:	a81b      	add	r0, sp, #108	; 0x6c
 8007402:	f001 fdd7 	bl	8008fb4 <__match>
 8007406:	2800      	cmp	r0, #0
 8007408:	f43f aed7 	beq.w	80071ba <_strtod_l+0xba>
 800740c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800740e:	499d      	ldr	r1, [pc, #628]	; (8007684 <_strtod_l+0x584>)
 8007410:	3b01      	subs	r3, #1
 8007412:	a81b      	add	r0, sp, #108	; 0x6c
 8007414:	931b      	str	r3, [sp, #108]	; 0x6c
 8007416:	f001 fdcd 	bl	8008fb4 <__match>
 800741a:	b910      	cbnz	r0, 8007422 <_strtod_l+0x322>
 800741c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800741e:	3301      	adds	r3, #1
 8007420:	931b      	str	r3, [sp, #108]	; 0x6c
 8007422:	f8df b274 	ldr.w	fp, [pc, #628]	; 8007698 <_strtod_l+0x598>
 8007426:	f04f 0a00 	mov.w	sl, #0
 800742a:	e6a8      	b.n	800717e <_strtod_l+0x7e>
 800742c:	210a      	movs	r1, #10
 800742e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007432:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007436:	e7b8      	b.n	80073aa <_strtod_l+0x2aa>
 8007438:	46be      	mov	lr, r7
 800743a:	e7c8      	b.n	80073ce <_strtod_l+0x2ce>
 800743c:	2b69      	cmp	r3, #105	; 0x69
 800743e:	d0de      	beq.n	80073fe <_strtod_l+0x2fe>
 8007440:	2b6e      	cmp	r3, #110	; 0x6e
 8007442:	f47f aeba 	bne.w	80071ba <_strtod_l+0xba>
 8007446:	4990      	ldr	r1, [pc, #576]	; (8007688 <_strtod_l+0x588>)
 8007448:	a81b      	add	r0, sp, #108	; 0x6c
 800744a:	f001 fdb3 	bl	8008fb4 <__match>
 800744e:	2800      	cmp	r0, #0
 8007450:	f43f aeb3 	beq.w	80071ba <_strtod_l+0xba>
 8007454:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007456:	781b      	ldrb	r3, [r3, #0]
 8007458:	2b28      	cmp	r3, #40	; 0x28
 800745a:	d10e      	bne.n	800747a <_strtod_l+0x37a>
 800745c:	aa1e      	add	r2, sp, #120	; 0x78
 800745e:	498b      	ldr	r1, [pc, #556]	; (800768c <_strtod_l+0x58c>)
 8007460:	a81b      	add	r0, sp, #108	; 0x6c
 8007462:	f001 fdbb 	bl	8008fdc <__hexnan>
 8007466:	2805      	cmp	r0, #5
 8007468:	d107      	bne.n	800747a <_strtod_l+0x37a>
 800746a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800746c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8007470:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007474:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007478:	e681      	b.n	800717e <_strtod_l+0x7e>
 800747a:	f8df b224 	ldr.w	fp, [pc, #548]	; 80076a0 <_strtod_l+0x5a0>
 800747e:	e7d2      	b.n	8007426 <_strtod_l+0x326>
 8007480:	ebae 0302 	sub.w	r3, lr, r2
 8007484:	9306      	str	r3, [sp, #24]
 8007486:	9b05      	ldr	r3, [sp, #20]
 8007488:	9807      	ldr	r0, [sp, #28]
 800748a:	2b00      	cmp	r3, #0
 800748c:	bf08      	it	eq
 800748e:	4623      	moveq	r3, r4
 8007490:	2c10      	cmp	r4, #16
 8007492:	9305      	str	r3, [sp, #20]
 8007494:	46a0      	mov	r8, r4
 8007496:	bfa8      	it	ge
 8007498:	f04f 0810 	movge.w	r8, #16
 800749c:	f7f9 f832 	bl	8000504 <__aeabi_ui2d>
 80074a0:	2c09      	cmp	r4, #9
 80074a2:	4682      	mov	sl, r0
 80074a4:	468b      	mov	fp, r1
 80074a6:	dc13      	bgt.n	80074d0 <_strtod_l+0x3d0>
 80074a8:	9b06      	ldr	r3, [sp, #24]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f43f ae67 	beq.w	800717e <_strtod_l+0x7e>
 80074b0:	9b06      	ldr	r3, [sp, #24]
 80074b2:	dd7a      	ble.n	80075aa <_strtod_l+0x4aa>
 80074b4:	2b16      	cmp	r3, #22
 80074b6:	dc61      	bgt.n	800757c <_strtod_l+0x47c>
 80074b8:	4a75      	ldr	r2, [pc, #468]	; (8007690 <_strtod_l+0x590>)
 80074ba:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80074be:	e9de 0100 	ldrd	r0, r1, [lr]
 80074c2:	4652      	mov	r2, sl
 80074c4:	465b      	mov	r3, fp
 80074c6:	f7f9 f897 	bl	80005f8 <__aeabi_dmul>
 80074ca:	4682      	mov	sl, r0
 80074cc:	468b      	mov	fp, r1
 80074ce:	e656      	b.n	800717e <_strtod_l+0x7e>
 80074d0:	4b6f      	ldr	r3, [pc, #444]	; (8007690 <_strtod_l+0x590>)
 80074d2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80074d6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80074da:	f7f9 f88d 	bl	80005f8 <__aeabi_dmul>
 80074de:	4606      	mov	r6, r0
 80074e0:	4628      	mov	r0, r5
 80074e2:	460f      	mov	r7, r1
 80074e4:	f7f9 f80e 	bl	8000504 <__aeabi_ui2d>
 80074e8:	4602      	mov	r2, r0
 80074ea:	460b      	mov	r3, r1
 80074ec:	4630      	mov	r0, r6
 80074ee:	4639      	mov	r1, r7
 80074f0:	f7f8 fecc 	bl	800028c <__adddf3>
 80074f4:	2c0f      	cmp	r4, #15
 80074f6:	4682      	mov	sl, r0
 80074f8:	468b      	mov	fp, r1
 80074fa:	ddd5      	ble.n	80074a8 <_strtod_l+0x3a8>
 80074fc:	9b06      	ldr	r3, [sp, #24]
 80074fe:	eba4 0808 	sub.w	r8, r4, r8
 8007502:	4498      	add	r8, r3
 8007504:	f1b8 0f00 	cmp.w	r8, #0
 8007508:	f340 8096 	ble.w	8007638 <_strtod_l+0x538>
 800750c:	f018 030f 	ands.w	r3, r8, #15
 8007510:	d00a      	beq.n	8007528 <_strtod_l+0x428>
 8007512:	495f      	ldr	r1, [pc, #380]	; (8007690 <_strtod_l+0x590>)
 8007514:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007518:	4652      	mov	r2, sl
 800751a:	465b      	mov	r3, fp
 800751c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007520:	f7f9 f86a 	bl	80005f8 <__aeabi_dmul>
 8007524:	4682      	mov	sl, r0
 8007526:	468b      	mov	fp, r1
 8007528:	f038 080f 	bics.w	r8, r8, #15
 800752c:	d073      	beq.n	8007616 <_strtod_l+0x516>
 800752e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007532:	dd47      	ble.n	80075c4 <_strtod_l+0x4c4>
 8007534:	2400      	movs	r4, #0
 8007536:	46a0      	mov	r8, r4
 8007538:	9407      	str	r4, [sp, #28]
 800753a:	9405      	str	r4, [sp, #20]
 800753c:	2322      	movs	r3, #34	; 0x22
 800753e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8007698 <_strtod_l+0x598>
 8007542:	f8c9 3000 	str.w	r3, [r9]
 8007546:	f04f 0a00 	mov.w	sl, #0
 800754a:	9b07      	ldr	r3, [sp, #28]
 800754c:	2b00      	cmp	r3, #0
 800754e:	f43f ae16 	beq.w	800717e <_strtod_l+0x7e>
 8007552:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007554:	4648      	mov	r0, r9
 8007556:	f001 fe3e 	bl	80091d6 <_Bfree>
 800755a:	9905      	ldr	r1, [sp, #20]
 800755c:	4648      	mov	r0, r9
 800755e:	f001 fe3a 	bl	80091d6 <_Bfree>
 8007562:	4641      	mov	r1, r8
 8007564:	4648      	mov	r0, r9
 8007566:	f001 fe36 	bl	80091d6 <_Bfree>
 800756a:	9907      	ldr	r1, [sp, #28]
 800756c:	4648      	mov	r0, r9
 800756e:	f001 fe32 	bl	80091d6 <_Bfree>
 8007572:	4621      	mov	r1, r4
 8007574:	4648      	mov	r0, r9
 8007576:	f001 fe2e 	bl	80091d6 <_Bfree>
 800757a:	e600      	b.n	800717e <_strtod_l+0x7e>
 800757c:	9a06      	ldr	r2, [sp, #24]
 800757e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8007582:	4293      	cmp	r3, r2
 8007584:	dbba      	blt.n	80074fc <_strtod_l+0x3fc>
 8007586:	4d42      	ldr	r5, [pc, #264]	; (8007690 <_strtod_l+0x590>)
 8007588:	f1c4 040f 	rsb	r4, r4, #15
 800758c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007590:	4652      	mov	r2, sl
 8007592:	465b      	mov	r3, fp
 8007594:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007598:	f7f9 f82e 	bl	80005f8 <__aeabi_dmul>
 800759c:	9b06      	ldr	r3, [sp, #24]
 800759e:	1b1c      	subs	r4, r3, r4
 80075a0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80075a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075a8:	e78d      	b.n	80074c6 <_strtod_l+0x3c6>
 80075aa:	f113 0f16 	cmn.w	r3, #22
 80075ae:	dba5      	blt.n	80074fc <_strtod_l+0x3fc>
 80075b0:	4a37      	ldr	r2, [pc, #220]	; (8007690 <_strtod_l+0x590>)
 80075b2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80075b6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80075ba:	4650      	mov	r0, sl
 80075bc:	4659      	mov	r1, fp
 80075be:	f7f9 f945 	bl	800084c <__aeabi_ddiv>
 80075c2:	e782      	b.n	80074ca <_strtod_l+0x3ca>
 80075c4:	2300      	movs	r3, #0
 80075c6:	4e33      	ldr	r6, [pc, #204]	; (8007694 <_strtod_l+0x594>)
 80075c8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80075cc:	4650      	mov	r0, sl
 80075ce:	4659      	mov	r1, fp
 80075d0:	461d      	mov	r5, r3
 80075d2:	f1b8 0f01 	cmp.w	r8, #1
 80075d6:	dc21      	bgt.n	800761c <_strtod_l+0x51c>
 80075d8:	b10b      	cbz	r3, 80075de <_strtod_l+0x4de>
 80075da:	4682      	mov	sl, r0
 80075dc:	468b      	mov	fp, r1
 80075de:	4b2d      	ldr	r3, [pc, #180]	; (8007694 <_strtod_l+0x594>)
 80075e0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80075e4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80075e8:	4652      	mov	r2, sl
 80075ea:	465b      	mov	r3, fp
 80075ec:	e9d5 0100 	ldrd	r0, r1, [r5]
 80075f0:	f7f9 f802 	bl	80005f8 <__aeabi_dmul>
 80075f4:	4b28      	ldr	r3, [pc, #160]	; (8007698 <_strtod_l+0x598>)
 80075f6:	460a      	mov	r2, r1
 80075f8:	400b      	ands	r3, r1
 80075fa:	4928      	ldr	r1, [pc, #160]	; (800769c <_strtod_l+0x59c>)
 80075fc:	428b      	cmp	r3, r1
 80075fe:	4682      	mov	sl, r0
 8007600:	d898      	bhi.n	8007534 <_strtod_l+0x434>
 8007602:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007606:	428b      	cmp	r3, r1
 8007608:	bf86      	itte	hi
 800760a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80076a4 <_strtod_l+0x5a4>
 800760e:	f04f 3aff 	movhi.w	sl, #4294967295
 8007612:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007616:	2300      	movs	r3, #0
 8007618:	9304      	str	r3, [sp, #16]
 800761a:	e077      	b.n	800770c <_strtod_l+0x60c>
 800761c:	f018 0f01 	tst.w	r8, #1
 8007620:	d006      	beq.n	8007630 <_strtod_l+0x530>
 8007622:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8007626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762a:	f7f8 ffe5 	bl	80005f8 <__aeabi_dmul>
 800762e:	2301      	movs	r3, #1
 8007630:	3501      	adds	r5, #1
 8007632:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007636:	e7cc      	b.n	80075d2 <_strtod_l+0x4d2>
 8007638:	d0ed      	beq.n	8007616 <_strtod_l+0x516>
 800763a:	f1c8 0800 	rsb	r8, r8, #0
 800763e:	f018 020f 	ands.w	r2, r8, #15
 8007642:	d00a      	beq.n	800765a <_strtod_l+0x55a>
 8007644:	4b12      	ldr	r3, [pc, #72]	; (8007690 <_strtod_l+0x590>)
 8007646:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800764a:	4650      	mov	r0, sl
 800764c:	4659      	mov	r1, fp
 800764e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007652:	f7f9 f8fb 	bl	800084c <__aeabi_ddiv>
 8007656:	4682      	mov	sl, r0
 8007658:	468b      	mov	fp, r1
 800765a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800765e:	d0da      	beq.n	8007616 <_strtod_l+0x516>
 8007660:	f1b8 0f1f 	cmp.w	r8, #31
 8007664:	dd20      	ble.n	80076a8 <_strtod_l+0x5a8>
 8007666:	2400      	movs	r4, #0
 8007668:	46a0      	mov	r8, r4
 800766a:	9407      	str	r4, [sp, #28]
 800766c:	9405      	str	r4, [sp, #20]
 800766e:	2322      	movs	r3, #34	; 0x22
 8007670:	f04f 0a00 	mov.w	sl, #0
 8007674:	f04f 0b00 	mov.w	fp, #0
 8007678:	f8c9 3000 	str.w	r3, [r9]
 800767c:	e765      	b.n	800754a <_strtod_l+0x44a>
 800767e:	bf00      	nop
 8007680:	08009ff9 	.word	0x08009ff9
 8007684:	0800a083 	.word	0x0800a083
 8007688:	0800a001 	.word	0x0800a001
 800768c:	0800a044 	.word	0x0800a044
 8007690:	0800a0c0 	.word	0x0800a0c0
 8007694:	0800a098 	.word	0x0800a098
 8007698:	7ff00000 	.word	0x7ff00000
 800769c:	7ca00000 	.word	0x7ca00000
 80076a0:	fff80000 	.word	0xfff80000
 80076a4:	7fefffff 	.word	0x7fefffff
 80076a8:	f018 0310 	ands.w	r3, r8, #16
 80076ac:	bf18      	it	ne
 80076ae:	236a      	movne	r3, #106	; 0x6a
 80076b0:	4da0      	ldr	r5, [pc, #640]	; (8007934 <_strtod_l+0x834>)
 80076b2:	9304      	str	r3, [sp, #16]
 80076b4:	4650      	mov	r0, sl
 80076b6:	4659      	mov	r1, fp
 80076b8:	2300      	movs	r3, #0
 80076ba:	f1b8 0f00 	cmp.w	r8, #0
 80076be:	f300 810a 	bgt.w	80078d6 <_strtod_l+0x7d6>
 80076c2:	b10b      	cbz	r3, 80076c8 <_strtod_l+0x5c8>
 80076c4:	4682      	mov	sl, r0
 80076c6:	468b      	mov	fp, r1
 80076c8:	9b04      	ldr	r3, [sp, #16]
 80076ca:	b1bb      	cbz	r3, 80076fc <_strtod_l+0x5fc>
 80076cc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80076d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	4659      	mov	r1, fp
 80076d8:	dd10      	ble.n	80076fc <_strtod_l+0x5fc>
 80076da:	2b1f      	cmp	r3, #31
 80076dc:	f340 8107 	ble.w	80078ee <_strtod_l+0x7ee>
 80076e0:	2b34      	cmp	r3, #52	; 0x34
 80076e2:	bfde      	ittt	le
 80076e4:	3b20      	suble	r3, #32
 80076e6:	f04f 32ff 	movle.w	r2, #4294967295
 80076ea:	fa02 f303 	lslle.w	r3, r2, r3
 80076ee:	f04f 0a00 	mov.w	sl, #0
 80076f2:	bfcc      	ite	gt
 80076f4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80076f8:	ea03 0b01 	andle.w	fp, r3, r1
 80076fc:	2200      	movs	r2, #0
 80076fe:	2300      	movs	r3, #0
 8007700:	4650      	mov	r0, sl
 8007702:	4659      	mov	r1, fp
 8007704:	f7f9 f9e0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007708:	2800      	cmp	r0, #0
 800770a:	d1ac      	bne.n	8007666 <_strtod_l+0x566>
 800770c:	9b07      	ldr	r3, [sp, #28]
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	9a05      	ldr	r2, [sp, #20]
 8007712:	9908      	ldr	r1, [sp, #32]
 8007714:	4623      	mov	r3, r4
 8007716:	4648      	mov	r0, r9
 8007718:	f001 fdaf 	bl	800927a <__s2b>
 800771c:	9007      	str	r0, [sp, #28]
 800771e:	2800      	cmp	r0, #0
 8007720:	f43f af08 	beq.w	8007534 <_strtod_l+0x434>
 8007724:	9a06      	ldr	r2, [sp, #24]
 8007726:	9b06      	ldr	r3, [sp, #24]
 8007728:	2a00      	cmp	r2, #0
 800772a:	f1c3 0300 	rsb	r3, r3, #0
 800772e:	bfa8      	it	ge
 8007730:	2300      	movge	r3, #0
 8007732:	930e      	str	r3, [sp, #56]	; 0x38
 8007734:	2400      	movs	r4, #0
 8007736:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800773a:	9316      	str	r3, [sp, #88]	; 0x58
 800773c:	46a0      	mov	r8, r4
 800773e:	9b07      	ldr	r3, [sp, #28]
 8007740:	4648      	mov	r0, r9
 8007742:	6859      	ldr	r1, [r3, #4]
 8007744:	f001 fd13 	bl	800916e <_Balloc>
 8007748:	9005      	str	r0, [sp, #20]
 800774a:	2800      	cmp	r0, #0
 800774c:	f43f aef6 	beq.w	800753c <_strtod_l+0x43c>
 8007750:	9b07      	ldr	r3, [sp, #28]
 8007752:	691a      	ldr	r2, [r3, #16]
 8007754:	3202      	adds	r2, #2
 8007756:	f103 010c 	add.w	r1, r3, #12
 800775a:	0092      	lsls	r2, r2, #2
 800775c:	300c      	adds	r0, #12
 800775e:	f001 fcfb 	bl	8009158 <memcpy>
 8007762:	aa1e      	add	r2, sp, #120	; 0x78
 8007764:	a91d      	add	r1, sp, #116	; 0x74
 8007766:	ec4b ab10 	vmov	d0, sl, fp
 800776a:	4648      	mov	r0, r9
 800776c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007770:	f002 f83e 	bl	80097f0 <__d2b>
 8007774:	901c      	str	r0, [sp, #112]	; 0x70
 8007776:	2800      	cmp	r0, #0
 8007778:	f43f aee0 	beq.w	800753c <_strtod_l+0x43c>
 800777c:	2101      	movs	r1, #1
 800777e:	4648      	mov	r0, r9
 8007780:	f001 fe07 	bl	8009392 <__i2b>
 8007784:	4680      	mov	r8, r0
 8007786:	2800      	cmp	r0, #0
 8007788:	f43f aed8 	beq.w	800753c <_strtod_l+0x43c>
 800778c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800778e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007790:	2e00      	cmp	r6, #0
 8007792:	bfab      	itete	ge
 8007794:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007796:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007798:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800779a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800779c:	bfac      	ite	ge
 800779e:	18f7      	addge	r7, r6, r3
 80077a0:	1b9d      	sublt	r5, r3, r6
 80077a2:	9b04      	ldr	r3, [sp, #16]
 80077a4:	1af6      	subs	r6, r6, r3
 80077a6:	4416      	add	r6, r2
 80077a8:	4b63      	ldr	r3, [pc, #396]	; (8007938 <_strtod_l+0x838>)
 80077aa:	3e01      	subs	r6, #1
 80077ac:	429e      	cmp	r6, r3
 80077ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80077b2:	f280 80af 	bge.w	8007914 <_strtod_l+0x814>
 80077b6:	1b9b      	subs	r3, r3, r6
 80077b8:	2b1f      	cmp	r3, #31
 80077ba:	eba2 0203 	sub.w	r2, r2, r3
 80077be:	f04f 0101 	mov.w	r1, #1
 80077c2:	f300 809b 	bgt.w	80078fc <_strtod_l+0x7fc>
 80077c6:	fa01 f303 	lsl.w	r3, r1, r3
 80077ca:	930f      	str	r3, [sp, #60]	; 0x3c
 80077cc:	2300      	movs	r3, #0
 80077ce:	930a      	str	r3, [sp, #40]	; 0x28
 80077d0:	18be      	adds	r6, r7, r2
 80077d2:	9b04      	ldr	r3, [sp, #16]
 80077d4:	42b7      	cmp	r7, r6
 80077d6:	4415      	add	r5, r2
 80077d8:	441d      	add	r5, r3
 80077da:	463b      	mov	r3, r7
 80077dc:	bfa8      	it	ge
 80077de:	4633      	movge	r3, r6
 80077e0:	42ab      	cmp	r3, r5
 80077e2:	bfa8      	it	ge
 80077e4:	462b      	movge	r3, r5
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	bfc2      	ittt	gt
 80077ea:	1af6      	subgt	r6, r6, r3
 80077ec:	1aed      	subgt	r5, r5, r3
 80077ee:	1aff      	subgt	r7, r7, r3
 80077f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077f2:	b1bb      	cbz	r3, 8007824 <_strtod_l+0x724>
 80077f4:	4641      	mov	r1, r8
 80077f6:	461a      	mov	r2, r3
 80077f8:	4648      	mov	r0, r9
 80077fa:	f001 fe69 	bl	80094d0 <__pow5mult>
 80077fe:	4680      	mov	r8, r0
 8007800:	2800      	cmp	r0, #0
 8007802:	f43f ae9b 	beq.w	800753c <_strtod_l+0x43c>
 8007806:	4601      	mov	r1, r0
 8007808:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800780a:	4648      	mov	r0, r9
 800780c:	f001 fdca 	bl	80093a4 <__multiply>
 8007810:	900c      	str	r0, [sp, #48]	; 0x30
 8007812:	2800      	cmp	r0, #0
 8007814:	f43f ae92 	beq.w	800753c <_strtod_l+0x43c>
 8007818:	991c      	ldr	r1, [sp, #112]	; 0x70
 800781a:	4648      	mov	r0, r9
 800781c:	f001 fcdb 	bl	80091d6 <_Bfree>
 8007820:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007822:	931c      	str	r3, [sp, #112]	; 0x70
 8007824:	2e00      	cmp	r6, #0
 8007826:	dc7a      	bgt.n	800791e <_strtod_l+0x81e>
 8007828:	9b06      	ldr	r3, [sp, #24]
 800782a:	2b00      	cmp	r3, #0
 800782c:	dd08      	ble.n	8007840 <_strtod_l+0x740>
 800782e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007830:	9905      	ldr	r1, [sp, #20]
 8007832:	4648      	mov	r0, r9
 8007834:	f001 fe4c 	bl	80094d0 <__pow5mult>
 8007838:	9005      	str	r0, [sp, #20]
 800783a:	2800      	cmp	r0, #0
 800783c:	f43f ae7e 	beq.w	800753c <_strtod_l+0x43c>
 8007840:	2d00      	cmp	r5, #0
 8007842:	dd08      	ble.n	8007856 <_strtod_l+0x756>
 8007844:	462a      	mov	r2, r5
 8007846:	9905      	ldr	r1, [sp, #20]
 8007848:	4648      	mov	r0, r9
 800784a:	f001 fe8f 	bl	800956c <__lshift>
 800784e:	9005      	str	r0, [sp, #20]
 8007850:	2800      	cmp	r0, #0
 8007852:	f43f ae73 	beq.w	800753c <_strtod_l+0x43c>
 8007856:	2f00      	cmp	r7, #0
 8007858:	dd08      	ble.n	800786c <_strtod_l+0x76c>
 800785a:	4641      	mov	r1, r8
 800785c:	463a      	mov	r2, r7
 800785e:	4648      	mov	r0, r9
 8007860:	f001 fe84 	bl	800956c <__lshift>
 8007864:	4680      	mov	r8, r0
 8007866:	2800      	cmp	r0, #0
 8007868:	f43f ae68 	beq.w	800753c <_strtod_l+0x43c>
 800786c:	9a05      	ldr	r2, [sp, #20]
 800786e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007870:	4648      	mov	r0, r9
 8007872:	f001 fee9 	bl	8009648 <__mdiff>
 8007876:	4604      	mov	r4, r0
 8007878:	2800      	cmp	r0, #0
 800787a:	f43f ae5f 	beq.w	800753c <_strtod_l+0x43c>
 800787e:	68c3      	ldr	r3, [r0, #12]
 8007880:	930c      	str	r3, [sp, #48]	; 0x30
 8007882:	2300      	movs	r3, #0
 8007884:	60c3      	str	r3, [r0, #12]
 8007886:	4641      	mov	r1, r8
 8007888:	f001 fec4 	bl	8009614 <__mcmp>
 800788c:	2800      	cmp	r0, #0
 800788e:	da55      	bge.n	800793c <_strtod_l+0x83c>
 8007890:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007892:	b9e3      	cbnz	r3, 80078ce <_strtod_l+0x7ce>
 8007894:	f1ba 0f00 	cmp.w	sl, #0
 8007898:	d119      	bne.n	80078ce <_strtod_l+0x7ce>
 800789a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800789e:	b9b3      	cbnz	r3, 80078ce <_strtod_l+0x7ce>
 80078a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80078a4:	0d1b      	lsrs	r3, r3, #20
 80078a6:	051b      	lsls	r3, r3, #20
 80078a8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80078ac:	d90f      	bls.n	80078ce <_strtod_l+0x7ce>
 80078ae:	6963      	ldr	r3, [r4, #20]
 80078b0:	b913      	cbnz	r3, 80078b8 <_strtod_l+0x7b8>
 80078b2:	6923      	ldr	r3, [r4, #16]
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	dd0a      	ble.n	80078ce <_strtod_l+0x7ce>
 80078b8:	4621      	mov	r1, r4
 80078ba:	2201      	movs	r2, #1
 80078bc:	4648      	mov	r0, r9
 80078be:	f001 fe55 	bl	800956c <__lshift>
 80078c2:	4641      	mov	r1, r8
 80078c4:	4604      	mov	r4, r0
 80078c6:	f001 fea5 	bl	8009614 <__mcmp>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	dc67      	bgt.n	800799e <_strtod_l+0x89e>
 80078ce:	9b04      	ldr	r3, [sp, #16]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d171      	bne.n	80079b8 <_strtod_l+0x8b8>
 80078d4:	e63d      	b.n	8007552 <_strtod_l+0x452>
 80078d6:	f018 0f01 	tst.w	r8, #1
 80078da:	d004      	beq.n	80078e6 <_strtod_l+0x7e6>
 80078dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078e0:	f7f8 fe8a 	bl	80005f8 <__aeabi_dmul>
 80078e4:	2301      	movs	r3, #1
 80078e6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80078ea:	3508      	adds	r5, #8
 80078ec:	e6e5      	b.n	80076ba <_strtod_l+0x5ba>
 80078ee:	f04f 32ff 	mov.w	r2, #4294967295
 80078f2:	fa02 f303 	lsl.w	r3, r2, r3
 80078f6:	ea03 0a0a 	and.w	sl, r3, sl
 80078fa:	e6ff      	b.n	80076fc <_strtod_l+0x5fc>
 80078fc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007900:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007904:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007908:	36e2      	adds	r6, #226	; 0xe2
 800790a:	fa01 f306 	lsl.w	r3, r1, r6
 800790e:	930a      	str	r3, [sp, #40]	; 0x28
 8007910:	910f      	str	r1, [sp, #60]	; 0x3c
 8007912:	e75d      	b.n	80077d0 <_strtod_l+0x6d0>
 8007914:	2300      	movs	r3, #0
 8007916:	930a      	str	r3, [sp, #40]	; 0x28
 8007918:	2301      	movs	r3, #1
 800791a:	930f      	str	r3, [sp, #60]	; 0x3c
 800791c:	e758      	b.n	80077d0 <_strtod_l+0x6d0>
 800791e:	4632      	mov	r2, r6
 8007920:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007922:	4648      	mov	r0, r9
 8007924:	f001 fe22 	bl	800956c <__lshift>
 8007928:	901c      	str	r0, [sp, #112]	; 0x70
 800792a:	2800      	cmp	r0, #0
 800792c:	f47f af7c 	bne.w	8007828 <_strtod_l+0x728>
 8007930:	e604      	b.n	800753c <_strtod_l+0x43c>
 8007932:	bf00      	nop
 8007934:	0800a058 	.word	0x0800a058
 8007938:	fffffc02 	.word	0xfffffc02
 800793c:	465d      	mov	r5, fp
 800793e:	f040 8086 	bne.w	8007a4e <_strtod_l+0x94e>
 8007942:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007944:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007948:	b32a      	cbz	r2, 8007996 <_strtod_l+0x896>
 800794a:	4aaf      	ldr	r2, [pc, #700]	; (8007c08 <_strtod_l+0xb08>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d153      	bne.n	80079f8 <_strtod_l+0x8f8>
 8007950:	9b04      	ldr	r3, [sp, #16]
 8007952:	4650      	mov	r0, sl
 8007954:	b1d3      	cbz	r3, 800798c <_strtod_l+0x88c>
 8007956:	4aad      	ldr	r2, [pc, #692]	; (8007c0c <_strtod_l+0xb0c>)
 8007958:	402a      	ands	r2, r5
 800795a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800795e:	f04f 31ff 	mov.w	r1, #4294967295
 8007962:	d816      	bhi.n	8007992 <_strtod_l+0x892>
 8007964:	0d12      	lsrs	r2, r2, #20
 8007966:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800796a:	fa01 f303 	lsl.w	r3, r1, r3
 800796e:	4298      	cmp	r0, r3
 8007970:	d142      	bne.n	80079f8 <_strtod_l+0x8f8>
 8007972:	4ba7      	ldr	r3, [pc, #668]	; (8007c10 <_strtod_l+0xb10>)
 8007974:	429d      	cmp	r5, r3
 8007976:	d102      	bne.n	800797e <_strtod_l+0x87e>
 8007978:	3001      	adds	r0, #1
 800797a:	f43f addf 	beq.w	800753c <_strtod_l+0x43c>
 800797e:	4ba3      	ldr	r3, [pc, #652]	; (8007c0c <_strtod_l+0xb0c>)
 8007980:	402b      	ands	r3, r5
 8007982:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007986:	f04f 0a00 	mov.w	sl, #0
 800798a:	e7a0      	b.n	80078ce <_strtod_l+0x7ce>
 800798c:	f04f 33ff 	mov.w	r3, #4294967295
 8007990:	e7ed      	b.n	800796e <_strtod_l+0x86e>
 8007992:	460b      	mov	r3, r1
 8007994:	e7eb      	b.n	800796e <_strtod_l+0x86e>
 8007996:	bb7b      	cbnz	r3, 80079f8 <_strtod_l+0x8f8>
 8007998:	f1ba 0f00 	cmp.w	sl, #0
 800799c:	d12c      	bne.n	80079f8 <_strtod_l+0x8f8>
 800799e:	9904      	ldr	r1, [sp, #16]
 80079a0:	4a9a      	ldr	r2, [pc, #616]	; (8007c0c <_strtod_l+0xb0c>)
 80079a2:	465b      	mov	r3, fp
 80079a4:	b1f1      	cbz	r1, 80079e4 <_strtod_l+0x8e4>
 80079a6:	ea02 010b 	and.w	r1, r2, fp
 80079aa:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80079ae:	dc19      	bgt.n	80079e4 <_strtod_l+0x8e4>
 80079b0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80079b4:	f77f ae5b 	ble.w	800766e <_strtod_l+0x56e>
 80079b8:	4a96      	ldr	r2, [pc, #600]	; (8007c14 <_strtod_l+0xb14>)
 80079ba:	2300      	movs	r3, #0
 80079bc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80079c0:	4650      	mov	r0, sl
 80079c2:	4659      	mov	r1, fp
 80079c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80079c8:	f7f8 fe16 	bl	80005f8 <__aeabi_dmul>
 80079cc:	4682      	mov	sl, r0
 80079ce:	468b      	mov	fp, r1
 80079d0:	2900      	cmp	r1, #0
 80079d2:	f47f adbe 	bne.w	8007552 <_strtod_l+0x452>
 80079d6:	2800      	cmp	r0, #0
 80079d8:	f47f adbb 	bne.w	8007552 <_strtod_l+0x452>
 80079dc:	2322      	movs	r3, #34	; 0x22
 80079de:	f8c9 3000 	str.w	r3, [r9]
 80079e2:	e5b6      	b.n	8007552 <_strtod_l+0x452>
 80079e4:	4013      	ands	r3, r2
 80079e6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80079ea:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80079ee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80079f2:	f04f 3aff 	mov.w	sl, #4294967295
 80079f6:	e76a      	b.n	80078ce <_strtod_l+0x7ce>
 80079f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079fa:	b193      	cbz	r3, 8007a22 <_strtod_l+0x922>
 80079fc:	422b      	tst	r3, r5
 80079fe:	f43f af66 	beq.w	80078ce <_strtod_l+0x7ce>
 8007a02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a04:	9a04      	ldr	r2, [sp, #16]
 8007a06:	4650      	mov	r0, sl
 8007a08:	4659      	mov	r1, fp
 8007a0a:	b173      	cbz	r3, 8007a2a <_strtod_l+0x92a>
 8007a0c:	f7ff fb5c 	bl	80070c8 <sulp>
 8007a10:	4602      	mov	r2, r0
 8007a12:	460b      	mov	r3, r1
 8007a14:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a18:	f7f8 fc38 	bl	800028c <__adddf3>
 8007a1c:	4682      	mov	sl, r0
 8007a1e:	468b      	mov	fp, r1
 8007a20:	e755      	b.n	80078ce <_strtod_l+0x7ce>
 8007a22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a24:	ea13 0f0a 	tst.w	r3, sl
 8007a28:	e7e9      	b.n	80079fe <_strtod_l+0x8fe>
 8007a2a:	f7ff fb4d 	bl	80070c8 <sulp>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	460b      	mov	r3, r1
 8007a32:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a36:	f7f8 fc27 	bl	8000288 <__aeabi_dsub>
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	4682      	mov	sl, r0
 8007a40:	468b      	mov	fp, r1
 8007a42:	f7f9 f841 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a46:	2800      	cmp	r0, #0
 8007a48:	f47f ae11 	bne.w	800766e <_strtod_l+0x56e>
 8007a4c:	e73f      	b.n	80078ce <_strtod_l+0x7ce>
 8007a4e:	4641      	mov	r1, r8
 8007a50:	4620      	mov	r0, r4
 8007a52:	f001 ff1c 	bl	800988e <__ratio>
 8007a56:	ec57 6b10 	vmov	r6, r7, d0
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007a60:	ee10 0a10 	vmov	r0, s0
 8007a64:	4639      	mov	r1, r7
 8007a66:	f7f9 f843 	bl	8000af0 <__aeabi_dcmple>
 8007a6a:	2800      	cmp	r0, #0
 8007a6c:	d077      	beq.n	8007b5e <_strtod_l+0xa5e>
 8007a6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d04a      	beq.n	8007b0a <_strtod_l+0xa0a>
 8007a74:	4b68      	ldr	r3, [pc, #416]	; (8007c18 <_strtod_l+0xb18>)
 8007a76:	2200      	movs	r2, #0
 8007a78:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007a7c:	4f66      	ldr	r7, [pc, #408]	; (8007c18 <_strtod_l+0xb18>)
 8007a7e:	2600      	movs	r6, #0
 8007a80:	4b62      	ldr	r3, [pc, #392]	; (8007c0c <_strtod_l+0xb0c>)
 8007a82:	402b      	ands	r3, r5
 8007a84:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a88:	4b64      	ldr	r3, [pc, #400]	; (8007c1c <_strtod_l+0xb1c>)
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	f040 80ce 	bne.w	8007c2c <_strtod_l+0xb2c>
 8007a90:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007a94:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a98:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8007a9c:	ec4b ab10 	vmov	d0, sl, fp
 8007aa0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007aa4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007aa8:	f001 fe2c 	bl	8009704 <__ulp>
 8007aac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ab0:	ec53 2b10 	vmov	r2, r3, d0
 8007ab4:	f7f8 fda0 	bl	80005f8 <__aeabi_dmul>
 8007ab8:	4652      	mov	r2, sl
 8007aba:	465b      	mov	r3, fp
 8007abc:	f7f8 fbe6 	bl	800028c <__adddf3>
 8007ac0:	460b      	mov	r3, r1
 8007ac2:	4952      	ldr	r1, [pc, #328]	; (8007c0c <_strtod_l+0xb0c>)
 8007ac4:	4a56      	ldr	r2, [pc, #344]	; (8007c20 <_strtod_l+0xb20>)
 8007ac6:	4019      	ands	r1, r3
 8007ac8:	4291      	cmp	r1, r2
 8007aca:	4682      	mov	sl, r0
 8007acc:	d95b      	bls.n	8007b86 <_strtod_l+0xa86>
 8007ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ad0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d103      	bne.n	8007ae0 <_strtod_l+0x9e0>
 8007ad8:	9b08      	ldr	r3, [sp, #32]
 8007ada:	3301      	adds	r3, #1
 8007adc:	f43f ad2e 	beq.w	800753c <_strtod_l+0x43c>
 8007ae0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007c10 <_strtod_l+0xb10>
 8007ae4:	f04f 3aff 	mov.w	sl, #4294967295
 8007ae8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007aea:	4648      	mov	r0, r9
 8007aec:	f001 fb73 	bl	80091d6 <_Bfree>
 8007af0:	9905      	ldr	r1, [sp, #20]
 8007af2:	4648      	mov	r0, r9
 8007af4:	f001 fb6f 	bl	80091d6 <_Bfree>
 8007af8:	4641      	mov	r1, r8
 8007afa:	4648      	mov	r0, r9
 8007afc:	f001 fb6b 	bl	80091d6 <_Bfree>
 8007b00:	4621      	mov	r1, r4
 8007b02:	4648      	mov	r0, r9
 8007b04:	f001 fb67 	bl	80091d6 <_Bfree>
 8007b08:	e619      	b.n	800773e <_strtod_l+0x63e>
 8007b0a:	f1ba 0f00 	cmp.w	sl, #0
 8007b0e:	d11a      	bne.n	8007b46 <_strtod_l+0xa46>
 8007b10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b14:	b9eb      	cbnz	r3, 8007b52 <_strtod_l+0xa52>
 8007b16:	2200      	movs	r2, #0
 8007b18:	4b3f      	ldr	r3, [pc, #252]	; (8007c18 <_strtod_l+0xb18>)
 8007b1a:	4630      	mov	r0, r6
 8007b1c:	4639      	mov	r1, r7
 8007b1e:	f7f8 ffdd 	bl	8000adc <__aeabi_dcmplt>
 8007b22:	b9c8      	cbnz	r0, 8007b58 <_strtod_l+0xa58>
 8007b24:	4630      	mov	r0, r6
 8007b26:	4639      	mov	r1, r7
 8007b28:	2200      	movs	r2, #0
 8007b2a:	4b3e      	ldr	r3, [pc, #248]	; (8007c24 <_strtod_l+0xb24>)
 8007b2c:	f7f8 fd64 	bl	80005f8 <__aeabi_dmul>
 8007b30:	4606      	mov	r6, r0
 8007b32:	460f      	mov	r7, r1
 8007b34:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007b38:	9618      	str	r6, [sp, #96]	; 0x60
 8007b3a:	9319      	str	r3, [sp, #100]	; 0x64
 8007b3c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007b40:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007b44:	e79c      	b.n	8007a80 <_strtod_l+0x980>
 8007b46:	f1ba 0f01 	cmp.w	sl, #1
 8007b4a:	d102      	bne.n	8007b52 <_strtod_l+0xa52>
 8007b4c:	2d00      	cmp	r5, #0
 8007b4e:	f43f ad8e 	beq.w	800766e <_strtod_l+0x56e>
 8007b52:	2200      	movs	r2, #0
 8007b54:	4b34      	ldr	r3, [pc, #208]	; (8007c28 <_strtod_l+0xb28>)
 8007b56:	e78f      	b.n	8007a78 <_strtod_l+0x978>
 8007b58:	2600      	movs	r6, #0
 8007b5a:	4f32      	ldr	r7, [pc, #200]	; (8007c24 <_strtod_l+0xb24>)
 8007b5c:	e7ea      	b.n	8007b34 <_strtod_l+0xa34>
 8007b5e:	4b31      	ldr	r3, [pc, #196]	; (8007c24 <_strtod_l+0xb24>)
 8007b60:	4630      	mov	r0, r6
 8007b62:	4639      	mov	r1, r7
 8007b64:	2200      	movs	r2, #0
 8007b66:	f7f8 fd47 	bl	80005f8 <__aeabi_dmul>
 8007b6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b6c:	4606      	mov	r6, r0
 8007b6e:	460f      	mov	r7, r1
 8007b70:	b933      	cbnz	r3, 8007b80 <_strtod_l+0xa80>
 8007b72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b76:	9010      	str	r0, [sp, #64]	; 0x40
 8007b78:	9311      	str	r3, [sp, #68]	; 0x44
 8007b7a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b7e:	e7df      	b.n	8007b40 <_strtod_l+0xa40>
 8007b80:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007b84:	e7f9      	b.n	8007b7a <_strtod_l+0xa7a>
 8007b86:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007b8a:	9b04      	ldr	r3, [sp, #16]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d1ab      	bne.n	8007ae8 <_strtod_l+0x9e8>
 8007b90:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b94:	0d1b      	lsrs	r3, r3, #20
 8007b96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b98:	051b      	lsls	r3, r3, #20
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	465d      	mov	r5, fp
 8007b9e:	d1a3      	bne.n	8007ae8 <_strtod_l+0x9e8>
 8007ba0:	4639      	mov	r1, r7
 8007ba2:	4630      	mov	r0, r6
 8007ba4:	f7f8 ffd8 	bl	8000b58 <__aeabi_d2iz>
 8007ba8:	f7f8 fcbc 	bl	8000524 <__aeabi_i2d>
 8007bac:	460b      	mov	r3, r1
 8007bae:	4602      	mov	r2, r0
 8007bb0:	4639      	mov	r1, r7
 8007bb2:	4630      	mov	r0, r6
 8007bb4:	f7f8 fb68 	bl	8000288 <__aeabi_dsub>
 8007bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bba:	4606      	mov	r6, r0
 8007bbc:	460f      	mov	r7, r1
 8007bbe:	b933      	cbnz	r3, 8007bce <_strtod_l+0xace>
 8007bc0:	f1ba 0f00 	cmp.w	sl, #0
 8007bc4:	d103      	bne.n	8007bce <_strtod_l+0xace>
 8007bc6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8007bca:	2d00      	cmp	r5, #0
 8007bcc:	d06d      	beq.n	8007caa <_strtod_l+0xbaa>
 8007bce:	a30a      	add	r3, pc, #40	; (adr r3, 8007bf8 <_strtod_l+0xaf8>)
 8007bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd4:	4630      	mov	r0, r6
 8007bd6:	4639      	mov	r1, r7
 8007bd8:	f7f8 ff80 	bl	8000adc <__aeabi_dcmplt>
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	f47f acb8 	bne.w	8007552 <_strtod_l+0x452>
 8007be2:	a307      	add	r3, pc, #28	; (adr r3, 8007c00 <_strtod_l+0xb00>)
 8007be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be8:	4630      	mov	r0, r6
 8007bea:	4639      	mov	r1, r7
 8007bec:	f7f8 ff94 	bl	8000b18 <__aeabi_dcmpgt>
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	f43f af79 	beq.w	8007ae8 <_strtod_l+0x9e8>
 8007bf6:	e4ac      	b.n	8007552 <_strtod_l+0x452>
 8007bf8:	94a03595 	.word	0x94a03595
 8007bfc:	3fdfffff 	.word	0x3fdfffff
 8007c00:	35afe535 	.word	0x35afe535
 8007c04:	3fe00000 	.word	0x3fe00000
 8007c08:	000fffff 	.word	0x000fffff
 8007c0c:	7ff00000 	.word	0x7ff00000
 8007c10:	7fefffff 	.word	0x7fefffff
 8007c14:	39500000 	.word	0x39500000
 8007c18:	3ff00000 	.word	0x3ff00000
 8007c1c:	7fe00000 	.word	0x7fe00000
 8007c20:	7c9fffff 	.word	0x7c9fffff
 8007c24:	3fe00000 	.word	0x3fe00000
 8007c28:	bff00000 	.word	0xbff00000
 8007c2c:	9b04      	ldr	r3, [sp, #16]
 8007c2e:	b333      	cbz	r3, 8007c7e <_strtod_l+0xb7e>
 8007c30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c32:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007c36:	d822      	bhi.n	8007c7e <_strtod_l+0xb7e>
 8007c38:	a327      	add	r3, pc, #156	; (adr r3, 8007cd8 <_strtod_l+0xbd8>)
 8007c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3e:	4630      	mov	r0, r6
 8007c40:	4639      	mov	r1, r7
 8007c42:	f7f8 ff55 	bl	8000af0 <__aeabi_dcmple>
 8007c46:	b1a0      	cbz	r0, 8007c72 <_strtod_l+0xb72>
 8007c48:	4639      	mov	r1, r7
 8007c4a:	4630      	mov	r0, r6
 8007c4c:	f7f8 ffac 	bl	8000ba8 <__aeabi_d2uiz>
 8007c50:	2800      	cmp	r0, #0
 8007c52:	bf08      	it	eq
 8007c54:	2001      	moveq	r0, #1
 8007c56:	f7f8 fc55 	bl	8000504 <__aeabi_ui2d>
 8007c5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c5c:	4606      	mov	r6, r0
 8007c5e:	460f      	mov	r7, r1
 8007c60:	bb03      	cbnz	r3, 8007ca4 <_strtod_l+0xba4>
 8007c62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007c66:	9012      	str	r0, [sp, #72]	; 0x48
 8007c68:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c6a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007c6e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c76:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007c7a:	1a9b      	subs	r3, r3, r2
 8007c7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c7e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007c82:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8007c86:	f001 fd3d 	bl	8009704 <__ulp>
 8007c8a:	4650      	mov	r0, sl
 8007c8c:	ec53 2b10 	vmov	r2, r3, d0
 8007c90:	4659      	mov	r1, fp
 8007c92:	f7f8 fcb1 	bl	80005f8 <__aeabi_dmul>
 8007c96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007c9a:	f7f8 faf7 	bl	800028c <__adddf3>
 8007c9e:	4682      	mov	sl, r0
 8007ca0:	468b      	mov	fp, r1
 8007ca2:	e772      	b.n	8007b8a <_strtod_l+0xa8a>
 8007ca4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007ca8:	e7df      	b.n	8007c6a <_strtod_l+0xb6a>
 8007caa:	a30d      	add	r3, pc, #52	; (adr r3, 8007ce0 <_strtod_l+0xbe0>)
 8007cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb0:	f7f8 ff14 	bl	8000adc <__aeabi_dcmplt>
 8007cb4:	e79c      	b.n	8007bf0 <_strtod_l+0xaf0>
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	930d      	str	r3, [sp, #52]	; 0x34
 8007cba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007cbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007cbe:	6013      	str	r3, [r2, #0]
 8007cc0:	f7ff ba61 	b.w	8007186 <_strtod_l+0x86>
 8007cc4:	2b65      	cmp	r3, #101	; 0x65
 8007cc6:	f04f 0200 	mov.w	r2, #0
 8007cca:	f43f ab4e 	beq.w	800736a <_strtod_l+0x26a>
 8007cce:	2101      	movs	r1, #1
 8007cd0:	4614      	mov	r4, r2
 8007cd2:	9104      	str	r1, [sp, #16]
 8007cd4:	f7ff bacb 	b.w	800726e <_strtod_l+0x16e>
 8007cd8:	ffc00000 	.word	0xffc00000
 8007cdc:	41dfffff 	.word	0x41dfffff
 8007ce0:	94a03595 	.word	0x94a03595
 8007ce4:	3fcfffff 	.word	0x3fcfffff

08007ce8 <_strtod_r>:
 8007ce8:	4b05      	ldr	r3, [pc, #20]	; (8007d00 <_strtod_r+0x18>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	b410      	push	{r4}
 8007cee:	6a1b      	ldr	r3, [r3, #32]
 8007cf0:	4c04      	ldr	r4, [pc, #16]	; (8007d04 <_strtod_r+0x1c>)
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	bf08      	it	eq
 8007cf6:	4623      	moveq	r3, r4
 8007cf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cfc:	f7ff ba00 	b.w	8007100 <_strtod_l>
 8007d00:	2000000c 	.word	0x2000000c
 8007d04:	20000070 	.word	0x20000070

08007d08 <_strtol_l.isra.0>:
 8007d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d0c:	4680      	mov	r8, r0
 8007d0e:	4689      	mov	r9, r1
 8007d10:	4692      	mov	sl, r2
 8007d12:	461e      	mov	r6, r3
 8007d14:	460f      	mov	r7, r1
 8007d16:	463d      	mov	r5, r7
 8007d18:	9808      	ldr	r0, [sp, #32]
 8007d1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d1e:	f001 f9ed 	bl	80090fc <__locale_ctype_ptr_l>
 8007d22:	4420      	add	r0, r4
 8007d24:	7843      	ldrb	r3, [r0, #1]
 8007d26:	f013 0308 	ands.w	r3, r3, #8
 8007d2a:	d132      	bne.n	8007d92 <_strtol_l.isra.0+0x8a>
 8007d2c:	2c2d      	cmp	r4, #45	; 0x2d
 8007d2e:	d132      	bne.n	8007d96 <_strtol_l.isra.0+0x8e>
 8007d30:	787c      	ldrb	r4, [r7, #1]
 8007d32:	1cbd      	adds	r5, r7, #2
 8007d34:	2201      	movs	r2, #1
 8007d36:	2e00      	cmp	r6, #0
 8007d38:	d05d      	beq.n	8007df6 <_strtol_l.isra.0+0xee>
 8007d3a:	2e10      	cmp	r6, #16
 8007d3c:	d109      	bne.n	8007d52 <_strtol_l.isra.0+0x4a>
 8007d3e:	2c30      	cmp	r4, #48	; 0x30
 8007d40:	d107      	bne.n	8007d52 <_strtol_l.isra.0+0x4a>
 8007d42:	782b      	ldrb	r3, [r5, #0]
 8007d44:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007d48:	2b58      	cmp	r3, #88	; 0x58
 8007d4a:	d14f      	bne.n	8007dec <_strtol_l.isra.0+0xe4>
 8007d4c:	786c      	ldrb	r4, [r5, #1]
 8007d4e:	2610      	movs	r6, #16
 8007d50:	3502      	adds	r5, #2
 8007d52:	2a00      	cmp	r2, #0
 8007d54:	bf14      	ite	ne
 8007d56:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007d5a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007d5e:	2700      	movs	r7, #0
 8007d60:	fbb1 fcf6 	udiv	ip, r1, r6
 8007d64:	4638      	mov	r0, r7
 8007d66:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007d6a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007d6e:	2b09      	cmp	r3, #9
 8007d70:	d817      	bhi.n	8007da2 <_strtol_l.isra.0+0x9a>
 8007d72:	461c      	mov	r4, r3
 8007d74:	42a6      	cmp	r6, r4
 8007d76:	dd23      	ble.n	8007dc0 <_strtol_l.isra.0+0xb8>
 8007d78:	1c7b      	adds	r3, r7, #1
 8007d7a:	d007      	beq.n	8007d8c <_strtol_l.isra.0+0x84>
 8007d7c:	4584      	cmp	ip, r0
 8007d7e:	d31c      	bcc.n	8007dba <_strtol_l.isra.0+0xb2>
 8007d80:	d101      	bne.n	8007d86 <_strtol_l.isra.0+0x7e>
 8007d82:	45a6      	cmp	lr, r4
 8007d84:	db19      	blt.n	8007dba <_strtol_l.isra.0+0xb2>
 8007d86:	fb00 4006 	mla	r0, r0, r6, r4
 8007d8a:	2701      	movs	r7, #1
 8007d8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d90:	e7eb      	b.n	8007d6a <_strtol_l.isra.0+0x62>
 8007d92:	462f      	mov	r7, r5
 8007d94:	e7bf      	b.n	8007d16 <_strtol_l.isra.0+0xe>
 8007d96:	2c2b      	cmp	r4, #43	; 0x2b
 8007d98:	bf04      	itt	eq
 8007d9a:	1cbd      	addeq	r5, r7, #2
 8007d9c:	787c      	ldrbeq	r4, [r7, #1]
 8007d9e:	461a      	mov	r2, r3
 8007da0:	e7c9      	b.n	8007d36 <_strtol_l.isra.0+0x2e>
 8007da2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007da6:	2b19      	cmp	r3, #25
 8007da8:	d801      	bhi.n	8007dae <_strtol_l.isra.0+0xa6>
 8007daa:	3c37      	subs	r4, #55	; 0x37
 8007dac:	e7e2      	b.n	8007d74 <_strtol_l.isra.0+0x6c>
 8007dae:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007db2:	2b19      	cmp	r3, #25
 8007db4:	d804      	bhi.n	8007dc0 <_strtol_l.isra.0+0xb8>
 8007db6:	3c57      	subs	r4, #87	; 0x57
 8007db8:	e7dc      	b.n	8007d74 <_strtol_l.isra.0+0x6c>
 8007dba:	f04f 37ff 	mov.w	r7, #4294967295
 8007dbe:	e7e5      	b.n	8007d8c <_strtol_l.isra.0+0x84>
 8007dc0:	1c7b      	adds	r3, r7, #1
 8007dc2:	d108      	bne.n	8007dd6 <_strtol_l.isra.0+0xce>
 8007dc4:	2322      	movs	r3, #34	; 0x22
 8007dc6:	f8c8 3000 	str.w	r3, [r8]
 8007dca:	4608      	mov	r0, r1
 8007dcc:	f1ba 0f00 	cmp.w	sl, #0
 8007dd0:	d107      	bne.n	8007de2 <_strtol_l.isra.0+0xda>
 8007dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dd6:	b102      	cbz	r2, 8007dda <_strtol_l.isra.0+0xd2>
 8007dd8:	4240      	negs	r0, r0
 8007dda:	f1ba 0f00 	cmp.w	sl, #0
 8007dde:	d0f8      	beq.n	8007dd2 <_strtol_l.isra.0+0xca>
 8007de0:	b10f      	cbz	r7, 8007de6 <_strtol_l.isra.0+0xde>
 8007de2:	f105 39ff 	add.w	r9, r5, #4294967295
 8007de6:	f8ca 9000 	str.w	r9, [sl]
 8007dea:	e7f2      	b.n	8007dd2 <_strtol_l.isra.0+0xca>
 8007dec:	2430      	movs	r4, #48	; 0x30
 8007dee:	2e00      	cmp	r6, #0
 8007df0:	d1af      	bne.n	8007d52 <_strtol_l.isra.0+0x4a>
 8007df2:	2608      	movs	r6, #8
 8007df4:	e7ad      	b.n	8007d52 <_strtol_l.isra.0+0x4a>
 8007df6:	2c30      	cmp	r4, #48	; 0x30
 8007df8:	d0a3      	beq.n	8007d42 <_strtol_l.isra.0+0x3a>
 8007dfa:	260a      	movs	r6, #10
 8007dfc:	e7a9      	b.n	8007d52 <_strtol_l.isra.0+0x4a>
	...

08007e00 <_strtol_r>:
 8007e00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e02:	4c06      	ldr	r4, [pc, #24]	; (8007e1c <_strtol_r+0x1c>)
 8007e04:	4d06      	ldr	r5, [pc, #24]	; (8007e20 <_strtol_r+0x20>)
 8007e06:	6824      	ldr	r4, [r4, #0]
 8007e08:	6a24      	ldr	r4, [r4, #32]
 8007e0a:	2c00      	cmp	r4, #0
 8007e0c:	bf08      	it	eq
 8007e0e:	462c      	moveq	r4, r5
 8007e10:	9400      	str	r4, [sp, #0]
 8007e12:	f7ff ff79 	bl	8007d08 <_strtol_l.isra.0>
 8007e16:	b003      	add	sp, #12
 8007e18:	bd30      	pop	{r4, r5, pc}
 8007e1a:	bf00      	nop
 8007e1c:	2000000c 	.word	0x2000000c
 8007e20:	20000070 	.word	0x20000070

08007e24 <quorem>:
 8007e24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e28:	6903      	ldr	r3, [r0, #16]
 8007e2a:	690c      	ldr	r4, [r1, #16]
 8007e2c:	42a3      	cmp	r3, r4
 8007e2e:	4680      	mov	r8, r0
 8007e30:	f2c0 8082 	blt.w	8007f38 <quorem+0x114>
 8007e34:	3c01      	subs	r4, #1
 8007e36:	f101 0714 	add.w	r7, r1, #20
 8007e3a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007e3e:	f100 0614 	add.w	r6, r0, #20
 8007e42:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007e46:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007e4a:	eb06 030c 	add.w	r3, r6, ip
 8007e4e:	3501      	adds	r5, #1
 8007e50:	eb07 090c 	add.w	r9, r7, ip
 8007e54:	9301      	str	r3, [sp, #4]
 8007e56:	fbb0 f5f5 	udiv	r5, r0, r5
 8007e5a:	b395      	cbz	r5, 8007ec2 <quorem+0x9e>
 8007e5c:	f04f 0a00 	mov.w	sl, #0
 8007e60:	4638      	mov	r0, r7
 8007e62:	46b6      	mov	lr, r6
 8007e64:	46d3      	mov	fp, sl
 8007e66:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e6a:	b293      	uxth	r3, r2
 8007e6c:	fb05 a303 	mla	r3, r5, r3, sl
 8007e70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	ebab 0303 	sub.w	r3, fp, r3
 8007e7a:	0c12      	lsrs	r2, r2, #16
 8007e7c:	f8de b000 	ldr.w	fp, [lr]
 8007e80:	fb05 a202 	mla	r2, r5, r2, sl
 8007e84:	fa13 f38b 	uxtah	r3, r3, fp
 8007e88:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007e8c:	fa1f fb82 	uxth.w	fp, r2
 8007e90:	f8de 2000 	ldr.w	r2, [lr]
 8007e94:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007e98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ea2:	4581      	cmp	r9, r0
 8007ea4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007ea8:	f84e 3b04 	str.w	r3, [lr], #4
 8007eac:	d2db      	bcs.n	8007e66 <quorem+0x42>
 8007eae:	f856 300c 	ldr.w	r3, [r6, ip]
 8007eb2:	b933      	cbnz	r3, 8007ec2 <quorem+0x9e>
 8007eb4:	9b01      	ldr	r3, [sp, #4]
 8007eb6:	3b04      	subs	r3, #4
 8007eb8:	429e      	cmp	r6, r3
 8007eba:	461a      	mov	r2, r3
 8007ebc:	d330      	bcc.n	8007f20 <quorem+0xfc>
 8007ebe:	f8c8 4010 	str.w	r4, [r8, #16]
 8007ec2:	4640      	mov	r0, r8
 8007ec4:	f001 fba6 	bl	8009614 <__mcmp>
 8007ec8:	2800      	cmp	r0, #0
 8007eca:	db25      	blt.n	8007f18 <quorem+0xf4>
 8007ecc:	3501      	adds	r5, #1
 8007ece:	4630      	mov	r0, r6
 8007ed0:	f04f 0c00 	mov.w	ip, #0
 8007ed4:	f857 2b04 	ldr.w	r2, [r7], #4
 8007ed8:	f8d0 e000 	ldr.w	lr, [r0]
 8007edc:	b293      	uxth	r3, r2
 8007ede:	ebac 0303 	sub.w	r3, ip, r3
 8007ee2:	0c12      	lsrs	r2, r2, #16
 8007ee4:	fa13 f38e 	uxtah	r3, r3, lr
 8007ee8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007eec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ef6:	45b9      	cmp	r9, r7
 8007ef8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007efc:	f840 3b04 	str.w	r3, [r0], #4
 8007f00:	d2e8      	bcs.n	8007ed4 <quorem+0xb0>
 8007f02:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007f06:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007f0a:	b92a      	cbnz	r2, 8007f18 <quorem+0xf4>
 8007f0c:	3b04      	subs	r3, #4
 8007f0e:	429e      	cmp	r6, r3
 8007f10:	461a      	mov	r2, r3
 8007f12:	d30b      	bcc.n	8007f2c <quorem+0x108>
 8007f14:	f8c8 4010 	str.w	r4, [r8, #16]
 8007f18:	4628      	mov	r0, r5
 8007f1a:	b003      	add	sp, #12
 8007f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f20:	6812      	ldr	r2, [r2, #0]
 8007f22:	3b04      	subs	r3, #4
 8007f24:	2a00      	cmp	r2, #0
 8007f26:	d1ca      	bne.n	8007ebe <quorem+0x9a>
 8007f28:	3c01      	subs	r4, #1
 8007f2a:	e7c5      	b.n	8007eb8 <quorem+0x94>
 8007f2c:	6812      	ldr	r2, [r2, #0]
 8007f2e:	3b04      	subs	r3, #4
 8007f30:	2a00      	cmp	r2, #0
 8007f32:	d1ef      	bne.n	8007f14 <quorem+0xf0>
 8007f34:	3c01      	subs	r4, #1
 8007f36:	e7ea      	b.n	8007f0e <quorem+0xea>
 8007f38:	2000      	movs	r0, #0
 8007f3a:	e7ee      	b.n	8007f1a <quorem+0xf6>
 8007f3c:	0000      	movs	r0, r0
	...

08007f40 <_dtoa_r>:
 8007f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f44:	ec57 6b10 	vmov	r6, r7, d0
 8007f48:	b097      	sub	sp, #92	; 0x5c
 8007f4a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f4c:	9106      	str	r1, [sp, #24]
 8007f4e:	4604      	mov	r4, r0
 8007f50:	920b      	str	r2, [sp, #44]	; 0x2c
 8007f52:	9312      	str	r3, [sp, #72]	; 0x48
 8007f54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f58:	e9cd 6700 	strd	r6, r7, [sp]
 8007f5c:	b93d      	cbnz	r5, 8007f6e <_dtoa_r+0x2e>
 8007f5e:	2010      	movs	r0, #16
 8007f60:	f001 f8e0 	bl	8009124 <malloc>
 8007f64:	6260      	str	r0, [r4, #36]	; 0x24
 8007f66:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f6a:	6005      	str	r5, [r0, #0]
 8007f6c:	60c5      	str	r5, [r0, #12]
 8007f6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f70:	6819      	ldr	r1, [r3, #0]
 8007f72:	b151      	cbz	r1, 8007f8a <_dtoa_r+0x4a>
 8007f74:	685a      	ldr	r2, [r3, #4]
 8007f76:	604a      	str	r2, [r1, #4]
 8007f78:	2301      	movs	r3, #1
 8007f7a:	4093      	lsls	r3, r2
 8007f7c:	608b      	str	r3, [r1, #8]
 8007f7e:	4620      	mov	r0, r4
 8007f80:	f001 f929 	bl	80091d6 <_Bfree>
 8007f84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f86:	2200      	movs	r2, #0
 8007f88:	601a      	str	r2, [r3, #0]
 8007f8a:	1e3b      	subs	r3, r7, #0
 8007f8c:	bfbb      	ittet	lt
 8007f8e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007f92:	9301      	strlt	r3, [sp, #4]
 8007f94:	2300      	movge	r3, #0
 8007f96:	2201      	movlt	r2, #1
 8007f98:	bfac      	ite	ge
 8007f9a:	f8c8 3000 	strge.w	r3, [r8]
 8007f9e:	f8c8 2000 	strlt.w	r2, [r8]
 8007fa2:	4baf      	ldr	r3, [pc, #700]	; (8008260 <_dtoa_r+0x320>)
 8007fa4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007fa8:	ea33 0308 	bics.w	r3, r3, r8
 8007fac:	d114      	bne.n	8007fd8 <_dtoa_r+0x98>
 8007fae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007fb0:	f242 730f 	movw	r3, #9999	; 0x270f
 8007fb4:	6013      	str	r3, [r2, #0]
 8007fb6:	9b00      	ldr	r3, [sp, #0]
 8007fb8:	b923      	cbnz	r3, 8007fc4 <_dtoa_r+0x84>
 8007fba:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007fbe:	2800      	cmp	r0, #0
 8007fc0:	f000 8542 	beq.w	8008a48 <_dtoa_r+0xb08>
 8007fc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fc6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008274 <_dtoa_r+0x334>
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	f000 8544 	beq.w	8008a58 <_dtoa_r+0xb18>
 8007fd0:	f10b 0303 	add.w	r3, fp, #3
 8007fd4:	f000 bd3e 	b.w	8008a54 <_dtoa_r+0xb14>
 8007fd8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	2300      	movs	r3, #0
 8007fe0:	4630      	mov	r0, r6
 8007fe2:	4639      	mov	r1, r7
 8007fe4:	f7f8 fd70 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fe8:	4681      	mov	r9, r0
 8007fea:	b168      	cbz	r0, 8008008 <_dtoa_r+0xc8>
 8007fec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007fee:	2301      	movs	r3, #1
 8007ff0:	6013      	str	r3, [r2, #0]
 8007ff2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	f000 8524 	beq.w	8008a42 <_dtoa_r+0xb02>
 8007ffa:	4b9a      	ldr	r3, [pc, #616]	; (8008264 <_dtoa_r+0x324>)
 8007ffc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007ffe:	f103 3bff 	add.w	fp, r3, #4294967295
 8008002:	6013      	str	r3, [r2, #0]
 8008004:	f000 bd28 	b.w	8008a58 <_dtoa_r+0xb18>
 8008008:	aa14      	add	r2, sp, #80	; 0x50
 800800a:	a915      	add	r1, sp, #84	; 0x54
 800800c:	ec47 6b10 	vmov	d0, r6, r7
 8008010:	4620      	mov	r0, r4
 8008012:	f001 fbed 	bl	80097f0 <__d2b>
 8008016:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800801a:	9004      	str	r0, [sp, #16]
 800801c:	2d00      	cmp	r5, #0
 800801e:	d07c      	beq.n	800811a <_dtoa_r+0x1da>
 8008020:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008024:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008028:	46b2      	mov	sl, r6
 800802a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800802e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008032:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008036:	2200      	movs	r2, #0
 8008038:	4b8b      	ldr	r3, [pc, #556]	; (8008268 <_dtoa_r+0x328>)
 800803a:	4650      	mov	r0, sl
 800803c:	4659      	mov	r1, fp
 800803e:	f7f8 f923 	bl	8000288 <__aeabi_dsub>
 8008042:	a381      	add	r3, pc, #516	; (adr r3, 8008248 <_dtoa_r+0x308>)
 8008044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008048:	f7f8 fad6 	bl	80005f8 <__aeabi_dmul>
 800804c:	a380      	add	r3, pc, #512	; (adr r3, 8008250 <_dtoa_r+0x310>)
 800804e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008052:	f7f8 f91b 	bl	800028c <__adddf3>
 8008056:	4606      	mov	r6, r0
 8008058:	4628      	mov	r0, r5
 800805a:	460f      	mov	r7, r1
 800805c:	f7f8 fa62 	bl	8000524 <__aeabi_i2d>
 8008060:	a37d      	add	r3, pc, #500	; (adr r3, 8008258 <_dtoa_r+0x318>)
 8008062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008066:	f7f8 fac7 	bl	80005f8 <__aeabi_dmul>
 800806a:	4602      	mov	r2, r0
 800806c:	460b      	mov	r3, r1
 800806e:	4630      	mov	r0, r6
 8008070:	4639      	mov	r1, r7
 8008072:	f7f8 f90b 	bl	800028c <__adddf3>
 8008076:	4606      	mov	r6, r0
 8008078:	460f      	mov	r7, r1
 800807a:	f7f8 fd6d 	bl	8000b58 <__aeabi_d2iz>
 800807e:	2200      	movs	r2, #0
 8008080:	4682      	mov	sl, r0
 8008082:	2300      	movs	r3, #0
 8008084:	4630      	mov	r0, r6
 8008086:	4639      	mov	r1, r7
 8008088:	f7f8 fd28 	bl	8000adc <__aeabi_dcmplt>
 800808c:	b148      	cbz	r0, 80080a2 <_dtoa_r+0x162>
 800808e:	4650      	mov	r0, sl
 8008090:	f7f8 fa48 	bl	8000524 <__aeabi_i2d>
 8008094:	4632      	mov	r2, r6
 8008096:	463b      	mov	r3, r7
 8008098:	f7f8 fd16 	bl	8000ac8 <__aeabi_dcmpeq>
 800809c:	b908      	cbnz	r0, 80080a2 <_dtoa_r+0x162>
 800809e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080a2:	f1ba 0f16 	cmp.w	sl, #22
 80080a6:	d859      	bhi.n	800815c <_dtoa_r+0x21c>
 80080a8:	4970      	ldr	r1, [pc, #448]	; (800826c <_dtoa_r+0x32c>)
 80080aa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80080ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080b6:	f7f8 fd2f 	bl	8000b18 <__aeabi_dcmpgt>
 80080ba:	2800      	cmp	r0, #0
 80080bc:	d050      	beq.n	8008160 <_dtoa_r+0x220>
 80080be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080c2:	2300      	movs	r3, #0
 80080c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80080c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080c8:	1b5d      	subs	r5, r3, r5
 80080ca:	f1b5 0801 	subs.w	r8, r5, #1
 80080ce:	bf49      	itett	mi
 80080d0:	f1c5 0301 	rsbmi	r3, r5, #1
 80080d4:	2300      	movpl	r3, #0
 80080d6:	9305      	strmi	r3, [sp, #20]
 80080d8:	f04f 0800 	movmi.w	r8, #0
 80080dc:	bf58      	it	pl
 80080de:	9305      	strpl	r3, [sp, #20]
 80080e0:	f1ba 0f00 	cmp.w	sl, #0
 80080e4:	db3e      	blt.n	8008164 <_dtoa_r+0x224>
 80080e6:	2300      	movs	r3, #0
 80080e8:	44d0      	add	r8, sl
 80080ea:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80080ee:	9307      	str	r3, [sp, #28]
 80080f0:	9b06      	ldr	r3, [sp, #24]
 80080f2:	2b09      	cmp	r3, #9
 80080f4:	f200 8090 	bhi.w	8008218 <_dtoa_r+0x2d8>
 80080f8:	2b05      	cmp	r3, #5
 80080fa:	bfc4      	itt	gt
 80080fc:	3b04      	subgt	r3, #4
 80080fe:	9306      	strgt	r3, [sp, #24]
 8008100:	9b06      	ldr	r3, [sp, #24]
 8008102:	f1a3 0302 	sub.w	r3, r3, #2
 8008106:	bfcc      	ite	gt
 8008108:	2500      	movgt	r5, #0
 800810a:	2501      	movle	r5, #1
 800810c:	2b03      	cmp	r3, #3
 800810e:	f200 808f 	bhi.w	8008230 <_dtoa_r+0x2f0>
 8008112:	e8df f003 	tbb	[pc, r3]
 8008116:	7f7d      	.short	0x7f7d
 8008118:	7131      	.short	0x7131
 800811a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800811e:	441d      	add	r5, r3
 8008120:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008124:	2820      	cmp	r0, #32
 8008126:	dd13      	ble.n	8008150 <_dtoa_r+0x210>
 8008128:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800812c:	9b00      	ldr	r3, [sp, #0]
 800812e:	fa08 f800 	lsl.w	r8, r8, r0
 8008132:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008136:	fa23 f000 	lsr.w	r0, r3, r0
 800813a:	ea48 0000 	orr.w	r0, r8, r0
 800813e:	f7f8 f9e1 	bl	8000504 <__aeabi_ui2d>
 8008142:	2301      	movs	r3, #1
 8008144:	4682      	mov	sl, r0
 8008146:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800814a:	3d01      	subs	r5, #1
 800814c:	9313      	str	r3, [sp, #76]	; 0x4c
 800814e:	e772      	b.n	8008036 <_dtoa_r+0xf6>
 8008150:	9b00      	ldr	r3, [sp, #0]
 8008152:	f1c0 0020 	rsb	r0, r0, #32
 8008156:	fa03 f000 	lsl.w	r0, r3, r0
 800815a:	e7f0      	b.n	800813e <_dtoa_r+0x1fe>
 800815c:	2301      	movs	r3, #1
 800815e:	e7b1      	b.n	80080c4 <_dtoa_r+0x184>
 8008160:	900f      	str	r0, [sp, #60]	; 0x3c
 8008162:	e7b0      	b.n	80080c6 <_dtoa_r+0x186>
 8008164:	9b05      	ldr	r3, [sp, #20]
 8008166:	eba3 030a 	sub.w	r3, r3, sl
 800816a:	9305      	str	r3, [sp, #20]
 800816c:	f1ca 0300 	rsb	r3, sl, #0
 8008170:	9307      	str	r3, [sp, #28]
 8008172:	2300      	movs	r3, #0
 8008174:	930e      	str	r3, [sp, #56]	; 0x38
 8008176:	e7bb      	b.n	80080f0 <_dtoa_r+0x1b0>
 8008178:	2301      	movs	r3, #1
 800817a:	930a      	str	r3, [sp, #40]	; 0x28
 800817c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800817e:	2b00      	cmp	r3, #0
 8008180:	dd59      	ble.n	8008236 <_dtoa_r+0x2f6>
 8008182:	9302      	str	r3, [sp, #8]
 8008184:	4699      	mov	r9, r3
 8008186:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008188:	2200      	movs	r2, #0
 800818a:	6072      	str	r2, [r6, #4]
 800818c:	2204      	movs	r2, #4
 800818e:	f102 0014 	add.w	r0, r2, #20
 8008192:	4298      	cmp	r0, r3
 8008194:	6871      	ldr	r1, [r6, #4]
 8008196:	d953      	bls.n	8008240 <_dtoa_r+0x300>
 8008198:	4620      	mov	r0, r4
 800819a:	f000 ffe8 	bl	800916e <_Balloc>
 800819e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081a0:	6030      	str	r0, [r6, #0]
 80081a2:	f1b9 0f0e 	cmp.w	r9, #14
 80081a6:	f8d3 b000 	ldr.w	fp, [r3]
 80081aa:	f200 80e6 	bhi.w	800837a <_dtoa_r+0x43a>
 80081ae:	2d00      	cmp	r5, #0
 80081b0:	f000 80e3 	beq.w	800837a <_dtoa_r+0x43a>
 80081b4:	ed9d 7b00 	vldr	d7, [sp]
 80081b8:	f1ba 0f00 	cmp.w	sl, #0
 80081bc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80081c0:	dd74      	ble.n	80082ac <_dtoa_r+0x36c>
 80081c2:	4a2a      	ldr	r2, [pc, #168]	; (800826c <_dtoa_r+0x32c>)
 80081c4:	f00a 030f 	and.w	r3, sl, #15
 80081c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80081cc:	ed93 7b00 	vldr	d7, [r3]
 80081d0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80081d4:	06f0      	lsls	r0, r6, #27
 80081d6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80081da:	d565      	bpl.n	80082a8 <_dtoa_r+0x368>
 80081dc:	4b24      	ldr	r3, [pc, #144]	; (8008270 <_dtoa_r+0x330>)
 80081de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80081e2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80081e6:	f7f8 fb31 	bl	800084c <__aeabi_ddiv>
 80081ea:	e9cd 0100 	strd	r0, r1, [sp]
 80081ee:	f006 060f 	and.w	r6, r6, #15
 80081f2:	2503      	movs	r5, #3
 80081f4:	4f1e      	ldr	r7, [pc, #120]	; (8008270 <_dtoa_r+0x330>)
 80081f6:	e04c      	b.n	8008292 <_dtoa_r+0x352>
 80081f8:	2301      	movs	r3, #1
 80081fa:	930a      	str	r3, [sp, #40]	; 0x28
 80081fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081fe:	4453      	add	r3, sl
 8008200:	f103 0901 	add.w	r9, r3, #1
 8008204:	9302      	str	r3, [sp, #8]
 8008206:	464b      	mov	r3, r9
 8008208:	2b01      	cmp	r3, #1
 800820a:	bfb8      	it	lt
 800820c:	2301      	movlt	r3, #1
 800820e:	e7ba      	b.n	8008186 <_dtoa_r+0x246>
 8008210:	2300      	movs	r3, #0
 8008212:	e7b2      	b.n	800817a <_dtoa_r+0x23a>
 8008214:	2300      	movs	r3, #0
 8008216:	e7f0      	b.n	80081fa <_dtoa_r+0x2ba>
 8008218:	2501      	movs	r5, #1
 800821a:	2300      	movs	r3, #0
 800821c:	9306      	str	r3, [sp, #24]
 800821e:	950a      	str	r5, [sp, #40]	; 0x28
 8008220:	f04f 33ff 	mov.w	r3, #4294967295
 8008224:	9302      	str	r3, [sp, #8]
 8008226:	4699      	mov	r9, r3
 8008228:	2200      	movs	r2, #0
 800822a:	2312      	movs	r3, #18
 800822c:	920b      	str	r2, [sp, #44]	; 0x2c
 800822e:	e7aa      	b.n	8008186 <_dtoa_r+0x246>
 8008230:	2301      	movs	r3, #1
 8008232:	930a      	str	r3, [sp, #40]	; 0x28
 8008234:	e7f4      	b.n	8008220 <_dtoa_r+0x2e0>
 8008236:	2301      	movs	r3, #1
 8008238:	9302      	str	r3, [sp, #8]
 800823a:	4699      	mov	r9, r3
 800823c:	461a      	mov	r2, r3
 800823e:	e7f5      	b.n	800822c <_dtoa_r+0x2ec>
 8008240:	3101      	adds	r1, #1
 8008242:	6071      	str	r1, [r6, #4]
 8008244:	0052      	lsls	r2, r2, #1
 8008246:	e7a2      	b.n	800818e <_dtoa_r+0x24e>
 8008248:	636f4361 	.word	0x636f4361
 800824c:	3fd287a7 	.word	0x3fd287a7
 8008250:	8b60c8b3 	.word	0x8b60c8b3
 8008254:	3fc68a28 	.word	0x3fc68a28
 8008258:	509f79fb 	.word	0x509f79fb
 800825c:	3fd34413 	.word	0x3fd34413
 8008260:	7ff00000 	.word	0x7ff00000
 8008264:	0800a005 	.word	0x0800a005
 8008268:	3ff80000 	.word	0x3ff80000
 800826c:	0800a0c0 	.word	0x0800a0c0
 8008270:	0800a098 	.word	0x0800a098
 8008274:	0800a089 	.word	0x0800a089
 8008278:	07f1      	lsls	r1, r6, #31
 800827a:	d508      	bpl.n	800828e <_dtoa_r+0x34e>
 800827c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008280:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008284:	f7f8 f9b8 	bl	80005f8 <__aeabi_dmul>
 8008288:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800828c:	3501      	adds	r5, #1
 800828e:	1076      	asrs	r6, r6, #1
 8008290:	3708      	adds	r7, #8
 8008292:	2e00      	cmp	r6, #0
 8008294:	d1f0      	bne.n	8008278 <_dtoa_r+0x338>
 8008296:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800829a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800829e:	f7f8 fad5 	bl	800084c <__aeabi_ddiv>
 80082a2:	e9cd 0100 	strd	r0, r1, [sp]
 80082a6:	e01a      	b.n	80082de <_dtoa_r+0x39e>
 80082a8:	2502      	movs	r5, #2
 80082aa:	e7a3      	b.n	80081f4 <_dtoa_r+0x2b4>
 80082ac:	f000 80a0 	beq.w	80083f0 <_dtoa_r+0x4b0>
 80082b0:	f1ca 0600 	rsb	r6, sl, #0
 80082b4:	4b9f      	ldr	r3, [pc, #636]	; (8008534 <_dtoa_r+0x5f4>)
 80082b6:	4fa0      	ldr	r7, [pc, #640]	; (8008538 <_dtoa_r+0x5f8>)
 80082b8:	f006 020f 	and.w	r2, r6, #15
 80082bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80082c8:	f7f8 f996 	bl	80005f8 <__aeabi_dmul>
 80082cc:	e9cd 0100 	strd	r0, r1, [sp]
 80082d0:	1136      	asrs	r6, r6, #4
 80082d2:	2300      	movs	r3, #0
 80082d4:	2502      	movs	r5, #2
 80082d6:	2e00      	cmp	r6, #0
 80082d8:	d17f      	bne.n	80083da <_dtoa_r+0x49a>
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d1e1      	bne.n	80082a2 <_dtoa_r+0x362>
 80082de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f000 8087 	beq.w	80083f4 <_dtoa_r+0x4b4>
 80082e6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80082ea:	2200      	movs	r2, #0
 80082ec:	4b93      	ldr	r3, [pc, #588]	; (800853c <_dtoa_r+0x5fc>)
 80082ee:	4630      	mov	r0, r6
 80082f0:	4639      	mov	r1, r7
 80082f2:	f7f8 fbf3 	bl	8000adc <__aeabi_dcmplt>
 80082f6:	2800      	cmp	r0, #0
 80082f8:	d07c      	beq.n	80083f4 <_dtoa_r+0x4b4>
 80082fa:	f1b9 0f00 	cmp.w	r9, #0
 80082fe:	d079      	beq.n	80083f4 <_dtoa_r+0x4b4>
 8008300:	9b02      	ldr	r3, [sp, #8]
 8008302:	2b00      	cmp	r3, #0
 8008304:	dd35      	ble.n	8008372 <_dtoa_r+0x432>
 8008306:	f10a 33ff 	add.w	r3, sl, #4294967295
 800830a:	9308      	str	r3, [sp, #32]
 800830c:	4639      	mov	r1, r7
 800830e:	2200      	movs	r2, #0
 8008310:	4b8b      	ldr	r3, [pc, #556]	; (8008540 <_dtoa_r+0x600>)
 8008312:	4630      	mov	r0, r6
 8008314:	f7f8 f970 	bl	80005f8 <__aeabi_dmul>
 8008318:	e9cd 0100 	strd	r0, r1, [sp]
 800831c:	9f02      	ldr	r7, [sp, #8]
 800831e:	3501      	adds	r5, #1
 8008320:	4628      	mov	r0, r5
 8008322:	f7f8 f8ff 	bl	8000524 <__aeabi_i2d>
 8008326:	e9dd 2300 	ldrd	r2, r3, [sp]
 800832a:	f7f8 f965 	bl	80005f8 <__aeabi_dmul>
 800832e:	2200      	movs	r2, #0
 8008330:	4b84      	ldr	r3, [pc, #528]	; (8008544 <_dtoa_r+0x604>)
 8008332:	f7f7 ffab 	bl	800028c <__adddf3>
 8008336:	4605      	mov	r5, r0
 8008338:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800833c:	2f00      	cmp	r7, #0
 800833e:	d15d      	bne.n	80083fc <_dtoa_r+0x4bc>
 8008340:	2200      	movs	r2, #0
 8008342:	4b81      	ldr	r3, [pc, #516]	; (8008548 <_dtoa_r+0x608>)
 8008344:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008348:	f7f7 ff9e 	bl	8000288 <__aeabi_dsub>
 800834c:	462a      	mov	r2, r5
 800834e:	4633      	mov	r3, r6
 8008350:	e9cd 0100 	strd	r0, r1, [sp]
 8008354:	f7f8 fbe0 	bl	8000b18 <__aeabi_dcmpgt>
 8008358:	2800      	cmp	r0, #0
 800835a:	f040 8288 	bne.w	800886e <_dtoa_r+0x92e>
 800835e:	462a      	mov	r2, r5
 8008360:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008364:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008368:	f7f8 fbb8 	bl	8000adc <__aeabi_dcmplt>
 800836c:	2800      	cmp	r0, #0
 800836e:	f040 827c 	bne.w	800886a <_dtoa_r+0x92a>
 8008372:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008376:	e9cd 2300 	strd	r2, r3, [sp]
 800837a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800837c:	2b00      	cmp	r3, #0
 800837e:	f2c0 8150 	blt.w	8008622 <_dtoa_r+0x6e2>
 8008382:	f1ba 0f0e 	cmp.w	sl, #14
 8008386:	f300 814c 	bgt.w	8008622 <_dtoa_r+0x6e2>
 800838a:	4b6a      	ldr	r3, [pc, #424]	; (8008534 <_dtoa_r+0x5f4>)
 800838c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008390:	ed93 7b00 	vldr	d7, [r3]
 8008394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008396:	2b00      	cmp	r3, #0
 8008398:	ed8d 7b02 	vstr	d7, [sp, #8]
 800839c:	f280 80d8 	bge.w	8008550 <_dtoa_r+0x610>
 80083a0:	f1b9 0f00 	cmp.w	r9, #0
 80083a4:	f300 80d4 	bgt.w	8008550 <_dtoa_r+0x610>
 80083a8:	f040 825e 	bne.w	8008868 <_dtoa_r+0x928>
 80083ac:	2200      	movs	r2, #0
 80083ae:	4b66      	ldr	r3, [pc, #408]	; (8008548 <_dtoa_r+0x608>)
 80083b0:	ec51 0b17 	vmov	r0, r1, d7
 80083b4:	f7f8 f920 	bl	80005f8 <__aeabi_dmul>
 80083b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083bc:	f7f8 fba2 	bl	8000b04 <__aeabi_dcmpge>
 80083c0:	464f      	mov	r7, r9
 80083c2:	464e      	mov	r6, r9
 80083c4:	2800      	cmp	r0, #0
 80083c6:	f040 8234 	bne.w	8008832 <_dtoa_r+0x8f2>
 80083ca:	2331      	movs	r3, #49	; 0x31
 80083cc:	f10b 0501 	add.w	r5, fp, #1
 80083d0:	f88b 3000 	strb.w	r3, [fp]
 80083d4:	f10a 0a01 	add.w	sl, sl, #1
 80083d8:	e22f      	b.n	800883a <_dtoa_r+0x8fa>
 80083da:	07f2      	lsls	r2, r6, #31
 80083dc:	d505      	bpl.n	80083ea <_dtoa_r+0x4aa>
 80083de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083e2:	f7f8 f909 	bl	80005f8 <__aeabi_dmul>
 80083e6:	3501      	adds	r5, #1
 80083e8:	2301      	movs	r3, #1
 80083ea:	1076      	asrs	r6, r6, #1
 80083ec:	3708      	adds	r7, #8
 80083ee:	e772      	b.n	80082d6 <_dtoa_r+0x396>
 80083f0:	2502      	movs	r5, #2
 80083f2:	e774      	b.n	80082de <_dtoa_r+0x39e>
 80083f4:	f8cd a020 	str.w	sl, [sp, #32]
 80083f8:	464f      	mov	r7, r9
 80083fa:	e791      	b.n	8008320 <_dtoa_r+0x3e0>
 80083fc:	4b4d      	ldr	r3, [pc, #308]	; (8008534 <_dtoa_r+0x5f4>)
 80083fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008402:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008408:	2b00      	cmp	r3, #0
 800840a:	d047      	beq.n	800849c <_dtoa_r+0x55c>
 800840c:	4602      	mov	r2, r0
 800840e:	460b      	mov	r3, r1
 8008410:	2000      	movs	r0, #0
 8008412:	494e      	ldr	r1, [pc, #312]	; (800854c <_dtoa_r+0x60c>)
 8008414:	f7f8 fa1a 	bl	800084c <__aeabi_ddiv>
 8008418:	462a      	mov	r2, r5
 800841a:	4633      	mov	r3, r6
 800841c:	f7f7 ff34 	bl	8000288 <__aeabi_dsub>
 8008420:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008424:	465d      	mov	r5, fp
 8008426:	e9dd 0100 	ldrd	r0, r1, [sp]
 800842a:	f7f8 fb95 	bl	8000b58 <__aeabi_d2iz>
 800842e:	4606      	mov	r6, r0
 8008430:	f7f8 f878 	bl	8000524 <__aeabi_i2d>
 8008434:	4602      	mov	r2, r0
 8008436:	460b      	mov	r3, r1
 8008438:	e9dd 0100 	ldrd	r0, r1, [sp]
 800843c:	f7f7 ff24 	bl	8000288 <__aeabi_dsub>
 8008440:	3630      	adds	r6, #48	; 0x30
 8008442:	f805 6b01 	strb.w	r6, [r5], #1
 8008446:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800844a:	e9cd 0100 	strd	r0, r1, [sp]
 800844e:	f7f8 fb45 	bl	8000adc <__aeabi_dcmplt>
 8008452:	2800      	cmp	r0, #0
 8008454:	d163      	bne.n	800851e <_dtoa_r+0x5de>
 8008456:	e9dd 2300 	ldrd	r2, r3, [sp]
 800845a:	2000      	movs	r0, #0
 800845c:	4937      	ldr	r1, [pc, #220]	; (800853c <_dtoa_r+0x5fc>)
 800845e:	f7f7 ff13 	bl	8000288 <__aeabi_dsub>
 8008462:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008466:	f7f8 fb39 	bl	8000adc <__aeabi_dcmplt>
 800846a:	2800      	cmp	r0, #0
 800846c:	f040 80b7 	bne.w	80085de <_dtoa_r+0x69e>
 8008470:	eba5 030b 	sub.w	r3, r5, fp
 8008474:	429f      	cmp	r7, r3
 8008476:	f77f af7c 	ble.w	8008372 <_dtoa_r+0x432>
 800847a:	2200      	movs	r2, #0
 800847c:	4b30      	ldr	r3, [pc, #192]	; (8008540 <_dtoa_r+0x600>)
 800847e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008482:	f7f8 f8b9 	bl	80005f8 <__aeabi_dmul>
 8008486:	2200      	movs	r2, #0
 8008488:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800848c:	4b2c      	ldr	r3, [pc, #176]	; (8008540 <_dtoa_r+0x600>)
 800848e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008492:	f7f8 f8b1 	bl	80005f8 <__aeabi_dmul>
 8008496:	e9cd 0100 	strd	r0, r1, [sp]
 800849a:	e7c4      	b.n	8008426 <_dtoa_r+0x4e6>
 800849c:	462a      	mov	r2, r5
 800849e:	4633      	mov	r3, r6
 80084a0:	f7f8 f8aa 	bl	80005f8 <__aeabi_dmul>
 80084a4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80084a8:	eb0b 0507 	add.w	r5, fp, r7
 80084ac:	465e      	mov	r6, fp
 80084ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084b2:	f7f8 fb51 	bl	8000b58 <__aeabi_d2iz>
 80084b6:	4607      	mov	r7, r0
 80084b8:	f7f8 f834 	bl	8000524 <__aeabi_i2d>
 80084bc:	3730      	adds	r7, #48	; 0x30
 80084be:	4602      	mov	r2, r0
 80084c0:	460b      	mov	r3, r1
 80084c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084c6:	f7f7 fedf 	bl	8000288 <__aeabi_dsub>
 80084ca:	f806 7b01 	strb.w	r7, [r6], #1
 80084ce:	42ae      	cmp	r6, r5
 80084d0:	e9cd 0100 	strd	r0, r1, [sp]
 80084d4:	f04f 0200 	mov.w	r2, #0
 80084d8:	d126      	bne.n	8008528 <_dtoa_r+0x5e8>
 80084da:	4b1c      	ldr	r3, [pc, #112]	; (800854c <_dtoa_r+0x60c>)
 80084dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084e0:	f7f7 fed4 	bl	800028c <__adddf3>
 80084e4:	4602      	mov	r2, r0
 80084e6:	460b      	mov	r3, r1
 80084e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084ec:	f7f8 fb14 	bl	8000b18 <__aeabi_dcmpgt>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	d174      	bne.n	80085de <_dtoa_r+0x69e>
 80084f4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084f8:	2000      	movs	r0, #0
 80084fa:	4914      	ldr	r1, [pc, #80]	; (800854c <_dtoa_r+0x60c>)
 80084fc:	f7f7 fec4 	bl	8000288 <__aeabi_dsub>
 8008500:	4602      	mov	r2, r0
 8008502:	460b      	mov	r3, r1
 8008504:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008508:	f7f8 fae8 	bl	8000adc <__aeabi_dcmplt>
 800850c:	2800      	cmp	r0, #0
 800850e:	f43f af30 	beq.w	8008372 <_dtoa_r+0x432>
 8008512:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008516:	2b30      	cmp	r3, #48	; 0x30
 8008518:	f105 32ff 	add.w	r2, r5, #4294967295
 800851c:	d002      	beq.n	8008524 <_dtoa_r+0x5e4>
 800851e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008522:	e04a      	b.n	80085ba <_dtoa_r+0x67a>
 8008524:	4615      	mov	r5, r2
 8008526:	e7f4      	b.n	8008512 <_dtoa_r+0x5d2>
 8008528:	4b05      	ldr	r3, [pc, #20]	; (8008540 <_dtoa_r+0x600>)
 800852a:	f7f8 f865 	bl	80005f8 <__aeabi_dmul>
 800852e:	e9cd 0100 	strd	r0, r1, [sp]
 8008532:	e7bc      	b.n	80084ae <_dtoa_r+0x56e>
 8008534:	0800a0c0 	.word	0x0800a0c0
 8008538:	0800a098 	.word	0x0800a098
 800853c:	3ff00000 	.word	0x3ff00000
 8008540:	40240000 	.word	0x40240000
 8008544:	401c0000 	.word	0x401c0000
 8008548:	40140000 	.word	0x40140000
 800854c:	3fe00000 	.word	0x3fe00000
 8008550:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008554:	465d      	mov	r5, fp
 8008556:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800855a:	4630      	mov	r0, r6
 800855c:	4639      	mov	r1, r7
 800855e:	f7f8 f975 	bl	800084c <__aeabi_ddiv>
 8008562:	f7f8 faf9 	bl	8000b58 <__aeabi_d2iz>
 8008566:	4680      	mov	r8, r0
 8008568:	f7f7 ffdc 	bl	8000524 <__aeabi_i2d>
 800856c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008570:	f7f8 f842 	bl	80005f8 <__aeabi_dmul>
 8008574:	4602      	mov	r2, r0
 8008576:	460b      	mov	r3, r1
 8008578:	4630      	mov	r0, r6
 800857a:	4639      	mov	r1, r7
 800857c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008580:	f7f7 fe82 	bl	8000288 <__aeabi_dsub>
 8008584:	f805 6b01 	strb.w	r6, [r5], #1
 8008588:	eba5 060b 	sub.w	r6, r5, fp
 800858c:	45b1      	cmp	r9, r6
 800858e:	4602      	mov	r2, r0
 8008590:	460b      	mov	r3, r1
 8008592:	d139      	bne.n	8008608 <_dtoa_r+0x6c8>
 8008594:	f7f7 fe7a 	bl	800028c <__adddf3>
 8008598:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800859c:	4606      	mov	r6, r0
 800859e:	460f      	mov	r7, r1
 80085a0:	f7f8 faba 	bl	8000b18 <__aeabi_dcmpgt>
 80085a4:	b9c8      	cbnz	r0, 80085da <_dtoa_r+0x69a>
 80085a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085aa:	4630      	mov	r0, r6
 80085ac:	4639      	mov	r1, r7
 80085ae:	f7f8 fa8b 	bl	8000ac8 <__aeabi_dcmpeq>
 80085b2:	b110      	cbz	r0, 80085ba <_dtoa_r+0x67a>
 80085b4:	f018 0f01 	tst.w	r8, #1
 80085b8:	d10f      	bne.n	80085da <_dtoa_r+0x69a>
 80085ba:	9904      	ldr	r1, [sp, #16]
 80085bc:	4620      	mov	r0, r4
 80085be:	f000 fe0a 	bl	80091d6 <_Bfree>
 80085c2:	2300      	movs	r3, #0
 80085c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085c6:	702b      	strb	r3, [r5, #0]
 80085c8:	f10a 0301 	add.w	r3, sl, #1
 80085cc:	6013      	str	r3, [r2, #0]
 80085ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	f000 8241 	beq.w	8008a58 <_dtoa_r+0xb18>
 80085d6:	601d      	str	r5, [r3, #0]
 80085d8:	e23e      	b.n	8008a58 <_dtoa_r+0xb18>
 80085da:	f8cd a020 	str.w	sl, [sp, #32]
 80085de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80085e2:	2a39      	cmp	r2, #57	; 0x39
 80085e4:	f105 33ff 	add.w	r3, r5, #4294967295
 80085e8:	d108      	bne.n	80085fc <_dtoa_r+0x6bc>
 80085ea:	459b      	cmp	fp, r3
 80085ec:	d10a      	bne.n	8008604 <_dtoa_r+0x6c4>
 80085ee:	9b08      	ldr	r3, [sp, #32]
 80085f0:	3301      	adds	r3, #1
 80085f2:	9308      	str	r3, [sp, #32]
 80085f4:	2330      	movs	r3, #48	; 0x30
 80085f6:	f88b 3000 	strb.w	r3, [fp]
 80085fa:	465b      	mov	r3, fp
 80085fc:	781a      	ldrb	r2, [r3, #0]
 80085fe:	3201      	adds	r2, #1
 8008600:	701a      	strb	r2, [r3, #0]
 8008602:	e78c      	b.n	800851e <_dtoa_r+0x5de>
 8008604:	461d      	mov	r5, r3
 8008606:	e7ea      	b.n	80085de <_dtoa_r+0x69e>
 8008608:	2200      	movs	r2, #0
 800860a:	4b9b      	ldr	r3, [pc, #620]	; (8008878 <_dtoa_r+0x938>)
 800860c:	f7f7 fff4 	bl	80005f8 <__aeabi_dmul>
 8008610:	2200      	movs	r2, #0
 8008612:	2300      	movs	r3, #0
 8008614:	4606      	mov	r6, r0
 8008616:	460f      	mov	r7, r1
 8008618:	f7f8 fa56 	bl	8000ac8 <__aeabi_dcmpeq>
 800861c:	2800      	cmp	r0, #0
 800861e:	d09a      	beq.n	8008556 <_dtoa_r+0x616>
 8008620:	e7cb      	b.n	80085ba <_dtoa_r+0x67a>
 8008622:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008624:	2a00      	cmp	r2, #0
 8008626:	f000 808b 	beq.w	8008740 <_dtoa_r+0x800>
 800862a:	9a06      	ldr	r2, [sp, #24]
 800862c:	2a01      	cmp	r2, #1
 800862e:	dc6e      	bgt.n	800870e <_dtoa_r+0x7ce>
 8008630:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008632:	2a00      	cmp	r2, #0
 8008634:	d067      	beq.n	8008706 <_dtoa_r+0x7c6>
 8008636:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800863a:	9f07      	ldr	r7, [sp, #28]
 800863c:	9d05      	ldr	r5, [sp, #20]
 800863e:	9a05      	ldr	r2, [sp, #20]
 8008640:	2101      	movs	r1, #1
 8008642:	441a      	add	r2, r3
 8008644:	4620      	mov	r0, r4
 8008646:	9205      	str	r2, [sp, #20]
 8008648:	4498      	add	r8, r3
 800864a:	f000 fea2 	bl	8009392 <__i2b>
 800864e:	4606      	mov	r6, r0
 8008650:	2d00      	cmp	r5, #0
 8008652:	dd0c      	ble.n	800866e <_dtoa_r+0x72e>
 8008654:	f1b8 0f00 	cmp.w	r8, #0
 8008658:	dd09      	ble.n	800866e <_dtoa_r+0x72e>
 800865a:	4545      	cmp	r5, r8
 800865c:	9a05      	ldr	r2, [sp, #20]
 800865e:	462b      	mov	r3, r5
 8008660:	bfa8      	it	ge
 8008662:	4643      	movge	r3, r8
 8008664:	1ad2      	subs	r2, r2, r3
 8008666:	9205      	str	r2, [sp, #20]
 8008668:	1aed      	subs	r5, r5, r3
 800866a:	eba8 0803 	sub.w	r8, r8, r3
 800866e:	9b07      	ldr	r3, [sp, #28]
 8008670:	b1eb      	cbz	r3, 80086ae <_dtoa_r+0x76e>
 8008672:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008674:	2b00      	cmp	r3, #0
 8008676:	d067      	beq.n	8008748 <_dtoa_r+0x808>
 8008678:	b18f      	cbz	r7, 800869e <_dtoa_r+0x75e>
 800867a:	4631      	mov	r1, r6
 800867c:	463a      	mov	r2, r7
 800867e:	4620      	mov	r0, r4
 8008680:	f000 ff26 	bl	80094d0 <__pow5mult>
 8008684:	9a04      	ldr	r2, [sp, #16]
 8008686:	4601      	mov	r1, r0
 8008688:	4606      	mov	r6, r0
 800868a:	4620      	mov	r0, r4
 800868c:	f000 fe8a 	bl	80093a4 <__multiply>
 8008690:	9904      	ldr	r1, [sp, #16]
 8008692:	9008      	str	r0, [sp, #32]
 8008694:	4620      	mov	r0, r4
 8008696:	f000 fd9e 	bl	80091d6 <_Bfree>
 800869a:	9b08      	ldr	r3, [sp, #32]
 800869c:	9304      	str	r3, [sp, #16]
 800869e:	9b07      	ldr	r3, [sp, #28]
 80086a0:	1bda      	subs	r2, r3, r7
 80086a2:	d004      	beq.n	80086ae <_dtoa_r+0x76e>
 80086a4:	9904      	ldr	r1, [sp, #16]
 80086a6:	4620      	mov	r0, r4
 80086a8:	f000 ff12 	bl	80094d0 <__pow5mult>
 80086ac:	9004      	str	r0, [sp, #16]
 80086ae:	2101      	movs	r1, #1
 80086b0:	4620      	mov	r0, r4
 80086b2:	f000 fe6e 	bl	8009392 <__i2b>
 80086b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086b8:	4607      	mov	r7, r0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	f000 81d0 	beq.w	8008a60 <_dtoa_r+0xb20>
 80086c0:	461a      	mov	r2, r3
 80086c2:	4601      	mov	r1, r0
 80086c4:	4620      	mov	r0, r4
 80086c6:	f000 ff03 	bl	80094d0 <__pow5mult>
 80086ca:	9b06      	ldr	r3, [sp, #24]
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	4607      	mov	r7, r0
 80086d0:	dc40      	bgt.n	8008754 <_dtoa_r+0x814>
 80086d2:	9b00      	ldr	r3, [sp, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d139      	bne.n	800874c <_dtoa_r+0x80c>
 80086d8:	9b01      	ldr	r3, [sp, #4]
 80086da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d136      	bne.n	8008750 <_dtoa_r+0x810>
 80086e2:	9b01      	ldr	r3, [sp, #4]
 80086e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80086e8:	0d1b      	lsrs	r3, r3, #20
 80086ea:	051b      	lsls	r3, r3, #20
 80086ec:	b12b      	cbz	r3, 80086fa <_dtoa_r+0x7ba>
 80086ee:	9b05      	ldr	r3, [sp, #20]
 80086f0:	3301      	adds	r3, #1
 80086f2:	9305      	str	r3, [sp, #20]
 80086f4:	f108 0801 	add.w	r8, r8, #1
 80086f8:	2301      	movs	r3, #1
 80086fa:	9307      	str	r3, [sp, #28]
 80086fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d12a      	bne.n	8008758 <_dtoa_r+0x818>
 8008702:	2001      	movs	r0, #1
 8008704:	e030      	b.n	8008768 <_dtoa_r+0x828>
 8008706:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008708:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800870c:	e795      	b.n	800863a <_dtoa_r+0x6fa>
 800870e:	9b07      	ldr	r3, [sp, #28]
 8008710:	f109 37ff 	add.w	r7, r9, #4294967295
 8008714:	42bb      	cmp	r3, r7
 8008716:	bfbf      	itttt	lt
 8008718:	9b07      	ldrlt	r3, [sp, #28]
 800871a:	9707      	strlt	r7, [sp, #28]
 800871c:	1afa      	sublt	r2, r7, r3
 800871e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008720:	bfbb      	ittet	lt
 8008722:	189b      	addlt	r3, r3, r2
 8008724:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008726:	1bdf      	subge	r7, r3, r7
 8008728:	2700      	movlt	r7, #0
 800872a:	f1b9 0f00 	cmp.w	r9, #0
 800872e:	bfb5      	itete	lt
 8008730:	9b05      	ldrlt	r3, [sp, #20]
 8008732:	9d05      	ldrge	r5, [sp, #20]
 8008734:	eba3 0509 	sublt.w	r5, r3, r9
 8008738:	464b      	movge	r3, r9
 800873a:	bfb8      	it	lt
 800873c:	2300      	movlt	r3, #0
 800873e:	e77e      	b.n	800863e <_dtoa_r+0x6fe>
 8008740:	9f07      	ldr	r7, [sp, #28]
 8008742:	9d05      	ldr	r5, [sp, #20]
 8008744:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008746:	e783      	b.n	8008650 <_dtoa_r+0x710>
 8008748:	9a07      	ldr	r2, [sp, #28]
 800874a:	e7ab      	b.n	80086a4 <_dtoa_r+0x764>
 800874c:	2300      	movs	r3, #0
 800874e:	e7d4      	b.n	80086fa <_dtoa_r+0x7ba>
 8008750:	9b00      	ldr	r3, [sp, #0]
 8008752:	e7d2      	b.n	80086fa <_dtoa_r+0x7ba>
 8008754:	2300      	movs	r3, #0
 8008756:	9307      	str	r3, [sp, #28]
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800875e:	6918      	ldr	r0, [r3, #16]
 8008760:	f000 fdc9 	bl	80092f6 <__hi0bits>
 8008764:	f1c0 0020 	rsb	r0, r0, #32
 8008768:	4440      	add	r0, r8
 800876a:	f010 001f 	ands.w	r0, r0, #31
 800876e:	d047      	beq.n	8008800 <_dtoa_r+0x8c0>
 8008770:	f1c0 0320 	rsb	r3, r0, #32
 8008774:	2b04      	cmp	r3, #4
 8008776:	dd3b      	ble.n	80087f0 <_dtoa_r+0x8b0>
 8008778:	9b05      	ldr	r3, [sp, #20]
 800877a:	f1c0 001c 	rsb	r0, r0, #28
 800877e:	4403      	add	r3, r0
 8008780:	9305      	str	r3, [sp, #20]
 8008782:	4405      	add	r5, r0
 8008784:	4480      	add	r8, r0
 8008786:	9b05      	ldr	r3, [sp, #20]
 8008788:	2b00      	cmp	r3, #0
 800878a:	dd05      	ble.n	8008798 <_dtoa_r+0x858>
 800878c:	461a      	mov	r2, r3
 800878e:	9904      	ldr	r1, [sp, #16]
 8008790:	4620      	mov	r0, r4
 8008792:	f000 feeb 	bl	800956c <__lshift>
 8008796:	9004      	str	r0, [sp, #16]
 8008798:	f1b8 0f00 	cmp.w	r8, #0
 800879c:	dd05      	ble.n	80087aa <_dtoa_r+0x86a>
 800879e:	4639      	mov	r1, r7
 80087a0:	4642      	mov	r2, r8
 80087a2:	4620      	mov	r0, r4
 80087a4:	f000 fee2 	bl	800956c <__lshift>
 80087a8:	4607      	mov	r7, r0
 80087aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087ac:	b353      	cbz	r3, 8008804 <_dtoa_r+0x8c4>
 80087ae:	4639      	mov	r1, r7
 80087b0:	9804      	ldr	r0, [sp, #16]
 80087b2:	f000 ff2f 	bl	8009614 <__mcmp>
 80087b6:	2800      	cmp	r0, #0
 80087b8:	da24      	bge.n	8008804 <_dtoa_r+0x8c4>
 80087ba:	2300      	movs	r3, #0
 80087bc:	220a      	movs	r2, #10
 80087be:	9904      	ldr	r1, [sp, #16]
 80087c0:	4620      	mov	r0, r4
 80087c2:	f000 fd1f 	bl	8009204 <__multadd>
 80087c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087c8:	9004      	str	r0, [sp, #16]
 80087ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	f000 814d 	beq.w	8008a6e <_dtoa_r+0xb2e>
 80087d4:	2300      	movs	r3, #0
 80087d6:	4631      	mov	r1, r6
 80087d8:	220a      	movs	r2, #10
 80087da:	4620      	mov	r0, r4
 80087dc:	f000 fd12 	bl	8009204 <__multadd>
 80087e0:	9b02      	ldr	r3, [sp, #8]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	4606      	mov	r6, r0
 80087e6:	dc4f      	bgt.n	8008888 <_dtoa_r+0x948>
 80087e8:	9b06      	ldr	r3, [sp, #24]
 80087ea:	2b02      	cmp	r3, #2
 80087ec:	dd4c      	ble.n	8008888 <_dtoa_r+0x948>
 80087ee:	e011      	b.n	8008814 <_dtoa_r+0x8d4>
 80087f0:	d0c9      	beq.n	8008786 <_dtoa_r+0x846>
 80087f2:	9a05      	ldr	r2, [sp, #20]
 80087f4:	331c      	adds	r3, #28
 80087f6:	441a      	add	r2, r3
 80087f8:	9205      	str	r2, [sp, #20]
 80087fa:	441d      	add	r5, r3
 80087fc:	4498      	add	r8, r3
 80087fe:	e7c2      	b.n	8008786 <_dtoa_r+0x846>
 8008800:	4603      	mov	r3, r0
 8008802:	e7f6      	b.n	80087f2 <_dtoa_r+0x8b2>
 8008804:	f1b9 0f00 	cmp.w	r9, #0
 8008808:	dc38      	bgt.n	800887c <_dtoa_r+0x93c>
 800880a:	9b06      	ldr	r3, [sp, #24]
 800880c:	2b02      	cmp	r3, #2
 800880e:	dd35      	ble.n	800887c <_dtoa_r+0x93c>
 8008810:	f8cd 9008 	str.w	r9, [sp, #8]
 8008814:	9b02      	ldr	r3, [sp, #8]
 8008816:	b963      	cbnz	r3, 8008832 <_dtoa_r+0x8f2>
 8008818:	4639      	mov	r1, r7
 800881a:	2205      	movs	r2, #5
 800881c:	4620      	mov	r0, r4
 800881e:	f000 fcf1 	bl	8009204 <__multadd>
 8008822:	4601      	mov	r1, r0
 8008824:	4607      	mov	r7, r0
 8008826:	9804      	ldr	r0, [sp, #16]
 8008828:	f000 fef4 	bl	8009614 <__mcmp>
 800882c:	2800      	cmp	r0, #0
 800882e:	f73f adcc 	bgt.w	80083ca <_dtoa_r+0x48a>
 8008832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008834:	465d      	mov	r5, fp
 8008836:	ea6f 0a03 	mvn.w	sl, r3
 800883a:	f04f 0900 	mov.w	r9, #0
 800883e:	4639      	mov	r1, r7
 8008840:	4620      	mov	r0, r4
 8008842:	f000 fcc8 	bl	80091d6 <_Bfree>
 8008846:	2e00      	cmp	r6, #0
 8008848:	f43f aeb7 	beq.w	80085ba <_dtoa_r+0x67a>
 800884c:	f1b9 0f00 	cmp.w	r9, #0
 8008850:	d005      	beq.n	800885e <_dtoa_r+0x91e>
 8008852:	45b1      	cmp	r9, r6
 8008854:	d003      	beq.n	800885e <_dtoa_r+0x91e>
 8008856:	4649      	mov	r1, r9
 8008858:	4620      	mov	r0, r4
 800885a:	f000 fcbc 	bl	80091d6 <_Bfree>
 800885e:	4631      	mov	r1, r6
 8008860:	4620      	mov	r0, r4
 8008862:	f000 fcb8 	bl	80091d6 <_Bfree>
 8008866:	e6a8      	b.n	80085ba <_dtoa_r+0x67a>
 8008868:	2700      	movs	r7, #0
 800886a:	463e      	mov	r6, r7
 800886c:	e7e1      	b.n	8008832 <_dtoa_r+0x8f2>
 800886e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008872:	463e      	mov	r6, r7
 8008874:	e5a9      	b.n	80083ca <_dtoa_r+0x48a>
 8008876:	bf00      	nop
 8008878:	40240000 	.word	0x40240000
 800887c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800887e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008882:	2b00      	cmp	r3, #0
 8008884:	f000 80fa 	beq.w	8008a7c <_dtoa_r+0xb3c>
 8008888:	2d00      	cmp	r5, #0
 800888a:	dd05      	ble.n	8008898 <_dtoa_r+0x958>
 800888c:	4631      	mov	r1, r6
 800888e:	462a      	mov	r2, r5
 8008890:	4620      	mov	r0, r4
 8008892:	f000 fe6b 	bl	800956c <__lshift>
 8008896:	4606      	mov	r6, r0
 8008898:	9b07      	ldr	r3, [sp, #28]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d04c      	beq.n	8008938 <_dtoa_r+0x9f8>
 800889e:	6871      	ldr	r1, [r6, #4]
 80088a0:	4620      	mov	r0, r4
 80088a2:	f000 fc64 	bl	800916e <_Balloc>
 80088a6:	6932      	ldr	r2, [r6, #16]
 80088a8:	3202      	adds	r2, #2
 80088aa:	4605      	mov	r5, r0
 80088ac:	0092      	lsls	r2, r2, #2
 80088ae:	f106 010c 	add.w	r1, r6, #12
 80088b2:	300c      	adds	r0, #12
 80088b4:	f000 fc50 	bl	8009158 <memcpy>
 80088b8:	2201      	movs	r2, #1
 80088ba:	4629      	mov	r1, r5
 80088bc:	4620      	mov	r0, r4
 80088be:	f000 fe55 	bl	800956c <__lshift>
 80088c2:	9b00      	ldr	r3, [sp, #0]
 80088c4:	f8cd b014 	str.w	fp, [sp, #20]
 80088c8:	f003 0301 	and.w	r3, r3, #1
 80088cc:	46b1      	mov	r9, r6
 80088ce:	9307      	str	r3, [sp, #28]
 80088d0:	4606      	mov	r6, r0
 80088d2:	4639      	mov	r1, r7
 80088d4:	9804      	ldr	r0, [sp, #16]
 80088d6:	f7ff faa5 	bl	8007e24 <quorem>
 80088da:	4649      	mov	r1, r9
 80088dc:	4605      	mov	r5, r0
 80088de:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80088e2:	9804      	ldr	r0, [sp, #16]
 80088e4:	f000 fe96 	bl	8009614 <__mcmp>
 80088e8:	4632      	mov	r2, r6
 80088ea:	9000      	str	r0, [sp, #0]
 80088ec:	4639      	mov	r1, r7
 80088ee:	4620      	mov	r0, r4
 80088f0:	f000 feaa 	bl	8009648 <__mdiff>
 80088f4:	68c3      	ldr	r3, [r0, #12]
 80088f6:	4602      	mov	r2, r0
 80088f8:	bb03      	cbnz	r3, 800893c <_dtoa_r+0x9fc>
 80088fa:	4601      	mov	r1, r0
 80088fc:	9008      	str	r0, [sp, #32]
 80088fe:	9804      	ldr	r0, [sp, #16]
 8008900:	f000 fe88 	bl	8009614 <__mcmp>
 8008904:	9a08      	ldr	r2, [sp, #32]
 8008906:	4603      	mov	r3, r0
 8008908:	4611      	mov	r1, r2
 800890a:	4620      	mov	r0, r4
 800890c:	9308      	str	r3, [sp, #32]
 800890e:	f000 fc62 	bl	80091d6 <_Bfree>
 8008912:	9b08      	ldr	r3, [sp, #32]
 8008914:	b9a3      	cbnz	r3, 8008940 <_dtoa_r+0xa00>
 8008916:	9a06      	ldr	r2, [sp, #24]
 8008918:	b992      	cbnz	r2, 8008940 <_dtoa_r+0xa00>
 800891a:	9a07      	ldr	r2, [sp, #28]
 800891c:	b982      	cbnz	r2, 8008940 <_dtoa_r+0xa00>
 800891e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008922:	d029      	beq.n	8008978 <_dtoa_r+0xa38>
 8008924:	9b00      	ldr	r3, [sp, #0]
 8008926:	2b00      	cmp	r3, #0
 8008928:	dd01      	ble.n	800892e <_dtoa_r+0x9ee>
 800892a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800892e:	9b05      	ldr	r3, [sp, #20]
 8008930:	1c5d      	adds	r5, r3, #1
 8008932:	f883 8000 	strb.w	r8, [r3]
 8008936:	e782      	b.n	800883e <_dtoa_r+0x8fe>
 8008938:	4630      	mov	r0, r6
 800893a:	e7c2      	b.n	80088c2 <_dtoa_r+0x982>
 800893c:	2301      	movs	r3, #1
 800893e:	e7e3      	b.n	8008908 <_dtoa_r+0x9c8>
 8008940:	9a00      	ldr	r2, [sp, #0]
 8008942:	2a00      	cmp	r2, #0
 8008944:	db04      	blt.n	8008950 <_dtoa_r+0xa10>
 8008946:	d125      	bne.n	8008994 <_dtoa_r+0xa54>
 8008948:	9a06      	ldr	r2, [sp, #24]
 800894a:	bb1a      	cbnz	r2, 8008994 <_dtoa_r+0xa54>
 800894c:	9a07      	ldr	r2, [sp, #28]
 800894e:	bb0a      	cbnz	r2, 8008994 <_dtoa_r+0xa54>
 8008950:	2b00      	cmp	r3, #0
 8008952:	ddec      	ble.n	800892e <_dtoa_r+0x9ee>
 8008954:	2201      	movs	r2, #1
 8008956:	9904      	ldr	r1, [sp, #16]
 8008958:	4620      	mov	r0, r4
 800895a:	f000 fe07 	bl	800956c <__lshift>
 800895e:	4639      	mov	r1, r7
 8008960:	9004      	str	r0, [sp, #16]
 8008962:	f000 fe57 	bl	8009614 <__mcmp>
 8008966:	2800      	cmp	r0, #0
 8008968:	dc03      	bgt.n	8008972 <_dtoa_r+0xa32>
 800896a:	d1e0      	bne.n	800892e <_dtoa_r+0x9ee>
 800896c:	f018 0f01 	tst.w	r8, #1
 8008970:	d0dd      	beq.n	800892e <_dtoa_r+0x9ee>
 8008972:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008976:	d1d8      	bne.n	800892a <_dtoa_r+0x9ea>
 8008978:	9b05      	ldr	r3, [sp, #20]
 800897a:	9a05      	ldr	r2, [sp, #20]
 800897c:	1c5d      	adds	r5, r3, #1
 800897e:	2339      	movs	r3, #57	; 0x39
 8008980:	7013      	strb	r3, [r2, #0]
 8008982:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008986:	2b39      	cmp	r3, #57	; 0x39
 8008988:	f105 32ff 	add.w	r2, r5, #4294967295
 800898c:	d04f      	beq.n	8008a2e <_dtoa_r+0xaee>
 800898e:	3301      	adds	r3, #1
 8008990:	7013      	strb	r3, [r2, #0]
 8008992:	e754      	b.n	800883e <_dtoa_r+0x8fe>
 8008994:	9a05      	ldr	r2, [sp, #20]
 8008996:	2b00      	cmp	r3, #0
 8008998:	f102 0501 	add.w	r5, r2, #1
 800899c:	dd06      	ble.n	80089ac <_dtoa_r+0xa6c>
 800899e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80089a2:	d0e9      	beq.n	8008978 <_dtoa_r+0xa38>
 80089a4:	f108 0801 	add.w	r8, r8, #1
 80089a8:	9b05      	ldr	r3, [sp, #20]
 80089aa:	e7c2      	b.n	8008932 <_dtoa_r+0x9f2>
 80089ac:	9a02      	ldr	r2, [sp, #8]
 80089ae:	f805 8c01 	strb.w	r8, [r5, #-1]
 80089b2:	eba5 030b 	sub.w	r3, r5, fp
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d021      	beq.n	80089fe <_dtoa_r+0xabe>
 80089ba:	2300      	movs	r3, #0
 80089bc:	220a      	movs	r2, #10
 80089be:	9904      	ldr	r1, [sp, #16]
 80089c0:	4620      	mov	r0, r4
 80089c2:	f000 fc1f 	bl	8009204 <__multadd>
 80089c6:	45b1      	cmp	r9, r6
 80089c8:	9004      	str	r0, [sp, #16]
 80089ca:	f04f 0300 	mov.w	r3, #0
 80089ce:	f04f 020a 	mov.w	r2, #10
 80089d2:	4649      	mov	r1, r9
 80089d4:	4620      	mov	r0, r4
 80089d6:	d105      	bne.n	80089e4 <_dtoa_r+0xaa4>
 80089d8:	f000 fc14 	bl	8009204 <__multadd>
 80089dc:	4681      	mov	r9, r0
 80089de:	4606      	mov	r6, r0
 80089e0:	9505      	str	r5, [sp, #20]
 80089e2:	e776      	b.n	80088d2 <_dtoa_r+0x992>
 80089e4:	f000 fc0e 	bl	8009204 <__multadd>
 80089e8:	4631      	mov	r1, r6
 80089ea:	4681      	mov	r9, r0
 80089ec:	2300      	movs	r3, #0
 80089ee:	220a      	movs	r2, #10
 80089f0:	4620      	mov	r0, r4
 80089f2:	f000 fc07 	bl	8009204 <__multadd>
 80089f6:	4606      	mov	r6, r0
 80089f8:	e7f2      	b.n	80089e0 <_dtoa_r+0xaa0>
 80089fa:	f04f 0900 	mov.w	r9, #0
 80089fe:	2201      	movs	r2, #1
 8008a00:	9904      	ldr	r1, [sp, #16]
 8008a02:	4620      	mov	r0, r4
 8008a04:	f000 fdb2 	bl	800956c <__lshift>
 8008a08:	4639      	mov	r1, r7
 8008a0a:	9004      	str	r0, [sp, #16]
 8008a0c:	f000 fe02 	bl	8009614 <__mcmp>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	dcb6      	bgt.n	8008982 <_dtoa_r+0xa42>
 8008a14:	d102      	bne.n	8008a1c <_dtoa_r+0xadc>
 8008a16:	f018 0f01 	tst.w	r8, #1
 8008a1a:	d1b2      	bne.n	8008982 <_dtoa_r+0xa42>
 8008a1c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008a20:	2b30      	cmp	r3, #48	; 0x30
 8008a22:	f105 32ff 	add.w	r2, r5, #4294967295
 8008a26:	f47f af0a 	bne.w	800883e <_dtoa_r+0x8fe>
 8008a2a:	4615      	mov	r5, r2
 8008a2c:	e7f6      	b.n	8008a1c <_dtoa_r+0xadc>
 8008a2e:	4593      	cmp	fp, r2
 8008a30:	d105      	bne.n	8008a3e <_dtoa_r+0xafe>
 8008a32:	2331      	movs	r3, #49	; 0x31
 8008a34:	f10a 0a01 	add.w	sl, sl, #1
 8008a38:	f88b 3000 	strb.w	r3, [fp]
 8008a3c:	e6ff      	b.n	800883e <_dtoa_r+0x8fe>
 8008a3e:	4615      	mov	r5, r2
 8008a40:	e79f      	b.n	8008982 <_dtoa_r+0xa42>
 8008a42:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008aa8 <_dtoa_r+0xb68>
 8008a46:	e007      	b.n	8008a58 <_dtoa_r+0xb18>
 8008a48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a4a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008aac <_dtoa_r+0xb6c>
 8008a4e:	b11b      	cbz	r3, 8008a58 <_dtoa_r+0xb18>
 8008a50:	f10b 0308 	add.w	r3, fp, #8
 8008a54:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a56:	6013      	str	r3, [r2, #0]
 8008a58:	4658      	mov	r0, fp
 8008a5a:	b017      	add	sp, #92	; 0x5c
 8008a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a60:	9b06      	ldr	r3, [sp, #24]
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	f77f ae35 	ble.w	80086d2 <_dtoa_r+0x792>
 8008a68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a6a:	9307      	str	r3, [sp, #28]
 8008a6c:	e649      	b.n	8008702 <_dtoa_r+0x7c2>
 8008a6e:	9b02      	ldr	r3, [sp, #8]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	dc03      	bgt.n	8008a7c <_dtoa_r+0xb3c>
 8008a74:	9b06      	ldr	r3, [sp, #24]
 8008a76:	2b02      	cmp	r3, #2
 8008a78:	f73f aecc 	bgt.w	8008814 <_dtoa_r+0x8d4>
 8008a7c:	465d      	mov	r5, fp
 8008a7e:	4639      	mov	r1, r7
 8008a80:	9804      	ldr	r0, [sp, #16]
 8008a82:	f7ff f9cf 	bl	8007e24 <quorem>
 8008a86:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008a8a:	f805 8b01 	strb.w	r8, [r5], #1
 8008a8e:	9a02      	ldr	r2, [sp, #8]
 8008a90:	eba5 030b 	sub.w	r3, r5, fp
 8008a94:	429a      	cmp	r2, r3
 8008a96:	ddb0      	ble.n	80089fa <_dtoa_r+0xaba>
 8008a98:	2300      	movs	r3, #0
 8008a9a:	220a      	movs	r2, #10
 8008a9c:	9904      	ldr	r1, [sp, #16]
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f000 fbb0 	bl	8009204 <__multadd>
 8008aa4:	9004      	str	r0, [sp, #16]
 8008aa6:	e7ea      	b.n	8008a7e <_dtoa_r+0xb3e>
 8008aa8:	0800a004 	.word	0x0800a004
 8008aac:	0800a080 	.word	0x0800a080

08008ab0 <rshift>:
 8008ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ab2:	6906      	ldr	r6, [r0, #16]
 8008ab4:	114b      	asrs	r3, r1, #5
 8008ab6:	429e      	cmp	r6, r3
 8008ab8:	f100 0414 	add.w	r4, r0, #20
 8008abc:	dd30      	ble.n	8008b20 <rshift+0x70>
 8008abe:	f011 011f 	ands.w	r1, r1, #31
 8008ac2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008ac6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008aca:	d108      	bne.n	8008ade <rshift+0x2e>
 8008acc:	4621      	mov	r1, r4
 8008ace:	42b2      	cmp	r2, r6
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	d211      	bcs.n	8008af8 <rshift+0x48>
 8008ad4:	f852 3b04 	ldr.w	r3, [r2], #4
 8008ad8:	f841 3b04 	str.w	r3, [r1], #4
 8008adc:	e7f7      	b.n	8008ace <rshift+0x1e>
 8008ade:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8008ae2:	f1c1 0c20 	rsb	ip, r1, #32
 8008ae6:	40cd      	lsrs	r5, r1
 8008ae8:	3204      	adds	r2, #4
 8008aea:	4623      	mov	r3, r4
 8008aec:	42b2      	cmp	r2, r6
 8008aee:	4617      	mov	r7, r2
 8008af0:	d30c      	bcc.n	8008b0c <rshift+0x5c>
 8008af2:	601d      	str	r5, [r3, #0]
 8008af4:	b105      	cbz	r5, 8008af8 <rshift+0x48>
 8008af6:	3304      	adds	r3, #4
 8008af8:	1b1a      	subs	r2, r3, r4
 8008afa:	42a3      	cmp	r3, r4
 8008afc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008b00:	bf08      	it	eq
 8008b02:	2300      	moveq	r3, #0
 8008b04:	6102      	str	r2, [r0, #16]
 8008b06:	bf08      	it	eq
 8008b08:	6143      	streq	r3, [r0, #20]
 8008b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b0c:	683f      	ldr	r7, [r7, #0]
 8008b0e:	fa07 f70c 	lsl.w	r7, r7, ip
 8008b12:	433d      	orrs	r5, r7
 8008b14:	f843 5b04 	str.w	r5, [r3], #4
 8008b18:	f852 5b04 	ldr.w	r5, [r2], #4
 8008b1c:	40cd      	lsrs	r5, r1
 8008b1e:	e7e5      	b.n	8008aec <rshift+0x3c>
 8008b20:	4623      	mov	r3, r4
 8008b22:	e7e9      	b.n	8008af8 <rshift+0x48>

08008b24 <__hexdig_fun>:
 8008b24:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008b28:	2b09      	cmp	r3, #9
 8008b2a:	d802      	bhi.n	8008b32 <__hexdig_fun+0xe>
 8008b2c:	3820      	subs	r0, #32
 8008b2e:	b2c0      	uxtb	r0, r0
 8008b30:	4770      	bx	lr
 8008b32:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008b36:	2b05      	cmp	r3, #5
 8008b38:	d801      	bhi.n	8008b3e <__hexdig_fun+0x1a>
 8008b3a:	3847      	subs	r0, #71	; 0x47
 8008b3c:	e7f7      	b.n	8008b2e <__hexdig_fun+0xa>
 8008b3e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008b42:	2b05      	cmp	r3, #5
 8008b44:	d801      	bhi.n	8008b4a <__hexdig_fun+0x26>
 8008b46:	3827      	subs	r0, #39	; 0x27
 8008b48:	e7f1      	b.n	8008b2e <__hexdig_fun+0xa>
 8008b4a:	2000      	movs	r0, #0
 8008b4c:	4770      	bx	lr

08008b4e <__gethex>:
 8008b4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b52:	b08b      	sub	sp, #44	; 0x2c
 8008b54:	468a      	mov	sl, r1
 8008b56:	9002      	str	r0, [sp, #8]
 8008b58:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008b5a:	9306      	str	r3, [sp, #24]
 8008b5c:	4690      	mov	r8, r2
 8008b5e:	f000 fad0 	bl	8009102 <__localeconv_l>
 8008b62:	6803      	ldr	r3, [r0, #0]
 8008b64:	9303      	str	r3, [sp, #12]
 8008b66:	4618      	mov	r0, r3
 8008b68:	f7f7 fb32 	bl	80001d0 <strlen>
 8008b6c:	9b03      	ldr	r3, [sp, #12]
 8008b6e:	9001      	str	r0, [sp, #4]
 8008b70:	4403      	add	r3, r0
 8008b72:	f04f 0b00 	mov.w	fp, #0
 8008b76:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008b7a:	9307      	str	r3, [sp, #28]
 8008b7c:	f8da 3000 	ldr.w	r3, [sl]
 8008b80:	3302      	adds	r3, #2
 8008b82:	461f      	mov	r7, r3
 8008b84:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008b88:	2830      	cmp	r0, #48	; 0x30
 8008b8a:	d06c      	beq.n	8008c66 <__gethex+0x118>
 8008b8c:	f7ff ffca 	bl	8008b24 <__hexdig_fun>
 8008b90:	4604      	mov	r4, r0
 8008b92:	2800      	cmp	r0, #0
 8008b94:	d16a      	bne.n	8008c6c <__gethex+0x11e>
 8008b96:	9a01      	ldr	r2, [sp, #4]
 8008b98:	9903      	ldr	r1, [sp, #12]
 8008b9a:	4638      	mov	r0, r7
 8008b9c:	f001 f8fe 	bl	8009d9c <strncmp>
 8008ba0:	2800      	cmp	r0, #0
 8008ba2:	d166      	bne.n	8008c72 <__gethex+0x124>
 8008ba4:	9b01      	ldr	r3, [sp, #4]
 8008ba6:	5cf8      	ldrb	r0, [r7, r3]
 8008ba8:	18fe      	adds	r6, r7, r3
 8008baa:	f7ff ffbb 	bl	8008b24 <__hexdig_fun>
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	d062      	beq.n	8008c78 <__gethex+0x12a>
 8008bb2:	4633      	mov	r3, r6
 8008bb4:	7818      	ldrb	r0, [r3, #0]
 8008bb6:	2830      	cmp	r0, #48	; 0x30
 8008bb8:	461f      	mov	r7, r3
 8008bba:	f103 0301 	add.w	r3, r3, #1
 8008bbe:	d0f9      	beq.n	8008bb4 <__gethex+0x66>
 8008bc0:	f7ff ffb0 	bl	8008b24 <__hexdig_fun>
 8008bc4:	fab0 f580 	clz	r5, r0
 8008bc8:	096d      	lsrs	r5, r5, #5
 8008bca:	4634      	mov	r4, r6
 8008bcc:	f04f 0b01 	mov.w	fp, #1
 8008bd0:	463a      	mov	r2, r7
 8008bd2:	4616      	mov	r6, r2
 8008bd4:	3201      	adds	r2, #1
 8008bd6:	7830      	ldrb	r0, [r6, #0]
 8008bd8:	f7ff ffa4 	bl	8008b24 <__hexdig_fun>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	d1f8      	bne.n	8008bd2 <__gethex+0x84>
 8008be0:	9a01      	ldr	r2, [sp, #4]
 8008be2:	9903      	ldr	r1, [sp, #12]
 8008be4:	4630      	mov	r0, r6
 8008be6:	f001 f8d9 	bl	8009d9c <strncmp>
 8008bea:	b950      	cbnz	r0, 8008c02 <__gethex+0xb4>
 8008bec:	b954      	cbnz	r4, 8008c04 <__gethex+0xb6>
 8008bee:	9b01      	ldr	r3, [sp, #4]
 8008bf0:	18f4      	adds	r4, r6, r3
 8008bf2:	4622      	mov	r2, r4
 8008bf4:	4616      	mov	r6, r2
 8008bf6:	3201      	adds	r2, #1
 8008bf8:	7830      	ldrb	r0, [r6, #0]
 8008bfa:	f7ff ff93 	bl	8008b24 <__hexdig_fun>
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	d1f8      	bne.n	8008bf4 <__gethex+0xa6>
 8008c02:	b10c      	cbz	r4, 8008c08 <__gethex+0xba>
 8008c04:	1ba4      	subs	r4, r4, r6
 8008c06:	00a4      	lsls	r4, r4, #2
 8008c08:	7833      	ldrb	r3, [r6, #0]
 8008c0a:	2b50      	cmp	r3, #80	; 0x50
 8008c0c:	d001      	beq.n	8008c12 <__gethex+0xc4>
 8008c0e:	2b70      	cmp	r3, #112	; 0x70
 8008c10:	d140      	bne.n	8008c94 <__gethex+0x146>
 8008c12:	7873      	ldrb	r3, [r6, #1]
 8008c14:	2b2b      	cmp	r3, #43	; 0x2b
 8008c16:	d031      	beq.n	8008c7c <__gethex+0x12e>
 8008c18:	2b2d      	cmp	r3, #45	; 0x2d
 8008c1a:	d033      	beq.n	8008c84 <__gethex+0x136>
 8008c1c:	1c71      	adds	r1, r6, #1
 8008c1e:	f04f 0900 	mov.w	r9, #0
 8008c22:	7808      	ldrb	r0, [r1, #0]
 8008c24:	f7ff ff7e 	bl	8008b24 <__hexdig_fun>
 8008c28:	1e43      	subs	r3, r0, #1
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	2b18      	cmp	r3, #24
 8008c2e:	d831      	bhi.n	8008c94 <__gethex+0x146>
 8008c30:	f1a0 0210 	sub.w	r2, r0, #16
 8008c34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008c38:	f7ff ff74 	bl	8008b24 <__hexdig_fun>
 8008c3c:	1e43      	subs	r3, r0, #1
 8008c3e:	b2db      	uxtb	r3, r3
 8008c40:	2b18      	cmp	r3, #24
 8008c42:	d922      	bls.n	8008c8a <__gethex+0x13c>
 8008c44:	f1b9 0f00 	cmp.w	r9, #0
 8008c48:	d000      	beq.n	8008c4c <__gethex+0xfe>
 8008c4a:	4252      	negs	r2, r2
 8008c4c:	4414      	add	r4, r2
 8008c4e:	f8ca 1000 	str.w	r1, [sl]
 8008c52:	b30d      	cbz	r5, 8008c98 <__gethex+0x14a>
 8008c54:	f1bb 0f00 	cmp.w	fp, #0
 8008c58:	bf0c      	ite	eq
 8008c5a:	2706      	moveq	r7, #6
 8008c5c:	2700      	movne	r7, #0
 8008c5e:	4638      	mov	r0, r7
 8008c60:	b00b      	add	sp, #44	; 0x2c
 8008c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c66:	f10b 0b01 	add.w	fp, fp, #1
 8008c6a:	e78a      	b.n	8008b82 <__gethex+0x34>
 8008c6c:	2500      	movs	r5, #0
 8008c6e:	462c      	mov	r4, r5
 8008c70:	e7ae      	b.n	8008bd0 <__gethex+0x82>
 8008c72:	463e      	mov	r6, r7
 8008c74:	2501      	movs	r5, #1
 8008c76:	e7c7      	b.n	8008c08 <__gethex+0xba>
 8008c78:	4604      	mov	r4, r0
 8008c7a:	e7fb      	b.n	8008c74 <__gethex+0x126>
 8008c7c:	f04f 0900 	mov.w	r9, #0
 8008c80:	1cb1      	adds	r1, r6, #2
 8008c82:	e7ce      	b.n	8008c22 <__gethex+0xd4>
 8008c84:	f04f 0901 	mov.w	r9, #1
 8008c88:	e7fa      	b.n	8008c80 <__gethex+0x132>
 8008c8a:	230a      	movs	r3, #10
 8008c8c:	fb03 0202 	mla	r2, r3, r2, r0
 8008c90:	3a10      	subs	r2, #16
 8008c92:	e7cf      	b.n	8008c34 <__gethex+0xe6>
 8008c94:	4631      	mov	r1, r6
 8008c96:	e7da      	b.n	8008c4e <__gethex+0x100>
 8008c98:	1bf3      	subs	r3, r6, r7
 8008c9a:	3b01      	subs	r3, #1
 8008c9c:	4629      	mov	r1, r5
 8008c9e:	2b07      	cmp	r3, #7
 8008ca0:	dc49      	bgt.n	8008d36 <__gethex+0x1e8>
 8008ca2:	9802      	ldr	r0, [sp, #8]
 8008ca4:	f000 fa63 	bl	800916e <_Balloc>
 8008ca8:	9b01      	ldr	r3, [sp, #4]
 8008caa:	f100 0914 	add.w	r9, r0, #20
 8008cae:	f04f 0b00 	mov.w	fp, #0
 8008cb2:	f1c3 0301 	rsb	r3, r3, #1
 8008cb6:	4605      	mov	r5, r0
 8008cb8:	f8cd 9010 	str.w	r9, [sp, #16]
 8008cbc:	46da      	mov	sl, fp
 8008cbe:	9308      	str	r3, [sp, #32]
 8008cc0:	42b7      	cmp	r7, r6
 8008cc2:	d33b      	bcc.n	8008d3c <__gethex+0x1ee>
 8008cc4:	9804      	ldr	r0, [sp, #16]
 8008cc6:	f840 ab04 	str.w	sl, [r0], #4
 8008cca:	eba0 0009 	sub.w	r0, r0, r9
 8008cce:	1080      	asrs	r0, r0, #2
 8008cd0:	6128      	str	r0, [r5, #16]
 8008cd2:	0147      	lsls	r7, r0, #5
 8008cd4:	4650      	mov	r0, sl
 8008cd6:	f000 fb0e 	bl	80092f6 <__hi0bits>
 8008cda:	f8d8 6000 	ldr.w	r6, [r8]
 8008cde:	1a3f      	subs	r7, r7, r0
 8008ce0:	42b7      	cmp	r7, r6
 8008ce2:	dd64      	ble.n	8008dae <__gethex+0x260>
 8008ce4:	1bbf      	subs	r7, r7, r6
 8008ce6:	4639      	mov	r1, r7
 8008ce8:	4628      	mov	r0, r5
 8008cea:	f000 fe1d 	bl	8009928 <__any_on>
 8008cee:	4682      	mov	sl, r0
 8008cf0:	b178      	cbz	r0, 8008d12 <__gethex+0x1c4>
 8008cf2:	1e7b      	subs	r3, r7, #1
 8008cf4:	1159      	asrs	r1, r3, #5
 8008cf6:	f003 021f 	and.w	r2, r3, #31
 8008cfa:	f04f 0a01 	mov.w	sl, #1
 8008cfe:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008d02:	fa0a f202 	lsl.w	r2, sl, r2
 8008d06:	420a      	tst	r2, r1
 8008d08:	d003      	beq.n	8008d12 <__gethex+0x1c4>
 8008d0a:	4553      	cmp	r3, sl
 8008d0c:	dc46      	bgt.n	8008d9c <__gethex+0x24e>
 8008d0e:	f04f 0a02 	mov.w	sl, #2
 8008d12:	4639      	mov	r1, r7
 8008d14:	4628      	mov	r0, r5
 8008d16:	f7ff fecb 	bl	8008ab0 <rshift>
 8008d1a:	443c      	add	r4, r7
 8008d1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d20:	42a3      	cmp	r3, r4
 8008d22:	da52      	bge.n	8008dca <__gethex+0x27c>
 8008d24:	4629      	mov	r1, r5
 8008d26:	9802      	ldr	r0, [sp, #8]
 8008d28:	f000 fa55 	bl	80091d6 <_Bfree>
 8008d2c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d2e:	2300      	movs	r3, #0
 8008d30:	6013      	str	r3, [r2, #0]
 8008d32:	27a3      	movs	r7, #163	; 0xa3
 8008d34:	e793      	b.n	8008c5e <__gethex+0x110>
 8008d36:	3101      	adds	r1, #1
 8008d38:	105b      	asrs	r3, r3, #1
 8008d3a:	e7b0      	b.n	8008c9e <__gethex+0x150>
 8008d3c:	1e73      	subs	r3, r6, #1
 8008d3e:	9305      	str	r3, [sp, #20]
 8008d40:	9a07      	ldr	r2, [sp, #28]
 8008d42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d018      	beq.n	8008d7c <__gethex+0x22e>
 8008d4a:	f1bb 0f20 	cmp.w	fp, #32
 8008d4e:	d107      	bne.n	8008d60 <__gethex+0x212>
 8008d50:	9b04      	ldr	r3, [sp, #16]
 8008d52:	f8c3 a000 	str.w	sl, [r3]
 8008d56:	3304      	adds	r3, #4
 8008d58:	f04f 0a00 	mov.w	sl, #0
 8008d5c:	9304      	str	r3, [sp, #16]
 8008d5e:	46d3      	mov	fp, sl
 8008d60:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008d64:	f7ff fede 	bl	8008b24 <__hexdig_fun>
 8008d68:	f000 000f 	and.w	r0, r0, #15
 8008d6c:	fa00 f00b 	lsl.w	r0, r0, fp
 8008d70:	ea4a 0a00 	orr.w	sl, sl, r0
 8008d74:	f10b 0b04 	add.w	fp, fp, #4
 8008d78:	9b05      	ldr	r3, [sp, #20]
 8008d7a:	e00d      	b.n	8008d98 <__gethex+0x24a>
 8008d7c:	9b05      	ldr	r3, [sp, #20]
 8008d7e:	9a08      	ldr	r2, [sp, #32]
 8008d80:	4413      	add	r3, r2
 8008d82:	42bb      	cmp	r3, r7
 8008d84:	d3e1      	bcc.n	8008d4a <__gethex+0x1fc>
 8008d86:	4618      	mov	r0, r3
 8008d88:	9a01      	ldr	r2, [sp, #4]
 8008d8a:	9903      	ldr	r1, [sp, #12]
 8008d8c:	9309      	str	r3, [sp, #36]	; 0x24
 8008d8e:	f001 f805 	bl	8009d9c <strncmp>
 8008d92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d94:	2800      	cmp	r0, #0
 8008d96:	d1d8      	bne.n	8008d4a <__gethex+0x1fc>
 8008d98:	461e      	mov	r6, r3
 8008d9a:	e791      	b.n	8008cc0 <__gethex+0x172>
 8008d9c:	1eb9      	subs	r1, r7, #2
 8008d9e:	4628      	mov	r0, r5
 8008da0:	f000 fdc2 	bl	8009928 <__any_on>
 8008da4:	2800      	cmp	r0, #0
 8008da6:	d0b2      	beq.n	8008d0e <__gethex+0x1c0>
 8008da8:	f04f 0a03 	mov.w	sl, #3
 8008dac:	e7b1      	b.n	8008d12 <__gethex+0x1c4>
 8008dae:	da09      	bge.n	8008dc4 <__gethex+0x276>
 8008db0:	1bf7      	subs	r7, r6, r7
 8008db2:	4629      	mov	r1, r5
 8008db4:	463a      	mov	r2, r7
 8008db6:	9802      	ldr	r0, [sp, #8]
 8008db8:	f000 fbd8 	bl	800956c <__lshift>
 8008dbc:	1be4      	subs	r4, r4, r7
 8008dbe:	4605      	mov	r5, r0
 8008dc0:	f100 0914 	add.w	r9, r0, #20
 8008dc4:	f04f 0a00 	mov.w	sl, #0
 8008dc8:	e7a8      	b.n	8008d1c <__gethex+0x1ce>
 8008dca:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008dce:	42a0      	cmp	r0, r4
 8008dd0:	dd6a      	ble.n	8008ea8 <__gethex+0x35a>
 8008dd2:	1b04      	subs	r4, r0, r4
 8008dd4:	42a6      	cmp	r6, r4
 8008dd6:	dc2e      	bgt.n	8008e36 <__gethex+0x2e8>
 8008dd8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ddc:	2b02      	cmp	r3, #2
 8008dde:	d022      	beq.n	8008e26 <__gethex+0x2d8>
 8008de0:	2b03      	cmp	r3, #3
 8008de2:	d024      	beq.n	8008e2e <__gethex+0x2e0>
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d115      	bne.n	8008e14 <__gethex+0x2c6>
 8008de8:	42a6      	cmp	r6, r4
 8008dea:	d113      	bne.n	8008e14 <__gethex+0x2c6>
 8008dec:	2e01      	cmp	r6, #1
 8008dee:	dc0b      	bgt.n	8008e08 <__gethex+0x2ba>
 8008df0:	9a06      	ldr	r2, [sp, #24]
 8008df2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008df6:	6013      	str	r3, [r2, #0]
 8008df8:	2301      	movs	r3, #1
 8008dfa:	612b      	str	r3, [r5, #16]
 8008dfc:	f8c9 3000 	str.w	r3, [r9]
 8008e00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e02:	2762      	movs	r7, #98	; 0x62
 8008e04:	601d      	str	r5, [r3, #0]
 8008e06:	e72a      	b.n	8008c5e <__gethex+0x110>
 8008e08:	1e71      	subs	r1, r6, #1
 8008e0a:	4628      	mov	r0, r5
 8008e0c:	f000 fd8c 	bl	8009928 <__any_on>
 8008e10:	2800      	cmp	r0, #0
 8008e12:	d1ed      	bne.n	8008df0 <__gethex+0x2a2>
 8008e14:	4629      	mov	r1, r5
 8008e16:	9802      	ldr	r0, [sp, #8]
 8008e18:	f000 f9dd 	bl	80091d6 <_Bfree>
 8008e1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e1e:	2300      	movs	r3, #0
 8008e20:	6013      	str	r3, [r2, #0]
 8008e22:	2750      	movs	r7, #80	; 0x50
 8008e24:	e71b      	b.n	8008c5e <__gethex+0x110>
 8008e26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d0e1      	beq.n	8008df0 <__gethex+0x2a2>
 8008e2c:	e7f2      	b.n	8008e14 <__gethex+0x2c6>
 8008e2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d1dd      	bne.n	8008df0 <__gethex+0x2a2>
 8008e34:	e7ee      	b.n	8008e14 <__gethex+0x2c6>
 8008e36:	1e67      	subs	r7, r4, #1
 8008e38:	f1ba 0f00 	cmp.w	sl, #0
 8008e3c:	d131      	bne.n	8008ea2 <__gethex+0x354>
 8008e3e:	b127      	cbz	r7, 8008e4a <__gethex+0x2fc>
 8008e40:	4639      	mov	r1, r7
 8008e42:	4628      	mov	r0, r5
 8008e44:	f000 fd70 	bl	8009928 <__any_on>
 8008e48:	4682      	mov	sl, r0
 8008e4a:	117a      	asrs	r2, r7, #5
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	f007 071f 	and.w	r7, r7, #31
 8008e52:	fa03 f707 	lsl.w	r7, r3, r7
 8008e56:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008e5a:	4621      	mov	r1, r4
 8008e5c:	421f      	tst	r7, r3
 8008e5e:	4628      	mov	r0, r5
 8008e60:	bf18      	it	ne
 8008e62:	f04a 0a02 	orrne.w	sl, sl, #2
 8008e66:	1b36      	subs	r6, r6, r4
 8008e68:	f7ff fe22 	bl	8008ab0 <rshift>
 8008e6c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008e70:	2702      	movs	r7, #2
 8008e72:	f1ba 0f00 	cmp.w	sl, #0
 8008e76:	d048      	beq.n	8008f0a <__gethex+0x3bc>
 8008e78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e7c:	2b02      	cmp	r3, #2
 8008e7e:	d015      	beq.n	8008eac <__gethex+0x35e>
 8008e80:	2b03      	cmp	r3, #3
 8008e82:	d017      	beq.n	8008eb4 <__gethex+0x366>
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	d109      	bne.n	8008e9c <__gethex+0x34e>
 8008e88:	f01a 0f02 	tst.w	sl, #2
 8008e8c:	d006      	beq.n	8008e9c <__gethex+0x34e>
 8008e8e:	f8d9 3000 	ldr.w	r3, [r9]
 8008e92:	ea4a 0a03 	orr.w	sl, sl, r3
 8008e96:	f01a 0f01 	tst.w	sl, #1
 8008e9a:	d10e      	bne.n	8008eba <__gethex+0x36c>
 8008e9c:	f047 0710 	orr.w	r7, r7, #16
 8008ea0:	e033      	b.n	8008f0a <__gethex+0x3bc>
 8008ea2:	f04f 0a01 	mov.w	sl, #1
 8008ea6:	e7d0      	b.n	8008e4a <__gethex+0x2fc>
 8008ea8:	2701      	movs	r7, #1
 8008eaa:	e7e2      	b.n	8008e72 <__gethex+0x324>
 8008eac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008eae:	f1c3 0301 	rsb	r3, r3, #1
 8008eb2:	9315      	str	r3, [sp, #84]	; 0x54
 8008eb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d0f0      	beq.n	8008e9c <__gethex+0x34e>
 8008eba:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008ebe:	f105 0314 	add.w	r3, r5, #20
 8008ec2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008ec6:	eb03 010a 	add.w	r1, r3, sl
 8008eca:	f04f 0c00 	mov.w	ip, #0
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ed4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008ed8:	d01c      	beq.n	8008f14 <__gethex+0x3c6>
 8008eda:	3201      	adds	r2, #1
 8008edc:	6002      	str	r2, [r0, #0]
 8008ede:	2f02      	cmp	r7, #2
 8008ee0:	f105 0314 	add.w	r3, r5, #20
 8008ee4:	d138      	bne.n	8008f58 <__gethex+0x40a>
 8008ee6:	f8d8 2000 	ldr.w	r2, [r8]
 8008eea:	3a01      	subs	r2, #1
 8008eec:	42b2      	cmp	r2, r6
 8008eee:	d10a      	bne.n	8008f06 <__gethex+0x3b8>
 8008ef0:	1171      	asrs	r1, r6, #5
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	f006 061f 	and.w	r6, r6, #31
 8008ef8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008efc:	fa02 f606 	lsl.w	r6, r2, r6
 8008f00:	421e      	tst	r6, r3
 8008f02:	bf18      	it	ne
 8008f04:	4617      	movne	r7, r2
 8008f06:	f047 0720 	orr.w	r7, r7, #32
 8008f0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f0c:	601d      	str	r5, [r3, #0]
 8008f0e:	9b06      	ldr	r3, [sp, #24]
 8008f10:	601c      	str	r4, [r3, #0]
 8008f12:	e6a4      	b.n	8008c5e <__gethex+0x110>
 8008f14:	4299      	cmp	r1, r3
 8008f16:	f843 cc04 	str.w	ip, [r3, #-4]
 8008f1a:	d8d8      	bhi.n	8008ece <__gethex+0x380>
 8008f1c:	68ab      	ldr	r3, [r5, #8]
 8008f1e:	4599      	cmp	r9, r3
 8008f20:	db12      	blt.n	8008f48 <__gethex+0x3fa>
 8008f22:	6869      	ldr	r1, [r5, #4]
 8008f24:	9802      	ldr	r0, [sp, #8]
 8008f26:	3101      	adds	r1, #1
 8008f28:	f000 f921 	bl	800916e <_Balloc>
 8008f2c:	692a      	ldr	r2, [r5, #16]
 8008f2e:	3202      	adds	r2, #2
 8008f30:	f105 010c 	add.w	r1, r5, #12
 8008f34:	4683      	mov	fp, r0
 8008f36:	0092      	lsls	r2, r2, #2
 8008f38:	300c      	adds	r0, #12
 8008f3a:	f000 f90d 	bl	8009158 <memcpy>
 8008f3e:	4629      	mov	r1, r5
 8008f40:	9802      	ldr	r0, [sp, #8]
 8008f42:	f000 f948 	bl	80091d6 <_Bfree>
 8008f46:	465d      	mov	r5, fp
 8008f48:	692b      	ldr	r3, [r5, #16]
 8008f4a:	1c5a      	adds	r2, r3, #1
 8008f4c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008f50:	612a      	str	r2, [r5, #16]
 8008f52:	2201      	movs	r2, #1
 8008f54:	615a      	str	r2, [r3, #20]
 8008f56:	e7c2      	b.n	8008ede <__gethex+0x390>
 8008f58:	692a      	ldr	r2, [r5, #16]
 8008f5a:	454a      	cmp	r2, r9
 8008f5c:	dd0b      	ble.n	8008f76 <__gethex+0x428>
 8008f5e:	2101      	movs	r1, #1
 8008f60:	4628      	mov	r0, r5
 8008f62:	f7ff fda5 	bl	8008ab0 <rshift>
 8008f66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f6a:	3401      	adds	r4, #1
 8008f6c:	42a3      	cmp	r3, r4
 8008f6e:	f6ff aed9 	blt.w	8008d24 <__gethex+0x1d6>
 8008f72:	2701      	movs	r7, #1
 8008f74:	e7c7      	b.n	8008f06 <__gethex+0x3b8>
 8008f76:	f016 061f 	ands.w	r6, r6, #31
 8008f7a:	d0fa      	beq.n	8008f72 <__gethex+0x424>
 8008f7c:	449a      	add	sl, r3
 8008f7e:	f1c6 0620 	rsb	r6, r6, #32
 8008f82:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008f86:	f000 f9b6 	bl	80092f6 <__hi0bits>
 8008f8a:	42b0      	cmp	r0, r6
 8008f8c:	dbe7      	blt.n	8008f5e <__gethex+0x410>
 8008f8e:	e7f0      	b.n	8008f72 <__gethex+0x424>

08008f90 <L_shift>:
 8008f90:	f1c2 0208 	rsb	r2, r2, #8
 8008f94:	0092      	lsls	r2, r2, #2
 8008f96:	b570      	push	{r4, r5, r6, lr}
 8008f98:	f1c2 0620 	rsb	r6, r2, #32
 8008f9c:	6843      	ldr	r3, [r0, #4]
 8008f9e:	6804      	ldr	r4, [r0, #0]
 8008fa0:	fa03 f506 	lsl.w	r5, r3, r6
 8008fa4:	432c      	orrs	r4, r5
 8008fa6:	40d3      	lsrs	r3, r2
 8008fa8:	6004      	str	r4, [r0, #0]
 8008faa:	f840 3f04 	str.w	r3, [r0, #4]!
 8008fae:	4288      	cmp	r0, r1
 8008fb0:	d3f4      	bcc.n	8008f9c <L_shift+0xc>
 8008fb2:	bd70      	pop	{r4, r5, r6, pc}

08008fb4 <__match>:
 8008fb4:	b530      	push	{r4, r5, lr}
 8008fb6:	6803      	ldr	r3, [r0, #0]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fbe:	b914      	cbnz	r4, 8008fc6 <__match+0x12>
 8008fc0:	6003      	str	r3, [r0, #0]
 8008fc2:	2001      	movs	r0, #1
 8008fc4:	bd30      	pop	{r4, r5, pc}
 8008fc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fca:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008fce:	2d19      	cmp	r5, #25
 8008fd0:	bf98      	it	ls
 8008fd2:	3220      	addls	r2, #32
 8008fd4:	42a2      	cmp	r2, r4
 8008fd6:	d0f0      	beq.n	8008fba <__match+0x6>
 8008fd8:	2000      	movs	r0, #0
 8008fda:	e7f3      	b.n	8008fc4 <__match+0x10>

08008fdc <__hexnan>:
 8008fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe0:	680b      	ldr	r3, [r1, #0]
 8008fe2:	6801      	ldr	r1, [r0, #0]
 8008fe4:	115f      	asrs	r7, r3, #5
 8008fe6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8008fea:	f013 031f 	ands.w	r3, r3, #31
 8008fee:	b087      	sub	sp, #28
 8008ff0:	bf18      	it	ne
 8008ff2:	3704      	addne	r7, #4
 8008ff4:	2500      	movs	r5, #0
 8008ff6:	1f3e      	subs	r6, r7, #4
 8008ff8:	4682      	mov	sl, r0
 8008ffa:	4690      	mov	r8, r2
 8008ffc:	9301      	str	r3, [sp, #4]
 8008ffe:	f847 5c04 	str.w	r5, [r7, #-4]
 8009002:	46b1      	mov	r9, r6
 8009004:	4634      	mov	r4, r6
 8009006:	9502      	str	r5, [sp, #8]
 8009008:	46ab      	mov	fp, r5
 800900a:	784a      	ldrb	r2, [r1, #1]
 800900c:	1c4b      	adds	r3, r1, #1
 800900e:	9303      	str	r3, [sp, #12]
 8009010:	b342      	cbz	r2, 8009064 <__hexnan+0x88>
 8009012:	4610      	mov	r0, r2
 8009014:	9105      	str	r1, [sp, #20]
 8009016:	9204      	str	r2, [sp, #16]
 8009018:	f7ff fd84 	bl	8008b24 <__hexdig_fun>
 800901c:	2800      	cmp	r0, #0
 800901e:	d143      	bne.n	80090a8 <__hexnan+0xcc>
 8009020:	9a04      	ldr	r2, [sp, #16]
 8009022:	9905      	ldr	r1, [sp, #20]
 8009024:	2a20      	cmp	r2, #32
 8009026:	d818      	bhi.n	800905a <__hexnan+0x7e>
 8009028:	9b02      	ldr	r3, [sp, #8]
 800902a:	459b      	cmp	fp, r3
 800902c:	dd13      	ble.n	8009056 <__hexnan+0x7a>
 800902e:	454c      	cmp	r4, r9
 8009030:	d206      	bcs.n	8009040 <__hexnan+0x64>
 8009032:	2d07      	cmp	r5, #7
 8009034:	dc04      	bgt.n	8009040 <__hexnan+0x64>
 8009036:	462a      	mov	r2, r5
 8009038:	4649      	mov	r1, r9
 800903a:	4620      	mov	r0, r4
 800903c:	f7ff ffa8 	bl	8008f90 <L_shift>
 8009040:	4544      	cmp	r4, r8
 8009042:	d944      	bls.n	80090ce <__hexnan+0xf2>
 8009044:	2300      	movs	r3, #0
 8009046:	f1a4 0904 	sub.w	r9, r4, #4
 800904a:	f844 3c04 	str.w	r3, [r4, #-4]
 800904e:	f8cd b008 	str.w	fp, [sp, #8]
 8009052:	464c      	mov	r4, r9
 8009054:	461d      	mov	r5, r3
 8009056:	9903      	ldr	r1, [sp, #12]
 8009058:	e7d7      	b.n	800900a <__hexnan+0x2e>
 800905a:	2a29      	cmp	r2, #41	; 0x29
 800905c:	d14a      	bne.n	80090f4 <__hexnan+0x118>
 800905e:	3102      	adds	r1, #2
 8009060:	f8ca 1000 	str.w	r1, [sl]
 8009064:	f1bb 0f00 	cmp.w	fp, #0
 8009068:	d044      	beq.n	80090f4 <__hexnan+0x118>
 800906a:	454c      	cmp	r4, r9
 800906c:	d206      	bcs.n	800907c <__hexnan+0xa0>
 800906e:	2d07      	cmp	r5, #7
 8009070:	dc04      	bgt.n	800907c <__hexnan+0xa0>
 8009072:	462a      	mov	r2, r5
 8009074:	4649      	mov	r1, r9
 8009076:	4620      	mov	r0, r4
 8009078:	f7ff ff8a 	bl	8008f90 <L_shift>
 800907c:	4544      	cmp	r4, r8
 800907e:	d928      	bls.n	80090d2 <__hexnan+0xf6>
 8009080:	4643      	mov	r3, r8
 8009082:	f854 2b04 	ldr.w	r2, [r4], #4
 8009086:	f843 2b04 	str.w	r2, [r3], #4
 800908a:	42a6      	cmp	r6, r4
 800908c:	d2f9      	bcs.n	8009082 <__hexnan+0xa6>
 800908e:	2200      	movs	r2, #0
 8009090:	f843 2b04 	str.w	r2, [r3], #4
 8009094:	429e      	cmp	r6, r3
 8009096:	d2fb      	bcs.n	8009090 <__hexnan+0xb4>
 8009098:	6833      	ldr	r3, [r6, #0]
 800909a:	b91b      	cbnz	r3, 80090a4 <__hexnan+0xc8>
 800909c:	4546      	cmp	r6, r8
 800909e:	d127      	bne.n	80090f0 <__hexnan+0x114>
 80090a0:	2301      	movs	r3, #1
 80090a2:	6033      	str	r3, [r6, #0]
 80090a4:	2005      	movs	r0, #5
 80090a6:	e026      	b.n	80090f6 <__hexnan+0x11a>
 80090a8:	3501      	adds	r5, #1
 80090aa:	2d08      	cmp	r5, #8
 80090ac:	f10b 0b01 	add.w	fp, fp, #1
 80090b0:	dd06      	ble.n	80090c0 <__hexnan+0xe4>
 80090b2:	4544      	cmp	r4, r8
 80090b4:	d9cf      	bls.n	8009056 <__hexnan+0x7a>
 80090b6:	2300      	movs	r3, #0
 80090b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80090bc:	2501      	movs	r5, #1
 80090be:	3c04      	subs	r4, #4
 80090c0:	6822      	ldr	r2, [r4, #0]
 80090c2:	f000 000f 	and.w	r0, r0, #15
 80090c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80090ca:	6020      	str	r0, [r4, #0]
 80090cc:	e7c3      	b.n	8009056 <__hexnan+0x7a>
 80090ce:	2508      	movs	r5, #8
 80090d0:	e7c1      	b.n	8009056 <__hexnan+0x7a>
 80090d2:	9b01      	ldr	r3, [sp, #4]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d0df      	beq.n	8009098 <__hexnan+0xbc>
 80090d8:	f04f 32ff 	mov.w	r2, #4294967295
 80090dc:	f1c3 0320 	rsb	r3, r3, #32
 80090e0:	fa22 f303 	lsr.w	r3, r2, r3
 80090e4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80090e8:	401a      	ands	r2, r3
 80090ea:	f847 2c04 	str.w	r2, [r7, #-4]
 80090ee:	e7d3      	b.n	8009098 <__hexnan+0xbc>
 80090f0:	3e04      	subs	r6, #4
 80090f2:	e7d1      	b.n	8009098 <__hexnan+0xbc>
 80090f4:	2004      	movs	r0, #4
 80090f6:	b007      	add	sp, #28
 80090f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080090fc <__locale_ctype_ptr_l>:
 80090fc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009100:	4770      	bx	lr

08009102 <__localeconv_l>:
 8009102:	30f0      	adds	r0, #240	; 0xf0
 8009104:	4770      	bx	lr
	...

08009108 <_localeconv_r>:
 8009108:	4b04      	ldr	r3, [pc, #16]	; (800911c <_localeconv_r+0x14>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	6a18      	ldr	r0, [r3, #32]
 800910e:	4b04      	ldr	r3, [pc, #16]	; (8009120 <_localeconv_r+0x18>)
 8009110:	2800      	cmp	r0, #0
 8009112:	bf08      	it	eq
 8009114:	4618      	moveq	r0, r3
 8009116:	30f0      	adds	r0, #240	; 0xf0
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	2000000c 	.word	0x2000000c
 8009120:	20000070 	.word	0x20000070

08009124 <malloc>:
 8009124:	4b02      	ldr	r3, [pc, #8]	; (8009130 <malloc+0xc>)
 8009126:	4601      	mov	r1, r0
 8009128:	6818      	ldr	r0, [r3, #0]
 800912a:	f000 bc7b 	b.w	8009a24 <_malloc_r>
 800912e:	bf00      	nop
 8009130:	2000000c 	.word	0x2000000c

08009134 <__ascii_mbtowc>:
 8009134:	b082      	sub	sp, #8
 8009136:	b901      	cbnz	r1, 800913a <__ascii_mbtowc+0x6>
 8009138:	a901      	add	r1, sp, #4
 800913a:	b142      	cbz	r2, 800914e <__ascii_mbtowc+0x1a>
 800913c:	b14b      	cbz	r3, 8009152 <__ascii_mbtowc+0x1e>
 800913e:	7813      	ldrb	r3, [r2, #0]
 8009140:	600b      	str	r3, [r1, #0]
 8009142:	7812      	ldrb	r2, [r2, #0]
 8009144:	1c10      	adds	r0, r2, #0
 8009146:	bf18      	it	ne
 8009148:	2001      	movne	r0, #1
 800914a:	b002      	add	sp, #8
 800914c:	4770      	bx	lr
 800914e:	4610      	mov	r0, r2
 8009150:	e7fb      	b.n	800914a <__ascii_mbtowc+0x16>
 8009152:	f06f 0001 	mvn.w	r0, #1
 8009156:	e7f8      	b.n	800914a <__ascii_mbtowc+0x16>

08009158 <memcpy>:
 8009158:	b510      	push	{r4, lr}
 800915a:	1e43      	subs	r3, r0, #1
 800915c:	440a      	add	r2, r1
 800915e:	4291      	cmp	r1, r2
 8009160:	d100      	bne.n	8009164 <memcpy+0xc>
 8009162:	bd10      	pop	{r4, pc}
 8009164:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009168:	f803 4f01 	strb.w	r4, [r3, #1]!
 800916c:	e7f7      	b.n	800915e <memcpy+0x6>

0800916e <_Balloc>:
 800916e:	b570      	push	{r4, r5, r6, lr}
 8009170:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009172:	4604      	mov	r4, r0
 8009174:	460e      	mov	r6, r1
 8009176:	b93d      	cbnz	r5, 8009188 <_Balloc+0x1a>
 8009178:	2010      	movs	r0, #16
 800917a:	f7ff ffd3 	bl	8009124 <malloc>
 800917e:	6260      	str	r0, [r4, #36]	; 0x24
 8009180:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009184:	6005      	str	r5, [r0, #0]
 8009186:	60c5      	str	r5, [r0, #12]
 8009188:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800918a:	68eb      	ldr	r3, [r5, #12]
 800918c:	b183      	cbz	r3, 80091b0 <_Balloc+0x42>
 800918e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009190:	68db      	ldr	r3, [r3, #12]
 8009192:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009196:	b9b8      	cbnz	r0, 80091c8 <_Balloc+0x5a>
 8009198:	2101      	movs	r1, #1
 800919a:	fa01 f506 	lsl.w	r5, r1, r6
 800919e:	1d6a      	adds	r2, r5, #5
 80091a0:	0092      	lsls	r2, r2, #2
 80091a2:	4620      	mov	r0, r4
 80091a4:	f000 fbe1 	bl	800996a <_calloc_r>
 80091a8:	b160      	cbz	r0, 80091c4 <_Balloc+0x56>
 80091aa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80091ae:	e00e      	b.n	80091ce <_Balloc+0x60>
 80091b0:	2221      	movs	r2, #33	; 0x21
 80091b2:	2104      	movs	r1, #4
 80091b4:	4620      	mov	r0, r4
 80091b6:	f000 fbd8 	bl	800996a <_calloc_r>
 80091ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091bc:	60e8      	str	r0, [r5, #12]
 80091be:	68db      	ldr	r3, [r3, #12]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d1e4      	bne.n	800918e <_Balloc+0x20>
 80091c4:	2000      	movs	r0, #0
 80091c6:	bd70      	pop	{r4, r5, r6, pc}
 80091c8:	6802      	ldr	r2, [r0, #0]
 80091ca:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80091ce:	2300      	movs	r3, #0
 80091d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091d4:	e7f7      	b.n	80091c6 <_Balloc+0x58>

080091d6 <_Bfree>:
 80091d6:	b570      	push	{r4, r5, r6, lr}
 80091d8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80091da:	4606      	mov	r6, r0
 80091dc:	460d      	mov	r5, r1
 80091de:	b93c      	cbnz	r4, 80091f0 <_Bfree+0x1a>
 80091e0:	2010      	movs	r0, #16
 80091e2:	f7ff ff9f 	bl	8009124 <malloc>
 80091e6:	6270      	str	r0, [r6, #36]	; 0x24
 80091e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091ec:	6004      	str	r4, [r0, #0]
 80091ee:	60c4      	str	r4, [r0, #12]
 80091f0:	b13d      	cbz	r5, 8009202 <_Bfree+0x2c>
 80091f2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80091f4:	686a      	ldr	r2, [r5, #4]
 80091f6:	68db      	ldr	r3, [r3, #12]
 80091f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091fc:	6029      	str	r1, [r5, #0]
 80091fe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009202:	bd70      	pop	{r4, r5, r6, pc}

08009204 <__multadd>:
 8009204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009208:	690d      	ldr	r5, [r1, #16]
 800920a:	461f      	mov	r7, r3
 800920c:	4606      	mov	r6, r0
 800920e:	460c      	mov	r4, r1
 8009210:	f101 0c14 	add.w	ip, r1, #20
 8009214:	2300      	movs	r3, #0
 8009216:	f8dc 0000 	ldr.w	r0, [ip]
 800921a:	b281      	uxth	r1, r0
 800921c:	fb02 7101 	mla	r1, r2, r1, r7
 8009220:	0c0f      	lsrs	r7, r1, #16
 8009222:	0c00      	lsrs	r0, r0, #16
 8009224:	fb02 7000 	mla	r0, r2, r0, r7
 8009228:	b289      	uxth	r1, r1
 800922a:	3301      	adds	r3, #1
 800922c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009230:	429d      	cmp	r5, r3
 8009232:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009236:	f84c 1b04 	str.w	r1, [ip], #4
 800923a:	dcec      	bgt.n	8009216 <__multadd+0x12>
 800923c:	b1d7      	cbz	r7, 8009274 <__multadd+0x70>
 800923e:	68a3      	ldr	r3, [r4, #8]
 8009240:	42ab      	cmp	r3, r5
 8009242:	dc12      	bgt.n	800926a <__multadd+0x66>
 8009244:	6861      	ldr	r1, [r4, #4]
 8009246:	4630      	mov	r0, r6
 8009248:	3101      	adds	r1, #1
 800924a:	f7ff ff90 	bl	800916e <_Balloc>
 800924e:	6922      	ldr	r2, [r4, #16]
 8009250:	3202      	adds	r2, #2
 8009252:	f104 010c 	add.w	r1, r4, #12
 8009256:	4680      	mov	r8, r0
 8009258:	0092      	lsls	r2, r2, #2
 800925a:	300c      	adds	r0, #12
 800925c:	f7ff ff7c 	bl	8009158 <memcpy>
 8009260:	4621      	mov	r1, r4
 8009262:	4630      	mov	r0, r6
 8009264:	f7ff ffb7 	bl	80091d6 <_Bfree>
 8009268:	4644      	mov	r4, r8
 800926a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800926e:	3501      	adds	r5, #1
 8009270:	615f      	str	r7, [r3, #20]
 8009272:	6125      	str	r5, [r4, #16]
 8009274:	4620      	mov	r0, r4
 8009276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800927a <__s2b>:
 800927a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800927e:	460c      	mov	r4, r1
 8009280:	4615      	mov	r5, r2
 8009282:	461f      	mov	r7, r3
 8009284:	2209      	movs	r2, #9
 8009286:	3308      	adds	r3, #8
 8009288:	4606      	mov	r6, r0
 800928a:	fb93 f3f2 	sdiv	r3, r3, r2
 800928e:	2100      	movs	r1, #0
 8009290:	2201      	movs	r2, #1
 8009292:	429a      	cmp	r2, r3
 8009294:	db20      	blt.n	80092d8 <__s2b+0x5e>
 8009296:	4630      	mov	r0, r6
 8009298:	f7ff ff69 	bl	800916e <_Balloc>
 800929c:	9b08      	ldr	r3, [sp, #32]
 800929e:	6143      	str	r3, [r0, #20]
 80092a0:	2d09      	cmp	r5, #9
 80092a2:	f04f 0301 	mov.w	r3, #1
 80092a6:	6103      	str	r3, [r0, #16]
 80092a8:	dd19      	ble.n	80092de <__s2b+0x64>
 80092aa:	f104 0809 	add.w	r8, r4, #9
 80092ae:	46c1      	mov	r9, r8
 80092b0:	442c      	add	r4, r5
 80092b2:	f819 3b01 	ldrb.w	r3, [r9], #1
 80092b6:	4601      	mov	r1, r0
 80092b8:	3b30      	subs	r3, #48	; 0x30
 80092ba:	220a      	movs	r2, #10
 80092bc:	4630      	mov	r0, r6
 80092be:	f7ff ffa1 	bl	8009204 <__multadd>
 80092c2:	45a1      	cmp	r9, r4
 80092c4:	d1f5      	bne.n	80092b2 <__s2b+0x38>
 80092c6:	eb08 0405 	add.w	r4, r8, r5
 80092ca:	3c08      	subs	r4, #8
 80092cc:	1b2d      	subs	r5, r5, r4
 80092ce:	1963      	adds	r3, r4, r5
 80092d0:	42bb      	cmp	r3, r7
 80092d2:	db07      	blt.n	80092e4 <__s2b+0x6a>
 80092d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092d8:	0052      	lsls	r2, r2, #1
 80092da:	3101      	adds	r1, #1
 80092dc:	e7d9      	b.n	8009292 <__s2b+0x18>
 80092de:	340a      	adds	r4, #10
 80092e0:	2509      	movs	r5, #9
 80092e2:	e7f3      	b.n	80092cc <__s2b+0x52>
 80092e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80092e8:	4601      	mov	r1, r0
 80092ea:	3b30      	subs	r3, #48	; 0x30
 80092ec:	220a      	movs	r2, #10
 80092ee:	4630      	mov	r0, r6
 80092f0:	f7ff ff88 	bl	8009204 <__multadd>
 80092f4:	e7eb      	b.n	80092ce <__s2b+0x54>

080092f6 <__hi0bits>:
 80092f6:	0c02      	lsrs	r2, r0, #16
 80092f8:	0412      	lsls	r2, r2, #16
 80092fa:	4603      	mov	r3, r0
 80092fc:	b9b2      	cbnz	r2, 800932c <__hi0bits+0x36>
 80092fe:	0403      	lsls	r3, r0, #16
 8009300:	2010      	movs	r0, #16
 8009302:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009306:	bf04      	itt	eq
 8009308:	021b      	lsleq	r3, r3, #8
 800930a:	3008      	addeq	r0, #8
 800930c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009310:	bf04      	itt	eq
 8009312:	011b      	lsleq	r3, r3, #4
 8009314:	3004      	addeq	r0, #4
 8009316:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800931a:	bf04      	itt	eq
 800931c:	009b      	lsleq	r3, r3, #2
 800931e:	3002      	addeq	r0, #2
 8009320:	2b00      	cmp	r3, #0
 8009322:	db06      	blt.n	8009332 <__hi0bits+0x3c>
 8009324:	005b      	lsls	r3, r3, #1
 8009326:	d503      	bpl.n	8009330 <__hi0bits+0x3a>
 8009328:	3001      	adds	r0, #1
 800932a:	4770      	bx	lr
 800932c:	2000      	movs	r0, #0
 800932e:	e7e8      	b.n	8009302 <__hi0bits+0xc>
 8009330:	2020      	movs	r0, #32
 8009332:	4770      	bx	lr

08009334 <__lo0bits>:
 8009334:	6803      	ldr	r3, [r0, #0]
 8009336:	f013 0207 	ands.w	r2, r3, #7
 800933a:	4601      	mov	r1, r0
 800933c:	d00b      	beq.n	8009356 <__lo0bits+0x22>
 800933e:	07da      	lsls	r2, r3, #31
 8009340:	d423      	bmi.n	800938a <__lo0bits+0x56>
 8009342:	0798      	lsls	r0, r3, #30
 8009344:	bf49      	itett	mi
 8009346:	085b      	lsrmi	r3, r3, #1
 8009348:	089b      	lsrpl	r3, r3, #2
 800934a:	2001      	movmi	r0, #1
 800934c:	600b      	strmi	r3, [r1, #0]
 800934e:	bf5c      	itt	pl
 8009350:	600b      	strpl	r3, [r1, #0]
 8009352:	2002      	movpl	r0, #2
 8009354:	4770      	bx	lr
 8009356:	b298      	uxth	r0, r3
 8009358:	b9a8      	cbnz	r0, 8009386 <__lo0bits+0x52>
 800935a:	0c1b      	lsrs	r3, r3, #16
 800935c:	2010      	movs	r0, #16
 800935e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009362:	bf04      	itt	eq
 8009364:	0a1b      	lsreq	r3, r3, #8
 8009366:	3008      	addeq	r0, #8
 8009368:	071a      	lsls	r2, r3, #28
 800936a:	bf04      	itt	eq
 800936c:	091b      	lsreq	r3, r3, #4
 800936e:	3004      	addeq	r0, #4
 8009370:	079a      	lsls	r2, r3, #30
 8009372:	bf04      	itt	eq
 8009374:	089b      	lsreq	r3, r3, #2
 8009376:	3002      	addeq	r0, #2
 8009378:	07da      	lsls	r2, r3, #31
 800937a:	d402      	bmi.n	8009382 <__lo0bits+0x4e>
 800937c:	085b      	lsrs	r3, r3, #1
 800937e:	d006      	beq.n	800938e <__lo0bits+0x5a>
 8009380:	3001      	adds	r0, #1
 8009382:	600b      	str	r3, [r1, #0]
 8009384:	4770      	bx	lr
 8009386:	4610      	mov	r0, r2
 8009388:	e7e9      	b.n	800935e <__lo0bits+0x2a>
 800938a:	2000      	movs	r0, #0
 800938c:	4770      	bx	lr
 800938e:	2020      	movs	r0, #32
 8009390:	4770      	bx	lr

08009392 <__i2b>:
 8009392:	b510      	push	{r4, lr}
 8009394:	460c      	mov	r4, r1
 8009396:	2101      	movs	r1, #1
 8009398:	f7ff fee9 	bl	800916e <_Balloc>
 800939c:	2201      	movs	r2, #1
 800939e:	6144      	str	r4, [r0, #20]
 80093a0:	6102      	str	r2, [r0, #16]
 80093a2:	bd10      	pop	{r4, pc}

080093a4 <__multiply>:
 80093a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a8:	4614      	mov	r4, r2
 80093aa:	690a      	ldr	r2, [r1, #16]
 80093ac:	6923      	ldr	r3, [r4, #16]
 80093ae:	429a      	cmp	r2, r3
 80093b0:	bfb8      	it	lt
 80093b2:	460b      	movlt	r3, r1
 80093b4:	4688      	mov	r8, r1
 80093b6:	bfbc      	itt	lt
 80093b8:	46a0      	movlt	r8, r4
 80093ba:	461c      	movlt	r4, r3
 80093bc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80093c0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80093c4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80093c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80093cc:	eb07 0609 	add.w	r6, r7, r9
 80093d0:	42b3      	cmp	r3, r6
 80093d2:	bfb8      	it	lt
 80093d4:	3101      	addlt	r1, #1
 80093d6:	f7ff feca 	bl	800916e <_Balloc>
 80093da:	f100 0514 	add.w	r5, r0, #20
 80093de:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80093e2:	462b      	mov	r3, r5
 80093e4:	2200      	movs	r2, #0
 80093e6:	4573      	cmp	r3, lr
 80093e8:	d316      	bcc.n	8009418 <__multiply+0x74>
 80093ea:	f104 0214 	add.w	r2, r4, #20
 80093ee:	f108 0114 	add.w	r1, r8, #20
 80093f2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80093f6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80093fa:	9300      	str	r3, [sp, #0]
 80093fc:	9b00      	ldr	r3, [sp, #0]
 80093fe:	9201      	str	r2, [sp, #4]
 8009400:	4293      	cmp	r3, r2
 8009402:	d80c      	bhi.n	800941e <__multiply+0x7a>
 8009404:	2e00      	cmp	r6, #0
 8009406:	dd03      	ble.n	8009410 <__multiply+0x6c>
 8009408:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800940c:	2b00      	cmp	r3, #0
 800940e:	d05d      	beq.n	80094cc <__multiply+0x128>
 8009410:	6106      	str	r6, [r0, #16]
 8009412:	b003      	add	sp, #12
 8009414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009418:	f843 2b04 	str.w	r2, [r3], #4
 800941c:	e7e3      	b.n	80093e6 <__multiply+0x42>
 800941e:	f8b2 b000 	ldrh.w	fp, [r2]
 8009422:	f1bb 0f00 	cmp.w	fp, #0
 8009426:	d023      	beq.n	8009470 <__multiply+0xcc>
 8009428:	4689      	mov	r9, r1
 800942a:	46ac      	mov	ip, r5
 800942c:	f04f 0800 	mov.w	r8, #0
 8009430:	f859 4b04 	ldr.w	r4, [r9], #4
 8009434:	f8dc a000 	ldr.w	sl, [ip]
 8009438:	b2a3      	uxth	r3, r4
 800943a:	fa1f fa8a 	uxth.w	sl, sl
 800943e:	fb0b a303 	mla	r3, fp, r3, sl
 8009442:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009446:	f8dc 4000 	ldr.w	r4, [ip]
 800944a:	4443      	add	r3, r8
 800944c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009450:	fb0b 840a 	mla	r4, fp, sl, r8
 8009454:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009458:	46e2      	mov	sl, ip
 800945a:	b29b      	uxth	r3, r3
 800945c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009460:	454f      	cmp	r7, r9
 8009462:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009466:	f84a 3b04 	str.w	r3, [sl], #4
 800946a:	d82b      	bhi.n	80094c4 <__multiply+0x120>
 800946c:	f8cc 8004 	str.w	r8, [ip, #4]
 8009470:	9b01      	ldr	r3, [sp, #4]
 8009472:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009476:	3204      	adds	r2, #4
 8009478:	f1ba 0f00 	cmp.w	sl, #0
 800947c:	d020      	beq.n	80094c0 <__multiply+0x11c>
 800947e:	682b      	ldr	r3, [r5, #0]
 8009480:	4689      	mov	r9, r1
 8009482:	46a8      	mov	r8, r5
 8009484:	f04f 0b00 	mov.w	fp, #0
 8009488:	f8b9 c000 	ldrh.w	ip, [r9]
 800948c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009490:	fb0a 440c 	mla	r4, sl, ip, r4
 8009494:	445c      	add	r4, fp
 8009496:	46c4      	mov	ip, r8
 8009498:	b29b      	uxth	r3, r3
 800949a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800949e:	f84c 3b04 	str.w	r3, [ip], #4
 80094a2:	f859 3b04 	ldr.w	r3, [r9], #4
 80094a6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80094aa:	0c1b      	lsrs	r3, r3, #16
 80094ac:	fb0a b303 	mla	r3, sl, r3, fp
 80094b0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80094b4:	454f      	cmp	r7, r9
 80094b6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80094ba:	d805      	bhi.n	80094c8 <__multiply+0x124>
 80094bc:	f8c8 3004 	str.w	r3, [r8, #4]
 80094c0:	3504      	adds	r5, #4
 80094c2:	e79b      	b.n	80093fc <__multiply+0x58>
 80094c4:	46d4      	mov	ip, sl
 80094c6:	e7b3      	b.n	8009430 <__multiply+0x8c>
 80094c8:	46e0      	mov	r8, ip
 80094ca:	e7dd      	b.n	8009488 <__multiply+0xe4>
 80094cc:	3e01      	subs	r6, #1
 80094ce:	e799      	b.n	8009404 <__multiply+0x60>

080094d0 <__pow5mult>:
 80094d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094d4:	4615      	mov	r5, r2
 80094d6:	f012 0203 	ands.w	r2, r2, #3
 80094da:	4606      	mov	r6, r0
 80094dc:	460f      	mov	r7, r1
 80094de:	d007      	beq.n	80094f0 <__pow5mult+0x20>
 80094e0:	3a01      	subs	r2, #1
 80094e2:	4c21      	ldr	r4, [pc, #132]	; (8009568 <__pow5mult+0x98>)
 80094e4:	2300      	movs	r3, #0
 80094e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094ea:	f7ff fe8b 	bl	8009204 <__multadd>
 80094ee:	4607      	mov	r7, r0
 80094f0:	10ad      	asrs	r5, r5, #2
 80094f2:	d035      	beq.n	8009560 <__pow5mult+0x90>
 80094f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80094f6:	b93c      	cbnz	r4, 8009508 <__pow5mult+0x38>
 80094f8:	2010      	movs	r0, #16
 80094fa:	f7ff fe13 	bl	8009124 <malloc>
 80094fe:	6270      	str	r0, [r6, #36]	; 0x24
 8009500:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009504:	6004      	str	r4, [r0, #0]
 8009506:	60c4      	str	r4, [r0, #12]
 8009508:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800950c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009510:	b94c      	cbnz	r4, 8009526 <__pow5mult+0x56>
 8009512:	f240 2171 	movw	r1, #625	; 0x271
 8009516:	4630      	mov	r0, r6
 8009518:	f7ff ff3b 	bl	8009392 <__i2b>
 800951c:	2300      	movs	r3, #0
 800951e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009522:	4604      	mov	r4, r0
 8009524:	6003      	str	r3, [r0, #0]
 8009526:	f04f 0800 	mov.w	r8, #0
 800952a:	07eb      	lsls	r3, r5, #31
 800952c:	d50a      	bpl.n	8009544 <__pow5mult+0x74>
 800952e:	4639      	mov	r1, r7
 8009530:	4622      	mov	r2, r4
 8009532:	4630      	mov	r0, r6
 8009534:	f7ff ff36 	bl	80093a4 <__multiply>
 8009538:	4639      	mov	r1, r7
 800953a:	4681      	mov	r9, r0
 800953c:	4630      	mov	r0, r6
 800953e:	f7ff fe4a 	bl	80091d6 <_Bfree>
 8009542:	464f      	mov	r7, r9
 8009544:	106d      	asrs	r5, r5, #1
 8009546:	d00b      	beq.n	8009560 <__pow5mult+0x90>
 8009548:	6820      	ldr	r0, [r4, #0]
 800954a:	b938      	cbnz	r0, 800955c <__pow5mult+0x8c>
 800954c:	4622      	mov	r2, r4
 800954e:	4621      	mov	r1, r4
 8009550:	4630      	mov	r0, r6
 8009552:	f7ff ff27 	bl	80093a4 <__multiply>
 8009556:	6020      	str	r0, [r4, #0]
 8009558:	f8c0 8000 	str.w	r8, [r0]
 800955c:	4604      	mov	r4, r0
 800955e:	e7e4      	b.n	800952a <__pow5mult+0x5a>
 8009560:	4638      	mov	r0, r7
 8009562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009566:	bf00      	nop
 8009568:	0800a188 	.word	0x0800a188

0800956c <__lshift>:
 800956c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009570:	460c      	mov	r4, r1
 8009572:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009576:	6923      	ldr	r3, [r4, #16]
 8009578:	6849      	ldr	r1, [r1, #4]
 800957a:	eb0a 0903 	add.w	r9, sl, r3
 800957e:	68a3      	ldr	r3, [r4, #8]
 8009580:	4607      	mov	r7, r0
 8009582:	4616      	mov	r6, r2
 8009584:	f109 0501 	add.w	r5, r9, #1
 8009588:	42ab      	cmp	r3, r5
 800958a:	db32      	blt.n	80095f2 <__lshift+0x86>
 800958c:	4638      	mov	r0, r7
 800958e:	f7ff fdee 	bl	800916e <_Balloc>
 8009592:	2300      	movs	r3, #0
 8009594:	4680      	mov	r8, r0
 8009596:	f100 0114 	add.w	r1, r0, #20
 800959a:	461a      	mov	r2, r3
 800959c:	4553      	cmp	r3, sl
 800959e:	db2b      	blt.n	80095f8 <__lshift+0x8c>
 80095a0:	6920      	ldr	r0, [r4, #16]
 80095a2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095a6:	f104 0314 	add.w	r3, r4, #20
 80095aa:	f016 021f 	ands.w	r2, r6, #31
 80095ae:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095b2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80095b6:	d025      	beq.n	8009604 <__lshift+0x98>
 80095b8:	f1c2 0e20 	rsb	lr, r2, #32
 80095bc:	2000      	movs	r0, #0
 80095be:	681e      	ldr	r6, [r3, #0]
 80095c0:	468a      	mov	sl, r1
 80095c2:	4096      	lsls	r6, r2
 80095c4:	4330      	orrs	r0, r6
 80095c6:	f84a 0b04 	str.w	r0, [sl], #4
 80095ca:	f853 0b04 	ldr.w	r0, [r3], #4
 80095ce:	459c      	cmp	ip, r3
 80095d0:	fa20 f00e 	lsr.w	r0, r0, lr
 80095d4:	d814      	bhi.n	8009600 <__lshift+0x94>
 80095d6:	6048      	str	r0, [r1, #4]
 80095d8:	b108      	cbz	r0, 80095de <__lshift+0x72>
 80095da:	f109 0502 	add.w	r5, r9, #2
 80095de:	3d01      	subs	r5, #1
 80095e0:	4638      	mov	r0, r7
 80095e2:	f8c8 5010 	str.w	r5, [r8, #16]
 80095e6:	4621      	mov	r1, r4
 80095e8:	f7ff fdf5 	bl	80091d6 <_Bfree>
 80095ec:	4640      	mov	r0, r8
 80095ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095f2:	3101      	adds	r1, #1
 80095f4:	005b      	lsls	r3, r3, #1
 80095f6:	e7c7      	b.n	8009588 <__lshift+0x1c>
 80095f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80095fc:	3301      	adds	r3, #1
 80095fe:	e7cd      	b.n	800959c <__lshift+0x30>
 8009600:	4651      	mov	r1, sl
 8009602:	e7dc      	b.n	80095be <__lshift+0x52>
 8009604:	3904      	subs	r1, #4
 8009606:	f853 2b04 	ldr.w	r2, [r3], #4
 800960a:	f841 2f04 	str.w	r2, [r1, #4]!
 800960e:	459c      	cmp	ip, r3
 8009610:	d8f9      	bhi.n	8009606 <__lshift+0x9a>
 8009612:	e7e4      	b.n	80095de <__lshift+0x72>

08009614 <__mcmp>:
 8009614:	6903      	ldr	r3, [r0, #16]
 8009616:	690a      	ldr	r2, [r1, #16]
 8009618:	1a9b      	subs	r3, r3, r2
 800961a:	b530      	push	{r4, r5, lr}
 800961c:	d10c      	bne.n	8009638 <__mcmp+0x24>
 800961e:	0092      	lsls	r2, r2, #2
 8009620:	3014      	adds	r0, #20
 8009622:	3114      	adds	r1, #20
 8009624:	1884      	adds	r4, r0, r2
 8009626:	4411      	add	r1, r2
 8009628:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800962c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009630:	4295      	cmp	r5, r2
 8009632:	d003      	beq.n	800963c <__mcmp+0x28>
 8009634:	d305      	bcc.n	8009642 <__mcmp+0x2e>
 8009636:	2301      	movs	r3, #1
 8009638:	4618      	mov	r0, r3
 800963a:	bd30      	pop	{r4, r5, pc}
 800963c:	42a0      	cmp	r0, r4
 800963e:	d3f3      	bcc.n	8009628 <__mcmp+0x14>
 8009640:	e7fa      	b.n	8009638 <__mcmp+0x24>
 8009642:	f04f 33ff 	mov.w	r3, #4294967295
 8009646:	e7f7      	b.n	8009638 <__mcmp+0x24>

08009648 <__mdiff>:
 8009648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800964c:	460d      	mov	r5, r1
 800964e:	4607      	mov	r7, r0
 8009650:	4611      	mov	r1, r2
 8009652:	4628      	mov	r0, r5
 8009654:	4614      	mov	r4, r2
 8009656:	f7ff ffdd 	bl	8009614 <__mcmp>
 800965a:	1e06      	subs	r6, r0, #0
 800965c:	d108      	bne.n	8009670 <__mdiff+0x28>
 800965e:	4631      	mov	r1, r6
 8009660:	4638      	mov	r0, r7
 8009662:	f7ff fd84 	bl	800916e <_Balloc>
 8009666:	2301      	movs	r3, #1
 8009668:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800966c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009670:	bfa4      	itt	ge
 8009672:	4623      	movge	r3, r4
 8009674:	462c      	movge	r4, r5
 8009676:	4638      	mov	r0, r7
 8009678:	6861      	ldr	r1, [r4, #4]
 800967a:	bfa6      	itte	ge
 800967c:	461d      	movge	r5, r3
 800967e:	2600      	movge	r6, #0
 8009680:	2601      	movlt	r6, #1
 8009682:	f7ff fd74 	bl	800916e <_Balloc>
 8009686:	692b      	ldr	r3, [r5, #16]
 8009688:	60c6      	str	r6, [r0, #12]
 800968a:	6926      	ldr	r6, [r4, #16]
 800968c:	f105 0914 	add.w	r9, r5, #20
 8009690:	f104 0214 	add.w	r2, r4, #20
 8009694:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009698:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800969c:	f100 0514 	add.w	r5, r0, #20
 80096a0:	f04f 0e00 	mov.w	lr, #0
 80096a4:	f852 ab04 	ldr.w	sl, [r2], #4
 80096a8:	f859 4b04 	ldr.w	r4, [r9], #4
 80096ac:	fa1e f18a 	uxtah	r1, lr, sl
 80096b0:	b2a3      	uxth	r3, r4
 80096b2:	1ac9      	subs	r1, r1, r3
 80096b4:	0c23      	lsrs	r3, r4, #16
 80096b6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80096ba:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80096be:	b289      	uxth	r1, r1
 80096c0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80096c4:	45c8      	cmp	r8, r9
 80096c6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80096ca:	4694      	mov	ip, r2
 80096cc:	f845 3b04 	str.w	r3, [r5], #4
 80096d0:	d8e8      	bhi.n	80096a4 <__mdiff+0x5c>
 80096d2:	45bc      	cmp	ip, r7
 80096d4:	d304      	bcc.n	80096e0 <__mdiff+0x98>
 80096d6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80096da:	b183      	cbz	r3, 80096fe <__mdiff+0xb6>
 80096dc:	6106      	str	r6, [r0, #16]
 80096de:	e7c5      	b.n	800966c <__mdiff+0x24>
 80096e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80096e4:	fa1e f381 	uxtah	r3, lr, r1
 80096e8:	141a      	asrs	r2, r3, #16
 80096ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096f4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80096f8:	f845 3b04 	str.w	r3, [r5], #4
 80096fc:	e7e9      	b.n	80096d2 <__mdiff+0x8a>
 80096fe:	3e01      	subs	r6, #1
 8009700:	e7e9      	b.n	80096d6 <__mdiff+0x8e>
	...

08009704 <__ulp>:
 8009704:	4b12      	ldr	r3, [pc, #72]	; (8009750 <__ulp+0x4c>)
 8009706:	ee10 2a90 	vmov	r2, s1
 800970a:	401a      	ands	r2, r3
 800970c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8009710:	2b00      	cmp	r3, #0
 8009712:	dd04      	ble.n	800971e <__ulp+0x1a>
 8009714:	2000      	movs	r0, #0
 8009716:	4619      	mov	r1, r3
 8009718:	ec41 0b10 	vmov	d0, r0, r1
 800971c:	4770      	bx	lr
 800971e:	425b      	negs	r3, r3
 8009720:	151b      	asrs	r3, r3, #20
 8009722:	2b13      	cmp	r3, #19
 8009724:	f04f 0000 	mov.w	r0, #0
 8009728:	f04f 0100 	mov.w	r1, #0
 800972c:	dc04      	bgt.n	8009738 <__ulp+0x34>
 800972e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009732:	fa42 f103 	asr.w	r1, r2, r3
 8009736:	e7ef      	b.n	8009718 <__ulp+0x14>
 8009738:	3b14      	subs	r3, #20
 800973a:	2b1e      	cmp	r3, #30
 800973c:	f04f 0201 	mov.w	r2, #1
 8009740:	bfda      	itte	le
 8009742:	f1c3 031f 	rsble	r3, r3, #31
 8009746:	fa02 f303 	lslle.w	r3, r2, r3
 800974a:	4613      	movgt	r3, r2
 800974c:	4618      	mov	r0, r3
 800974e:	e7e3      	b.n	8009718 <__ulp+0x14>
 8009750:	7ff00000 	.word	0x7ff00000

08009754 <__b2d>:
 8009754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009756:	6905      	ldr	r5, [r0, #16]
 8009758:	f100 0714 	add.w	r7, r0, #20
 800975c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009760:	1f2e      	subs	r6, r5, #4
 8009762:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009766:	4620      	mov	r0, r4
 8009768:	f7ff fdc5 	bl	80092f6 <__hi0bits>
 800976c:	f1c0 0320 	rsb	r3, r0, #32
 8009770:	280a      	cmp	r0, #10
 8009772:	600b      	str	r3, [r1, #0]
 8009774:	f8df c074 	ldr.w	ip, [pc, #116]	; 80097ec <__b2d+0x98>
 8009778:	dc14      	bgt.n	80097a4 <__b2d+0x50>
 800977a:	f1c0 0e0b 	rsb	lr, r0, #11
 800977e:	fa24 f10e 	lsr.w	r1, r4, lr
 8009782:	42b7      	cmp	r7, r6
 8009784:	ea41 030c 	orr.w	r3, r1, ip
 8009788:	bf34      	ite	cc
 800978a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800978e:	2100      	movcs	r1, #0
 8009790:	3015      	adds	r0, #21
 8009792:	fa04 f000 	lsl.w	r0, r4, r0
 8009796:	fa21 f10e 	lsr.w	r1, r1, lr
 800979a:	ea40 0201 	orr.w	r2, r0, r1
 800979e:	ec43 2b10 	vmov	d0, r2, r3
 80097a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097a4:	42b7      	cmp	r7, r6
 80097a6:	bf3a      	itte	cc
 80097a8:	f1a5 0608 	subcc.w	r6, r5, #8
 80097ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80097b0:	2100      	movcs	r1, #0
 80097b2:	380b      	subs	r0, #11
 80097b4:	d015      	beq.n	80097e2 <__b2d+0x8e>
 80097b6:	4084      	lsls	r4, r0
 80097b8:	f1c0 0520 	rsb	r5, r0, #32
 80097bc:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80097c0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80097c4:	42be      	cmp	r6, r7
 80097c6:	fa21 fc05 	lsr.w	ip, r1, r5
 80097ca:	ea44 030c 	orr.w	r3, r4, ip
 80097ce:	bf8c      	ite	hi
 80097d0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80097d4:	2400      	movls	r4, #0
 80097d6:	fa01 f000 	lsl.w	r0, r1, r0
 80097da:	40ec      	lsrs	r4, r5
 80097dc:	ea40 0204 	orr.w	r2, r0, r4
 80097e0:	e7dd      	b.n	800979e <__b2d+0x4a>
 80097e2:	ea44 030c 	orr.w	r3, r4, ip
 80097e6:	460a      	mov	r2, r1
 80097e8:	e7d9      	b.n	800979e <__b2d+0x4a>
 80097ea:	bf00      	nop
 80097ec:	3ff00000 	.word	0x3ff00000

080097f0 <__d2b>:
 80097f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80097f4:	460e      	mov	r6, r1
 80097f6:	2101      	movs	r1, #1
 80097f8:	ec59 8b10 	vmov	r8, r9, d0
 80097fc:	4615      	mov	r5, r2
 80097fe:	f7ff fcb6 	bl	800916e <_Balloc>
 8009802:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009806:	4607      	mov	r7, r0
 8009808:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800980c:	bb34      	cbnz	r4, 800985c <__d2b+0x6c>
 800980e:	9301      	str	r3, [sp, #4]
 8009810:	f1b8 0300 	subs.w	r3, r8, #0
 8009814:	d027      	beq.n	8009866 <__d2b+0x76>
 8009816:	a802      	add	r0, sp, #8
 8009818:	f840 3d08 	str.w	r3, [r0, #-8]!
 800981c:	f7ff fd8a 	bl	8009334 <__lo0bits>
 8009820:	9900      	ldr	r1, [sp, #0]
 8009822:	b1f0      	cbz	r0, 8009862 <__d2b+0x72>
 8009824:	9a01      	ldr	r2, [sp, #4]
 8009826:	f1c0 0320 	rsb	r3, r0, #32
 800982a:	fa02 f303 	lsl.w	r3, r2, r3
 800982e:	430b      	orrs	r3, r1
 8009830:	40c2      	lsrs	r2, r0
 8009832:	617b      	str	r3, [r7, #20]
 8009834:	9201      	str	r2, [sp, #4]
 8009836:	9b01      	ldr	r3, [sp, #4]
 8009838:	61bb      	str	r3, [r7, #24]
 800983a:	2b00      	cmp	r3, #0
 800983c:	bf14      	ite	ne
 800983e:	2102      	movne	r1, #2
 8009840:	2101      	moveq	r1, #1
 8009842:	6139      	str	r1, [r7, #16]
 8009844:	b1c4      	cbz	r4, 8009878 <__d2b+0x88>
 8009846:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800984a:	4404      	add	r4, r0
 800984c:	6034      	str	r4, [r6, #0]
 800984e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009852:	6028      	str	r0, [r5, #0]
 8009854:	4638      	mov	r0, r7
 8009856:	b003      	add	sp, #12
 8009858:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800985c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009860:	e7d5      	b.n	800980e <__d2b+0x1e>
 8009862:	6179      	str	r1, [r7, #20]
 8009864:	e7e7      	b.n	8009836 <__d2b+0x46>
 8009866:	a801      	add	r0, sp, #4
 8009868:	f7ff fd64 	bl	8009334 <__lo0bits>
 800986c:	9b01      	ldr	r3, [sp, #4]
 800986e:	617b      	str	r3, [r7, #20]
 8009870:	2101      	movs	r1, #1
 8009872:	6139      	str	r1, [r7, #16]
 8009874:	3020      	adds	r0, #32
 8009876:	e7e5      	b.n	8009844 <__d2b+0x54>
 8009878:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800987c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009880:	6030      	str	r0, [r6, #0]
 8009882:	6918      	ldr	r0, [r3, #16]
 8009884:	f7ff fd37 	bl	80092f6 <__hi0bits>
 8009888:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800988c:	e7e1      	b.n	8009852 <__d2b+0x62>

0800988e <__ratio>:
 800988e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009892:	4688      	mov	r8, r1
 8009894:	4669      	mov	r1, sp
 8009896:	4681      	mov	r9, r0
 8009898:	f7ff ff5c 	bl	8009754 <__b2d>
 800989c:	a901      	add	r1, sp, #4
 800989e:	4640      	mov	r0, r8
 80098a0:	ec57 6b10 	vmov	r6, r7, d0
 80098a4:	f7ff ff56 	bl	8009754 <__b2d>
 80098a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80098ac:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80098b0:	eba3 0c02 	sub.w	ip, r3, r2
 80098b4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80098b8:	1a9b      	subs	r3, r3, r2
 80098ba:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80098be:	ec5b ab10 	vmov	sl, fp, d0
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	bfce      	itee	gt
 80098c6:	463a      	movgt	r2, r7
 80098c8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80098cc:	465a      	movle	r2, fp
 80098ce:	4659      	mov	r1, fp
 80098d0:	463d      	mov	r5, r7
 80098d2:	bfd4      	ite	le
 80098d4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80098d8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80098dc:	4630      	mov	r0, r6
 80098de:	ee10 2a10 	vmov	r2, s0
 80098e2:	460b      	mov	r3, r1
 80098e4:	4629      	mov	r1, r5
 80098e6:	f7f6 ffb1 	bl	800084c <__aeabi_ddiv>
 80098ea:	ec41 0b10 	vmov	d0, r0, r1
 80098ee:	b003      	add	sp, #12
 80098f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080098f4 <__copybits>:
 80098f4:	3901      	subs	r1, #1
 80098f6:	b510      	push	{r4, lr}
 80098f8:	1149      	asrs	r1, r1, #5
 80098fa:	6914      	ldr	r4, [r2, #16]
 80098fc:	3101      	adds	r1, #1
 80098fe:	f102 0314 	add.w	r3, r2, #20
 8009902:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009906:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800990a:	42a3      	cmp	r3, r4
 800990c:	4602      	mov	r2, r0
 800990e:	d303      	bcc.n	8009918 <__copybits+0x24>
 8009910:	2300      	movs	r3, #0
 8009912:	428a      	cmp	r2, r1
 8009914:	d305      	bcc.n	8009922 <__copybits+0x2e>
 8009916:	bd10      	pop	{r4, pc}
 8009918:	f853 2b04 	ldr.w	r2, [r3], #4
 800991c:	f840 2b04 	str.w	r2, [r0], #4
 8009920:	e7f3      	b.n	800990a <__copybits+0x16>
 8009922:	f842 3b04 	str.w	r3, [r2], #4
 8009926:	e7f4      	b.n	8009912 <__copybits+0x1e>

08009928 <__any_on>:
 8009928:	f100 0214 	add.w	r2, r0, #20
 800992c:	6900      	ldr	r0, [r0, #16]
 800992e:	114b      	asrs	r3, r1, #5
 8009930:	4298      	cmp	r0, r3
 8009932:	b510      	push	{r4, lr}
 8009934:	db11      	blt.n	800995a <__any_on+0x32>
 8009936:	dd0a      	ble.n	800994e <__any_on+0x26>
 8009938:	f011 011f 	ands.w	r1, r1, #31
 800993c:	d007      	beq.n	800994e <__any_on+0x26>
 800993e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009942:	fa24 f001 	lsr.w	r0, r4, r1
 8009946:	fa00 f101 	lsl.w	r1, r0, r1
 800994a:	428c      	cmp	r4, r1
 800994c:	d10b      	bne.n	8009966 <__any_on+0x3e>
 800994e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009952:	4293      	cmp	r3, r2
 8009954:	d803      	bhi.n	800995e <__any_on+0x36>
 8009956:	2000      	movs	r0, #0
 8009958:	bd10      	pop	{r4, pc}
 800995a:	4603      	mov	r3, r0
 800995c:	e7f7      	b.n	800994e <__any_on+0x26>
 800995e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009962:	2900      	cmp	r1, #0
 8009964:	d0f5      	beq.n	8009952 <__any_on+0x2a>
 8009966:	2001      	movs	r0, #1
 8009968:	e7f6      	b.n	8009958 <__any_on+0x30>

0800996a <_calloc_r>:
 800996a:	b538      	push	{r3, r4, r5, lr}
 800996c:	fb02 f401 	mul.w	r4, r2, r1
 8009970:	4621      	mov	r1, r4
 8009972:	f000 f857 	bl	8009a24 <_malloc_r>
 8009976:	4605      	mov	r5, r0
 8009978:	b118      	cbz	r0, 8009982 <_calloc_r+0x18>
 800997a:	4622      	mov	r2, r4
 800997c:	2100      	movs	r1, #0
 800997e:	f7fc fd37 	bl	80063f0 <memset>
 8009982:	4628      	mov	r0, r5
 8009984:	bd38      	pop	{r3, r4, r5, pc}
	...

08009988 <_free_r>:
 8009988:	b538      	push	{r3, r4, r5, lr}
 800998a:	4605      	mov	r5, r0
 800998c:	2900      	cmp	r1, #0
 800998e:	d045      	beq.n	8009a1c <_free_r+0x94>
 8009990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009994:	1f0c      	subs	r4, r1, #4
 8009996:	2b00      	cmp	r3, #0
 8009998:	bfb8      	it	lt
 800999a:	18e4      	addlt	r4, r4, r3
 800999c:	f000 fa36 	bl	8009e0c <__malloc_lock>
 80099a0:	4a1f      	ldr	r2, [pc, #124]	; (8009a20 <_free_r+0x98>)
 80099a2:	6813      	ldr	r3, [r2, #0]
 80099a4:	4610      	mov	r0, r2
 80099a6:	b933      	cbnz	r3, 80099b6 <_free_r+0x2e>
 80099a8:	6063      	str	r3, [r4, #4]
 80099aa:	6014      	str	r4, [r2, #0]
 80099ac:	4628      	mov	r0, r5
 80099ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099b2:	f000 ba2c 	b.w	8009e0e <__malloc_unlock>
 80099b6:	42a3      	cmp	r3, r4
 80099b8:	d90c      	bls.n	80099d4 <_free_r+0x4c>
 80099ba:	6821      	ldr	r1, [r4, #0]
 80099bc:	1862      	adds	r2, r4, r1
 80099be:	4293      	cmp	r3, r2
 80099c0:	bf04      	itt	eq
 80099c2:	681a      	ldreq	r2, [r3, #0]
 80099c4:	685b      	ldreq	r3, [r3, #4]
 80099c6:	6063      	str	r3, [r4, #4]
 80099c8:	bf04      	itt	eq
 80099ca:	1852      	addeq	r2, r2, r1
 80099cc:	6022      	streq	r2, [r4, #0]
 80099ce:	6004      	str	r4, [r0, #0]
 80099d0:	e7ec      	b.n	80099ac <_free_r+0x24>
 80099d2:	4613      	mov	r3, r2
 80099d4:	685a      	ldr	r2, [r3, #4]
 80099d6:	b10a      	cbz	r2, 80099dc <_free_r+0x54>
 80099d8:	42a2      	cmp	r2, r4
 80099da:	d9fa      	bls.n	80099d2 <_free_r+0x4a>
 80099dc:	6819      	ldr	r1, [r3, #0]
 80099de:	1858      	adds	r0, r3, r1
 80099e0:	42a0      	cmp	r0, r4
 80099e2:	d10b      	bne.n	80099fc <_free_r+0x74>
 80099e4:	6820      	ldr	r0, [r4, #0]
 80099e6:	4401      	add	r1, r0
 80099e8:	1858      	adds	r0, r3, r1
 80099ea:	4282      	cmp	r2, r0
 80099ec:	6019      	str	r1, [r3, #0]
 80099ee:	d1dd      	bne.n	80099ac <_free_r+0x24>
 80099f0:	6810      	ldr	r0, [r2, #0]
 80099f2:	6852      	ldr	r2, [r2, #4]
 80099f4:	605a      	str	r2, [r3, #4]
 80099f6:	4401      	add	r1, r0
 80099f8:	6019      	str	r1, [r3, #0]
 80099fa:	e7d7      	b.n	80099ac <_free_r+0x24>
 80099fc:	d902      	bls.n	8009a04 <_free_r+0x7c>
 80099fe:	230c      	movs	r3, #12
 8009a00:	602b      	str	r3, [r5, #0]
 8009a02:	e7d3      	b.n	80099ac <_free_r+0x24>
 8009a04:	6820      	ldr	r0, [r4, #0]
 8009a06:	1821      	adds	r1, r4, r0
 8009a08:	428a      	cmp	r2, r1
 8009a0a:	bf04      	itt	eq
 8009a0c:	6811      	ldreq	r1, [r2, #0]
 8009a0e:	6852      	ldreq	r2, [r2, #4]
 8009a10:	6062      	str	r2, [r4, #4]
 8009a12:	bf04      	itt	eq
 8009a14:	1809      	addeq	r1, r1, r0
 8009a16:	6021      	streq	r1, [r4, #0]
 8009a18:	605c      	str	r4, [r3, #4]
 8009a1a:	e7c7      	b.n	80099ac <_free_r+0x24>
 8009a1c:	bd38      	pop	{r3, r4, r5, pc}
 8009a1e:	bf00      	nop
 8009a20:	200001fc 	.word	0x200001fc

08009a24 <_malloc_r>:
 8009a24:	b570      	push	{r4, r5, r6, lr}
 8009a26:	1ccd      	adds	r5, r1, #3
 8009a28:	f025 0503 	bic.w	r5, r5, #3
 8009a2c:	3508      	adds	r5, #8
 8009a2e:	2d0c      	cmp	r5, #12
 8009a30:	bf38      	it	cc
 8009a32:	250c      	movcc	r5, #12
 8009a34:	2d00      	cmp	r5, #0
 8009a36:	4606      	mov	r6, r0
 8009a38:	db01      	blt.n	8009a3e <_malloc_r+0x1a>
 8009a3a:	42a9      	cmp	r1, r5
 8009a3c:	d903      	bls.n	8009a46 <_malloc_r+0x22>
 8009a3e:	230c      	movs	r3, #12
 8009a40:	6033      	str	r3, [r6, #0]
 8009a42:	2000      	movs	r0, #0
 8009a44:	bd70      	pop	{r4, r5, r6, pc}
 8009a46:	f000 f9e1 	bl	8009e0c <__malloc_lock>
 8009a4a:	4a21      	ldr	r2, [pc, #132]	; (8009ad0 <_malloc_r+0xac>)
 8009a4c:	6814      	ldr	r4, [r2, #0]
 8009a4e:	4621      	mov	r1, r4
 8009a50:	b991      	cbnz	r1, 8009a78 <_malloc_r+0x54>
 8009a52:	4c20      	ldr	r4, [pc, #128]	; (8009ad4 <_malloc_r+0xb0>)
 8009a54:	6823      	ldr	r3, [r4, #0]
 8009a56:	b91b      	cbnz	r3, 8009a60 <_malloc_r+0x3c>
 8009a58:	4630      	mov	r0, r6
 8009a5a:	f000 f98f 	bl	8009d7c <_sbrk_r>
 8009a5e:	6020      	str	r0, [r4, #0]
 8009a60:	4629      	mov	r1, r5
 8009a62:	4630      	mov	r0, r6
 8009a64:	f000 f98a 	bl	8009d7c <_sbrk_r>
 8009a68:	1c43      	adds	r3, r0, #1
 8009a6a:	d124      	bne.n	8009ab6 <_malloc_r+0x92>
 8009a6c:	230c      	movs	r3, #12
 8009a6e:	6033      	str	r3, [r6, #0]
 8009a70:	4630      	mov	r0, r6
 8009a72:	f000 f9cc 	bl	8009e0e <__malloc_unlock>
 8009a76:	e7e4      	b.n	8009a42 <_malloc_r+0x1e>
 8009a78:	680b      	ldr	r3, [r1, #0]
 8009a7a:	1b5b      	subs	r3, r3, r5
 8009a7c:	d418      	bmi.n	8009ab0 <_malloc_r+0x8c>
 8009a7e:	2b0b      	cmp	r3, #11
 8009a80:	d90f      	bls.n	8009aa2 <_malloc_r+0x7e>
 8009a82:	600b      	str	r3, [r1, #0]
 8009a84:	50cd      	str	r5, [r1, r3]
 8009a86:	18cc      	adds	r4, r1, r3
 8009a88:	4630      	mov	r0, r6
 8009a8a:	f000 f9c0 	bl	8009e0e <__malloc_unlock>
 8009a8e:	f104 000b 	add.w	r0, r4, #11
 8009a92:	1d23      	adds	r3, r4, #4
 8009a94:	f020 0007 	bic.w	r0, r0, #7
 8009a98:	1ac3      	subs	r3, r0, r3
 8009a9a:	d0d3      	beq.n	8009a44 <_malloc_r+0x20>
 8009a9c:	425a      	negs	r2, r3
 8009a9e:	50e2      	str	r2, [r4, r3]
 8009aa0:	e7d0      	b.n	8009a44 <_malloc_r+0x20>
 8009aa2:	428c      	cmp	r4, r1
 8009aa4:	684b      	ldr	r3, [r1, #4]
 8009aa6:	bf16      	itet	ne
 8009aa8:	6063      	strne	r3, [r4, #4]
 8009aaa:	6013      	streq	r3, [r2, #0]
 8009aac:	460c      	movne	r4, r1
 8009aae:	e7eb      	b.n	8009a88 <_malloc_r+0x64>
 8009ab0:	460c      	mov	r4, r1
 8009ab2:	6849      	ldr	r1, [r1, #4]
 8009ab4:	e7cc      	b.n	8009a50 <_malloc_r+0x2c>
 8009ab6:	1cc4      	adds	r4, r0, #3
 8009ab8:	f024 0403 	bic.w	r4, r4, #3
 8009abc:	42a0      	cmp	r0, r4
 8009abe:	d005      	beq.n	8009acc <_malloc_r+0xa8>
 8009ac0:	1a21      	subs	r1, r4, r0
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	f000 f95a 	bl	8009d7c <_sbrk_r>
 8009ac8:	3001      	adds	r0, #1
 8009aca:	d0cf      	beq.n	8009a6c <_malloc_r+0x48>
 8009acc:	6025      	str	r5, [r4, #0]
 8009ace:	e7db      	b.n	8009a88 <_malloc_r+0x64>
 8009ad0:	200001fc 	.word	0x200001fc
 8009ad4:	20000200 	.word	0x20000200

08009ad8 <__ssputs_r>:
 8009ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009adc:	688e      	ldr	r6, [r1, #8]
 8009ade:	429e      	cmp	r6, r3
 8009ae0:	4682      	mov	sl, r0
 8009ae2:	460c      	mov	r4, r1
 8009ae4:	4690      	mov	r8, r2
 8009ae6:	4699      	mov	r9, r3
 8009ae8:	d837      	bhi.n	8009b5a <__ssputs_r+0x82>
 8009aea:	898a      	ldrh	r2, [r1, #12]
 8009aec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009af0:	d031      	beq.n	8009b56 <__ssputs_r+0x7e>
 8009af2:	6825      	ldr	r5, [r4, #0]
 8009af4:	6909      	ldr	r1, [r1, #16]
 8009af6:	1a6f      	subs	r7, r5, r1
 8009af8:	6965      	ldr	r5, [r4, #20]
 8009afa:	2302      	movs	r3, #2
 8009afc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b00:	fb95 f5f3 	sdiv	r5, r5, r3
 8009b04:	f109 0301 	add.w	r3, r9, #1
 8009b08:	443b      	add	r3, r7
 8009b0a:	429d      	cmp	r5, r3
 8009b0c:	bf38      	it	cc
 8009b0e:	461d      	movcc	r5, r3
 8009b10:	0553      	lsls	r3, r2, #21
 8009b12:	d530      	bpl.n	8009b76 <__ssputs_r+0x9e>
 8009b14:	4629      	mov	r1, r5
 8009b16:	f7ff ff85 	bl	8009a24 <_malloc_r>
 8009b1a:	4606      	mov	r6, r0
 8009b1c:	b950      	cbnz	r0, 8009b34 <__ssputs_r+0x5c>
 8009b1e:	230c      	movs	r3, #12
 8009b20:	f8ca 3000 	str.w	r3, [sl]
 8009b24:	89a3      	ldrh	r3, [r4, #12]
 8009b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b2a:	81a3      	strh	r3, [r4, #12]
 8009b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b34:	463a      	mov	r2, r7
 8009b36:	6921      	ldr	r1, [r4, #16]
 8009b38:	f7ff fb0e 	bl	8009158 <memcpy>
 8009b3c:	89a3      	ldrh	r3, [r4, #12]
 8009b3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b46:	81a3      	strh	r3, [r4, #12]
 8009b48:	6126      	str	r6, [r4, #16]
 8009b4a:	6165      	str	r5, [r4, #20]
 8009b4c:	443e      	add	r6, r7
 8009b4e:	1bed      	subs	r5, r5, r7
 8009b50:	6026      	str	r6, [r4, #0]
 8009b52:	60a5      	str	r5, [r4, #8]
 8009b54:	464e      	mov	r6, r9
 8009b56:	454e      	cmp	r6, r9
 8009b58:	d900      	bls.n	8009b5c <__ssputs_r+0x84>
 8009b5a:	464e      	mov	r6, r9
 8009b5c:	4632      	mov	r2, r6
 8009b5e:	4641      	mov	r1, r8
 8009b60:	6820      	ldr	r0, [r4, #0]
 8009b62:	f000 f93a 	bl	8009dda <memmove>
 8009b66:	68a3      	ldr	r3, [r4, #8]
 8009b68:	1b9b      	subs	r3, r3, r6
 8009b6a:	60a3      	str	r3, [r4, #8]
 8009b6c:	6823      	ldr	r3, [r4, #0]
 8009b6e:	441e      	add	r6, r3
 8009b70:	6026      	str	r6, [r4, #0]
 8009b72:	2000      	movs	r0, #0
 8009b74:	e7dc      	b.n	8009b30 <__ssputs_r+0x58>
 8009b76:	462a      	mov	r2, r5
 8009b78:	f000 f94a 	bl	8009e10 <_realloc_r>
 8009b7c:	4606      	mov	r6, r0
 8009b7e:	2800      	cmp	r0, #0
 8009b80:	d1e2      	bne.n	8009b48 <__ssputs_r+0x70>
 8009b82:	6921      	ldr	r1, [r4, #16]
 8009b84:	4650      	mov	r0, sl
 8009b86:	f7ff feff 	bl	8009988 <_free_r>
 8009b8a:	e7c8      	b.n	8009b1e <__ssputs_r+0x46>

08009b8c <_svfiprintf_r>:
 8009b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b90:	461d      	mov	r5, r3
 8009b92:	898b      	ldrh	r3, [r1, #12]
 8009b94:	061f      	lsls	r7, r3, #24
 8009b96:	b09d      	sub	sp, #116	; 0x74
 8009b98:	4680      	mov	r8, r0
 8009b9a:	460c      	mov	r4, r1
 8009b9c:	4616      	mov	r6, r2
 8009b9e:	d50f      	bpl.n	8009bc0 <_svfiprintf_r+0x34>
 8009ba0:	690b      	ldr	r3, [r1, #16]
 8009ba2:	b96b      	cbnz	r3, 8009bc0 <_svfiprintf_r+0x34>
 8009ba4:	2140      	movs	r1, #64	; 0x40
 8009ba6:	f7ff ff3d 	bl	8009a24 <_malloc_r>
 8009baa:	6020      	str	r0, [r4, #0]
 8009bac:	6120      	str	r0, [r4, #16]
 8009bae:	b928      	cbnz	r0, 8009bbc <_svfiprintf_r+0x30>
 8009bb0:	230c      	movs	r3, #12
 8009bb2:	f8c8 3000 	str.w	r3, [r8]
 8009bb6:	f04f 30ff 	mov.w	r0, #4294967295
 8009bba:	e0c8      	b.n	8009d4e <_svfiprintf_r+0x1c2>
 8009bbc:	2340      	movs	r3, #64	; 0x40
 8009bbe:	6163      	str	r3, [r4, #20]
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	9309      	str	r3, [sp, #36]	; 0x24
 8009bc4:	2320      	movs	r3, #32
 8009bc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009bca:	2330      	movs	r3, #48	; 0x30
 8009bcc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bd0:	9503      	str	r5, [sp, #12]
 8009bd2:	f04f 0b01 	mov.w	fp, #1
 8009bd6:	4637      	mov	r7, r6
 8009bd8:	463d      	mov	r5, r7
 8009bda:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009bde:	b10b      	cbz	r3, 8009be4 <_svfiprintf_r+0x58>
 8009be0:	2b25      	cmp	r3, #37	; 0x25
 8009be2:	d13e      	bne.n	8009c62 <_svfiprintf_r+0xd6>
 8009be4:	ebb7 0a06 	subs.w	sl, r7, r6
 8009be8:	d00b      	beq.n	8009c02 <_svfiprintf_r+0x76>
 8009bea:	4653      	mov	r3, sl
 8009bec:	4632      	mov	r2, r6
 8009bee:	4621      	mov	r1, r4
 8009bf0:	4640      	mov	r0, r8
 8009bf2:	f7ff ff71 	bl	8009ad8 <__ssputs_r>
 8009bf6:	3001      	adds	r0, #1
 8009bf8:	f000 80a4 	beq.w	8009d44 <_svfiprintf_r+0x1b8>
 8009bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bfe:	4453      	add	r3, sl
 8009c00:	9309      	str	r3, [sp, #36]	; 0x24
 8009c02:	783b      	ldrb	r3, [r7, #0]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	f000 809d 	beq.w	8009d44 <_svfiprintf_r+0x1b8>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c14:	9304      	str	r3, [sp, #16]
 8009c16:	9307      	str	r3, [sp, #28]
 8009c18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c1c:	931a      	str	r3, [sp, #104]	; 0x68
 8009c1e:	462f      	mov	r7, r5
 8009c20:	2205      	movs	r2, #5
 8009c22:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009c26:	4850      	ldr	r0, [pc, #320]	; (8009d68 <_svfiprintf_r+0x1dc>)
 8009c28:	f7f6 fada 	bl	80001e0 <memchr>
 8009c2c:	9b04      	ldr	r3, [sp, #16]
 8009c2e:	b9d0      	cbnz	r0, 8009c66 <_svfiprintf_r+0xda>
 8009c30:	06d9      	lsls	r1, r3, #27
 8009c32:	bf44      	itt	mi
 8009c34:	2220      	movmi	r2, #32
 8009c36:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009c3a:	071a      	lsls	r2, r3, #28
 8009c3c:	bf44      	itt	mi
 8009c3e:	222b      	movmi	r2, #43	; 0x2b
 8009c40:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009c44:	782a      	ldrb	r2, [r5, #0]
 8009c46:	2a2a      	cmp	r2, #42	; 0x2a
 8009c48:	d015      	beq.n	8009c76 <_svfiprintf_r+0xea>
 8009c4a:	9a07      	ldr	r2, [sp, #28]
 8009c4c:	462f      	mov	r7, r5
 8009c4e:	2000      	movs	r0, #0
 8009c50:	250a      	movs	r5, #10
 8009c52:	4639      	mov	r1, r7
 8009c54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c58:	3b30      	subs	r3, #48	; 0x30
 8009c5a:	2b09      	cmp	r3, #9
 8009c5c:	d94d      	bls.n	8009cfa <_svfiprintf_r+0x16e>
 8009c5e:	b1b8      	cbz	r0, 8009c90 <_svfiprintf_r+0x104>
 8009c60:	e00f      	b.n	8009c82 <_svfiprintf_r+0xf6>
 8009c62:	462f      	mov	r7, r5
 8009c64:	e7b8      	b.n	8009bd8 <_svfiprintf_r+0x4c>
 8009c66:	4a40      	ldr	r2, [pc, #256]	; (8009d68 <_svfiprintf_r+0x1dc>)
 8009c68:	1a80      	subs	r0, r0, r2
 8009c6a:	fa0b f000 	lsl.w	r0, fp, r0
 8009c6e:	4318      	orrs	r0, r3
 8009c70:	9004      	str	r0, [sp, #16]
 8009c72:	463d      	mov	r5, r7
 8009c74:	e7d3      	b.n	8009c1e <_svfiprintf_r+0x92>
 8009c76:	9a03      	ldr	r2, [sp, #12]
 8009c78:	1d11      	adds	r1, r2, #4
 8009c7a:	6812      	ldr	r2, [r2, #0]
 8009c7c:	9103      	str	r1, [sp, #12]
 8009c7e:	2a00      	cmp	r2, #0
 8009c80:	db01      	blt.n	8009c86 <_svfiprintf_r+0xfa>
 8009c82:	9207      	str	r2, [sp, #28]
 8009c84:	e004      	b.n	8009c90 <_svfiprintf_r+0x104>
 8009c86:	4252      	negs	r2, r2
 8009c88:	f043 0302 	orr.w	r3, r3, #2
 8009c8c:	9207      	str	r2, [sp, #28]
 8009c8e:	9304      	str	r3, [sp, #16]
 8009c90:	783b      	ldrb	r3, [r7, #0]
 8009c92:	2b2e      	cmp	r3, #46	; 0x2e
 8009c94:	d10c      	bne.n	8009cb0 <_svfiprintf_r+0x124>
 8009c96:	787b      	ldrb	r3, [r7, #1]
 8009c98:	2b2a      	cmp	r3, #42	; 0x2a
 8009c9a:	d133      	bne.n	8009d04 <_svfiprintf_r+0x178>
 8009c9c:	9b03      	ldr	r3, [sp, #12]
 8009c9e:	1d1a      	adds	r2, r3, #4
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	9203      	str	r2, [sp, #12]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	bfb8      	it	lt
 8009ca8:	f04f 33ff 	movlt.w	r3, #4294967295
 8009cac:	3702      	adds	r7, #2
 8009cae:	9305      	str	r3, [sp, #20]
 8009cb0:	4d2e      	ldr	r5, [pc, #184]	; (8009d6c <_svfiprintf_r+0x1e0>)
 8009cb2:	7839      	ldrb	r1, [r7, #0]
 8009cb4:	2203      	movs	r2, #3
 8009cb6:	4628      	mov	r0, r5
 8009cb8:	f7f6 fa92 	bl	80001e0 <memchr>
 8009cbc:	b138      	cbz	r0, 8009cce <_svfiprintf_r+0x142>
 8009cbe:	2340      	movs	r3, #64	; 0x40
 8009cc0:	1b40      	subs	r0, r0, r5
 8009cc2:	fa03 f000 	lsl.w	r0, r3, r0
 8009cc6:	9b04      	ldr	r3, [sp, #16]
 8009cc8:	4303      	orrs	r3, r0
 8009cca:	3701      	adds	r7, #1
 8009ccc:	9304      	str	r3, [sp, #16]
 8009cce:	7839      	ldrb	r1, [r7, #0]
 8009cd0:	4827      	ldr	r0, [pc, #156]	; (8009d70 <_svfiprintf_r+0x1e4>)
 8009cd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009cd6:	2206      	movs	r2, #6
 8009cd8:	1c7e      	adds	r6, r7, #1
 8009cda:	f7f6 fa81 	bl	80001e0 <memchr>
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	d038      	beq.n	8009d54 <_svfiprintf_r+0x1c8>
 8009ce2:	4b24      	ldr	r3, [pc, #144]	; (8009d74 <_svfiprintf_r+0x1e8>)
 8009ce4:	bb13      	cbnz	r3, 8009d2c <_svfiprintf_r+0x1a0>
 8009ce6:	9b03      	ldr	r3, [sp, #12]
 8009ce8:	3307      	adds	r3, #7
 8009cea:	f023 0307 	bic.w	r3, r3, #7
 8009cee:	3308      	adds	r3, #8
 8009cf0:	9303      	str	r3, [sp, #12]
 8009cf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cf4:	444b      	add	r3, r9
 8009cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8009cf8:	e76d      	b.n	8009bd6 <_svfiprintf_r+0x4a>
 8009cfa:	fb05 3202 	mla	r2, r5, r2, r3
 8009cfe:	2001      	movs	r0, #1
 8009d00:	460f      	mov	r7, r1
 8009d02:	e7a6      	b.n	8009c52 <_svfiprintf_r+0xc6>
 8009d04:	2300      	movs	r3, #0
 8009d06:	3701      	adds	r7, #1
 8009d08:	9305      	str	r3, [sp, #20]
 8009d0a:	4619      	mov	r1, r3
 8009d0c:	250a      	movs	r5, #10
 8009d0e:	4638      	mov	r0, r7
 8009d10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d14:	3a30      	subs	r2, #48	; 0x30
 8009d16:	2a09      	cmp	r2, #9
 8009d18:	d903      	bls.n	8009d22 <_svfiprintf_r+0x196>
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d0c8      	beq.n	8009cb0 <_svfiprintf_r+0x124>
 8009d1e:	9105      	str	r1, [sp, #20]
 8009d20:	e7c6      	b.n	8009cb0 <_svfiprintf_r+0x124>
 8009d22:	fb05 2101 	mla	r1, r5, r1, r2
 8009d26:	2301      	movs	r3, #1
 8009d28:	4607      	mov	r7, r0
 8009d2a:	e7f0      	b.n	8009d0e <_svfiprintf_r+0x182>
 8009d2c:	ab03      	add	r3, sp, #12
 8009d2e:	9300      	str	r3, [sp, #0]
 8009d30:	4622      	mov	r2, r4
 8009d32:	4b11      	ldr	r3, [pc, #68]	; (8009d78 <_svfiprintf_r+0x1ec>)
 8009d34:	a904      	add	r1, sp, #16
 8009d36:	4640      	mov	r0, r8
 8009d38:	f7fc fbf6 	bl	8006528 <_printf_float>
 8009d3c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009d40:	4681      	mov	r9, r0
 8009d42:	d1d6      	bne.n	8009cf2 <_svfiprintf_r+0x166>
 8009d44:	89a3      	ldrh	r3, [r4, #12]
 8009d46:	065b      	lsls	r3, r3, #25
 8009d48:	f53f af35 	bmi.w	8009bb6 <_svfiprintf_r+0x2a>
 8009d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d4e:	b01d      	add	sp, #116	; 0x74
 8009d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d54:	ab03      	add	r3, sp, #12
 8009d56:	9300      	str	r3, [sp, #0]
 8009d58:	4622      	mov	r2, r4
 8009d5a:	4b07      	ldr	r3, [pc, #28]	; (8009d78 <_svfiprintf_r+0x1ec>)
 8009d5c:	a904      	add	r1, sp, #16
 8009d5e:	4640      	mov	r0, r8
 8009d60:	f7fc fe98 	bl	8006a94 <_printf_i>
 8009d64:	e7ea      	b.n	8009d3c <_svfiprintf_r+0x1b0>
 8009d66:	bf00      	nop
 8009d68:	0800a194 	.word	0x0800a194
 8009d6c:	0800a19a 	.word	0x0800a19a
 8009d70:	0800a19e 	.word	0x0800a19e
 8009d74:	08006529 	.word	0x08006529
 8009d78:	08009ad9 	.word	0x08009ad9

08009d7c <_sbrk_r>:
 8009d7c:	b538      	push	{r3, r4, r5, lr}
 8009d7e:	4c06      	ldr	r4, [pc, #24]	; (8009d98 <_sbrk_r+0x1c>)
 8009d80:	2300      	movs	r3, #0
 8009d82:	4605      	mov	r5, r0
 8009d84:	4608      	mov	r0, r1
 8009d86:	6023      	str	r3, [r4, #0]
 8009d88:	f7f8 f828 	bl	8001ddc <_sbrk>
 8009d8c:	1c43      	adds	r3, r0, #1
 8009d8e:	d102      	bne.n	8009d96 <_sbrk_r+0x1a>
 8009d90:	6823      	ldr	r3, [r4, #0]
 8009d92:	b103      	cbz	r3, 8009d96 <_sbrk_r+0x1a>
 8009d94:	602b      	str	r3, [r5, #0]
 8009d96:	bd38      	pop	{r3, r4, r5, pc}
 8009d98:	200003c8 	.word	0x200003c8

08009d9c <strncmp>:
 8009d9c:	b510      	push	{r4, lr}
 8009d9e:	b16a      	cbz	r2, 8009dbc <strncmp+0x20>
 8009da0:	3901      	subs	r1, #1
 8009da2:	1884      	adds	r4, r0, r2
 8009da4:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009da8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d103      	bne.n	8009db8 <strncmp+0x1c>
 8009db0:	42a0      	cmp	r0, r4
 8009db2:	d001      	beq.n	8009db8 <strncmp+0x1c>
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d1f5      	bne.n	8009da4 <strncmp+0x8>
 8009db8:	1a98      	subs	r0, r3, r2
 8009dba:	bd10      	pop	{r4, pc}
 8009dbc:	4610      	mov	r0, r2
 8009dbe:	e7fc      	b.n	8009dba <strncmp+0x1e>

08009dc0 <__ascii_wctomb>:
 8009dc0:	b149      	cbz	r1, 8009dd6 <__ascii_wctomb+0x16>
 8009dc2:	2aff      	cmp	r2, #255	; 0xff
 8009dc4:	bf85      	ittet	hi
 8009dc6:	238a      	movhi	r3, #138	; 0x8a
 8009dc8:	6003      	strhi	r3, [r0, #0]
 8009dca:	700a      	strbls	r2, [r1, #0]
 8009dcc:	f04f 30ff 	movhi.w	r0, #4294967295
 8009dd0:	bf98      	it	ls
 8009dd2:	2001      	movls	r0, #1
 8009dd4:	4770      	bx	lr
 8009dd6:	4608      	mov	r0, r1
 8009dd8:	4770      	bx	lr

08009dda <memmove>:
 8009dda:	4288      	cmp	r0, r1
 8009ddc:	b510      	push	{r4, lr}
 8009dde:	eb01 0302 	add.w	r3, r1, r2
 8009de2:	d807      	bhi.n	8009df4 <memmove+0x1a>
 8009de4:	1e42      	subs	r2, r0, #1
 8009de6:	4299      	cmp	r1, r3
 8009de8:	d00a      	beq.n	8009e00 <memmove+0x26>
 8009dea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dee:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009df2:	e7f8      	b.n	8009de6 <memmove+0xc>
 8009df4:	4283      	cmp	r3, r0
 8009df6:	d9f5      	bls.n	8009de4 <memmove+0xa>
 8009df8:	1881      	adds	r1, r0, r2
 8009dfa:	1ad2      	subs	r2, r2, r3
 8009dfc:	42d3      	cmn	r3, r2
 8009dfe:	d100      	bne.n	8009e02 <memmove+0x28>
 8009e00:	bd10      	pop	{r4, pc}
 8009e02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e06:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009e0a:	e7f7      	b.n	8009dfc <memmove+0x22>

08009e0c <__malloc_lock>:
 8009e0c:	4770      	bx	lr

08009e0e <__malloc_unlock>:
 8009e0e:	4770      	bx	lr

08009e10 <_realloc_r>:
 8009e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e12:	4607      	mov	r7, r0
 8009e14:	4614      	mov	r4, r2
 8009e16:	460e      	mov	r6, r1
 8009e18:	b921      	cbnz	r1, 8009e24 <_realloc_r+0x14>
 8009e1a:	4611      	mov	r1, r2
 8009e1c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009e20:	f7ff be00 	b.w	8009a24 <_malloc_r>
 8009e24:	b922      	cbnz	r2, 8009e30 <_realloc_r+0x20>
 8009e26:	f7ff fdaf 	bl	8009988 <_free_r>
 8009e2a:	4625      	mov	r5, r4
 8009e2c:	4628      	mov	r0, r5
 8009e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e30:	f000 f814 	bl	8009e5c <_malloc_usable_size_r>
 8009e34:	42a0      	cmp	r0, r4
 8009e36:	d20f      	bcs.n	8009e58 <_realloc_r+0x48>
 8009e38:	4621      	mov	r1, r4
 8009e3a:	4638      	mov	r0, r7
 8009e3c:	f7ff fdf2 	bl	8009a24 <_malloc_r>
 8009e40:	4605      	mov	r5, r0
 8009e42:	2800      	cmp	r0, #0
 8009e44:	d0f2      	beq.n	8009e2c <_realloc_r+0x1c>
 8009e46:	4631      	mov	r1, r6
 8009e48:	4622      	mov	r2, r4
 8009e4a:	f7ff f985 	bl	8009158 <memcpy>
 8009e4e:	4631      	mov	r1, r6
 8009e50:	4638      	mov	r0, r7
 8009e52:	f7ff fd99 	bl	8009988 <_free_r>
 8009e56:	e7e9      	b.n	8009e2c <_realloc_r+0x1c>
 8009e58:	4635      	mov	r5, r6
 8009e5a:	e7e7      	b.n	8009e2c <_realloc_r+0x1c>

08009e5c <_malloc_usable_size_r>:
 8009e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e60:	1f18      	subs	r0, r3, #4
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	bfbc      	itt	lt
 8009e66:	580b      	ldrlt	r3, [r1, r0]
 8009e68:	18c0      	addlt	r0, r0, r3
 8009e6a:	4770      	bx	lr

08009e6c <_init>:
 8009e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e6e:	bf00      	nop
 8009e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e72:	bc08      	pop	{r3}
 8009e74:	469e      	mov	lr, r3
 8009e76:	4770      	bx	lr

08009e78 <_fini>:
 8009e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e7a:	bf00      	nop
 8009e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e7e:	bc08      	pop	{r3}
 8009e80:	469e      	mov	lr, r3
 8009e82:	4770      	bx	lr
