

================================================================
== Vivado HLS Report for 'yuv_filter'
================================================================
* Date:           Fri May 08 12:32:57 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.75|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  641205|  39333125|  641206|  39333126|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+--------+----------+--------+----------+---------+
        |                               |                    |      Latency      |      Interval     | Pipeline|
        |            Instance           |       Module       |   min  |    max   |   min  |    max   |   Type  |
        +-------------------------------+--------------------+--------+----------+--------+----------+---------+
        |grp_yuv_filter_rgb2yuv_fu_245  |yuv_filter_rgb2yuv  |  240401|  14749441|  240401|  14749441|   none  |
        |grp_yuv_filter_yuv2rgb_fu_265  |yuv_filter_yuv2rgb  |  240401|  14749441|  240401|  14749441|   none  |
        +-------------------------------+--------------------+--------+----------+--------+----------+---------+

        * Loop: 
        +---------------------+--------+---------+------------+-----------+-----------+------------+----------+
        |                     |      Latency     |  Iteration |  Initiation Interval  |    Trip    |          |
        |      Loop Name      |   min  |   max   |   Latency  |  achieved |   target  |    Count   | Pipelined|
        +---------------------+--------+---------+------------+-----------+-----------+------------+----------+
        |- YUV_SCALE_LOOP_X   |  160400|  9834240| 802 ~ 5122 |          -|          -| 200 ~ 1920 |    no    |
        | + YUV_SCALE_LOOP_Y  |     800|     5120|           4|          -|          -| 200 ~ 1280 |    no    |
        +---------------------+--------+---------+------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      3|      0|    126|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      9|    482|    545|
|Memory           |     7200|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    186|
|Register         |        -|      -|    224|      -|
+-----------------+---------+-------+-------+-------+
|Total            |     7200|     12|    706|    857|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |     6000|     15|      2|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |grp_yuv_filter_rgb2yuv_fu_245  |yuv_filter_rgb2yuv  |        0|      5|  272|  288|
    |grp_yuv_filter_yuv2rgb_fu_265  |yuv_filter_yuv2rgb  |        0|      4|  210|  257|
    +-------------------------------+--------------------+---------+-------+-----+-----+
    |Total                          |                    |        0|      9|  482|  545|
    +-------------------------------+--------------------+---------+-------+-----+-----+

    * Memory: 
    +------------------------+-------------------------------+---------+---+----+---------+-----+------+-------------+
    |         Memory         |             Module            | BRAM_18K| FF| LUT|  Words  | Bits| Banks| W*Bits*Banks|
    +------------------------+-------------------------------+---------+---+----+---------+-----+------+-------------+
    |p_yuv_channels_ch1_U    |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    |p_yuv_channels_ch2_U    |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    |p_yuv_channels_ch3_U    |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch1_U  |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch2_U  |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch3_U  |yuv_filter_p_yuv_channels_ch1  |     1200|  0|   0|  2457600|    8|     1|     19660800|
    +------------------------+-------------------------------+---------+---+----+---------+-----+------+-------------+
    |Total                   |                               |     7200|  0|   0| 14745600|   48|     6|    117964800|
    +------------------------+-------------------------------+---------+---+----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp_32_i_fu_371_p2     |     *    |      1|  0|   0|           8|           8|
    |tmp_34_i_fu_379_p2     |     *    |      1|  0|   0|           8|           8|
    |tmp_36_i_fu_387_p2     |     *    |      1|  0|   0|           8|           8|
    |p_addr1_fu_356_p2      |     +    |      0|  0|  27|          27|          27|
    |p_addr_fu_335_p2       |     +    |      0|  0|  27|          27|          27|
    |x_fu_305_p2            |     +    |      0|  0|  16|          16|           1|
    |y_fu_346_p2            |     +    |      0|  0|  16|          16|           1|
    |exitcond1_i_fu_300_p2  |   icmp   |      0|  0|  20|          16|          16|
    |exitcond_i_fu_341_p2   |   icmp   |      0|  0|  20|          16|          16|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      3|  0| 126|         142|         112|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|          9|    1|          9|
    |in_channels_ch1_ce0            |   1|          2|    1|          2|
    |in_channels_ch2_ce0            |   1|          2|    1|          2|
    |in_channels_ch3_ce0            |   1|          2|    1|          2|
    |out_channels_ch1_ce0           |   1|          2|    1|          2|
    |out_channels_ch1_we0           |   1|          2|    1|          2|
    |out_channels_ch2_ce0           |   1|          2|    1|          2|
    |out_channels_ch2_we0           |   1|          2|    1|          2|
    |out_channels_ch3_ce0           |   1|          2|    1|          2|
    |out_channels_ch3_we0           |   1|          2|    1|          2|
    |p_scale_channels_ch1_address0  |  22|          3|   22|         66|
    |p_scale_channels_ch1_ce0       |   1|          3|    1|          3|
    |p_scale_channels_ch2_address0  |  22|          3|   22|         66|
    |p_scale_channels_ch2_ce0       |   1|          3|    1|          3|
    |p_scale_channels_ch3_address0  |  22|          3|   22|         66|
    |p_scale_channels_ch3_ce0       |   1|          3|    1|          3|
    |p_yuv_channels_ch1_address0    |  22|          3|   22|         66|
    |p_yuv_channels_ch1_ce0         |   1|          3|    1|          3|
    |p_yuv_channels_ch1_we0         |   1|          2|    1|          2|
    |p_yuv_channels_ch2_address0    |  22|          3|   22|         66|
    |p_yuv_channels_ch2_ce0         |   1|          3|    1|          3|
    |p_yuv_channels_ch2_we0         |   1|          2|    1|          2|
    |p_yuv_channels_ch3_address0    |  22|          3|   22|         66|
    |p_yuv_channels_ch3_ce0         |   1|          3|    1|          3|
    |p_yuv_channels_ch3_we0         |   1|          2|    1|          2|
    |x_i_reg_222                    |  16|          2|   16|         32|
    |y_i_reg_233                    |  16|          2|   16|         32|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 186|         73|  183|        511|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |U_reg_517                                            |   8|   0|    8|          0|
    |V_reg_522                                            |   8|   0|    8|          0|
    |Y_reg_512                                            |   8|   0|    8|          0|
    |ap_CS_fsm                                            |   8|   0|    8|          0|
    |grp_yuv_filter_rgb2yuv_fu_245_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_yuv_filter_yuv2rgb_fu_265_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |p_addr_reg_477                                       |  19|   0|   27|          8|
    |p_yuv_height_reg_448                                 |  16|   0|   16|          0|
    |p_yuv_width_reg_442                                  |  16|   0|   16|          0|
    |tmp_28_i_cast_reg_464                                |   8|   0|   15|          7|
    |tmp_2_reg_490                                        |  27|   0|   64|         37|
    |tmp_37_i_reg_527                                     |   8|   0|    8|          0|
    |tmp_38_i_reg_532                                     |   8|   0|    8|          0|
    |tmp_39_i_reg_537                                     |   8|   0|    8|          0|
    |tmp_i_cast_15_reg_459                                |   8|   0|   15|          7|
    |tmp_i_cast_reg_454                                   |   8|   0|   15|          7|
    |x_i_reg_222                                          |  16|   0|   16|          0|
    |x_reg_472                                            |  16|   0|   16|          0|
    |y_i_reg_233                                          |  16|   0|   16|          0|
    |y_reg_485                                            |  16|   0|   16|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 224|   0|  290|         66|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    yuv_filter    | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width                   |  in |   16|   ap_none  |     in_width     |    pointer   |
|in_height                  |  in |   16|   ap_none  |     in_height    |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
|out_width                  | out |   16|   ap_vld   |     out_width    |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |     out_width    |    pointer   |
|out_height                 | out |   16|   ap_vld   |    out_height    |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |    out_height    |    pointer   |
|Y_scale                    |  in |    8|   ap_none  |      Y_scale     |    scalar    |
|U_scale                    |  in |    8|   ap_none  |      U_scale     |    scalar    |
|V_scale                    |  in |    8|   ap_none  |      V_scale     |    scalar    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	8  / (exitcond1_i)
	4  / (!exitcond1_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: p_yuv_channels_ch1 [1/1] 2.39ns
:17  %p_yuv_channels_ch1 = alloca [2457600 x i8], align 1

ST_1: p_yuv_channels_ch2 [1/1] 2.39ns
:18  %p_yuv_channels_ch2 = alloca [2457600 x i8], align 1

ST_1: p_yuv_channels_ch3 [1/1] 2.39ns
:19  %p_yuv_channels_ch3 = alloca [2457600 x i8], align 1

ST_1: p_scale_channels_ch1 [1/1] 2.39ns
:20  %p_scale_channels_ch1 = alloca [2457600 x i8], align 1

ST_1: p_scale_channels_ch2 [1/1] 2.39ns
:21  %p_scale_channels_ch2 = alloca [2457600 x i8], align 1

ST_1: p_scale_channels_ch3 [1/1] 2.39ns
:22  %p_scale_channels_ch3 = alloca [2457600 x i8], align 1

ST_1: in_width_read [1/1] 0.00ns
:23  %in_width_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_width)

ST_1: in_height_read [1/1] 0.00ns
:24  %in_height_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_height)

ST_1: call_ret [2/2] 0.00ns
:25  %call_ret = call fastcc { i16, i16 } @yuv_filter_rgb2yuv([2457600 x i8]* nocapture %in_channels_ch1, [2457600 x i8]* nocapture %in_channels_ch2, [2457600 x i8]* nocapture %in_channels_ch3, i16 %in_width_read, i16 %in_height_read, [2457600 x i8]* nocapture %p_yuv_channels_ch1, [2457600 x i8]* nocapture %p_yuv_channels_ch2, [2457600 x i8]* nocapture %p_yuv_channels_ch3)


 <State 2>: 1.57ns
ST_2: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %in_channels_ch1), !map !0

ST_2: stg_19 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %in_channels_ch2), !map !7

ST_2: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %in_channels_ch3), !map !11

ST_2: stg_21 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_width), !map !15

ST_2: stg_22 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_height), !map !21

ST_2: stg_23 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %out_channels_ch1), !map !25

ST_2: stg_24 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %out_channels_ch2), !map !29

ST_2: stg_25 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([2457600 x i8]* %out_channels_ch3), !map !33

ST_2: stg_26 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_width), !map !37

ST_2: stg_27 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_height), !map !41

ST_2: stg_28 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i8 %Y_scale), !map !45

ST_2: stg_29 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i8 %U_scale), !map !51

ST_2: stg_30 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i8 %V_scale), !map !55

ST_2: stg_31 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

ST_2: V_scale_read [1/1] 0.00ns
:14  %V_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %V_scale)

ST_2: U_scale_read [1/1] 0.00ns
:15  %U_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %U_scale)

ST_2: Y_scale_read [1/1] 0.00ns
:16  %Y_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Y_scale)

ST_2: call_ret [1/2] 0.00ns
:25  %call_ret = call fastcc { i16, i16 } @yuv_filter_rgb2yuv([2457600 x i8]* nocapture %in_channels_ch1, [2457600 x i8]* nocapture %in_channels_ch2, [2457600 x i8]* nocapture %in_channels_ch3, i16 %in_width_read, i16 %in_height_read, [2457600 x i8]* nocapture %p_yuv_channels_ch1, [2457600 x i8]* nocapture %p_yuv_channels_ch2, [2457600 x i8]* nocapture %p_yuv_channels_ch3)

ST_2: p_yuv_width [1/1] 0.00ns
:26  %p_yuv_width = extractvalue { i16, i16 } %call_ret, 0

ST_2: p_yuv_height [1/1] 0.00ns
:27  %p_yuv_height = extractvalue { i16, i16 } %call_ret, 1

ST_2: tmp_i_cast [1/1] 0.00ns
:28  %tmp_i_cast = zext i8 %Y_scale_read to i15

ST_2: tmp_i_cast_15 [1/1] 0.00ns
:29  %tmp_i_cast_15 = zext i8 %U_scale_read to i15

ST_2: tmp_28_i_cast [1/1] 0.00ns
:30  %tmp_28_i_cast = zext i8 %V_scale_read to i15

ST_2: stg_41 [1/1] 1.57ns
:31  br label %1


 <State 3>: 2.32ns
ST_3: x_i [1/1] 0.00ns
:0  %x_i = phi i16 [ 0, %0 ], [ %x, %5 ]

ST_3: exitcond1_i [1/1] 2.28ns
:1  %exitcond1_i = icmp eq i16 %x_i, %p_yuv_width

ST_3: x [1/1] 1.96ns
:2  %x = add i16 %x_i, 1

ST_3: stg_45 [1/1] 0.00ns
:3  br i1 %exitcond1_i, label %yuv_scale.exit, label %2

ST_3: stg_46 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5) nounwind

ST_3: tmp_40_i [1/1] 0.00ns
:1  %tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str5)

ST_3: stg_48 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind

ST_3: tmp [1/1] 0.00ns
:3  %tmp = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %x_i, i10 0)

ST_3: p_shl_cast [1/1] 0.00ns
:4  %p_shl_cast = zext i26 %tmp to i27

ST_3: tmp_1 [1/1] 0.00ns
:5  %tmp_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %x_i, i8 0)

ST_3: p_shl1_cast [1/1] 0.00ns
:6  %p_shl1_cast = zext i24 %tmp_1 to i27

ST_3: p_addr [1/1] 2.32ns
:7  %p_addr = add i27 %p_shl_cast, %p_shl1_cast

ST_3: stg_54 [1/1] 1.57ns
:8  br label %3

ST_3: call_ret2 [2/2] 0.00ns
yuv_scale.exit:0  %call_ret2 = call fastcc { i16, i16 } @yuv_filter_yuv2rgb([2457600 x i8]* nocapture %p_scale_channels_ch1, [2457600 x i8]* nocapture %p_scale_channels_ch2, [2457600 x i8]* nocapture %p_scale_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, [2457600 x i8]* nocapture %out_channels_ch1, [2457600 x i8]* nocapture %out_channels_ch2, [2457600 x i8]* nocapture %out_channels_ch3)


 <State 4>: 4.71ns
ST_4: y_i [1/1] 0.00ns
:0  %y_i = phi i16 [ 0, %2 ], [ %y, %4 ]

ST_4: exitcond_i [1/1] 2.28ns
:1  %exitcond_i = icmp eq i16 %y_i, %p_yuv_height

ST_4: y [1/1] 1.96ns
:2  %y = add i16 %y_i, 1

ST_4: stg_59 [1/1] 0.00ns
:3  br i1 %exitcond_i, label %5, label %4

ST_4: tmp_30_i_trn_cast [1/1] 0.00ns
:3  %tmp_30_i_trn_cast = zext i16 %y_i to i27

ST_4: p_addr1 [1/1] 2.32ns
:4  %p_addr1 = add i27 %p_addr, %tmp_30_i_trn_cast

ST_4: tmp_2 [1/1] 0.00ns
:5  %tmp_2 = zext i27 %p_addr1 to i64

ST_4: p_yuv_channels_ch1_addr [1/1] 0.00ns
:6  %p_yuv_channels_ch1_addr = getelementptr [2457600 x i8]* %p_yuv_channels_ch1, i64 0, i64 %tmp_2

ST_4: Y [2/2] 2.39ns
:7  %Y = load i8* %p_yuv_channels_ch1_addr, align 1

ST_4: p_yuv_channels_ch2_addr [1/1] 0.00ns
:8  %p_yuv_channels_ch2_addr = getelementptr [2457600 x i8]* %p_yuv_channels_ch2, i64 0, i64 %tmp_2

ST_4: U [2/2] 2.39ns
:9  %U = load i8* %p_yuv_channels_ch2_addr, align 1

ST_4: p_yuv_channels_ch3_addr [1/1] 0.00ns
:10  %p_yuv_channels_ch3_addr = getelementptr [2457600 x i8]* %p_yuv_channels_ch3, i64 0, i64 %tmp_2

ST_4: V [2/2] 2.39ns
:11  %V = load i8* %p_yuv_channels_ch3_addr, align 1

ST_4: empty_16 [1/1] 0.00ns
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str5, i32 %tmp_40_i)

ST_4: stg_70 [1/1] 0.00ns
:1  br label %1


 <State 5>: 2.39ns
ST_5: Y [1/2] 2.39ns
:7  %Y = load i8* %p_yuv_channels_ch1_addr, align 1

ST_5: U [1/2] 2.39ns
:9  %U = load i8* %p_yuv_channels_ch2_addr, align 1

ST_5: V [1/2] 2.39ns
:11  %V = load i8* %p_yuv_channels_ch3_addr, align 1


 <State 6>: 6.38ns
ST_6: tmp_31_i_cast [1/1] 0.00ns
:12  %tmp_31_i_cast = zext i8 %Y to i15

ST_6: tmp_32_i [1/1] 6.38ns
:13  %tmp_32_i = mul i15 %tmp_31_i_cast, %tmp_i_cast

ST_6: tmp_33_i_cast [1/1] 0.00ns
:14  %tmp_33_i_cast = zext i8 %U to i15

ST_6: tmp_34_i [1/1] 6.38ns
:15  %tmp_34_i = mul i15 %tmp_33_i_cast, %tmp_i_cast_15

ST_6: tmp_35_i_cast [1/1] 0.00ns
:16  %tmp_35_i_cast = zext i8 %V to i15

ST_6: tmp_36_i [1/1] 6.38ns
:17  %tmp_36_i = mul i15 %tmp_35_i_cast, %tmp_28_i_cast

ST_6: tmp_37_i [1/1] 0.00ns
:18  %tmp_37_i = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_32_i, i32 7, i32 14)

ST_6: tmp_38_i [1/1] 0.00ns
:21  %tmp_38_i = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_34_i, i32 7, i32 14)

ST_6: tmp_39_i [1/1] 0.00ns
:24  %tmp_39_i = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_36_i, i32 7, i32 14)


 <State 7>: 2.39ns
ST_7: stg_83 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind

ST_7: tmp_41_i [1/1] 0.00ns
:1  %tmp_41_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)

ST_7: stg_85 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind

ST_7: p_scale_channels_ch1_addr [1/1] 0.00ns
:19  %p_scale_channels_ch1_addr = getelementptr [2457600 x i8]* %p_scale_channels_ch1, i64 0, i64 %tmp_2

ST_7: stg_87 [1/1] 2.39ns
:20  store i8 %tmp_37_i, i8* %p_scale_channels_ch1_addr, align 1

ST_7: p_scale_channels_ch2_addr [1/1] 0.00ns
:22  %p_scale_channels_ch2_addr = getelementptr [2457600 x i8]* %p_scale_channels_ch2, i64 0, i64 %tmp_2

ST_7: stg_89 [1/1] 2.39ns
:23  store i8 %tmp_38_i, i8* %p_scale_channels_ch2_addr, align 1

ST_7: p_scale_channels_ch3_addr [1/1] 0.00ns
:25  %p_scale_channels_ch3_addr = getelementptr [2457600 x i8]* %p_scale_channels_ch3, i64 0, i64 %tmp_2

ST_7: stg_91 [1/1] 2.39ns
:26  store i8 %tmp_39_i, i8* %p_scale_channels_ch3_addr, align 1

ST_7: empty [1/1] 0.00ns
:27  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_41_i)

ST_7: stg_93 [1/1] 0.00ns
:28  br label %3


 <State 8>: 0.00ns
ST_8: call_ret2 [1/2] 0.00ns
yuv_scale.exit:0  %call_ret2 = call fastcc { i16, i16 } @yuv_filter_yuv2rgb([2457600 x i8]* nocapture %p_scale_channels_ch1, [2457600 x i8]* nocapture %p_scale_channels_ch2, [2457600 x i8]* nocapture %p_scale_channels_ch3, i16 %p_yuv_width, i16 %p_yuv_height, [2457600 x i8]* nocapture %out_channels_ch1, [2457600 x i8]* nocapture %out_channels_ch2, [2457600 x i8]* nocapture %out_channels_ch3)

ST_8: out_width_ret [1/1] 0.00ns
yuv_scale.exit:1  %out_width_ret = extractvalue { i16, i16 } %call_ret2, 0

ST_8: stg_96 [1/1] 0.00ns
yuv_scale.exit:2  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_width, i16 %out_width_ret)

ST_8: out_height_ret [1/1] 0.00ns
yuv_scale.exit:3  %out_height_ret = extractvalue { i16, i16 } %call_ret2, 1

ST_8: stg_98 [1/1] 0.00ns
yuv_scale.exit:4  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_height, i16 %out_height_ret)

ST_8: stg_99 [1/1] 0.00ns
yuv_scale.exit:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4c2ec46ba0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4c2e7b5310; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4c2e7b5c10; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4c2e7b4bc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4c2e7b50d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x4c2e7b4fb0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x4c2e7b4620; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x4c2e7b43e0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4c2e7b5dc0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4c2e7b5430; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Y_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4c2e7b4b30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4c2e7b4740; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4c2e7b5ee0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_yuv_channels_ch1        (alloca           ) [ 001111110]
p_yuv_channels_ch2        (alloca           ) [ 001111110]
p_yuv_channels_ch3        (alloca           ) [ 001111110]
p_scale_channels_ch1      (alloca           ) [ 001111111]
p_scale_channels_ch2      (alloca           ) [ 001111111]
p_scale_channels_ch3      (alloca           ) [ 001111111]
in_width_read             (read             ) [ 001000000]
in_height_read            (read             ) [ 001000000]
stg_18                    (specbitsmap      ) [ 000000000]
stg_19                    (specbitsmap      ) [ 000000000]
stg_20                    (specbitsmap      ) [ 000000000]
stg_21                    (specbitsmap      ) [ 000000000]
stg_22                    (specbitsmap      ) [ 000000000]
stg_23                    (specbitsmap      ) [ 000000000]
stg_24                    (specbitsmap      ) [ 000000000]
stg_25                    (specbitsmap      ) [ 000000000]
stg_26                    (specbitsmap      ) [ 000000000]
stg_27                    (specbitsmap      ) [ 000000000]
stg_28                    (specbitsmap      ) [ 000000000]
stg_29                    (specbitsmap      ) [ 000000000]
stg_30                    (specbitsmap      ) [ 000000000]
stg_31                    (spectopmodule    ) [ 000000000]
V_scale_read              (read             ) [ 000000000]
U_scale_read              (read             ) [ 000000000]
Y_scale_read              (read             ) [ 000000000]
call_ret                  (call             ) [ 000000000]
p_yuv_width               (extractvalue     ) [ 000111111]
p_yuv_height              (extractvalue     ) [ 000111111]
tmp_i_cast                (zext             ) [ 000111110]
tmp_i_cast_15             (zext             ) [ 000111110]
tmp_28_i_cast             (zext             ) [ 000111110]
stg_41                    (br               ) [ 001111110]
x_i                       (phi              ) [ 000100000]
exitcond1_i               (icmp             ) [ 000111110]
x                         (add              ) [ 001111110]
stg_45                    (br               ) [ 000000000]
stg_46                    (specloopname     ) [ 000000000]
tmp_40_i                  (specregionbegin  ) [ 000011110]
stg_48                    (speclooptripcount) [ 000000000]
tmp                       (bitconcatenate   ) [ 000000000]
p_shl_cast                (zext             ) [ 000000000]
tmp_1                     (bitconcatenate   ) [ 000000000]
p_shl1_cast               (zext             ) [ 000000000]
p_addr                    (add              ) [ 000011110]
stg_54                    (br               ) [ 000111110]
y_i                       (phi              ) [ 000010000]
exitcond_i                (icmp             ) [ 000111110]
y                         (add              ) [ 000111110]
stg_59                    (br               ) [ 000000000]
tmp_30_i_trn_cast         (zext             ) [ 000000000]
p_addr1                   (add              ) [ 000000000]
tmp_2                     (zext             ) [ 000001110]
p_yuv_channels_ch1_addr   (getelementptr    ) [ 000001000]
p_yuv_channels_ch2_addr   (getelementptr    ) [ 000001000]
p_yuv_channels_ch3_addr   (getelementptr    ) [ 000001000]
empty_16                  (specregionend    ) [ 000000000]
stg_70                    (br               ) [ 001111110]
Y                         (load             ) [ 000000100]
U                         (load             ) [ 000000100]
V                         (load             ) [ 000000100]
tmp_31_i_cast             (zext             ) [ 000000000]
tmp_32_i                  (mul              ) [ 000000000]
tmp_33_i_cast             (zext             ) [ 000000000]
tmp_34_i                  (mul              ) [ 000000000]
tmp_35_i_cast             (zext             ) [ 000000000]
tmp_36_i                  (mul              ) [ 000000000]
tmp_37_i                  (partselect       ) [ 000000010]
tmp_38_i                  (partselect       ) [ 000000010]
tmp_39_i                  (partselect       ) [ 000000010]
stg_83                    (specloopname     ) [ 000000000]
tmp_41_i                  (specregionbegin  ) [ 000000000]
stg_85                    (speclooptripcount) [ 000000000]
p_scale_channels_ch1_addr (getelementptr    ) [ 000000000]
stg_87                    (store            ) [ 000000000]
p_scale_channels_ch2_addr (getelementptr    ) [ 000000000]
stg_89                    (store            ) [ 000000000]
p_scale_channels_ch3_addr (getelementptr    ) [ 000000000]
stg_91                    (store            ) [ 000000000]
empty                     (specregionend    ) [ 000000000]
stg_93                    (br               ) [ 000111110]
call_ret2                 (call             ) [ 000000000]
out_width_ret             (extractvalue     ) [ 000000000]
stg_96                    (write            ) [ 000000000]
out_height_ret            (extractvalue     ) [ 000000000]
stg_98                    (write            ) [ 000000000]
stg_99                    (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv_filter_rgb2yuv"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv_filter_yuv2rgb"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="p_yuv_channels_ch1_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_yuv_channels_ch2_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_yuv_channels_ch3_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_scale_channels_ch1_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_scale_channels_ch2_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_scale_channels_ch3_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_width_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_height_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="V_scale_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="U_scale_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Y_scale_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="stg_96_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_96/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="stg_98_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_98/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_yuv_channels_ch1_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="27" slack="0"/>
<pin id="160" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_yuv_channels_ch1_addr/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="22" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="165" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_yuv_channels_ch2_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="27" slack="0"/>
<pin id="171" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_yuv_channels_ch2_addr/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="22" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_yuv_channels_ch3_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="27" slack="0"/>
<pin id="182" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_yuv_channels_ch3_addr/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="187" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_scale_channels_ch1_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="27" slack="3"/>
<pin id="193" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_scale_channels_ch1_addr/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="stg_87_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="22" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="1"/>
<pin id="198" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_87/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_scale_channels_ch2_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="27" slack="3"/>
<pin id="204" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_scale_channels_ch2_addr/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="stg_89_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="22" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="1"/>
<pin id="209" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_89/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_scale_channels_ch3_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="27" slack="3"/>
<pin id="215" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_scale_channels_ch3_addr/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="stg_91_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="22" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="1"/>
<pin id="220" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_91/7 "/>
</bind>
</comp>

<comp id="222" class="1005" name="x_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="1"/>
<pin id="224" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="x_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="16" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_i/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="y_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="y_i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="16" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_i/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_yuv_filter_rgb2yuv_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="0" index="3" bw="8" slack="0"/>
<pin id="250" dir="0" index="4" bw="16" slack="0"/>
<pin id="251" dir="0" index="5" bw="16" slack="0"/>
<pin id="252" dir="0" index="6" bw="8" slack="0"/>
<pin id="253" dir="0" index="7" bw="8" slack="0"/>
<pin id="254" dir="0" index="8" bw="8" slack="0"/>
<pin id="255" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_yuv_filter_yuv2rgb_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="269" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="4" bw="16" slack="1"/>
<pin id="271" dir="0" index="5" bw="16" slack="1"/>
<pin id="272" dir="0" index="6" bw="8" slack="0"/>
<pin id="273" dir="0" index="7" bw="8" slack="0"/>
<pin id="274" dir="0" index="8" bw="8" slack="0"/>
<pin id="275" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_yuv_width_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_yuv_width/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_yuv_height_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_yuv_height/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_i_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_i_cast_15_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_15/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_28_i_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_i_cast/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="exitcond1_i_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="1"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="x_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="26" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_shl_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="26" slack="0"/>
<pin id="321" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_shl1_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="0"/>
<pin id="333" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_addr_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="26" slack="0"/>
<pin id="337" dir="0" index="1" bw="24" slack="0"/>
<pin id="338" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond_i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="2"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="y_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_30_i_trn_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_i_trn_cast/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_addr1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="27" slack="1"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="27" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_31_i_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_i_cast/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_32_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="4"/>
<pin id="374" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_32_i/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_33_i_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_i_cast/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_34_i_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="4"/>
<pin id="382" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_34_i/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_35_i_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_i_cast/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_36_i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="4"/>
<pin id="390" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_36_i/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_37_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="15" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="0" index="3" bw="5" slack="0"/>
<pin id="397" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37_i/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_38_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="15" slack="0"/>
<pin id="405" dir="0" index="2" bw="4" slack="0"/>
<pin id="406" dir="0" index="3" bw="5" slack="0"/>
<pin id="407" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38_i/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_39_i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="15" slack="0"/>
<pin id="415" dir="0" index="2" bw="4" slack="0"/>
<pin id="416" dir="0" index="3" bw="5" slack="0"/>
<pin id="417" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39_i/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="out_width_ret_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_width_ret/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="out_height_ret_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_height_ret/8 "/>
</bind>
</comp>

<comp id="432" class="1005" name="in_width_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="1"/>
<pin id="434" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_width_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="in_height_read_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="1"/>
<pin id="439" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read "/>
</bind>
</comp>

<comp id="442" class="1005" name="p_yuv_width_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="1"/>
<pin id="444" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_width "/>
</bind>
</comp>

<comp id="448" class="1005" name="p_yuv_height_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="1"/>
<pin id="450" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_height "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_i_cast_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="15" slack="4"/>
<pin id="456" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_i_cast_15_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="15" slack="4"/>
<pin id="461" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="tmp_i_cast_15 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_28_i_cast_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="15" slack="4"/>
<pin id="466" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="tmp_28_i_cast "/>
</bind>
</comp>

<comp id="472" class="1005" name="x_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="477" class="1005" name="p_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="27" slack="1"/>
<pin id="479" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="y_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="3"/>
<pin id="492" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="p_yuv_channels_ch1_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="22" slack="1"/>
<pin id="499" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_channels_ch1_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="p_yuv_channels_ch2_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="22" slack="1"/>
<pin id="504" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_channels_ch2_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="p_yuv_channels_ch3_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="22" slack="1"/>
<pin id="509" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_yuv_channels_ch3_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="Y_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="517" class="1005" name="U_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="522" class="1005" name="V_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_37_i_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_i "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_38_i_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_i "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_39_i_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="1"/>
<pin id="539" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="86" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="86" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="70" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="70" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="259"><net_src comp="4" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="260"><net_src comp="112" pin="2"/><net_sink comp="245" pin=4"/></net>

<net id="261"><net_src comp="118" pin="2"/><net_sink comp="245" pin=5"/></net>

<net id="262"><net_src comp="88" pin="1"/><net_sink comp="245" pin=6"/></net>

<net id="263"><net_src comp="92" pin="1"/><net_sink comp="245" pin=7"/></net>

<net id="264"><net_src comp="96" pin="1"/><net_sink comp="245" pin=8"/></net>

<net id="276"><net_src comp="68" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="265" pin=6"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="265" pin=7"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="265" pin=8"/></net>

<net id="283"><net_src comp="245" pin="9"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="245" pin="9"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="136" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="130" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="124" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="226" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="226" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="226" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="226" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="319" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="237" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="237" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="237" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="371" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="78" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="379" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="76" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="387" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="76" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="78" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="425"><net_src comp="265" pin="9"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="430"><net_src comp="265" pin="9"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="435"><net_src comp="112" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="440"><net_src comp="118" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="245" pin=5"/></net>

<net id="445"><net_src comp="280" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="451"><net_src comp="284" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="265" pin=5"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="457"><net_src comp="288" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="462"><net_src comp="292" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="467"><net_src comp="296" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="475"><net_src comp="305" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="480"><net_src comp="335" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="488"><net_src comp="346" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="493"><net_src comp="361" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="500"><net_src comp="156" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="505"><net_src comp="167" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="510"><net_src comp="178" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="515"><net_src comp="162" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="520"><net_src comp="173" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="525"><net_src comp="184" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="530"><net_src comp="392" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="535"><net_src comp="402" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="540"><net_src comp="412" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="217" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_width | {8 }
	Port: out_height | {8 }
  - Chain level:
	State 1
	State 2
		p_yuv_width : 1
		p_yuv_height : 1
	State 3
		exitcond1_i : 1
		x : 1
		stg_45 : 2
		tmp : 1
		p_shl_cast : 2
		tmp_1 : 1
		p_shl1_cast : 2
		p_addr : 3
	State 4
		exitcond_i : 1
		y : 1
		stg_59 : 2
		tmp_30_i_trn_cast : 1
		p_addr1 : 2
		tmp_2 : 3
		p_yuv_channels_ch1_addr : 4
		Y : 5
		p_yuv_channels_ch2_addr : 4
		U : 5
		p_yuv_channels_ch3_addr : 4
		V : 5
	State 5
	State 6
		tmp_32_i : 1
		tmp_34_i : 1
		tmp_36_i : 1
		tmp_37_i : 2
		tmp_38_i : 2
		tmp_39_i : 2
	State 7
		stg_87 : 1
		stg_89 : 1
		stg_91 : 1
		empty : 1
	State 8
		out_width_ret : 1
		stg_96 : 2
		out_height_ret : 1
		stg_98 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_yuv_filter_rgb2yuv_fu_245 |    2    |  4.713  |   427   |   312   |
|          | grp_yuv_filter_yuv2rgb_fu_265 |    0    |  4.713  |   347   |   301   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |            x_fu_305           |    0    |    0    |    0    |    16   |
|    add   |         p_addr_fu_335         |    0    |    0    |    0    |    26   |
|          |            y_fu_346           |    0    |    0    |    0    |    16   |
|          |         p_addr1_fu_356        |    0    |    0    |    0    |    27   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |       exitcond1_i_fu_300      |    0    |    0    |    0    |    20   |
|          |       exitcond_i_fu_341       |    0    |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        tmp_32_i_fu_371        |    1    |    0    |    0    |    0    |
|    mul   |        tmp_34_i_fu_379        |    1    |    0    |    0    |    0    |
|          |        tmp_36_i_fu_387        |    1    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |   in_width_read_read_fu_112   |    0    |    0    |    0    |    0    |
|          |   in_height_read_read_fu_118  |    0    |    0    |    0    |    0    |
|   read   |    V_scale_read_read_fu_124   |    0    |    0    |    0    |    0    |
|          |    U_scale_read_read_fu_130   |    0    |    0    |    0    |    0    |
|          |    Y_scale_read_read_fu_136   |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   write  |      stg_96_write_fu_142      |    0    |    0    |    0    |    0    |
|          |      stg_98_write_fu_149      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       p_yuv_width_fu_280      |    0    |    0    |    0    |    0    |
|extractvalue|      p_yuv_height_fu_284      |    0    |    0    |    0    |    0    |
|          |      out_width_ret_fu_422     |    0    |    0    |    0    |    0    |
|          |     out_height_ret_fu_427     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       tmp_i_cast_fu_288       |    0    |    0    |    0    |    0    |
|          |      tmp_i_cast_15_fu_292     |    0    |    0    |    0    |    0    |
|          |      tmp_28_i_cast_fu_296     |    0    |    0    |    0    |    0    |
|          |       p_shl_cast_fu_319       |    0    |    0    |    0    |    0    |
|   zext   |       p_shl1_cast_fu_331      |    0    |    0    |    0    |    0    |
|          |    tmp_30_i_trn_cast_fu_352   |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_361         |    0    |    0    |    0    |    0    |
|          |      tmp_31_i_cast_fu_368     |    0    |    0    |    0    |    0    |
|          |      tmp_33_i_cast_fu_376     |    0    |    0    |    0    |    0    |
|          |      tmp_35_i_cast_fu_384     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|bitconcatenate|           tmp_fu_311          |    0    |    0    |    0    |    0    |
|          |          tmp_1_fu_323         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        tmp_37_i_fu_392        |    0    |    0    |    0    |    0    |
|partselect|        tmp_38_i_fu_402        |    0    |    0    |    0    |    0    |
|          |        tmp_39_i_fu_412        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    5    |  9.426  |   774   |   738   |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|p_scale_channels_ch1|  1200  |    0   |    0   |
|p_scale_channels_ch2|  1200  |    0   |    0   |
|p_scale_channels_ch3|  1200  |    0   |    0   |
| p_yuv_channels_ch1 |  1200  |    0   |    0   |
| p_yuv_channels_ch2 |  1200  |    0   |    0   |
| p_yuv_channels_ch3 |  1200  |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |  7200  |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|           U_reg_517           |    8   |
|           V_reg_522           |    8   |
|           Y_reg_512           |    8   |
|     in_height_read_reg_437    |   16   |
|     in_width_read_reg_432     |   16   |
|         p_addr_reg_477        |   27   |
|p_yuv_channels_ch1_addr_reg_497|   22   |
|p_yuv_channels_ch2_addr_reg_502|   22   |
|p_yuv_channels_ch3_addr_reg_507|   22   |
|      p_yuv_height_reg_448     |   16   |
|      p_yuv_width_reg_442      |   16   |
|     tmp_28_i_cast_reg_464     |   15   |
|         tmp_2_reg_490         |   64   |
|        tmp_37_i_reg_527       |    8   |
|        tmp_38_i_reg_532       |    8   |
|        tmp_39_i_reg_537       |    8   |
|     tmp_i_cast_15_reg_459     |   15   |
|       tmp_i_cast_reg_454      |   15   |
|          x_i_reg_222          |   16   |
|           x_reg_472           |   16   |
|          y_i_reg_233          |   16   |
|           y_reg_485           |   16   |
+-------------------------------+--------+
|             Total             |   378  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_162       |  p0  |   2  |  22  |   44   ||    22   |
|       grp_access_fu_173       |  p0  |   2  |  22  |   44   ||    22   |
|       grp_access_fu_184       |  p0  |   2  |  22  |   44   ||    22   |
| grp_yuv_filter_rgb2yuv_fu_245 |  p4  |   2  |  16  |   32   ||    16   |
| grp_yuv_filter_rgb2yuv_fu_245 |  p5  |   2  |  16  |   32   ||    16   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   196  ||  7.855  ||    98   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    9   |   774  |   738  |
|   Memory  |  7200  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   98   |
|  Register |    -   |    -   |    -   |   378  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  7200  |    5   |   17   |  1152  |   836  |
+-----------+--------+--------+--------+--------+--------+
