<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_9EC5B3F9-90EE-48E4-BFB5-0A5DACEF4D5A"><title>Crystal Oscillator Topology</title><body><section id="SECTION_76535F3F-058B-49A1-B508-A86954E04FFB"><fig id="FIG_crystal_oscillator_38_4_mhz_topology_diagram_1"><title>Crystal Oscillator (38.4 MHz) Topology Diagram</title><image href="FIG_crystal oscillator (38.4 mhz) topology diagram_1.png" scalefit="yes" id="IMG_crystal_oscillator_38_4_mhz_topology_diagram_1_png" /></fig><table id="TABLE_76535F3F-058B-49A1-B508-A86954E04FFB_1"><title>Crystal Oscillator Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Length matching between XTAL_IN and XTAL_OUT</p></entry><entry><p>Total length mismatch: 1.27 mm.</p></entry></row><row><entry><p>GND shielding</p></entry><entry><p>GND shielding to adjacent signals (especially high speed IO) is recommended.</p></entry></row><row><entry><p>Main route (MR)</p></entry><entry><p>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous GND only; do not reference to power planes. </p><p>If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground. </p><p>Avoid routing directly parallel (under/ over/shadow) to high current power planes. If unavoidable route signal orthogonal to power plane.</p></entry></row><row><entry><p>External capacitor value</p></entry><entry><p>External capacitors C1 and C2 must be matched (C1 = C2).Capacitor values should be tuned accordingly with respect to load capacitance for crystal. </p><p>If the crystal load capacitance reduces (per component datasheet information), then C1/C2 should be reduced accordingly as well. </p><p>Due to vendor variation in crystal characteristic, layout variation and PCB trace, calculation is recommended to determine the C1/C2 value.</p></entry></row></tbody></tgroup></table><table id="TABLE_76535F3F-058B-49A1-B508-A86954E04FFB_2"><title>Max Number of vias</title><tgroup cols="4"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry><entry>Notes</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>2</p></entry><entry><p>Total Channel</p></entry><entry><p>recommended to minimize number of vias</p></entry></row></tbody></tgroup></table></section><section id="SECTION_52972923-4FCD-40E3-9279-7CF98082B3DA"><title>Segment Lengths</title><table id="TABLE_52972923-4FCD-40E3-9279-7CF98082B3DA_1"><title>Crystal Oscillator Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>MR</p></entry><entry><p>DSL, SL</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 25.4</p><p>Max Length Total Note: Maximum length is based on capacitor component sizes 0201</p></section></body></topic>