V 53
K 212533959100 analog_int
F Case
|R 15:07_4-12-18
Y 1
D 0 0 80 80
Z 10
i 3
U 0 -40 10 0 3 0 PINORDER=CLK I O
U 0 -30 10 0 3 0 SIMMODEL=VHDL
U 0 -20 10 0 3 0 VHDL=ANALOG_INT(DEFAULT)
U 0 -10 10 0 3 0 VHDLFILE=ANALOG_INT.VHD
P 3 0 30 10 30 0 2 0
A 0 20 10 0 3 0 VHDL_TYPE=ELECTRICAL
A 30 35 10 0 2 0 PINTYPE=TERMINAL
L 10 30 10 0 2 0 1 0 O
P 2 0 40 10 40 0 2 0
A 0 20 10 0 3 0 VHDL_TYPE=ELECTRICAL
A 30 45 10 0 2 0 PINTYPE=TERMINAL
L 10 40 10 0 2 0 1 0 I
P 1 0 50 10 50 0 2 0
A 0 20 10 0 3 0 VHDL_TYPE=STD_LOGIC
A 30 55 10 0 2 0 PINTYPE=IN
L 10 50 10 0 2 0 1 0 CLK
b 10 10 70 70
E
