
5. Printing statistics.

=== pipelined_xor_tree_16 ===

   Number of wires:                 67
   Number of wire bits:             82
   Number of public wires:          52
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $sdff                          21
     $xor                           15

=== signal_width_reducer ===

   Number of wires:                 26
   Number of wire bits:            206
   Number of public wires:          26
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12

=== design hierarchy ===

   signal_width_reducer              1
     pipelined_xor_tree_16           0

   Number of wires:                 26
   Number of wire bits:            206
   Number of public wires:          26
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12

