// Seed: 3686507201
module module_0;
  logic [7:0] id_1, id_2;
  assign id_1 = id_2[-1];
  assign module_1.type_1 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd40,
    parameter id_8 = 32'd41
) (
    input uwire id_0,
    output wire id_1,
    input supply1 id_2,
    input wor id_3
);
  tri0 id_5;
  wire id_6;
  defparam id_7 = id_2 == -1, id_8 = 1 == id_5;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    output supply0 id_1,
    input wand id_2,
    input wand id_3,
    id_8,
    input tri1 id_4,
    input wire id_5,
    output uwire id_6
);
  uwire id_9;
  assign id_0 = 1;
  id_10(
      1'd0, 1
  );
  module_0 modCall_1 ();
  assign id_9 = id_9 * id_5;
  wire id_11;
  nand primCall (id_0, id_10, id_2, id_3, id_4, id_5, id_8, id_9);
  always $display;
  wire id_12;
endmodule
