Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Fri Apr 03 22:12:02 2015
| Host              : Jeronimo running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Ex61_aula6_timing_summary_routed.rpt -rpx Ex61_aula6_timing_summary_routed.rpx
| Design            : Ex61_aula6
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 256 register/latch pins with no clock driven by root clock pin: btnU (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: div/internal_clock_reg[26]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 512 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.155        0.000                      0                  564        0.141        0.000                      0                  564        4.500        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.155        0.000                      0                  564        0.141        0.000                      0                  564        4.500        0.000                       0                   309  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 sort/arr_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.214ns (26.349%)  route 3.393ns (73.651%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.312     4.047    sort/clk_IBUF_BUFG
    SLICE_X85Y71                                                      r  sort/arr_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.341     4.388 r  sort/arr_reg[3][3]/Q
                         net (fo=7, routed)           1.388     5.776    sort/arr_reg[3][3]
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.097     5.873 r  sort/arr[2][31]_i_37/O
                         net (fo=1, routed)           0.000     5.873    sort/n_0_arr[2][31]_i_37
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.285 r  sort/arr_reg[2][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.285    sort/n_0_arr_reg[2][31]_i_22
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.374 r  sort/arr_reg[2][31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     6.381    sort/n_0_arr_reg[2][31]_i_13
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.470 r  sort/arr_reg[2][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    sort/n_0_arr_reg[2][31]_i_4
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.559 r  sort/arr_reg[2][31]_i_3/CO[3]
                         net (fo=3, routed)           1.076     7.635    sort/n_0_arr_reg[2][31]_i_3
    SLICE_X82Y77         LUT5 (Prop_lut5_I0_O)        0.097     7.732 r  sort/arr[2][31]_i_1/O
                         net (fo=32, routed)          0.922     8.654    sort/n_0_arr[2][31]_i_1
    SLICE_X73Y70         FDRE                                         r  sort/arr_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.199    13.789    sort/clk_IBUF_BUFG
    SLICE_X73Y70                                                      r  sort/arr_reg[2][10]/C
                         clock pessimism              0.206    13.995    
                         clock uncertainty           -0.035    13.959    
    SLICE_X73Y70         FDRE (Setup_fdre_C_CE)      -0.150    13.809    sort/arr_reg[2][10]
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 sort/arr_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.214ns (26.349%)  route 3.393ns (73.651%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.312     4.047    sort/clk_IBUF_BUFG
    SLICE_X85Y71                                                      r  sort/arr_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.341     4.388 r  sort/arr_reg[3][3]/Q
                         net (fo=7, routed)           1.388     5.776    sort/arr_reg[3][3]
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.097     5.873 r  sort/arr[2][31]_i_37/O
                         net (fo=1, routed)           0.000     5.873    sort/n_0_arr[2][31]_i_37
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.285 r  sort/arr_reg[2][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.285    sort/n_0_arr_reg[2][31]_i_22
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.374 r  sort/arr_reg[2][31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     6.381    sort/n_0_arr_reg[2][31]_i_13
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.470 r  sort/arr_reg[2][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    sort/n_0_arr_reg[2][31]_i_4
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.559 r  sort/arr_reg[2][31]_i_3/CO[3]
                         net (fo=3, routed)           1.076     7.635    sort/n_0_arr_reg[2][31]_i_3
    SLICE_X82Y77         LUT5 (Prop_lut5_I0_O)        0.097     7.732 r  sort/arr[2][31]_i_1/O
                         net (fo=32, routed)          0.922     8.654    sort/n_0_arr[2][31]_i_1
    SLICE_X73Y70         FDRE                                         r  sort/arr_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.199    13.789    sort/clk_IBUF_BUFG
    SLICE_X73Y70                                                      r  sort/arr_reg[2][12]/C
                         clock pessimism              0.206    13.995    
                         clock uncertainty           -0.035    13.959    
    SLICE_X73Y70         FDRE (Setup_fdre_C_CE)      -0.150    13.809    sort/arr_reg[2][12]
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 sort/arr_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.214ns (26.349%)  route 3.393ns (73.651%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 13.789 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.312     4.047    sort/clk_IBUF_BUFG
    SLICE_X85Y71                                                      r  sort/arr_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.341     4.388 r  sort/arr_reg[3][3]/Q
                         net (fo=7, routed)           1.388     5.776    sort/arr_reg[3][3]
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.097     5.873 r  sort/arr[2][31]_i_37/O
                         net (fo=1, routed)           0.000     5.873    sort/n_0_arr[2][31]_i_37
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.285 r  sort/arr_reg[2][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.285    sort/n_0_arr_reg[2][31]_i_22
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.374 r  sort/arr_reg[2][31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     6.381    sort/n_0_arr_reg[2][31]_i_13
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.470 r  sort/arr_reg[2][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    sort/n_0_arr_reg[2][31]_i_4
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.559 r  sort/arr_reg[2][31]_i_3/CO[3]
                         net (fo=3, routed)           1.076     7.635    sort/n_0_arr_reg[2][31]_i_3
    SLICE_X82Y77         LUT5 (Prop_lut5_I0_O)        0.097     7.732 r  sort/arr[2][31]_i_1/O
                         net (fo=32, routed)          0.922     8.654    sort/n_0_arr[2][31]_i_1
    SLICE_X73Y70         FDRE                                         r  sort/arr_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.199    13.789    sort/clk_IBUF_BUFG
    SLICE_X73Y70                                                      r  sort/arr_reg[2][6]/C
                         clock pessimism              0.206    13.995    
                         clock uncertainty           -0.035    13.959    
    SLICE_X73Y70         FDRE (Setup_fdre_C_CE)      -0.150    13.809    sort/arr_reg[2][6]
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.265ns (27.709%)  route 3.300ns (72.291%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 13.787 - 10.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.308     4.043    sort/clk_IBUF_BUFG
    SLICE_X84Y75                                                      r  sort/arr_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDRE (Prop_fdre_C_Q)         0.393     4.436 r  sort/arr_reg[1][3]/Q
                         net (fo=7, routed)           1.313     5.748    sort/arr_reg[1][3]
    SLICE_X76Y73         LUT4 (Prop_lut4_I2_O)        0.097     5.845 r  sort/arr[0][31]_i_37/O
                         net (fo=1, routed)           0.000     5.845    sort/n_0_arr[0][31]_i_37
    SLICE_X76Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.247 r  sort/arr_reg[0][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.247    sort/n_0_arr_reg[0][31]_i_22
    SLICE_X76Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.339 r  sort/arr_reg[0][31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     6.346    sort/n_0_arr_reg[0][31]_i_13
    SLICE_X76Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.438 r  sort/arr_reg[0][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.438    sort/n_0_arr_reg[0][31]_i_4
    SLICE_X76Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.530 r  sort/arr_reg[0][31]_i_3/CO[3]
                         net (fo=3, routed)           0.955     7.485    sort/n_0_arr_reg[0][31]_i_3
    SLICE_X82Y78         LUT5 (Prop_lut5_I0_O)        0.097     7.582 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          1.025     8.608    sort/n_0_arr[1][31]_i_1
    SLICE_X74Y73         FDRE                                         r  sort/arr_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.197    13.787    sort/clk_IBUF_BUFG
    SLICE_X74Y73                                                      r  sort/arr_reg[1][11]/C
                         clock pessimism              0.206    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X74Y73         FDRE (Setup_fdre_C_CE)      -0.119    13.838    sort/arr_reg[1][11]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.265ns (27.709%)  route 3.300ns (72.291%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 13.787 - 10.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.308     4.043    sort/clk_IBUF_BUFG
    SLICE_X84Y75                                                      r  sort/arr_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDRE (Prop_fdre_C_Q)         0.393     4.436 r  sort/arr_reg[1][3]/Q
                         net (fo=7, routed)           1.313     5.748    sort/arr_reg[1][3]
    SLICE_X76Y73         LUT4 (Prop_lut4_I2_O)        0.097     5.845 r  sort/arr[0][31]_i_37/O
                         net (fo=1, routed)           0.000     5.845    sort/n_0_arr[0][31]_i_37
    SLICE_X76Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.247 r  sort/arr_reg[0][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.247    sort/n_0_arr_reg[0][31]_i_22
    SLICE_X76Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.339 r  sort/arr_reg[0][31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     6.346    sort/n_0_arr_reg[0][31]_i_13
    SLICE_X76Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.438 r  sort/arr_reg[0][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.438    sort/n_0_arr_reg[0][31]_i_4
    SLICE_X76Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.530 r  sort/arr_reg[0][31]_i_3/CO[3]
                         net (fo=3, routed)           0.955     7.485    sort/n_0_arr_reg[0][31]_i_3
    SLICE_X82Y78         LUT5 (Prop_lut5_I0_O)        0.097     7.582 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          1.025     8.608    sort/n_0_arr[1][31]_i_1
    SLICE_X74Y73         FDRE                                         r  sort/arr_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.197    13.787    sort/clk_IBUF_BUFG
    SLICE_X74Y73                                                      r  sort/arr_reg[1][13]/C
                         clock pessimism              0.206    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X74Y73         FDRE (Setup_fdre_C_CE)      -0.119    13.838    sort/arr_reg[1][13]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.265ns (27.709%)  route 3.300ns (72.291%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 13.787 - 10.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.308     4.043    sort/clk_IBUF_BUFG
    SLICE_X84Y75                                                      r  sort/arr_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDRE (Prop_fdre_C_Q)         0.393     4.436 r  sort/arr_reg[1][3]/Q
                         net (fo=7, routed)           1.313     5.748    sort/arr_reg[1][3]
    SLICE_X76Y73         LUT4 (Prop_lut4_I2_O)        0.097     5.845 r  sort/arr[0][31]_i_37/O
                         net (fo=1, routed)           0.000     5.845    sort/n_0_arr[0][31]_i_37
    SLICE_X76Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.247 r  sort/arr_reg[0][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.247    sort/n_0_arr_reg[0][31]_i_22
    SLICE_X76Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.339 r  sort/arr_reg[0][31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     6.346    sort/n_0_arr_reg[0][31]_i_13
    SLICE_X76Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.438 r  sort/arr_reg[0][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.438    sort/n_0_arr_reg[0][31]_i_4
    SLICE_X76Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.530 r  sort/arr_reg[0][31]_i_3/CO[3]
                         net (fo=3, routed)           0.955     7.485    sort/n_0_arr_reg[0][31]_i_3
    SLICE_X82Y78         LUT5 (Prop_lut5_I0_O)        0.097     7.582 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          1.025     8.608    sort/n_0_arr[1][31]_i_1
    SLICE_X74Y73         FDRE                                         r  sort/arr_reg[1][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.197    13.787    sort/clk_IBUF_BUFG
    SLICE_X74Y73                                                      r  sort/arr_reg[1][15]/C
                         clock pessimism              0.206    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X74Y73         FDRE (Setup_fdre_C_CE)      -0.119    13.838    sort/arr_reg[1][15]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.265ns (27.709%)  route 3.300ns (72.291%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 13.787 - 10.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.308     4.043    sort/clk_IBUF_BUFG
    SLICE_X84Y75                                                      r  sort/arr_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDRE (Prop_fdre_C_Q)         0.393     4.436 r  sort/arr_reg[1][3]/Q
                         net (fo=7, routed)           1.313     5.748    sort/arr_reg[1][3]
    SLICE_X76Y73         LUT4 (Prop_lut4_I2_O)        0.097     5.845 r  sort/arr[0][31]_i_37/O
                         net (fo=1, routed)           0.000     5.845    sort/n_0_arr[0][31]_i_37
    SLICE_X76Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.247 r  sort/arr_reg[0][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.247    sort/n_0_arr_reg[0][31]_i_22
    SLICE_X76Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.339 r  sort/arr_reg[0][31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     6.346    sort/n_0_arr_reg[0][31]_i_13
    SLICE_X76Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.438 r  sort/arr_reg[0][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.438    sort/n_0_arr_reg[0][31]_i_4
    SLICE_X76Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.530 r  sort/arr_reg[0][31]_i_3/CO[3]
                         net (fo=3, routed)           0.955     7.485    sort/n_0_arr_reg[0][31]_i_3
    SLICE_X82Y78         LUT5 (Prop_lut5_I0_O)        0.097     7.582 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          1.025     8.608    sort/n_0_arr[1][31]_i_1
    SLICE_X74Y73         FDRE                                         r  sort/arr_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.197    13.787    sort/clk_IBUF_BUFG
    SLICE_X74Y73                                                      r  sort/arr_reg[1][8]/C
                         clock pessimism              0.206    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X74Y73         FDRE (Setup_fdre_C_CE)      -0.119    13.838    sort/arr_reg[1][8]
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 sort/arr_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.214ns (26.972%)  route 3.287ns (73.028%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 13.787 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.312     4.047    sort/clk_IBUF_BUFG
    SLICE_X85Y71                                                      r  sort/arr_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.341     4.388 r  sort/arr_reg[3][3]/Q
                         net (fo=7, routed)           1.388     5.776    sort/arr_reg[3][3]
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.097     5.873 r  sort/arr[2][31]_i_37/O
                         net (fo=1, routed)           0.000     5.873    sort/n_0_arr[2][31]_i_37
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.285 r  sort/arr_reg[2][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.285    sort/n_0_arr_reg[2][31]_i_22
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.374 r  sort/arr_reg[2][31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     6.381    sort/n_0_arr_reg[2][31]_i_13
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.470 r  sort/arr_reg[2][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    sort/n_0_arr_reg[2][31]_i_4
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.559 r  sort/arr_reg[2][31]_i_3/CO[3]
                         net (fo=3, routed)           1.076     7.635    sort/n_0_arr_reg[2][31]_i_3
    SLICE_X82Y77         LUT5 (Prop_lut5_I0_O)        0.097     7.732 r  sort/arr[2][31]_i_1/O
                         net (fo=32, routed)          0.816     8.548    sort/n_0_arr[2][31]_i_1
    SLICE_X73Y72         FDRE                                         r  sort/arr_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.197    13.787    sort/clk_IBUF_BUFG
    SLICE_X73Y72                                                      r  sort/arr_reg[2][11]/C
                         clock pessimism              0.206    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X73Y72         FDRE (Setup_fdre_C_CE)      -0.150    13.807    sort/arr_reg[2][11]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 sort/arr_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.214ns (26.972%)  route 3.287ns (73.028%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 13.787 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.312     4.047    sort/clk_IBUF_BUFG
    SLICE_X85Y71                                                      r  sort/arr_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.341     4.388 r  sort/arr_reg[3][3]/Q
                         net (fo=7, routed)           1.388     5.776    sort/arr_reg[3][3]
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.097     5.873 r  sort/arr[2][31]_i_37/O
                         net (fo=1, routed)           0.000     5.873    sort/n_0_arr[2][31]_i_37
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.285 r  sort/arr_reg[2][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.285    sort/n_0_arr_reg[2][31]_i_22
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.374 r  sort/arr_reg[2][31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     6.381    sort/n_0_arr_reg[2][31]_i_13
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.470 r  sort/arr_reg[2][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    sort/n_0_arr_reg[2][31]_i_4
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.559 r  sort/arr_reg[2][31]_i_3/CO[3]
                         net (fo=3, routed)           1.076     7.635    sort/n_0_arr_reg[2][31]_i_3
    SLICE_X82Y77         LUT5 (Prop_lut5_I0_O)        0.097     7.732 r  sort/arr[2][31]_i_1/O
                         net (fo=32, routed)          0.816     8.548    sort/n_0_arr[2][31]_i_1
    SLICE_X73Y72         FDRE                                         r  sort/arr_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.197    13.787    sort/clk_IBUF_BUFG
    SLICE_X73Y72                                                      r  sort/arr_reg[2][13]/C
                         clock pessimism              0.206    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X73Y72         FDRE (Setup_fdre_C_CE)      -0.150    13.807    sort/arr_reg[2][13]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 sort/arr_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.214ns (26.972%)  route 3.287ns (73.028%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 13.787 - 10.000 ) 
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.312     4.047    sort/clk_IBUF_BUFG
    SLICE_X85Y71                                                      r  sort/arr_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.341     4.388 r  sort/arr_reg[3][3]/Q
                         net (fo=7, routed)           1.388     5.776    sort/arr_reg[3][3]
    SLICE_X73Y73         LUT4 (Prop_lut4_I2_O)        0.097     5.873 r  sort/arr[2][31]_i_37/O
                         net (fo=1, routed)           0.000     5.873    sort/n_0_arr[2][31]_i_37
    SLICE_X73Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.285 r  sort/arr_reg[2][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.285    sort/n_0_arr_reg[2][31]_i_22
    SLICE_X73Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.374 r  sort/arr_reg[2][31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     6.381    sort/n_0_arr_reg[2][31]_i_13
    SLICE_X73Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.470 r  sort/arr_reg[2][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    sort/n_0_arr_reg[2][31]_i_4
    SLICE_X73Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.559 r  sort/arr_reg[2][31]_i_3/CO[3]
                         net (fo=3, routed)           1.076     7.635    sort/n_0_arr_reg[2][31]_i_3
    SLICE_X82Y77         LUT5 (Prop_lut5_I0_O)        0.097     7.732 r  sort/arr[2][31]_i_1/O
                         net (fo=32, routed)          0.816     8.548    sort/n_0_arr[2][31]_i_1
    SLICE_X73Y72         FDRE                                         r  sort/arr_reg[2][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.197    13.787    sort/clk_IBUF_BUFG
    SLICE_X73Y72                                                      r  sort/arr_reg[2][14]/C
                         clock pessimism              0.206    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X73Y72         FDRE (Setup_fdre_C_CE)      -0.150    13.807    sort/arr_reg[2][14]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  5.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sort/arr_reg[2][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.684%)  route 0.089ns (32.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.589     1.422    sort/clk_IBUF_BUFG
    SLICE_X75Y80                                                      r  sort/arr_reg[2][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  sort/arr_reg[2][23]/Q
                         net (fo=7, routed)           0.089     1.652    sort/arr_reg[2][23]
    SLICE_X74Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.697 r  sort/arr[1][23]_i_1/O
                         net (fo=1, routed)           0.000     1.697    sort/next_arr[1][23]
    SLICE_X74Y80         FDRE                                         r  sort/arr_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.860     1.929    sort/clk_IBUF_BUFG
    SLICE_X74Y80                                                      r  sort/arr_reg[1][23]/C
                         clock pessimism             -0.493     1.435    
    SLICE_X74Y80         FDRE (Hold_fdre_C_D)         0.121     1.556    sort/arr_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sort/arr_reg[6][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[7][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.587     1.420    sort/clk_IBUF_BUFG
    SLICE_X75Y78                                                      r  sort/arr_reg[6][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  sort/arr_reg[6][16]/Q
                         net (fo=7, routed)           0.097     1.659    sort/arr_reg[6][16]
    SLICE_X74Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.704 r  sort/arr[7][16]_i_1/O
                         net (fo=1, routed)           0.000     1.704    sort/next_arr[7][16]
    SLICE_X74Y78         FDRE                                         r  sort/arr_reg[7][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.858     1.927    sort/clk_IBUF_BUFG
    SLICE_X74Y78                                                      r  sort/arr_reg[7][16]/C
                         clock pessimism             -0.493     1.433    
    SLICE_X74Y78         FDRE (Hold_fdre_C_D)         0.120     1.553    sort/arr_reg[7][16]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sort/arr_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.652%)  route 0.097ns (34.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.594     1.427    sort/clk_IBUF_BUFG
    SLICE_X81Y69                                                      r  sort/arr_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  sort/arr_reg[5][4]/Q
                         net (fo=7, routed)           0.097     1.666    sort/arr_reg[5][4]
    SLICE_X80Y69         LUT5 (Prop_lut5_I1_O)        0.045     1.711 r  sort/arr[4][4]_i_1/O
                         net (fo=1, routed)           0.000     1.711    sort/next_arr[4][4]
    SLICE_X80Y69         FDRE                                         r  sort/arr_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.864     1.933    sort/clk_IBUF_BUFG
    SLICE_X80Y69                                                      r  sort/arr_reg[4][4]/C
                         clock pessimism             -0.492     1.440    
    SLICE_X80Y69         FDRE (Hold_fdre_C_D)         0.120     1.560    sort/arr_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sort/arr_reg[4][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.153%)  route 0.109ns (36.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.593     1.426    sort/clk_IBUF_BUFG
    SLICE_X79Y81                                                      r  sort/arr_reg[4][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  sort/arr_reg[4][24]/Q
                         net (fo=7, routed)           0.109     1.676    sort/arr_reg[4][24]
    SLICE_X78Y81         LUT5 (Prop_lut5_I0_O)        0.045     1.721 r  sort/arr[3][24]_i_1/O
                         net (fo=1, routed)           0.000     1.721    sort/next_arr[3][24]
    SLICE_X78Y81         FDRE                                         r  sort/arr_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.863     1.932    sort/clk_IBUF_BUFG
    SLICE_X78Y81                                                      r  sort/arr_reg[3][24]/C
                         clock pessimism             -0.492     1.439    
    SLICE_X78Y81         FDRE (Hold_fdre_C_D)         0.120     1.559    sort/arr_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sort/arr_reg[6][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[7][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.748%)  route 0.110ns (37.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.587     1.420    sort/clk_IBUF_BUFG
    SLICE_X75Y78                                                      r  sort/arr_reg[6][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  sort/arr_reg[6][20]/Q
                         net (fo=7, routed)           0.110     1.672    sort/arr_reg[6][20]
    SLICE_X74Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.717 r  sort/arr[7][20]_i_1/O
                         net (fo=1, routed)           0.000     1.717    sort/next_arr[7][20]
    SLICE_X74Y78         FDRE                                         r  sort/arr_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.858     1.927    sort/clk_IBUF_BUFG
    SLICE_X74Y78                                                      r  sort/arr_reg[7][20]/C
                         clock pessimism             -0.493     1.433    
    SLICE_X74Y78         FDRE (Hold_fdre_C_D)         0.121     1.554    sort/arr_reg[7][20]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sort/arr_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.885%)  route 0.110ns (37.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.596     1.429    sort/clk_IBUF_BUFG
    SLICE_X85Y71                                                      r  sort/arr_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  sort/arr_reg[3][3]/Q
                         net (fo=7, routed)           0.110     1.680    sort/arr_reg[3][3]
    SLICE_X84Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.725 r  sort/arr[4][3]_i_1/O
                         net (fo=1, routed)           0.000     1.725    sort/next_arr[4][3]
    SLICE_X84Y71         FDRE                                         r  sort/arr_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.866     1.935    sort/clk_IBUF_BUFG
    SLICE_X84Y71                                                      r  sort/arr_reg[4][3]/C
                         clock pessimism             -0.492     1.442    
    SLICE_X84Y71         FDRE (Hold_fdre_C_D)         0.120     1.562    sort/arr_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sort/arr_reg[7][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[6][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.209ns (77.894%)  route 0.059ns (22.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.587     1.420    sort/clk_IBUF_BUFG
    SLICE_X74Y78                                                      r  sort/arr_reg[7][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDRE (Prop_fdre_C_Q)         0.164     1.584 r  sort/arr_reg[7][18]/Q
                         net (fo=4, routed)           0.059     1.644    sort/arr_reg[7][18]
    SLICE_X75Y78         LUT5 (Prop_lut5_I1_O)        0.045     1.689 r  sort/arr[6][18]_i_1/O
                         net (fo=1, routed)           0.000     1.689    sort/next_arr[6][18]
    SLICE_X75Y78         FDRE                                         r  sort/arr_reg[6][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.858     1.927    sort/clk_IBUF_BUFG
    SLICE_X75Y78                                                      r  sort/arr_reg[6][18]/C
                         clock pessimism             -0.493     1.433    
    SLICE_X75Y78         FDRE (Hold_fdre_C_D)         0.092     1.525    sort/arr_reg[6][18]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sort/C_S_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/C_S_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.458%)  route 0.119ns (38.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.594     1.427    sort/clk_IBUF_BUFG
    SLICE_X85Y76                                                      r  sort/C_S_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  sort/C_S_reg[0]_rep/Q
                         net (fo=8, routed)           0.119     1.687    sort/n_0_C_S_reg[0]_rep
    SLICE_X84Y76         LUT4 (Prop_lut4_I0_O)        0.048     1.735 r  sort/C_S[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.735    sort/n_0_C_S[1]_rep__0_i_1
    SLICE_X84Y76         FDRE                                         r  sort/C_S_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.863     1.932    sort/clk_IBUF_BUFG
    SLICE_X84Y76                                                      r  sort/C_S_reg[1]_rep__0/C
                         clock pessimism             -0.491     1.440    
    SLICE_X84Y76         FDRE (Hold_fdre_C_D)         0.131     1.571    sort/C_S_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sort/arr_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.821%)  route 0.147ns (44.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.588     1.421    sort/clk_IBUF_BUFG
    SLICE_X77Y70                                                      r  sort/arr_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y70         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  sort/arr_reg[3][9]/Q
                         net (fo=7, routed)           0.147     1.710    sort/arr_reg[3][9]
    SLICE_X78Y70         LUT5 (Prop_lut5_I1_O)        0.045     1.755 r  sort/arr[2][9]_i_1/O
                         net (fo=1, routed)           0.000     1.755    sort/next_arr[2][9]
    SLICE_X78Y70         FDRE                                         r  sort/arr_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.861     1.930    sort/clk_IBUF_BUFG
    SLICE_X78Y70                                                      r  sort/arr_reg[2][9]/C
                         clock pessimism             -0.469     1.460    
    SLICE_X78Y70         FDRE (Hold_fdre_C_D)         0.121     1.581    sort/arr_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sort/arr_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.009%)  route 0.124ns (39.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.589     1.422    sort/clk_IBUF_BUFG
    SLICE_X75Y80                                                      r  sort/arr_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  sort/arr_reg[2][19]/Q
                         net (fo=7, routed)           0.124     1.687    sort/arr_reg[2][19]
    SLICE_X76Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.732 r  sort/arr[3][19]_i_1/O
                         net (fo=1, routed)           0.000     1.732    sort/next_arr[3][19]
    SLICE_X76Y80         FDRE                                         r  sort/arr_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.860     1.929    sort/clk_IBUF_BUFG
    SLICE_X76Y80                                                      r  sort/arr_reg[3][19]/C
                         clock pessimism             -0.492     1.436    
    SLICE_X76Y80         FDRE (Hold_fdre_C_D)         0.120     1.556    sort/arr_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                           
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y70    disp/div_reg[0]/C             
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y72    disp/div_reg[10]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y72    disp/div_reg[11]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y73    disp/div_reg[12]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y73    disp/div_reg[13]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y73    disp/div_reg[14]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y73    disp/div_reg[15]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y74    disp/div_reg[16]/C            
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y70    disp/div_reg[1]/C             
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y91    div/internal_clock_reg[0]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y93    div/internal_clock_reg[10]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y93    div/internal_clock_reg[11]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y94    div/internal_clock_reg[12]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y94    div/internal_clock_reg[13]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y94    div/internal_clock_reg[14]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y94    div/internal_clock_reg[15]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y95    div/internal_clock_reg[16]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y95    div/internal_clock_reg[17]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y95    div/internal_clock_reg[18]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y70    disp/div_reg[0]/C             
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y70    disp/div_reg[1]/C             
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y70    disp/div_reg[2]/C             
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y70    disp/div_reg[3]/C             
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y91    div/internal_clock_reg[0]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y93    div/internal_clock_reg[10]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y93    div/internal_clock_reg[11]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y91    div/internal_clock_reg[1]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y91    div/internal_clock_reg[2]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y91    div/internal_clock_reg[3]/C   



