# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab1.srcs/sources_1/new/bcd_to_seven_seg.vhd"
vhdl xil_defaultlib  "../../../lab1.srcs/sim_1/new/bcd_tb.vhd"

# Do not sort compile order
nosort
