const e=JSON.parse('{"key":"v-2ac2e0ae","path":"/category/verilog/","title":"Verilog 分类","lang":"zh-CN","frontmatter":{"title":"Verilog 分类","blog":{"type":"category","name":"Verilog","key":"category"},"layout":"BlogCategory","description":"","head":[["meta",{"property":"og:url","content":"https://mister-hope.github.io/category/verilog/"}],["meta",{"property":"og:site_name","content":"Code Building"}],["meta",{"property":"og:title","content":"Verilog 分类"}],["meta",{"property":"og:type","content":"website"}],["meta",{"property":"og:locale","content":"zh-CN"}],["script",{"type":"application/ld+json"},"{\\"@context\\":\\"https://schema.org\\",\\"@type\\":\\"WebPage\\",\\"name\\":\\"Verilog 分类\\"}"]]},"headers":[],"git":{},"readingTime":{"minutes":0,"words":0},"filePathRelative":null,"excerpt":"","autoDesc":true}');export{e as data};
