Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 19 18:17:48 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file uart_test_timing_summary_routed.rpt -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_test
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.737        0.000                      0                  178        0.132        0.000                      0                  178        9.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            14.737        0.000                      0                  178        0.132        0.000                      0                  178        9.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.737ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.188ns (22.593%)  route 4.070ns (77.407%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.183    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.639 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=6, routed)           1.130     6.769    uart_rx_inst/cycle_cnt[3]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.152     6.921 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           1.106     8.027    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.332     8.359 r  uart_rx_inst/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.469     8.828    uart_rx_inst/FSM_sequential_state[0]_i_4_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.952 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=17, routed)          1.366    10.318    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.442 r  uart_rx_inst/cycle_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    10.442    uart_rx_inst/cycle_cnt[2]_i_1_n_0
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.504    24.888    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[2]/C
                         clock pessimism              0.296    25.183    
                         clock uncertainty           -0.035    25.148    
    SLICE_X7Y88          FDCE (Setup_fdce_C_D)        0.031    25.179    uart_rx_inst/cycle_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.179    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                 14.737    

Slack (MET) :             14.910ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.188ns (23.480%)  route 3.872ns (76.520%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.183    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.639 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=6, routed)           1.130     6.769    uart_rx_inst/cycle_cnt[3]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.152     6.921 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           1.106     8.027    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.332     8.359 r  uart_rx_inst/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.469     8.828    uart_rx_inst/FSM_sequential_state[0]_i_4_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.952 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=17, routed)          1.167    10.119    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.243 r  uart_rx_inst/cycle_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    10.243    uart_rx_inst/cycle_cnt[5]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.505    24.889    uart_rx_inst/CLK
    SLICE_X7Y89          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
                         clock pessimism              0.271    25.159    
                         clock uncertainty           -0.035    25.124    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.029    25.153    uart_rx_inst/cycle_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         25.153    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                 14.910    

Slack (MET) :             14.990ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.188ns (23.742%)  route 3.816ns (76.258%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.183    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.639 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=6, routed)           1.130     6.769    uart_rx_inst/cycle_cnt[3]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.152     6.921 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           1.106     8.027    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.332     8.359 r  uart_rx_inst/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.469     8.828    uart_rx_inst/FSM_sequential_state[0]_i_4_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.952 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=17, routed)          1.111    10.063    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.187 r  uart_rx_inst/cycle_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.187    uart_rx_inst/cycle_cnt[1]_i_1_n_0
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.504    24.888    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[1]/C
                         clock pessimism              0.296    25.183    
                         clock uncertainty           -0.035    25.148    
    SLICE_X7Y88          FDCE (Setup_fdce_C_D)        0.029    25.177    uart_rx_inst/cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.177    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                 14.990    

Slack (MET) :             15.080ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.188ns (24.300%)  route 3.701ns (75.700%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.183    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.639 f  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=6, routed)           1.130     6.769    uart_rx_inst/cycle_cnt[3]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.152     6.921 f  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           1.106     8.027    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.332     8.359 f  uart_rx_inst/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.469     8.828    uart_rx_inst/FSM_sequential_state[0]_i_4_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.952 r  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=17, routed)          0.997     9.948    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  uart_rx_inst/rx_data_valid_i_1/O
                         net (fo=1, routed)           0.000    10.072    uart_rx_inst/rx_data_valid_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  uart_rx_inst/rx_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.504    24.888    uart_rx_inst/CLK
    SLICE_X5Y88          FDCE                                         r  uart_rx_inst/rx_data_valid_reg/C
                         clock pessimism              0.271    25.158    
                         clock uncertainty           -0.035    25.123    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)        0.029    25.152    uart_rx_inst/rx_data_valid_reg
  -------------------------------------------------------------------
                         required time                         25.152    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                 15.080    

Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.188ns (24.330%)  route 3.695ns (75.670%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.183    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.639 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=6, routed)           1.130     6.769    uart_rx_inst/cycle_cnt[3]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.152     6.921 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           1.106     8.027    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.332     8.359 r  uart_rx_inst/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.469     8.828    uart_rx_inst/FSM_sequential_state[0]_i_4_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.952 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=17, routed)          0.990     9.942    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.066 r  uart_rx_inst/cycle_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000    10.066    uart_rx_inst/cycle_cnt[15]_i_1_n_0
    SLICE_X7Y91          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.506    24.890    uart_rx_inst/CLK
    SLICE_X7Y91          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[15]/C
                         clock pessimism              0.271    25.160    
                         clock uncertainty           -0.035    25.125    
    SLICE_X7Y91          FDCE (Setup_fdce_C_D)        0.031    25.156    uart_rx_inst/cycle_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                 15.090    

Slack (MET) :             15.135ns  (required time - arrival time)
  Source:                 uart_tx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.952ns (19.681%)  route 3.885ns (80.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 24.885 - 20.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.615     5.178    uart_tx_inst/CLK
    SLICE_X1Y81          FDCE                                         r  uart_tx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.634 r  uart_tx_inst/cycle_cnt_reg[8]/Q
                         net (fo=3, routed)           0.885     6.519    uart_tx_inst/cycle_cnt[8]
    SLICE_X1Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.643 f  uart_tx_inst/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.791     7.434    uart_tx_inst/FSM_sequential_state[0]_i_6_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.558 f  uart_tx_inst/FSM_sequential_state[0]_i_5__0/O
                         net (fo=1, routed)           0.796     8.354    uart_tx_inst/FSM_sequential_state[0]_i_5__0_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124     8.478 f  uart_tx_inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=21, routed)          1.413     9.891    uart_tx_inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I2_O)        0.124    10.015 r  uart_tx_inst/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.015    uart_tx_inst/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X0Y82          FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.501    24.885    uart_tx_inst/CLK
    SLICE_X0Y82          FDCE                                         r  uart_tx_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.272    25.156    
                         clock uncertainty           -0.035    25.121    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.029    25.150    uart_tx_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                 15.135    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.188ns (24.572%)  route 3.647ns (75.428%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.183    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.639 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=6, routed)           1.130     6.769    uart_rx_inst/cycle_cnt[3]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.152     6.921 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           1.106     8.027    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.332     8.359 r  uart_rx_inst/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.469     8.828    uart_rx_inst/FSM_sequential_state[0]_i_4_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.952 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=17, routed)          0.942     9.894    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.018 r  uart_rx_inst/cycle_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    10.018    uart_rx_inst/cycle_cnt[7]_i_1_n_0
    SLICE_X7Y89          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.505    24.889    uart_rx_inst/CLK
    SLICE_X7Y89          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[7]/C
                         clock pessimism              0.271    25.159    
                         clock uncertainty           -0.035    25.124    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.031    25.155    uart_rx_inst/cycle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.229ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.188ns (25.049%)  route 3.555ns (74.951%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.183    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.639 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=6, routed)           1.130     6.769    uart_rx_inst/cycle_cnt[3]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.152     6.921 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           1.106     8.027    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.332     8.359 r  uart_rx_inst/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.469     8.828    uart_rx_inst/FSM_sequential_state[0]_i_4_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.952 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=17, routed)          0.850     9.802    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.926 r  uart_rx_inst/cycle_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.926    uart_rx_inst/cycle_cnt[9]_i_1_n_0
    SLICE_X7Y90          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.505    24.889    uart_rx_inst/CLK
    SLICE_X7Y90          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
                         clock pessimism              0.271    25.159    
                         clock uncertainty           -0.035    25.124    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)        0.031    25.155    uart_rx_inst/cycle_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                 15.229    

Slack (MET) :             15.232ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.188ns (25.059%)  route 3.553ns (74.941%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.183    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.639 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=6, routed)           1.130     6.769    uart_rx_inst/cycle_cnt[3]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.152     6.921 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           1.106     8.027    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.332     8.359 r  uart_rx_inst/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.469     8.828    uart_rx_inst/FSM_sequential_state[0]_i_4_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.952 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=17, routed)          0.848     9.800    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124     9.924 r  uart_rx_inst/cycle_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.924    uart_rx_inst/cycle_cnt[14]_i_1_n_0
    SLICE_X7Y91          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.506    24.890    uart_rx_inst/CLK
    SLICE_X7Y91          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[14]/C
                         clock pessimism              0.271    25.160    
                         clock uncertainty           -0.035    25.125    
    SLICE_X7Y91          FDCE (Setup_fdce_C_D)        0.031    25.156    uart_rx_inst/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 15.232    

Slack (MET) :             15.235ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.188ns (25.086%)  route 3.548ns (74.914%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.620     5.183    uart_rx_inst/CLK
    SLICE_X7Y88          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.456     5.639 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=6, routed)           1.130     6.769    uart_rx_inst/cycle_cnt[3]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.152     6.921 r  uart_rx_inst/cycle_cnt[15]_i_11/O
                         net (fo=8, routed)           1.106     8.027    uart_rx_inst/cycle_cnt[15]_i_11_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.332     8.359 r  uart_rx_inst/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.469     8.828    uart_rx_inst/FSM_sequential_state[0]_i_4_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.952 f  uart_rx_inst/cycle_cnt[15]_i_2/O
                         net (fo=17, routed)          0.843     9.795    uart_rx_inst/cycle_cnt[15]_i_2_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124     9.919 r  uart_rx_inst/cycle_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.919    uart_rx_inst/cycle_cnt[13]_i_1_n_0
    SLICE_X7Y91          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.506    24.890    uart_rx_inst/CLK
    SLICE_X7Y91          FDCE                                         r  uart_rx_inst/cycle_cnt_reg[13]/C
                         clock pessimism              0.271    25.160    
                         clock uncertainty           -0.035    25.125    
    SLICE_X7Y91          FDCE (Setup_fdce_C_D)        0.029    25.154    uart_rx_inst/cycle_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         25.154    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 15.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.512    sys_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  tx_data_reg[2]/Q
                         net (fo=1, routed)           0.051     1.704    uart_tx_inst/tx_data_reg[7][2]
    SLICE_X1Y84          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.857     2.027    uart_tx_inst/CLK
    SLICE_X1Y84          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[2]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.047     1.572    uart_tx_inst/tx_data_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.293%)  route 0.105ns (42.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.514    uart_rx_inst/CLK
    SLICE_X3Y89          FDCE                                         r  uart_rx_inst/rx_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  uart_rx_inst/rx_bits_reg[4]/Q
                         net (fo=1, routed)           0.105     1.760    uart_rx_inst/rx_bits[4]
    SLICE_X0Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.861     2.031    uart_rx_inst/CLK
    SLICE_X0Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[4]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.070     1.600    uart_rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.591     1.514    uart_rx_inst/CLK
    SLICE_X1Y89          FDCE                                         r  uart_rx_inst/rx_bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  uart_rx_inst/rx_bits_reg[2]/Q
                         net (fo=1, routed)           0.112     1.767    uart_rx_inst/rx_bits[2]
    SLICE_X1Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.861     2.031    uart_rx_inst/CLK
    SLICE_X1Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[2]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.070     1.600    uart_rx_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.592     1.515    uart_rx_inst/CLK
    SLICE_X0Y90          FDCE                                         r  uart_rx_inst/rx_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  uart_rx_inst/rx_bits_reg[0]/Q
                         net (fo=1, routed)           0.120     1.776    uart_rx_inst/rx_bits[0]
    SLICE_X1Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.861     2.031    uart_rx_inst/CLK
    SLICE_X1Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.070     1.600    uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.512    sys_clk_IBUF_BUFG
    SLICE_X0Y84          FDCE                                         r  tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  tx_data_reg[1]/Q
                         net (fo=1, routed)           0.108     1.761    uart_tx_inst/tx_data_reg[7][1]
    SLICE_X1Y84          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.857     2.027    uart_tx_inst/CLK
    SLICE_X1Y84          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[1]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.047     1.572    uart_tx_inst/tx_data_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.512    sys_clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  tx_data_reg[0]/Q
                         net (fo=1, routed)           0.115     1.768    uart_tx_inst/tx_data_reg[7][0]
    SLICE_X1Y84          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.857     2.027    uart_tx_inst/CLK
    SLICE_X1Y84          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.046     1.572    uart_tx_inst/tx_data_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.115%)  route 0.146ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.592     1.515    uart_rx_inst/CLK
    SLICE_X1Y90          FDCE                                         r  uart_rx_inst/rx_bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  uart_rx_inst/rx_bits_reg[7]/Q
                         net (fo=1, routed)           0.146     1.802    uart_rx_inst/rx_bits[7]
    SLICE_X0Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.861     2.031    uart_rx_inst/CLK
    SLICE_X0Y88          FDCE                                         r  uart_rx_inst/rx_data_reg[7]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.072     1.602    uart_rx_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.576%)  route 0.182ns (49.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.590     1.513    uart_rx_inst/CLK
    SLICE_X5Y90          FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  uart_rx_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.182     1.836    uart_rx_inst/state[0]
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.881 r  uart_rx_inst/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    uart_rx_inst/bit_cnt[1]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  uart_rx_inst/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.861     2.031    uart_rx_inst/CLK
    SLICE_X2Y89          FDCE                                         r  uart_rx_inst/bit_cnt_reg[1]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.121     1.672    uart_rx_inst/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_inst/rx_data_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.512    uart_rx_inst/CLK
    SLICE_X4Y88          FDCE                                         r  uart_rx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  uart_rx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          0.132     1.785    uart_rx_inst/state[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  uart_rx_inst/rx_data_valid_i_1/O
                         net (fo=1, routed)           0.000     1.830    uart_rx_inst/rx_data_valid_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  uart_rx_inst/rx_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.860     2.029    uart_rx_inst/CLK
    SLICE_X5Y88          FDCE                                         r  uart_rx_inst/rx_data_valid_reg/C
                         clock pessimism             -0.503     1.525    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.091     1.616    uart_rx_inst/rx_data_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.235%)  route 0.171ns (54.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.512    sys_clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  tx_data_reg[6]/Q
                         net (fo=1, routed)           0.171     1.824    uart_tx_inst/tx_data_reg[7][6]
    SLICE_X1Y84          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.857     2.027    uart_tx_inst/CLK
    SLICE_X1Y84          FDCE                                         r  uart_tx_inst/tx_data_latch_reg[6]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.076     1.602    uart_tx_inst/tx_data_latch_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y84    state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y84    state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y84    tx_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y84    tx_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y84    tx_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y84    tx_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y85    tx_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X7Y90    uart_rx_inst/cycle_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X7Y90    uart_rx_inst/cycle_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84    tx_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84    tx_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84    tx_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84    tx_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y82    uart_tx_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y82    uart_tx_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y82    uart_tx_inst/cycle_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y82    uart_tx_inst/cycle_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y82    uart_tx_inst/cycle_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y84    uart_tx_inst/tx_data_latch_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y83    uart_tx_inst/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y83    uart_tx_inst/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y83    uart_tx_inst/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83    uart_tx_inst/cycle_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83    uart_tx_inst/cycle_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83    uart_tx_inst/cycle_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y85    wait_cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y85    wait_cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y85    wait_cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y85    wait_cnt_reg[23]/C



