# Team 1 (RISCy Business) âœ¨

> [Project Brief Repo](https://github.com/EIE2-IAC-Labs/Project_Brief)

___
## Joint Statement

Our team has completed the single cycle RISC-V and verified it by testing. We also have added pipelining and verified it by testing. Pipelined RISC-V is in the pipelining branch. 

Individual Contributions:

Derin worked on PC register, PC next module and pipelining of RISC-V. 

___

## Table for Individual Contributions

| module | James Donald | Jacob Peake | Jacob Lucas Alexandrou | Derin Ak |
| --- | --- | --- | --- | --- |
| ALU.sv |  | * |  |  |
| ALUDecoder.sv | * |  |  |  |
| ControlUnit.sv | * |  |  |  |
| ControlUnitDecoder.sv | * | x |  |  |
| DataMem.sv |  | * | * |  |
| InstructionMem.sv |  |  |  |  |
| PC_Next.sv |  |  |  | * |
| PC_Register.sv | x |  |  | * |
| RegFile.sv |  | * |  |  |
| SignExtend.sv |  |  |  |  |
| CPU.sv | x | * |  |  |
| cpu_tbb.cpp | * |  |  |  |
| testbench | * |  |  |  |
| program | x |  |  | x |
| pipelining |  |  |  | * |
| cache |  | * |  |  |
| testing | x |  |  | x |

Principle Contributor: *

Also Helped: x


