-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXILikeInteconnectModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXILikeInteconnectModule_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		Clock : in std_logic;
		Reset : in std_logic;
		iLeft0_Addr : in unsigned (1 downto 0);
		iLeft0_IsActive : in std_logic;
		iLeft0_Payload_Data : in unsigned (7 downto 0);
		iLeft0_Payload_DataFlag : in std_logic;
		iLeft1_Addr : in unsigned (1 downto 0);
		iLeft1_IsActive : in std_logic;
		iLeft1_Payload_Data : in unsigned (7 downto 0);
		iLeft1_Payload_DataFlag : in std_logic;
		iLeft2_Addr : in unsigned (1 downto 0);
		iLeft2_IsActive : in std_logic;
		iLeft2_Payload_Data : in unsigned (7 downto 0);
		iLeft2_Payload_DataFlag : in std_logic;
		iLeft3_Addr : in unsigned (1 downto 0);
		iLeft3_IsActive : in std_logic;
		iLeft3_Payload_Data : in unsigned (7 downto 0);
		iLeft3_Payload_DataFlag : in std_logic;
		iLeft4_Addr : in unsigned (1 downto 0);
		iLeft4_IsActive : in std_logic;
		iLeft4_Payload_Data : in unsigned (7 downto 0);
		iLeft4_Payload_DataFlag : in std_logic;
		iLeft5_Addr : in unsigned (1 downto 0);
		iLeft5_IsActive : in std_logic;
		iLeft5_Payload_Data : in unsigned (7 downto 0);
		iLeft5_Payload_DataFlag : in std_logic;
		iLeft6_Addr : in unsigned (1 downto 0);
		iLeft6_IsActive : in std_logic;
		iLeft6_Payload_Data : in unsigned (7 downto 0);
		iLeft6_Payload_DataFlag : in std_logic;
		iLeft7_Addr : in unsigned (1 downto 0);
		iLeft7_IsActive : in std_logic;
		iLeft7_Payload_Data : in unsigned (7 downto 0);
		iLeft7_Payload_DataFlag : in std_logic;
		iRight0_IsActive : in std_logic;
		iRight0_Payload_Data : in unsigned (7 downto 0);
		iRight0_Payload_DataFlag : in std_logic;
		iRight1_IsActive : in std_logic;
		iRight1_Payload_Data : in unsigned (7 downto 0);
		iRight1_Payload_DataFlag : in std_logic;
		iRight2_IsActive : in std_logic;
		iRight2_Payload_Data : in unsigned (7 downto 0);
		iRight2_Payload_DataFlag : in std_logic;
		iRight3_IsActive : in std_logic;
		iRight3_Payload_Data : in unsigned (7 downto 0);
		iRight3_Payload_DataFlag : in std_logic;
		oLeft0_Addr : out unsigned (1 downto 0);
		oLeft0_IsActive : out std_logic;
		oLeft0_Payload_Data : out unsigned (7 downto 0);
		oLeft0_Payload_DataFlag : out std_logic;
		oLeft1_Addr : out unsigned (1 downto 0);
		oLeft1_IsActive : out std_logic;
		oLeft1_Payload_Data : out unsigned (7 downto 0);
		oLeft1_Payload_DataFlag : out std_logic;
		oLeft2_Addr : out unsigned (1 downto 0);
		oLeft2_IsActive : out std_logic;
		oLeft2_Payload_Data : out unsigned (7 downto 0);
		oLeft2_Payload_DataFlag : out std_logic;
		oLeft3_Addr : out unsigned (1 downto 0);
		oLeft3_IsActive : out std_logic;
		oLeft3_Payload_Data : out unsigned (7 downto 0);
		oLeft3_Payload_DataFlag : out std_logic;
		oMuxLeftData_Addr : out unsigned (1 downto 0);
		oMuxLeftData_IsActive : out std_logic;
		oMuxLeftData_Payload_Data : out unsigned (7 downto 0);
		oMuxLeftData_Payload_DataFlag : out std_logic;
		oRight0_IsActive : out std_logic;
		oRight0_Payload_Data : out unsigned (7 downto 0);
		oRight0_Payload_DataFlag : out std_logic;
		oRight1_IsActive : out std_logic;
		oRight1_Payload_Data : out unsigned (7 downto 0);
		oRight1_Payload_DataFlag : out std_logic;
		oRight2_IsActive : out std_logic;
		oRight2_Payload_Data : out unsigned (7 downto 0);
		oRight2_Payload_DataFlag : out std_logic;
		oRight3_IsActive : out std_logic;
		oRight3_Payload_Data : out unsigned (7 downto 0);
		oRight3_Payload_DataFlag : out std_logic;
		oRight4_IsActive : out std_logic;
		oRight4_Payload_Data : out unsigned (7 downto 0);
		oRight4_Payload_DataFlag : out std_logic;
		oRight5_IsActive : out std_logic;
		oRight5_Payload_Data : out unsigned (7 downto 0);
		oRight5_Payload_DataFlag : out std_logic;
		oRight6_IsActive : out std_logic;
		oRight6_Payload_Data : out unsigned (7 downto 0);
		oRight6_Payload_DataFlag : out std_logic;
		oRight7_IsActive : out std_logic;
		oRight7_Payload_Data : out unsigned (7 downto 0);
		oRight7_Payload_DataFlag : out std_logic;
		oRightAddr : out unsigned (1 downto 0);
		oTransactions0 : out std_logic;
		oTransactions1 : out std_logic;
		oTransactions2 : out std_logic;
		oTransactions3 : out std_logic;
		oTransactions4 : out std_logic;
		oTransactions5 : out std_logic;
		oTransactions6 : out std_logic;
		oTransactions7 : out std_logic;
		oWaitForRestarts0 : out std_logic;
		oWaitForRestarts1 : out std_logic;
		oWaitForRestarts2 : out std_logic;
		oWaitForRestarts3 : out std_logic;
		oWaitForRestarts4 : out std_logic;
		oWaitForRestarts5 : out std_logic;
		oWaitForRestarts6 : out std_logic;
		oWaitForRestarts7 : out std_logic
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXILikeInteconnectModule_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant leftCount : signed(4 downto 0) := "01000";
	constant rightCount : signed(3 downto 0) := "0100";
	constant InterconnectModule_L132F9L149T10_InterconnectModule_L134F13L140T14_InterconnectModule_L136F17L139T18_InterconnectModule_L137F47T52_Expr : std_logic := '0';
	constant InterconnectModule_L132F9L149T10_InterconnectModule_L134F13L140T14_InterconnectModule_L136F17L139T18_InterconnectModule_L138F48T53_Expr : std_logic := '0';
	constant InterconnectModule_L132F9L149T10_InterconnectModule_L142F13L148T14_InterconnectModule_L144F43T47_Expr : std_logic := '1';
	constant InterconnectModule_L132F9L149T10_InterconnectModule_L142F13L148T14_InterconnectModule_L147F44T48_Expr : std_logic := '1';
	signal NextState_leftAddr : unsigned(2 downto 0) := (others => '0');
	signal NextState_leftAddrValid : std_logic := '0';
	signal NextState_rightAddr : unsigned(1 downto 0) := (others => '0');
	signal NextState_rightAddrValid : std_logic := '0';
	signal currentTXEnd : std_logic := '0';
	signal muxLeftData_Addr : unsigned(1 downto 0) := (others => '0');
	signal muxLeftData_IsActive : std_logic := '0';
	signal muxLeftData_Payload_Data : unsigned(7 downto 0) := (others => '0');
	signal muxLeftData_Payload_DataFlag : std_logic := '0';
	signal muxRightData_IsActive : std_logic := '0';
	signal muxRightData_Payload_Data : unsigned(7 downto 0) := (others => '0');
	signal muxRightData_Payload_DataFlag : std_logic := '0';
	signal rightAddr : unsigned(1 downto 0) := (others => '0');
	signal DuplexMux_iLeftAddr : unsigned(2 downto 0) := (others => '0');
	signal DuplexMux_iLeftAddrValid : std_logic := '0';
	signal DuplexMux_iRightAddr : unsigned(1 downto 0) := (others => '0');
	signal DuplexMux_iRightAddrValid : std_logic := '0';
	signal DuplexMux_oMuxLeftData : unsigned(11 downto 0) := (others => '0');
	signal DuplexMux_oMuxRightData : unsigned(9 downto 0) := (others => '0');
	signal Encoder_HasActive : std_logic := '0';
	signal Encoder_MSBIndex : unsigned(2 downto 0) := (others => '0');
	signal Encoder_MSBValue : unsigned(7 downto 0) := (others => '0');
	signal TransactionDetectors0_iRestart : std_logic := '0';
	signal TransactionDetectors0_iTXBegin : std_logic := '0';
	signal TransactionDetectors0_iTXEnd : std_logic := '0';
	signal TransactionDetectors0_oTransaction : std_logic := '0';
	signal TransactionDetectors0_oWaitForRestart : std_logic := '0';
	signal TransactionDetectors1_iRestart : std_logic := '0';
	signal TransactionDetectors1_iTXBegin : std_logic := '0';
	signal TransactionDetectors1_iTXEnd : std_logic := '0';
	signal TransactionDetectors1_oTransaction : std_logic := '0';
	signal TransactionDetectors1_oWaitForRestart : std_logic := '0';
	signal TransactionDetectors2_iRestart : std_logic := '0';
	signal TransactionDetectors2_iTXBegin : std_logic := '0';
	signal TransactionDetectors2_iTXEnd : std_logic := '0';
	signal TransactionDetectors2_oTransaction : std_logic := '0';
	signal TransactionDetectors2_oWaitForRestart : std_logic := '0';
	signal TransactionDetectors3_iRestart : std_logic := '0';
	signal TransactionDetectors3_iTXBegin : std_logic := '0';
	signal TransactionDetectors3_iTXEnd : std_logic := '0';
	signal TransactionDetectors3_oTransaction : std_logic := '0';
	signal TransactionDetectors3_oWaitForRestart : std_logic := '0';
	signal TransactionDetectors4_iRestart : std_logic := '0';
	signal TransactionDetectors4_iTXBegin : std_logic := '0';
	signal TransactionDetectors4_iTXEnd : std_logic := '0';
	signal TransactionDetectors4_oTransaction : std_logic := '0';
	signal TransactionDetectors4_oWaitForRestart : std_logic := '0';
	signal TransactionDetectors5_iRestart : std_logic := '0';
	signal TransactionDetectors5_iTXBegin : std_logic := '0';
	signal TransactionDetectors5_iTXEnd : std_logic := '0';
	signal TransactionDetectors5_oTransaction : std_logic := '0';
	signal TransactionDetectors5_oWaitForRestart : std_logic := '0';
	signal TransactionDetectors6_iRestart : std_logic := '0';
	signal TransactionDetectors6_iTXBegin : std_logic := '0';
	signal TransactionDetectors6_iTXEnd : std_logic := '0';
	signal TransactionDetectors6_oTransaction : std_logic := '0';
	signal TransactionDetectors6_oWaitForRestart : std_logic := '0';
	signal TransactionDetectors7_iRestart : std_logic := '0';
	signal TransactionDetectors7_iTXBegin : std_logic := '0';
	signal TransactionDetectors7_iTXEnd : std_logic := '0';
	signal TransactionDetectors7_oTransaction : std_logic := '0';
	signal TransactionDetectors7_oWaitForRestart : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F75T101_Index : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F75T101_Index : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F75T101_Index : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F75T101_Index : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F75T101_Index : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F75T101_Index : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F75T101_Index : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F75T101_Index : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_0_InterconnectModule_L104F36T54_Index : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_1_InterconnectModule_L104F36T54_Index : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_2_InterconnectModule_L104F36T54_Index : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_3_InterconnectModule_L104F36T54_Index : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_4_InterconnectModule_L104F36T54_Index : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_5_InterconnectModule_L104F36T54_Index : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_6_InterconnectModule_L104F36T54_Index : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_7_InterconnectModule_L104F36T54_Index : std_logic := '0';
	signal DuplexMux_iLeft0_DuplexMux_iLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_iLeft1_DuplexMux_iLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_iLeft2_DuplexMux_iLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_iLeft3_DuplexMux_iLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_iLeft4_DuplexMux_iLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_iLeft5_DuplexMux_iLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_iLeft6_DuplexMux_iLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_iLeft7_DuplexMux_iLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_iLeftAddr_DuplexMux_iLeftAddr_HardLink : unsigned(2 downto 0) := "000";
	signal DuplexMux_iLeftAddrValid_DuplexMux_iLeftAddrValid_HardLink : std_logic := '0';
	signal DuplexMux_iRight0_DuplexMux_iRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_iRight1_DuplexMux_iRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_iRight2_DuplexMux_iRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_iRight3_DuplexMux_iRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_iRightAddr_DuplexMux_iRightAddr_HardLink : unsigned(1 downto 0) := "00";
	signal DuplexMux_iRightAddrValid_DuplexMux_iRightAddrValid_HardLink : std_logic := '0';
	signal DuplexMux_oLeft0_DuplexMux_oLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_oLeft1_DuplexMux_oLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_oLeft2_DuplexMux_oLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_oLeft3_DuplexMux_oLeft_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink : unsigned(11 downto 0) := "000000000000";
	signal DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_oRight0_DuplexMux_oRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_oRight1_DuplexMux_oRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_oRight2_DuplexMux_oRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_oRight3_DuplexMux_oRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_oRight4_DuplexMux_oRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_oRight5_DuplexMux_oRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_oRight6_DuplexMux_oRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal DuplexMux_oRight7_DuplexMux_oRight_HardLink : unsigned(9 downto 0) := "0000000000";
	signal Encoder_iValues0_Encoder_iValues_HardLink : std_logic := '0';
	signal Encoder_iValues1_Encoder_iValues_HardLink : std_logic := '0';
	signal Encoder_iValues2_Encoder_iValues_HardLink : std_logic := '0';
	signal Encoder_iValues3_Encoder_iValues_HardLink : std_logic := '0';
	signal Encoder_iValues4_Encoder_iValues_HardLink : std_logic := '0';
	signal Encoder_iValues5_Encoder_iValues_HardLink : std_logic := '0';
	signal Encoder_iValues6_Encoder_iValues_HardLink : std_logic := '0';
	signal Encoder_iValues7_Encoder_iValues_HardLink : std_logic := '0';
	signal Encoder_HasActive_Encoder_HasActive_HardLink : std_logic := '0';
	signal Encoder_MSBIndex_Encoder_MSBIndex_HardLink : unsigned(2 downto 0) := "000";
	signal Encoder_MSBValue_Encoder_MSBValue_HardLink : unsigned(7 downto 0) := "00000000";
	signal TransactionDetectors0_iRestart_TransactionDetectors0_iRestart_HardLink : std_logic := '0';
	signal TransactionDetectors0_iTXBegin_TransactionDetectors0_iTXBegin_HardLink : std_logic := '0';
	signal TransactionDetectors0_iTXEnd_TransactionDetectors0_iTXEnd_HardLink : std_logic := '0';
	signal TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink : std_logic := '0';
	signal TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink : std_logic := '0';
	signal TransactionDetectors1_iRestart_TransactionDetectors1_iRestart_HardLink : std_logic := '0';
	signal TransactionDetectors1_iTXBegin_TransactionDetectors1_iTXBegin_HardLink : std_logic := '0';
	signal TransactionDetectors1_iTXEnd_TransactionDetectors1_iTXEnd_HardLink : std_logic := '0';
	signal TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink : std_logic := '0';
	signal TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink : std_logic := '0';
	signal TransactionDetectors2_iRestart_TransactionDetectors2_iRestart_HardLink : std_logic := '0';
	signal TransactionDetectors2_iTXBegin_TransactionDetectors2_iTXBegin_HardLink : std_logic := '0';
	signal TransactionDetectors2_iTXEnd_TransactionDetectors2_iTXEnd_HardLink : std_logic := '0';
	signal TransactionDetectors2_oTransaction_TransactionDetectors2_oTransaction_HardLink : std_logic := '0';
	signal TransactionDetectors2_oWaitForRestart_TransactionDetectors2_oWaitForRestart_HardLink : std_logic := '0';
	signal TransactionDetectors3_iRestart_TransactionDetectors3_iRestart_HardLink : std_logic := '0';
	signal TransactionDetectors3_iTXBegin_TransactionDetectors3_iTXBegin_HardLink : std_logic := '0';
	signal TransactionDetectors3_iTXEnd_TransactionDetectors3_iTXEnd_HardLink : std_logic := '0';
	signal TransactionDetectors3_oTransaction_TransactionDetectors3_oTransaction_HardLink : std_logic := '0';
	signal TransactionDetectors3_oWaitForRestart_TransactionDetectors3_oWaitForRestart_HardLink : std_logic := '0';
	signal TransactionDetectors4_iRestart_TransactionDetectors4_iRestart_HardLink : std_logic := '0';
	signal TransactionDetectors4_iTXBegin_TransactionDetectors4_iTXBegin_HardLink : std_logic := '0';
	signal TransactionDetectors4_iTXEnd_TransactionDetectors4_iTXEnd_HardLink : std_logic := '0';
	signal TransactionDetectors4_oTransaction_TransactionDetectors4_oTransaction_HardLink : std_logic := '0';
	signal TransactionDetectors4_oWaitForRestart_TransactionDetectors4_oWaitForRestart_HardLink : std_logic := '0';
	signal TransactionDetectors5_iRestart_TransactionDetectors5_iRestart_HardLink : std_logic := '0';
	signal TransactionDetectors5_iTXBegin_TransactionDetectors5_iTXBegin_HardLink : std_logic := '0';
	signal TransactionDetectors5_iTXEnd_TransactionDetectors5_iTXEnd_HardLink : std_logic := '0';
	signal TransactionDetectors5_oTransaction_TransactionDetectors5_oTransaction_HardLink : std_logic := '0';
	signal TransactionDetectors5_oWaitForRestart_TransactionDetectors5_oWaitForRestart_HardLink : std_logic := '0';
	signal TransactionDetectors6_iRestart_TransactionDetectors6_iRestart_HardLink : std_logic := '0';
	signal TransactionDetectors6_iTXBegin_TransactionDetectors6_iTXBegin_HardLink : std_logic := '0';
	signal TransactionDetectors6_iTXEnd_TransactionDetectors6_iTXEnd_HardLink : std_logic := '0';
	signal TransactionDetectors6_oTransaction_TransactionDetectors6_oTransaction_HardLink : std_logic := '0';
	signal TransactionDetectors6_oWaitForRestart_TransactionDetectors6_oWaitForRestart_HardLink : std_logic := '0';
	signal TransactionDetectors7_iRestart_TransactionDetectors7_iRestart_HardLink : std_logic := '0';
	signal TransactionDetectors7_iTXBegin_TransactionDetectors7_iTXBegin_HardLink : std_logic := '0';
	signal TransactionDetectors7_iTXEnd_TransactionDetectors7_iTXEnd_HardLink : std_logic := '0';
	signal TransactionDetectors7_oTransaction_TransactionDetectors7_oTransaction_HardLink : std_logic := '0';
	signal TransactionDetectors7_oWaitForRestart_TransactionDetectors7_oWaitForRestart_HardLink : std_logic := '0';
	signal State_leftAddr : unsigned(2 downto 0) := "000";
	constant State_leftAddrDefault : unsigned(2 downto 0) := "000";
	signal State_leftAddrValid : std_logic := '0';
	constant State_leftAddrValidDefault : std_logic := '0';
	signal State_rightAddr : unsigned(1 downto 0) := "00";
	constant State_rightAddrDefault : unsigned(1 downto 0) := "00";
	signal State_rightAddrValid : std_logic := '0';
	constant State_rightAddrValidDefault : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F74T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F74T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F74T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F74T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F74T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F74T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F74T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F74T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F74T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F74T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F74T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F74T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_2_InterconnectModule_L106F36T54_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_2_InterconnectModule_L106F36T54_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_3_InterconnectModule_L106F36T54_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_3_InterconnectModule_L106F36T54_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_4_InterconnectModule_L106F36T54_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_4_InterconnectModule_L106F36T54_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_5_InterconnectModule_L106F36T54_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_5_InterconnectModule_L106F36T54_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_6_InterconnectModule_L106F36T54_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_6_InterconnectModule_L106F36T54_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_7_InterconnectModule_L106F36T54_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_7_InterconnectModule_L106F36T54_Expr_1 : std_logic := '0';
	type Inputs_iLeftArray is array (0 to 7) of unsigned (11 downto 0);
	signal Inputs_iLeft : Inputs_iLeftArray := (others => (others => '0'));
	type Inputs_iRightArray is array (0 to 3) of unsigned (9 downto 0);
	signal Inputs_iRight : Inputs_iRightArray := (others => (others => '0'));
	type ActiveTransactionsArray is array (0 to 7) of std_logic;
	signal ActiveTransactions : ActiveTransactionsArray := (others => '0');
	type muxLeftArray is array (0 to 3) of unsigned (11 downto 0);
	signal muxLeft : muxLeftArray := (others => (others => '0'));
	type muxRightArray is array (0 to 7) of unsigned (9 downto 0);
	signal muxRight : muxRightArray := (others => (others => '0'));
	type TransactionsArray is array (0 to 7) of std_logic;
	signal Transactions : TransactionsArray := (others => '0');
	type TXBeginArray is array (0 to 7) of std_logic;
	signal TXBegin : TXBeginArray := (others => '0');
	type WaitForRestartsArray is array (0 to 7) of std_logic;
	signal WaitForRestarts : WaitForRestartsArray := (others => '0');
	type DuplexMux_iLeftArray is array (0 to 7) of unsigned (11 downto 0);
	signal DuplexMux_iLeft : DuplexMux_iLeftArray := (others => (others => '0'));
	type DuplexMux_iRightArray is array (0 to 3) of unsigned (9 downto 0);
	signal DuplexMux_iRight : DuplexMux_iRightArray := (others => (others => '0'));
	type DuplexMux_oLeftArray is array (0 to 3) of unsigned (11 downto 0);
	signal DuplexMux_oLeft : DuplexMux_oLeftArray := (others => (others => '0'));
	type DuplexMux_oRightArray is array (0 to 7) of unsigned (9 downto 0);
	signal DuplexMux_oRight : DuplexMux_oRightArray := (others => (others => '0'));
	type Encoder_iValuesArray is array (0 to 7) of std_logic;
	signal Encoder_iValues : Encoder_iValuesArray := (others => '0');
	type InterconnectModule_L78F48T106_EnumerableArray is array (0 to 7) of std_logic;
	signal InterconnectModule_L78F48T106_Enumerable : InterconnectModule_L78F48T106_EnumerableArray := (others => '0');
	type InterconnectModule_L80F42T100_EnumerableArray is array (0 to 7) of std_logic;
	signal InterconnectModule_L80F42T100_Enumerable : InterconnectModule_L80F42T100_EnumerableArray := (others => '0');
	type InterconnectModule_L79F45T106_EnumerableArray is array (0 to 7) of std_logic;
	signal InterconnectModule_L79F45T106_Enumerable : InterconnectModule_L79F45T106_EnumerableArray := (others => '0');
	signal BoardSignals : BoardSignalsType;
	signal InternalReset : std_logic := '0';
begin
	work.Quokka.BoardSignalsProc(BoardSignals, Clock, Reset, InternalReset);
	process (Clock, NextState_leftAddr, NextState_leftAddrValid, NextState_rightAddr, NextState_rightAddrValid, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				State_leftAddr <= State_leftAddrDefault;
				State_leftAddrValid <= State_leftAddrValidDefault;
				State_rightAddr <= State_rightAddrDefault;
				State_rightAddrValid <= State_rightAddrValidDefault;
			else
				State_leftAddr <= NextState_leftAddr;
				State_leftAddrValid <= NextState_leftAddrValid;
				State_rightAddr <= NextState_rightAddr;
				State_rightAddrValid <= NextState_rightAddrValid;
			end if;
		end if;
	end process;
	process (InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_1, InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr <= InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_1 AND InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr_1)
	begin
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr <= NOT InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr_1;
	end process;
	process (InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_1, InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr <= InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_1 AND InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr_1)
	begin
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr <= NOT InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr_1;
	end process;
	process (InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr_1, InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr <= InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr_1 AND InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F74T101_Expr_1)
	begin
		InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F74T101_Expr <= NOT InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F74T101_Expr_1;
	end process;
	process (InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr_1, InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr <= InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr_1 AND InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F74T101_Expr_1)
	begin
		InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F74T101_Expr <= NOT InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F74T101_Expr_1;
	end process;
	process (InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr_1, InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr <= InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr_1 AND InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F74T101_Expr_1)
	begin
		InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F74T101_Expr <= NOT InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F74T101_Expr_1;
	end process;
	process (InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr_1, InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr <= InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr_1 AND InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F74T101_Expr_1)
	begin
		InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F74T101_Expr <= NOT InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F74T101_Expr_1;
	end process;
	process (InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr_1, InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr <= InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr_1 AND InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F74T101_Expr_1)
	begin
		InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F74T101_Expr <= NOT InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F74T101_Expr_1;
	end process;
	process (InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr_1, InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr <= InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr_1 AND InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F74T101_Expr_1)
	begin
		InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F74T101_Expr <= NOT InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F74T101_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr_1)
	begin
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr <= NOT InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr_1)
	begin
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr <= NOT InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_2_InterconnectModule_L106F36T54_Expr_1)
	begin
		InterconnectModule_L99F13L109T14_2_InterconnectModule_L106F36T54_Expr <= NOT InterconnectModule_L99F13L109T14_2_InterconnectModule_L106F36T54_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_3_InterconnectModule_L106F36T54_Expr_1)
	begin
		InterconnectModule_L99F13L109T14_3_InterconnectModule_L106F36T54_Expr <= NOT InterconnectModule_L99F13L109T14_3_InterconnectModule_L106F36T54_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_4_InterconnectModule_L106F36T54_Expr_1)
	begin
		InterconnectModule_L99F13L109T14_4_InterconnectModule_L106F36T54_Expr <= NOT InterconnectModule_L99F13L109T14_4_InterconnectModule_L106F36T54_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_5_InterconnectModule_L106F36T54_Expr_1)
	begin
		InterconnectModule_L99F13L109T14_5_InterconnectModule_L106F36T54_Expr <= NOT InterconnectModule_L99F13L109T14_5_InterconnectModule_L106F36T54_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_6_InterconnectModule_L106F36T54_Expr_1)
	begin
		InterconnectModule_L99F13L109T14_6_InterconnectModule_L106F36T54_Expr <= NOT InterconnectModule_L99F13L109T14_6_InterconnectModule_L106F36T54_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_7_InterconnectModule_L106F36T54_Expr_1)
	begin
		InterconnectModule_L99F13L109T14_7_InterconnectModule_L106F36T54_Expr <= NOT InterconnectModule_L99F13L109T14_7_InterconnectModule_L106F36T54_Expr_1;
	end process;
	AXILikeInteconnectModule_TopLevel_DuplexMux : entity work.AXILikeInteconnectModule_TopLevel_DuplexMux
	port map
	(
		-- [BEGIN USER MAP FOR DuplexMux]
		-- [END USER MAP FOR DuplexMux]
		iLeft0 => DuplexMux_iLeft0_DuplexMux_iLeft_HardLink,
		iLeft1 => DuplexMux_iLeft1_DuplexMux_iLeft_HardLink,
		iLeft2 => DuplexMux_iLeft2_DuplexMux_iLeft_HardLink,
		iLeft3 => DuplexMux_iLeft3_DuplexMux_iLeft_HardLink,
		iLeft4 => DuplexMux_iLeft4_DuplexMux_iLeft_HardLink,
		iLeft5 => DuplexMux_iLeft5_DuplexMux_iLeft_HardLink,
		iLeft6 => DuplexMux_iLeft6_DuplexMux_iLeft_HardLink,
		iLeft7 => DuplexMux_iLeft7_DuplexMux_iLeft_HardLink,
		iLeftAddr => DuplexMux_iLeftAddr_DuplexMux_iLeftAddr_HardLink,
		iLeftAddrValid => DuplexMux_iLeftAddrValid_DuplexMux_iLeftAddrValid_HardLink,
		iRight0 => DuplexMux_iRight0_DuplexMux_iRight_HardLink,
		iRight1 => DuplexMux_iRight1_DuplexMux_iRight_HardLink,
		iRight2 => DuplexMux_iRight2_DuplexMux_iRight_HardLink,
		iRight3 => DuplexMux_iRight3_DuplexMux_iRight_HardLink,
		iRightAddr => DuplexMux_iRightAddr_DuplexMux_iRightAddr_HardLink,
		iRightAddrValid => DuplexMux_iRightAddrValid_DuplexMux_iRightAddrValid_HardLink,
		oLeft0 => DuplexMux_oLeft0_DuplexMux_oLeft_HardLink,
		oLeft1 => DuplexMux_oLeft1_DuplexMux_oLeft_HardLink,
		oLeft2 => DuplexMux_oLeft2_DuplexMux_oLeft_HardLink,
		oLeft3 => DuplexMux_oLeft3_DuplexMux_oLeft_HardLink,
		oMuxLeftData => DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink,
		oMuxRightData => DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink,
		oRight0 => DuplexMux_oRight0_DuplexMux_oRight_HardLink,
		oRight1 => DuplexMux_oRight1_DuplexMux_oRight_HardLink,
		oRight2 => DuplexMux_oRight2_DuplexMux_oRight_HardLink,
		oRight3 => DuplexMux_oRight3_DuplexMux_oRight_HardLink,
		oRight4 => DuplexMux_oRight4_DuplexMux_oRight_HardLink,
		oRight5 => DuplexMux_oRight5_DuplexMux_oRight_HardLink,
		oRight6 => DuplexMux_oRight6_DuplexMux_oRight_HardLink,
		oRight7 => DuplexMux_oRight7_DuplexMux_oRight_HardLink
	)
	;
	AXILikeInteconnectModule_TopLevel_Encoder : entity work.AXILikeInteconnectModule_TopLevel_Encoder
	port map
	(
		-- [BEGIN USER MAP FOR Encoder]
		-- [END USER MAP FOR Encoder]
		iValues0 => Encoder_iValues0_Encoder_iValues_HardLink,
		iValues1 => Encoder_iValues1_Encoder_iValues_HardLink,
		iValues2 => Encoder_iValues2_Encoder_iValues_HardLink,
		iValues3 => Encoder_iValues3_Encoder_iValues_HardLink,
		iValues4 => Encoder_iValues4_Encoder_iValues_HardLink,
		iValues5 => Encoder_iValues5_Encoder_iValues_HardLink,
		iValues6 => Encoder_iValues6_Encoder_iValues_HardLink,
		iValues7 => Encoder_iValues7_Encoder_iValues_HardLink,
		HasActive => Encoder_HasActive_Encoder_HasActive_HardLink,
		MSBIndex => Encoder_MSBIndex_Encoder_MSBIndex_HardLink,
		MSBValue => Encoder_MSBValue_Encoder_MSBValue_HardLink
	)
	;
	AXILikeInteconnectModule_TopLevel_TransactionDetectors0 : entity work.AXILikeInteconnectModule_TopLevel_TransactionDetectors0
	port map
	(
		-- [BEGIN USER MAP FOR TransactionDetectors0]
		-- [END USER MAP FOR TransactionDetectors0]
		BoardSignals => BoardSignals,
		iRestart => TransactionDetectors0_iRestart_TransactionDetectors0_iRestart_HardLink,
		iTXBegin => TransactionDetectors0_iTXBegin_TransactionDetectors0_iTXBegin_HardLink,
		iTXEnd => TransactionDetectors0_iTXEnd_TransactionDetectors0_iTXEnd_HardLink,
		oTransaction => TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink,
		oWaitForRestart => TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink
	)
	;
	AXILikeInteconnectModule_TopLevel_TransactionDetectors1 : entity work.AXILikeInteconnectModule_TopLevel_TransactionDetectors1
	port map
	(
		-- [BEGIN USER MAP FOR TransactionDetectors1]
		-- [END USER MAP FOR TransactionDetectors1]
		BoardSignals => BoardSignals,
		iRestart => TransactionDetectors1_iRestart_TransactionDetectors1_iRestart_HardLink,
		iTXBegin => TransactionDetectors1_iTXBegin_TransactionDetectors1_iTXBegin_HardLink,
		iTXEnd => TransactionDetectors1_iTXEnd_TransactionDetectors1_iTXEnd_HardLink,
		oTransaction => TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink,
		oWaitForRestart => TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink
	)
	;
	AXILikeInteconnectModule_TopLevel_TransactionDetectors2 : entity work.AXILikeInteconnectModule_TopLevel_TransactionDetectors2
	port map
	(
		-- [BEGIN USER MAP FOR TransactionDetectors2]
		-- [END USER MAP FOR TransactionDetectors2]
		BoardSignals => BoardSignals,
		iRestart => TransactionDetectors2_iRestart_TransactionDetectors2_iRestart_HardLink,
		iTXBegin => TransactionDetectors2_iTXBegin_TransactionDetectors2_iTXBegin_HardLink,
		iTXEnd => TransactionDetectors2_iTXEnd_TransactionDetectors2_iTXEnd_HardLink,
		oTransaction => TransactionDetectors2_oTransaction_TransactionDetectors2_oTransaction_HardLink,
		oWaitForRestart => TransactionDetectors2_oWaitForRestart_TransactionDetectors2_oWaitForRestart_HardLink
	)
	;
	AXILikeInteconnectModule_TopLevel_TransactionDetectors3 : entity work.AXILikeInteconnectModule_TopLevel_TransactionDetectors3
	port map
	(
		-- [BEGIN USER MAP FOR TransactionDetectors3]
		-- [END USER MAP FOR TransactionDetectors3]
		BoardSignals => BoardSignals,
		iRestart => TransactionDetectors3_iRestart_TransactionDetectors3_iRestart_HardLink,
		iTXBegin => TransactionDetectors3_iTXBegin_TransactionDetectors3_iTXBegin_HardLink,
		iTXEnd => TransactionDetectors3_iTXEnd_TransactionDetectors3_iTXEnd_HardLink,
		oTransaction => TransactionDetectors3_oTransaction_TransactionDetectors3_oTransaction_HardLink,
		oWaitForRestart => TransactionDetectors3_oWaitForRestart_TransactionDetectors3_oWaitForRestart_HardLink
	)
	;
	AXILikeInteconnectModule_TopLevel_TransactionDetectors4 : entity work.AXILikeInteconnectModule_TopLevel_TransactionDetectors4
	port map
	(
		-- [BEGIN USER MAP FOR TransactionDetectors4]
		-- [END USER MAP FOR TransactionDetectors4]
		BoardSignals => BoardSignals,
		iRestart => TransactionDetectors4_iRestart_TransactionDetectors4_iRestart_HardLink,
		iTXBegin => TransactionDetectors4_iTXBegin_TransactionDetectors4_iTXBegin_HardLink,
		iTXEnd => TransactionDetectors4_iTXEnd_TransactionDetectors4_iTXEnd_HardLink,
		oTransaction => TransactionDetectors4_oTransaction_TransactionDetectors4_oTransaction_HardLink,
		oWaitForRestart => TransactionDetectors4_oWaitForRestart_TransactionDetectors4_oWaitForRestart_HardLink
	)
	;
	AXILikeInteconnectModule_TopLevel_TransactionDetectors5 : entity work.AXILikeInteconnectModule_TopLevel_TransactionDetectors5
	port map
	(
		-- [BEGIN USER MAP FOR TransactionDetectors5]
		-- [END USER MAP FOR TransactionDetectors5]
		BoardSignals => BoardSignals,
		iRestart => TransactionDetectors5_iRestart_TransactionDetectors5_iRestart_HardLink,
		iTXBegin => TransactionDetectors5_iTXBegin_TransactionDetectors5_iTXBegin_HardLink,
		iTXEnd => TransactionDetectors5_iTXEnd_TransactionDetectors5_iTXEnd_HardLink,
		oTransaction => TransactionDetectors5_oTransaction_TransactionDetectors5_oTransaction_HardLink,
		oWaitForRestart => TransactionDetectors5_oWaitForRestart_TransactionDetectors5_oWaitForRestart_HardLink
	)
	;
	AXILikeInteconnectModule_TopLevel_TransactionDetectors6 : entity work.AXILikeInteconnectModule_TopLevel_TransactionDetectors6
	port map
	(
		-- [BEGIN USER MAP FOR TransactionDetectors6]
		-- [END USER MAP FOR TransactionDetectors6]
		BoardSignals => BoardSignals,
		iRestart => TransactionDetectors6_iRestart_TransactionDetectors6_iRestart_HardLink,
		iTXBegin => TransactionDetectors6_iTXBegin_TransactionDetectors6_iTXBegin_HardLink,
		iTXEnd => TransactionDetectors6_iTXEnd_TransactionDetectors6_iTXEnd_HardLink,
		oTransaction => TransactionDetectors6_oTransaction_TransactionDetectors6_oTransaction_HardLink,
		oWaitForRestart => TransactionDetectors6_oWaitForRestart_TransactionDetectors6_oWaitForRestart_HardLink
	)
	;
	AXILikeInteconnectModule_TopLevel_TransactionDetectors7 : entity work.AXILikeInteconnectModule_TopLevel_TransactionDetectors7
	port map
	(
		-- [BEGIN USER MAP FOR TransactionDetectors7]
		-- [END USER MAP FOR TransactionDetectors7]
		BoardSignals => BoardSignals,
		iRestart => TransactionDetectors7_iRestart_TransactionDetectors7_iRestart_HardLink,
		iTXBegin => TransactionDetectors7_iTXBegin_TransactionDetectors7_iTXBegin_HardLink,
		iTXEnd => TransactionDetectors7_iTXEnd_TransactionDetectors7_iTXEnd_HardLink,
		oTransaction => TransactionDetectors7_oTransaction_TransactionDetectors7_oTransaction_HardLink,
		oWaitForRestart => TransactionDetectors7_oWaitForRestart_TransactionDetectors7_oWaitForRestart_HardLink
	)
	;
	process (currentTXEnd, Encoder_HasActive, Encoder_MSBIndex, rightAddr, State_leftAddr, State_leftAddrValid, State_rightAddr, State_rightAddrValid)
	begin
		NextState_leftAddr <= State_leftAddr;
		NextState_leftAddrValid <= State_leftAddrValid;
		NextState_rightAddr <= State_rightAddr;
		NextState_rightAddrValid <= State_rightAddrValid;
		if State_rightAddrValid = '1' then
			if currentTXEnd = '1' then
				NextState_leftAddrValid <= InterconnectModule_L132F9L149T10_InterconnectModule_L134F13L140T14_InterconnectModule_L136F17L139T18_InterconnectModule_L137F47T52_Expr;
				NextState_rightAddrValid <= InterconnectModule_L132F9L149T10_InterconnectModule_L134F13L140T14_InterconnectModule_L136F17L139T18_InterconnectModule_L138F48T53_Expr;
			end if;
		elsif Encoder_HasActive = '1' then
			NextState_leftAddr <= Encoder_MSBIndex;
			NextState_leftAddrValid <= InterconnectModule_L132F9L149T10_InterconnectModule_L142F13L148T14_InterconnectModule_L144F43T47_Expr;
			NextState_rightAddr <= rightAddr;
			NextState_rightAddrValid <= InterconnectModule_L132F9L149T10_InterconnectModule_L142F13L148T14_InterconnectModule_L147F44T48_Expr;
		end if;
	end process;
	process (DuplexMux_iLeft, DuplexMux_iLeftAddr, DuplexMux_iLeftAddrValid, DuplexMux_iRight, DuplexMux_iRightAddr, DuplexMux_iRightAddrValid, DuplexMux_oLeft, DuplexMux_oLeft0_DuplexMux_oLeft_HardLink, DuplexMux_oLeft1_DuplexMux_oLeft_HardLink, DuplexMux_oLeft2_DuplexMux_oLeft_HardLink, DuplexMux_oLeft3_DuplexMux_oLeft_HardLink, DuplexMux_oMuxLeftData, DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink, DuplexMux_oMuxRightData, DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink, DuplexMux_oRight, DuplexMux_oRight0_DuplexMux_oRight_HardLink, DuplexMux_oRight1_DuplexMux_oRight_HardLink, DuplexMux_oRight2_DuplexMux_oRight_HardLink, DuplexMux_oRight3_DuplexMux_oRight_HardLink, DuplexMux_oRight4_DuplexMux_oRight_HardLink, DuplexMux_oRight5_DuplexMux_oRight_HardLink, DuplexMux_oRight6_DuplexMux_oRight_HardLink, DuplexMux_oRight7_DuplexMux_oRight_HardLink, Encoder_HasActive, Encoder_HasActive_Encoder_HasActive_HardLink, Encoder_iValues, Encoder_MSBIndex_Encoder_MSBIndex_HardLink, Encoder_MSBValue_Encoder_MSBValue_HardLink, iLeft0_Addr, iLeft0_IsActive, iLeft0_Payload_Data, iLeft0_Payload_DataFlag, iLeft1_Addr, iLeft1_IsActive, iLeft1_Payload_Data, iLeft1_Payload_DataFlag, iLeft2_Addr, iLeft2_IsActive, iLeft2_Payload_Data, iLeft2_Payload_DataFlag, iLeft3_Addr, iLeft3_IsActive, iLeft3_Payload_Data, iLeft3_Payload_DataFlag, iLeft4_Addr, iLeft4_IsActive, iLeft4_Payload_Data, iLeft4_Payload_DataFlag, iLeft5_Addr, iLeft5_IsActive, iLeft5_Payload_Data, iLeft5_Payload_DataFlag, iLeft6_Addr, iLeft6_IsActive, iLeft6_Payload_Data, iLeft6_Payload_DataFlag, iLeft7_Addr, iLeft7_IsActive, iLeft7_Payload_Data, iLeft7_Payload_DataFlag, Inputs_iLeft, Inputs_iRight, InterconnectModule_L78F48T106_Enumerable, InterconnectModule_L79F45T106_Enumerable, InterconnectModule_L80F42T100_Enumerable, InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr, InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr, InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F75T101_Index, InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr, InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr, InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F75T101_Index, InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr, InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F74T101_Expr, InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F75T101_Index, InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr, InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F74T101_Expr, InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F75T101_Index, InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr, InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F74T101_Expr, InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F75T101_Index, InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr, InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F74T101_Expr, InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F75T101_Index, InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr, InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F74T101_Expr, InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F75T101_Index, InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr, InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F74T101_Expr, InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F75T101_Index, InterconnectModule_L99F13L109T14_0_InterconnectModule_L104F36T54_Index, InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr, InterconnectModule_L99F13L109T14_1_InterconnectModule_L104F36T54_Index, InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr, InterconnectModule_L99F13L109T14_2_InterconnectModule_L104F36T54_Index, InterconnectModule_L99F13L109T14_2_InterconnectModule_L106F36T54_Expr, InterconnectModule_L99F13L109T14_3_InterconnectModule_L104F36T54_Index, InterconnectModule_L99F13L109T14_3_InterconnectModule_L106F36T54_Expr, InterconnectModule_L99F13L109T14_4_InterconnectModule_L104F36T54_Index, InterconnectModule_L99F13L109T14_4_InterconnectModule_L106F36T54_Expr, InterconnectModule_L99F13L109T14_5_InterconnectModule_L104F36T54_Index, InterconnectModule_L99F13L109T14_5_InterconnectModule_L106F36T54_Expr, InterconnectModule_L99F13L109T14_6_InterconnectModule_L104F36T54_Index, InterconnectModule_L99F13L109T14_6_InterconnectModule_L106F36T54_Expr, InterconnectModule_L99F13L109T14_7_InterconnectModule_L104F36T54_Index, InterconnectModule_L99F13L109T14_7_InterconnectModule_L106F36T54_Expr, iRight0_IsActive, iRight0_Payload_Data, iRight0_Payload_DataFlag, iRight1_IsActive, iRight1_Payload_Data, iRight1_Payload_DataFlag, iRight2_IsActive, iRight2_Payload_Data, iRight2_Payload_DataFlag, iRight3_IsActive, iRight3_Payload_Data, iRight3_Payload_DataFlag, muxLeft, muxLeftData_Addr, muxLeftData_IsActive, muxLeftData_Payload_Data, muxLeftData_Payload_DataFlag, muxRight, State_leftAddr, State_leftAddrValid, State_rightAddr, State_rightAddrValid, TransactionDetectors0_iRestart, TransactionDetectors0_iTXBegin, TransactionDetectors0_iTXEnd, TransactionDetectors0_oTransaction, TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink, TransactionDetectors0_oWaitForRestart, TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink, TransactionDetectors1_iRestart, TransactionDetectors1_iTXBegin, TransactionDetectors1_iTXEnd, TransactionDetectors1_oTransaction, TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink, TransactionDetectors1_oWaitForRestart, TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink, TransactionDetectors2_iRestart, TransactionDetectors2_iTXBegin, TransactionDetectors2_iTXEnd, TransactionDetectors2_oTransaction, TransactionDetectors2_oTransaction_TransactionDetectors2_oTransaction_HardLink, TransactionDetectors2_oWaitForRestart, TransactionDetectors2_oWaitForRestart_TransactionDetectors2_oWaitForRestart_HardLink, TransactionDetectors3_iRestart, TransactionDetectors3_iTXBegin, TransactionDetectors3_iTXEnd, TransactionDetectors3_oTransaction, TransactionDetectors3_oTransaction_TransactionDetectors3_oTransaction_HardLink, TransactionDetectors3_oWaitForRestart, TransactionDetectors3_oWaitForRestart_TransactionDetectors3_oWaitForRestart_HardLink, TransactionDetectors4_iRestart, TransactionDetectors4_iTXBegin, TransactionDetectors4_iTXEnd, TransactionDetectors4_oTransaction, TransactionDetectors4_oTransaction_TransactionDetectors4_oTransaction_HardLink, TransactionDetectors4_oWaitForRestart, TransactionDetectors4_oWaitForRestart_TransactionDetectors4_oWaitForRestart_HardLink, TransactionDetectors5_iRestart, TransactionDetectors5_iTXBegin, TransactionDetectors5_iTXEnd, TransactionDetectors5_oTransaction, TransactionDetectors5_oTransaction_TransactionDetectors5_oTransaction_HardLink, TransactionDetectors5_oWaitForRestart, TransactionDetectors5_oWaitForRestart_TransactionDetectors5_oWaitForRestart_HardLink, TransactionDetectors6_iRestart, TransactionDetectors6_iTXBegin, TransactionDetectors6_iTXEnd, TransactionDetectors6_oTransaction, TransactionDetectors6_oTransaction_TransactionDetectors6_oTransaction_HardLink, TransactionDetectors6_oWaitForRestart, TransactionDetectors6_oWaitForRestart_TransactionDetectors6_oWaitForRestart_HardLink, TransactionDetectors7_iRestart, TransactionDetectors7_iTXBegin, TransactionDetectors7_iTXEnd, TransactionDetectors7_oTransaction, TransactionDetectors7_oTransaction_TransactionDetectors7_oTransaction_HardLink, TransactionDetectors7_oWaitForRestart, TransactionDetectors7_oWaitForRestart_TransactionDetectors7_oWaitForRestart_HardLink, Transactions, TXBegin, WaitForRestarts)
	begin
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_1 <= Inputs_iLeft(0)(2);
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_2 <= InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr;
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr_1 <= InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F75T101_Index;
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_1 <= Inputs_iLeft(1)(2);
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_2 <= InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr;
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr_1 <= InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F75T101_Index;
		InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr_1 <= Inputs_iLeft(2)(2);
		InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr_2 <= InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F74T101_Expr;
		InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F74T101_Expr_1 <= InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F75T101_Index;
		InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr_1 <= Inputs_iLeft(3)(2);
		InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr_2 <= InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F74T101_Expr;
		InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F74T101_Expr_1 <= InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F75T101_Index;
		InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr_1 <= Inputs_iLeft(4)(2);
		InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr_2 <= InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F74T101_Expr;
		InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F74T101_Expr_1 <= InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F75T101_Index;
		InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr_1 <= Inputs_iLeft(5)(2);
		InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr_2 <= InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F74T101_Expr;
		InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F74T101_Expr_1 <= InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F75T101_Index;
		InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr_1 <= Inputs_iLeft(6)(2);
		InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr_2 <= InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F74T101_Expr;
		InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F74T101_Expr_1 <= InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F75T101_Index;
		InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr_1 <= Inputs_iLeft(7)(2);
		InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr_2 <= InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F74T101_Expr;
		InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F74T101_Expr_1 <= InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F75T101_Index;
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr_1 <= Encoder_HasActive;
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr_1 <= Encoder_HasActive;
		InterconnectModule_L99F13L109T14_2_InterconnectModule_L106F36T54_Expr_1 <= Encoder_HasActive;
		InterconnectModule_L99F13L109T14_3_InterconnectModule_L106F36T54_Expr_1 <= Encoder_HasActive;
		InterconnectModule_L99F13L109T14_4_InterconnectModule_L106F36T54_Expr_1 <= Encoder_HasActive;
		InterconnectModule_L99F13L109T14_5_InterconnectModule_L106F36T54_Expr_1 <= Encoder_HasActive;
		InterconnectModule_L99F13L109T14_6_InterconnectModule_L106F36T54_Expr_1 <= Encoder_HasActive;
		InterconnectModule_L99F13L109T14_7_InterconnectModule_L106F36T54_Expr_1 <= Encoder_HasActive;
		Inputs_iLeft(0)(11) <= iLeft0_Payload_DataFlag;
		Inputs_iLeft(0)(10 downto 3) <= iLeft0_Payload_Data;
		Inputs_iLeft(0)(2) <= iLeft0_IsActive;
		Inputs_iLeft(0)(1 downto 0) <= iLeft0_Addr;
		Inputs_iLeft(1)(11) <= iLeft1_Payload_DataFlag;
		Inputs_iLeft(1)(10 downto 3) <= iLeft1_Payload_Data;
		Inputs_iLeft(1)(2) <= iLeft1_IsActive;
		Inputs_iLeft(1)(1 downto 0) <= iLeft1_Addr;
		Inputs_iLeft(2)(11) <= iLeft2_Payload_DataFlag;
		Inputs_iLeft(2)(10 downto 3) <= iLeft2_Payload_Data;
		Inputs_iLeft(2)(2) <= iLeft2_IsActive;
		Inputs_iLeft(2)(1 downto 0) <= iLeft2_Addr;
		Inputs_iLeft(3)(11) <= iLeft3_Payload_DataFlag;
		Inputs_iLeft(3)(10 downto 3) <= iLeft3_Payload_Data;
		Inputs_iLeft(3)(2) <= iLeft3_IsActive;
		Inputs_iLeft(3)(1 downto 0) <= iLeft3_Addr;
		Inputs_iLeft(4)(11) <= iLeft4_Payload_DataFlag;
		Inputs_iLeft(4)(10 downto 3) <= iLeft4_Payload_Data;
		Inputs_iLeft(4)(2) <= iLeft4_IsActive;
		Inputs_iLeft(4)(1 downto 0) <= iLeft4_Addr;
		Inputs_iLeft(5)(11) <= iLeft5_Payload_DataFlag;
		Inputs_iLeft(5)(10 downto 3) <= iLeft5_Payload_Data;
		Inputs_iLeft(5)(2) <= iLeft5_IsActive;
		Inputs_iLeft(5)(1 downto 0) <= iLeft5_Addr;
		Inputs_iLeft(6)(11) <= iLeft6_Payload_DataFlag;
		Inputs_iLeft(6)(10 downto 3) <= iLeft6_Payload_Data;
		Inputs_iLeft(6)(2) <= iLeft6_IsActive;
		Inputs_iLeft(6)(1 downto 0) <= iLeft6_Addr;
		Inputs_iLeft(7)(11) <= iLeft7_Payload_DataFlag;
		Inputs_iLeft(7)(10 downto 3) <= iLeft7_Payload_Data;
		Inputs_iLeft(7)(2) <= iLeft7_IsActive;
		Inputs_iLeft(7)(1 downto 0) <= iLeft7_Addr;
		Inputs_iRight(0)(9) <= iRight0_Payload_DataFlag;
		Inputs_iRight(0)(8 downto 1) <= iRight0_Payload_Data;
		Inputs_iRight(0)(0) <= iRight0_IsActive;
		Inputs_iRight(1)(9) <= iRight1_Payload_DataFlag;
		Inputs_iRight(1)(8 downto 1) <= iRight1_Payload_Data;
		Inputs_iRight(1)(0) <= iRight1_IsActive;
		Inputs_iRight(2)(9) <= iRight2_Payload_DataFlag;
		Inputs_iRight(2)(8 downto 1) <= iRight2_Payload_Data;
		Inputs_iRight(2)(0) <= iRight2_IsActive;
		Inputs_iRight(3)(9) <= iRight3_Payload_DataFlag;
		Inputs_iRight(3)(8 downto 1) <= iRight3_Payload_Data;
		Inputs_iRight(3)(0) <= iRight3_IsActive;
		InterconnectModule_L78F48T106_Enumerable(0) <= TransactionDetectors0_oTransaction;
		InterconnectModule_L78F48T106_Enumerable(1) <= TransactionDetectors1_oTransaction;
		InterconnectModule_L78F48T106_Enumerable(2) <= TransactionDetectors2_oTransaction;
		InterconnectModule_L78F48T106_Enumerable(3) <= TransactionDetectors3_oTransaction;
		InterconnectModule_L78F48T106_Enumerable(4) <= TransactionDetectors4_oTransaction;
		InterconnectModule_L78F48T106_Enumerable(5) <= TransactionDetectors5_oTransaction;
		InterconnectModule_L78F48T106_Enumerable(6) <= TransactionDetectors6_oTransaction;
		InterconnectModule_L78F48T106_Enumerable(7) <= TransactionDetectors7_oTransaction;
		ActiveTransactions(0) <= InterconnectModule_L78F48T106_Enumerable(0);
		currentTXEnd <= Inputs_iLeft(TO_INTEGER(State_leftAddr))(11);
		muxLeft(0) <= DuplexMux_oLeft(0);
		muxLeft(1) <= DuplexMux_oLeft(1);
		muxLeft(2) <= DuplexMux_oLeft(2);
		muxLeft(3) <= DuplexMux_oLeft(3);
		muxLeftData_Addr <= DuplexMux_oMuxLeftData(1 downto 0);
		muxLeftData_IsActive <= DuplexMux_oMuxLeftData(2);
		muxLeftData_Payload_Data <= DuplexMux_oMuxLeftData(10 downto 3);
		muxLeftData_Payload_DataFlag <= DuplexMux_oMuxLeftData(11);
		muxRight(0) <= DuplexMux_oRight(0);
		muxRight(1) <= DuplexMux_oRight(1);
		muxRight(2) <= DuplexMux_oRight(2);
		muxRight(3) <= DuplexMux_oRight(3);
		muxRight(4) <= DuplexMux_oRight(4);
		muxRight(5) <= DuplexMux_oRight(5);
		muxRight(6) <= DuplexMux_oRight(6);
		muxRight(7) <= DuplexMux_oRight(7);
		muxRightData_IsActive <= DuplexMux_oMuxRightData(0);
		muxRightData_Payload_Data <= DuplexMux_oMuxRightData(8 downto 1);
		muxRightData_Payload_DataFlag <= DuplexMux_oMuxRightData(9);
		rightAddr <= muxLeftData_Addr;
		InterconnectModule_L80F42T100_Enumerable(0) <= TransactionDetectors0_oTransaction;
		InterconnectModule_L80F42T100_Enumerable(1) <= TransactionDetectors1_oTransaction;
		InterconnectModule_L80F42T100_Enumerable(2) <= TransactionDetectors2_oTransaction;
		InterconnectModule_L80F42T100_Enumerable(3) <= TransactionDetectors3_oTransaction;
		InterconnectModule_L80F42T100_Enumerable(4) <= TransactionDetectors4_oTransaction;
		InterconnectModule_L80F42T100_Enumerable(5) <= TransactionDetectors5_oTransaction;
		InterconnectModule_L80F42T100_Enumerable(6) <= TransactionDetectors6_oTransaction;
		InterconnectModule_L80F42T100_Enumerable(7) <= TransactionDetectors7_oTransaction;
		Transactions(0) <= InterconnectModule_L80F42T100_Enumerable(0);
		InterconnectModule_L79F45T106_Enumerable(0) <= TransactionDetectors0_oWaitForRestart;
		InterconnectModule_L79F45T106_Enumerable(1) <= TransactionDetectors1_oWaitForRestart;
		InterconnectModule_L79F45T106_Enumerable(2) <= TransactionDetectors2_oWaitForRestart;
		InterconnectModule_L79F45T106_Enumerable(3) <= TransactionDetectors3_oWaitForRestart;
		InterconnectModule_L79F45T106_Enumerable(4) <= TransactionDetectors4_oWaitForRestart;
		InterconnectModule_L79F45T106_Enumerable(5) <= TransactionDetectors5_oWaitForRestart;
		InterconnectModule_L79F45T106_Enumerable(6) <= TransactionDetectors6_oWaitForRestart;
		InterconnectModule_L79F45T106_Enumerable(7) <= TransactionDetectors7_oWaitForRestart;
		WaitForRestarts(0) <= InterconnectModule_L79F45T106_Enumerable(0);
		TXBegin(0) <= InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr;
		TXBegin(1) <= InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr;
		TXBegin(2) <= InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F38T101_Expr;
		TXBegin(3) <= InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F38T101_Expr;
		TXBegin(4) <= InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F38T101_Expr;
		TXBegin(5) <= InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F38T101_Expr;
		TXBegin(6) <= InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F38T101_Expr;
		TXBegin(7) <= InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F38T101_Expr;
		TransactionDetectors0_iRestart <= InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr;
		TransactionDetectors0_iTXBegin <= InterconnectModule_L99F13L109T14_0_InterconnectModule_L104F36T54_Index;
		TransactionDetectors0_iTXEnd <= Inputs_iLeft(0)(11);
		TransactionDetectors1_iRestart <= InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr;
		TransactionDetectors1_iTXBegin <= InterconnectModule_L99F13L109T14_1_InterconnectModule_L104F36T54_Index;
		TransactionDetectors1_iTXEnd <= Inputs_iLeft(1)(11);
		TransactionDetectors2_iRestart <= InterconnectModule_L99F13L109T14_2_InterconnectModule_L106F36T54_Expr;
		TransactionDetectors2_iTXBegin <= InterconnectModule_L99F13L109T14_2_InterconnectModule_L104F36T54_Index;
		TransactionDetectors2_iTXEnd <= Inputs_iLeft(2)(11);
		TransactionDetectors3_iRestart <= InterconnectModule_L99F13L109T14_3_InterconnectModule_L106F36T54_Expr;
		TransactionDetectors3_iTXBegin <= InterconnectModule_L99F13L109T14_3_InterconnectModule_L104F36T54_Index;
		TransactionDetectors3_iTXEnd <= Inputs_iLeft(3)(11);
		TransactionDetectors4_iRestart <= InterconnectModule_L99F13L109T14_4_InterconnectModule_L106F36T54_Expr;
		TransactionDetectors4_iTXBegin <= InterconnectModule_L99F13L109T14_4_InterconnectModule_L104F36T54_Index;
		TransactionDetectors4_iTXEnd <= Inputs_iLeft(4)(11);
		TransactionDetectors5_iRestart <= InterconnectModule_L99F13L109T14_5_InterconnectModule_L106F36T54_Expr;
		TransactionDetectors5_iTXBegin <= InterconnectModule_L99F13L109T14_5_InterconnectModule_L104F36T54_Index;
		TransactionDetectors5_iTXEnd <= Inputs_iLeft(5)(11);
		TransactionDetectors6_iRestart <= InterconnectModule_L99F13L109T14_6_InterconnectModule_L106F36T54_Expr;
		TransactionDetectors6_iTXBegin <= InterconnectModule_L99F13L109T14_6_InterconnectModule_L104F36T54_Index;
		TransactionDetectors6_iTXEnd <= Inputs_iLeft(6)(11);
		TransactionDetectors7_iRestart <= InterconnectModule_L99F13L109T14_7_InterconnectModule_L106F36T54_Expr;
		TransactionDetectors7_iTXBegin <= InterconnectModule_L99F13L109T14_7_InterconnectModule_L104F36T54_Index;
		TransactionDetectors7_iTXEnd <= Inputs_iLeft(7)(11);
		Encoder_iValues(0) <= TXBegin(0);
		Encoder_iValues(1) <= TXBegin(1);
		Encoder_iValues(2) <= TXBegin(2);
		Encoder_iValues(3) <= TXBegin(3);
		Encoder_iValues(4) <= TXBegin(4);
		Encoder_iValues(5) <= TXBegin(5);
		Encoder_iValues(6) <= TXBegin(6);
		Encoder_iValues(7) <= TXBegin(7);
		DuplexMux_iLeft(0) <= Inputs_iLeft(0);
		DuplexMux_iLeft(1) <= Inputs_iLeft(1);
		DuplexMux_iLeft(2) <= Inputs_iLeft(2);
		DuplexMux_iLeft(3) <= Inputs_iLeft(3);
		DuplexMux_iLeft(4) <= Inputs_iLeft(4);
		DuplexMux_iLeft(5) <= Inputs_iLeft(5);
		DuplexMux_iLeft(6) <= Inputs_iLeft(6);
		DuplexMux_iLeft(7) <= Inputs_iLeft(7);
		DuplexMux_iLeftAddr <= State_leftAddr;
		DuplexMux_iLeftAddrValid <= State_leftAddrValid;
		DuplexMux_iRight(0) <= Inputs_iRight(0);
		DuplexMux_iRight(1) <= Inputs_iRight(1);
		DuplexMux_iRight(2) <= Inputs_iRight(2);
		DuplexMux_iRight(3) <= Inputs_iRight(3);
		DuplexMux_iRightAddr <= State_rightAddr;
		DuplexMux_iRightAddrValid <= State_rightAddrValid;
		oLeft0_Payload_DataFlag <= muxLeft(0)(11);
		oLeft0_Payload_Data <= muxLeft(0)(10 downto 3);
		oLeft0_IsActive <= muxLeft(0)(2);
		oLeft0_Addr <= muxLeft(0)(1 downto 0);
		oLeft1_Payload_DataFlag <= muxLeft(1)(11);
		oLeft1_Payload_Data <= muxLeft(1)(10 downto 3);
		oLeft1_IsActive <= muxLeft(1)(2);
		oLeft1_Addr <= muxLeft(1)(1 downto 0);
		oLeft2_Payload_DataFlag <= muxLeft(2)(11);
		oLeft2_Payload_Data <= muxLeft(2)(10 downto 3);
		oLeft2_IsActive <= muxLeft(2)(2);
		oLeft2_Addr <= muxLeft(2)(1 downto 0);
		oLeft3_Payload_DataFlag <= muxLeft(3)(11);
		oLeft3_Payload_Data <= muxLeft(3)(10 downto 3);
		oLeft3_IsActive <= muxLeft(3)(2);
		oLeft3_Addr <= muxLeft(3)(1 downto 0);
		oMuxLeftData_Addr <= muxLeftData_Addr;
		oMuxLeftData_IsActive <= muxLeftData_IsActive;
		oMuxLeftData_Payload_Data <= muxLeftData_Payload_Data;
		oMuxLeftData_Payload_DataFlag <= muxLeftData_Payload_DataFlag;
		oRight0_Payload_DataFlag <= muxRight(0)(9);
		oRight0_Payload_Data <= muxRight(0)(8 downto 1);
		oRight0_IsActive <= muxRight(0)(0);
		oRight1_Payload_DataFlag <= muxRight(1)(9);
		oRight1_Payload_Data <= muxRight(1)(8 downto 1);
		oRight1_IsActive <= muxRight(1)(0);
		oRight2_Payload_DataFlag <= muxRight(2)(9);
		oRight2_Payload_Data <= muxRight(2)(8 downto 1);
		oRight2_IsActive <= muxRight(2)(0);
		oRight3_Payload_DataFlag <= muxRight(3)(9);
		oRight3_Payload_Data <= muxRight(3)(8 downto 1);
		oRight3_IsActive <= muxRight(3)(0);
		oRight4_Payload_DataFlag <= muxRight(4)(9);
		oRight4_Payload_Data <= muxRight(4)(8 downto 1);
		oRight4_IsActive <= muxRight(4)(0);
		oRight5_Payload_DataFlag <= muxRight(5)(9);
		oRight5_Payload_Data <= muxRight(5)(8 downto 1);
		oRight5_IsActive <= muxRight(5)(0);
		oRight6_Payload_DataFlag <= muxRight(6)(9);
		oRight6_Payload_Data <= muxRight(6)(8 downto 1);
		oRight6_IsActive <= muxRight(6)(0);
		oRight7_Payload_DataFlag <= muxRight(7)(9);
		oRight7_Payload_Data <= muxRight(7)(8 downto 1);
		oRight7_IsActive <= muxRight(7)(0);
		oRightAddr <= muxLeftData_Addr;
		oTransactions0 <= Transactions(0);
		oTransactions1 <= Transactions(1);
		oTransactions2 <= Transactions(2);
		oTransactions3 <= Transactions(3);
		oTransactions4 <= Transactions(4);
		oTransactions5 <= Transactions(5);
		oTransactions6 <= Transactions(6);
		oTransactions7 <= Transactions(7);
		oWaitForRestarts0 <= WaitForRestarts(0);
		oWaitForRestarts1 <= WaitForRestarts(1);
		oWaitForRestarts2 <= WaitForRestarts(2);
		oWaitForRestarts3 <= WaitForRestarts(3);
		oWaitForRestarts4 <= WaitForRestarts(4);
		oWaitForRestarts5 <= WaitForRestarts(5);
		oWaitForRestarts6 <= WaitForRestarts(6);
		oWaitForRestarts7 <= WaitForRestarts(7);
		DuplexMux_iLeft0_DuplexMux_iLeft_HardLink <= DuplexMux_iLeft(0);
		DuplexMux_iLeft1_DuplexMux_iLeft_HardLink <= DuplexMux_iLeft(1);
		DuplexMux_iLeft2_DuplexMux_iLeft_HardLink <= DuplexMux_iLeft(2);
		DuplexMux_iLeft3_DuplexMux_iLeft_HardLink <= DuplexMux_iLeft(3);
		DuplexMux_iLeft4_DuplexMux_iLeft_HardLink <= DuplexMux_iLeft(4);
		DuplexMux_iLeft5_DuplexMux_iLeft_HardLink <= DuplexMux_iLeft(5);
		DuplexMux_iLeft6_DuplexMux_iLeft_HardLink <= DuplexMux_iLeft(6);
		DuplexMux_iLeft7_DuplexMux_iLeft_HardLink <= DuplexMux_iLeft(7);
		DuplexMux_iLeftAddr_DuplexMux_iLeftAddr_HardLink <= DuplexMux_iLeftAddr;
		DuplexMux_iLeftAddrValid_DuplexMux_iLeftAddrValid_HardLink <= DuplexMux_iLeftAddrValid;
		DuplexMux_iRight0_DuplexMux_iRight_HardLink <= DuplexMux_iRight(0);
		DuplexMux_iRight1_DuplexMux_iRight_HardLink <= DuplexMux_iRight(1);
		DuplexMux_iRight2_DuplexMux_iRight_HardLink <= DuplexMux_iRight(2);
		DuplexMux_iRight3_DuplexMux_iRight_HardLink <= DuplexMux_iRight(3);
		DuplexMux_iRightAddr_DuplexMux_iRightAddr_HardLink <= DuplexMux_iRightAddr;
		DuplexMux_iRightAddrValid_DuplexMux_iRightAddrValid_HardLink <= DuplexMux_iRightAddrValid;
		DuplexMux_oLeft(0) <= DuplexMux_oLeft0_DuplexMux_oLeft_HardLink;
		DuplexMux_oLeft(1) <= DuplexMux_oLeft1_DuplexMux_oLeft_HardLink;
		DuplexMux_oLeft(2) <= DuplexMux_oLeft2_DuplexMux_oLeft_HardLink;
		DuplexMux_oLeft(3) <= DuplexMux_oLeft3_DuplexMux_oLeft_HardLink;
		DuplexMux_oMuxLeftData <= DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink;
		DuplexMux_oMuxRightData <= DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink;
		DuplexMux_oRight(0) <= DuplexMux_oRight0_DuplexMux_oRight_HardLink;
		DuplexMux_oRight(1) <= DuplexMux_oRight1_DuplexMux_oRight_HardLink;
		DuplexMux_oRight(2) <= DuplexMux_oRight2_DuplexMux_oRight_HardLink;
		DuplexMux_oRight(3) <= DuplexMux_oRight3_DuplexMux_oRight_HardLink;
		DuplexMux_oRight(4) <= DuplexMux_oRight4_DuplexMux_oRight_HardLink;
		DuplexMux_oRight(5) <= DuplexMux_oRight5_DuplexMux_oRight_HardLink;
		DuplexMux_oRight(6) <= DuplexMux_oRight6_DuplexMux_oRight_HardLink;
		DuplexMux_oRight(7) <= DuplexMux_oRight7_DuplexMux_oRight_HardLink;
		Encoder_iValues0_Encoder_iValues_HardLink <= Encoder_iValues(0);
		Encoder_iValues1_Encoder_iValues_HardLink <= Encoder_iValues(1);
		Encoder_iValues2_Encoder_iValues_HardLink <= Encoder_iValues(2);
		Encoder_iValues3_Encoder_iValues_HardLink <= Encoder_iValues(3);
		Encoder_iValues4_Encoder_iValues_HardLink <= Encoder_iValues(4);
		Encoder_iValues5_Encoder_iValues_HardLink <= Encoder_iValues(5);
		Encoder_iValues6_Encoder_iValues_HardLink <= Encoder_iValues(6);
		Encoder_iValues7_Encoder_iValues_HardLink <= Encoder_iValues(7);
		Encoder_HasActive <= Encoder_HasActive_Encoder_HasActive_HardLink;
		Encoder_MSBIndex <= Encoder_MSBIndex_Encoder_MSBIndex_HardLink;
		Encoder_MSBValue <= Encoder_MSBValue_Encoder_MSBValue_HardLink;
		TransactionDetectors0_iRestart_TransactionDetectors0_iRestart_HardLink <= TransactionDetectors0_iRestart;
		TransactionDetectors0_iTXBegin_TransactionDetectors0_iTXBegin_HardLink <= TransactionDetectors0_iTXBegin;
		TransactionDetectors0_iTXEnd_TransactionDetectors0_iTXEnd_HardLink <= TransactionDetectors0_iTXEnd;
		TransactionDetectors0_oTransaction <= TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink;
		TransactionDetectors0_oWaitForRestart <= TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink;
		TransactionDetectors1_iRestart_TransactionDetectors1_iRestart_HardLink <= TransactionDetectors1_iRestart;
		TransactionDetectors1_iTXBegin_TransactionDetectors1_iTXBegin_HardLink <= TransactionDetectors1_iTXBegin;
		TransactionDetectors1_iTXEnd_TransactionDetectors1_iTXEnd_HardLink <= TransactionDetectors1_iTXEnd;
		TransactionDetectors1_oTransaction <= TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink;
		TransactionDetectors1_oWaitForRestart <= TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink;
		TransactionDetectors2_iRestart_TransactionDetectors2_iRestart_HardLink <= TransactionDetectors2_iRestart;
		TransactionDetectors2_iTXBegin_TransactionDetectors2_iTXBegin_HardLink <= TransactionDetectors2_iTXBegin;
		TransactionDetectors2_iTXEnd_TransactionDetectors2_iTXEnd_HardLink <= TransactionDetectors2_iTXEnd;
		TransactionDetectors2_oTransaction <= TransactionDetectors2_oTransaction_TransactionDetectors2_oTransaction_HardLink;
		TransactionDetectors2_oWaitForRestart <= TransactionDetectors2_oWaitForRestart_TransactionDetectors2_oWaitForRestart_HardLink;
		TransactionDetectors3_iRestart_TransactionDetectors3_iRestart_HardLink <= TransactionDetectors3_iRestart;
		TransactionDetectors3_iTXBegin_TransactionDetectors3_iTXBegin_HardLink <= TransactionDetectors3_iTXBegin;
		TransactionDetectors3_iTXEnd_TransactionDetectors3_iTXEnd_HardLink <= TransactionDetectors3_iTXEnd;
		TransactionDetectors3_oTransaction <= TransactionDetectors3_oTransaction_TransactionDetectors3_oTransaction_HardLink;
		TransactionDetectors3_oWaitForRestart <= TransactionDetectors3_oWaitForRestart_TransactionDetectors3_oWaitForRestart_HardLink;
		TransactionDetectors4_iRestart_TransactionDetectors4_iRestart_HardLink <= TransactionDetectors4_iRestart;
		TransactionDetectors4_iTXBegin_TransactionDetectors4_iTXBegin_HardLink <= TransactionDetectors4_iTXBegin;
		TransactionDetectors4_iTXEnd_TransactionDetectors4_iTXEnd_HardLink <= TransactionDetectors4_iTXEnd;
		TransactionDetectors4_oTransaction <= TransactionDetectors4_oTransaction_TransactionDetectors4_oTransaction_HardLink;
		TransactionDetectors4_oWaitForRestart <= TransactionDetectors4_oWaitForRestart_TransactionDetectors4_oWaitForRestart_HardLink;
		TransactionDetectors5_iRestart_TransactionDetectors5_iRestart_HardLink <= TransactionDetectors5_iRestart;
		TransactionDetectors5_iTXBegin_TransactionDetectors5_iTXBegin_HardLink <= TransactionDetectors5_iTXBegin;
		TransactionDetectors5_iTXEnd_TransactionDetectors5_iTXEnd_HardLink <= TransactionDetectors5_iTXEnd;
		TransactionDetectors5_oTransaction <= TransactionDetectors5_oTransaction_TransactionDetectors5_oTransaction_HardLink;
		TransactionDetectors5_oWaitForRestart <= TransactionDetectors5_oWaitForRestart_TransactionDetectors5_oWaitForRestart_HardLink;
		TransactionDetectors6_iRestart_TransactionDetectors6_iRestart_HardLink <= TransactionDetectors6_iRestart;
		TransactionDetectors6_iTXBegin_TransactionDetectors6_iTXBegin_HardLink <= TransactionDetectors6_iTXBegin;
		TransactionDetectors6_iTXEnd_TransactionDetectors6_iTXEnd_HardLink <= TransactionDetectors6_iTXEnd;
		TransactionDetectors6_oTransaction <= TransactionDetectors6_oTransaction_TransactionDetectors6_oTransaction_HardLink;
		TransactionDetectors6_oWaitForRestart <= TransactionDetectors6_oWaitForRestart_TransactionDetectors6_oWaitForRestart_HardLink;
		TransactionDetectors7_iRestart_TransactionDetectors7_iRestart_HardLink <= TransactionDetectors7_iRestart;
		TransactionDetectors7_iTXBegin_TransactionDetectors7_iTXBegin_HardLink <= TransactionDetectors7_iTXBegin;
		TransactionDetectors7_iTXEnd_TransactionDetectors7_iTXEnd_HardLink <= TransactionDetectors7_iTXEnd;
		TransactionDetectors7_oTransaction <= TransactionDetectors7_oTransaction_TransactionDetectors7_oTransaction_HardLink;
		TransactionDetectors7_oWaitForRestart <= TransactionDetectors7_oWaitForRestart_TransactionDetectors7_oWaitForRestart_HardLink;
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L104F36T54_Index <= TXBegin(0);
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L104F36T54_Index <= TXBegin(1);
		InterconnectModule_L99F13L109T14_2_InterconnectModule_L104F36T54_Index <= TXBegin(2);
		InterconnectModule_L99F13L109T14_3_InterconnectModule_L104F36T54_Index <= TXBegin(3);
		InterconnectModule_L99F13L109T14_4_InterconnectModule_L104F36T54_Index <= TXBegin(4);
		InterconnectModule_L99F13L109T14_5_InterconnectModule_L104F36T54_Index <= TXBegin(5);
		InterconnectModule_L99F13L109T14_6_InterconnectModule_L104F36T54_Index <= TXBegin(6);
		InterconnectModule_L99F13L109T14_7_InterconnectModule_L104F36T54_Index <= TXBegin(7);
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F75T101_Index <= WaitForRestarts(0);
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F75T101_Index <= WaitForRestarts(1);
		InterconnectModule_L94F13L97T14_2_InterconnectModule_L96F75T101_Index <= WaitForRestarts(2);
		InterconnectModule_L94F13L97T14_3_InterconnectModule_L96F75T101_Index <= WaitForRestarts(3);
		InterconnectModule_L94F13L97T14_4_InterconnectModule_L96F75T101_Index <= WaitForRestarts(4);
		InterconnectModule_L94F13L97T14_5_InterconnectModule_L96F75T101_Index <= WaitForRestarts(5);
		InterconnectModule_L94F13L97T14_6_InterconnectModule_L96F75T101_Index <= WaitForRestarts(6);
		InterconnectModule_L94F13L97T14_7_InterconnectModule_L96F75T101_Index <= WaitForRestarts(7);
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
