Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 13 01:17:16 2024
| Host         : LeeJaePyeongDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   304 |
|    Minimum number of control sets                        |   304 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   155 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   304 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |   223 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     2 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             223 |           86 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             314 |          140 |
| Yes          | No                    | No                     |             465 |          104 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3307 |         1337 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PU_CTRL/r_enable_reg_1[0]                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_MAXPOOL/MAX_POOL/E[0]                                                                                         | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg0_reg[2]_0[0]                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_local_buffer_read_done_reg_1[0]                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_local_buffer_read_done_reg_0[0]                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/E[0]                                                                                       | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg0_reg[2]_0[0]                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/RESULT_RAM_CTRL/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/FILTER_RAM_CTRL/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/IMAGE_RAM_CTRL/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count                                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1_n_0                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_read_count[6]_i_2_n_0                                                                            | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_read_count[6]_i_1_n_0                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[17][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[13][7]_i_1__0_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[5][7]_i_1__0_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[18][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[20][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/clear                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_data[7]_i_1__0_n_0                                                |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_data[15]_i_1_n_0                                                  |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_data[7]_i_1__1_n_0                                                |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_data[23]_i_1_n_0                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_slice_width_count[7]_i_1_n_0                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[24][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_data[15]_i_1__0_n_0                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_data[23]_i_1__0_n_0                                                   |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_data[7]_i_1__2_n_0                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[17][7]_i_1__0_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[3][7]_i_1__0_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_data[7]_i_2_n_0                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_data[7]_i_1_n_0                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_filter_width_count                                                                               | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/clear                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_filter_height_count                                                                              | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_filter_height_count[7]_i_1_n_0                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_num_patch_width_count[7]_i_2_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/RSTC                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_num_patch_height_count                                                                           | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_num_patch_height_count[7]_i_1_n_0                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[12][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[13][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[11][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[0][7]_i_2_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[10][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[32][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[31][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[26][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[47][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[23][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[25][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[1][7]_i_1_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[14][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[29][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[30][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[2][7]_i_1_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[18][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[21][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[19][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[20][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[22][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[24][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[27][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[16][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[15][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[28][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[33][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[48][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[49][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[35][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[50][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[51][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[37][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[4][7]_i_1_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[52][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[44][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[34][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[39][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[3][7]_i_1_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[40][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[41][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[43][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[38][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[45][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[46][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[42][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[6][7]_i_1__0_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[36][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[54][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[57][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[59][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[60][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[62][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[58][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[63][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[66][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[67][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[68][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[56][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[64][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[55][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[53][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[5][7]_i_1_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[61][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[65][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[4][7]_i_1__0_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[21][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[22][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[25][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[14][7]_i_1__0_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[16][7]_i_1__0_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[28][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[29][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[7][7]_i_1__0_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[8][7]_i_1__0_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[15][7]_i_1__0_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[19][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[0][7]_i_2__0_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_MAXPOOL/MAX_POOL/r_reference[7]_i_1_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PU_CTRL/r_en_local_buffer_reg_4[0]                                                                         | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PU_CTRL/r_en_local_buffer_reg_3[0]                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/p_1_in[14]                                                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_count[7]_i_2_n_0                                                     | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_count[7]_i_1_n_0                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                        | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                        | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                        | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                        | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                        | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                        | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/p_1_in[2]                                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[6][7]_i_1_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_FILTER_RAM_READER/E[0]                                                                                              | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_enable_reg_2[0]                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_filter_height_count[7]_i_2__0_n_0                                                            | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_filter_height_count[7]_i_1__0_n_0                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_filter_channel_count                                                                         | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_enable_reg_1[0]                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_filter_number_count                                                                          | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_filter_number_count[7]_i_1_n_0                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[0][7]_i_2_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[13][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[15][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[16][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[11][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[17][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[14][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[10][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[12][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[19][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[18][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[21][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[28][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[30][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[1][7]_i_1_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[25][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[27][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[22][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[34][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[29][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[20][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[24][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[31][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[35][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[26][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[2][7]_i_1_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[23][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[33][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[32][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[3][7]_i_1_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[4][7]_i_1_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[5][7]_i_1_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[9][7]_i_1_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[8][7]_i_1_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_output_filter[7][7]_i_1_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_f2r_set_param_reg_1                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_slice_last                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_slice_number_count[7]_i_1__0_n_0                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_slice_width_count0                                                                           | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/RSTA                                                                |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/w_f2r_to_f2s_valid                                                                             | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/SR[0]                                                               |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_col_count                                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/clear                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_sys_cycle_count[7]_i_2_n_0                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/RSTA                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[17][7]_i_1_n_0                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[12][7]_i_1_n_0                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[14][7]_i_1_n_0                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[15][7]_i_1_n_0                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[5][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[13][7]_i_1_n_0                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[6][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[11][7]_i_1_n_0                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[4][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[16][7]_i_1_n_0                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[10][7]_i_1_n_0                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[3][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[1][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[0][7]_i_2_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[7][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[2][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[8][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_systolic_array[9][7]_i_1_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_channel_count[7]_i_2_n_0                                                                         | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/RSTA                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[8][7]_i_1_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[70][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[69][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[6][7]_i_1_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[7][7]_i_1_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[71][7]_i_1_n_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_image[9][7]_i_1_n_0                                                                       | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg[0]                                                    |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_slice_width_count0                                                                               | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_slice_height_count[7]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_slice_read_done_reg_2[0]                                                                         | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_slice_number_count[7]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_valid_reg_2[0]                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_row_count[7]_i_1__0_n_0                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_valid_reg_0[0]                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/CTRL/r_valid_reg[0]                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/CTRL/E[0]                                                                                              | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/CTRL/r_i2s_set_param_reg_3[0]                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_sys_cycle_count[7]_i_2__0_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/RSTC                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[10][7]_i_1__0_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[11][7]_i_1__0_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[12][7]_i_1__0_n_0                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[23][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[1][7]_i_1__0_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[26][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[27][7]_i_1_n_0                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[9][7]_i_1__0_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_systolic_array[2][7]_i_1__0_n_0                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg[0]                                                    |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/CTRL/next_state                                                                                        | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_en_ram_reg_0                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/r_en_ram_reg_0                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]       |                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_local_buffer_data_valid_reg_0                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_local_buffer_data_valid_reg                                             |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                      |                                                                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2s_set_param_reg_0[0]                                                                             | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/E[0]                                                                                      | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |               11 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |               13 |             26 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_97                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_96                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PU_CTRL/r_en_local_buffer_reg_1                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_89                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_88                                                        |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_72                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_71                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_91                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_90                                                        |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_93                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_92                                                        |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_74                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_73                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_87                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_86                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_95                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_94                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ram_data[31]_i_4[0]                                                                                  | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_0[2]                                                            |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                            | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PU_CTRL/r_set_param_reg_0[0]                                                                               | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_2                                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_1                                                         |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_0                                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_101                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_100                                                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_103                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_102                                                       |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_105                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_104                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_234                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_75                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_38                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_37                                                        |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_236                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_77                                                        |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_238                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_79                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_241                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_82                                                        |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_235                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_76                                                        |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_244                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_85                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_237                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_78                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_239                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_80                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_243                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_84                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_242                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_83                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_4                                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_3                                                         |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_99                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_98                                                        |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_240                                                                                  | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/slv_reg0_reg[2]_81                                                        |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                     |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                     |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/E[0]                                                                                                 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |               18 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/LOCAL_CTRL/r_i2c_set_param_reg_0[0]                                                                             | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |               23 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |               41 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/r_valid_reg_0[0]                                                                                   | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/SR[0]                                                                   |               31 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                     |               87 |            227 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2S/w_i2s_f2s_valid                                                                                    | design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PU_CTRL/RSTP                                                                    |               72 |            288 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


