# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Team4_Project_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Team4_Project_fast.vho}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity SixteenBySixteenRegister
# -- Compiling architecture structure of SixteenBySixteenRegister
# 
# do "Z:/230 labs/Team4Project/SixteenBySixteenRegister.do"
# vsim SixteenBySixteenRegister
# vsim SixteenBySixteenRegister 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.sixteenbysixteenregister(structure)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# ** Warning: Design size of 1 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# 
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# 
# add wave RegS
# add wave RegT
# add wave RegD
# add wave DataD
# add wave WE
# add wave reset
# add wave clock
# add wave dataS
# add wave dataT
# 
# force RegS 0000 0
# force RegT 0000 0
# force RegD 0000 0
# force DataD 0001000000010001 0
# force clock 0 0, 1 -repeat 10
# force WE 1 0
# force reset 0 0
# 
# run 60
#  
