8:-out_dir
80:/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1//rtlc.out
10:-pipe_flow
4:-vhf
91:/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1//hdlAnalyze_vhdlfile
25:-comment_transoff_regions
13:-lib_map_file
80:/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1//.jaguarc
112:+incdir+/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/vhd+/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga
17:+define+synthesis
