{"vcs1":{"timestamp_begin":1735208731.967024243, "rt":2.07, "ut":0.78, "st":0.26}}
{"vcselab":{"timestamp_begin":1735208734.125568470, "rt":1.43, "ut":0.24, "st":0.17}}
{"link":{"timestamp_begin":1735208735.614878235, "rt":0.41, "ut":0.18, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735208731.224825501}
{"VCS_COMP_START_TIME": 1735208731.224825501}
{"VCS_COMP_END_TIME": 1735208737.578753787}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331820}}
{"stitch_vcselab": {"peak_mem": 223364}}
