library ieee;
use ieee.std_logic_1164.all;

entity segments is
	port(
	a : out std_logic;
	b : out std_logic;
	c : out std_logic;
	d : out std_logic;
	e : out std_logic;
	f : out std_logic;
	g : out std_logic;
		);
end segments;

architecture codage of seg is

begin

	a <= 
	b <=
	c <=
	d <=
	e <=
	f <=
	g <=
end codage;		 