{
  "module_name": "i810_regs.h",
  "hash_id": "2ff8492f5b17eb01eb3119e4b2898a8e1b6b4e3910281c85de1ca2a5a7227cd0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/i810/i810_regs.h",
  "human_readable_source": " \n\n\n \n \n#ifndef __I810_REGS_H__\n#define __I810_REGS_H__\n\n \n#define FENCE                 0x02000                \n#define PGTBL_CTL             0x02020 \n#define PGTBL_ER              0x02024               \n#define    LRING              0x02030\n#define    IRING              0x02040\n#define HWS_PGA               0x02080 \n#define IPEIR                 0x02088\n#define IPEHR                 0x0208C \n#define INSTDONE              0x02090 \n#define NOPID                 0x02094\n#define HWSTAM                0x02098 \n#define IER                   0x020A0\n#define IIR                   0x020A4\n#define IMR                   0x020A8 \n#define ISR                   0x020AC \n#define EIR                   0x020B0 \n#define EMR                   0x020B4 \n#define ESR                   0x020B8 \n#define INSTPM                0x020C0\n#define INSTPS                0x020C4 \n#define BBP_PTR               0x020C8 \n#define ABB_SRT               0x020CC\n#define ABB_END               0x020D0\n#define DMA_FADD              0x020D4 \n#define FW_BLC                0x020D8\n#define MEM_MODE              0x020DC        \n\n \n#define DRT                   0x03000\n#define DRAMCL                0x03001\n#define DRAMCH                0x03002\n \n\n \n#define UI_SC_CTL             0x04008 \n\n \n#define HVSYNC                0x05000 \n#define GPIOA                 0x05010\n#define GPIOB                 0x05014 \n#define GPIOC                 0x0501C\n\n \n#define DCLK_0D               0x06000\n#define DCLK_1D               0x06004\n#define DCLK_2D               0x06008\n#define LCD_CLKD              0x0600C\n#define DCLK_0DS              0x06010\n#define PWR_CLKC              0x06014\n\n \n#define GTT                   0x10000  \n\n \n#define OVOADDR               0x30000\n#define DOVOSTA               0x30008\n#define GAMMA                 0x30010\n#define OBUF_0Y               0x30100\n#define OBUF_1Y               0x30104\n#define OBUF_0U               0x30108\n#define OBUF_0V               0x3010C\n#define OBUF_1U               0x30110\n#define OBUF_1V               0x30114 \n#define OVOSTRIDE             0x30118\n#define YRGB_VPH              0x3011C\n#define UV_VPH                0x30120\n#define HORZ_PH               0x30124\n#define INIT_PH               0x30128\n#define DWINPOS               0x3012C \n#define DWINSZ                0x30130\n#define SWID                  0x30134\n#define SWIDQW                0x30138\n#define SHEIGHT               0x3013F\n#define YRGBSCALE             0x30140 \n#define UVSCALE               0x30144\n#define OVOCLRCO              0x30148\n#define OVOCLRC1              0x3014C\n#define DCLRKV                0x30150\n#define DLCRKM                0x30154\n#define SCLRKVH               0x30158\n#define SCLRKVL               0x3015C\n#define SCLRKM                0x30160\n#define OVOCONF               0x30164\n#define OVOCMD                0x30168\n#define AWINPOS               0x30170\n#define AWINZ                 0x30174\n\n \n#define BR00                  0x40000\n#define BRO1                  0x40004\n#define BR02                  0x40008\n#define BR03                  0x4000C\n#define BR04                  0x40010\n#define BR05                  0x40014\n#define BR06                  0x40018\n#define BR07                  0x4001C\n#define BR08                  0x40020\n#define BR09                  0x40024\n#define BR10                  0x40028\n#define BR11                  0x4002C\n#define BR12                  0x40030\n#define BR13                  0x40034\n#define BR14                  0x40038\n#define BR15                  0x4003C\n#define BR16                  0x40040\n#define BR17                  0x40044\n#define BR18                  0x40048\n#define BR19                  0x4004C\n#define SSLADD                0x40074\n#define DSLH                  0x40078\n#define DSLRADD               0x4007C\n\n\n \n \n#define HTOTAL                0x60000\n#define HBLANK                0x60004\n#define HSYNC                 0x60008\n#define VTOTAL                0x6000C\n#define VBLANK                0x60010\n#define VSYNC                 0x60014\n#define LCDTV_C               0x60018\n#define OVRACT                0x6001C\n#define BCLRPAT               0x60020\n\n \n#define DISP_SL               0x70000\n#define DISP_SLC              0x70004\n#define PIXCONF               0x70008\n#define PIXCONF1              0x70009\n#define BLTCNTL               0x7000C\n#define SWF                   0x70014\n#define DPLYBASE              0x70020\n#define DPLYSTAS              0x70024\n#define CURCNTR               0x70080\n#define CURBASE               0x70084\n#define CURPOS                0x70088\n\n\n \n\n \n#define SMRAM                 0x10\n\n \n#define GR_INDEX              0x3CE\n#define GR_DATA               0x3CF\n\n#define GR10                  0x10\n#define GR11                  0x11\n\n \n#define CR_INDEX_MDA          0x3B4\n#define CR_INDEX_CGA          0x3D4\n#define CR_DATA_MDA           0x3B5\n#define CR_DATA_CGA           0x3D5\n\n#define CR30                  0x30\n#define CR31                  0x31\n#define CR32                  0x32\n#define CR33                  0x33\n#define CR35                  0x35\n#define CR39                  0x39\n#define CR40                  0x40\n#define CR41                  0x41\n#define CR42                  0x42\n#define CR70                  0x70\n#define CR80                  0x80 \n#define CR81                  0x82\n\n \n\n \n#define ST00                  0x3C2\n#define ST01_MDA              0x3BA\n#define ST01_CGA              0x3DA\n#define FRC_READ              0x3CA\n#define FRC_WRITE_MDA         0x3BA\n#define FRC_WRITE_CGA         0x3DA\n#define MSR_READ              0x3CC\n#define MSR_WRITE             0x3C2\n\n \n#define SR_INDEX              0x3C4\n#define SR_DATA               0x3C5\n\n#define SR01                  0x01\n#define SR02                  0x02\n#define SR03                  0x03\n#define SR04                  0x04\n#define SR07                  0x07\n\n \n#define GR00                  0x00   \n#define GR01                  0x01\n#define GR02                  0x02\n#define GR03                  0x03\n#define GR04                  0x04\n#define GR05                  0x05\n#define GR06                  0x06\n#define GR07                  0x07\n#define GR08                  0x08  \n\n \n#define ATTR_WRITE              0x3C0\n#define ATTR_READ               0x3C1\n\n \n\n \n#define CLUT_DATA             0x3C9         \n#define CLUT_INDEX_READ       0x3C7         \n#define CLUT_INDEX_WRITE      0x3C8         \n#define DACMASK               0x3C6\n\n \n#define CR00                  0x00\n#define CR01                  0x01\n#define CR02                  0x02\n#define CR03                  0x03\n#define CR04                  0x04\n#define CR05                  0x05\n#define CR06                  0x06\n#define CR07                  0x07\n#define CR08                  0x08\n#define CR09                  0x09\n#define CR0A                  0x0A\n#define CR0B                  0x0B\n#define CR0C                  0x0C\n#define CR0D                  0x0D\n#define CR0E                  0x0E\n#define CR0F                  0x0F\n#define CR10                  0x10\n#define CR11                  0x11\n#define CR12                  0x12\n#define CR13                  0x13\n#define CR14                  0x14\n#define CR15                  0x15\n#define CR16                  0x16\n#define CR17                  0x17\n#define CR18                  0x18\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}