

================================================================
== Vivado HLS Report for 'copyToPS'
================================================================
* Date:           Fri Aug 24 00:03:13 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.30|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  43227|  43227|  43227|  43227|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                                |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name           |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- copyToPSLoop_copyToPS_label2  |  43225|  43225|        27|          1|          1|  43200|    yes   |
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	29  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	2  / true
29 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %eventSlice, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str8, [7 x i8]* @p_str9, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%eventSlice_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventSlice_offset)"
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:17]

 <State 2> : 7.19ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %0 ], [ %indvar_flatten_next, %BurstBB35 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %tmp_mid2_v, %BurstBB35 ]" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %0 ], [ %j_1, %BurstBB35 ]"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i, i8 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i16 %p_shl to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i12 %p_shl1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 40 [1/1] (2.07ns)   --->   "%tmp_s = sub i17 %p_shl_cast, %p_shl1_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.42ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, -22336"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 43200, i64 43200, i64 43200)"
ST_2 : Operation 43 [1/1] (2.07ns)   --->   "%indvar_flatten_next = add i16 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 45 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %j, -16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.24ns)   --->   "%j_mid2 = select i1 %exitcond, i8 0, i8 %j" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.24ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i8 %i_3, i8 %i" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i_3, i8 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i16 %p_shl_mid1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i_3, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i12 %p_shl1_mid1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 53 [1/1] (2.07ns)   --->   "%tmp_mid1 = sub i17 %p_shl_cast_mid1, %p_shl1_cast_mid1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%tmp_mid2 = select i1 %exitcond, i17 %tmp_mid1, i17 %tmp_s" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%tmp_7_mid2 = sext i17 %tmp_mid2 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 56 [12/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns) (out node of the LUT)   --->   "%sum2 = add i32 %eventSlice_offset_re, %tmp_7_mid2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%eventSlice_addr = getelementptr i8* %eventSlice, i32 %sum2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 59 [20/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.91ns)   --->   "%j_1 = add i8 %j_mid2, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 4.52ns
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_cast = zext i8 %j_mid2 to i18" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_3 : Operation 62 [1/1] (4.52ns)   --->   "%mul = mul i18 %zext_cast, 274" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul, i32 14, i32 17)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_3 : Operation 64 [11/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [19/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [20/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 4.39ns
ST_4 : Operation 67 [10/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [18/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [19/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 4.39ns
ST_5 : Operation 70 [9/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [17/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [18/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 4.39ns
ST_6 : Operation 73 [8/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [16/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [17/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 4.39ns
ST_7 : Operation 76 [7/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [15/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [16/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 4.39ns
ST_8 : Operation 79 [6/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [14/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [15/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 4.39ns
ST_9 : Operation 82 [5/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [13/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [14/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.39ns
ST_10 : Operation 85 [4/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [12/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [13/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.39ns
ST_11 : Operation 88 [3/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [11/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [12/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.39ns
ST_12 : Operation 91 [2/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [10/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [11/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.39ns
ST_13 : Operation 94 [1/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 60" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [9/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [10/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.01ns
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_mid2_v, i6 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i14 %tmp to i15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_mid2_v, i2 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %tmp_63 to i15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 101 [1/1] (1.81ns)   --->   "%tmp_64 = sub i15 %p_shl4_cast, %p_shl5_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_71_cast = sext i15 %tmp_64 to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%newIndex2_cast = zext i8 %newIndex to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_14 : Operation 104 [1/1] (1.94ns)   --->   "%tmp_65 = add i16 %tmp_71_cast, %newIndex2_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_72_cast = sext i16 %tmp_65 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%glPLSlices_0_addr = getelementptr [32400 x i8]* @glPLSlices_0, i32 0, i32 %tmp_72_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%glPLSlices_1_addr = getelementptr [32400 x i8]* @glPLSlices_1, i32 0, i32 %tmp_72_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%glPLSlices_2_addr = getelementptr [32400 x i8]* @glPLSlices_2, i32 0, i32 %tmp_72_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%glPLSlices_3_addr = getelementptr [32400 x i8]* @glPLSlices_3, i32 0, i32 %tmp_72_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 110 [2/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_14 : Operation 111 [2/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_14 : Operation 112 [2/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_14 : Operation 113 [2/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_14 : Operation 114 [8/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [9/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 5.21ns
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%arrayNo = sext i4 %tmp_14 to i8" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i8 %arrayNo to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_15 : Operation 118 [1/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_15 : Operation 119 [1/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_15 : Operation 120 [1/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_15 : Operation 121 [1/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32400> <RAM>
ST_15 : Operation 122 [1/1] (1.95ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i16(i8 %glPLSlices_0_load, i8 %glPLSlices_1_load, i8 %glPLSlices_2_load, i8 %glPLSlices_3_load, i16 %arrayNo_cast) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [7/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [8/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.87ns
ST_16 : Operation 125 [6/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [7/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.87ns
ST_17 : Operation 127 [5/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [6/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.87ns
ST_18 : Operation 129 [4/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [5/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.87ns
ST_19 : Operation 131 [3/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [4/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.87ns
ST_20 : Operation 133 [2/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [3/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.53ns
ST_21 : Operation 135 [1/20] (3.86ns)   --->   "%tmp_15 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (1.66ns)   --->   "%tmp_16 = icmp eq i16 %tmp_15, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %ReqBB, label %BurstBB"
ST_21 : Operation 138 [2/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.30ns
ST_22 : Operation 139 [1/1] (7.30ns)   --->   "%eventSlice_addr_1_wr = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %eventSlice_addr, i32 240)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 140 [1/20] (3.86ns)   --->   "%tmp_17 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (1.66ns)   --->   "%tmp_18 = icmp eq i16 %tmp_17, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %RespBB, label %BurstBB35"

 <State 23> : 7.30ns
ST_23 : Operation 143 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %eventSlice_addr, i8 %tmp_8, i1 true)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 7.30ns
ST_24 : Operation 144 [5/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 7.30ns
ST_25 : Operation 145 [4/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 7.30ns
ST_26 : Operation 146 [3/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 7.30ns
ST_27 : Operation 147 [2/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 7.30ns
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @copyToPSLoop_copyToP)"
ST_28 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:20]
ST_28 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str1) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:20]
ST_28 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "br label %BurstBB"
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str1, i32 %tmp_4) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:22]
ST_28 : Operation 154 [1/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "br label %BurstBB35"
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "br label %1"

 <State 29> : 0.00ns
ST_29 : Operation 157 [1/1] (0.00ns)   --->   "ret void" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:24]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ eventSlice]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ eventSlice_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ glPLSlices_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_30            (specinterface    ) [ 000000000000000000000000000000]
eventSlice_offset_re   (read             ) [ 001111111111111111111111111110]
StgValue_32            (br               ) [ 011111111111111111111111111110]
indvar_flatten         (phi              ) [ 001111111111111111111100000000]
i                      (phi              ) [ 001000000000000000000000000000]
j                      (phi              ) [ 001000000000000000000000000000]
p_shl                  (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl_cast             (zext             ) [ 000000000000000000000000000000]
p_shl1                 (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl1_cast            (zext             ) [ 000000000000000000000000000000]
tmp_s                  (sub              ) [ 000000000000000000000000000000]
exitcond_flatten       (icmp             ) [ 001111111111111111111111111110]
StgValue_42            (speclooptripcount) [ 000000000000000000000000000000]
indvar_flatten_next    (add              ) [ 011111111111111111111111111110]
StgValue_44            (br               ) [ 000000000000000000000000000000]
i_3                    (add              ) [ 000000000000000000000000000000]
exitcond               (icmp             ) [ 000000000000000000000000000000]
j_mid2                 (select           ) [ 001111111111110000000000000000]
tmp_mid2_v             (select           ) [ 011111111111111111111111111110]
p_shl_mid1             (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl_cast_mid1        (zext             ) [ 000000000000000000000000000000]
p_shl1_mid1            (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl1_cast_mid1       (zext             ) [ 000000000000000000000000000000]
tmp_mid1               (sub              ) [ 000000000000000000000000000000]
tmp_mid2               (select           ) [ 000000000000000000000000000000]
tmp_7_mid2             (sext             ) [ 000000000000000000000000000000]
sum2                   (add              ) [ 000000000000000000000000000000]
eventSlice_addr        (getelementptr    ) [ 001111111111111111111111111110]
j_1                    (add              ) [ 011111111111111111111111111110]
zext_cast              (zext             ) [ 000000000000000000000000000000]
mul                    (mul              ) [ 000000000000000000000000000000]
tmp_14                 (partselect       ) [ 001011111111111100000000000000]
newIndex               (urem             ) [ 001000000000001000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl4_cast            (zext             ) [ 000000000000000000000000000000]
tmp_63                 (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl5_cast            (zext             ) [ 000000000000000000000000000000]
tmp_64                 (sub              ) [ 000000000000000000000000000000]
tmp_71_cast            (sext             ) [ 000000000000000000000000000000]
newIndex2_cast         (zext             ) [ 000000000000000000000000000000]
tmp_65                 (add              ) [ 000000000000000000000000000000]
tmp_72_cast            (sext             ) [ 000000000000000000000000000000]
glPLSlices_0_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_1_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_2_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_3_addr      (getelementptr    ) [ 001000000000000100000000000000]
arrayNo                (sext             ) [ 000000000000000000000000000000]
arrayNo_cast           (zext             ) [ 000000000000000000000000000000]
glPLSlices_0_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_1_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_2_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_3_load      (load             ) [ 000000000000000000000000000000]
tmp_8                  (mux              ) [ 001000000000000011111111000000]
tmp_15                 (urem             ) [ 000000000000000000000000000000]
tmp_16                 (icmp             ) [ 001000000000000000000011111110]
StgValue_137           (br               ) [ 000000000000000000000000000000]
eventSlice_addr_1_wr   (writereq         ) [ 000000000000000000000000000000]
tmp_17                 (urem             ) [ 000000000000000000000000000000]
tmp_18                 (icmp             ) [ 001000000000000000000001111110]
StgValue_142           (br               ) [ 000000000000000000000000000000]
StgValue_143           (write            ) [ 000000000000000000000000000000]
StgValue_148           (specloopname     ) [ 000000000000000000000000000000]
StgValue_149           (specloopname     ) [ 000000000000000000000000000000]
tmp_4                  (specregionbegin  ) [ 000000000000000000000000000000]
StgValue_151           (specpipeline     ) [ 000000000000000000000000000000]
StgValue_152           (br               ) [ 000000000000000000000000000000]
empty                  (specregionend    ) [ 000000000000000000000000000000]
eventSlice_addr_1_wr_1 (writeresp        ) [ 000000000000000000000000000000]
StgValue_155           (br               ) [ 000000000000000000000000000000]
StgValue_156           (br               ) [ 011111111111111111111111111110]
StgValue_157           (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eventSlice">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventSlice"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eventSlice_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventSlice_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="glPLSlices_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="glPLSlices_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="glPLSlices_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="glPLSlices_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="copyToPSLoop_copyToP"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="eventSlice_offset_re_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eventSlice_offset_re/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_writeresp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="20"/>
<pin id="107" dir="0" index="2" bw="9" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="eventSlice_addr_1_wr/22 eventSlice_addr_1_wr_1/24 "/>
</bind>
</comp>

<comp id="111" class="1004" name="StgValue_143_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="21"/>
<pin id="114" dir="0" index="2" bw="8" slack="8"/>
<pin id="115" dir="0" index="3" bw="1" slack="0"/>
<pin id="116" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_143/23 "/>
</bind>
</comp>

<comp id="120" class="1004" name="glPLSlices_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_0_addr/14 "/>
</bind>
</comp>

<comp id="127" class="1004" name="glPLSlices_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="16" slack="0"/>
<pin id="131" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_1_addr/14 "/>
</bind>
</comp>

<comp id="134" class="1004" name="glPLSlices_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_2_addr/14 "/>
</bind>
</comp>

<comp id="141" class="1004" name="glPLSlices_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_3_addr/14 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_0_load/14 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="15" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_1_load/14 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="15" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_2_load/14 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="15" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_3_load/14 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="j_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_shl_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_shl_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_shl1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_shl1_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="12" slack="0"/>
<pin id="229" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="exitcond_flatten_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="indvar_flatten_next_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="exitcond_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="j_mid2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_mid2_v_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_shl_mid1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_shl_cast_mid1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_shl1_mid1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_shl1_cast_mid1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_mid1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="12" slack="0"/>
<pin id="299" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_mid2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="17" slack="0"/>
<pin id="305" dir="0" index="2" bw="17" slack="0"/>
<pin id="306" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_7_mid2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="17" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_mid2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sum2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="17" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="eventSlice_addr_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="20"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eventSlice_addr/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="9" slack="0"/>
<pin id="334" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="j_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mul_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="10" slack="0"/>
<pin id="349" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_14_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="18" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="0" index="3" bw="6" slack="0"/>
<pin id="357" dir="1" index="4" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="0" index="1" bw="9" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="14" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="12"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_shl4_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="14" slack="0"/>
<pin id="376" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/14 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_63_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="12"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/14 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_shl5_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/14 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_64_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="0"/>
<pin id="392" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_64/14 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_71_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="0"/>
<pin id="397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_71_cast/14 "/>
</bind>
</comp>

<comp id="399" class="1004" name="newIndex2_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="1"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex2_cast/14 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_65_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="0"/>
<pin id="404" dir="0" index="1" bw="7" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/14 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_72_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_cast/14 "/>
</bind>
</comp>

<comp id="416" class="1004" name="arrayNo_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="12"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="arrayNo/15 "/>
</bind>
</comp>

<comp id="419" class="1004" name="arrayNo_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/15 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="0" index="2" bw="8" slack="0"/>
<pin id="427" dir="0" index="3" bw="8" slack="0"/>
<pin id="428" dir="0" index="4" bw="8" slack="0"/>
<pin id="429" dir="0" index="5" bw="8" slack="0"/>
<pin id="430" dir="1" index="6" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/15 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_16_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/21 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_18_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/22 "/>
</bind>
</comp>

<comp id="449" class="1005" name="eventSlice_offset_re_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eventSlice_offset_re "/>
</bind>
</comp>

<comp id="454" class="1005" name="exitcond_flatten_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="458" class="1005" name="indvar_flatten_next_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="464" class="1005" name="j_mid2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="1"/>
<pin id="466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_mid2_v_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="477" class="1005" name="eventSlice_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="20"/>
<pin id="479" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="eventSlice_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="j_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_14_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="12"/>
<pin id="490" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="493" class="1005" name="newIndex_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="1"/>
<pin id="495" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newIndex "/>
</bind>
</comp>

<comp id="498" class="1005" name="glPLSlices_0_addr_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="15" slack="1"/>
<pin id="500" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_0_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="glPLSlices_1_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="15" slack="1"/>
<pin id="505" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_1_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="glPLSlices_2_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="15" slack="1"/>
<pin id="510" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_2_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="glPLSlices_3_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="15" slack="1"/>
<pin id="515" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_3_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_8_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="8"/>
<pin id="520" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_16_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_18_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="72" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="74" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="78" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="119"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="120" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="127" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="134" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="141" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="184" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="184" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="210" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="172" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="172" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="184" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="195" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="195" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="250" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="244" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="184" pin="4"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="244" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="244" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="280" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="250" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="226" pin="2"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="256" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="310" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="0" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="172" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="256" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="56" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="378" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="374" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="395" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="148" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="153" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="158" pin="2"/><net_sink comp="423" pin=3"/></net>

<net id="435"><net_src comp="163" pin="2"/><net_sink comp="423" pin=4"/></net>

<net id="436"><net_src comp="419" pin="1"/><net_sink comp="423" pin=5"/></net>

<net id="441"><net_src comp="331" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="28" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="362" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="28" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="98" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="457"><net_src comp="232" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="238" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="467"><net_src comp="256" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="473"><net_src comp="264" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="480"><net_src comp="325" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="486"><net_src comp="337" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="491"><net_src comp="352" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="496"><net_src comp="314" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="501"><net_src comp="120" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="506"><net_src comp="127" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="511"><net_src comp="134" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="516"><net_src comp="141" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="521"><net_src comp="423" pin="6"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="526"><net_src comp="437" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="443" pin="2"/><net_sink comp="527" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eventSlice | {22 23 24 25 26 27 28 }
 - Input state : 
	Port: copyToPS : eventSlice_offset | {1 }
	Port: copyToPS : glPLSlices_0 | {14 15 }
	Port: copyToPS : glPLSlices_1 | {14 15 }
	Port: copyToPS : glPLSlices_2 | {14 15 }
	Port: copyToPS : glPLSlices_3 | {14 15 }
  - Chain level:
	State 1
	State 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_s : 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_44 : 2
		i_3 : 1
		exitcond : 1
		j_mid2 : 2
		tmp_mid2_v : 2
		p_shl_mid1 : 2
		p_shl_cast_mid1 : 3
		p_shl1_mid1 : 2
		p_shl1_cast_mid1 : 3
		tmp_mid1 : 4
		tmp_mid2 : 5
		tmp_7_mid2 : 6
		newIndex : 3
		sum2 : 7
		eventSlice_addr : 8
		tmp_15 : 1
		j_1 : 3
	State 3
		mul : 1
		tmp_14 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		p_shl4_cast : 1
		p_shl5_cast : 1
		tmp_64 : 2
		tmp_71_cast : 3
		tmp_65 : 4
		tmp_72_cast : 5
		glPLSlices_0_addr : 6
		glPLSlices_1_addr : 6
		glPLSlices_2_addr : 6
		glPLSlices_3_addr : 6
		glPLSlices_0_load : 7
		glPLSlices_1_load : 7
		glPLSlices_2_load : 7
		glPLSlices_3_load : 7
	State 15
		arrayNo_cast : 1
		tmp_8 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_16 : 1
		StgValue_137 : 2
	State 22
		tmp_18 : 1
		StgValue_142 : 2
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		empty : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_314           |    0    |   195   |   126   |
|   urem   |            grp_fu_331           |    0    |   635   |   487   |
|          |            grp_fu_362           |    0    |   635   |   487   |
|----------|---------------------------------|---------|---------|---------|
|          |    indvar_flatten_next_fu_238   |    0    |    0    |    23   |
|          |            i_3_fu_244           |    0    |    0    |    15   |
|    add   |           sum2_fu_320           |    0    |    0    |    39   |
|          |            j_1_fu_337           |    0    |    0    |    15   |
|          |          tmp_65_fu_402          |    0    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_s_fu_226          |    0    |    0    |    23   |
|    sub   |         tmp_mid1_fu_296         |    0    |    0    |    23   |
|          |          tmp_64_fu_389          |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            mul_fu_346           |    0    |    0    |    63   |
|----------|---------------------------------|---------|---------|---------|
|          |     exitcond_flatten_fu_232     |    0    |    0    |    13   |
|   icmp   |         exitcond_fu_250         |    0    |    0    |    11   |
|          |          tmp_16_fu_437          |    0    |    0    |    13   |
|          |          tmp_18_fu_443          |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |          j_mid2_fu_256          |    0    |    0    |    8    |
|  select  |        tmp_mid2_v_fu_264        |    0    |    0    |    8    |
|          |         tmp_mid2_fu_302         |    0    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|
|    mux   |           tmp_8_fu_423          |    0    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|
|   read   | eventSlice_offset_re_read_fu_98 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_104      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |    StgValue_143_write_fu_111    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           p_shl_fu_202          |    0    |    0    |    0    |
|          |          p_shl1_fu_214          |    0    |    0    |    0    |
|bitconcatenate|        p_shl_mid1_fu_272        |    0    |    0    |    0    |
|          |        p_shl1_mid1_fu_284       |    0    |    0    |    0    |
|          |            tmp_fu_367           |    0    |    0    |    0    |
|          |          tmp_63_fu_378          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        p_shl_cast_fu_210        |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_222       |    0    |    0    |    0    |
|          |      p_shl_cast_mid1_fu_280     |    0    |    0    |    0    |
|          |     p_shl1_cast_mid1_fu_292     |    0    |    0    |    0    |
|   zext   |         zext_cast_fu_343        |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_374       |    0    |    0    |    0    |
|          |        p_shl5_cast_fu_385       |    0    |    0    |    0    |
|          |      newIndex2_cast_fu_399      |    0    |    0    |    0    |
|          |       arrayNo_cast_fu_419       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        tmp_7_mid2_fu_310        |    0    |    0    |    0    |
|   sext   |        tmp_71_cast_fu_395       |    0    |    0    |    0    |
|          |        tmp_72_cast_fu_408       |    0    |    0    |    0    |
|          |          arrayNo_fu_416         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|          tmp_14_fu_352          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    0    |   1465  |   1445  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   eventSlice_addr_reg_477  |    8   |
|eventSlice_offset_re_reg_449|   32   |
|  exitcond_flatten_reg_454  |    1   |
|  glPLSlices_0_addr_reg_498 |   15   |
|  glPLSlices_1_addr_reg_503 |   15   |
|  glPLSlices_2_addr_reg_508 |   15   |
|  glPLSlices_3_addr_reg_513 |   15   |
|          i_reg_180         |    8   |
| indvar_flatten_next_reg_458|   16   |
|   indvar_flatten_reg_168   |   16   |
|         j_1_reg_483        |    8   |
|       j_mid2_reg_464       |    8   |
|          j_reg_191         |    8   |
|      newIndex_reg_493      |    8   |
|       tmp_14_reg_488       |    4   |
|       tmp_16_reg_523       |    1   |
|       tmp_18_reg_527       |    1   |
|        tmp_8_reg_518       |    8   |
|     tmp_mid2_v_reg_470     |    8   |
+----------------------------+--------+
|            Total           |   195  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_104  |  p0  |   2  |   1  |    2   |
|    grp_access_fu_148   |  p0  |   2  |  15  |   30   ||    9    |
|    grp_access_fu_153   |  p0  |   2  |  15  |   30   ||    9    |
|    grp_access_fu_158   |  p0  |   2  |  15  |   30   ||    9    |
|    grp_access_fu_163   |  p0  |   2  |  15  |   30   ||    9    |
| indvar_flatten_reg_168 |  p0  |   2  |  16  |   32   ||    9    |
|       grp_fu_314       |  p0  |   2  |   8  |   16   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   170  ||  12.383 ||    54   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |  1465  |  1445  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   54   |
|  Register |    -   |    -   |   195  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |  1660  |  1499  |
+-----------+--------+--------+--------+--------+
