==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485tffg1157-2'
INFO: [HLS 200-10] Analyzing design file '../hls_module/HLS_FMSYNTH.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 348.160 ; gain = 12.586 ; free physical = 888 ; free virtual = 25345
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 348.160 ; gain = 12.586 ; free physical = 959 ; free virtual = 25377
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1592.023 ; gain = 1256.449 ; free physical = 458 ; free virtual = 24293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::copysign' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:337) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:147) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysign' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::ceil' into 'ceil' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<int, double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'FM_Synth' (../hls_module/HLS_FMSYNTH.cpp:70) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1592.023 ; gain = 1256.449 ; free physical = 307 ; free virtual = 24231
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::copysign' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:337) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:147) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::copysign' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::generic_ceil<double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::ceil' into 'ceil' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<int, double>' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'FM_Synth' (../hls_module/HLS_FMSYNTH.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'FM_Synth' (../hls_module/HLS_FMSYNTH.cpp:70) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:140:18) to (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:170:1) in function 'hls::generic_ceil<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::generic_ceil<double>' into 'FM_Synth' (/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->../hls_module/HLS_FMSYNTH.cpp:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 2076.160 ; gain = 1740.586 ; free physical = 328 ; free virtual = 23760
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 2288.262 ; gain = 1952.688 ; free physical = 338 ; free virtual = 23522
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FM_Synth' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'FM_Synth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.59 seconds; current allocated memory: 1.627 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FM_Synth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FM_Synth/result_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FM_Synth/modulator_wave' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FM_Synth/modulator_phase' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FM_Synth/scale_factor' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FM_Synth/carrier_wave' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FM_Synth/carrier_phase' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FM_Synth/sync' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FM_Synth' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'change' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'position' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mod_octave' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'car_octave' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'sizes' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'mod_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'car_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'carrier_wave_values_s' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'Conversion' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'carrier_conversion' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'modulator_wave_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'modulator_conversion' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FM_Synth_mask_table1' to 'FM_Synth_mask_tabbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'notes' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'modulator_wave', 'modulator_phase', 'scale_factor', 'carrier_wave', 'carrier_phase' and 'sync' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'FM_Synth_fadd_32ns_32ns_32_4_full_dsp' to 'FM_Synth_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FM_Synth_fmul_32ns_32ns_32_2_max_dsp' to 'FM_Synth_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FM_Synth_sitofp_32ns_32_3' to 'FM_Synth_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FM_Synth_fpext_32ns_64_1' to 'FM_Synth_fpext_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FM_Synth_srem_32ns_5ns_32_36_seq' to 'FM_Synth_srem_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FM_Synth_srem_32ns_10ns_14_36_seq' to 'FM_Synth_srem_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FM_Synth_mac_muladd_10ns_14s_4ns_14_1' to 'FM_Synth_mac_mulaibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'FM_Synth_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FM_Synth_fmul_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FM_Synth_fpext_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FM_Synth_mac_mulaibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FM_Synth_sitofp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FM_Synth_srem_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'FM_Synth_srem_32nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FM_Synth'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.631 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'FM_Synth_srem_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'FM_Synth_srem_32nhbi_div'
INFO: [RTMG 210-279] Implementing memory 'FM_Synth_sizes_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FM_Synth_Conversion_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FM_Synth_mask_tabbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'FM_Synth_notes_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:24 ; elapsed = 00:01:33 . Memory (MB): peak = 2288.262 ; gain = 1952.688 ; free physical = 179 ; free virtual = 23505
INFO: [SYSC 207-301] Generating SystemC RTL for FM_Synth.
INFO: [VHDL 208-304] Generating VHDL RTL for FM_Synth.
INFO: [VLOG 209-307] Generating Verilog RTL for FM_Synth.
INFO: [HLS 200-112] Total elapsed time: 93.26 seconds; peak allocated memory: 1.631 GB.
