{"vcs1":{"timestamp_begin":1759392596.491982891, "rt":0.80, "ut":0.30, "st":0.15}}
{"vcselab":{"timestamp_begin":1759392597.350796890, "rt":0.55, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1759392597.946896077, "rt":0.22, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759392596.165059208}
{"VCS_COMP_START_TIME": 1759392596.165059208}
{"VCS_COMP_END_TIME": 1759392599.051832962}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog3 +notimingcheck"}
{"vcs1": {"peak_mem": 368536}}
{"vcselab": {"peak_mem": 229972}}
