regmap	,	V_13
ENOMEM	,	V_71
regmap_bulk_read	,	F_14
VC5_GLOBAL_REGISTER_GLOBAL_RESET	,	V_43
i2c_client	,	V_63
DIV_ROUND_UP	,	F_11
hwdata	,	V_30
vc5_regmap_config	,	V_75
hw	,	V_5
vc5_fod_recalc_rate	,	F_20
"unable to add clk provider\n"	,	L_9
dev	,	V_2
VC5_OUT_DIV_CONTROL_RESET	,	V_50
clk_unregister_fixed_rate	,	F_48
vc5_clk_out_ops	,	V_93
vc5_mux_set_rate	,	F_12
model	,	V_58
id	,	V_65
vc5_probe	,	F_35
VC5_REF_DIVIDER_SEL_PREDIV2	,	V_26
init	,	V_67
"internal-xtal"	,	L_6
vc5_map_index_to_output	,	F_34
i2c_get_clientdata	,	F_50
VC5_PRIM_SRC_SHDN	,	V_14
regmap_read	,	F_4
vc5	,	V_7
index	,	V_16
chip_info	,	V_54
of_device_get_match_data	,	F_38
VC5_REF_DIVIDER	,	V_25
do_div	,	F_17
VC5_OUT_DIV_INT	,	F_21
__clk_get_name	,	F_44
VC5_MUX_IN_CLKIN	,	V_19
clk_pll	,	V_87
of_node	,	V_94
GFP_KERNEL	,	V_70
device	,	V_1
vc5_clk_out_names	,	V_92
vc5_clk_out_unprepare	,	F_28
flags	,	V_77
vc5_fod_ops	,	V_90
extclk	,	V_49
vc5_hw_data	,	V_29
vc5_pll_set_rate	,	F_18
"xin"	,	L_3
VC5_OUT_DIV_CONTROL_SEL_EXT	,	V_46
VC5_OUT_DIV_CONTROL_EN_FOD	,	V_47
vc5_of_clk_get	,	F_32
clk_mux	,	V_8
of_phandle_args	,	V_51
VC5_CLK_OUTPUT_CFG	,	F_27
devm_regmap_init_i2c	,	F_41
VC5_VCO_CTRL_AND_PREDIV	,	V_23
vc5_fod_set_rate	,	F_25
clk_hw	,	V_4
vc5_clk_out_get_parent	,	F_29
VC5_PRIM_SRC_SHDN_EN_CLKIN	,	V_11
u8	,	T_1
devm_clk_hw_register	,	F_46
vc5_pll_ops	,	V_85
"Invalid clock input configuration (%02x)\n"	,	L_1
VC5_REF_DIVIDER_REF_DIV	,	F_9
vc5_clk_out_set_parent	,	F_31
pin_clkin	,	V_74
vc5_driver_data	,	V_6
regmap_bulk_write	,	F_19
EPROBE_DEFER	,	V_73
VC5_MUX_IN_XIN	,	V_20
VC5_OUT_DIV_CONTROL_SELB_NORM	,	V_45
vc5_pll_round_rate	,	F_15
VC5_OUT_DIV_FRAC	,	F_22
n	,	V_59
num_parents	,	V_76
regmap_update_bits	,	F_7
EINVAL	,	V_18
of_clk_del_provider	,	F_51
i2c_set_clientdata	,	F_37
VC5_FEEDBACK_INT_DIV	,	V_34
CLK_SET_RATE_PARENT	,	V_86
"clkin"	,	L_4
clk_fod	,	V_91
VC5_OUT_DIV_CONTROL	,	F_30
clk_out_cnt	,	V_55
ERR_PTR	,	F_33
"no input clock specified!\n"	,	L_7
data	,	V_41
div_int	,	V_31
num	,	V_40
VC5_PLL_VCO_MIN	,	V_35
clk_init_data	,	V_66
od_int	,	V_38
VC5_CLK_OUTPUT_CFG1_EN_CLKBUF	,	V_44
reg	,	V_3
u32	,	T_2
err_clk	,	V_83
prediv	,	V_22
i2c_device_id	,	V_64
ret	,	V_69
IDT_VC5_5P49V5935	,	V_62
"unable to register %s\n"	,	L_8
clk_fod_cnt	,	V_88
IDT_VC5_5P49V5933	,	V_60
div64_u64	,	F_23
vc5_fod_round_rate	,	F_24
PTR_ERR	,	F_40
vc5_mux_ops	,	V_82
div_frc	,	V_32
f_in	,	V_37
vc5_fod_names	,	V_89
clkspec	,	V_52
ops	,	V_81
name	,	V_79
idiv	,	V_28
"failed to allocate register map\n"	,	L_5
od_frc	,	V_39
fb	,	V_33
fodclkmask	,	V_48
idx	,	V_53
IDT_VC5_5P49V5923	,	V_61
devm_kzalloc	,	F_36
vc5_mux_names	,	V_80
VC5_GLOBAL_REGISTER	,	V_42
VC5_HAS_INTERNAL_XTAL	,	V_78
vc5_model	,	V_57
vc5_mux_set_parent	,	F_6
vc5_mux_recalc_rate	,	F_8
vc5_mux_get_parent	,	F_2
vc5_pll_recalc_rate	,	F_13
vc5_clk_out_prepare	,	F_26
dev_err	,	F_43
VC5_PRIM_SRC_SHDN_EN_XTAL	,	V_10
vc5_remove	,	F_49
pin_xin	,	V_72
parent_rate	,	V_21
rate	,	V_27
clk_out	,	V_56
client	,	V_15
mask	,	V_9
vc5_regmap_is_writeable	,	F_1
devm_clk_get	,	F_39
src	,	V_12
VC5_PLL_VCO_MAX	,	V_36
dev_warn	,	F_5
"Invalid clock output configuration (%02x)\n"	,	L_2
VC5_VCO_CTRL_AND_PREDIV_BYPASS_PREDIV	,	V_24
BIT	,	F_16
clk_mux_ins	,	V_17
container_of	,	F_3
u64	,	T_3
parent_names	,	V_68
vc5_mux_round_rate	,	F_10
vc5_pll_names	,	V_84
of_clk_add_hw_provider	,	F_47
clk_register_fixed_rate	,	F_45
IS_ERR	,	F_42
