@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"C:\Program Files\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Valery Garibay\Documents\6_semestre\arqui\shiftRL00\shiftRL00.vhdl":6:7:6:15|Top entity is set to shiftRL00.
@N: CD630 :"C:\Users\Valery Garibay\Documents\6_semestre\arqui\shiftRL00\shiftRL00.vhdl":6:7:6:15|Synthesizing work.shiftrl00.shiftrl0.
@N|Running in 64-bit mode

