

================================================================
== Vitis HLS Report for 'operator_1'
================================================================
* Date:           Tue Feb  8 11:02:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.913 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380  |operator_1_Pipeline_VITIS_LOOP_627_1  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391   |operator_1_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402   |operator_1_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417  |operator_1_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433   |operator_1_Pipeline_VITIS_LOOP_21_1   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     381|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     842|     972|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     453|    -|
|Register         |        -|     -|     687|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1529|    1806|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U334              |fadd_32ns_32ns_32_4_full_dsp_1        |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U335                 |fcmp_32ns_32ns_1_2_no_dsp_1           |        0|   0|    0|    0|    0|
    |mux_32_32_1_1_U336                               |mux_32_32_1_1                         |        0|   0|    0|   14|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417  |operator_1_Pipeline_VITIS_LOOP_104_3  |        0|   0|  166|  162|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433   |operator_1_Pipeline_VITIS_LOOP_21_1   |        0|   0|  103|   60|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380  |operator_1_Pipeline_VITIS_LOOP_627_1  |        0|   0|   71|  205|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391   |operator_1_Pipeline_VITIS_LOOP_84_1   |        0|   0|   75|  178|    0|
    |grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402   |operator_1_Pipeline_VITIS_LOOP_92_2   |        0|   0|  200|  139|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   2|  842|  972|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln100_2_fu_698_p2   |         +|   0|  0|   4|           3|           3|
    |add_ln100_fu_684_p2     |         +|   0|  0|   4|           3|           3|
    |add_ln104_fu_720_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln643_1_fu_492_p2   |         +|   0|  0|  13|           6|           2|
    |add_ln643_fu_481_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln648_fu_567_p2     |         +|   0|  0|  39|          32|           3|
    |base_fu_673_p2          |         +|   0|  0|   4|           2|           1|
    |tmp_107_fu_693_p2       |         +|   0|  0|  39|          32|          32|
    |sub_i1_fu_557_p2        |         -|   0|  0|  39|           1|          32|
    |sub_ln643_fu_469_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln92_fu_668_p2      |         -|   0|  0|   4|           3|           2|
    |and_ln642_fu_543_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_629_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_5_fu_714_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln104_fu_704_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln642_1_fu_531_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln642_fu_525_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_5_fu_617_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln77_fu_611_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln92_fu_643_p2     |      icmp|   0|  0|  20|          32|           2|
    |or_ln642_fu_537_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_623_p2       |        or|   0|  0|   2|           1|           1|
    |phitmp17_fu_809_p3      |    select|   0|  0|  32|           1|          32|
    |phitmp18_fu_816_p3      |    select|   0|  0|  32|           1|          32|
    |phitmp_fu_802_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln104_fu_726_p3  |    select|   0|  0|   3|           1|           2|
    |xor_ln92_fu_649_p2      |       xor|   0|  0|   2|           2|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 381|         205|         202|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_num16_0_reg_227                     |    9|          2|   32|         64|
    |agg_result_num16_3_reg_262                     |    9|          2|   32|         64|
    |agg_result_num2_0_reg_239                      |    9|          2|   32|         64|
    |agg_result_num2_3_reg_273                      |    9|          2|   32|         64|
    |agg_result_num_0_reg_215                       |    9|          2|   32|         64|
    |agg_result_num_3_reg_251                       |    9|          2|   32|         64|
    |agg_result_p_0_reg_296                         |    9|          2|    3|          6|
    |ap_NS_fsm                                      |  111|         22|    1|         22|
    |ap_phi_mux_base_0_lcssa_i2023_phi_fu_288_p4    |    9|          2|    2|          4|
    |ap_phi_mux_phi_ln665_1_phi_fu_328_p12          |    9|          2|   32|         64|
    |ap_phi_mux_phi_ln665_2_phi_fu_346_p12          |    9|          2|   32|         64|
    |ap_phi_mux_phi_ln665_phi_fu_310_p12            |    9|          2|   32|         64|
    |ap_phi_mux_this_p_write_assign_phi_fu_365_p12  |    9|          2|   32|         64|
    |ap_return_0                                    |    9|          2|   32|         64|
    |ap_return_1                                    |    9|          2|   32|         64|
    |ap_return_2                                    |    9|          2|   32|         64|
    |ap_return_3                                    |    9|          2|   32|         64|
    |base_0_lcssa_i2023_reg_284                     |    9|          2|    2|          4|
    |grp_fu_450_p0                                  |   14|          3|   32|         96|
    |phi_ln665_1_reg_325                            |   31|          6|   32|        192|
    |phi_ln665_2_reg_343                            |   31|          6|   32|        192|
    |phi_ln665_reg_307                              |   31|          6|   32|        192|
    |this_1_address0                                |   20|          4|    6|         24|
    |this_1_address1                                |   14|          3|    6|         18|
    |this_1_address2                                |   14|          3|    6|         18|
    |this_1_ce0                                     |   14|          3|    1|          3|
    |this_p_write_assign_reg_361                    |   20|          4|   32|        128|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          |  453|         94|  635|       1795|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_ln648_reg_1013                                            |  32|   0|   32|          0|
    |agg_result_num16_0_reg_227                                    |  32|   0|   32|          0|
    |agg_result_num16_3_reg_262                                    |  32|   0|   32|          0|
    |agg_result_num2_0_reg_239                                     |  32|   0|   32|          0|
    |agg_result_num2_3_reg_273                                     |  32|   0|   32|          0|
    |agg_result_num_0_reg_215                                      |  32|   0|   32|          0|
    |agg_result_num_3_reg_251                                      |  32|   0|   32|          0|
    |agg_result_p_0_reg_296                                        |   3|   0|    3|          0|
    |and_ln642_reg_971                                             |   1|   0|    1|          0|
    |and_ln77_reg_1038                                             |   1|   0|    1|          0|
    |ap_CS_fsm                                                     |  21|   0|   21|          0|
    |ap_return_0_preg                                              |  32|   0|   32|          0|
    |ap_return_1_preg                                              |  32|   0|   32|          0|
    |ap_return_2_preg                                              |  32|   0|   32|          0|
    |ap_return_3_preg                                              |  32|   0|   32|          0|
    |base_0_lcssa_i2023_reg_284                                    |   2|   0|    2|          0|
    |empty_54_reg_1042                                             |   2|   0|    2|          0|
    |empty_reg_966                                                 |   6|   0|    6|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_21_1_fu_433_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_627_1_fu_380_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_391_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_402_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln104_reg_1076                                           |   1|   0|    1|          0|
    |icmp_ln92_reg_1048                                            |   1|   0|    1|          0|
    |phi_ln665_1_reg_325                                           |  32|   0|   32|          0|
    |phi_ln665_2_reg_343                                           |  32|   0|   32|          0|
    |phi_ln665_reg_307                                             |  32|   0|   32|          0|
    |select_ln104_reg_1080                                         |   3|   0|    3|          0|
    |sub_i1_reg_979                                                |  32|   0|   32|          0|
    |sub_ln643_reg_946                                             |   6|   0|    6|          0|
    |this_1_addr_8_reg_956                                         |   6|   0|    6|          0|
    |this_1_addr_9_reg_961                                         |   6|   0|    6|          0|
    |this_1_addr_reg_951                                           |   6|   0|    6|          0|
    |this_1_load_15_reg_984                                        |  32|   0|   32|          0|
    |this_1_load_16_reg_992                                        |  32|   0|   32|          0|
    |this_1_load_17_reg_1000                                       |  32|   0|   32|          0|
    |this_p_write_assign_reg_361                                   |  32|   0|   32|          0|
    |tmp_104_reg_975                                               |   1|   0|    1|          0|
    |tmp_105_reg_1018                                              |   1|   0|    1|          0|
    |trunc_ln648_reg_1008                                          |   3|   0|    3|          0|
    |trunc_ln655_reg_1022                                          |   2|   0|    2|          0|
    |xor_ln92_reg_1052                                             |   2|   0|    2|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 687|   0|  687|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|    operator+.1|  return value|
|ap_return_0      |  out|   32|  ap_ctrl_hs|    operator+.1|  return value|
|ap_return_1      |  out|   32|  ap_ctrl_hs|    operator+.1|  return value|
|ap_return_2      |  out|   32|  ap_ctrl_hs|    operator+.1|  return value|
|ap_return_3      |  out|   32|  ap_ctrl_hs|    operator+.1|  return value|
|p_read           |   in|   32|     ap_none|         p_read|        scalar|
|p_read1          |   in|   32|     ap_none|        p_read1|        scalar|
|p_read2          |   in|   32|     ap_none|        p_read2|        scalar|
|this_p_read      |   in|   32|     ap_none|    this_p_read|        scalar|
|this_1_address0  |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce0       |  out|    1|   ap_memory|         this_1|         array|
|this_1_q0        |   in|   32|   ap_memory|         this_1|         array|
|this_1_address1  |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce1       |  out|    1|   ap_memory|         this_1|         array|
|this_1_q1        |   in|   32|   ap_memory|         this_1|         array|
|this_1_address2  |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce2       |  out|    1|   ap_memory|         this_1|         array|
|this_1_q2        |   in|   32|   ap_memory|         this_1|         array|
|this_1_offset    |   in|    4|     ap_none|  this_1_offset|        scalar|
|n                |   in|   32|     ap_none|              n|        scalar|
+-----------------+-----+-----+------------+---------------+--------------+

