// Seed: 2892777272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout tri1 id_3;
  input wire id_2;
  input wire id_1;
  logic id_5 = -1;
  assign id_3 = id_2 - -1;
  wire id_6;
  wire id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input supply0 id_7
);
  id_9 :
  assert property (@(posedge 1) -1'b0)
  else $signed(38);
  ;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
  assign id_10 = 1;
  wire id_11;
endmodule
