# Table of contents

* [Welcome](README.md)

## Recap from NTU SC1005

* [Boolean Algebra](recap-from-ntu-sc1005/boolean-algebra/README.md)
  * [Combinational](recap-from-ntu-sc1005/boolean-algebra/combinational.md)
* [Digital Circuit](recap-from-ntu-sc1005/digital-circuit/README.md)
  * [Verilog Intro](recap-from-ntu-sc1005/digital-circuit/verilog-intro.md)
  * [Combinational Circuit](recap-from-ntu-sc1005/digital-circuit/combinational-circuit.md)

## Textbook

* [From Zero To One](textbook/from-zero-to-one/README.md)
  * [Number Systems](textbook/from-zero-to-one/number-systems.md)
  * [Logic Gates](textbook/from-zero-to-one/logic-gates.md)
  * [Beneath the Digital Abstraction](textbook/from-zero-to-one/beneath-the-digital-abstraction.md)
  * [CMOS Transistors](textbook/from-zero-to-one/cmos-transistors.md)
  * [A Small Recap](textbook/from-zero-to-one/a-small-recap.md)
* [Combinational Logic Design](textbook/combinational-logic-design/README.md)
  * [Boolean Equations](textbook/combinational-logic-design/boolean-equations.md)
  * [Boolean Algebra](textbook/combinational-logic-design/boolean-algebra.md)
  * [Multilevel Combinational Logic](textbook/combinational-logic-design/multilevel-combinational-logic.md)
  * [Combinational Building Blocks](textbook/combinational-logic-design/combinational-building-blocks.md)
  * [Timing](textbook/combinational-logic-design/timing.md)
* [Sequential Logic Design](textbook/sequential-logic-design/README.md)
  * [Latches and Flip-Flops](textbook/sequential-logic-design/latches-and-flip-flops.md)
  * [Synchronous Logic Design](textbook/sequential-logic-design/synchronous-logic-design.md)
  * [Finite State Machines](textbook/sequential-logic-design/finite-state-machines.md)
  * [Parallelism](textbook/sequential-logic-design/parallelism.md)
* [Hardware Description Languages](textbook/hardware-description-languages/README.md)
  * [Combinational Logic](textbook/hardware-description-languages/combinational-logic.md)
  * [Structural Modeling](textbook/hardware-description-languages/structural-modeling.md)
  * [Sequential Logic](textbook/hardware-description-languages/sequential-logic.md)
  * [More Combinational Logic](textbook/hardware-description-languages/more-combinational-logic.md)
  * [Finite State Machine](textbook/hardware-description-languages/finite-state-machine.md)
  * [Data Types](textbook/hardware-description-languages/data-types.md)
  * [Parameterized Modules](textbook/hardware-description-languages/parameterized-modules.md)
  * [Testbench](textbook/hardware-description-languages/testbench.md)
  * [More Verilog](textbook/hardware-description-languages/more-verilog.md)
* [Digital Building Blocks](textbook/digital-building-blocks/README.md)
  * [Arithmetic Circuits](textbook/digital-building-blocks/arithmetic-circuits.md)
  * [Sequential Building Blocks](textbook/digital-building-blocks/sequential-building-blocks.md)
  * [Memory Arrays](textbook/digital-building-blocks/memory-arrays.md)
  * [Logic Arrays](textbook/digital-building-blocks/logic-arrays.md)
* [Architecture](textbook/architecture/README.md)
  * [Assembly Language](textbook/architecture/assembly-language.md)
  * [Programming](textbook/architecture/programming.md)

## Lab

* [FPGA Design Tips](lab/fpga-design-tips.md)
* [RISC-V Resources](lab/risc-v-resources.md)
* [Preparation - CS2100DE](lab/preparation-cs2100de/README.md)
  * [Lab 01](lab/preparation-cs2100de/lab-01.md)
  * [Lab 02](lab/preparation-cs2100de/lab-02.md)
  * [Lab 03](lab/preparation-cs2100de/lab-03.md)
  * [Lab 04](lab/preparation-cs2100de/lab-04.md)
* [Lab 01 - Get prepare](lab/lab-01-get-prepare.md)
