// Seed: 2613300155
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1) id_4 = id_6;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    output tri0  id_2,
    input  wire  id_3,
    output wire  id_4,
    input  tri0  id_5,
    input  tri   id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
