
---------- Begin Simulation Statistics ----------
final_tick                                 2432640500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125118                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724068                       # Number of bytes of host memory used
host_op_rate                                   230144                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.58                       # Real time elapsed on the host
host_tick_rate                               79542615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826437                       # Number of instructions simulated
sim_ops                                       7038456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002433                       # Number of seconds simulated
sim_ticks                                  2432640500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5095730                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3577851                       # number of cc regfile writes
system.cpu.committedInsts                     3826437                       # Number of Instructions Simulated
system.cpu.committedOps                       7038456                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.271491                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.271491                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    214963                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142593                       # number of floating regfile writes
system.cpu.idleCycles                          218618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83939                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980356                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.885359                       # Inst execution rate
system.cpu.iew.exec_refs                      1558642                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     481268                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  489395                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1216168                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                224                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8335                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               614348                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10330670                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1077374                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            169192                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9172802                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5603                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                215394                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80395                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                225181                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            313                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46700                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37239                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12879108                       # num instructions consuming a value
system.cpu.iew.wb_count                       9062733                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532889                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6863130                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.862735                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9121033                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15159518                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8740020                       # number of integer regfile writes
system.cpu.ipc                               0.786478                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.786478                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181974      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6850074     73.33%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20478      0.22%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631992      6.77%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1296      0.01%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31281      0.33%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12003      0.13%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8637      0.09%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             517      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             207      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1025865     10.98%     93.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              444960      4.76%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77307      0.83%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51709      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9341994                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  225427                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              433279                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       193904                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             350640                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      136676                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014630                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  109549     80.15%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    441      0.32%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     59      0.04%     80.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    96      0.07%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3412      2.50%     83.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4913      3.59%     86.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12714      9.30%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5492      4.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9071269                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           23051828                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8868829                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13272508                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10328013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9341994                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2657                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3292208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17779                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2442                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4194624                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4646664                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.010473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.320931                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2101304     45.22%     45.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              363058      7.81%     53.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              489259     10.53%     63.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              452721      9.74%     73.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401181      8.63%     81.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              308725      6.64%     88.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              287600      6.19%     94.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              174222      3.75%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               68594      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4646664                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.920134                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            223342                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152918                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1216168                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              614348                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3397485                       # number of misc regfile reads
system.cpu.numCycles                          4865282                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           11910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        54884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          734                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       110281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            734                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4659                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3531                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3032                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3985                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3985                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4659                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23851                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23851                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23851                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       779200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       779200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  779200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8644                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8644    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8644                       # Request fanout histogram
system.membus.reqLayer2.occupancy            31220000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           45817000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39950                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        28751                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22108                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15446                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15446                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22365                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        66837                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        98840                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                165677                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2846208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3728128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6574336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7279                       # Total snoops (count)
system.tol2bus.snoopTraffic                    225984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62676                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011791                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61937     98.82%     98.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    739      1.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62676                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102468500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49551992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          33551988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                20163                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26588                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46751                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               20163                       # number of overall hits
system.l2.overall_hits::.cpu.data               26588                       # number of overall hits
system.l2.overall_hits::total                   46751                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2202                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6444                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8646                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2202                       # number of overall misses
system.l2.overall_misses::.cpu.data              6444                       # number of overall misses
system.l2.overall_misses::total                  8646                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    180346500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    502581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        682927500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    180346500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    502581000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       682927500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            22365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33032                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55397                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           22365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33032                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55397                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.098457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.195084                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156073                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.098457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.195084                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156073                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81901.226158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77992.085661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78987.682165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81901.226158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77992.085661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78987.682165                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3531                       # number of writebacks
system.l2.writebacks::total                      3531                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8645                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8645                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    158336500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    438056500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    596393000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    158336500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    438056500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    596393000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.098457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.195053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156055                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.098457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.195053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156055                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71905.767484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67989.523514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68987.044534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71905.767484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67989.523514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68987.044534                       # average overall mshr miss latency
system.l2.replacements                           7279                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25220                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25220                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25220                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25220                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22107                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22107                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             11461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11461                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3985                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    308535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     308535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.257996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.257996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77424.215809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77424.215809                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    268685500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    268685500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.257996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67424.215809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67424.215809                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          20163                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20163                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    180346500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    180346500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        22365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.098457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.098457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81901.226158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81901.226158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    158336500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    158336500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.098457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.098457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71905.767484                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71905.767484                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    194045500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    194045500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.139827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.139827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78912.362749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78912.362749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    169371000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    169371000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.139770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.139770                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68906.021155                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68906.021155                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1962.547559                       # Cycle average of tags in use
system.l2.tags.total_refs                      110256                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9327                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.821164                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     130.897448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       399.376525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1432.273585                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.063915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.195008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.699352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.958275                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1711                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    891535                       # Number of tag accesses
system.l2.tags.data_accesses                   891535                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001176524500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          206                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          206                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20772                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3281                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3531                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8644                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3531                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    125                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.247573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.121533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    143.381537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            188     91.26%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           11      5.34%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      1.46%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      1.46%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           206                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.927184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.889628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.147442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              118     57.28%     57.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.43%     59.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67     32.52%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      6.31%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.97%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           206                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  553216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               225984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    227.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2432535000                       # Total gap between requests
system.mem_ctrls.avgGap                     199797.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       140864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       404352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       223168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 57905802.357561670244                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 166219381.778770834208                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 91738997.192556813359                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2201                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6443                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3531                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     67726750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    174812750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  56721607000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30770.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27132.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16063893.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       140864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       412352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        553216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       140864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       140864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       225984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       225984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2201                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6443                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8644                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3531                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3531                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     57905802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    169507989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        227413792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57905802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57905802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     92896587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        92896587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     92896587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     57905802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    169507989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       320310379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8519                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3487                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          231                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          180                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                82808250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42595000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          242539500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9720.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28470.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6773                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2866                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   324.806109                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   199.165205                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   323.065004                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          760     32.24%     32.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          577     24.48%     56.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          290     12.30%     69.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          151      6.41%     75.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          132      5.60%     81.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           77      3.27%     84.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           58      2.46%     86.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           47      1.99%     88.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          265     11.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                545216                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             223168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              224.125184                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               91.738997                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7675500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4056855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       28838460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       8158860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    641627910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    393816000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1275941265                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   524.508765                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1017475250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     81120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1334045250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         9224880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4887960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       31987200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      10043280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 191767680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    599266080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    429489120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1276666200                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.806769                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1110461500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     81120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1241059000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80395                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1382554                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  783653                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            848                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1523088                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                876126                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10902128                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2032                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 239563                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  61552                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 474205                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31436                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14776932                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29412028                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18384478                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    251898                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881179                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4895747                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1234860                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       894080                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           894080                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       894080                       # number of overall hits
system.cpu.icache.overall_hits::total          894080                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        23872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        23872                       # number of overall misses
system.cpu.icache.overall_misses::total         23872                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    506787499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    506787499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    506787499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    506787499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       917952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       917952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       917952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       917952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 21229.369093                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21229.369093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 21229.369093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21229.369093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          887                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.176471                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        22108                       # number of writebacks
system.cpu.icache.writebacks::total             22108                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1507                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1507                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1507                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1507                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        22365                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        22365                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        22365                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        22365                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    429680499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    429680499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    429680499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    429680499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19212.184172                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19212.184172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19212.184172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19212.184172                       # average overall mshr miss latency
system.cpu.icache.replacements                  22108                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       894080                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          894080                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        23872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23872                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    506787499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    506787499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       917952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       917952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 21229.369093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21229.369093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1507                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1507                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        22365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        22365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    429680499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    429680499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19212.184172                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19212.184172                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.738307                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              916444                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22364                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.978537                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.738307                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3694172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3694172                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       77378                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  423319                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1041                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 313                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 251221                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  555                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    229                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1079985                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      481982                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           333                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           247                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      918636                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           840                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1256322                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1634072                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1382689                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                293186                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80395                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695006                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3848                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11204179                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 17046                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         14030588                       # The number of ROB reads
system.cpu.rob.writes                        20972770                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1265361                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1265361                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1273054                       # number of overall hits
system.cpu.dcache.overall_hits::total         1273054                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        91750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          91750                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        92409                       # number of overall misses
system.cpu.dcache.overall_misses::total         92409                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1976363994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1976363994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1976363994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1976363994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1357111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1357111                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1365463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1365463                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067676                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21540.751978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21540.751978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21387.137552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21387.137552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6853                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           57                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               272                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.194853                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25220                       # number of writebacks
system.cpu.dcache.writebacks::total             25220                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59191                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59191                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33032                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33032                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    821048995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    821048995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    833738495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    833738495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023991                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023991                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024191                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024191                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25217.266962                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25217.266962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25240.327410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25240.327410                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32776                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       916981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          916981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1507616500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1507616500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       993280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       993280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.076815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19759.321878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19759.321878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        59186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        59186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    367926500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    367926500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21499.824695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21499.824695                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       348380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         348380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    468747494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    468747494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30337.680021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30337.680021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    453122495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    453122495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042454                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042454                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29335.911887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29335.911887                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7693                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7693                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          659                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          659                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8352                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8352                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.078903                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.078903                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12689500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12689500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.056633                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.056633                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26827.695560                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26827.695560                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.973862                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1306086                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33032                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.540022                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.973862                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5494884                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5494884                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2432640500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1375751                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1204240                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80488                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745551                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739580                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.199116                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40340                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           14846                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10938                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3908                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          766                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3221350                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77382                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4195603                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.677579                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.510599                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2154624     51.35%     51.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          673262     16.05%     67.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          319529      7.62%     75.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          336399      8.02%     83.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          155324      3.70%     86.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           69742      1.66%     88.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           48848      1.16%     89.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49155      1.17%     90.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          388720      9.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4195603                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826437                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038456                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155976                       # Number of memory references committed
system.cpu.commit.loads                        792849                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810759                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818769                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29684                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138394      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5098981     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20128      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765091     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343530      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038456                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        388720                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826437                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038456                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1438166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6640864                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1375751                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             790858                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3119620                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168234                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  641                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4050                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    917952                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30671                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4646664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.543536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.357298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2701232     58.13%     58.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84378      1.82%     59.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   153197      3.30%     63.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165004      3.55%     66.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122747      2.64%     69.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151246      3.25%     72.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138055      2.97%     75.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188817      4.06%     79.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   941988     20.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4646664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.282769                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.364949                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
