
---------- Begin Simulation Statistics ----------
final_tick                                20349380000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    328                       # Simulator instruction rate (inst/s)
host_mem_usage                                8642480                       # Number of bytes of host memory used
host_op_rate                                      337                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22188.98                       # Real time elapsed on the host
host_tick_rate                                 747911                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7284956                       # Number of instructions simulated
sim_ops                                       7480522                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016595                       # Number of seconds simulated
sim_ticks                                 16595370625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.592582                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  235513                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               243821                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                456                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4295                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            245468                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3282                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              650                       # Number of indirect misses.
system.cpu.branchPred.lookups                  278475                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12255                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          734                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1646814                       # Number of instructions committed
system.cpu.committedOps                       1676893                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.226433                       # CPI: cycles per instruction
system.cpu.discardedOps                          9272                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             906470                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             85830                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           439160                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1776372                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.309940                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      365                       # number of quiesce instructions executed
system.cpu.numCycles                          5313335                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       365                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1136895     67.80%     67.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1695      0.10%     67.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86530      5.16%     73.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite                451773     26.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1676893                       # Class of committed instruction
system.cpu.quiesceCycles                     21239258                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3536963                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          471                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        403485                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              147105                       # Transaction distribution
system.membus.trans_dist::ReadResp             150900                       # Transaction distribution
system.membus.trans_dist::WriteReq              54793                       # Transaction distribution
system.membus.trans_dist::WriteResp             54793                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          371                       # Transaction distribution
system.membus.trans_dist::WriteClean               89                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3338                       # Transaction distribution
system.membus.trans_dist::ReadExReq               143                       # Transaction distribution
system.membus.trans_dist::ReadExResp              143                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           380                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       197917                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        197917                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       397434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       405444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       395834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       395834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 811304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       218560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       218560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        61568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8578                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        74594                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12666348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12666348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12959502                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            601747                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000804                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028349                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  601263     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                     484      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              601747                       # Request fanout histogram
system.membus.reqLayer6.occupancy           952702308                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8145125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9792187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1524125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7350100                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          859129775                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17428250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       332990                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       332990                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       802816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       831488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943484                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8578                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12845056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13303808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15001454                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1570905750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1311280708                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    750014000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3949053                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2961790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3949053                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10859896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3949053                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2961790                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6910843                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3949053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6910843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6910843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17770739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2961790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6910843                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9872633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2961790                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1018356                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3980146                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2961790                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9872633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1018356                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13852779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       146717                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       146717                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        51200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        51200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       387072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       395834                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12386304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12666348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       230545                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       230545    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       230545                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    494060000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    784772000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1937677725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11847159                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27643372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1977168256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39490531                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39550789                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79041320                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1977168256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51397948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27643372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2056209576                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21168128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9830400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19922944                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4503552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       307200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2830336                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35541478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1058346234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    181656443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1275544155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    608154179                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    592357967                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1200512146                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35541478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1666500413                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    774014410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2476056301                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       218560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       219904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       218560                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       218560                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3415                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3436                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13169938                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        80986                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13250924                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13169938                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13169938                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13169938                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        80986                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13250924                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9371648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9421676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3306240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       146432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    564714595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1018356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1935962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             567729171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1773989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11847159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    181656443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3949053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            199226644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1773989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11907417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    746371038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3949053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1018356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1935962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            766955815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    193253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006462151000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          197                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          197                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              268946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51660                       # Number of write requests accepted
system.mem_ctrls.readBursts                    147219                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3218                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4758226390                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8615217640                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32383.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58633.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        73                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136951                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47909                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                147218                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51660                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  129070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    146                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    925.176882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.349623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.071953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          430      3.13%      3.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          419      3.05%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210      1.53%      7.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          172      1.25%      8.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          403      2.93%     11.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          180      1.31%     13.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          199      1.45%     14.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          198      1.44%     16.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11527     83.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13738                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     745.928934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1566.364446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           154     78.17%     78.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.51%     78.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            5      2.54%     81.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.02%     82.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      1.02%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.51%     83.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16      8.12%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.51%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      3.05%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      4.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           197                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     262.279188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.784243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    419.948513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            130     65.99%     65.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      6.09%     72.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      2.54%     74.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.51%     75.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.52%     76.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.51%     77.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.51%     77.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           44     22.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           197                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9403712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3306816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9421676                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3306240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       566.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    567.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16595330000                       # Total gap between requests
system.mem_ctrls.avgGap                      83444.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9353536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3013632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60257.768422089692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 563623206.215679168701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1018356.286333315889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1924392.092327856459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1870401.131821664050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11847159.333930211142                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 181594739.165399014950                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3949053.111310070381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       146432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          460                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       976555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8564737930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     27701005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21802150                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  29338476565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2016393375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 303248604125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2537734500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48827.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58489.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104532.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43430.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63779296.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    656378.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6437852.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2478256.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12991715035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    897750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2705982590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 730                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           365                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     36369014.041096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    197066480.134941                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          365    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1365375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545233000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             365                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7074689875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13274690125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       815654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           815654                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       815654                       # number of overall hits
system.cpu.icache.overall_hits::total          815654                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3415                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3415                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3415                       # number of overall misses
system.cpu.icache.overall_misses::total          3415                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    148808750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148808750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    148808750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148808750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       819069                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       819069                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       819069                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       819069                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004169                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004169                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004169                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004169                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43575.036603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43575.036603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43575.036603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43575.036603                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3415                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3415                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3415                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3415                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143512000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143512000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143512000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143512000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004169                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004169                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004169                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004169                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42024.011713                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42024.011713                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42024.011713                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42024.011713                       # average overall mshr miss latency
system.cpu.icache.replacements                   3196                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       815654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          815654                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3415                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3415                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    148808750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148808750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       819069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       819069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43575.036603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43575.036603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143512000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143512000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42024.011713                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42024.011713                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           402.775698                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              917147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3196                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            286.967146                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   402.775698                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.786671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.786671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1641553                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1641553                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138038                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138038                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138038                       # number of overall hits
system.cpu.dcache.overall_hits::total          138038                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          664                       # number of overall misses
system.cpu.dcache.overall_misses::total           664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50701500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50701500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50701500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50701500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       138702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       138702                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       138702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       138702                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004787                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004787                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76357.680723                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76357.680723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76357.680723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76357.680723                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          371                       # number of writebacks
system.cpu.dcache.writebacks::total               371                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          141                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3981                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3981                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39133500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39133500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39133500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39133500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8423375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8423375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003771                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003771                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003771                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74825.047801                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74825.047801                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74825.047801                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74825.047801                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.894248                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.894248                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    513                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        86426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           86426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28987500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28987500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        86816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        86816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74326.923077                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74326.923077                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27823375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27823375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8423375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8423375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73219.407895                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73219.407895                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21709.729381                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21709.729381                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21714000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21714000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51886                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51886                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79248.175182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79248.175182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          131                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3593                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3593                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11310125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11310125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79091.783217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79091.783217                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       197917                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       197917                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2061901125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2061901125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10418.009191                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10418.009191                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        43201                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        43201                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       154716                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       154716                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1996185683                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1996185683                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12902.257575                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12902.257575                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           456.250069                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8857                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.712625                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   456.250069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.891113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.891113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2138667                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2138667                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20349380000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20349768750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    328                       # Simulator instruction rate (inst/s)
host_mem_usage                                8642480                       # Number of bytes of host memory used
host_op_rate                                      337                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22189.08                       # Real time elapsed on the host
host_tick_rate                                 747925                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7284965                       # Number of instructions simulated
sim_ops                                       7480537                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016596                       # Number of seconds simulated
sim_ticks                                 16595759375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.591026                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  235515                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               243827                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                457                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4297                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            245469                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3282                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3933                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              651                       # Number of indirect misses.
system.cpu.branchPred.lookups                  278483                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12257                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          734                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1646823                       # Number of instructions committed
system.cpu.committedOps                       1676908                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.226793                       # CPI: cycles per instruction
system.cpu.discardedOps                          9279                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             906489                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             85831                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           439161                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1776946                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.309905                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      365                       # number of quiesce instructions executed
system.cpu.numCycles                          5313957                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       365                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1136903     67.80%     67.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1695      0.10%     67.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86536      5.16%     73.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite                451773     26.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1676908                       # Class of committed instruction
system.cpu.quiesceCycles                     21239258                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3537011                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          471                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        403489                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              147105                       # Transaction distribution
system.membus.trans_dist::ReadResp             150902                       # Transaction distribution
system.membus.trans_dist::WriteReq              54793                       # Transaction distribution
system.membus.trans_dist::WriteResp             54793                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          371                       # Transaction distribution
system.membus.trans_dist::WriteClean               89                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3340                       # Transaction distribution
system.membus.trans_dist::ReadExReq               143                       # Transaction distribution
system.membus.trans_dist::ReadExResp              143                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           382                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       197917                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        197917                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       397440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       405450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       395834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       395834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 811310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       218560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       218560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        61696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8578                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        74722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12666348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12666348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12959630                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            601749                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000804                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028349                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  601265     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                     484      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              601749                       # Request fanout histogram
system.membus.reqLayer6.occupancy           952708058                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8145125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9792187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1524125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7361350                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          859129775                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17428250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       332990                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       332990                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       802816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       831488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943484                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8578                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12845056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13303808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15001454                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1570905750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1311280708                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    750014000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3948961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2961720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3948961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10859642                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3948961                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2961720                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6910681                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3948961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6910681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6910681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17770323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2961720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6910681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9872402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2961720                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1018332                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3980053                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2961720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9872402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1018332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13852454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       146717                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       146717                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        51200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        51200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       387072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       395834                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12386304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12666348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       230545                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       230545    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       230545                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    494060000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    784772000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1937632336                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11846882                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27642724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1977121942                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39489606                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39549862                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79039468                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1977121942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51396744                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27642724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2056161410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21168128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9830400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19922944                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4503552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       307200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2830336                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35540645                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1058321442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    181652188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1275514276                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    608139933                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    592344091                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1200484024                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35540645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1666461376                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    773996279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2475998300                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       218560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       219904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       218560                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       218560                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3415                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3436                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13169629                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        80985                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13250614                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13169629                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13169629                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13169629                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        80985                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13250614                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9371648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9421804                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3306240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       146432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              147221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    564701367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1018332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1943629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             567723585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1773947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11846882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    181652188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3948961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            199221977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1773947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11907138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    746353555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3948961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1018332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1943629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            766945562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    193253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006462151000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          197                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          197                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              268951                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      147221                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51660                       # Number of write requests accepted
system.mem_ctrls.readBursts                    147221                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3218                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4758465640                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8615509390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32384.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58634.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        73                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136951                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47909                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                147220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51660                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  129070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    146                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.877538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.679214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.511778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          433      3.15%      3.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          421      3.06%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210      1.53%      7.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          172      1.25%      8.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          403      2.93%     11.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          180      1.31%     13.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          199      1.45%     14.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          198      1.44%     16.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11527     83.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13743                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     745.928934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1566.364446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           154     78.17%     78.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.51%     78.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            5      2.54%     81.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.02%     82.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      1.02%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.51%     83.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16      8.12%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.51%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      3.05%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      4.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           197                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     262.279188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     65.784243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    419.948513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            130     65.99%     65.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      6.09%     72.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      2.54%     74.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.51%     75.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.52%     76.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.51%     77.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.51%     77.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           44     22.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           197                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9403840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3306816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9421804                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3306240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       566.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    567.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16595614375                       # Total gap between requests
system.mem_ctrls.avgGap                      83444.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9353536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3013632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60256.356904427579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 563610003.534411907196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1018332.431684826035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1932059.827783565735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1870357.318313431926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11846881.818265696988                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 181590485.370603889227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3948960.606088565663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       146432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          460                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       976555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8564737930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     27701005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22093900                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  29338476565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2016393375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 303248604125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2537734500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48827.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58489.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104532.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43837.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63779296.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    656378.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6437852.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2478256.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12991715035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    897960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2706161340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 730                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           365                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     36369014.041096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    197066480.134941                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          365    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1365375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545233000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             365                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7075078625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13274690125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       815667                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           815667                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       815667                       # number of overall hits
system.cpu.icache.overall_hits::total          815667                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3415                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3415                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3415                       # number of overall misses
system.cpu.icache.overall_misses::total          3415                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    148808750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148808750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    148808750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148808750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       819082                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       819082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       819082                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       819082                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004169                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004169                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004169                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004169                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43575.036603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43575.036603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43575.036603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43575.036603                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3415                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3415                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3415                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3415                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143512000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143512000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143512000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143512000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004169                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004169                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004169                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004169                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42024.011713                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42024.011713                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42024.011713                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42024.011713                       # average overall mshr miss latency
system.cpu.icache.replacements                   3196                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       815667                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          815667                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3415                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3415                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    148808750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148808750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       819082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       819082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43575.036603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43575.036603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143512000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143512000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42024.011713                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42024.011713                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           402.775750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2449694                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3601                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            680.281588                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   402.775750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.786671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.786671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1641579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1641579                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138042                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138042                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138042                       # number of overall hits
system.cpu.dcache.overall_hits::total          138042                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          666                       # number of overall misses
system.cpu.dcache.overall_misses::total           666                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51061500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51061500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51061500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51061500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       138708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       138708                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       138708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       138708                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004801                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004801                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004801                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76668.918919                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76668.918919                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76668.918919                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76668.918919                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          371                       # number of writebacks
system.cpu.dcache.writebacks::total               371                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          141                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3981                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3981                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39490125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39490125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39490125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39490125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8423375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8423375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003785                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75219.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75219.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75219.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75219.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.894248                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.894248                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    515                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        86430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           86430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29347500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29347500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        86822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        86822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74866.071429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74866.071429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          388                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28180000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28180000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8423375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8423375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73769.633508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73769.633508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21709.729381                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21709.729381                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21714000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21714000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51886                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51886                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79248.175182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79248.175182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          131                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3593                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3593                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11310125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11310125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79091.783217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79091.783217                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       197917                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       197917                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2061901125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2061901125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10418.009191                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10418.009191                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        43201                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        43201                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       154716                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       154716                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1996185683                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1996185683                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12902.257575                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12902.257575                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           456.249524                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              142298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            137.220829                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   456.249524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.891112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.891112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2138693                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2138693                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20349768750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
