{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699266261746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699266261748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 17:24:21 2023 " "Processing started: Mon Nov 06 17:24:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699266261748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699266261748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699266261748 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699266264554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266264768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266264768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hwtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file hwtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hwtb " "Found entity 1: hwtb" {  } { { "hwtb.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/hwtb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266264778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266264778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binto7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file binto7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binto7seg " "Found entity 1: binto7seg" {  } { { "binto7seg.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/binto7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266264788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266264788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266264803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266264803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "../src/datamem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/datamem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266264815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266264815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/outmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/outmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 outmem " "Found entity 1: outmem" {  } { { "../src/outmem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/outmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266264837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266264837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/inmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/inmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inmem " "Found entity 1: inmem" {  } { { "../src/inmem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/inmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266264848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266264848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/ld_sel_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/ld_sel_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ld_sel_mux " "Found entity 1: ld_sel_mux" {  } { { "../src/ld_sel_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/ld_sel_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266264877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266264877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/instr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/instr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "../src/instr_rom.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/instr_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/wb_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/wb_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mux " "Found entity 1: wb_mux" {  } { { "../src/wb_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/wb_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/singlecycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "../src/singlecycle.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/reg_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/reg_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_dec " "Found entity 1: reg_dec" {  } { { "../src/reg_dec.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/reg_dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../src/pc_reg.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/op_b_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/op_b_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_b_mux " "Found entity 1: op_b_mux" {  } { { "../src/op_b_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/op_b_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/op_a_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/op_a_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_a_mux " "Found entity 1: op_a_mux" {  } { { "../src/op_a_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/op_a_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu.sv(111) " "Verilog HDL information at lsu.sv(111): always construct contains both blocking and non-blocking assignments" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1699266265276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/lsu.sv 5 5 " "Found 5 design units, including 5 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265277 ""} { "Info" "ISGN_ENTITY_NAME" "2 addr_dec " "Found entity 2: addr_dec" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265277 ""} { "Info" "ISGN_ENTITY_NAME" "3 ld_mux " "Found entity 3: ld_mux" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265277 ""} { "Info" "ISGN_ENTITY_NAME" "4 latch32_cp " "Found entity 4: latch32_cp" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265277 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg32_cp " "Found entity 5: reg32_cp" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "../src/immGen.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/immGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "../src/ctrl_unit.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/brcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/brcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brcomp " "Found entity 1: brcomp" {  } { { "../src/brcomp.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/brcomp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/br_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/br_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 br_mux " "Found entity 1: br_mux" {  } { { "../src/br_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/br_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265379 ""} { "Info" "ISGN_ENTITY_NAME" "2 arith_right_shift " "Found entity 2: arith_right_shift" {  } { { "../src/alu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/alu.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/add4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms2/src/add4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "../src/add4.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/add4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266265391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266265391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699266265709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:genclk " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:genclk\"" {  } { { "wrapper.sv" "genclk" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/wrapper.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266265722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clock_divider.sv(19) " "Verilog HDL assignment warning at clock_divider.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "clock_divider.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/clock_divider.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699266265724 "|wrapper|clock_divider:genclk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlecycle singlecycle:riscv32i " "Elaborating entity \"singlecycle\" for hierarchy \"singlecycle:riscv32i\"" {  } { { "wrapper.sv" "riscv32i" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/wrapper.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266265858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit singlecycle:riscv32i\|ctrl_unit:cu " "Elaborating entity \"ctrl_unit\" for hierarchy \"singlecycle:riscv32i\|ctrl_unit:cu\"" {  } { { "../src/singlecycle.sv" "cu" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266265887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br_mux singlecycle:riscv32i\|br_mux:brm " "Elaborating entity \"br_mux\" for hierarchy \"singlecycle:riscv32i\|br_mux:brm\"" {  } { { "../src/singlecycle.sv" "brm" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266265899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 singlecycle:riscv32i\|add4:plus4 " "Elaborating entity \"add4\" for hierarchy \"singlecycle:riscv32i\|add4:plus4\"" {  } { { "../src/singlecycle.sv" "plus4" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266265911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg singlecycle:riscv32i\|pc_reg:pcr " "Elaborating entity \"pc_reg\" for hierarchy \"singlecycle:riscv32i\|pc_reg:pcr\"" {  } { { "../src/singlecycle.sv" "pcr" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266265920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom singlecycle:riscv32i\|instr_rom:im " "Elaborating entity \"instr_rom\" for hierarchy \"singlecycle:riscv32i\|instr_rom:im\"" {  } { { "../src/singlecycle.sv" "im" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266265933 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "106 0 2047 instr_rom.v(8) " "Verilog HDL warning at instr_rom.v(8): number of words (106) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../src/instr_rom.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/instr_rom.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1699266265999 "|wrapper|singlecycle:riscv32i|instr_rom:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instr_rom.v(6) " "Net \"mem.data_a\" at instr_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_rom.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/instr_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1699266266501 "|wrapper|singlecycle:riscv32i|instr_rom:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instr_rom.v(6) " "Net \"mem.waddr_a\" at instr_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_rom.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/instr_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1699266266501 "|wrapper|singlecycle:riscv32i|instr_rom:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instr_rom.v(6) " "Net \"mem.we_a\" at instr_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_rom.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/instr_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1699266266502 "|wrapper|singlecycle:riscv32i|instr_rom:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dec singlecycle:riscv32i\|reg_dec:rd " "Elaborating entity \"reg_dec\" for hierarchy \"singlecycle:riscv32i\|reg_dec:rd\"" {  } { { "../src/singlecycle.sv" "rd" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen singlecycle:riscv32i\|immGen:ig " "Elaborating entity \"immGen\" for hierarchy \"singlecycle:riscv32i\|immGen:ig\"" {  } { { "../src/singlecycle.sv" "ig" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile singlecycle:riscv32i\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"singlecycle:riscv32i\|regfile:rf\"" {  } { { "../src/singlecycle.sv" "rf" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brcomp singlecycle:riscv32i\|brcomp:brc " "Elaborating entity \"brcomp\" for hierarchy \"singlecycle:riscv32i\|brcomp:brc\"" {  } { { "../src/singlecycle.sv" "brc" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 brcomp.sv(16) " "Verilog HDL assignment warning at brcomp.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "../src/brcomp.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/brcomp.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699266266663 "|wrapper|singlecycle:riscv32i|brcomp:brc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 brcomp.sv(17) " "Verilog HDL assignment warning at brcomp.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "../src/brcomp.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/brcomp.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699266266663 "|wrapper|singlecycle:riscv32i|brcomp:brc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_a_mux singlecycle:riscv32i\|op_a_mux:oam " "Elaborating entity \"op_a_mux\" for hierarchy \"singlecycle:riscv32i\|op_a_mux:oam\"" {  } { { "../src/singlecycle.sv" "oam" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_b_mux singlecycle:riscv32i\|op_b_mux:obm " "Elaborating entity \"op_b_mux\" for hierarchy \"singlecycle:riscv32i\|op_b_mux:obm\"" {  } { { "../src/singlecycle.sv" "obm" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu singlecycle:riscv32i\|alu:ula " "Elaborating entity \"alu\" for hierarchy \"singlecycle:riscv32i\|alu:ula\"" {  } { { "../src/singlecycle.sv" "ula" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith_right_shift singlecycle:riscv32i\|alu:ula\|arith_right_shift:ars " "Elaborating entity \"arith_right_shift\" for hierarchy \"singlecycle:riscv32i\|alu:ula\|arith_right_shift:ars\"" {  } { { "../src/alu.sv" "ars" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu singlecycle:riscv32i\|lsu:usl " "Elaborating entity \"lsu\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\"" {  } { { "../src/singlecycle.sv" "usl" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec singlecycle:riscv32i\|lsu:usl\|addr_dec:ad " "Elaborating entity \"addr_dec\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|addr_dec:ad\"" {  } { { "../src/lsu.sv" "ad" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(63) " "Verilog HDL assignment warning at lsu.sv(63): truncated value with size 32 to match size of target (1)" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699266266749 "|wrapper|singlecycle:riscv32i|lsu:usl|addr_dec:ad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(64) " "Verilog HDL assignment warning at lsu.sv(64): truncated value with size 32 to match size of target (1)" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699266266749 "|wrapper|singlecycle:riscv32i|lsu:usl|addr_dec:ad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(65) " "Verilog HDL assignment warning at lsu.sv(65): truncated value with size 32 to match size of target (1)" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699266266749 "|wrapper|singlecycle:riscv32i|lsu:usl|addr_dec:ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch32_cp singlecycle:riscv32i\|lsu:usl\|latch32_cp:sw " "Elaborating entity \"latch32_cp\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|latch32_cp:sw\"" {  } { { "../src/lsu.sv" "sw" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem singlecycle:riscv32i\|lsu:usl\|datamem:dmem " "Elaborating entity \"datamem\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|datamem:dmem\"" {  } { { "../src/lsu.sv" "dmem" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram singlecycle:riscv32i\|lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component\"" {  } { { "../src/datamem.v" "altsyncram_component" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/datamem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "singlecycle:riscv32i\|lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"singlecycle:riscv32i\|lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component\"" {  } { { "../src/datamem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/datamem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699266266947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "singlecycle:riscv32i\|lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"singlecycle:riscv32i\|lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266266948 ""}  } { { "../src/datamem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/datamem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1699266266948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3i1 " "Found entity 1: altsyncram_c3i1" {  } { { "db/altsyncram_c3i1.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/db/altsyncram_c3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266267165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266267165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3i1 singlecycle:riscv32i\|lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component\|altsyncram_c3i1:auto_generated " "Elaborating entity \"altsyncram_c3i1\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|datamem:dmem\|altsyncram:altsyncram_component\|altsyncram_c3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmem singlecycle:riscv32i\|lsu:usl\|outmem:omem " "Elaborating entity \"outmem\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|outmem:omem\"" {  } { { "../src/lsu.sv" "omem" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram singlecycle:riscv32i\|lsu:usl\|outmem:omem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|outmem:omem\|altsyncram:altsyncram_component\"" {  } { { "../src/outmem.v" "altsyncram_component" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/outmem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "singlecycle:riscv32i\|lsu:usl\|outmem:omem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"singlecycle:riscv32i\|lsu:usl\|outmem:omem\|altsyncram:altsyncram_component\"" {  } { { "../src/outmem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/outmem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699266267240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "singlecycle:riscv32i\|lsu:usl\|outmem:omem\|altsyncram:altsyncram_component " "Instantiated megafunction \"singlecycle:riscv32i\|lsu:usl\|outmem:omem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267241 ""}  } { { "../src/outmem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/outmem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1699266267241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1i1 " "Found entity 1: altsyncram_r1i1" {  } { { "db/altsyncram_r1i1.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/db/altsyncram_r1i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699266267434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699266267434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1i1 singlecycle:riscv32i\|lsu:usl\|outmem:omem\|altsyncram:altsyncram_component\|altsyncram_r1i1:auto_generated " "Elaborating entity \"altsyncram_r1i1\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|outmem:omem\|altsyncram:altsyncram_component\|altsyncram_r1i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inmem singlecycle:riscv32i\|lsu:usl\|inmem:imem " "Elaborating entity \"inmem\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|inmem:imem\"" {  } { { "../src/lsu.sv" "imem" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_cp singlecycle:riscv32i\|lsu:usl\|reg32_cp:hex0 " "Elaborating entity \"reg32_cp\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|reg32_cp:hex0\"" {  } { { "../src/lsu.sv" "hex0" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ld_mux singlecycle:riscv32i\|lsu:usl\|ld_mux:loader " "Elaborating entity \"ld_mux\" for hierarchy \"singlecycle:riscv32i\|lsu:usl\|ld_mux:loader\"" {  } { { "../src/lsu.sv" "loader" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/lsu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ld_sel_mux singlecycle:riscv32i\|ld_sel_mux:lsm " "Elaborating entity \"ld_sel_mux\" for hierarchy \"singlecycle:riscv32i\|ld_sel_mux:lsm\"" {  } { { "../src/singlecycle.sv" "lsm" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mux singlecycle:riscv32i\|wb_mux:wbm " "Elaborating entity \"wb_mux\" for hierarchy \"singlecycle:riscv32i\|wb_mux:wbm\"" {  } { { "../src/singlecycle.sv" "wbm" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/src/singlecycle.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699266267567 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/db/singlecycle.ram0_instr_rom_8ff00d5e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/db/singlecycle.ram0_instr_rom_8ff00d5e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1699266278405 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1699266383442 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_debug\[0\] GND " "Pin \"pc_debug\[0\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/wrapper.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699266392461 "|wrapper|pc_debug[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699266392461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/output_files/singlecycle.map.smsg " "Generated suppressed messages file C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/output_files/singlecycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1699266406255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699266407126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699266407126 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699266407832 "|wrapper|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699266407832 "|wrapper|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699266407832 "|wrapper|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS2/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699266407832 "|wrapper|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699266407832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2993 " "Implemented 2993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699266407835 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699266407835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2766 " "Implemented 2766 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699266407835 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1699266407835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699266407835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699266407966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 17:26:47 2023 " "Processing ended: Mon Nov 06 17:26:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699266407966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:26 " "Elapsed time: 00:02:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699266407966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699266407966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699266407966 ""}
