
103_HWENCODER_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000007d0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080008dc  080008dc  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080008dc  080008dc  000108dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080008e0  080008e0  000108e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  080008e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000024  20000068  0800094c  00020068  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000008c  0800094c  0002008c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  9 .debug_info   00001e5c  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000008d4  00000000  00000000  00021eed  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000001d8  00000000  00000000  000227c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000148  00000000  00000000  000229a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001106  00000000  00000000  00022ae8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000ce3  00000000  00000000  00023bee  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000248d1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000504  00000000  00000000  00024950  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080008c4 	.word	0x080008c4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080008c4 	.word	0x080008c4

0800014c <GPIO_Driver_Init>:

#include "GPIO_Driver_Cfg.h"

/*Initialize the selected GPIO modules*/
void GPIO_Driver_Init()
{
 800014c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	uint16 index = 0x00;
 8000152:	2300      	movs	r3, #0
 8000154:	80fb      	strh	r3, [r7, #6]
	uint16 index1 = 0x00;
 8000156:	2300      	movs	r3, #0
 8000158:	80bb      	strh	r3, [r7, #4]

	/*Enable the selected peripheral's clock signal*/

	#if GPIO_DRIVER_GPIOA!=NOK
		RCC->APB2ENR|=RCC_APB2ENR_IOPAEN;
 800015a:	4a92      	ldr	r2, [pc, #584]	; (80003a4 <GPIO_Driver_Init+0x258>)
 800015c:	4b91      	ldr	r3, [pc, #580]	; (80003a4 <GPIO_Driver_Init+0x258>)
 800015e:	699b      	ldr	r3, [r3, #24]
 8000160:	f043 0304 	orr.w	r3, r3, #4
 8000164:	6193      	str	r3, [r2, #24]
	#endif
	#if GPIO_DRIVER_GPIOE!=NOK
		RCC->APB2ENR|=RCC_APB2ENR_IOPEEN;
	#endif

	for(index=0x00;index<GPIO_DRIVER_INSTANCE_NUM;index++)
 8000166:	2300      	movs	r3, #0
 8000168:	80fb      	strh	r3, [r7, #6]
 800016a:	e113      	b.n	8000394 <GPIO_Driver_Init+0x248>
	{
		for(index1=0x00;index1<GPIO_SETUP[index].GPIO_Pin_nr;index1++)
 800016c:	2300      	movs	r3, #0
 800016e:	80bb      	strh	r3, [r7, #4]
 8000170:	e101      	b.n	8000376 <GPIO_Driver_Init+0x22a>
		{
			if((GPIO_SETUP[index].GPIO_Pins[index1])<0x08)
 8000172:	88fa      	ldrh	r2, [r7, #6]
 8000174:	88bb      	ldrh	r3, [r7, #4]
 8000176:	498c      	ldr	r1, [pc, #560]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 8000178:	2034      	movs	r0, #52	; 0x34
 800017a:	fb00 f202 	mul.w	r2, r0, r2
 800017e:	4413      	add	r3, r2
 8000180:	005b      	lsls	r3, r3, #1
 8000182:	440b      	add	r3, r1
 8000184:	88db      	ldrh	r3, [r3, #6]
 8000186:	2b07      	cmp	r3, #7
 8000188:	d877      	bhi.n	800027a <GPIO_Driver_Init+0x12e>
			{
				/*The first step is to clear the default setting*/
				GPIO_SETUP[index].GPIO_Port->CRL  &=(~(((uint32)(0x03 <<(4*(GPIO_SETUP[index].GPIO_Pins[index1]))))|
 800018a:	88fb      	ldrh	r3, [r7, #6]
 800018c:	4a86      	ldr	r2, [pc, #536]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 800018e:	2168      	movs	r1, #104	; 0x68
 8000190:	fb01 f303 	mul.w	r3, r1, r3
 8000194:	4413      	add	r3, r2
 8000196:	681a      	ldr	r2, [r3, #0]
 8000198:	88fb      	ldrh	r3, [r7, #6]
 800019a:	4983      	ldr	r1, [pc, #524]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 800019c:	2068      	movs	r0, #104	; 0x68
 800019e:	fb00 f303 	mul.w	r3, r0, r3
 80001a2:	440b      	add	r3, r1
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	6819      	ldr	r1, [r3, #0]
 80001a8:	88f8      	ldrh	r0, [r7, #6]
 80001aa:	88bb      	ldrh	r3, [r7, #4]
 80001ac:	4c7e      	ldr	r4, [pc, #504]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 80001ae:	2534      	movs	r5, #52	; 0x34
 80001b0:	fb05 f000 	mul.w	r0, r5, r0
 80001b4:	4403      	add	r3, r0
 80001b6:	005b      	lsls	r3, r3, #1
 80001b8:	4423      	add	r3, r4
 80001ba:	88db      	ldrh	r3, [r3, #6]
 80001bc:	009b      	lsls	r3, r3, #2
 80001be:	2003      	movs	r0, #3
 80001c0:	fa00 f303 	lsl.w	r3, r0, r3
 80001c4:	461e      	mov	r6, r3
							  	  	  	  	  	  	  ((uint32)(0x03 <<(2*((2*(GPIO_SETUP[index].GPIO_Pins[index1]))+1))))));
 80001c6:	88f8      	ldrh	r0, [r7, #6]
 80001c8:	88bb      	ldrh	r3, [r7, #4]
 80001ca:	4c77      	ldr	r4, [pc, #476]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 80001cc:	2534      	movs	r5, #52	; 0x34
 80001ce:	fb05 f000 	mul.w	r0, r5, r0
 80001d2:	4403      	add	r3, r0
 80001d4:	005b      	lsls	r3, r3, #1
 80001d6:	4423      	add	r3, r4
 80001d8:	88db      	ldrh	r3, [r3, #6]
 80001da:	009b      	lsls	r3, r3, #2
 80001dc:	3302      	adds	r3, #2
 80001de:	2003      	movs	r0, #3
 80001e0:	fa00 f303 	lsl.w	r3, r0, r3
				GPIO_SETUP[index].GPIO_Port->CRL  &=(~(((uint32)(0x03 <<(4*(GPIO_SETUP[index].GPIO_Pins[index1]))))|
 80001e4:	4333      	orrs	r3, r6
 80001e6:	43db      	mvns	r3, r3
 80001e8:	400b      	ands	r3, r1
 80001ea:	6013      	str	r3, [r2, #0]
				/*Set the GPIO configuration*/
				GPIO_SETUP[index].GPIO_Port->CRL  |=((uint32)(GPIO_SETUP[index].GPIO_Pin_Mode[index1]<<(4*(GPIO_SETUP[index].GPIO_Pins[index1]))))|
 80001ec:	88fb      	ldrh	r3, [r7, #6]
 80001ee:	4a6e      	ldr	r2, [pc, #440]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 80001f0:	2168      	movs	r1, #104	; 0x68
 80001f2:	fb01 f303 	mul.w	r3, r1, r3
 80001f6:	4413      	add	r3, r2
 80001f8:	681a      	ldr	r2, [r3, #0]
 80001fa:	88fb      	ldrh	r3, [r7, #6]
 80001fc:	496a      	ldr	r1, [pc, #424]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 80001fe:	2068      	movs	r0, #104	; 0x68
 8000200:	fb00 f303 	mul.w	r3, r0, r3
 8000204:	440b      	add	r3, r1
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	6819      	ldr	r1, [r3, #0]
 800020a:	88f8      	ldrh	r0, [r7, #6]
 800020c:	88bb      	ldrh	r3, [r7, #4]
 800020e:	4c66      	ldr	r4, [pc, #408]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 8000210:	2534      	movs	r5, #52	; 0x34
 8000212:	fb05 f000 	mul.w	r0, r5, r0
 8000216:	4403      	add	r3, r0
 8000218:	3310      	adds	r3, #16
 800021a:	005b      	lsls	r3, r3, #1
 800021c:	4423      	add	r3, r4
 800021e:	88db      	ldrh	r3, [r3, #6]
 8000220:	461e      	mov	r6, r3
 8000222:	88f8      	ldrh	r0, [r7, #6]
 8000224:	88bb      	ldrh	r3, [r7, #4]
 8000226:	4c60      	ldr	r4, [pc, #384]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 8000228:	2534      	movs	r5, #52	; 0x34
 800022a:	fb05 f000 	mul.w	r0, r5, r0
 800022e:	4403      	add	r3, r0
 8000230:	005b      	lsls	r3, r3, #1
 8000232:	4423      	add	r3, r4
 8000234:	88db      	ldrh	r3, [r3, #6]
 8000236:	009b      	lsls	r3, r3, #2
 8000238:	fa06 f303 	lsl.w	r3, r6, r3
 800023c:	461e      	mov	r6, r3
													((uint32)(GPIO_SETUP[index].GPIO_Pin_Cfg[index1] <<(2*((2*(GPIO_SETUP[index].GPIO_Pins[index1]))+1))));
 800023e:	88f8      	ldrh	r0, [r7, #6]
 8000240:	88bb      	ldrh	r3, [r7, #4]
 8000242:	4c59      	ldr	r4, [pc, #356]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 8000244:	2534      	movs	r5, #52	; 0x34
 8000246:	fb05 f000 	mul.w	r0, r5, r0
 800024a:	4403      	add	r3, r0
 800024c:	3320      	adds	r3, #32
 800024e:	005b      	lsls	r3, r3, #1
 8000250:	4423      	add	r3, r4
 8000252:	88db      	ldrh	r3, [r3, #6]
 8000254:	469e      	mov	lr, r3
 8000256:	88f8      	ldrh	r0, [r7, #6]
 8000258:	88bb      	ldrh	r3, [r7, #4]
 800025a:	4c53      	ldr	r4, [pc, #332]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 800025c:	2534      	movs	r5, #52	; 0x34
 800025e:	fb05 f000 	mul.w	r0, r5, r0
 8000262:	4403      	add	r3, r0
 8000264:	005b      	lsls	r3, r3, #1
 8000266:	4423      	add	r3, r4
 8000268:	88db      	ldrh	r3, [r3, #6]
 800026a:	009b      	lsls	r3, r3, #2
 800026c:	3302      	adds	r3, #2
 800026e:	fa0e f303 	lsl.w	r3, lr, r3
				GPIO_SETUP[index].GPIO_Port->CRL  |=((uint32)(GPIO_SETUP[index].GPIO_Pin_Mode[index1]<<(4*(GPIO_SETUP[index].GPIO_Pins[index1]))))|
 8000272:	4333      	orrs	r3, r6
 8000274:	430b      	orrs	r3, r1
 8000276:	6013      	str	r3, [r2, #0]
 8000278:	e07a      	b.n	8000370 <GPIO_Driver_Init+0x224>
			}
			else
			{
				GPIO_SETUP[index].GPIO_Port->CRH  &=(~(((uint32)(0x03 <<(4*((GPIO_SETUP[index].GPIO_Pins[index1])-8))))|
 800027a:	88fb      	ldrh	r3, [r7, #6]
 800027c:	4a4a      	ldr	r2, [pc, #296]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 800027e:	2168      	movs	r1, #104	; 0x68
 8000280:	fb01 f303 	mul.w	r3, r1, r3
 8000284:	4413      	add	r3, r2
 8000286:	681a      	ldr	r2, [r3, #0]
 8000288:	88fb      	ldrh	r3, [r7, #6]
 800028a:	4947      	ldr	r1, [pc, #284]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 800028c:	2068      	movs	r0, #104	; 0x68
 800028e:	fb00 f303 	mul.w	r3, r0, r3
 8000292:	440b      	add	r3, r1
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	6859      	ldr	r1, [r3, #4]
 8000298:	88f8      	ldrh	r0, [r7, #6]
 800029a:	88bb      	ldrh	r3, [r7, #4]
 800029c:	4c42      	ldr	r4, [pc, #264]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 800029e:	2534      	movs	r5, #52	; 0x34
 80002a0:	fb05 f000 	mul.w	r0, r5, r0
 80002a4:	4403      	add	r3, r0
 80002a6:	005b      	lsls	r3, r3, #1
 80002a8:	4423      	add	r3, r4
 80002aa:	88db      	ldrh	r3, [r3, #6]
 80002ac:	3b08      	subs	r3, #8
 80002ae:	009b      	lsls	r3, r3, #2
 80002b0:	2003      	movs	r0, #3
 80002b2:	fa00 f303 	lsl.w	r3, r0, r3
 80002b6:	461e      	mov	r6, r3
				              	  	  	  	  	  	((uint32)(0x03 <<(2*((2*((GPIO_SETUP[index].GPIO_Pins[index1])-8))+1))))));
 80002b8:	88f8      	ldrh	r0, [r7, #6]
 80002ba:	88bb      	ldrh	r3, [r7, #4]
 80002bc:	4c3a      	ldr	r4, [pc, #232]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 80002be:	2534      	movs	r5, #52	; 0x34
 80002c0:	fb05 f000 	mul.w	r0, r5, r0
 80002c4:	4403      	add	r3, r0
 80002c6:	005b      	lsls	r3, r3, #1
 80002c8:	4423      	add	r3, r4
 80002ca:	88db      	ldrh	r3, [r3, #6]
 80002cc:	3b08      	subs	r3, #8
 80002ce:	009b      	lsls	r3, r3, #2
 80002d0:	3302      	adds	r3, #2
 80002d2:	2003      	movs	r0, #3
 80002d4:	fa00 f303 	lsl.w	r3, r0, r3
				GPIO_SETUP[index].GPIO_Port->CRH  &=(~(((uint32)(0x03 <<(4*((GPIO_SETUP[index].GPIO_Pins[index1])-8))))|
 80002d8:	4333      	orrs	r3, r6
 80002da:	43db      	mvns	r3, r3
 80002dc:	400b      	ands	r3, r1
 80002de:	6053      	str	r3, [r2, #4]
				GPIO_SETUP[index].GPIO_Port->CRH  |=((uint32)(GPIO_SETUP[index].GPIO_Pin_Mode[index1] <<(4*((GPIO_SETUP[index].GPIO_Pins[index1])-8))))|
 80002e0:	88fb      	ldrh	r3, [r7, #6]
 80002e2:	4a31      	ldr	r2, [pc, #196]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 80002e4:	2168      	movs	r1, #104	; 0x68
 80002e6:	fb01 f303 	mul.w	r3, r1, r3
 80002ea:	4413      	add	r3, r2
 80002ec:	681a      	ldr	r2, [r3, #0]
 80002ee:	88fb      	ldrh	r3, [r7, #6]
 80002f0:	492d      	ldr	r1, [pc, #180]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 80002f2:	2068      	movs	r0, #104	; 0x68
 80002f4:	fb00 f303 	mul.w	r3, r0, r3
 80002f8:	440b      	add	r3, r1
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	6859      	ldr	r1, [r3, #4]
 80002fe:	88f8      	ldrh	r0, [r7, #6]
 8000300:	88bb      	ldrh	r3, [r7, #4]
 8000302:	4c29      	ldr	r4, [pc, #164]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 8000304:	2534      	movs	r5, #52	; 0x34
 8000306:	fb05 f000 	mul.w	r0, r5, r0
 800030a:	4403      	add	r3, r0
 800030c:	3310      	adds	r3, #16
 800030e:	005b      	lsls	r3, r3, #1
 8000310:	4423      	add	r3, r4
 8000312:	88db      	ldrh	r3, [r3, #6]
 8000314:	461e      	mov	r6, r3
 8000316:	88f8      	ldrh	r0, [r7, #6]
 8000318:	88bb      	ldrh	r3, [r7, #4]
 800031a:	4c23      	ldr	r4, [pc, #140]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 800031c:	2534      	movs	r5, #52	; 0x34
 800031e:	fb05 f000 	mul.w	r0, r5, r0
 8000322:	4403      	add	r3, r0
 8000324:	005b      	lsls	r3, r3, #1
 8000326:	4423      	add	r3, r4
 8000328:	88db      	ldrh	r3, [r3, #6]
 800032a:	3b08      	subs	r3, #8
 800032c:	009b      	lsls	r3, r3, #2
 800032e:	fa06 f303 	lsl.w	r3, r6, r3
 8000332:	461e      	mov	r6, r3
							  	  	  	  	  	    ((uint32)(GPIO_SETUP[index].GPIO_Pin_Cfg[index1] <<(2*((2*((GPIO_SETUP[index].GPIO_Pins[index1])-8))+1))));
 8000334:	88f8      	ldrh	r0, [r7, #6]
 8000336:	88bb      	ldrh	r3, [r7, #4]
 8000338:	4c1b      	ldr	r4, [pc, #108]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 800033a:	2534      	movs	r5, #52	; 0x34
 800033c:	fb05 f000 	mul.w	r0, r5, r0
 8000340:	4403      	add	r3, r0
 8000342:	3320      	adds	r3, #32
 8000344:	005b      	lsls	r3, r3, #1
 8000346:	4423      	add	r3, r4
 8000348:	88db      	ldrh	r3, [r3, #6]
 800034a:	469e      	mov	lr, r3
 800034c:	88f8      	ldrh	r0, [r7, #6]
 800034e:	88bb      	ldrh	r3, [r7, #4]
 8000350:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 8000352:	2534      	movs	r5, #52	; 0x34
 8000354:	fb05 f000 	mul.w	r0, r5, r0
 8000358:	4403      	add	r3, r0
 800035a:	005b      	lsls	r3, r3, #1
 800035c:	4423      	add	r3, r4
 800035e:	88db      	ldrh	r3, [r3, #6]
 8000360:	3b08      	subs	r3, #8
 8000362:	009b      	lsls	r3, r3, #2
 8000364:	3302      	adds	r3, #2
 8000366:	fa0e f303 	lsl.w	r3, lr, r3
				GPIO_SETUP[index].GPIO_Port->CRH  |=((uint32)(GPIO_SETUP[index].GPIO_Pin_Mode[index1] <<(4*((GPIO_SETUP[index].GPIO_Pins[index1])-8))))|
 800036a:	4333      	orrs	r3, r6
 800036c:	430b      	orrs	r3, r1
 800036e:	6053      	str	r3, [r2, #4]
		for(index1=0x00;index1<GPIO_SETUP[index].GPIO_Pin_nr;index1++)
 8000370:	88bb      	ldrh	r3, [r7, #4]
 8000372:	3301      	adds	r3, #1
 8000374:	80bb      	strh	r3, [r7, #4]
 8000376:	88fb      	ldrh	r3, [r7, #6]
 8000378:	4a0b      	ldr	r2, [pc, #44]	; (80003a8 <GPIO_Driver_Init+0x25c>)
 800037a:	2168      	movs	r1, #104	; 0x68
 800037c:	fb01 f303 	mul.w	r3, r1, r3
 8000380:	4413      	add	r3, r2
 8000382:	3304      	adds	r3, #4
 8000384:	881b      	ldrh	r3, [r3, #0]
 8000386:	88ba      	ldrh	r2, [r7, #4]
 8000388:	429a      	cmp	r2, r3
 800038a:	f4ff aef2 	bcc.w	8000172 <GPIO_Driver_Init+0x26>
	for(index=0x00;index<GPIO_DRIVER_INSTANCE_NUM;index++)
 800038e:	88fb      	ldrh	r3, [r7, #6]
 8000390:	3301      	adds	r3, #1
 8000392:	80fb      	strh	r3, [r7, #6]
 8000394:	88fb      	ldrh	r3, [r7, #6]
 8000396:	2b00      	cmp	r3, #0
 8000398:	f43f aee8 	beq.w	800016c <GPIO_Driver_Init+0x20>
			}
		}
	}
}
 800039c:	bf00      	nop
 800039e:	370c      	adds	r7, #12
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003a4:	40021000 	.word	0x40021000
 80003a8:	20000000 	.word	0x20000000

080003ac <HWENCODER_Driver_Init>:
 */
#include "HWENCODER_Driver.h"
#include "HWENCODER_Driver_Cfg.h"

void HWENCODER_Driver_Init(TIM_TypeDef* TIMx)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]

		TIMx->SMCR|=HWENCODER_DRIVER_COUNT_ON_TIMER_INPUT_2;

	#elif(HWENCODER_DRIVER_SELECTED_TIMER_INPUT==HWENCODER_DRIVER_COUNT_ON_TIMER_INPUT_1_AND_2)

		TIMx->SMCR|=HWENCODER_DRIVER_COUNT_ON_TIMER_INPUT_1_AND_2;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	891b      	ldrh	r3, [r3, #8]
 80003b8:	b29b      	uxth	r3, r3
 80003ba:	f043 0303 	orr.w	r3, r3, #3
 80003be:	b29a      	uxth	r2, r3
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	811a      	strh	r2, [r3, #8]

	#endif

		TIMx->CCMR1|=(0x01<<8)|(0x01);
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	8b1b      	ldrh	r3, [r3, #24]
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003ce:	f043 0301 	orr.w	r3, r3, #1
 80003d2:	b29a      	uxth	r2, r3
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	831a      	strh	r2, [r3, #24]
		TIMx->CCER|=(uint16)( 0x01|
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	8c1b      	ldrh	r3, [r3, #32]
 80003dc:	b29b      	uxth	r3, r3
 80003de:	f043 0311 	orr.w	r3, r3, #17
 80003e2:	b29a      	uxth	r2, r3
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	841a      	strh	r2, [r3, #32]
					(uint16)((0x01)<<4));
		TIMx->CNT =(MAX16-1);
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80003ee:	849a      	strh	r2, [r3, #36]	; 0x24

}
 80003f0:	bf00      	nop
 80003f2:	370c      	adds	r7, #12
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bc80      	pop	{r7}
 80003f8:	4770      	bx	lr

080003fa <HWENCODER_Driver_Get_Count_Value>:
uint32 HWENCODER_Driver_Get_Count_Value(TIM_TypeDef* TIMx)
{
 80003fa:	b480      	push	{r7}
 80003fc:	b083      	sub	sp, #12
 80003fe:	af00      	add	r7, sp, #0
 8000400:	6078      	str	r0, [r7, #4]
	return (uint32)(TIMx->CNT);
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000406:	b29b      	uxth	r3, r3
}
 8000408:	4618      	mov	r0, r3
 800040a:	370c      	adds	r7, #12
 800040c:	46bd      	mov	sp, r7
 800040e:	bc80      	pop	{r7}
 8000410:	4770      	bx	lr
	...

08000414 <NVIC_Driver_SetInterrupt>:
 */
#include "NVIC_Driver.h"
#include "NVIC_Driver_Cfg.h"

void NVIC_Driver_SetInterrupt(IRQn_Type IRQChannel, uint8 Preemption_Priority,uint8 Sub_Priority)
{
 8000414:	b480      	push	{r7}
 8000416:	b085      	sub	sp, #20
 8000418:	af00      	add	r7, sp, #0
 800041a:	4603      	mov	r3, r0
 800041c:	71fb      	strb	r3, [r7, #7]
 800041e:	460b      	mov	r3, r1
 8000420:	71bb      	strb	r3, [r7, #6]
 8000422:	4613      	mov	r3, r2
 8000424:	717b      	strb	r3, [r7, #5]
	uint8 PriorityGroup						 = 0x00;
 8000426:	2300      	movs	r3, #0
 8000428:	73fb      	strb	r3, [r7, #15]
	uint8 Configured_Group_priority_position = 0x00;
 800042a:	2300      	movs	r3, #0
 800042c:	73bb      	strb	r3, [r7, #14]
	uint8 Configured_Sub_priority_position 	 = 0x0F;
 800042e:	230f      	movs	r3, #15
 8000430:	737b      	strb	r3, [r7, #13]
	uint8 Configured_Group_priority 		 = 0x00;
 8000432:	2300      	movs	r3, #0
 8000434:	733b      	strb	r3, [r7, #12]
	uint8 Configured_Sub_priority 			 = 0x0F;
 8000436:	230f      	movs	r3, #15
 8000438:	72fb      	strb	r3, [r7, #11]
	uint8 Priority_Config 			 		 = 0x00;
 800043a:	2300      	movs	r3, #0
 800043c:	72bb      	strb	r3, [r7, #10]

	/*Select the configured priority group*/
	PriorityGroup = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800043e:	4b23      	ldr	r3, [pc, #140]	; (80004cc <NVIC_Driver_SetInterrupt+0xb8>)
 8000440:	68db      	ldr	r3, [r3, #12]
 8000442:	43db      	mvns	r3, r3
 8000444:	0a1b      	lsrs	r3, r3, #8
 8000446:	b2db      	uxtb	r3, r3
 8000448:	f003 0307 	and.w	r3, r3, #7
 800044c:	73fb      	strb	r3, [r7, #15]
	 * the maximum available value is 7
	 * Group prio. bits =  4 - (max.value-conf.prior.) <== these have to be shifted to left (XXXn.0000)
	 * Sub prio. bits = 0x0F >> (max.value-conf.prior.)  <== these have to be shifted to right  (nnnY.0000)
	 * */

	Configured_Sub_priority_position = Configured_Sub_priority_position >> (PriorityGroup);
 800044e:	7b7a      	ldrb	r2, [r7, #13]
 8000450:	7bfb      	ldrb	r3, [r7, #15]
 8000452:	fa42 f303 	asr.w	r3, r2, r3
 8000456:	737b      	strb	r3, [r7, #13]
	Configured_Group_priority_position = 0x04 - PriorityGroup;
 8000458:	7bfb      	ldrb	r3, [r7, #15]
 800045a:	f1c3 0304 	rsb	r3, r3, #4
 800045e:	73bb      	strb	r3, [r7, #14]

	Configured_Group_priority = Preemption_Priority << Configured_Group_priority_position;
 8000460:	79ba      	ldrb	r2, [r7, #6]
 8000462:	7bbb      	ldrb	r3, [r7, #14]
 8000464:	fa02 f303 	lsl.w	r3, r2, r3
 8000468:	733b      	strb	r3, [r7, #12]
	Configured_Sub_priority   = Sub_Priority & Configured_Sub_priority_position;
 800046a:	797a      	ldrb	r2, [r7, #5]
 800046c:	7b7b      	ldrb	r3, [r7, #13]
 800046e:	4013      	ands	r3, r2
 8000470:	72fb      	strb	r3, [r7, #11]
	/*The lower 4 bits are not used*/
	Priority_Config = ((Configured_Group_priority|Configured_Sub_priority)<<4);
 8000472:	7b3a      	ldrb	r2, [r7, #12]
 8000474:	7afb      	ldrb	r3, [r7, #11]
 8000476:	4313      	orrs	r3, r2
 8000478:	b2db      	uxtb	r3, r3
 800047a:	011b      	lsls	r3, r3, #4
 800047c:	72bb      	strb	r3, [r7, #10]
	if(IRQChannel<0)
 800047e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000482:	2b00      	cmp	r3, #0
 8000484:	da08      	bge.n	8000498 <NVIC_Driver_SetInterrupt+0x84>
	{
		/* set Priority for Cortex-M  System Interrupts */
		SCB->SHP[((uint32_t)(IRQChannel) & 0xF)-4] = Priority_Config;
 8000486:	4a11      	ldr	r2, [pc, #68]	; (80004cc <NVIC_Driver_SetInterrupt+0xb8>)
 8000488:	79fb      	ldrb	r3, [r7, #7]
 800048a:	f003 030f 	and.w	r3, r3, #15
 800048e:	3b04      	subs	r3, #4
 8000490:	4413      	add	r3, r2
 8000492:	7aba      	ldrb	r2, [r7, #10]
 8000494:	761a      	strb	r2, [r3, #24]
 8000496:	e006      	b.n	80004a6 <NVIC_Driver_SetInterrupt+0x92>
	}
	else
	{
		NVIC->IP[IRQChannel] = Priority_Config;
 8000498:	4a0d      	ldr	r2, [pc, #52]	; (80004d0 <NVIC_Driver_SetInterrupt+0xbc>)
 800049a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800049e:	4413      	add	r3, r2
 80004a0:	7aba      	ldrb	r2, [r7, #10]
 80004a2:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300


	/*Set the given interrupt. To select the correct register from the available 4, the channel number has
	 * to be shifted to the left by 5 (division by 32, because each register can hold 32 values)
	 * to write the channel to the given position (IRQ = 7 goes to position 7)*/
    NVIC->ISER[IRQChannel >> 0x05] =
 80004a6:	4a0a      	ldr	r2, [pc, #40]	; (80004d0 <NVIC_Driver_SetInterrupt+0xbc>)
 80004a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004ac:	115b      	asrs	r3, r3, #5
 80004ae:	b25b      	sxtb	r3, r3
 80004b0:	4618      	mov	r0, r3
      (uint32_t)0x01 << (IRQChannel & (uint8_t)0x1F);
 80004b2:	79fb      	ldrb	r3, [r7, #7]
 80004b4:	f003 031f 	and.w	r3, r3, #31
 80004b8:	2101      	movs	r1, #1
 80004ba:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[IRQChannel >> 0x05] =
 80004be:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    /*The final &-ing is used to assure that the channel number isn't bigger the 31
     * The bigger values will be subtracted this way, to the correct position number
     * */
}
 80004c2:	bf00      	nop
 80004c4:	3714      	adds	r7, #20
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr
 80004cc:	e000ed00 	.word	0xe000ed00
 80004d0:	e000e100 	.word	0xe000e100

080004d4 <NVIC_Driver_PriorityGroupConfig>:
	NVIC->ICER[IRQChannel >> 0x05] =
	      (uint32_t)0x01 << (IRQChannel & (uint8_t)0x1F);
}

void NVIC_Driver_PriorityGroupConfig(uint8 Prioritygroup)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0
 80004da:	4603      	mov	r3, r0
 80004dc:	71fb      	strb	r3, [r7, #7]
	uint32 Old_register_value = 0x00;
 80004de:	2300      	movs	r3, #0
 80004e0:	60fb      	str	r3, [r7, #12]
	uint32 New_register_value = 0x00;
 80004e2:	2300      	movs	r3, #0
 80004e4:	60bb      	str	r3, [r7, #8]

	Old_register_value = SCB->AIRCR;
 80004e6:	4b0d      	ldr	r3, [pc, #52]	; (800051c <NVIC_Driver_PriorityGroupConfig+0x48>)
 80004e8:	68db      	ldr	r3, [r3, #12]
 80004ea:	60fb      	str	r3, [r7, #12]
	Old_register_value &= ~(NVIC_DRIVER_AIRCR_VECTORKEY_CLEAR_MASK|NVIC_DRIVER_PRIORITY_GROUP_MASK);
 80004ec:	68fa      	ldr	r2, [r7, #12]
 80004ee:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80004f2:	4013      	ands	r3, r2
 80004f4:	60fb      	str	r3, [r7, #12]

	New_register_value = (Old_register_value)|(NVIC_DRIVER_AIRCR_VECTORKEY_MASK)|(Prioritygroup<<8);
 80004f6:	79fb      	ldrb	r3, [r7, #7]
 80004f8:	021b      	lsls	r3, r3, #8
 80004fa:	461a      	mov	r2, r3
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	4313      	orrs	r3, r2
 8000500:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000504:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000508:	60bb      	str	r3, [r7, #8]

	SCB->AIRCR = New_register_value;
 800050a:	4a04      	ldr	r2, [pc, #16]	; (800051c <NVIC_Driver_PriorityGroupConfig+0x48>)
 800050c:	68bb      	ldr	r3, [r7, #8]
 800050e:	60d3      	str	r3, [r2, #12]
}
 8000510:	bf00      	nop
 8000512:	3714      	adds	r7, #20
 8000514:	46bd      	mov	sp, r7
 8000516:	bc80      	pop	{r7}
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	e000ed00 	.word	0xe000ed00

08000520 <NVIC_Driver_Set_SYSTICK_Interrupt>:
	}
#endif

#if (NVIC_DRIVER_SYSTICK_INTERRUPT_ENABLE == OK)
	void NVIC_Driver_Set_SYSTICK_Interrupt(uint8 Preemption_priority,uint8 Sub_priority)
	{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	460a      	mov	r2, r1
 800052a:	71fb      	strb	r3, [r7, #7]
 800052c:	4613      	mov	r3, r2
 800052e:	71bb      	strb	r3, [r7, #6]
		/*Enable the Systick interrupt */
		SysTick->CTRL|=(0x01<<0x01);
 8000530:	4a08      	ldr	r2, [pc, #32]	; (8000554 <NVIC_Driver_Set_SYSTICK_Interrupt+0x34>)
 8000532:	4b08      	ldr	r3, [pc, #32]	; (8000554 <NVIC_Driver_Set_SYSTICK_Interrupt+0x34>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	f043 0302 	orr.w	r3, r3, #2
 800053a:	6013      	str	r3, [r2, #0]
		NVIC_Driver_SetInterrupt(SysTick_IRQn,Preemption_priority,Sub_priority);
 800053c:	79ba      	ldrb	r2, [r7, #6]
 800053e:	79fb      	ldrb	r3, [r7, #7]
 8000540:	4619      	mov	r1, r3
 8000542:	f04f 30ff 	mov.w	r0, #4294967295
 8000546:	f7ff ff65 	bl	8000414 <NVIC_Driver_SetInterrupt>
	}
 800054a:	bf00      	nop
 800054c:	3708      	adds	r7, #8
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	e000e010 	.word	0xe000e010

08000558 <SysTick_Handler>:
#include "NVIC_Driver.h"

static volatile uint32 Tick_Counter=0x00;

void SysTick_Handler()
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
	if(Tick_Counter!=0x00)
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <SysTick_Handler+0x20>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d004      	beq.n	800056e <SysTick_Handler+0x16>
	{
		Tick_Counter--;
 8000564:	4b04      	ldr	r3, [pc, #16]	; (8000578 <SysTick_Handler+0x20>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	3b01      	subs	r3, #1
 800056a:	4a03      	ldr	r2, [pc, #12]	; (8000578 <SysTick_Handler+0x20>)
 800056c:	6013      	str	r3, [r2, #0]
	}
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	20000084 	.word	0x20000084

0800057c <SYSTICK_Driver_Init>:

void SYSTICK_Driver_Init()
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
	/*Set the processor clock as the clock source */
	SysTick->CTRL|=(0x01<<0x02);
 8000580:	4a0a      	ldr	r2, [pc, #40]	; (80005ac <SYSTICK_Driver_Init+0x30>)
 8000582:	4b0a      	ldr	r3, [pc, #40]	; (80005ac <SYSTICK_Driver_Init+0x30>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	f043 0304 	orr.w	r3, r3, #4
 800058a:	6013      	str	r3, [r2, #0]
	#if(SYSTICK_DRIVER_ENABLE_INTERRUPT == OK)
		/*Set the timer interrupt and its priority and sub-priority*/
		NVIC_Driver_PriorityGroupConfig(NVIC_DRIVER_PRIORITY_GRUP_4);
 800058c:	2003      	movs	r0, #3
 800058e:	f7ff ffa1 	bl	80004d4 <NVIC_Driver_PriorityGroupConfig>
		NVIC_Driver_Set_SYSTICK_Interrupt(0x0F,0x00);
 8000592:	2100      	movs	r1, #0
 8000594:	200f      	movs	r0, #15
 8000596:	f7ff ffc3 	bl	8000520 <NVIC_Driver_Set_SYSTICK_Interrupt>
	#endif
	/*Init the Systick current value register*/
	SysTick->VAL = 0x00;
 800059a:	4b04      	ldr	r3, [pc, #16]	; (80005ac <SYSTICK_Driver_Init+0x30>)
 800059c:	2200      	movs	r2, #0
 800059e:	609a      	str	r2, [r3, #8]
	/*Set the load register with the configured value*/
	SysTick->LOAD = ((SYSTICK_DRIVER_LOAD & 0xFFFFFFUL)-1);
 80005a0:	4b02      	ldr	r3, [pc, #8]	; (80005ac <SYSTICK_Driver_Init+0x30>)
 80005a2:	4a03      	ldr	r2, [pc, #12]	; (80005b0 <SYSTICK_Driver_Init+0x34>)
 80005a4:	605a      	str	r2, [r3, #4]
}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	e000e010 	.word	0xe000e010
 80005b0:	0001193f 	.word	0x0001193f

080005b4 <SYSTICK_Driver_Start>:

void SYSTICK_Driver_Start()
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
	/*Enable the systick timer*/
	SysTick->CTRL|=0x01;
 80005b8:	4a04      	ldr	r2, [pc, #16]	; (80005cc <SYSTICK_Driver_Start+0x18>)
 80005ba:	4b04      	ldr	r3, [pc, #16]	; (80005cc <SYSTICK_Driver_Start+0x18>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	f043 0301 	orr.w	r3, r3, #1
 80005c2:	6013      	str	r3, [r2, #0]
}
 80005c4:	bf00      	nop
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr
 80005cc:	e000e010 	.word	0xe000e010

080005d0 <TCNT_Driver_Init>:

#include "TCNT_Driver.h"
#include "TCNT_Driver_Cfg.h"

void TCNT_Driver_Init(TIM_TypeDef* TIMx)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
#if ((TCNT_DRIVER_TIMER_4)==OK)
	RCC->APB1ENR|=RCC_APB1ENR_TIM4EN;
 80005d8:	4a0b      	ldr	r2, [pc, #44]	; (8000608 <TCNT_Driver_Init+0x38>)
 80005da:	4b0b      	ldr	r3, [pc, #44]	; (8000608 <TCNT_Driver_Init+0x38>)
 80005dc:	69db      	ldr	r3, [r3, #28]
 80005de:	f043 0304 	orr.w	r3, r3, #4
 80005e2:	61d3      	str	r3, [r2, #28]

#if ((TCNT_DRIVER_TIMER_1)==OK)
	RCC->APB2ENR|=RCC_APB2ENR_TIM1EN;
#endif

	TIMx->CR1|= TCNT_DRIVER_DIRECTION;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	881b      	ldrh	r3, [r3, #0]
 80005e8:	b29a      	uxth	r2, r3
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	801a      	strh	r2, [r3, #0]
	TIMx->EGR|= TCNT_DRIVER_UPDATE_GENERATION;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	8a9b      	ldrh	r3, [r3, #20]
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	b29a      	uxth	r2, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	829a      	strh	r2, [r3, #20]
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr
 8000608:	40021000 	.word	0x40021000

0800060c <TCNT_Driver_SetPeriod>:

void TCNT_Driver_SetPeriod(TIM_TypeDef* TIMx,uint32 PeriodValue)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	6039      	str	r1, [r7, #0]
	TIMx->ARR = PeriodValue;
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	b29a      	uxth	r2, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 800061e:	bf00      	nop
 8000620:	370c      	adds	r7, #12
 8000622:	46bd      	mov	sp, r7
 8000624:	bc80      	pop	{r7}
 8000626:	4770      	bx	lr

08000628 <TCNT_Driver_SetPrescale>:

void TCNT_Driver_SetPrescale(TIM_TypeDef* TIMx,uint32 PrescaleValue)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	6039      	str	r1, [r7, #0]
	TIMx->PSC = PrescaleValue;
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	b29a      	uxth	r2, r3
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	851a      	strh	r2, [r3, #40]	; 0x28
}
 800063a:	bf00      	nop
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr

08000644 <TCNT_Driver_Start>:

void TCNT_Driver_Start(TIM_TypeDef* TIMx)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
	TIMx->CR1|=TCNT_DRIVER_COUNTER_ENABLE;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	881b      	ldrh	r3, [r3, #0]
 8000650:	b29b      	uxth	r3, r3
 8000652:	f043 0301 	orr.w	r3, r3, #1
 8000656:	b29a      	uxth	r2, r3
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	801a      	strh	r2, [r3, #0]
}
 800065c:	bf00      	nop
 800065e:	370c      	adds	r7, #12
 8000660:	46bd      	mov	sp, r7
 8000662:	bc80      	pop	{r7}
 8000664:	4770      	bx	lr
	...

08000668 <main>:
uint8 First_read = 0x01;
uint32 ReadValue = 0x00;
uint32 CouterValue = 0x00;

int main(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
	GPIO_Driver_Init();
 800066c:	f7ff fd6e 	bl	800014c <GPIO_Driver_Init>
	SYSTICK_Driver_Init();
 8000670:	f7ff ff84 	bl	800057c <SYSTICK_Driver_Init>
	SYSTICK_Driver_Start();
 8000674:	f7ff ff9e 	bl	80005b4 <SYSTICK_Driver_Start>

	TCNT_Driver_Init(TIM4);
 8000678:	480c      	ldr	r0, [pc, #48]	; (80006ac <main+0x44>)
 800067a:	f7ff ffa9 	bl	80005d0 <TCNT_Driver_Init>
	TCNT_Driver_SetPeriod(TIM4,MAX16);
 800067e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000682:	480a      	ldr	r0, [pc, #40]	; (80006ac <main+0x44>)
 8000684:	f7ff ffc2 	bl	800060c <TCNT_Driver_SetPeriod>
	TCNT_Driver_SetPrescale(TIM4,0x00);
 8000688:	2100      	movs	r1, #0
 800068a:	4808      	ldr	r0, [pc, #32]	; (80006ac <main+0x44>)
 800068c:	f7ff ffcc 	bl	8000628 <TCNT_Driver_SetPrescale>

	HWENCODER_Driver_Init(TIM4);
 8000690:	4806      	ldr	r0, [pc, #24]	; (80006ac <main+0x44>)
 8000692:	f7ff fe8b 	bl	80003ac <HWENCODER_Driver_Init>

	TCNT_Driver_Start(TIM4);
 8000696:	4805      	ldr	r0, [pc, #20]	; (80006ac <main+0x44>)
 8000698:	f7ff ffd4 	bl	8000644 <TCNT_Driver_Start>

	while (1)
	{
		CouterValue = HWENCODER_Driver_Get_Count_Value(TIM4);
 800069c:	4803      	ldr	r0, [pc, #12]	; (80006ac <main+0x44>)
 800069e:	f7ff feac 	bl	80003fa <HWENCODER_Driver_Get_Count_Value>
 80006a2:	4602      	mov	r2, r0
 80006a4:	4b02      	ldr	r3, [pc, #8]	; (80006b0 <main+0x48>)
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	e7f8      	b.n	800069c <main+0x34>
 80006aa:	bf00      	nop
 80006ac:	40000800 	.word	0x40000800
 80006b0:	20000088 	.word	0x20000088

080006b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80006b8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80006ba:	e003      	b.n	80006c4 <LoopCopyDataInit>

080006bc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80006bc:	4b0c      	ldr	r3, [pc, #48]	; (80006f0 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80006be:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80006c0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80006c2:	3104      	adds	r1, #4

080006c4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80006c4:	480b      	ldr	r0, [pc, #44]	; (80006f4 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80006c6:	4b0c      	ldr	r3, [pc, #48]	; (80006f8 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80006c8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80006ca:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80006cc:	d3f6      	bcc.n	80006bc <CopyDataInit>
	ldr	r2, =_sbss
 80006ce:	4a0b      	ldr	r2, [pc, #44]	; (80006fc <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 80006d0:	e002      	b.n	80006d8 <LoopFillZerobss>

080006d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80006d2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80006d4:	f842 3b04 	str.w	r3, [r2], #4

080006d8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80006d8:	4b09      	ldr	r3, [pc, #36]	; (8000700 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80006da:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80006dc:	d3f9      	bcc.n	80006d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006de:	f000 f813 	bl	8000708 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006e2:	f000 f8cb 	bl	800087c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006e6:	f7ff ffbf 	bl	8000668 <main>
	bx	lr
 80006ea:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006ec:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 80006f0:	080008e4 	.word	0x080008e4
	ldr	r0, =_sdata
 80006f4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80006f8:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 80006fc:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 8000700:	2000008c 	.word	0x2000008c

08000704 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000704:	e7fe      	b.n	8000704 <ADC1_2_IRQHandler>
	...

08000708 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800070c:	4a15      	ldr	r2, [pc, #84]	; (8000764 <SystemInit+0x5c>)
 800070e:	4b15      	ldr	r3, [pc, #84]	; (8000764 <SystemInit+0x5c>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	f043 0301 	orr.w	r3, r3, #1
 8000716:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000718:	4912      	ldr	r1, [pc, #72]	; (8000764 <SystemInit+0x5c>)
 800071a:	4b12      	ldr	r3, [pc, #72]	; (8000764 <SystemInit+0x5c>)
 800071c:	685a      	ldr	r2, [r3, #4]
 800071e:	4b12      	ldr	r3, [pc, #72]	; (8000768 <SystemInit+0x60>)
 8000720:	4013      	ands	r3, r2
 8000722:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000724:	4a0f      	ldr	r2, [pc, #60]	; (8000764 <SystemInit+0x5c>)
 8000726:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <SystemInit+0x5c>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800072e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000732:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000734:	4a0b      	ldr	r2, [pc, #44]	; (8000764 <SystemInit+0x5c>)
 8000736:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <SystemInit+0x5c>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800073e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000740:	4a08      	ldr	r2, [pc, #32]	; (8000764 <SystemInit+0x5c>)
 8000742:	4b08      	ldr	r3, [pc, #32]	; (8000764 <SystemInit+0x5c>)
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800074a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800074c:	4b05      	ldr	r3, [pc, #20]	; (8000764 <SystemInit+0x5c>)
 800074e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000752:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000754:	f000 f80c 	bl	8000770 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000758:	4b04      	ldr	r3, [pc, #16]	; (800076c <SystemInit+0x64>)
 800075a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800075e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40021000 	.word	0x40021000
 8000768:	f8ff0000 	.word	0xf8ff0000
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000774:	f000 f802 	bl	800077c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}

0800077c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	2300      	movs	r3, #0
 8000788:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800078a:	4a3a      	ldr	r2, [pc, #232]	; (8000874 <SetSysClockTo72+0xf8>)
 800078c:	4b39      	ldr	r3, [pc, #228]	; (8000874 <SetSysClockTo72+0xf8>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000794:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000796:	4b37      	ldr	r3, [pc, #220]	; (8000874 <SetSysClockTo72+0xf8>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800079e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	3301      	adds	r3, #1
 80007a4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d103      	bne.n	80007b4 <SetSysClockTo72+0x38>
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80007b2:	d1f0      	bne.n	8000796 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80007b4:	4b2f      	ldr	r3, [pc, #188]	; (8000874 <SetSysClockTo72+0xf8>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d002      	beq.n	80007c6 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80007c0:	2301      	movs	r3, #1
 80007c2:	603b      	str	r3, [r7, #0]
 80007c4:	e001      	b.n	80007ca <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80007c6:	2300      	movs	r3, #0
 80007c8:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d14b      	bne.n	8000868 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80007d0:	4a29      	ldr	r2, [pc, #164]	; (8000878 <SetSysClockTo72+0xfc>)
 80007d2:	4b29      	ldr	r3, [pc, #164]	; (8000878 <SetSysClockTo72+0xfc>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	f043 0310 	orr.w	r3, r3, #16
 80007da:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80007dc:	4a26      	ldr	r2, [pc, #152]	; (8000878 <SetSysClockTo72+0xfc>)
 80007de:	4b26      	ldr	r3, [pc, #152]	; (8000878 <SetSysClockTo72+0xfc>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	f023 0303 	bic.w	r3, r3, #3
 80007e6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80007e8:	4a23      	ldr	r2, [pc, #140]	; (8000878 <SetSysClockTo72+0xfc>)
 80007ea:	4b23      	ldr	r3, [pc, #140]	; (8000878 <SetSysClockTo72+0xfc>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	f043 0302 	orr.w	r3, r3, #2
 80007f2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80007f4:	4a1f      	ldr	r2, [pc, #124]	; (8000874 <SetSysClockTo72+0xf8>)
 80007f6:	4b1f      	ldr	r3, [pc, #124]	; (8000874 <SetSysClockTo72+0xf8>)
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80007fc:	4a1d      	ldr	r2, [pc, #116]	; (8000874 <SetSysClockTo72+0xf8>)
 80007fe:	4b1d      	ldr	r3, [pc, #116]	; (8000874 <SetSysClockTo72+0xf8>)
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000804:	4a1b      	ldr	r2, [pc, #108]	; (8000874 <SetSysClockTo72+0xf8>)
 8000806:	4b1b      	ldr	r3, [pc, #108]	; (8000874 <SetSysClockTo72+0xf8>)
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800080e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000810:	4a18      	ldr	r2, [pc, #96]	; (8000874 <SetSysClockTo72+0xf8>)
 8000812:	4b18      	ldr	r3, [pc, #96]	; (8000874 <SetSysClockTo72+0xf8>)
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800081a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 800081c:	4a15      	ldr	r2, [pc, #84]	; (8000874 <SetSysClockTo72+0xf8>)
 800081e:	4b15      	ldr	r3, [pc, #84]	; (8000874 <SetSysClockTo72+0xf8>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000826:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000828:	4a12      	ldr	r2, [pc, #72]	; (8000874 <SetSysClockTo72+0xf8>)
 800082a:	4b12      	ldr	r3, [pc, #72]	; (8000874 <SetSysClockTo72+0xf8>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000832:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000834:	bf00      	nop
 8000836:	4b0f      	ldr	r3, [pc, #60]	; (8000874 <SetSysClockTo72+0xf8>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800083e:	2b00      	cmp	r3, #0
 8000840:	d0f9      	beq.n	8000836 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000842:	4a0c      	ldr	r2, [pc, #48]	; (8000874 <SetSysClockTo72+0xf8>)
 8000844:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <SetSysClockTo72+0xf8>)
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	f023 0303 	bic.w	r3, r3, #3
 800084c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800084e:	4a09      	ldr	r2, [pc, #36]	; (8000874 <SetSysClockTo72+0xf8>)
 8000850:	4b08      	ldr	r3, [pc, #32]	; (8000874 <SetSysClockTo72+0xf8>)
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	f043 0302 	orr.w	r3, r3, #2
 8000858:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800085a:	bf00      	nop
 800085c:	4b05      	ldr	r3, [pc, #20]	; (8000874 <SetSysClockTo72+0xf8>)
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	f003 030c 	and.w	r3, r3, #12
 8000864:	2b08      	cmp	r3, #8
 8000866:	d1f9      	bne.n	800085c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000868:	bf00      	nop
 800086a:	370c      	adds	r7, #12
 800086c:	46bd      	mov	sp, r7
 800086e:	bc80      	pop	{r7}
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	40021000 	.word	0x40021000
 8000878:	40022000 	.word	0x40022000

0800087c <__libc_init_array>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	2500      	movs	r5, #0
 8000880:	4e0c      	ldr	r6, [pc, #48]	; (80008b4 <__libc_init_array+0x38>)
 8000882:	4c0d      	ldr	r4, [pc, #52]	; (80008b8 <__libc_init_array+0x3c>)
 8000884:	1ba4      	subs	r4, r4, r6
 8000886:	10a4      	asrs	r4, r4, #2
 8000888:	42a5      	cmp	r5, r4
 800088a:	d109      	bne.n	80008a0 <__libc_init_array+0x24>
 800088c:	f000 f81a 	bl	80008c4 <_init>
 8000890:	2500      	movs	r5, #0
 8000892:	4e0a      	ldr	r6, [pc, #40]	; (80008bc <__libc_init_array+0x40>)
 8000894:	4c0a      	ldr	r4, [pc, #40]	; (80008c0 <__libc_init_array+0x44>)
 8000896:	1ba4      	subs	r4, r4, r6
 8000898:	10a4      	asrs	r4, r4, #2
 800089a:	42a5      	cmp	r5, r4
 800089c:	d105      	bne.n	80008aa <__libc_init_array+0x2e>
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80008a4:	4798      	blx	r3
 80008a6:	3501      	adds	r5, #1
 80008a8:	e7ee      	b.n	8000888 <__libc_init_array+0xc>
 80008aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80008ae:	4798      	blx	r3
 80008b0:	3501      	adds	r5, #1
 80008b2:	e7f2      	b.n	800089a <__libc_init_array+0x1e>
 80008b4:	080008dc 	.word	0x080008dc
 80008b8:	080008dc 	.word	0x080008dc
 80008bc:	080008dc 	.word	0x080008dc
 80008c0:	080008e0 	.word	0x080008e0

080008c4 <_init>:
 80008c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008c6:	bf00      	nop
 80008c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008ca:	bc08      	pop	{r3}
 80008cc:	469e      	mov	lr, r3
 80008ce:	4770      	bx	lr

080008d0 <_fini>:
 80008d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008d2:	bf00      	nop
 80008d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008d6:	bc08      	pop	{r3}
 80008d8:	469e      	mov	lr, r3
 80008da:	4770      	bx	lr
