;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	JMZ -12, #70
	CMP 30, 9
	SPL 0, <402
	SUB -207, <-120
	SUB #72, @200
	CMP -207, <-120
	JMN 0, <2
	MOV -837, <-20
	SUB <-127, 100
	SPL 0, <402
	CMP -207, <-120
	MOV 0, 402
	CMP 270, 60
	MOV 0, 402
	SUB #72, @206
	CMP 12, @10
	JMN -207, @-120
	SLT 721, 0
	CMP @-127, 100
	SPL 0, <402
	ADD 270, 60
	SLT 20, @12
	ADD 30, 9
	SUB 12, @10
	ADD -1, <-20
	ADD 270, 60
	CMP @121, 103
	CMP 210, 60
	SUB 0, 2
	ADD 130, 3
	SUB @121, 6
	SUB @127, 106
	SUB @127, 106
	SUB #72, @200
	ADD 0, 1
	ADD 130, 3
	ADD 130, 3
	ADD 130, 3
	JMN <121, 6
	DJN 0, <-2
	JMN -207, @-120
	DJN 0, <-2
	MOV -1, <-20
	JMN -207, @-120
	CMP -207, <-120
