From 2bb04d3d2824d923d0ece22f204213a12b73b068 Mon Sep 17 00:00:00 2001
From: Eric Ruei <e-ruei1@ti.com>
Date: Sat, 9 Dec 2017 10:50:02 -0500
Subject: [PATCH 123/127] arm: dts: add cpts 1pps reference output pins

Signed-off-by: Eric Ruei <e-ruei1@ti.com>
---
 arch/arm/boot/dts/am571x-idk.dts | 17 ++++++++++++++++-
 arch/arm/boot/dts/am572x-idk.dts | 16 +++++++++++++++-
 2 files changed, 31 insertions(+), 2 deletions(-)

diff --git a/arch/arm/boot/dts/am571x-idk.dts b/arch/arm/boot/dts/am571x-idk.dts
index 1a067b1..280cc8f 100644
--- a/arch/arm/boot/dts/am571x-idk.dts
+++ b/arch/arm/boot/dts/am571x-idk.dts
@@ -288,9 +288,11 @@
 &mac {
 	/* cptr pps1 generator properties */
 	timers = <&timer16>;
-	pinctrl-names = "pwm_off", "pwm_on";
+	pinctrl-names = "pwm_off", "pwm_on", "ref_off", "ref_on";
 	pinctrl-0 = <&pps1_timer16_pwm_off>;
 	pinctrl-1 = <&pps1_timer16_pwm_on>;
+	pinctrl-2 = <&pps1_timer16_pwm2_off>;
+	pinctrl-3 = <&pps1_timer16_pwm2_on>;
 };
 
 &dra7_pmx_core {
@@ -305,4 +307,17 @@
 			DRA7XX_CORE_IOPAD(0x36a0, PIN_OUTPUT | MUX_MODE15)
 		>;
 	};
+
+	pps1_timer16_pwm2_on: pps1_timer16_pwm2_on {
+		pinctrl-single,pins = <
+			DRA7XX_CORE_IOPAD(0x3680, PIN_OUTPUT | MUX_MODE7)
+		>;
+	};
+
+	pps1_timer16_pwm2_off: pps1_timer16_pwm2_off {
+		pinctrl-single,pins = <
+			DRA7XX_CORE_IOPAD(0x3680, PIN_OUTPUT | MUX_MODE15)
+		>;
+	};
+
 };
diff --git a/arch/arm/boot/dts/am572x-idk.dts b/arch/arm/boot/dts/am572x-idk.dts
index 9bd8c52..400008e 100644
--- a/arch/arm/boot/dts/am572x-idk.dts
+++ b/arch/arm/boot/dts/am572x-idk.dts
@@ -46,9 +46,11 @@
 &mac {
 	/* cptr pps1 generator properties */
 	timers = <&timer16>;
-	pinctrl-names = "pwm_off", "pwm_on";
+	pinctrl-names = "pwm_off", "pwm_on", "ref_off", "ref_on";
 	pinctrl-0 = <&pps1_timer16_pwm_off>;
 	pinctrl-1 = <&pps1_timer16_pwm_on>;
+	pinctrl-2 = <&pps1_timer16_pwm2_off>;
+	pinctrl-3 = <&pps1_timer16_pwm2_on>;
 };
 
 &dra7_pmx_core {
@@ -63,4 +65,16 @@
 			DRA7XX_CORE_IOPAD(0x36a0, PIN_OUTPUT | MUX_MODE15)
 		>;
 	};
+
+	pps1_timer16_pwm2_on: pps1_timer16_pwm2_on {
+		pinctrl-single,pins = <
+			DRA7XX_CORE_IOPAD(0x3680, PIN_OUTPUT | MUX_MODE7)
+		>;
+	};
+
+	pps1_timer16_pwm2_off: pps1_timer16_pwm2_off {
+		pinctrl-single,pins = <
+			DRA7XX_CORE_IOPAD(0x3680, PIN_OUTPUT | MUX_MODE15)
+		>;
+	};
 };
-- 
1.9.1

