-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Thu Oct 31 14:38:44 2024
-- Host        : bopes running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top bg2nd -prefix
--               bg2nd_ bg2nd_sim_netlist.vhdl
-- Design      : bg2nd
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg2nd_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end bg2nd_blk_mem_gen_mux;

architecture STRUCTURE of bg2nd_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg2nd_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bg2nd_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of bg2nd_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000001FFFFFC0000000000000000001FFFFC0000000000000000000FF",
      INITP_01 => X"00003FFFFFFC00100800000000001FFFFFF000000000000001001FFFFFF00000",
      INITP_02 => X"FFFF8000000000018001FFFFFFFF0000000000000000FFFFFFFE000000000000",
      INITP_03 => X"000000000000FFFFFFFFE000000000000000FFFFFFFF8000000000000000FFFF",
      INITP_04 => X"007FFFFFFFFFFE00000000000007FFFFFFFFF800000000000000FFFFFFFFF000",
      INITP_05 => X"FFFFFFFC00000000007FFFFFFFFFFF000000000000FFFFFFFFFFFF0000000000",
      INITP_06 => X"180000003C7FFFFFFFFFFFFE00000000183FFFFFFFFFFFFE00000000007FFFFF",
      INITP_07 => X"FFFFFFFCFFFFFFFE1FF800FC3EFFFFFEFFFFFFFC1F0000003C7FFFFFFFFFFFFC",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFF1FFF",
      INITP_09 => X"FFFFFFFFFFFE7E00FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFC00",
      INITP_0A => X"FFFBF200FFFFFFFFFFFFFFFFFFF87F00FFFFFFFFFFFFFFFFFFFC3E00FFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFF7FC00FFFFFFFFFFFFFFFFFFF7F000FFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFC6FF000FFBBFFFFFFFFFFFFFFEFFC00FFFFFFFFFFFFFFFFFFFEFC00",
      INITP_0D => X"E0FF8000D3B8FFFFFFFFFFFFF0FF8000E3FCFFFFFFFFFFFFF87FE000EFEFFFFF",
      INITP_0E => X"23E5BFFFFFFFFFFF1DFE00004915FFFFFFFFFFFF81FF0000D19AFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFBFFE0000002877FFFFFFFFFF87FE000000584FFFFFFFFFFFE1FE00000",
      INIT_00 => X"FEFEFEFEFEFEFEFEFEFEBDBDBDBDBDBDBDBD7C7C7C7C7C1BBA99797979793818",
      INIT_01 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_02 => X"797979797979797979597C7C7CBDBDBDBDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_03 => X"FEFEFEFEFEFEFEFEFEBDBDBDBDBDBDBD7C7C7C7C7C7C7C797979797979797979",
      INIT_04 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_05 => X"797979797979797979797C7C7C7CBDBDBDBDFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_06 => X"FEFEFEFEFEFEFEFEBDBDBDBDBDBDBDBD7C7C7C99BABABA797979797979797979",
      INIT_07 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_08 => X"7979797979797979595959797C7C7C7CBDBDBDBDBDBDBDBDFEFEFEFEFEFEFEFE",
      INIT_09 => X"FEFEFEFEFEFEFE1EBDBDBDBDBDBDBD7C7C7C1BBABABA99797979797979797979",
      INIT_0A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0B => X"7979797979797979797979797C7C7C7C7C7CBDBDBDBDBDBDFEFEFEFEFEFEFEFE",
      INIT_0C => X"FEFEFEFEFEFEFEBDBDBDBDBDBDBD7C7C7C1B1BBABA9A79797979797979797979",
      INIT_0D => X"FEFEFEFE1EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0E => X"79797979797979797979797979BA7C7C7C7C7C7CBDBDBDBDBDBDBD1EFEFEFEFE",
      INIT_0F => X"FEFEFEFEFEBDBDBDBDBDBDBDDD7C7C7C7C1BBABA9A7979797979797979797979",
      INIT_10 => X"BDBDDDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_11 => X"79797979797979797979797979BABA7C7C7C7C7C7CBDBDBDBDBDBDBDBDBDBDBD",
      INIT_12 => X"FEFEFEFEFEBDBDBDBDBDBDBD7C7C7C1B9999BABADA7979797979797979797979",
      INIT_13 => X"BDBDBDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_14 => X"7979797979797979797979795979BABA7C7C7C7C7C7C7CBDBDBDBDBDBDBDBDBD",
      INIT_15 => X"1EBDBDBDBDBDBD7C7C7C7C7C7C7C7CFBBABABA79797979797979797979797979",
      INIT_16 => X"BDBDBDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE1E",
      INIT_17 => X"7979797979797979797979795979799ABA7C7C7C7C7C7C7CBDBDBDBDBDBDBDBD",
      INIT_18 => X"BDBDBDBD7C7C7C7C7C7C7C7C7C7C7C3BBABABA79797979797979797979797918",
      INIT_19 => X"BDBDBDBDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBD",
      INIT_1A => X"79797979797979797979797979797979BA7C7C7C7C7C7C7C7C5C7C7CBDBDBDBD",
      INIT_1B => X"BDBD7C7C7C7C7C7C7C7C7D5C5C7C7C3CBABA9A79797979797979797979797979",
      INIT_1C => X"BDBDBDBDBDBDBDDDBDDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEBDBDBDBD",
      INIT_1D => X"79797979797979797979797979797979799ABA7C7C7C7C7C7C7C7C7C7C7C5CBD",
      INIT_1E => X"7C7C7C7C7C7C7C7C7C5C5C5C3C5C7C3CDA9A7979797979797979797979797979",
      INIT_1F => X"7CBDBDBDBDBDBDBDBDBDBDBDDDFEFEFEFEFEFEFEFEFEFEFEBDBDBDBDBDBDBDBD",
      INIT_20 => X"79797979797979797979797979797979799ABABA1B5C5C7C7C7C7C7C7C7C7C7C",
      INIT_21 => X"7C7C7C7C7C7C7C5C1C1C1C3C1C1B1B1BBA797979797979797979797979797979",
      INIT_22 => X"7C5CBDBDBDBDBDBDBDBDBDBDBDFEFEFEFEBDBDBDBDBDBDBDBDBDBDBDBDBDBD7C",
      INIT_23 => X"79797979797979797979797979797979797979BAFB1B1B1B1B7C7C7C7C7C7C7C",
      INIT_24 => X"7C7C7C7C7C7C7C7C1C1C1C1C1C9ABABABA797979797979797979797979797979",
      INIT_25 => X"7C7C7CBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7C7C7C",
      INIT_26 => X"79797979797979797979797979797959597879BABADAFB1B1B3C5C5C7C7C7C7C",
      INIT_27 => X"7C5C5C5C5C5C5C5C1BBABABABABA9A9A79797979797979797979797979797979",
      INIT_28 => X"3C5C5C7C7C7C7C7C7C7CBDBDBDBDBDBDBDBDBDBDBDBDBDBD7C7D7C7C7C7C7C7C",
      INIT_29 => X"79797979797979797979797979797979797878799A9ABABA1B1B1B1B1B7C7C7C",
      INIT_2A => X"5C5C5C1B5C5C5C5CFBBABABABA9A997979797979797979797979797979797979",
      INIT_2B => X"5C5C3C7C7C7C7C7C7C7C7C7C7C7CBDBD7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C5C",
      INIT_2C => X"797979797979797979797979797979797979797979799ABA1B1B1B1B1B1C1C1B",
      INIT_2D => X"3C1C1C1C3C5C5C5C1BBABABABA797979787959597959797979797979D4D4D4D4",
      INIT_2E => X"5C5C5C5C3C7D7C7C7C7C7C7C5C7C7C7C7C7C7C7C7C7C7C7C7C7C5C5C5C7C7C7C",
      INIT_2F => X"79797979797979797979797979797979797979797979799A9ABABADAFBDB1C1C",
      INIT_30 => X"3C1C1C1C1B5C5C5C1BDABABA9A9979797879797979797979797959D4D4D4D4D4",
      INIT_31 => X"5C5C5C5C3C1C1C1B5C5C5C5C5C5C7C7C7C7C7C5C5C5C5C5C5C5C5C5C5C7D7C7C",
      INIT_32 => X"797979797979797979797959797979797979797979797999BABABABABABADA1C",
      INIT_33 => X"3C1B1CDBBA1B1B1B1C1BBA9A7979797979787979797979797959D4D4D4D4D4D4",
      INIT_34 => X"1C3C5C5C1C1C1C1C1C1C3C3C3C5C5C5C5C5C5C5C5C5C5C5C5C3C1B1B1B5C5C5C",
      INIT_35 => X"797979797979797979797959797979797979797979799A9ABABABABABABAFB1C",
      INIT_36 => X"1C1BBABABADA1C1C1CFBBA79797879795979787979797979D4D4D4D4D4D4D4D4",
      INIT_37 => X"1C1C1B9A9A1C1C1C1C1C1C1C1C1B5C5C5C5C5C1C1C1C1C1C1C1C1C1C1C1C1B1B",
      INIT_38 => X"797979797979797979797959797979595979797979799A9ABABABABABABA1C1C",
      INIT_39 => X"1C1BBABABABA1B1C1CBABA79797879795979797979797979D4D4D4D4D4D4D4D4",
      INIT_3A => X"1C1C1C9A9ABABABA1C1C1C1C1C1B1B1C1B1B1B1C1C1C1C1C1C1C1C1C1C1B1B1C",
      INIT_3B => X"79797979797979797979797979797979797979797999BABABABABABABABA1B1C",
      INIT_3C => X"1C1BBABABABA9A1BBABABA7959797979797979797979D4D4D4D4D4D4D4D4D4B1",
      INIT_3D => X"1C1C1C9A9A9A9ABABA9ABABABA1B1C1C1C1C1C1B1B1C1C1CFBBABABABABA1C1C",
      INIT_3E => X"797979797979797979797979597979797979797999BABABA9A9ABABABABAFB1B",
      INIT_3F => X"DA9ABABABABABABABABABA9A59797979797979797979D4D4D4D4D4D4D4D4B1B1",
      INIT_40 => X"BADADA9A9A9A9ABABABABABABABABAFB1B1B1B9A9A9A9A9ABABABABABABABAFB",
      INIT_41 => X"7979797979797979797979795979797979797979BABA9A9A799A9ABABABABABA",
      INIT_42 => X"9A9ABABA7979BABABABABABA59797979797979797979D4D4D4D4B1B1B1B1F1B0",
      INIT_43 => X"BABABA9A9A9A9ABABABABABABABABABA9A9A9ABABABABABABABABABABABA9A9A",
      INIT_44 => X"79797979797979797979797979797979797979BABA9A9A79795979799ABABABA",
      INIT_45 => X"9A9ABA7979799A79BABABABA597979797979797979D4D4B1B1B1B1B1B1B1B1B1",
      INIT_46 => X"BABABA9A9A9A9ABABABABABABABABABABABABABABABABABABABABABABABA9A9A",
      INIT_47 => X"79797979797979797979797979797979795979BABABA99797979797999BABABA",
      INIT_48 => X"797979797979797979BABABA797979797979D4D4D4D4B1B1B1B1B1B1B1B1B1B1",
      INIT_49 => X"BABABABA9A9A9ABABABABABABABABABABABABABABABABABABABABABABABA9A9A",
      INIT_4A => X"797979797979797979797979797979797979799ABABA79797979797999BABABA",
      INIT_4B => X"797979797979797979BABABA5879595959D4D4D4D4D4B1B1B1B1B1B1B1B1B1B1",
      INIT_4C => X"79797979797979797979797979BABABABABABABABABABABABA9A9ABA9A9A9979",
      INIT_4D => X"79797979797979797979797979797979797979597999797979797979BABABABA",
      INIT_4E => X"79797979797979799ABABA997979593515D4D4D4D4F4F4B1B1B1B1B1B1B1B1B1",
      INIT_4F => X"79797979797979797979797979797979BABABABA9A9A9A797979797979797979",
      INIT_50 => X"7979797979797979797979797979797979797959597979787979797979797979",
      INIT_51 => X"797979797979797979997979791835353515F4F4F4F4D4B1B1B1B1B1B0B1B190",
      INIT_52 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_53 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_54 => X"7979797979797979797979797915151515F4D4D4D4D4D4D4B1B1B1B1D1B1B1B1",
      INIT_55 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_56 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_57 => X"7979797979797979797979795935F5F4D4D4D4D4B1B1D4B1B1B1B1B1B0B1B1B1",
      INIT_58 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_59 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_5A => X"79797979797979797979797955F4F4D4D4D4D4D4B1B1B1B1B1B1B1B1B0B1B1B1",
      INIT_5B => X"7979787879797979797979797979797979797979797979797979797979797979",
      INIT_5C => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_5D => X"79797979799A79797979791814D4D4D4D4D4D4939393B1B1B1B1B1B1B1B1B1B1",
      INIT_5E => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_5F => X"7979797979797979797979797979797979797979797979797979597979797979",
      INIT_60 => X"797979797959797959F5F593D4D4D455D4D4D4939393B1B1B1B1B1B1B1B1B1B1",
      INIT_61 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_62 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_63 => X"797979797979797918F5F514B4D4D4D5D5D493939393B1B1B1B1B1B1B0B1B1B1",
      INIT_64 => X"7979797979797979797979797979797979797979797979797979797979597979",
      INIT_65 => X"7979797979527273739E73D49315537979797979797979797979797979797979",
      INIT_66 => X"797979797959F83515F5F514B4D4D4D493939393B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_67 => X"7979797979797979797979797979797979797979797979797979797979387979",
      INIT_68 => X"797973B050727272737A9356B956307379797979797979797979797979797979",
      INIT_69 => X"797979795915153515F4D4F493939393939393B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_6A => X"7979795979797979797979797979797979797979797979797979797979797979",
      INIT_6B => X"7979321033F1527273F33952F456F1F279797979797979797979797979797979",
      INIT_6C => X"7979585915151515F4F4D4939393939393B1B1B1B1B1B1B1B1B1B1B1B1B1B0B1",
      INIT_6D => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_6E => X"79796F52B34F7152735312F932B7F27679797979797979797979797979797979",
      INIT_6F => X"5938591515151515D4D493939393939393B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_70 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_71 => X"79799053D22F55529033D11111F26E92F4797979797979797979797979797979",
      INIT_72 => X"38F85515151515F5D493939393737373B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_73 => X"7979797979797979797979797979797979797979797978597979797979797979",
      INIT_74 => X"6FB39090D24F145272F0F211F1D2D35353537379797979797979797979797979",
      INIT_75 => X"351535F4F4F415D4D4939373535272B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_76 => X"7979797979797979797979797979597979797979795778597979797979797979",
      INIT_77 => X"50CE1250D22C5173D41112D19311D45431745279797979797979797979797979",
      INIT_78 => X"351515D4D4D4D4D4D49393B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_79 => X"7979797979797979797979797979597879787979797979797979797979797935",
      INIT_7A => X"7050D44F4E74707210F22FB00D51D4F1D54F5273797979797979797979797979",
      INIT_7B => X"15F4D4D4D4D4D4D4D49373B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_7C => X"7979797979797979797979797979797979797979797979797979797979B65435",
      INIT_7D => X"7050508E6F4E755311CFB0707130D3D194325373737979797979797979797979",
      INIT_7E => X"F4D4D4D4D4B4D4D4D4D493B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_7F => X"797979797979797979797979797959595959595959797959595959595935F5F4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bg2nd_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bg2nd_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \bg2nd_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \bg2nd_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CD362B7243512B732B73457945794D374D374D374D374D374D37457945794579",
      INIT_01 => X"1A701A501A4FECD31A701AD11A302A2D2AF1CCB412B0129012B1B5950A90DCD5",
      INIT_02 => X"12B112B112B112B112B112B112B112B112B112B112B112B112B112B112B112B1",
      INIT_03 => X"2BD433D42BB42B932B932B932BB42BD433D42BD4239312B112B112B112B112B1",
      INIT_04 => X"4D384D384D384D384D384D384D384D384D384D384D384D384D382BF42BD42BD4",
      INIT_05 => X"45794579457945794579457945794579457945794579457945794D374D374D37",
      INIT_06 => X"33526371B4542B732B53457945794D374D374D374D374D374D374D3745794579",
      INIT_07 => X"124F2B736B929C1443302B5209AECCF5122FECF4129012B01B32AC94128FECD2",
      INIT_08 => X"12B112B112B112B112B112B112B112B112B112B112B112B112B012B112B112B1",
      INIT_09 => X"2B942B932B932B932B932B9323932BD42BD42BD42B9312B112B112B112B112B1",
      INIT_0A => X"4D384D384D384D374D384D584D584D5845384D384D384D382C352BF42BD42BD4",
      INIT_0B => X"4D374D374D37457945794D374D374D374D374D374D374D374D374D384D384D38",
      INIT_0C => X"3B31E5152B522B732B532B732B734D374D374D374D374D374D374D374D374D37",
      INIT_0D => X"2B721AB123112290B4531A511A5011EE21EE8BD30AB11290B4952A6F2A6DD4D4",
      INIT_0E => X"12B112B112B112B112B112B112B112B112B112B112B112B112B112B112B112B1",
      INIT_0F => X"4D584D58239323934D58239334762BD42BD433D412B112B112B112B112B112B1",
      INIT_10 => X"75F975F975F975F975F9555755374D574D574D584D584D5855384D584D584D58",
      INIT_11 => X"4D374D374D374D374D374D374D374D374D374D374D374D374D374D57553775F9",
      INIT_12 => X"3311231123122B732B732B732B7323724D374D374D374D374D374D374D374D37",
      INIT_13 => X"23112332AC358B92CC14C476126F6B72A4751A901270128FD4B22270E4F4ECD3",
      INIT_14 => X"12B112B112B112B112B112B112B112B112B112B112B112B112B112B112B1126F",
      INIT_15 => X"4D584D584D584D584D584D583CF812B112B112B112B112B112B112B112B112B1",
      INIT_16 => X"75F975F975F975F975F975F975F955574D574D584D584D584D584D584D584D58",
      INIT_17 => X"4D374D374D374D374D374D374D374D374D374D374D374D374D3775F975F975F9",
      INIT_18 => X"231123112B322B522B522B732B732BB24D374D374D374D374D374D374D374D37",
      INIT_19 => X"2AD12291CC352A0DC41462F11A504A8F324F1A4F1270328FC494C4B3CCD42312",
      INIT_1A => X"12B112B112B112B112B1126F12B112B112B112B11A9012B012701A701A7012B1",
      INIT_1B => X"4D584D584D584D584D584D583CB712B112B112B112B112B112B112B112B112B1",
      INIT_1C => X"76397639763975F975F975F975F975F96DD94D584D584D584D584D584D584D58",
      INIT_1D => X"4D374D374D374D374D374D374D374D374D374D374D3776197619763976397639",
      INIT_1E => X"231123323B943B943B943B943B943B944CB44D374D374D374D374D374D374D37",
      INIT_1F => X"1A2F7B54C4151A0FC3F41A2F122F124F73311A501270ECF42A7063101AD02BF4",
      INIT_20 => X"2373233123114CB34CB34CB34CB34CB34CB34CB34CB34CB312B112B112B1124F",
      INIT_21 => X"4D584D584D584CF74D584D58443633D412B112B12B534CB34CB32B9323932393",
      INIT_22 => X"769A769A769A769A769A769A767A767A7E5A75F94D584D584D584D584D584D58",
      INIT_23 => X"4D374D374D374D374D374D374D374D364D374D374D3775F9769A769A769A769A",
      INIT_24 => X"231223113B943B943B943B943B943B944CB44D374D374D374D374D374D374D37",
      INIT_25 => X"1A0F1A0FC3B5220F9B931A0FA3951A307B3212505AD0424EDC351A91129053B3",
      INIT_26 => X"75F975F975F975F94CB34CB34CB34CB34CB34CB34CB34CB3124F1A4F1A0F1A2F",
      INIT_27 => X"767A767A767A75F975F975F975F975F975F975F975F975F975F975F975F975F9",
      INIT_28 => X"869A869A869A869A869A869A769A769A769A767A767A767A767A767A767A767A",
      INIT_29 => X"75F975F975F975F975F975F975F975F975F975F9767A869A869A869A869A869A",
      INIT_2A => X"231223112B122B732B933B943B943B944C9555374CF655384D37555775F975F9",
      INIT_2B => X"1A0F1A2FABB52210BB751A0FB3D6120F7B12124FD3D4BBF51A5033533496CBD5",
      INIT_2C => X"75F975F975F975F975F975F975F975F94CB34CB34CB34CB34CB31A2F120F1A2F",
      INIT_2D => X"767A767A767A75F975F975F975F975F975F975F975F975F975F975F975F975F9",
      INIT_2E => X"A7BCA7BCA7BCA7BCA7BC869A869A8699869986997E79769A767A767A767A767A",
      INIT_2F => X"867986998699869A869A86998679869A7E7A7E7A767A869AA7BCA7BCA7BCA7BC",
      INIT_30 => X"2B113B943B943B943B943B943B943B943B943C545D57869A869A869A869A8679",
      INIT_31 => X"1A0F1A0F31EF21EE8AD331EE4A3031EF21EF324FB3541A2F1A103B758B947414",
      INIT_32 => X"75F975F975F975F975F975F975F975F975F94CB34CB34CB34CB31A901A701A2F",
      INIT_33 => X"767A767A767A767A767A75F975F975F975F9767A767A767A75F975F975F975F9",
      INIT_34 => X"A7BCA7BCA7BCA7BCA7BCA7BC869A869A869A86997E9A7EBA767A767A767A767A",
      INIT_35 => X"A7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC",
      INIT_36 => X"2B123B943B943B943B943B943B943B943B943B9433F5869AA7BCA7BCA7BCA7BC",
      INIT_37 => X"1A2F1A0F118E398E41AE9AB21A0F8A92122F8AB35A911A10320F7B528BF43B54",
      INIT_38 => X"75F975F975F975F975F975F975F975F975F975F94CB34CB34CB34CB34CB31A90",
      INIT_39 => X"767A767A767A767A767A767A767A75F975F9767A767A767A767A767A75F975F9",
      INIT_3A => X"A7BCA7BC9F9CA7BCA7BCA7BCA7BCA7BC869A869A869A869A767A767A767A767A",
      INIT_3B => X"A7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC",
      INIT_3C => X"3B943B943B943B943B943B943B943B943B943B943B943B943B94A7BCA7BCA7BC",
      INIT_3D => X"12301A0F11AE96BE22F1520F92927291124F6A714A4F12308AB23AD333F53B94",
      INIT_3E => X"75F975F975F975F975F975F975F975F975F975F975F975F975F975F94CB34CB3",
      INIT_3F => X"767A767A767A767A767A767A767A767A767A767A767A767A767A767A767A767A",
      INIT_40 => X"A7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC869A767A767A767A767A",
      INIT_41 => X"A7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC",
      INIT_42 => X"3B943B943B943B943B943B943B943B943B943B943B943B943B943394A7BCA7BC",
      INIT_43 => X"12304D5811EE86FE5E7C19AD929273F53CD76394A5DA4CF89292331333942BF5",
      INIT_44 => X"767A767A767A767A767A75F975F975F975F975F975F975F975F975F975F975F9",
      INIT_45 => X"767A767A767A767A767A767A767A767A767A767A767A767A767A767A767A767A",
      INIT_46 => X"A7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA79D867B767A767A767A",
      INIT_47 => X"3C35A7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BCA7BC",
      INIT_48 => X"3B943B943B943B943B943B943B943B943B943B943B943B943B94341434143414",
      INIT_49 => X"11EE44971A2F5CB85E7C11AD39AE7D9B12B0663C6DBB22B0929276BD45184D39",
      INIT_4A => X"767A767A767A767A767A767A767A75F975F975F975F975F975F975F975F975F9",
      INIT_4B => X"869986998699869986998699767A767A767A767A767A767A767A767A767A767A",
      INIT_4C => X"A7BCA7BD869986998699869986998699A7BCA7BC869986998699869986998699",
      INIT_4D => X"8E9986998E998699869986998699869986998699869986999F3BA79CA7BCA7BC",
      INIT_4E => X"3B943B943B943B943B943B943B943B943B943B943B9454155C355C3575788699",
      INIT_4F => X"7E5C118D3415118D455819CE6539459923B35E5C2AB06E1C5DFB3C3623322352",
      INIT_50 => X"767A767A767A767A767A767A767A767A767A767A767A75F975F975F975F975F9",
      INIT_51 => X"869986998699869986998699767A767A767A767A767A767A767A767A767A767A",
      INIT_52 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_53 => X"7E19865A86798699869986998699869986998699869986998699869986998699",
      INIT_54 => X"231223122BD43B943B943B943B943B943B943B943B943B743B945C3464155C55",
      INIT_55 => X"4D584D7911AD22F14D5945590A4E4D9934D64A2F4B72457944771A2F33122B12",
      INIT_56 => X"767A767A767A767A767A767A767A767A767A767A767A75F975F975F975F975F9",
      INIT_57 => X"869986998699869986998699869986998699869986998699767A767A767A767A",
      INIT_58 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_59 => X"53F575386D786D98869986998699869986998699869986998699869986998699",
      INIT_5A => X"331333132B133B943B943B943B943B943B943B943B943B943B943B7443744BB5",
      INIT_5B => X"11CD349634962B73347624B60A2E2CB6229044F62CD6098C2A912291229132F3",
      INIT_5C => X"767A767A767A767A767A767A767A767A767A767A767A75F975F975F975F975F9",
      INIT_5D => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_5E => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_5F => X"337433744D375D57869986998699869986998699869986998699869986998699",
      INIT_60 => X"1A50225022712250118D1A903B9433743B943B943B9433743374337433743374",
      INIT_61 => X"11AD096C341511CE33B42C3533D433D444B73CB6094B112B112C22911A501A50",
      INIT_62 => X"8699767A767A767A767A767A767A767A767A767A767A767A75F975F975F975F9",
      INIT_63 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_64 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_65 => X"4517451745175D575D5786998699869986998699869986998699869986998699",
      INIT_66 => X"1A2F1A2F1A2F2A9111EE22B1337433743B943B943B943B943B94451745174517",
      INIT_67 => X"112C3B9411CE124F12F02B9333B42B323415192C43F5112C114C1A2F120F1A2F",
      INIT_68 => X"86998699767A767A767A767A767A767A767A767A767A767A75F975F975F975F9",
      INIT_69 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_6A => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_6B => X"4517451745174517451745174517451786998699869986998699869986998699",
      INIT_6C => X"11AD11AE1A2F1A501A0F1A2F1A2F229133133B943B943B943B94451745174517",
      INIT_6D => X"094C2311014C229012901AF133730A4F114C33D409ED112C114C094C118D11AD",
      INIT_6E => X"8699869986998699767A767A767A767A767A767A767A767A75F975F975F975F9",
      INIT_6F => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_70 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_71 => X"4C154C154C154C154C154C154C154C154C154C154C154C158699869986998699",
      INIT_72 => X"118D118D11CE1A0F19EF1A0F1A0F1A0F2AB232F332F33B943B944C154C154C15",
      INIT_73 => X"1A2F112C126F129012B012D012D012B033B41A6F112C4415112B114C114C118D",
      INIT_74 => X"86998699869986998699767A767A767A767A767A767A767A75F975F975F975F9",
      INIT_75 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_76 => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_77 => X"4C154C154C154C154C154C154C154BF64C154C164C154C158699869986998699",
      INIT_78 => X"118D118D118D118D118D118D118D11AE11AE11AE11AE19EF19EF32704C154C15",
      INIT_79 => X"198D118D11AE122F124F096C1A6F12B012B0122F1AD0096C112B112B114C118D",
      INIT_7A => X"869986998699869986998699767A767A767A767A767A75F975F975F975F975F9",
      INIT_7B => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_7C => X"8699869986998699869986998699869986998699869986998699869986998699",
      INIT_7D => X"22912291229122912291229122912290229122B122914C154C15869986998699",
      INIT_7E => X"118D118D118D118D118D118D118D118D118D118D118D11CE1A0F2A9122912291",
      INIT_7F => X"112B092C112C11AE11AE118D090B118D094C114C112C112C112B112B114C118D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bg2nd_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bg2nd_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \bg2nd_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \bg2nd_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3737373737373737373733333333333333332F2F2F2F2F2B2626222222221E1E",
      INIT_01 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_02 => X"222222222222222222222F2F2F33333333373737373737373737373737373737",
      INIT_03 => X"373737373737373737333333333333332F2F2F2F2F2F2F222222222222222222",
      INIT_04 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_05 => X"222222222222222222222F2F2F2F333333333737373737373737373737373737",
      INIT_06 => X"373737373737373733333333333333332F2F2F26262626222222222222222222",
      INIT_07 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_08 => X"2222222222222222222222222F2F2F2F33333333333333333737373737373737",
      INIT_09 => X"3737373737373737333333333333332F2F2F2B26262626222222222222222222",
      INIT_0A => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_0B => X"2222222222222222222222222F2F2F2F2F2F3333333333333737373737373737",
      INIT_0C => X"37373737373737333333333333332F2F2F2B2B26262222222222222222222222",
      INIT_0D => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_0E => X"22222222222222222222222222262F2F2F2F2F2F333333333333333F37373737",
      INIT_0F => X"373737373733333333333333332F2F2F2F2B2626262222222222222222222222",
      INIT_10 => X"3333333737373737373737373737373737373737373737373737373737373737",
      INIT_11 => X"2222222222222222222222222226262F2F2F2F2F2F3333333333333333333333",
      INIT_12 => X"3737373737333333333333372F2F2F2B26262626262222222222222222222222",
      INIT_13 => X"3333333737373737373737373737373737373737373737373737373737373737",
      INIT_14 => X"222222222222222222222222222226262F2F2F2F2F2F2F333333333333333333",
      INIT_15 => X"373333333333332F2F2F2F2F2F2F2F2626262622222222222222222222222222",
      INIT_16 => X"3333333737373737373737373737373737373737373737373737373737373737",
      INIT_17 => X"22222222222222222222222222222226262F2F2F2F2F2F2F3333333333333333",
      INIT_18 => X"333333332F2F2F2F2F2F2F2F2F2F2F2B2626262222222222222222222222221E",
      INIT_19 => X"3333333337373737373737373737373737373737373737373737373737373733",
      INIT_1A => X"22222222222222222222222222222222262F2F2F2F2F2F2F2F2B2F2F33333333",
      INIT_1B => X"33332F2F2F2F2F2F2F2F2F2B2B2F2F2B26262622222222222222222222222222",
      INIT_1C => X"3333333333333333333337373737373737373737373737373737373733333333",
      INIT_1D => X"222222222222222222222222222222222226262F2F2F2F2F2F2F2F2F2F2F2B33",
      INIT_1E => X"2F2F2F2F2F2F2F2F2F2B2F2B2B2B2F2B26262222222222222222222222222222",
      INIT_1F => X"2F33333333333333333333333337373737373737373737373333333333333333",
      INIT_20 => X"22222222222222222222222222222222222626262B2B2F2F2F2F2F2F2F2F2F2F",
      INIT_21 => X"2F2F2F2F2F2F2F2B2B2B2B2F2B272B2B26222222222222222222222222222222",
      INIT_22 => X"2F2F33333333333333333333333737373733333333333333333333333333332F",
      INIT_23 => X"22222222222222222222222222222222222222262A2B2B272B2F2F2F2F2F2F2F",
      INIT_24 => X"2F2F2F2F2F2F2F2F2B2B2B2B2B26262626222222222222222222222222222222",
      INIT_25 => X"2F2F2F33333333333333333333333333333333333333333333333333332F2F2F",
      INIT_26 => X"222222222222222222222222222222222222222626262A272B2B2F2F2F2F2F2F",
      INIT_27 => X"2F2B2B2B2B2B2B2F2B2226262626262622222222222222222222222222222222",
      INIT_28 => X"2B2B2F2F2F2F2F2F2F2F33333333333333333333333333332F2F2F2F2F2F2F2F",
      INIT_29 => X"2222222222222222222222222222222222222222262626262B2B2B2B2B2F2F2F",
      INIT_2A => X"2B2B2B272B2B2B2B262626262626262222222222222222222222222222222222",
      INIT_2B => X"2B2F2F2F2F2F2F2F2F2F2F2F2F2F33332F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_2C => X"222222222222222222222222222222222222222222222626272B2B2B2B2B2727",
      INIT_2D => X"2B2B2B2B2B2B2B2B2B2626262622222222222222222222222222222215151515",
      INIT_2E => X"2B2F2F2B2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2B2F2F2F2F",
      INIT_2F => X"222222222222222222222222222222222222222222222226262226262626272B",
      INIT_30 => X"2B2B2B2B2B2F2B2B2B2626262622222222222222222222222222221515151515",
      INIT_31 => X"2B2B2F2F272B2B2B2B2B2B2B2B2B2F2F2F2F2F2B2B2B2B2B2B2B2B2B2B2F2F2F",
      INIT_32 => X"222222222222222222222222222222222222222222222226262626262626222B",
      INIT_33 => X"2B2B2B26222B2B2B272B26262222222222222222222222222222151515151515",
      INIT_34 => X"2B2B2B2F2B2B2B2B272B2B2B2B2B2B2B2B2F2B2B2B2B2B2B2B2B2727272B2B2B",
      INIT_35 => X"222222222222222222222222222222222222222222222626262626262626262B",
      INIT_36 => X"2B2B262626262B2B272A26222222222222222222222222221515151515151515",
      INIT_37 => X"2B2B2B26262B27272B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_38 => X"2222222222222222222222222222222222222222222226222626262626262B2B",
      INIT_39 => X"2B2B262626262B2B2B2626222222222222222222222222221515151515151515",
      INIT_3A => X"2B2B2B26262626262B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2727272B2B2B2B2B",
      INIT_3B => X"222222222222222222222222222222222222222222262626262626262626272B",
      INIT_3C => X"2B2B26262626222B262626222222222222222222222215151515151515151509",
      INIT_3D => X"2B2B2B222626262626222626262B2B2727272727272B2B2B2626222626262B2B",
      INIT_3E => X"222222222222222222222222222222222222222222262626262626262626262B",
      INIT_3F => X"2626262626262626262626262222222222222222222215151515151515150909",
      INIT_40 => X"2626262626262626262626262626262A27272722222222262626262626262626",
      INIT_41 => X"2222222222222222222222222222222222222222262626262226262626262626",
      INIT_42 => X"2626262622222626262626262222222222222222222215151515090909090D09",
      INIT_43 => X"2626262626262626262626262626262626262626262626262626262626262626",
      INIT_44 => X"2222222222222222222222222222222222222226262626222222222226262626",
      INIT_45 => X"2626262222222622262626262222222222222222221515090909090909090909",
      INIT_46 => X"2626262626262626262626262626262626262626262626262626262626262626",
      INIT_47 => X"2222222222222222222222222222222222222226262622222222222226262626",
      INIT_48 => X"2222222222222222222626262222222222221515151509090909090909090909",
      INIT_49 => X"2626262226262626262626262626262626262626262626262626262626262626",
      INIT_4A => X"2222222222222222222222222222222222222226262622222222222226262626",
      INIT_4B => X"2222222222222222222626262222222222151515151509090909090909090909",
      INIT_4C => X"2222222222222222222222222226262626262626262626262626262626262222",
      INIT_4D => X"2222222222222222222222222222222222222222222622222222222226262626",
      INIT_4E => X"2222222222222222262626262222221A1A151515151515090909090909090909",
      INIT_4F => X"2222222222222222222222222222222226262626262626222222222222222222",
      INIT_50 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_51 => X"22222222222222222222222222221A1A1A1A1915151519090909090909090905",
      INIT_52 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_53 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_54 => X"222222222222222222222222221A1A1A1A151515151515150909090909090909",
      INIT_55 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_56 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_57 => X"222222222222222222222222221A151515151515090915090909090909090909",
      INIT_58 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_59 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5A => X"2222222222222222222222221615151515151515090909090909090909090909",
      INIT_5B => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5C => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5D => X"2222222222262222222222221615151515151515151509090909090909090909",
      INIT_5E => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5F => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_60 => X"2222222222222222221515151915151E15151515151509090909090909090909",
      INIT_61 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_62 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_63 => X"22222222222222221E1515161915151515151515151509090909090909090909",
      INIT_64 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_65 => X"222222222215151515371515151E152222222222222222222222222222222222",
      INIT_66 => X"222222222226221A1A1515161515151915151515090909090909090909090909",
      INIT_67 => X"2222222222222222222222222222222222222222222222222222222222222626",
      INIT_68 => X"2222157F1D1515151126111A3277151122222222222222222222222222222222",
      INIT_69 => X"22222222221A1A1A1A1919191515151515151509090909090909090909090909",
      INIT_6A => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_6B => X"2222112E6711151511152A151D77151122222222222222222222222222222222",
      INIT_6C => X"222222221A1A1A1A191519151515151515090909090909090909090909090909",
      INIT_6D => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_6E => X"222209157F091D15157F113E1167465F22222222222222222222222222222222",
      INIT_6F => X"2222221A1A1A1A1A151511151515151511090909090909090909090909090909",
      INIT_70 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_71 => X"222209117B097315256F11111177252E15222222222222222222222222222222",
      INIT_72 => X"22221A1A1A1A1A15151515151515151509090909090909090909090909090909",
      INIT_73 => X"2222222222222222222222222222222222222222222226222222222222222222",
      INIT_74 => X"0D7A090976096B157B150D11155E6F1915151522222222222222222222222222",
      INIT_75 => X"1A1A1A1515151A15151515151515150909090909090909090909090909090909",
      INIT_76 => X"2222222222222222222222222222222222222222222622222222222222222222",
      INIT_77 => X"0D215A0D62151D156A11110D7711661519771922222222222222222222222222",
      INIT_78 => X"1A1A1A1515151515151115090909090909090909090909090909090909090909",
      INIT_79 => X"222222222222222222222222222222222222222222222222222222222222221A",
      INIT_7A => X"0D0D660D117A0D15151109091111621562211515222222222222222222222222",
      INIT_7B => X"1A15151515151515151515090909090909090909090909090909090909090909",
      INIT_7C => X"22222222222222222222222222222222222222222222222222222222221E1E1A",
      INIT_7D => X"0D0D0D250911764A111909090921194152151515152222222222222222222222",
      INIT_7E => X"1515151515151515151511090909090909090909090909090909090909090909",
      INIT_7F => X"22222222222222222222222222222222222222222222222222222222221A1519",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg2nd_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bg2nd_blk_mem_gen_prim_width;

architecture STRUCTURE of bg2nd_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.bg2nd_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bg2nd_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bg2nd_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \bg2nd_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \bg2nd_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\bg2nd_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bg2nd_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bg2nd_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \bg2nd_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \bg2nd_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\bg2nd_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg2nd_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bg2nd_blk_mem_gen_generic_cstr;

architecture STRUCTURE of bg2nd_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.bg2nd_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.bg2nd_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\bg2nd_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\bg2nd_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg2nd_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bg2nd_blk_mem_gen_top;

architecture STRUCTURE of bg2nd_blk_mem_gen_top is
begin
\valid.cstr\: entity work.bg2nd_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg2nd_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bg2nd_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of bg2nd_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.bg2nd_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg2nd_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of bg2nd_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of bg2nd_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of bg2nd_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of bg2nd_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of bg2nd_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of bg2nd_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of bg2nd_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of bg2nd_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of bg2nd_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of bg2nd_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of bg2nd_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of bg2nd_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of bg2nd_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of bg2nd_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of bg2nd_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of bg2nd_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of bg2nd_blk_mem_gen_v8_4_1 : entity is "bg2nd.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of bg2nd_blk_mem_gen_v8_4_1 : entity is "bg2nd.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of bg2nd_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of bg2nd_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of bg2nd_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of bg2nd_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of bg2nd_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of bg2nd_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of bg2nd_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of bg2nd_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of bg2nd_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of bg2nd_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of bg2nd_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of bg2nd_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of bg2nd_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of bg2nd_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of bg2nd_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of bg2nd_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of bg2nd_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of bg2nd_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of bg2nd_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bg2nd_blk_mem_gen_v8_4_1 : entity is "yes";
end bg2nd_blk_mem_gen_v8_4_1;

architecture STRUCTURE of bg2nd_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.bg2nd_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bg2nd is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bg2nd : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bg2nd : entity is "bg2nd,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bg2nd : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of bg2nd : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end bg2nd;

architecture STRUCTURE of bg2nd is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "bg2nd.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "bg2nd.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.bg2nd_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
