Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec 11 20:38:53 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Encoder_timing_summary_routed.rpt -pb Encoder_timing_summary_routed.pb -rpx Encoder_timing_summary_routed.rpx -warn_on_violation
| Design       : Encoder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: AAA_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BBB_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   31          inf        0.000                      0                   31           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Poss_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 2.973ns (42.278%)  route 4.059ns (57.722%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=11, routed)          2.009     3.498    RST_IBUF
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.124     3.622 r  Prevstate_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.547     4.169    Prevstate_reg[1]_LDC_i_2_n_0
    SLICE_X38Y60         LDCE (SetClr_ldce_CLR_Q)     0.898     5.067 f  Prevstate_reg[1]_LDC/Q
                         net (fo=3, routed)           0.816     5.883    Prevstate_reg[1]_LDC_n_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.124     6.007 r  Poss[1]_i_2/O
                         net (fo=3, routed)           0.687     6.694    Prevstate[1]
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.818 r  Poss[2]_i_4/O
                         net (fo=1, routed)           0.000     6.818    Poss[2]_i_4_n_0
    SLICE_X42Y59         MUXF7 (Prop_muxf7_I1_O)      0.214     7.032 r  Poss_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     7.032    p_0_in__0[2]
    SLICE_X42Y59         FDCE                                         r  Poss_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Poss_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.967ns  (logic 2.759ns (39.601%)  route 4.208ns (60.399%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=11, routed)          2.009     3.498    RST_IBUF
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.124     3.622 r  Prevstate_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.547     4.169    Prevstate_reg[1]_LDC_i_2_n_0
    SLICE_X38Y60         LDCE (SetClr_ldce_CLR_Q)     0.898     5.067 f  Prevstate_reg[1]_LDC/Q
                         net (fo=3, routed)           0.816     5.883    Prevstate_reg[1]_LDC_n_0
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.124     6.007 r  Poss[1]_i_2/O
                         net (fo=3, routed)           0.836     6.843    Prevstate[1]
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.967 r  Poss[1]_i_1/O
                         net (fo=1, routed)           0.000     6.967    p_0_in__0[1]
    SLICE_X42Y59         FDCE                                         r  Poss_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Poss_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 2.746ns (40.069%)  route 4.107ns (59.931%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=11, routed)          2.016     3.504    RST_IBUF
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.628 r  Prevstate_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.359     3.988    Prevstate_reg[0]_LDC_i_2_n_0
    SLICE_X43Y59         LDCE (SetClr_ldce_CLR_Q)     0.885     4.873 f  Prevstate_reg[0]_LDC/Q
                         net (fo=2, routed)           0.740     5.613    Prevstate_reg[0]_LDC_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.737 r  ENC_ERROR_i_2/O
                         net (fo=5, routed)           0.472     6.209    Prevstate[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.124     6.333 r  Poss[2]_i_1/O
                         net (fo=3, routed)           0.520     6.853    Poss[2]_i_1_n_0
    SLICE_X42Y59         FDCE                                         r  Poss_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Poss_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 2.746ns (40.069%)  route 4.107ns (59.931%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=11, routed)          2.016     3.504    RST_IBUF
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.628 r  Prevstate_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.359     3.988    Prevstate_reg[0]_LDC_i_2_n_0
    SLICE_X43Y59         LDCE (SetClr_ldce_CLR_Q)     0.885     4.873 f  Prevstate_reg[0]_LDC/Q
                         net (fo=2, routed)           0.740     5.613    Prevstate_reg[0]_LDC_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.737 r  ENC_ERROR_i_2/O
                         net (fo=5, routed)           0.472     6.209    Prevstate[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.124     6.333 r  Poss[2]_i_1/O
                         net (fo=3, routed)           0.520     6.853    Poss[2]_i_1_n_0
    SLICE_X42Y59         FDCE                                         r  Poss_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Poss_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 2.746ns (40.069%)  route 4.107ns (59.931%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=11, routed)          2.016     3.504    RST_IBUF
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.628 r  Prevstate_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.359     3.988    Prevstate_reg[0]_LDC_i_2_n_0
    SLICE_X43Y59         LDCE (SetClr_ldce_CLR_Q)     0.885     4.873 f  Prevstate_reg[0]_LDC/Q
                         net (fo=2, routed)           0.740     5.613    Prevstate_reg[0]_LDC_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.737 r  ENC_ERROR_i_2/O
                         net (fo=5, routed)           0.472     6.209    Prevstate[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.124     6.333 r  Poss[2]_i_1/O
                         net (fo=3, routed)           0.520     6.853    Poss[2]_i_1_n_0
    SLICE_X42Y59         FDCE                                         r  Poss_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Poss_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            POSITION[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 4.003ns (58.552%)  route 2.834ns (41.448%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  Poss_reg[2]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Poss_reg[2]/Q
                         net (fo=2, routed)           2.834     3.352    POSITION_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.838 r  POSITION_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.838    POSITION[2]
    G14                                                               r  POSITION[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENC_ERROR_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ENC_ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 4.028ns (60.465%)  route 2.634ns (39.535%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE                         0.000     0.000 r  ENC_ERROR_reg/C
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ENC_ERROR_reg/Q
                         net (fo=1, routed)           2.634     3.152    ENC_ERROR_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.662 r  ENC_ERROR_OBUF_inst/O
                         net (fo=0)                   0.000     6.662    ENC_ERROR
    D18                                                               r  ENC_ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ENC_ERROR_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 2.746ns (43.436%)  route 3.576ns (56.564%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=11, routed)          2.016     3.504    RST_IBUF
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.628 r  Prevstate_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.359     3.988    Prevstate_reg[0]_LDC_i_2_n_0
    SLICE_X43Y59         LDCE (SetClr_ldce_CLR_Q)     0.885     4.873 f  Prevstate_reg[0]_LDC/Q
                         net (fo=2, routed)           0.740     5.613    Prevstate_reg[0]_LDC_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.737 r  ENC_ERROR_i_2/O
                         net (fo=5, routed)           0.461     6.198    Prevstate[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.124     6.322 r  ENC_ERROR_i_1/O
                         net (fo=1, routed)           0.000     6.322    ENC_ERROR_i_1_n_0
    SLICE_X42Y60         FDCE                                         r  ENC_ERROR_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Poss_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            POSITION[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.941ns  (logic 4.049ns (68.156%)  route 1.892ns (31.844%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  Poss_reg[0]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Poss_reg[0]/Q
                         net (fo=5, routed)           1.892     2.410    POSITION_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.941 r  POSITION_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.941    POSITION[0]
    M14                                                               r  POSITION[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Poss_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            POSITION[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 4.057ns (68.382%)  route 1.876ns (31.618%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  Poss_reg[1]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Poss_reg[1]/Q
                         net (fo=4, routed)           1.876     2.394    POSITION_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.933 r  POSITION_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.933    POSITION[1]
    M15                                                               r  POSITION[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            AAA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE                         0.000     0.000 r  AA_reg/C
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  AA_reg/Q
                         net (fo=1, routed)           0.087     0.228    AA
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  AAA_i_1/O
                         net (fo=1, routed)           0.000     0.273    AAA_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  AAA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Prevstate_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Poss_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.928%)  route 0.119ns (39.072%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  Prevstate_reg[0]_C/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Prevstate_reg[0]_C/Q
                         net (fo=2, routed)           0.119     0.260    Prevstate_reg[0]_C_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.305 r  Poss[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    Poss[0]_i_1_n_0
    SLICE_X42Y59         FDCE                                         r  Poss_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Poss_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Poss_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.254ns (78.331%)  route 0.070ns (21.669%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  Poss_reg[2]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Poss_reg[2]/Q
                         net (fo=2, routed)           0.070     0.234    POSITION_OBUF[2]
    SLICE_X42Y59         MUXF7 (Prop_muxf7_S_O)       0.090     0.324 r  Poss_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     0.324    p_0_in__0[2]
    SLICE_X42Y59         FDCE                                         r  Poss_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            BBB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE                         0.000     0.000 r  BB_reg/C
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BB_reg/Q
                         net (fo=1, routed)           0.140     0.281    BB
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.046     0.327 r  BBB_i_1/O
                         net (fo=1, routed)           0.000     0.327    BBB_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  BBB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Poss_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Poss_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.209ns (57.941%)  route 0.152ns (42.059%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDCE                         0.000     0.000 r  Poss_reg[1]/C
    SLICE_X42Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Poss_reg[1]/Q
                         net (fo=4, routed)           0.152     0.316    POSITION_OBUF[1]
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.361 r  Poss[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    p_0_in__0[1]
    SLICE_X42Y59         FDCE                                         r  Poss_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Prevstate_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            ENC_ERROR_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.983%)  route 0.210ns (53.017%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE                         0.000     0.000 r  Prevstate_reg[1]_C/C
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Prevstate_reg[1]_C/Q
                         net (fo=3, routed)           0.210     0.351    Prevstate_reg[1]_C_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.396 r  ENC_ERROR_i_1/O
                         net (fo=1, routed)           0.000     0.396    ENC_ERROR_i_1_n_0
    SLICE_X42Y60         FDCE                                         r  ENC_ERROR_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BBB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Prevstate_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.148ns (31.978%)  route 0.315ns (68.022%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE                         0.000     0.000 r  BBB_reg/C
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  BBB_reg/Q
                         net (fo=14, routed)          0.315     0.463    p_0_in[1]
    SLICE_X40Y60         FDCE                                         r  Prevstate_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BBB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Prevstate_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.148ns (31.854%)  route 0.317ns (68.146%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE                         0.000     0.000 r  BBB_reg/C
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  BBB_reg/Q
                         net (fo=14, routed)          0.317     0.465    p_0_in[1]
    SLICE_X39Y60         FDPE                                         r  Prevstate_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BBB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Prevstate_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.246ns (44.407%)  route 0.308ns (55.593%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE                         0.000     0.000 r  BBB_reg/C
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  BBB_reg/Q
                         net (fo=14, routed)          0.181     0.329    p_0_in[1]
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.098     0.427 f  Prevstate_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.127     0.554    Prevstate_reg[0]_LDC_i_2_n_0
    SLICE_X43Y59         LDCE                                         f  Prevstate_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BBB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Prevstate_reg[0]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.246ns (44.088%)  route 0.312ns (55.912%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE                         0.000     0.000 r  BBB_reg/C
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  BBB_reg/Q
                         net (fo=14, routed)          0.181     0.329    p_0_in[1]
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.098     0.427 f  Prevstate_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.131     0.558    Prevstate_reg[0]_LDC_i_2_n_0
    SLICE_X43Y60         FDCE                                         f  Prevstate_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------





