Analysis & Synthesis report for wimax_top
Fri Dec 06 23:46:13 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |wimax_top|modulator_rtl:modulator|state_reg
 11. State Machine - |wimax_top|interleaver_rtl_2:interleaver|state_reg
 12. State Machine - |wimax_top|fec_rtl:fec|state_reg
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component|altsyncram_6404:auto_generated
 18. Source assignments for interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component|altsyncram_4s04:auto_generated
 19. Parameter Settings for User Entity Instance: fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver"
 24. Port Connectivity Checks: "fec_rtl:fec|dpr:RAM_2port"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 06 23:46:13 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; wimax_top                                   ;
; Top-level Entity Name           ; wimax_top                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 157                                         ;
; Total pins                      ; 37                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 704                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; wimax_top          ; wimax_top          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; ../wimax_top.vhd                 ; yes             ; User VHDL File               ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/wimax_top.vhd                          ;         ;
; ../prbs_rtl.vhd                  ; yes             ; User VHDL File               ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/prbs_rtl.vhd                           ;         ;
; ../modulator_rtl.vhd             ; yes             ; User VHDL File               ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/modulator_rtl.vhd                      ;         ;
; ../interleaver_rtl_2.vhd         ; yes             ; User VHDL File               ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd                  ;         ;
; ../fec_rtl.vhd                   ; yes             ; User VHDL File               ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd                            ;         ;
; dpr.vhd                          ; yes             ; User Wizard-Generated File   ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr.vhd                ;         ;
; dpr_interleaver.vhd              ; yes             ; User Wizard-Generated File   ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr_interleaver.vhd    ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/pll.vhd                ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/pll/pll_0002.v         ; pll     ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_6404.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/db/altsyncram_6404.tdf ;         ;
; db/altsyncram_4s04.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/db/altsyncram_4s04.tdf ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                  ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 120                                                                  ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 215                                                                  ;
;     -- 7 input functions                    ; 3                                                                    ;
;     -- 6 input functions                    ; 19                                                                   ;
;     -- 5 input functions                    ; 20                                                                   ;
;     -- 4 input functions                    ; 15                                                                   ;
;     -- <=3 input functions                  ; 158                                                                  ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 157                                                                  ;
;                                             ;                                                                      ;
; I/O pins                                    ; 37                                                                   ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 704                                                                  ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 0                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 2                                                                    ;
;     -- PLLs                                 ; 2                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 165                                                                  ;
; Total fan-out                               ; 1220                                                                 ;
; Average fan-out                             ; 2.71                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |wimax_top                                   ; 215 (1)             ; 157 (0)                   ; 704               ; 0          ; 37   ; 0            ; |wimax_top                                                                                                                              ; wimax_top         ; work         ;
;    |fec_rtl:fec|                             ; 131 (131)           ; 64 (64)                   ; 192               ; 0          ; 0    ; 0            ; |wimax_top|fec_rtl:fec                                                                                                                  ; fec_rtl           ; work         ;
;       |dpr:RAM_2port|                        ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |wimax_top|fec_rtl:fec|dpr:RAM_2port                                                                                                    ; dpr               ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |wimax_top|fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component                                                                    ; altsyncram        ; work         ;
;             |altsyncram_6404:auto_generated| ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |wimax_top|fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component|altsyncram_6404:auto_generated                                     ; altsyncram_6404   ; work         ;
;    |interleaver_rtl_2:interleaver|           ; 50 (50)             ; 41 (41)                   ; 512               ; 0          ; 0    ; 0            ; |wimax_top|interleaver_rtl_2:interleaver                                                                                                ; interleaver_rtl_2 ; work         ;
;       |dpr_interleaver:RAM_interleaver|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |wimax_top|interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver                                                                ; dpr_interleaver   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |wimax_top|interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;             |altsyncram_4s04:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |wimax_top|interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component|altsyncram_4s04:auto_generated ; altsyncram_4s04   ; work         ;
;    |modulator_rtl:modulator|                 ; 22 (22)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |wimax_top|modulator_rtl:modulator                                                                                                      ; modulator_rtl     ; work         ;
;    |pll:pll_clk|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wimax_top|pll:pll_clk                                                                                                                  ; pll               ; pll          ;
;       |pll_0002:pll_inst|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wimax_top|pll:pll_clk|pll_0002:pll_inst                                                                                                ; pll_0002          ; pll          ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wimax_top|pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                        ; altera_pll        ; work         ;
;    |prbs_rtl:prbs|                           ; 11 (11)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |wimax_top|prbs_rtl:prbs                                                                                                                ; prbs_rtl          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component|altsyncram_6404:auto_generated|ALTSYNCRAM                                     ; AUTO ; True Dual Port ; 192          ; 1            ; 24           ; 8            ; 192  ; None ;
; interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component|altsyncram_4s04:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 1            ; 512          ; 1            ; 512  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |wimax_top|fec_rtl:fec|dpr:RAM_2port                                     ; dpr.vhd             ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |wimax_top|interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver ; dpr_interleaver.vhd ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |wimax_top|pll:pll_clk                                                   ; pll.vhd             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |wimax_top|modulator_rtl:modulator|state_reg         ;
+-----------------+-----------------+-----------------+----------------+
; Name            ; state_reg.out_Q ; state_reg.out_I ; state_reg.idle ;
+-----------------+-----------------+-----------------+----------------+
; state_reg.idle  ; 0               ; 0               ; 0              ;
; state_reg.out_I ; 0               ; 1               ; 1              ;
; state_reg.out_Q ; 1               ; 0               ; 1              ;
+-----------------+-----------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |wimax_top|interleaver_rtl_2:interleaver|state_reg                   ;
+------------------------+------------------------+-------------------+----------------+
; Name                   ; state_reg.input_output ; state_reg.input_a ; state_reg.idle ;
+------------------------+------------------------+-------------------+----------------+
; state_reg.idle         ; 0                      ; 0                 ; 0              ;
; state_reg.input_a      ; 0                      ; 1                 ; 1              ;
; state_reg.input_output ; 1                      ; 0                 ; 1              ;
+------------------------+------------------------+-------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wimax_top|fec_rtl:fec|state_reg                                                                                 ;
+--------------------+------------------+------------------+--------------------+----------------+----------------+----------------+
; Name               ; state_reg.shifty ; state_reg.shiftx ; state_reg.addressb ; state_reg.hold ; state_reg.init ; state_reg.idle ;
+--------------------+------------------+------------------+--------------------+----------------+----------------+----------------+
; state_reg.idle     ; 0                ; 0                ; 0                  ; 0              ; 0              ; 0              ;
; state_reg.init     ; 0                ; 0                ; 0                  ; 0              ; 1              ; 1              ;
; state_reg.hold     ; 0                ; 0                ; 0                  ; 1              ; 0              ; 1              ;
; state_reg.addressb ; 0                ; 0                ; 1                  ; 0              ; 0              ; 1              ;
; state_reg.shiftx   ; 0                ; 1                ; 0                  ; 0              ; 0              ; 1              ;
; state_reg.shifty   ; 1                ; 0                ; 0                  ; 0              ; 0              ; 1              ;
+--------------------+------------------+------------------+--------------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; fec_rtl:fec|wren_b                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 157   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 146   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 132   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; prbs_rtl:prbs|r_reg[0]                 ; 2       ;
; prbs_rtl:prbs|r_reg[2]                 ; 1       ;
; prbs_rtl:prbs|r_reg[4]                 ; 1       ;
; prbs_rtl:prbs|r_reg[8]                 ; 1       ;
; prbs_rtl:prbs|r_reg[9]                 ; 1       ;
; prbs_rtl:prbs|r_reg[10]                ; 1       ;
; prbs_rtl:prbs|r_reg[12]                ; 1       ;
; prbs_rtl:prbs|r_reg[13]                ; 1       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |wimax_top|fec_rtl:fec|shift_reg[5]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |wimax_top|interleaver_rtl_2:interleaver|address_a[4] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |wimax_top|interleaver_rtl_2:interleaver|address_b[2] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |wimax_top|interleaver_rtl_2:interleaver|counter_b[7] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |wimax_top|interleaver_rtl_2:interleaver|address_a[6] ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |wimax_top|interleaver_rtl_2:interleaver|counter_a[2] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |wimax_top|fec_rtl:fec|address_b[0]                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |wimax_top|fec_rtl:fec|address_b[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |wimax_top|fec_rtl:fec|state_counter                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component|altsyncram_6404:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component|altsyncram_4s04:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 192                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 24                   ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_6404      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4s04      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 2                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                             ;
; Entity Instance                           ; fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component                                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 1                                                                                             ;
;     -- NUMWORDS_A                         ; 192                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                             ;
;     -- NUMWORDS_B                         ; 24                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 1                                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 512                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver"                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fec_rtl:fec|dpr:RAM_2port"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_a  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 157                         ;
;     CLR               ; 22                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 89                          ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SLD       ; 9                           ;
;     plain             ; 3                           ;
; arriav_lcell_comb     ; 215                         ;
;     arith             ; 72                          ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 1                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 140                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 20                          ;
;         6 data inputs ; 19                          ;
; boundary_port         ; 37                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 2.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 06 23:45:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wimax_top -c wimax_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/roeya/documents/asic/project/phase 2/wimax_top.vhd
    Info (12022): Found design unit 1: wimax_top-wimax File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/wimax_top.vhd Line: 14
    Info (12023): Found entity 1: wimax_top File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/wimax_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/roeya/documents/asic/project/phase 2/prbs_rtl.vhd
    Info (12022): Found design unit 1: prbs_rtl-prbs_arch File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/prbs_rtl.vhd Line: 13
    Info (12023): Found entity 1: prbs_rtl File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/prbs_rtl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/roeya/documents/asic/project/phase 2/modulator_rtl.vhd
    Info (12022): Found design unit 1: modulator_rtl-behav File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/modulator_rtl.vhd Line: 14
    Info (12023): Found entity 1: modulator_rtl File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/modulator_rtl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/roeya/documents/asic/project/phase 2/interleaver_rtl_2.vhd
    Info (12022): Found design unit 1: interleaver_rtl_2-behav File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd Line: 14
    Info (12023): Found entity 1: interleaver_rtl_2 File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/roeya/documents/asic/project/phase 2/fec_rtl.vhd
    Info (12022): Found design unit 1: fec_rtl-behav File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd Line: 14
    Info (12023): Found entity 1: fec_rtl File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dpr.vhd
    Info (12022): Found design unit 1: dpr-SYN File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr.vhd Line: 59
    Info (12023): Found entity 1: dpr File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file dpr_interleaver.vhd
    Info (12022): Found design unit 1: dpr_interleaver-SYN File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr_interleaver.vhd Line: 58
    Info (12023): Found entity 1: dpr_interleaver File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr_interleaver.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/pll.vhd Line: 21
    Info (12023): Found entity 1: pll File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/pll/pll_0002.v Line: 2
Info (12127): Elaborating entity "wimax_top" for the top level hierarchy
Info (12128): Elaborating entity "prbs_rtl" for hierarchy "prbs_rtl:prbs" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/wimax_top.vhd Line: 67
Info (12128): Elaborating entity "fec_rtl" for hierarchy "fec_rtl:fec" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/wimax_top.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at fec_rtl.vhd(35): used implicit default value for signal "data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at fec_rtl.vhd(38): object "q_a" assigned a value but never read File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd Line: 38
Info (12128): Elaborating entity "dpr" for hierarchy "fec_rtl:fec|dpr:RAM_2port" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr.vhd Line: 68
Info (12133): Instantiated megafunction "fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "192"
    Info (12134): Parameter "numwords_b" = "24"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6404.tdf
    Info (12023): Found entity 1: altsyncram_6404 File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/db/altsyncram_6404.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6404" for hierarchy "fec_rtl:fec|dpr:RAM_2port|altsyncram:altsyncram_component|altsyncram_6404:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "interleaver_rtl_2" for hierarchy "interleaver_rtl_2:interleaver" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/wimax_top.vhd Line: 90
Warning (10541): VHDL Signal Declaration warning at interleaver_rtl_2.vhd(35): used implicit default value for signal "data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at interleaver_rtl_2.vhd(38): object "q_a" assigned a value but never read File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd Line: 38
Warning (10631): VHDL Process Statement warning at interleaver_rtl_2.vhd(70): inferring latch(es) for signal or variable "wren_a", which holds its previous value in one or more paths through the process File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd Line: 70
Warning (10631): VHDL Process Statement warning at interleaver_rtl_2.vhd(70): inferring latch(es) for signal or variable "wren_b", which holds its previous value in one or more paths through the process File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd Line: 70
Info (10041): Inferred latch for "wren_b" at interleaver_rtl_2.vhd(70) File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd Line: 70
Info (10041): Inferred latch for "wren_a" at interleaver_rtl_2.vhd(70) File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd Line: 70
Info (12128): Elaborating entity "dpr_interleaver" for hierarchy "interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd Line: 52
Info (12128): Elaborating entity "altsyncram" for hierarchy "interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr_interleaver.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr_interleaver.vhd Line: 67
Info (12133): Instantiated megafunction "interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr_interleaver.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4s04.tdf
    Info (12023): Found entity 1: altsyncram_4s04 File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/db/altsyncram_4s04.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4s04" for hierarchy "interleaver_rtl_2:interleaver|dpr_interleaver:RAM_interleaver|altsyncram:altsyncram_component|altsyncram_4s04:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "modulator_rtl" for hierarchy "modulator_rtl:modulator" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/wimax_top.vhd Line: 101
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_clk" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/wimax_top.vhd Line: 112
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll_clk|pll_0002:pll_inst" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/pll.vhd Line: 34
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:pll_clk|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register fec_rtl:fec|holdCount[31] will power up to Low File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd Line: 103
    Critical Warning (18010): Register fec_rtl:fec|holdCount[0] will power up to Low File: C:/Users/Roeya/Documents/ASIC/Project/Phase 2/fec_rtl.vhd Line: 103
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 281 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 240 logic cells
    Info (21064): Implemented 2 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Fri Dec 06 23:46:14 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:29


