$date
	Mon Apr 29 14:16:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module evaluator $end
$scope module cpu_inst $end
$var wire 1 ! clk $end
$var wire 64 " in_data [63:0] $end
$var wire 1 # reset $end
$var wire 1 $ rw_error $end
$var wire 64 % rw_data_out [63:0] $end
$var wire 1 & r_error $end
$var wire 32 ' r_data_out [31:0] $end
$var reg 1 ( alu_ready $end
$var reg 64 ) ans [63:0] $end
$var reg 1 * decode_ready $end
$var reg 1 + error $end
$var reg 1 , fetch_ready $end
$var reg 1 - halt $end
$var reg 12 . imm [11:0] $end
$var reg 1 / in_signal $end
$var reg 5 0 opcode [4:0] $end
$var reg 64 1 out_data [63:0] $end
$var reg 1 2 out_signal $end
$var reg 64 3 pc [63:0] $end
$var reg 64 4 r_addr [63:0] $end
$var reg 5 5 rd_num [4:0] $end
$var reg 64 6 rd_val [63:0] $end
$var reg 1 7 read_or_write $end
$var reg 1 8 read_write_ready $end
$var reg 5 9 rs_num [4:0] $end
$var reg 64 : rs_val [63:0] $end
$var reg 5 ; rt_num [4:0] $end
$var reg 64 < rt_val [63:0] $end
$var reg 64 = rw_addr [63:0] $end
$var reg 64 > rw_data_in [63:0] $end
$var reg 1 ? rw_write_en $end
$var reg 2 @ state [1:0] $end
$var real 1 A float_ans $end
$var real 1 B float_rs $end
$var real 1 C float_rt $end
$scope module memory $end
$var wire 1 ! clk $end
$var wire 64 D r_addr [63:0] $end
$var wire 1 & r_error $end
$var wire 1 # reset $end
$var wire 64 E rw_addr [63:0] $end
$var wire 64 F rw_data_in [63:0] $end
$var wire 1 $ rw_error $end
$var wire 1 ? rw_write_en $end
$var wire 64 G rw_data_out [63:0] $end
$var wire 32 H r_data_out [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 I i [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 J i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 J
b0 I
bx H
bx G
bx F
bx E
bx D
r0 C
r0 B
r0 A
bx @
x?
bx >
bx =
bx <
bx ;
bx :
bx 9
x8
x7
bx 6
bx 5
bx 4
bx 3
x2
bx 1
bx 0
x/
bx .
x-
x,
x+
x*
bx )
x(
bx '
x&
bx %
x$
x#
bx "
0!
$end
#5
1!
#10
0+
02
0/
0-
0?
18
0(
0*
0,
b0 @
b0 3
b10000000000000000000 I
b11111 J
0!
1#
#15
0&
b1 @
1,
b0 '
b0 H
b0 4
b0 D
08
b10000000000000000000 I
1!
#20
0!
b1000000000000000000000000000000 '
b1000000000000000000000000000000 H
0#
#25
b11 @
07
1*
b0 .
b0 ;
b0 9
b0 5
b1000 0
0,
1!
#30
0!
#35
b10 @
18
0*
b0 <
b0 :
b0 6
r-nan C
r-nan B
1!
#40
0!
#45
b11 @
17
1(
b100 3
b0 )
08
1!
#50
0!
#55
b0 @
18
0(
1!
#60
0!
#65
b1 @
1,
b1000000000000000001011110000 '
b1000000000000000001011110000 H
b100 4
b100 D
08
1!
#70
0!
#75
b11 @
07
1*
b1011110000 .
b1 0
0,
1!
#80
0!
#85
b10 @
18
0*
r0 C
r0 B
1!
#90
0!
#95
b11 @
17
1(
b1000 3
b1011110000 )
08
1!
#100
0!
#105
b0 @
18
0(
1!
#110
0!
#115
b1 @
1,
b1000000010000100001000000000000 '
b1000000010000100001000000000000 H
b1000 4
b1000 D
08
1!
#120
0!
#125
b11 @
07
1*
b0 .
b1 ;
b1 9
b1 5
b1000 0
0,
1!
#130
0!
#135
b10 @
18
0*
b0 )
1!
#140
0!
#145
b11 @
17
1(
b1100 3
08
1!
#150
0!
#155
b0 @
18
0(
1!
#160
0!
#165
b1 @
1,
b1000010000000000000010011001 '
b1000010000000000000010011001 H
b1100 4
b1100 D
08
1!
#170
0!
#175
b11 @
07
1*
b10011001 .
b0 ;
b0 9
b1 0
0,
1!
#180
0!
#185
b10 @
18
0*
b1011110000 <
b1011110000 :
1!
#190
0!
#195
b11 @
17
1(
b10000 3
b10011001 )
08
1!
#200
0!
#205
b0 @
18
0(
1!
#210
0!
#215
b1 @
1,
b1010000000001000000000000 '
b1010000000001000000000000 H
b10000 4
b10000 D
08
1!
#220
0!
#225
b11 @
07
1*
b0 .
b1 ;
b101 5
b0 0
0,
1!
#230
0!
#235
b10 @
18
0*
b0 )
b10011001 <
r3.715373656726174e-321 C
r3.715373656726174e-321 B
1!
#240
0!
#245
b11 @
17
1(
b10100 3
b1110001001 )
08
1!
#250
0!
#255
b0 @
18
0(
1!
#260
0!
#265
b1 @
1,
b1000001100011000110000000000000 '
b1000001100011000110000000000000 H
b10100 4
b10100 D
08
1!
#270
0!
#275
b11 @
07
1*
b110 ;
b110 9
b110 5
b1000 0
0,
1!
#280
0!
#285
b10 @
18
0*
b0 )
b0 <
b0 :
r7.559204381371072e-322 C
1!
#290
0!
#295
b11 @
17
1(
b11000 3
08
1!
#300
0!
#305
b0 @
18
0(
1!
#310
0!
#315
b1 @
1,
b1001100000000000000000000001 '
b1001100000000000000000000001 H
b11000 4
b11000 D
08
1!
#320
0!
#325
b11 @
07
1*
b1 .
b0 ;
b0 9
b1 0
0,
1!
#330
0!
#335
b10 @
18
0*
b1011110000 <
b1011110000 :
r0 C
r0 B
1!
#340
0!
#345
b11 @
17
1(
b11100 3
b1 )
08
1!
#350
0!
#355
b0 @
18
0(
1!
#360
0!
#365
b1 @
1,
b11110001100010100000000000000000 '
b11110001100010100000000000000000 H
b11100 4
b11100 D
08
1!
#370
0!
#375
b11 @
07
1*
b0 .
b101 9
b11110 0
0,
1!
#380
0!
#385
b10 @
18
0*
b0 )
b1110001001 :
b1 6
r3.715373656726174e-321 C
r3.715373656726174e-321 B
1!
#390
0!
#395
b11 @
17
1(
b100000 3
12
b1110001001 1
08
1!
#400
0!
#405
b0 @
18
0(
02
1!
#410
0!
#415
b1 @
1,
b11111000000000000000000000000000 '
b11111000000000000000000000000000 H
b100000 4
b100000 D
08
1!
#420
0!
#425
b11 @
07
1*
b0 9
b0 5
b11111 0
0,
1!
#430
0!
#435
b10 @
18
0*
b1 )
b1011110000 :
b1011110000 6
r4.471294094863281e-321 B
1!
#440
0!
#445
b11 @
17
1(
1-
08
1!
#450
0!
