verilog xil_defaultlib --include "../../../../test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/0fbd/hdl/verilog/Conv2D_AXILiteS_s_axi.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/0fbd/hdl/verilog/Conv2D_gmem_m_axi.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/0fbd/hdl/verilog/Conv2D_mac_muladdeOg.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/0fbd/hdl/verilog/Conv2D_mac_muladdfYi.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/0fbd/hdl/verilog/Conv2D_mac_muladdg8j.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/0fbd/hdl/verilog/Conv2D_mul_mul_16cud.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/0fbd/hdl/verilog/Conv2D_mul_mul_24dEe.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/0fbd/hdl/verilog/Conv2D_sdiv_12s_9bkb.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/0fbd/hdl/verilog/Conv2D.v" \
"../../../bd/design_1/ip/design_1_Conv2D_0_2/sim/design_1_Conv2D_0_2.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/49ad/hdl/verilog/Aff_channel_AXILiteS_s_axi.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/49ad/hdl/verilog/Aff_channel_gmem_m_axi.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/49ad/hdl/verilog/Aff_channel_mac_mbkb.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/49ad/hdl/verilog/Aff_channel_mac_mcud.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/49ad/hdl/verilog/Aff_channel.v" \
"../../../bd/design_1/ip/design_1_Aff_channel_0_0/sim/design_1_Aff_channel_0_0.v" \
"../../../bd/design_1/ip/design_1_Conv2D_0_4/sim/design_1_Conv2D_0_4.v" \
"../../../bd/design_1/ip/design_1_Conv2D_10_0/sim/design_1_Conv2D_10_0.v" \
"../../../bd/design_1/ip/design_1_Conv2D_10_1/sim/design_1_Conv2D_10_1.v" \
"../../../bd/design_1/ip/design_1_normal_1_0/sim/design_1_normal_1_0.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/811d/hdl/verilog/gamma_AXILiteS_s_axi.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/811d/hdl/verilog/gamma_gmem_m_axi.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/811d/hdl/verilog/gamma_mul_mul_16sbkb.v" \
"../../../../test.srcs/sources_1/bd/design_1/ipshared/811d/hdl/verilog/gamma.v" \
"../../../bd/design_1/ip/design_1_gamma_0_0/sim/design_1_gamma_0_0.v" \
"../../../bd/design_1/ip/design_1_gamma_1_0/sim/design_1_gamma_1_0.v" \
"../../../bd/design_1/ip/design_1_Conv2D_0_5/sim/design_1_Conv2D_0_5.v" \
"../../../bd/design_1/ip/design_1_Conv2D_0_6/sim/design_1_Conv2D_0_6.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" \
"../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v" \
"../../../bd/design_1/ip/design_1_auto_us_4/sim/design_1_auto_us_4.v" \
"../../../bd/design_1/ip/design_1_auto_us_5/sim/design_1_auto_us_5.v" \
"../../../bd/design_1/ip/design_1_auto_us_6/sim/design_1_auto_us_6.v" \
"../../../bd/design_1/ip/design_1_auto_us_7/sim/design_1_auto_us_7.v" \
"../../../bd/design_1/ip/design_1_auto_us_8/sim/design_1_auto_us_8.v" \
"../../../bd/design_1/ip/design_1_auto_us_9/sim/design_1_auto_us_9.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
