
AVRADV17_ADS1115Library.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800100  00000a0c  00000aa0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a0c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  00800110  00800110  00000ab0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000ab0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b0c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000128  00000000  00000000  00000b4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000014b0  00000000  00000000  00000c74  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000aa5  00000000  00000000  00002124  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ac1  00000000  00000000  00002bc9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002a4  00000000  00000000  0000368c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000072d  00000000  00000000  00003930  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000e47  00000000  00000000  0000405d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000100  00000000  00000000  00004ea4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 85 01 	jmp	0x30a	; 0x30a <__vector_18>
  4c:	0c 94 b3 01 	jmp	0x366	; 0x366 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ec e0       	ldi	r30, 0x0C	; 12
  7c:	fa e0       	ldi	r31, 0x0A	; 10
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 31       	cpi	r26, 0x10	; 16
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e1       	ldi	r26, 0x10	; 16
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a5 35       	cpi	r26, 0x55	; 85
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 b7 00 	call	0x16e	; 0x16e <main>
  9e:	0c 94 04 05 	jmp	0xa08	; 0xa08 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <ads1115_write_register>:
/*!
    @brief  write register of ADC
*/
/**************************************************************************/
uint8_t ads1115_write_register(uint8_t addr, uint8_t reg, uint16_t data)
{
  a6:	1f 93       	push	r17
  a8:	cf 93       	push	r28
  aa:	df 93       	push	r29
  ac:	16 2f       	mov	r17, r22
  ae:	c4 2f       	mov	r28, r20
  b0:	d5 2f       	mov	r29, r21
	i2c_start_wait((addr << 1) + I2C_WRITE);
  b2:	88 0f       	add	r24, r24
  b4:	0e 94 29 01 	call	0x252	; 0x252 <i2c_start_wait>
	i2c_write((uint8_t)reg);
  b8:	81 2f       	mov	r24, r17
  ba:	0e 94 5d 01 	call	0x2ba	; 0x2ba <i2c_write>
	i2c_write((uint8_t)(data >> 8));
  be:	8d 2f       	mov	r24, r29
  c0:	0e 94 5d 01 	call	0x2ba	; 0x2ba <i2c_write>
	i2c_write((uint8_t)(data & 0xFF));
  c4:	8c 2f       	mov	r24, r28
  c6:	0e 94 5d 01 	call	0x2ba	; 0x2ba <i2c_write>
	i2c_stop();
  ca:	0e 94 54 01 	call	0x2a8	; 0x2a8 <i2c_stop>
	
	return 0;
}
  ce:	80 e0       	ldi	r24, 0x00	; 0
  d0:	df 91       	pop	r29
  d2:	cf 91       	pop	r28
  d4:	1f 91       	pop	r17
  d6:	08 95       	ret

000000d8 <ads1115_read_register>:
/*!
    @brief  read register from ADC
*/
/**************************************************************************/
uint16_t ads1115_read_register(uint8_t addr, uint8_t reg)
{
  d8:	cf 93       	push	r28
  da:	df 93       	push	r29
  dc:	d6 2f       	mov	r29, r22
	i2c_start_wait((addr << 1) + I2C_WRITE);
  de:	c8 2f       	mov	r28, r24
  e0:	cc 0f       	add	r28, r28
  e2:	8c 2f       	mov	r24, r28
  e4:	0e 94 29 01 	call	0x252	; 0x252 <i2c_start_wait>
	i2c_write(reg);
  e8:	8d 2f       	mov	r24, r29
  ea:	0e 94 5d 01 	call	0x2ba	; 0x2ba <i2c_write>
	i2c_stop();
  ee:	0e 94 54 01 	call	0x2a8	; 0x2a8 <i2c_stop>
	
	i2c_rep_start((addr << 1) + I2C_READ);
  f2:	81 e0       	ldi	r24, 0x01	; 1
  f4:	8c 0f       	add	r24, r28
  f6:	0e 94 51 01 	call	0x2a2	; 0x2a2 <i2c_rep_start>
	uint8_t msb = i2c_readAck();
  fa:	0e 94 6f 01 	call	0x2de	; 0x2de <i2c_readAck>
  fe:	d8 2f       	mov	r29, r24
	uint8_t lsb = i2c_readNak();
 100:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <i2c_readNak>
 104:	c8 2f       	mov	r28, r24
	i2c_stop();
 106:	0e 94 54 01 	call	0x2a8	; 0x2a8 <i2c_stop>
	
	uint16_t data = (msb << 8 | lsb);
	return data;
 10a:	8c 2f       	mov	r24, r28
 10c:	90 e0       	ldi	r25, 0x00	; 0
}
 10e:	9d 2b       	or	r25, r29
 110:	df 91       	pop	r29
 112:	cf 91       	pop	r28
 114:	08 95       	ret

00000116 <ads1115_readADC_SingleEnded>:
/*!
    @brief  read raw data from one channel of ADC
*/
/**************************************************************************/
uint16_t ads1115_readADC_SingleEnded(uint8_t addr, uint8_t channel, ads1115_datarate dr, ads1115_fsr_gain gain)
{
 116:	cf 93       	push	r28
	// Check channel number
	if(channel > 3)
 118:	64 30       	cpi	r22, 0x04	; 4
 11a:	28 f5       	brcc	.+74     	; 0x166 <ads1115_readADC_SingleEnded+0x50>
				 ADS1115_COMP_LAT_NonLatching |
				 ADS1115_COMP_POL_3_ACTIVELOW |	
				 ADS1115_COMP_MODE_TRADITIONAL | 
				 dr |
				 //DR_128SPS |
				 ADS1115_MODE_SINGLE | 
 11c:	43 60       	ori	r20, 0x03	; 3
 11e:	f9 01       	movw	r30, r18
 120:	e4 2b       	or	r30, r20
 122:	af 01       	movw	r20, r30
				 gain;
				 //FSR_6_144;
	
	if(channel == 0)
 124:	61 11       	cpse	r22, r1
 126:	02 c0       	rjmp	.+4      	; 0x12c <ads1115_readADC_SingleEnded+0x16>
	{
		adc_config |= ADS1115_MUX_AIN0_GND;
 128:	51 64       	ori	r21, 0x41	; 65
 12a:	0d c0       	rjmp	.+26     	; 0x146 <ads1115_readADC_SingleEnded+0x30>
	} 
	else if(channel == 1)
 12c:	61 30       	cpi	r22, 0x01	; 1
 12e:	11 f4       	brne	.+4      	; 0x134 <ads1115_readADC_SingleEnded+0x1e>
	{
		adc_config |= ADS1115_MUX_AIN1_GND;
 130:	51 65       	ori	r21, 0x51	; 81
 132:	09 c0       	rjmp	.+18     	; 0x146 <ads1115_readADC_SingleEnded+0x30>
	} 
	else if(channel == 2)
 134:	62 30       	cpi	r22, 0x02	; 2
 136:	11 f4       	brne	.+4      	; 0x13c <ads1115_readADC_SingleEnded+0x26>
	{
		adc_config |= ADS1115_MUX_AIN2_GND;
 138:	51 66       	ori	r21, 0x61	; 97
 13a:	05 c0       	rjmp	.+10     	; 0x146 <ads1115_readADC_SingleEnded+0x30>
	} 
	else if(channel == 3)
 13c:	63 30       	cpi	r22, 0x03	; 3
 13e:	11 f0       	breq	.+4      	; 0x144 <ads1115_readADC_SingleEnded+0x2e>
	if(channel > 3)
	{
		return 0;
	}
	
	uint16_t adc_config = ADS1115_COMP_QUE_DIS	|
 140:	51 60       	ori	r21, 0x01	; 1
 142:	01 c0       	rjmp	.+2      	; 0x146 <ads1115_readADC_SingleEnded+0x30>
	{
		adc_config |= ADS1115_MUX_AIN2_GND;
	} 
	else if(channel == 3)
	{
		adc_config |= ADS1115_MUX_AIN3_GND;
 144:	51 67       	ori	r21, 0x71	; 113
 146:	c8 2f       	mov	r28, r24
	}
	
	adc_config |= ADS1115_OS_SINGLE;	
	
	ads1115_write_register(addr, ADS1115_REG_CONFIG, adc_config);
 148:	50 68       	ori	r21, 0x80	; 128
 14a:	61 e0       	ldi	r22, 0x01	; 1
 14c:	0e 94 53 00 	call	0xa6	; 0xa6 <ads1115_write_register>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 150:	8f ec       	ldi	r24, 0xCF	; 207
 152:	97 e0       	ldi	r25, 0x07	; 7
 154:	01 97       	sbiw	r24, 0x01	; 1
 156:	f1 f7       	brne	.-4      	; 0x154 <ads1115_readADC_SingleEnded+0x3e>
 158:	00 c0       	rjmp	.+0      	; 0x15a <ads1115_readADC_SingleEnded+0x44>
 15a:	00 00       	nop
	_delay_ms(8);
	
	return ads1115_read_register(addr, ADS1115_REG_CONVERSION) >> 0;
 15c:	60 e0       	ldi	r22, 0x00	; 0
 15e:	8c 2f       	mov	r24, r28
 160:	0e 94 6c 00 	call	0xd8	; 0xd8 <ads1115_read_register>
 164:	02 c0       	rjmp	.+4      	; 0x16a <ads1115_readADC_SingleEnded+0x54>
uint16_t ads1115_readADC_SingleEnded(uint8_t addr, uint8_t channel, ads1115_datarate dr, ads1115_fsr_gain gain)
{
	// Check channel number
	if(channel > 3)
	{
		return 0;
 166:	80 e0       	ldi	r24, 0x00	; 0
 168:	90 e0       	ldi	r25, 0x00	; 0
	
	ads1115_write_register(addr, ADS1115_REG_CONFIG, adc_config);
	_delay_ms(8);
	
	return ads1115_read_register(addr, ADS1115_REG_CONVERSION) >> 0;
}
 16a:	cf 91       	pop	r28
 16c:	08 95       	ret

0000016e <main>:
#include "uart.h"
#include "i2cmaster.h"
#define ADS1115_ADDR 0x48
#include "ads1115.h"
int main(void)
{
 16e:	cf 93       	push	r28
 170:	df 93       	push	r29
 172:	cd b7       	in	r28, 0x3d	; 61
 174:	de b7       	in	r29, 0x3e	; 62
 176:	64 97       	sbiw	r28, 0x14	; 20
 178:	0f b6       	in	r0, 0x3f	; 63
 17a:	f8 94       	cli
 17c:	de bf       	out	0x3e, r29	; 62
 17e:	0f be       	out	0x3f, r0	; 63
 180:	cd bf       	out	0x3d, r28	; 61
	sei();
 182:	78 94       	sei
	uart_init(UART_BAUD_SELECT(9600,F_CPU));
 184:	87 e6       	ldi	r24, 0x67	; 103
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	0e 94 dd 01 	call	0x3ba	; 0x3ba <uart_init>
 18c:	2f ef       	ldi	r18, 0xFF	; 255
 18e:	81 ee       	ldi	r24, 0xE1	; 225
 190:	94 e0       	ldi	r25, 0x04	; 4
 192:	21 50       	subi	r18, 0x01	; 1
 194:	80 40       	sbci	r24, 0x00	; 0
 196:	90 40       	sbci	r25, 0x00	; 0
 198:	e1 f7       	brne	.-8      	; 0x192 <main+0x24>
 19a:	00 c0       	rjmp	.+0      	; 0x19c <main+0x2e>
 19c:	00 00       	nop
	_delay_ms(100);
	i2c_init();
 19e:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <i2c_init>
	//////////
	char buf[20];
	while (1)
	{
		uint16_t adc_deger = ads1115_readADC_SingleEnded(ADS1115_ADDR, 0, DATARATE_8SPS, ADS1115_PGA_6_144);
		sprintf(buf, "ADC DEGER: %u \n", adc_deger);
 1a2:	0f 2e       	mov	r0, r31
 1a4:	f0 e0       	ldi	r31, 0x00	; 0
 1a6:	ef 2e       	mov	r14, r31
 1a8:	f1 e0       	ldi	r31, 0x01	; 1
 1aa:	ff 2e       	mov	r15, r31
 1ac:	f0 2d       	mov	r31, r0
 1ae:	8e 01       	movw	r16, r28
 1b0:	0f 5f       	subi	r16, 0xFF	; 255
 1b2:	1f 4f       	sbci	r17, 0xFF	; 255
	i2c_init();
	//////////
	char buf[20];
	while (1)
	{
		uint16_t adc_deger = ads1115_readADC_SingleEnded(ADS1115_ADDR, 0, DATARATE_8SPS, ADS1115_PGA_6_144);
 1b4:	20 e0       	ldi	r18, 0x00	; 0
 1b6:	30 e0       	ldi	r19, 0x00	; 0
 1b8:	40 e0       	ldi	r20, 0x00	; 0
 1ba:	60 e0       	ldi	r22, 0x00	; 0
 1bc:	88 e4       	ldi	r24, 0x48	; 72
 1be:	0e 94 8b 00 	call	0x116	; 0x116 <ads1115_readADC_SingleEnded>
		sprintf(buf, "ADC DEGER: %u \n", adc_deger);
 1c2:	9f 93       	push	r25
 1c4:	8f 93       	push	r24
 1c6:	ff 92       	push	r15
 1c8:	ef 92       	push	r14
 1ca:	1f 93       	push	r17
 1cc:	0f 93       	push	r16
 1ce:	0e 94 1a 02 	call	0x434	; 0x434 <sprintf>
		uart_puts(buf);
 1d2:	c8 01       	movw	r24, r16
 1d4:	0e 94 0b 02 	call	0x416	; 0x416 <uart_puts>
 1d8:	2f ef       	ldi	r18, 0xFF	; 255
 1da:	83 ec       	ldi	r24, 0xC3	; 195
 1dc:	99 e0       	ldi	r25, 0x09	; 9
 1de:	21 50       	subi	r18, 0x01	; 1
 1e0:	80 40       	sbci	r24, 0x00	; 0
 1e2:	90 40       	sbci	r25, 0x00	; 0
 1e4:	e1 f7       	brne	.-8      	; 0x1de <main+0x70>
 1e6:	00 c0       	rjmp	.+0      	; 0x1e8 <main+0x7a>
 1e8:	00 00       	nop
 1ea:	0f 90       	pop	r0
 1ec:	0f 90       	pop	r0
 1ee:	0f 90       	pop	r0
 1f0:	0f 90       	pop	r0
 1f2:	0f 90       	pop	r0
 1f4:	0f 90       	pop	r0
 1f6:	de cf       	rjmp	.-68     	; 0x1b4 <main+0x46>

000001f8 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
  TWSR = 0;                         /* no prescaler */
 1f8:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
 1fc:	88 e4       	ldi	r24, 0x48	; 72
 1fe:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
 202:	08 95       	ret

00000204 <i2c_start>:
unsigned char i2c_start(unsigned char address)
{
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
 204:	94 ea       	ldi	r25, 0xA4	; 164
 206:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
 20a:	ec eb       	ldi	r30, 0xBC	; 188
 20c:	f0 e0       	ldi	r31, 0x00	; 0
 20e:	90 81       	ld	r25, Z
 210:	99 23       	and	r25, r25
 212:	ec f7       	brge	.-6      	; 0x20e <i2c_start+0xa>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
 214:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 218:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) return 1;
 21a:	98 30       	cpi	r25, 0x08	; 8
 21c:	11 f0       	breq	.+4      	; 0x222 <i2c_start+0x1e>
 21e:	90 31       	cpi	r25, 0x10	; 16
 220:	a1 f4       	brne	.+40     	; 0x24a <i2c_start+0x46>

	// send device address
	TWDR = address;
 222:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
 226:	84 e8       	ldi	r24, 0x84	; 132
 228:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
 22c:	ec eb       	ldi	r30, 0xBC	; 188
 22e:	f0 e0       	ldi	r31, 0x00	; 0
 230:	80 81       	ld	r24, Z
 232:	88 23       	and	r24, r24
 234:	ec f7       	brge	.-6      	; 0x230 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
 236:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 23a:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
 23c:	98 31       	cpi	r25, 0x18	; 24
 23e:	39 f0       	breq	.+14     	; 0x24e <i2c_start+0x4a>
	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
	if ( (twst != TW_START) && (twst != TW_REP_START)) return 1;
 240:	81 e0       	ldi	r24, 0x01	; 1
 242:	90 34       	cpi	r25, 0x40	; 64
 244:	29 f4       	brne	.+10     	; 0x250 <i2c_start+0x4c>
 246:	80 e0       	ldi	r24, 0x00	; 0
 248:	08 95       	ret
 24a:	81 e0       	ldi	r24, 0x01	; 1
 24c:	08 95       	ret

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;

	return 0;
 24e:	80 e0       	ldi	r24, 0x00	; 0

}/* i2c_start */
 250:	08 95       	ret

00000252 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
 252:	cf 93       	push	r28
 254:	df 93       	push	r29


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
 256:	ec eb       	ldi	r30, 0xBC	; 188
 258:	f0 e0       	ldi	r31, 0x00	; 0
 25a:	24 ea       	ldi	r18, 0xA4	; 164
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
 25c:	a9 eb       	ldi	r26, 0xB9	; 185
 25e:	b0 e0       	ldi	r27, 0x00	; 0
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
 260:	cb eb       	ldi	r28, 0xBB	; 187
 262:	d0 e0       	ldi	r29, 0x00	; 0
    	TWCR = (1<<TWINT) | (1<<TWEN);
 264:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 266:	44 e9       	ldi	r20, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
 268:	20 83       	st	Z, r18
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
 26a:	90 81       	ld	r25, Z
 26c:	99 23       	and	r25, r25
 26e:	ec f7       	brge	.-6      	; 0x26a <i2c_start_wait+0x18>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
 270:	9c 91       	ld	r25, X
 272:	98 7f       	andi	r25, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
 274:	98 30       	cpi	r25, 0x08	; 8
 276:	11 f0       	breq	.+4      	; 0x27c <i2c_start_wait+0x2a>
 278:	90 31       	cpi	r25, 0x10	; 16
 27a:	b1 f7       	brne	.-20     	; 0x268 <i2c_start_wait+0x16>
    
    	// send device address
    	TWDR = address;
 27c:	88 83       	st	Y, r24
    	TWCR = (1<<TWINT) | (1<<TWEN);
 27e:	30 83       	st	Z, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
 280:	90 81       	ld	r25, Z
 282:	99 23       	and	r25, r25
 284:	ec f7       	brge	.-6      	; 0x280 <i2c_start_wait+0x2e>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
 286:	9c 91       	ld	r25, X
 288:	98 7f       	andi	r25, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
 28a:	90 32       	cpi	r25, 0x20	; 32
 28c:	11 f0       	breq	.+4      	; 0x292 <i2c_start_wait+0x40>
 28e:	98 35       	cpi	r25, 0x58	; 88
 290:	29 f4       	brne	.+10     	; 0x29c <i2c_start_wait+0x4a>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 292:	40 83       	st	Z, r20
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
 294:	90 81       	ld	r25, Z
 296:	94 fd       	sbrc	r25, 4
 298:	fd cf       	rjmp	.-6      	; 0x294 <i2c_start_wait+0x42>
 29a:	e6 cf       	rjmp	.-52     	; 0x268 <i2c_start_wait+0x16>
    	}
    	//if( twst != TW_MT_SLA_ACK) return 1;
    	break;
     }

}/* i2c_start_wait */
 29c:	df 91       	pop	r29
 29e:	cf 91       	pop	r28
 2a0:	08 95       	ret

000002a2 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
 2a2:	0e 94 02 01 	call	0x204	; 0x204 <i2c_start>

}/* i2c_rep_start */
 2a6:	08 95       	ret

000002a8 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 2a8:	84 e9       	ldi	r24, 0x94	; 148
 2aa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
 2ae:	ec eb       	ldi	r30, 0xBC	; 188
 2b0:	f0 e0       	ldi	r31, 0x00	; 0
 2b2:	80 81       	ld	r24, Z
 2b4:	84 fd       	sbrc	r24, 4
 2b6:	fd cf       	rjmp	.-6      	; 0x2b2 <i2c_stop+0xa>

}/* i2c_stop */
 2b8:	08 95       	ret

000002ba <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
 2ba:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
 2be:	84 e8       	ldi	r24, 0x84	; 132
 2c0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
 2c4:	ec eb       	ldi	r30, 0xBC	; 188
 2c6:	f0 e0       	ldi	r31, 0x00	; 0
 2c8:	80 81       	ld	r24, Z
 2ca:	88 23       	and	r24, r24
 2cc:	ec f7       	brge	.-6      	; 0x2c8 <i2c_write+0xe>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
 2ce:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 2d2:	98 7f       	andi	r25, 0xF8	; 248
 2d4:	81 e0       	ldi	r24, 0x01	; 1
 2d6:	98 32       	cpi	r25, 0x28	; 40
 2d8:	09 f4       	brne	.+2      	; 0x2dc <i2c_write+0x22>
 2da:	80 e0       	ldi	r24, 0x00	; 0
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
 2dc:	08 95       	ret

000002de <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
 2de:	84 ec       	ldi	r24, 0xC4	; 196
 2e0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while(!(TWCR & (1<<TWINT)));    
 2e4:	ec eb       	ldi	r30, 0xBC	; 188
 2e6:	f0 e0       	ldi	r31, 0x00	; 0
 2e8:	80 81       	ld	r24, Z
 2ea:	88 23       	and	r24, r24
 2ec:	ec f7       	brge	.-6      	; 0x2e8 <i2c_readAck+0xa>

    return TWDR;
 2ee:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>

}/* i2c_readAck */
 2f2:	08 95       	ret

000002f4 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
 2f4:	84 e8       	ldi	r24, 0x84	; 132
 2f6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while(!(TWCR & (1<<TWINT)));
 2fa:	ec eb       	ldi	r30, 0xBC	; 188
 2fc:	f0 e0       	ldi	r31, 0x00	; 0
 2fe:	80 81       	ld	r24, Z
 300:	88 23       	and	r24, r24
 302:	ec f7       	brge	.-6      	; 0x2fe <i2c_readNak+0xa>
	
    return TWDR;
 304:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>

}/* i2c_readNak */
 308:	08 95       	ret

0000030a <__vector_18>:
    UART_RxTail = tmptail; 
    
    UART_LastRxError = 0;
    return (lastRxError << 8) + data;

}/* uart_getc */
 30a:	1f 92       	push	r1
 30c:	0f 92       	push	r0
 30e:	0f b6       	in	r0, 0x3f	; 63
 310:	0f 92       	push	r0
 312:	11 24       	eor	r1, r1
 314:	2f 93       	push	r18
 316:	8f 93       	push	r24
 318:	9f 93       	push	r25
 31a:	ef 93       	push	r30
 31c:	ff 93       	push	r31
 31e:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 322:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 326:	8c 71       	andi	r24, 0x1C	; 28
 328:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <UART_RxHead>
 32c:	ef 5f       	subi	r30, 0xFF	; 255
 32e:	ef 71       	andi	r30, 0x1F	; 31
 330:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <UART_RxTail>
 334:	e9 17       	cp	r30, r25
 336:	39 f0       	breq	.+14     	; 0x346 <__vector_18+0x3c>
 338:	e0 93 12 01 	sts	0x0112, r30	; 0x800112 <UART_RxHead>
 33c:	f0 e0       	ldi	r31, 0x00	; 0
 33e:	eb 5e       	subi	r30, 0xEB	; 235
 340:	fe 4f       	sbci	r31, 0xFE	; 254
 342:	20 83       	st	Z, r18
 344:	01 c0       	rjmp	.+2      	; 0x348 <__vector_18+0x3e>
 346:	82 e0       	ldi	r24, 0x02	; 2
 348:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <__data_end>
 34c:	89 2b       	or	r24, r25
 34e:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <__data_end>
 352:	ff 91       	pop	r31
 354:	ef 91       	pop	r30
 356:	9f 91       	pop	r25
 358:	8f 91       	pop	r24
 35a:	2f 91       	pop	r18
 35c:	0f 90       	pop	r0
 35e:	0f be       	out	0x3f, r0	; 63
 360:	0f 90       	pop	r0
 362:	1f 90       	pop	r1
 364:	18 95       	reti

00000366 <__vector_19>:
 366:	1f 92       	push	r1
 368:	0f 92       	push	r0
 36a:	0f b6       	in	r0, 0x3f	; 63
 36c:	0f 92       	push	r0
 36e:	11 24       	eor	r1, r1
 370:	8f 93       	push	r24
 372:	9f 93       	push	r25
 374:	ef 93       	push	r30
 376:	ff 93       	push	r31
 378:	90 91 14 01 	lds	r25, 0x0114	; 0x800114 <UART_TxHead>
 37c:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <UART_TxTail>
 380:	98 17       	cp	r25, r24
 382:	69 f0       	breq	.+26     	; 0x39e <__vector_19+0x38>
 384:	e0 91 13 01 	lds	r30, 0x0113	; 0x800113 <UART_TxTail>
 388:	ef 5f       	subi	r30, 0xFF	; 255
 38a:	ef 71       	andi	r30, 0x1F	; 31
 38c:	e0 93 13 01 	sts	0x0113, r30	; 0x800113 <UART_TxTail>
 390:	f0 e0       	ldi	r31, 0x00	; 0
 392:	eb 5c       	subi	r30, 0xCB	; 203
 394:	fe 4f       	sbci	r31, 0xFE	; 254
 396:	80 81       	ld	r24, Z
 398:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 39c:	05 c0       	rjmp	.+10     	; 0x3a8 <__vector_19+0x42>
 39e:	e1 ec       	ldi	r30, 0xC1	; 193
 3a0:	f0 e0       	ldi	r31, 0x00	; 0
 3a2:	80 81       	ld	r24, Z
 3a4:	8f 7d       	andi	r24, 0xDF	; 223
 3a6:	80 83       	st	Z, r24
 3a8:	ff 91       	pop	r31
 3aa:	ef 91       	pop	r30
 3ac:	9f 91       	pop	r25
 3ae:	8f 91       	pop	r24
 3b0:	0f 90       	pop	r0
 3b2:	0f be       	out	0x3f, r0	; 63
 3b4:	0f 90       	pop	r0
 3b6:	1f 90       	pop	r1
 3b8:	18 95       	reti

000003ba <uart_init>:
 3ba:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <UART_TxHead>
 3be:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <UART_TxTail>
 3c2:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <UART_RxHead>
 3c6:	10 92 11 01 	sts	0x0111, r1	; 0x800111 <UART_RxTail>
 3ca:	99 23       	and	r25, r25
 3cc:	1c f4       	brge	.+6      	; 0x3d4 <uart_init+0x1a>
 3ce:	22 e0       	ldi	r18, 0x02	; 2
 3d0:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 3d4:	90 78       	andi	r25, 0x80	; 128
 3d6:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 3da:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 3de:	88 e9       	ldi	r24, 0x98	; 152
 3e0:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 3e4:	86 e0       	ldi	r24, 0x06	; 6
 3e6:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 3ea:	08 95       	ret

000003ec <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 3ec:	20 91 14 01 	lds	r18, 0x0114	; 0x800114 <UART_TxHead>
 3f0:	2f 5f       	subi	r18, 0xFF	; 255
 3f2:	2f 71       	andi	r18, 0x1F	; 31
    
    while ( tmphead == UART_TxTail ){
 3f4:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <UART_TxTail>
 3f8:	29 17       	cp	r18, r25
 3fa:	e1 f3       	breq	.-8      	; 0x3f4 <uart_putc+0x8>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
 3fc:	e2 2f       	mov	r30, r18
 3fe:	f0 e0       	ldi	r31, 0x00	; 0
 400:	eb 5c       	subi	r30, 0xCB	; 203
 402:	fe 4f       	sbci	r31, 0xFE	; 254
 404:	80 83       	st	Z, r24
    UART_TxHead = tmphead;
 406:	20 93 14 01 	sts	0x0114, r18	; 0x800114 <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
 40a:	e1 ec       	ldi	r30, 0xC1	; 193
 40c:	f0 e0       	ldi	r31, 0x00	; 0
 40e:	80 81       	ld	r24, Z
 410:	80 62       	ori	r24, 0x20	; 32
 412:	80 83       	st	Z, r24
 414:	08 95       	ret

00000416 <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
 416:	cf 93       	push	r28
 418:	df 93       	push	r29
 41a:	ec 01       	movw	r28, r24
    while (*s) 
 41c:	88 81       	ld	r24, Y
 41e:	88 23       	and	r24, r24
 420:	31 f0       	breq	.+12     	; 0x42e <uart_puts+0x18>
 422:	21 96       	adiw	r28, 0x01	; 1
      uart_putc(*s++);
 424:	0e 94 f6 01 	call	0x3ec	; 0x3ec <uart_putc>
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
 428:	89 91       	ld	r24, Y+
 42a:	81 11       	cpse	r24, r1
 42c:	fb cf       	rjmp	.-10     	; 0x424 <uart_puts+0xe>
      uart_putc(*s++);

}/* uart_puts */
 42e:	df 91       	pop	r29
 430:	cf 91       	pop	r28
 432:	08 95       	ret

00000434 <sprintf>:
 434:	ae e0       	ldi	r26, 0x0E	; 14
 436:	b0 e0       	ldi	r27, 0x00	; 0
 438:	e0 e2       	ldi	r30, 0x20	; 32
 43a:	f2 e0       	ldi	r31, 0x02	; 2
 43c:	0c 94 db 04 	jmp	0x9b6	; 0x9b6 <__prologue_saves__+0x1c>
 440:	0d 89       	ldd	r16, Y+21	; 0x15
 442:	1e 89       	ldd	r17, Y+22	; 0x16
 444:	86 e0       	ldi	r24, 0x06	; 6
 446:	8c 83       	std	Y+4, r24	; 0x04
 448:	1a 83       	std	Y+2, r17	; 0x02
 44a:	09 83       	std	Y+1, r16	; 0x01
 44c:	8f ef       	ldi	r24, 0xFF	; 255
 44e:	9f e7       	ldi	r25, 0x7F	; 127
 450:	9e 83       	std	Y+6, r25	; 0x06
 452:	8d 83       	std	Y+5, r24	; 0x05
 454:	ae 01       	movw	r20, r28
 456:	47 5e       	subi	r20, 0xE7	; 231
 458:	5f 4f       	sbci	r21, 0xFF	; 255
 45a:	6f 89       	ldd	r22, Y+23	; 0x17
 45c:	78 8d       	ldd	r23, Y+24	; 0x18
 45e:	ce 01       	movw	r24, r28
 460:	01 96       	adiw	r24, 0x01	; 1
 462:	0e 94 3c 02 	call	0x478	; 0x478 <vfprintf>
 466:	ef 81       	ldd	r30, Y+7	; 0x07
 468:	f8 85       	ldd	r31, Y+8	; 0x08
 46a:	e0 0f       	add	r30, r16
 46c:	f1 1f       	adc	r31, r17
 46e:	10 82       	st	Z, r1
 470:	2e 96       	adiw	r28, 0x0e	; 14
 472:	e4 e0       	ldi	r30, 0x04	; 4
 474:	0c 94 f7 04 	jmp	0x9ee	; 0x9ee <__epilogue_restores__+0x1c>

00000478 <vfprintf>:
 478:	ab e0       	ldi	r26, 0x0B	; 11
 47a:	b0 e0       	ldi	r27, 0x00	; 0
 47c:	e2 e4       	ldi	r30, 0x42	; 66
 47e:	f2 e0       	ldi	r31, 0x02	; 2
 480:	0c 94 cd 04 	jmp	0x99a	; 0x99a <__prologue_saves__>
 484:	6c 01       	movw	r12, r24
 486:	7b 01       	movw	r14, r22
 488:	8a 01       	movw	r16, r20
 48a:	fc 01       	movw	r30, r24
 48c:	17 82       	std	Z+7, r1	; 0x07
 48e:	16 82       	std	Z+6, r1	; 0x06
 490:	83 81       	ldd	r24, Z+3	; 0x03
 492:	81 ff       	sbrs	r24, 1
 494:	cc c1       	rjmp	.+920    	; 0x82e <__DATA_REGION_LENGTH__+0x2e>
 496:	ce 01       	movw	r24, r28
 498:	01 96       	adiw	r24, 0x01	; 1
 49a:	3c 01       	movw	r6, r24
 49c:	f6 01       	movw	r30, r12
 49e:	93 81       	ldd	r25, Z+3	; 0x03
 4a0:	f7 01       	movw	r30, r14
 4a2:	93 fd       	sbrc	r25, 3
 4a4:	85 91       	lpm	r24, Z+
 4a6:	93 ff       	sbrs	r25, 3
 4a8:	81 91       	ld	r24, Z+
 4aa:	7f 01       	movw	r14, r30
 4ac:	88 23       	and	r24, r24
 4ae:	09 f4       	brne	.+2      	; 0x4b2 <vfprintf+0x3a>
 4b0:	ba c1       	rjmp	.+884    	; 0x826 <__DATA_REGION_LENGTH__+0x26>
 4b2:	85 32       	cpi	r24, 0x25	; 37
 4b4:	39 f4       	brne	.+14     	; 0x4c4 <vfprintf+0x4c>
 4b6:	93 fd       	sbrc	r25, 3
 4b8:	85 91       	lpm	r24, Z+
 4ba:	93 ff       	sbrs	r25, 3
 4bc:	81 91       	ld	r24, Z+
 4be:	7f 01       	movw	r14, r30
 4c0:	85 32       	cpi	r24, 0x25	; 37
 4c2:	29 f4       	brne	.+10     	; 0x4ce <vfprintf+0x56>
 4c4:	b6 01       	movw	r22, r12
 4c6:	90 e0       	ldi	r25, 0x00	; 0
 4c8:	0e 94 33 04 	call	0x866	; 0x866 <fputc>
 4cc:	e7 cf       	rjmp	.-50     	; 0x49c <vfprintf+0x24>
 4ce:	91 2c       	mov	r9, r1
 4d0:	21 2c       	mov	r2, r1
 4d2:	31 2c       	mov	r3, r1
 4d4:	ff e1       	ldi	r31, 0x1F	; 31
 4d6:	f3 15       	cp	r31, r3
 4d8:	d8 f0       	brcs	.+54     	; 0x510 <vfprintf+0x98>
 4da:	8b 32       	cpi	r24, 0x2B	; 43
 4dc:	79 f0       	breq	.+30     	; 0x4fc <vfprintf+0x84>
 4de:	38 f4       	brcc	.+14     	; 0x4ee <vfprintf+0x76>
 4e0:	80 32       	cpi	r24, 0x20	; 32
 4e2:	79 f0       	breq	.+30     	; 0x502 <vfprintf+0x8a>
 4e4:	83 32       	cpi	r24, 0x23	; 35
 4e6:	a1 f4       	brne	.+40     	; 0x510 <vfprintf+0x98>
 4e8:	23 2d       	mov	r18, r3
 4ea:	20 61       	ori	r18, 0x10	; 16
 4ec:	1d c0       	rjmp	.+58     	; 0x528 <vfprintf+0xb0>
 4ee:	8d 32       	cpi	r24, 0x2D	; 45
 4f0:	61 f0       	breq	.+24     	; 0x50a <vfprintf+0x92>
 4f2:	80 33       	cpi	r24, 0x30	; 48
 4f4:	69 f4       	brne	.+26     	; 0x510 <vfprintf+0x98>
 4f6:	23 2d       	mov	r18, r3
 4f8:	21 60       	ori	r18, 0x01	; 1
 4fa:	16 c0       	rjmp	.+44     	; 0x528 <vfprintf+0xb0>
 4fc:	83 2d       	mov	r24, r3
 4fe:	82 60       	ori	r24, 0x02	; 2
 500:	38 2e       	mov	r3, r24
 502:	e3 2d       	mov	r30, r3
 504:	e4 60       	ori	r30, 0x04	; 4
 506:	3e 2e       	mov	r3, r30
 508:	2a c0       	rjmp	.+84     	; 0x55e <vfprintf+0xe6>
 50a:	f3 2d       	mov	r31, r3
 50c:	f8 60       	ori	r31, 0x08	; 8
 50e:	1d c0       	rjmp	.+58     	; 0x54a <vfprintf+0xd2>
 510:	37 fc       	sbrc	r3, 7
 512:	2d c0       	rjmp	.+90     	; 0x56e <vfprintf+0xf6>
 514:	20 ed       	ldi	r18, 0xD0	; 208
 516:	28 0f       	add	r18, r24
 518:	2a 30       	cpi	r18, 0x0A	; 10
 51a:	40 f0       	brcs	.+16     	; 0x52c <vfprintf+0xb4>
 51c:	8e 32       	cpi	r24, 0x2E	; 46
 51e:	b9 f4       	brne	.+46     	; 0x54e <vfprintf+0xd6>
 520:	36 fc       	sbrc	r3, 6
 522:	81 c1       	rjmp	.+770    	; 0x826 <__DATA_REGION_LENGTH__+0x26>
 524:	23 2d       	mov	r18, r3
 526:	20 64       	ori	r18, 0x40	; 64
 528:	32 2e       	mov	r3, r18
 52a:	19 c0       	rjmp	.+50     	; 0x55e <vfprintf+0xe6>
 52c:	36 fe       	sbrs	r3, 6
 52e:	06 c0       	rjmp	.+12     	; 0x53c <vfprintf+0xc4>
 530:	8a e0       	ldi	r24, 0x0A	; 10
 532:	98 9e       	mul	r9, r24
 534:	20 0d       	add	r18, r0
 536:	11 24       	eor	r1, r1
 538:	92 2e       	mov	r9, r18
 53a:	11 c0       	rjmp	.+34     	; 0x55e <vfprintf+0xe6>
 53c:	ea e0       	ldi	r30, 0x0A	; 10
 53e:	2e 9e       	mul	r2, r30
 540:	20 0d       	add	r18, r0
 542:	11 24       	eor	r1, r1
 544:	22 2e       	mov	r2, r18
 546:	f3 2d       	mov	r31, r3
 548:	f0 62       	ori	r31, 0x20	; 32
 54a:	3f 2e       	mov	r3, r31
 54c:	08 c0       	rjmp	.+16     	; 0x55e <vfprintf+0xe6>
 54e:	8c 36       	cpi	r24, 0x6C	; 108
 550:	21 f4       	brne	.+8      	; 0x55a <vfprintf+0xe2>
 552:	83 2d       	mov	r24, r3
 554:	80 68       	ori	r24, 0x80	; 128
 556:	38 2e       	mov	r3, r24
 558:	02 c0       	rjmp	.+4      	; 0x55e <vfprintf+0xe6>
 55a:	88 36       	cpi	r24, 0x68	; 104
 55c:	41 f4       	brne	.+16     	; 0x56e <vfprintf+0xf6>
 55e:	f7 01       	movw	r30, r14
 560:	93 fd       	sbrc	r25, 3
 562:	85 91       	lpm	r24, Z+
 564:	93 ff       	sbrs	r25, 3
 566:	81 91       	ld	r24, Z+
 568:	7f 01       	movw	r14, r30
 56a:	81 11       	cpse	r24, r1
 56c:	b3 cf       	rjmp	.-154    	; 0x4d4 <vfprintf+0x5c>
 56e:	98 2f       	mov	r25, r24
 570:	9f 7d       	andi	r25, 0xDF	; 223
 572:	95 54       	subi	r25, 0x45	; 69
 574:	93 30       	cpi	r25, 0x03	; 3
 576:	28 f4       	brcc	.+10     	; 0x582 <vfprintf+0x10a>
 578:	0c 5f       	subi	r16, 0xFC	; 252
 57a:	1f 4f       	sbci	r17, 0xFF	; 255
 57c:	9f e3       	ldi	r25, 0x3F	; 63
 57e:	99 83       	std	Y+1, r25	; 0x01
 580:	0d c0       	rjmp	.+26     	; 0x59c <vfprintf+0x124>
 582:	83 36       	cpi	r24, 0x63	; 99
 584:	31 f0       	breq	.+12     	; 0x592 <vfprintf+0x11a>
 586:	83 37       	cpi	r24, 0x73	; 115
 588:	71 f0       	breq	.+28     	; 0x5a6 <vfprintf+0x12e>
 58a:	83 35       	cpi	r24, 0x53	; 83
 58c:	09 f0       	breq	.+2      	; 0x590 <vfprintf+0x118>
 58e:	59 c0       	rjmp	.+178    	; 0x642 <vfprintf+0x1ca>
 590:	21 c0       	rjmp	.+66     	; 0x5d4 <vfprintf+0x15c>
 592:	f8 01       	movw	r30, r16
 594:	80 81       	ld	r24, Z
 596:	89 83       	std	Y+1, r24	; 0x01
 598:	0e 5f       	subi	r16, 0xFE	; 254
 59a:	1f 4f       	sbci	r17, 0xFF	; 255
 59c:	88 24       	eor	r8, r8
 59e:	83 94       	inc	r8
 5a0:	91 2c       	mov	r9, r1
 5a2:	53 01       	movw	r10, r6
 5a4:	13 c0       	rjmp	.+38     	; 0x5cc <vfprintf+0x154>
 5a6:	28 01       	movw	r4, r16
 5a8:	f2 e0       	ldi	r31, 0x02	; 2
 5aa:	4f 0e       	add	r4, r31
 5ac:	51 1c       	adc	r5, r1
 5ae:	f8 01       	movw	r30, r16
 5b0:	a0 80       	ld	r10, Z
 5b2:	b1 80       	ldd	r11, Z+1	; 0x01
 5b4:	36 fe       	sbrs	r3, 6
 5b6:	03 c0       	rjmp	.+6      	; 0x5be <vfprintf+0x146>
 5b8:	69 2d       	mov	r22, r9
 5ba:	70 e0       	ldi	r23, 0x00	; 0
 5bc:	02 c0       	rjmp	.+4      	; 0x5c2 <vfprintf+0x14a>
 5be:	6f ef       	ldi	r22, 0xFF	; 255
 5c0:	7f ef       	ldi	r23, 0xFF	; 255
 5c2:	c5 01       	movw	r24, r10
 5c4:	0e 94 28 04 	call	0x850	; 0x850 <strnlen>
 5c8:	4c 01       	movw	r8, r24
 5ca:	82 01       	movw	r16, r4
 5cc:	f3 2d       	mov	r31, r3
 5ce:	ff 77       	andi	r31, 0x7F	; 127
 5d0:	3f 2e       	mov	r3, r31
 5d2:	16 c0       	rjmp	.+44     	; 0x600 <vfprintf+0x188>
 5d4:	28 01       	movw	r4, r16
 5d6:	22 e0       	ldi	r18, 0x02	; 2
 5d8:	42 0e       	add	r4, r18
 5da:	51 1c       	adc	r5, r1
 5dc:	f8 01       	movw	r30, r16
 5de:	a0 80       	ld	r10, Z
 5e0:	b1 80       	ldd	r11, Z+1	; 0x01
 5e2:	36 fe       	sbrs	r3, 6
 5e4:	03 c0       	rjmp	.+6      	; 0x5ec <vfprintf+0x174>
 5e6:	69 2d       	mov	r22, r9
 5e8:	70 e0       	ldi	r23, 0x00	; 0
 5ea:	02 c0       	rjmp	.+4      	; 0x5f0 <vfprintf+0x178>
 5ec:	6f ef       	ldi	r22, 0xFF	; 255
 5ee:	7f ef       	ldi	r23, 0xFF	; 255
 5f0:	c5 01       	movw	r24, r10
 5f2:	0e 94 1d 04 	call	0x83a	; 0x83a <strnlen_P>
 5f6:	4c 01       	movw	r8, r24
 5f8:	f3 2d       	mov	r31, r3
 5fa:	f0 68       	ori	r31, 0x80	; 128
 5fc:	3f 2e       	mov	r3, r31
 5fe:	82 01       	movw	r16, r4
 600:	33 fc       	sbrc	r3, 3
 602:	1b c0       	rjmp	.+54     	; 0x63a <vfprintf+0x1c2>
 604:	82 2d       	mov	r24, r2
 606:	90 e0       	ldi	r25, 0x00	; 0
 608:	88 16       	cp	r8, r24
 60a:	99 06       	cpc	r9, r25
 60c:	b0 f4       	brcc	.+44     	; 0x63a <vfprintf+0x1c2>
 60e:	b6 01       	movw	r22, r12
 610:	80 e2       	ldi	r24, 0x20	; 32
 612:	90 e0       	ldi	r25, 0x00	; 0
 614:	0e 94 33 04 	call	0x866	; 0x866 <fputc>
 618:	2a 94       	dec	r2
 61a:	f4 cf       	rjmp	.-24     	; 0x604 <vfprintf+0x18c>
 61c:	f5 01       	movw	r30, r10
 61e:	37 fc       	sbrc	r3, 7
 620:	85 91       	lpm	r24, Z+
 622:	37 fe       	sbrs	r3, 7
 624:	81 91       	ld	r24, Z+
 626:	5f 01       	movw	r10, r30
 628:	b6 01       	movw	r22, r12
 62a:	90 e0       	ldi	r25, 0x00	; 0
 62c:	0e 94 33 04 	call	0x866	; 0x866 <fputc>
 630:	21 10       	cpse	r2, r1
 632:	2a 94       	dec	r2
 634:	21 e0       	ldi	r18, 0x01	; 1
 636:	82 1a       	sub	r8, r18
 638:	91 08       	sbc	r9, r1
 63a:	81 14       	cp	r8, r1
 63c:	91 04       	cpc	r9, r1
 63e:	71 f7       	brne	.-36     	; 0x61c <vfprintf+0x1a4>
 640:	e8 c0       	rjmp	.+464    	; 0x812 <__DATA_REGION_LENGTH__+0x12>
 642:	84 36       	cpi	r24, 0x64	; 100
 644:	11 f0       	breq	.+4      	; 0x64a <vfprintf+0x1d2>
 646:	89 36       	cpi	r24, 0x69	; 105
 648:	41 f5       	brne	.+80     	; 0x69a <vfprintf+0x222>
 64a:	f8 01       	movw	r30, r16
 64c:	37 fe       	sbrs	r3, 7
 64e:	07 c0       	rjmp	.+14     	; 0x65e <vfprintf+0x1e6>
 650:	60 81       	ld	r22, Z
 652:	71 81       	ldd	r23, Z+1	; 0x01
 654:	82 81       	ldd	r24, Z+2	; 0x02
 656:	93 81       	ldd	r25, Z+3	; 0x03
 658:	0c 5f       	subi	r16, 0xFC	; 252
 65a:	1f 4f       	sbci	r17, 0xFF	; 255
 65c:	08 c0       	rjmp	.+16     	; 0x66e <vfprintf+0x1f6>
 65e:	60 81       	ld	r22, Z
 660:	71 81       	ldd	r23, Z+1	; 0x01
 662:	07 2e       	mov	r0, r23
 664:	00 0c       	add	r0, r0
 666:	88 0b       	sbc	r24, r24
 668:	99 0b       	sbc	r25, r25
 66a:	0e 5f       	subi	r16, 0xFE	; 254
 66c:	1f 4f       	sbci	r17, 0xFF	; 255
 66e:	f3 2d       	mov	r31, r3
 670:	ff 76       	andi	r31, 0x6F	; 111
 672:	3f 2e       	mov	r3, r31
 674:	97 ff       	sbrs	r25, 7
 676:	09 c0       	rjmp	.+18     	; 0x68a <vfprintf+0x212>
 678:	90 95       	com	r25
 67a:	80 95       	com	r24
 67c:	70 95       	com	r23
 67e:	61 95       	neg	r22
 680:	7f 4f       	sbci	r23, 0xFF	; 255
 682:	8f 4f       	sbci	r24, 0xFF	; 255
 684:	9f 4f       	sbci	r25, 0xFF	; 255
 686:	f0 68       	ori	r31, 0x80	; 128
 688:	3f 2e       	mov	r3, r31
 68a:	2a e0       	ldi	r18, 0x0A	; 10
 68c:	30 e0       	ldi	r19, 0x00	; 0
 68e:	a3 01       	movw	r20, r6
 690:	0e 94 6f 04 	call	0x8de	; 0x8de <__ultoa_invert>
 694:	88 2e       	mov	r8, r24
 696:	86 18       	sub	r8, r6
 698:	45 c0       	rjmp	.+138    	; 0x724 <vfprintf+0x2ac>
 69a:	85 37       	cpi	r24, 0x75	; 117
 69c:	31 f4       	brne	.+12     	; 0x6aa <vfprintf+0x232>
 69e:	23 2d       	mov	r18, r3
 6a0:	2f 7e       	andi	r18, 0xEF	; 239
 6a2:	b2 2e       	mov	r11, r18
 6a4:	2a e0       	ldi	r18, 0x0A	; 10
 6a6:	30 e0       	ldi	r19, 0x00	; 0
 6a8:	25 c0       	rjmp	.+74     	; 0x6f4 <vfprintf+0x27c>
 6aa:	93 2d       	mov	r25, r3
 6ac:	99 7f       	andi	r25, 0xF9	; 249
 6ae:	b9 2e       	mov	r11, r25
 6b0:	8f 36       	cpi	r24, 0x6F	; 111
 6b2:	c1 f0       	breq	.+48     	; 0x6e4 <vfprintf+0x26c>
 6b4:	18 f4       	brcc	.+6      	; 0x6bc <vfprintf+0x244>
 6b6:	88 35       	cpi	r24, 0x58	; 88
 6b8:	79 f0       	breq	.+30     	; 0x6d8 <vfprintf+0x260>
 6ba:	b5 c0       	rjmp	.+362    	; 0x826 <__DATA_REGION_LENGTH__+0x26>
 6bc:	80 37       	cpi	r24, 0x70	; 112
 6be:	19 f0       	breq	.+6      	; 0x6c6 <vfprintf+0x24e>
 6c0:	88 37       	cpi	r24, 0x78	; 120
 6c2:	21 f0       	breq	.+8      	; 0x6cc <vfprintf+0x254>
 6c4:	b0 c0       	rjmp	.+352    	; 0x826 <__DATA_REGION_LENGTH__+0x26>
 6c6:	e9 2f       	mov	r30, r25
 6c8:	e0 61       	ori	r30, 0x10	; 16
 6ca:	be 2e       	mov	r11, r30
 6cc:	b4 fe       	sbrs	r11, 4
 6ce:	0d c0       	rjmp	.+26     	; 0x6ea <vfprintf+0x272>
 6d0:	fb 2d       	mov	r31, r11
 6d2:	f4 60       	ori	r31, 0x04	; 4
 6d4:	bf 2e       	mov	r11, r31
 6d6:	09 c0       	rjmp	.+18     	; 0x6ea <vfprintf+0x272>
 6d8:	34 fe       	sbrs	r3, 4
 6da:	0a c0       	rjmp	.+20     	; 0x6f0 <vfprintf+0x278>
 6dc:	29 2f       	mov	r18, r25
 6de:	26 60       	ori	r18, 0x06	; 6
 6e0:	b2 2e       	mov	r11, r18
 6e2:	06 c0       	rjmp	.+12     	; 0x6f0 <vfprintf+0x278>
 6e4:	28 e0       	ldi	r18, 0x08	; 8
 6e6:	30 e0       	ldi	r19, 0x00	; 0
 6e8:	05 c0       	rjmp	.+10     	; 0x6f4 <vfprintf+0x27c>
 6ea:	20 e1       	ldi	r18, 0x10	; 16
 6ec:	30 e0       	ldi	r19, 0x00	; 0
 6ee:	02 c0       	rjmp	.+4      	; 0x6f4 <vfprintf+0x27c>
 6f0:	20 e1       	ldi	r18, 0x10	; 16
 6f2:	32 e0       	ldi	r19, 0x02	; 2
 6f4:	f8 01       	movw	r30, r16
 6f6:	b7 fe       	sbrs	r11, 7
 6f8:	07 c0       	rjmp	.+14     	; 0x708 <vfprintf+0x290>
 6fa:	60 81       	ld	r22, Z
 6fc:	71 81       	ldd	r23, Z+1	; 0x01
 6fe:	82 81       	ldd	r24, Z+2	; 0x02
 700:	93 81       	ldd	r25, Z+3	; 0x03
 702:	0c 5f       	subi	r16, 0xFC	; 252
 704:	1f 4f       	sbci	r17, 0xFF	; 255
 706:	06 c0       	rjmp	.+12     	; 0x714 <vfprintf+0x29c>
 708:	60 81       	ld	r22, Z
 70a:	71 81       	ldd	r23, Z+1	; 0x01
 70c:	80 e0       	ldi	r24, 0x00	; 0
 70e:	90 e0       	ldi	r25, 0x00	; 0
 710:	0e 5f       	subi	r16, 0xFE	; 254
 712:	1f 4f       	sbci	r17, 0xFF	; 255
 714:	a3 01       	movw	r20, r6
 716:	0e 94 6f 04 	call	0x8de	; 0x8de <__ultoa_invert>
 71a:	88 2e       	mov	r8, r24
 71c:	86 18       	sub	r8, r6
 71e:	fb 2d       	mov	r31, r11
 720:	ff 77       	andi	r31, 0x7F	; 127
 722:	3f 2e       	mov	r3, r31
 724:	36 fe       	sbrs	r3, 6
 726:	0d c0       	rjmp	.+26     	; 0x742 <vfprintf+0x2ca>
 728:	23 2d       	mov	r18, r3
 72a:	2e 7f       	andi	r18, 0xFE	; 254
 72c:	a2 2e       	mov	r10, r18
 72e:	89 14       	cp	r8, r9
 730:	58 f4       	brcc	.+22     	; 0x748 <vfprintf+0x2d0>
 732:	34 fe       	sbrs	r3, 4
 734:	0b c0       	rjmp	.+22     	; 0x74c <vfprintf+0x2d4>
 736:	32 fc       	sbrc	r3, 2
 738:	09 c0       	rjmp	.+18     	; 0x74c <vfprintf+0x2d4>
 73a:	83 2d       	mov	r24, r3
 73c:	8e 7e       	andi	r24, 0xEE	; 238
 73e:	a8 2e       	mov	r10, r24
 740:	05 c0       	rjmp	.+10     	; 0x74c <vfprintf+0x2d4>
 742:	b8 2c       	mov	r11, r8
 744:	a3 2c       	mov	r10, r3
 746:	03 c0       	rjmp	.+6      	; 0x74e <vfprintf+0x2d6>
 748:	b8 2c       	mov	r11, r8
 74a:	01 c0       	rjmp	.+2      	; 0x74e <vfprintf+0x2d6>
 74c:	b9 2c       	mov	r11, r9
 74e:	a4 fe       	sbrs	r10, 4
 750:	0f c0       	rjmp	.+30     	; 0x770 <vfprintf+0x2f8>
 752:	fe 01       	movw	r30, r28
 754:	e8 0d       	add	r30, r8
 756:	f1 1d       	adc	r31, r1
 758:	80 81       	ld	r24, Z
 75a:	80 33       	cpi	r24, 0x30	; 48
 75c:	21 f4       	brne	.+8      	; 0x766 <vfprintf+0x2ee>
 75e:	9a 2d       	mov	r25, r10
 760:	99 7e       	andi	r25, 0xE9	; 233
 762:	a9 2e       	mov	r10, r25
 764:	09 c0       	rjmp	.+18     	; 0x778 <vfprintf+0x300>
 766:	a2 fe       	sbrs	r10, 2
 768:	06 c0       	rjmp	.+12     	; 0x776 <vfprintf+0x2fe>
 76a:	b3 94       	inc	r11
 76c:	b3 94       	inc	r11
 76e:	04 c0       	rjmp	.+8      	; 0x778 <vfprintf+0x300>
 770:	8a 2d       	mov	r24, r10
 772:	86 78       	andi	r24, 0x86	; 134
 774:	09 f0       	breq	.+2      	; 0x778 <vfprintf+0x300>
 776:	b3 94       	inc	r11
 778:	a3 fc       	sbrc	r10, 3
 77a:	11 c0       	rjmp	.+34     	; 0x79e <vfprintf+0x326>
 77c:	a0 fe       	sbrs	r10, 0
 77e:	06 c0       	rjmp	.+12     	; 0x78c <vfprintf+0x314>
 780:	b2 14       	cp	r11, r2
 782:	88 f4       	brcc	.+34     	; 0x7a6 <vfprintf+0x32e>
 784:	28 0c       	add	r2, r8
 786:	92 2c       	mov	r9, r2
 788:	9b 18       	sub	r9, r11
 78a:	0e c0       	rjmp	.+28     	; 0x7a8 <vfprintf+0x330>
 78c:	b2 14       	cp	r11, r2
 78e:	60 f4       	brcc	.+24     	; 0x7a8 <vfprintf+0x330>
 790:	b6 01       	movw	r22, r12
 792:	80 e2       	ldi	r24, 0x20	; 32
 794:	90 e0       	ldi	r25, 0x00	; 0
 796:	0e 94 33 04 	call	0x866	; 0x866 <fputc>
 79a:	b3 94       	inc	r11
 79c:	f7 cf       	rjmp	.-18     	; 0x78c <vfprintf+0x314>
 79e:	b2 14       	cp	r11, r2
 7a0:	18 f4       	brcc	.+6      	; 0x7a8 <vfprintf+0x330>
 7a2:	2b 18       	sub	r2, r11
 7a4:	02 c0       	rjmp	.+4      	; 0x7aa <vfprintf+0x332>
 7a6:	98 2c       	mov	r9, r8
 7a8:	21 2c       	mov	r2, r1
 7aa:	a4 fe       	sbrs	r10, 4
 7ac:	10 c0       	rjmp	.+32     	; 0x7ce <vfprintf+0x356>
 7ae:	b6 01       	movw	r22, r12
 7b0:	80 e3       	ldi	r24, 0x30	; 48
 7b2:	90 e0       	ldi	r25, 0x00	; 0
 7b4:	0e 94 33 04 	call	0x866	; 0x866 <fputc>
 7b8:	a2 fe       	sbrs	r10, 2
 7ba:	17 c0       	rjmp	.+46     	; 0x7ea <vfprintf+0x372>
 7bc:	a1 fc       	sbrc	r10, 1
 7be:	03 c0       	rjmp	.+6      	; 0x7c6 <vfprintf+0x34e>
 7c0:	88 e7       	ldi	r24, 0x78	; 120
 7c2:	90 e0       	ldi	r25, 0x00	; 0
 7c4:	02 c0       	rjmp	.+4      	; 0x7ca <vfprintf+0x352>
 7c6:	88 e5       	ldi	r24, 0x58	; 88
 7c8:	90 e0       	ldi	r25, 0x00	; 0
 7ca:	b6 01       	movw	r22, r12
 7cc:	0c c0       	rjmp	.+24     	; 0x7e6 <vfprintf+0x36e>
 7ce:	8a 2d       	mov	r24, r10
 7d0:	86 78       	andi	r24, 0x86	; 134
 7d2:	59 f0       	breq	.+22     	; 0x7ea <vfprintf+0x372>
 7d4:	a1 fe       	sbrs	r10, 1
 7d6:	02 c0       	rjmp	.+4      	; 0x7dc <vfprintf+0x364>
 7d8:	8b e2       	ldi	r24, 0x2B	; 43
 7da:	01 c0       	rjmp	.+2      	; 0x7de <vfprintf+0x366>
 7dc:	80 e2       	ldi	r24, 0x20	; 32
 7de:	a7 fc       	sbrc	r10, 7
 7e0:	8d e2       	ldi	r24, 0x2D	; 45
 7e2:	b6 01       	movw	r22, r12
 7e4:	90 e0       	ldi	r25, 0x00	; 0
 7e6:	0e 94 33 04 	call	0x866	; 0x866 <fputc>
 7ea:	89 14       	cp	r8, r9
 7ec:	38 f4       	brcc	.+14     	; 0x7fc <vfprintf+0x384>
 7ee:	b6 01       	movw	r22, r12
 7f0:	80 e3       	ldi	r24, 0x30	; 48
 7f2:	90 e0       	ldi	r25, 0x00	; 0
 7f4:	0e 94 33 04 	call	0x866	; 0x866 <fputc>
 7f8:	9a 94       	dec	r9
 7fa:	f7 cf       	rjmp	.-18     	; 0x7ea <vfprintf+0x372>
 7fc:	8a 94       	dec	r8
 7fe:	f3 01       	movw	r30, r6
 800:	e8 0d       	add	r30, r8
 802:	f1 1d       	adc	r31, r1
 804:	80 81       	ld	r24, Z
 806:	b6 01       	movw	r22, r12
 808:	90 e0       	ldi	r25, 0x00	; 0
 80a:	0e 94 33 04 	call	0x866	; 0x866 <fputc>
 80e:	81 10       	cpse	r8, r1
 810:	f5 cf       	rjmp	.-22     	; 0x7fc <vfprintf+0x384>
 812:	22 20       	and	r2, r2
 814:	09 f4       	brne	.+2      	; 0x818 <__DATA_REGION_LENGTH__+0x18>
 816:	42 ce       	rjmp	.-892    	; 0x49c <vfprintf+0x24>
 818:	b6 01       	movw	r22, r12
 81a:	80 e2       	ldi	r24, 0x20	; 32
 81c:	90 e0       	ldi	r25, 0x00	; 0
 81e:	0e 94 33 04 	call	0x866	; 0x866 <fputc>
 822:	2a 94       	dec	r2
 824:	f6 cf       	rjmp	.-20     	; 0x812 <__DATA_REGION_LENGTH__+0x12>
 826:	f6 01       	movw	r30, r12
 828:	86 81       	ldd	r24, Z+6	; 0x06
 82a:	97 81       	ldd	r25, Z+7	; 0x07
 82c:	02 c0       	rjmp	.+4      	; 0x832 <__DATA_REGION_LENGTH__+0x32>
 82e:	8f ef       	ldi	r24, 0xFF	; 255
 830:	9f ef       	ldi	r25, 0xFF	; 255
 832:	2b 96       	adiw	r28, 0x0b	; 11
 834:	e2 e1       	ldi	r30, 0x12	; 18
 836:	0c 94 e9 04 	jmp	0x9d2	; 0x9d2 <__epilogue_restores__>

0000083a <strnlen_P>:
 83a:	fc 01       	movw	r30, r24
 83c:	05 90       	lpm	r0, Z+
 83e:	61 50       	subi	r22, 0x01	; 1
 840:	70 40       	sbci	r23, 0x00	; 0
 842:	01 10       	cpse	r0, r1
 844:	d8 f7       	brcc	.-10     	; 0x83c <strnlen_P+0x2>
 846:	80 95       	com	r24
 848:	90 95       	com	r25
 84a:	8e 0f       	add	r24, r30
 84c:	9f 1f       	adc	r25, r31
 84e:	08 95       	ret

00000850 <strnlen>:
 850:	fc 01       	movw	r30, r24
 852:	61 50       	subi	r22, 0x01	; 1
 854:	70 40       	sbci	r23, 0x00	; 0
 856:	01 90       	ld	r0, Z+
 858:	01 10       	cpse	r0, r1
 85a:	d8 f7       	brcc	.-10     	; 0x852 <strnlen+0x2>
 85c:	80 95       	com	r24
 85e:	90 95       	com	r25
 860:	8e 0f       	add	r24, r30
 862:	9f 1f       	adc	r25, r31
 864:	08 95       	ret

00000866 <fputc>:
 866:	0f 93       	push	r16
 868:	1f 93       	push	r17
 86a:	cf 93       	push	r28
 86c:	df 93       	push	r29
 86e:	fb 01       	movw	r30, r22
 870:	23 81       	ldd	r18, Z+3	; 0x03
 872:	21 fd       	sbrc	r18, 1
 874:	03 c0       	rjmp	.+6      	; 0x87c <fputc+0x16>
 876:	8f ef       	ldi	r24, 0xFF	; 255
 878:	9f ef       	ldi	r25, 0xFF	; 255
 87a:	2c c0       	rjmp	.+88     	; 0x8d4 <fputc+0x6e>
 87c:	22 ff       	sbrs	r18, 2
 87e:	16 c0       	rjmp	.+44     	; 0x8ac <fputc+0x46>
 880:	46 81       	ldd	r20, Z+6	; 0x06
 882:	57 81       	ldd	r21, Z+7	; 0x07
 884:	24 81       	ldd	r18, Z+4	; 0x04
 886:	35 81       	ldd	r19, Z+5	; 0x05
 888:	42 17       	cp	r20, r18
 88a:	53 07       	cpc	r21, r19
 88c:	44 f4       	brge	.+16     	; 0x89e <fputc+0x38>
 88e:	a0 81       	ld	r26, Z
 890:	b1 81       	ldd	r27, Z+1	; 0x01
 892:	9d 01       	movw	r18, r26
 894:	2f 5f       	subi	r18, 0xFF	; 255
 896:	3f 4f       	sbci	r19, 0xFF	; 255
 898:	31 83       	std	Z+1, r19	; 0x01
 89a:	20 83       	st	Z, r18
 89c:	8c 93       	st	X, r24
 89e:	26 81       	ldd	r18, Z+6	; 0x06
 8a0:	37 81       	ldd	r19, Z+7	; 0x07
 8a2:	2f 5f       	subi	r18, 0xFF	; 255
 8a4:	3f 4f       	sbci	r19, 0xFF	; 255
 8a6:	37 83       	std	Z+7, r19	; 0x07
 8a8:	26 83       	std	Z+6, r18	; 0x06
 8aa:	14 c0       	rjmp	.+40     	; 0x8d4 <fputc+0x6e>
 8ac:	8b 01       	movw	r16, r22
 8ae:	ec 01       	movw	r28, r24
 8b0:	fb 01       	movw	r30, r22
 8b2:	00 84       	ldd	r0, Z+8	; 0x08
 8b4:	f1 85       	ldd	r31, Z+9	; 0x09
 8b6:	e0 2d       	mov	r30, r0
 8b8:	09 95       	icall
 8ba:	89 2b       	or	r24, r25
 8bc:	e1 f6       	brne	.-72     	; 0x876 <fputc+0x10>
 8be:	d8 01       	movw	r26, r16
 8c0:	16 96       	adiw	r26, 0x06	; 6
 8c2:	8d 91       	ld	r24, X+
 8c4:	9c 91       	ld	r25, X
 8c6:	17 97       	sbiw	r26, 0x07	; 7
 8c8:	01 96       	adiw	r24, 0x01	; 1
 8ca:	17 96       	adiw	r26, 0x07	; 7
 8cc:	9c 93       	st	X, r25
 8ce:	8e 93       	st	-X, r24
 8d0:	16 97       	sbiw	r26, 0x06	; 6
 8d2:	ce 01       	movw	r24, r28
 8d4:	df 91       	pop	r29
 8d6:	cf 91       	pop	r28
 8d8:	1f 91       	pop	r17
 8da:	0f 91       	pop	r16
 8dc:	08 95       	ret

000008de <__ultoa_invert>:
 8de:	fa 01       	movw	r30, r20
 8e0:	aa 27       	eor	r26, r26
 8e2:	28 30       	cpi	r18, 0x08	; 8
 8e4:	51 f1       	breq	.+84     	; 0x93a <__stack+0x3b>
 8e6:	20 31       	cpi	r18, 0x10	; 16
 8e8:	81 f1       	breq	.+96     	; 0x94a <__stack+0x4b>
 8ea:	e8 94       	clt
 8ec:	6f 93       	push	r22
 8ee:	6e 7f       	andi	r22, 0xFE	; 254
 8f0:	6e 5f       	subi	r22, 0xFE	; 254
 8f2:	7f 4f       	sbci	r23, 0xFF	; 255
 8f4:	8f 4f       	sbci	r24, 0xFF	; 255
 8f6:	9f 4f       	sbci	r25, 0xFF	; 255
 8f8:	af 4f       	sbci	r26, 0xFF	; 255
 8fa:	b1 e0       	ldi	r27, 0x01	; 1
 8fc:	3e d0       	rcall	.+124    	; 0x97a <__stack+0x7b>
 8fe:	b4 e0       	ldi	r27, 0x04	; 4
 900:	3c d0       	rcall	.+120    	; 0x97a <__stack+0x7b>
 902:	67 0f       	add	r22, r23
 904:	78 1f       	adc	r23, r24
 906:	89 1f       	adc	r24, r25
 908:	9a 1f       	adc	r25, r26
 90a:	a1 1d       	adc	r26, r1
 90c:	68 0f       	add	r22, r24
 90e:	79 1f       	adc	r23, r25
 910:	8a 1f       	adc	r24, r26
 912:	91 1d       	adc	r25, r1
 914:	a1 1d       	adc	r26, r1
 916:	6a 0f       	add	r22, r26
 918:	71 1d       	adc	r23, r1
 91a:	81 1d       	adc	r24, r1
 91c:	91 1d       	adc	r25, r1
 91e:	a1 1d       	adc	r26, r1
 920:	20 d0       	rcall	.+64     	; 0x962 <__stack+0x63>
 922:	09 f4       	brne	.+2      	; 0x926 <__stack+0x27>
 924:	68 94       	set
 926:	3f 91       	pop	r19
 928:	2a e0       	ldi	r18, 0x0A	; 10
 92a:	26 9f       	mul	r18, r22
 92c:	11 24       	eor	r1, r1
 92e:	30 19       	sub	r19, r0
 930:	30 5d       	subi	r19, 0xD0	; 208
 932:	31 93       	st	Z+, r19
 934:	de f6       	brtc	.-74     	; 0x8ec <__ultoa_invert+0xe>
 936:	cf 01       	movw	r24, r30
 938:	08 95       	ret
 93a:	46 2f       	mov	r20, r22
 93c:	47 70       	andi	r20, 0x07	; 7
 93e:	40 5d       	subi	r20, 0xD0	; 208
 940:	41 93       	st	Z+, r20
 942:	b3 e0       	ldi	r27, 0x03	; 3
 944:	0f d0       	rcall	.+30     	; 0x964 <__stack+0x65>
 946:	c9 f7       	brne	.-14     	; 0x93a <__stack+0x3b>
 948:	f6 cf       	rjmp	.-20     	; 0x936 <__stack+0x37>
 94a:	46 2f       	mov	r20, r22
 94c:	4f 70       	andi	r20, 0x0F	; 15
 94e:	40 5d       	subi	r20, 0xD0	; 208
 950:	4a 33       	cpi	r20, 0x3A	; 58
 952:	18 f0       	brcs	.+6      	; 0x95a <__stack+0x5b>
 954:	49 5d       	subi	r20, 0xD9	; 217
 956:	31 fd       	sbrc	r19, 1
 958:	40 52       	subi	r20, 0x20	; 32
 95a:	41 93       	st	Z+, r20
 95c:	02 d0       	rcall	.+4      	; 0x962 <__stack+0x63>
 95e:	a9 f7       	brne	.-22     	; 0x94a <__stack+0x4b>
 960:	ea cf       	rjmp	.-44     	; 0x936 <__stack+0x37>
 962:	b4 e0       	ldi	r27, 0x04	; 4
 964:	a6 95       	lsr	r26
 966:	97 95       	ror	r25
 968:	87 95       	ror	r24
 96a:	77 95       	ror	r23
 96c:	67 95       	ror	r22
 96e:	ba 95       	dec	r27
 970:	c9 f7       	brne	.-14     	; 0x964 <__stack+0x65>
 972:	00 97       	sbiw	r24, 0x00	; 0
 974:	61 05       	cpc	r22, r1
 976:	71 05       	cpc	r23, r1
 978:	08 95       	ret
 97a:	9b 01       	movw	r18, r22
 97c:	ac 01       	movw	r20, r24
 97e:	0a 2e       	mov	r0, r26
 980:	06 94       	lsr	r0
 982:	57 95       	ror	r21
 984:	47 95       	ror	r20
 986:	37 95       	ror	r19
 988:	27 95       	ror	r18
 98a:	ba 95       	dec	r27
 98c:	c9 f7       	brne	.-14     	; 0x980 <__stack+0x81>
 98e:	62 0f       	add	r22, r18
 990:	73 1f       	adc	r23, r19
 992:	84 1f       	adc	r24, r20
 994:	95 1f       	adc	r25, r21
 996:	a0 1d       	adc	r26, r0
 998:	08 95       	ret

0000099a <__prologue_saves__>:
 99a:	2f 92       	push	r2
 99c:	3f 92       	push	r3
 99e:	4f 92       	push	r4
 9a0:	5f 92       	push	r5
 9a2:	6f 92       	push	r6
 9a4:	7f 92       	push	r7
 9a6:	8f 92       	push	r8
 9a8:	9f 92       	push	r9
 9aa:	af 92       	push	r10
 9ac:	bf 92       	push	r11
 9ae:	cf 92       	push	r12
 9b0:	df 92       	push	r13
 9b2:	ef 92       	push	r14
 9b4:	ff 92       	push	r15
 9b6:	0f 93       	push	r16
 9b8:	1f 93       	push	r17
 9ba:	cf 93       	push	r28
 9bc:	df 93       	push	r29
 9be:	cd b7       	in	r28, 0x3d	; 61
 9c0:	de b7       	in	r29, 0x3e	; 62
 9c2:	ca 1b       	sub	r28, r26
 9c4:	db 0b       	sbc	r29, r27
 9c6:	0f b6       	in	r0, 0x3f	; 63
 9c8:	f8 94       	cli
 9ca:	de bf       	out	0x3e, r29	; 62
 9cc:	0f be       	out	0x3f, r0	; 63
 9ce:	cd bf       	out	0x3d, r28	; 61
 9d0:	09 94       	ijmp

000009d2 <__epilogue_restores__>:
 9d2:	2a 88       	ldd	r2, Y+18	; 0x12
 9d4:	39 88       	ldd	r3, Y+17	; 0x11
 9d6:	48 88       	ldd	r4, Y+16	; 0x10
 9d8:	5f 84       	ldd	r5, Y+15	; 0x0f
 9da:	6e 84       	ldd	r6, Y+14	; 0x0e
 9dc:	7d 84       	ldd	r7, Y+13	; 0x0d
 9de:	8c 84       	ldd	r8, Y+12	; 0x0c
 9e0:	9b 84       	ldd	r9, Y+11	; 0x0b
 9e2:	aa 84       	ldd	r10, Y+10	; 0x0a
 9e4:	b9 84       	ldd	r11, Y+9	; 0x09
 9e6:	c8 84       	ldd	r12, Y+8	; 0x08
 9e8:	df 80       	ldd	r13, Y+7	; 0x07
 9ea:	ee 80       	ldd	r14, Y+6	; 0x06
 9ec:	fd 80       	ldd	r15, Y+5	; 0x05
 9ee:	0c 81       	ldd	r16, Y+4	; 0x04
 9f0:	1b 81       	ldd	r17, Y+3	; 0x03
 9f2:	aa 81       	ldd	r26, Y+2	; 0x02
 9f4:	b9 81       	ldd	r27, Y+1	; 0x01
 9f6:	ce 0f       	add	r28, r30
 9f8:	d1 1d       	adc	r29, r1
 9fa:	0f b6       	in	r0, 0x3f	; 63
 9fc:	f8 94       	cli
 9fe:	de bf       	out	0x3e, r29	; 62
 a00:	0f be       	out	0x3f, r0	; 63
 a02:	cd bf       	out	0x3d, r28	; 61
 a04:	ed 01       	movw	r28, r26
 a06:	08 95       	ret

00000a08 <_exit>:
 a08:	f8 94       	cli

00000a0a <__stop_program>:
 a0a:	ff cf       	rjmp	.-2      	; 0xa0a <__stop_program>
