+++
title = "FPGA Timing"
weight = 8
+++

TODO: [Visit the old page until this is ported](https://old.alchitry.com/fpga-timing-verilog)