
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.49
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vhdl b17.vhd

yosys> verific -vhdl b17.vhd

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-INFO [VHDL-1504] default VHDL library search path is now "/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008"
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'b17.vhd'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.standard' from file '/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/standard.vdb'
VERIFIC-INFO [VHDL-1012] b17.vhd:1: analyzing entity 'b15'
VERIFIC-INFO [VHDL-1010] b17.vhd:17: analyzing architecture 'behav'
VERIFIC-INFO [VHDL-1012] b17.vhd:673: analyzing entity 'b17'
VERIFIC-INFO [VHDL-1010] b17.vhd:685: analyzing architecture 'behav'

yosys> synth_rs -top b17 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.58

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top b17

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VHDL-1067] b17.vhd:673: processing 'b17(BEHAV)'
VERIFIC-INFO [VHDL-1067] b17.vhd:1: processing 'b15(BEHAV)'
Importing module b17.
Importing module b15(BEHAV).

3.3.1. Analyzing design hierarchy..
Top module:  \b17
Used module:     \b15(BEHAV)

3.3.2. Analyzing design hierarchy..
Top module:  \b17
Used module:     \b15(BEHAV)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module b15(BEHAV).
<suppressed ~17 debug messages>
Optimizing module b17.
<suppressed ~4 debug messages>

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module b15(BEHAV).
<suppressed ~3 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~690 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 42 unused cells and 652 unused wires.
<suppressed ~232 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module b17...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~6 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\P1.$verific$mux_754$b17.vhd:572$1115: \P1.P1.State2 -> 4'0110
      Replacing known input bits on port B of cell $flatten\P1.$verific$select_741$b17.vhd:562$1104: { \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 $flatten\P1.$verific$n6543$579 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 } -> { 36'010101010101010101010101010101010101 $flatten\P1.$verific$n6543$579 36'010101010101010101010101010101010101 }
      Replacing known input bits on port A of cell $flatten\P1.$verific$mux_582$b17.vhd:483$1053: \P1.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P1.$verific$mux_569$b17.vhd:479$1045: \P1.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P1.$verific$mux_558$b17.vhd:478$1041: \P1.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P1.$verific$mux_547$b17.vhd:473$1038: \P1.P1.State2 -> 4'0101
      Replacing known input bits on port B of cell $flatten\P1.$verific$mux_70$b17.vhd:156$764: \P1.State -> 3'011
      Replacing known input bits on port A of cell $flatten\P2.$verific$mux_754$b17.vhd:572$1115: \P2.P1.State2 -> 4'0110
      Replacing known input bits on port B of cell $flatten\P2.$verific$select_741$b17.vhd:562$1104: { \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 $flatten\P2.$verific$n6543$579 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 } -> { 36'010101010101010101010101010101010101 $flatten\P2.$verific$n6543$579 36'010101010101010101010101010101010101 }
      Replacing known input bits on port A of cell $flatten\P2.$verific$mux_582$b17.vhd:483$1053: \P2.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P2.$verific$mux_569$b17.vhd:479$1045: \P2.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P2.$verific$mux_558$b17.vhd:478$1041: \P2.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P2.$verific$mux_547$b17.vhd:473$1038: \P2.P1.State2 -> 4'0101
      Replacing known input bits on port B of cell $flatten\P2.$verific$mux_70$b17.vhd:156$764: \P2.State -> 3'011
      Replacing known input bits on port A of cell $flatten\P3.$verific$mux_754$b17.vhd:572$1115: \P3.P1.State2 -> 4'0110
      Replacing known input bits on port B of cell $flatten\P3.$verific$select_741$b17.vhd:562$1104: { \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 $flatten\P3.$verific$n6543$579 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 } -> { 36'010101010101010101010101010101010101 $flatten\P3.$verific$n6543$579 36'010101010101010101010101010101010101 }
      Replacing known input bits on port A of cell $flatten\P3.$verific$mux_582$b17.vhd:483$1053: \P3.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P3.$verific$mux_569$b17.vhd:479$1045: \P3.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P3.$verific$mux_558$b17.vhd:478$1041: \P3.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P3.$verific$mux_547$b17.vhd:473$1038: \P3.P1.State2 -> 4'0101
      Replacing known input bits on port B of cell $flatten\P3.$verific$mux_70$b17.vhd:156$764: \P3.State -> 3'011
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~243 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_723$b17.vhd:562$1089: { $flatten\P1.$verific$n7981$270 $flatten\P1.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2079 $auto$opt_reduce.cc:134:opt_pmux$2077 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_725$b17.vhd:562$1091: { $flatten\P1.$verific$n7981$270 $auto$opt_reduce.cc:134:opt_pmux$2085 $auto$opt_reduce.cc:134:opt_pmux$2083 $auto$opt_reduce.cc:134:opt_pmux$2081 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_731$b17.vhd:562$1097: { $flatten\P1.$verific$n8173$291 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2087 $flatten\P1.$verific$n7990$279 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_733$b17.vhd:562$1098: { $flatten\P1.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2091 $auto$opt_reduce.cc:134:opt_pmux$2089 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_735$b17.vhd:562$1099: { $flatten\P1.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2095 $auto$opt_reduce.cc:134:opt_pmux$2093 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_737$b17.vhd:562$1100: { $flatten\P1.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2097 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_720$b17.vhd:562$1086: { $flatten\P1.$verific$n7981$270 $flatten\P1.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2107 $auto$opt_reduce.cc:134:opt_pmux$2105 $auto$opt_reduce.cc:134:opt_pmux$2103 $auto$opt_reduce.cc:134:opt_pmux$2101 $auto$opt_reduce.cc:134:opt_pmux$2099 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_721$b17.vhd:562$1087: { $auto$opt_reduce.cc:134:opt_pmux$2117 $auto$opt_reduce.cc:134:opt_pmux$2115 $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7989$278 $auto$opt_reduce.cc:134:opt_pmux$2113 $auto$opt_reduce.cc:134:opt_pmux$2111 $auto$opt_reduce.cc:134:opt_pmux$2109 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_726$b17.vhd:562$1092: { $flatten\P1.$verific$n7981$270 $flatten\P1.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2119 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_727$b17.vhd:562$1093: { $flatten\P1.$verific$n7985$274 $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7989$278 $flatten\P1.$verific$n7995$284 $auto$opt_reduce.cc:134:opt_pmux$2121 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_728$b17.vhd:562$1094: { $flatten\P1.$verific$n7986$275 $flatten\P1.$verific$n7996$285 $auto$opt_reduce.cc:134:opt_pmux$2123 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_729$b17.vhd:562$1095: { $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2127 $auto$opt_reduce.cc:134:opt_pmux$2125 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_738$b17.vhd:562$1101: { $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2129 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_739$b17.vhd:562$1102: { $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2131 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_740$b17.vhd:562$1103: { $flatten\P1.$verific$n7988$277 $flatten\P1.$verific$n7990$279 $auto$opt_reduce.cc:134:opt_pmux$2133 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_741$b17.vhd:562$1104: { $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2135 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_723$b17.vhd:562$1089: { $flatten\P2.$verific$n7981$270 $flatten\P2.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2139 $auto$opt_reduce.cc:134:opt_pmux$2137 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_725$b17.vhd:562$1091: { $flatten\P2.$verific$n7981$270 $auto$opt_reduce.cc:134:opt_pmux$2145 $auto$opt_reduce.cc:134:opt_pmux$2143 $auto$opt_reduce.cc:134:opt_pmux$2141 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_731$b17.vhd:562$1097: { $flatten\P2.$verific$n8173$291 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2147 $flatten\P2.$verific$n7990$279 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_733$b17.vhd:562$1098: { $flatten\P2.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2151 $auto$opt_reduce.cc:134:opt_pmux$2149 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_735$b17.vhd:562$1099: { $flatten\P2.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2155 $auto$opt_reduce.cc:134:opt_pmux$2153 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_737$b17.vhd:562$1100: { $flatten\P2.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2157 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_720$b17.vhd:562$1086: { $flatten\P2.$verific$n7981$270 $flatten\P2.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2167 $auto$opt_reduce.cc:134:opt_pmux$2165 $auto$opt_reduce.cc:134:opt_pmux$2163 $auto$opt_reduce.cc:134:opt_pmux$2161 $auto$opt_reduce.cc:134:opt_pmux$2159 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_721$b17.vhd:562$1087: { $auto$opt_reduce.cc:134:opt_pmux$2177 $auto$opt_reduce.cc:134:opt_pmux$2175 $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7989$278 $auto$opt_reduce.cc:134:opt_pmux$2173 $auto$opt_reduce.cc:134:opt_pmux$2171 $auto$opt_reduce.cc:134:opt_pmux$2169 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_726$b17.vhd:562$1092: { $flatten\P2.$verific$n7981$270 $flatten\P2.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2179 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_727$b17.vhd:562$1093: { $flatten\P2.$verific$n7985$274 $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7989$278 $flatten\P2.$verific$n7995$284 $auto$opt_reduce.cc:134:opt_pmux$2181 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_728$b17.vhd:562$1094: { $flatten\P2.$verific$n7986$275 $flatten\P2.$verific$n7996$285 $auto$opt_reduce.cc:134:opt_pmux$2183 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_729$b17.vhd:562$1095: { $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2187 $auto$opt_reduce.cc:134:opt_pmux$2185 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_738$b17.vhd:562$1101: { $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2189 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_739$b17.vhd:562$1102: { $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2191 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_740$b17.vhd:562$1103: { $flatten\P2.$verific$n7988$277 $flatten\P2.$verific$n7990$279 $auto$opt_reduce.cc:134:opt_pmux$2193 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_741$b17.vhd:562$1104: { $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2195 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_723$b17.vhd:562$1089: { $flatten\P3.$verific$n7981$270 $flatten\P3.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2199 $auto$opt_reduce.cc:134:opt_pmux$2197 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_725$b17.vhd:562$1091: { $flatten\P3.$verific$n7981$270 $auto$opt_reduce.cc:134:opt_pmux$2205 $auto$opt_reduce.cc:134:opt_pmux$2203 $auto$opt_reduce.cc:134:opt_pmux$2201 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_731$b17.vhd:562$1097: { $flatten\P3.$verific$n8173$291 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2207 $flatten\P3.$verific$n7990$279 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_733$b17.vhd:562$1098: { $flatten\P3.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2211 $auto$opt_reduce.cc:134:opt_pmux$2209 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_735$b17.vhd:562$1099: { $flatten\P3.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2215 $auto$opt_reduce.cc:134:opt_pmux$2213 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_737$b17.vhd:562$1100: { $flatten\P3.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2217 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_720$b17.vhd:562$1086: { $flatten\P3.$verific$n7981$270 $flatten\P3.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2227 $auto$opt_reduce.cc:134:opt_pmux$2225 $auto$opt_reduce.cc:134:opt_pmux$2223 $auto$opt_reduce.cc:134:opt_pmux$2221 $auto$opt_reduce.cc:134:opt_pmux$2219 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_721$b17.vhd:562$1087: { $auto$opt_reduce.cc:134:opt_pmux$2237 $auto$opt_reduce.cc:134:opt_pmux$2235 $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7989$278 $auto$opt_reduce.cc:134:opt_pmux$2233 $auto$opt_reduce.cc:134:opt_pmux$2231 $auto$opt_reduce.cc:134:opt_pmux$2229 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_726$b17.vhd:562$1092: { $flatten\P3.$verific$n7981$270 $flatten\P3.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2239 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_727$b17.vhd:562$1093: { $flatten\P3.$verific$n7985$274 $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7989$278 $flatten\P3.$verific$n7995$284 $auto$opt_reduce.cc:134:opt_pmux$2241 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_728$b17.vhd:562$1094: { $flatten\P3.$verific$n7986$275 $flatten\P3.$verific$n7996$285 $auto$opt_reduce.cc:134:opt_pmux$2243 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_729$b17.vhd:562$1095: { $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2247 $auto$opt_reduce.cc:134:opt_pmux$2245 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_738$b17.vhd:562$1101: { $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2249 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_739$b17.vhd:562$1102: { $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2251 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_740$b17.vhd:562$1103: { $flatten\P3.$verific$n7988$277 $flatten\P3.$verific$n7990$279 $auto$opt_reduce.cc:134:opt_pmux$2253 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_741$b17.vhd:562$1104: { $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2255 }
  Optimizing cells in module \b17.
Performed a total of 48 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~405 debug messages>
Removed a total of 135 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$ready22_reg$b17.vhd:759$116 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$ready21_reg$b17.vhd:759$115 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$ready12_reg$b17.vhd:738$95 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$ready11_reg$b17.vhd:738$94 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$buf2_reg$b17.vhd:759$114 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$buf1_reg$b17.vhd:738$93 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$rEIP_reg$b17.vhd:612$1232 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$W_R_n_reg$b17.vhd:231$812 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$State_reg$b17.vhd:231$816 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$StateBS16_reg$b17.vhd:231$818 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$RequestPending_reg$b17.vhd:612$1236 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$ReadRequest_reg$b17.vhd:612$1234 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.uWord_reg$b17.vhd:612$1226 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.lWord_reg$b17.vhd:612$1225 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.State2_reg$b17.vhd:612$1202 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.More_reg$b17.vhd:612$1223 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.Flush_reg$b17.vhd:612$1224 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$M_IO_n_reg$b17.vhd:231$814 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$EBX_reg$b17.vhd:612$1231 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$EAX_reg$b17.vhd:612$1230 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$Datao_reg$b17.vhd:612$1228 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$D_C_n_reg$b17.vhd:231$813 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$CodeFetch_reg$b17.vhd:612$1227 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$ByteEnable_reg$b17.vhd:668$1254 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$BE_n_reg$b17.vhd:231$810 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$Address_reg$b17.vhd:231$811 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$ADS_n_reg$b17.vhd:231$815 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$rEIP_reg$b17.vhd:612$1232 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$W_R_n_reg$b17.vhd:231$812 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$State_reg$b17.vhd:231$816 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$StateBS16_reg$b17.vhd:231$818 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$RequestPending_reg$b17.vhd:612$1236 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$ReadRequest_reg$b17.vhd:612$1234 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.uWord_reg$b17.vhd:612$1226 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.lWord_reg$b17.vhd:612$1225 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.State2_reg$b17.vhd:612$1202 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.More_reg$b17.vhd:612$1223 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.Flush_reg$b17.vhd:612$1224 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$M_IO_n_reg$b17.vhd:231$814 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$EBX_reg$b17.vhd:612$1231 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$EAX_reg$b17.vhd:612$1230 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$Datao_reg$b17.vhd:612$1228 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$D_C_n_reg$b17.vhd:231$813 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$CodeFetch_reg$b17.vhd:612$1227 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$ByteEnable_reg$b17.vhd:668$1254 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$BE_n_reg$b17.vhd:231$810 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$Address_reg$b17.vhd:231$811 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$ADS_n_reg$b17.vhd:231$815 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$rEIP_reg$b17.vhd:612$1232 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$W_R_n_reg$b17.vhd:231$812 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$State_reg$b17.vhd:231$816 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$StateBS16_reg$b17.vhd:231$818 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$RequestPending_reg$b17.vhd:612$1236 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$ReadRequest_reg$b17.vhd:612$1234 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.uWord_reg$b17.vhd:612$1226 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.lWord_reg$b17.vhd:612$1225 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.State2_reg$b17.vhd:612$1202 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.More_reg$b17.vhd:612$1223 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.Flush_reg$b17.vhd:612$1224 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$M_IO_n_reg$b17.vhd:231$814 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$EBX_reg$b17.vhd:612$1231 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$EAX_reg$b17.vhd:612$1230 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$Datao_reg$b17.vhd:612$1228 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$D_C_n_reg$b17.vhd:231$813 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$CodeFetch_reg$b17.vhd:612$1227 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$ByteEnable_reg$b17.vhd:668$1254 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$BE_n_reg$b17.vhd:231$810 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$Address_reg$b17.vhd:231$811 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$ADS_n_reg$b17.vhd:231$815 ($aldff) from module b17.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 6 unused cells and 78 unused wires.
<suppressed ~7 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~9 debug messages>

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.15.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

yosys> opt_reduce

3.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.15.23. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking b17.P1.ByteEnable as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking b17.P1.State as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking b17.P2.ByteEnable as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking b17.P2.State as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking b17.P3.ByteEnable as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking b17.P3.State as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$buf2_reg$b17.vhd:759$114 ($adff) from module b17 (D = \P2.Datao, Q = \buf2).
Adding EN signal on $verific$buf1_reg$b17.vhd:738$93 ($adff) from module b17 (D = $verific$n162$55, Q = \buf1).
Adding EN signal on $flatten\P3.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1812 [0], Q = \P3.rEIP [0]).
Adding EN signal on $flatten\P3.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1812 [30:1], Q = \P3.rEIP [30:1]).
Adding EN signal on $flatten\P3.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1812 [31], Q = \P3.rEIP [31]).
Adding EN signal on $flatten\P3.$verific$W_R_n_reg$b17.vhd:231$812 ($adff) from module b17 (D = $flatten\P3.$verific$n398$192, Q = \P3.W_R_n).
Adding EN signal on $flatten\P3.$verific$StateBS16_reg$b17.vhd:231$818 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$2029, Q = \P3.StateBS16).
Adding EN signal on $flatten\P3.$verific$RequestPending_reg$b17.vhd:612$1236 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1755, Q = \P3.RequestPending).
Adding EN signal on $flatten\P3.$verific$ReadRequest_reg$b17.vhd:612$1234 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1793, Q = \P3.ReadRequest).
Adding EN signal on $flatten\P3.$verific$P1.uWord_reg$b17.vhd:612$1226 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1317, Q = \P3.P1.uWord).
Adding EN signal on $flatten\P3.$verific$P1.lWord_reg$b17.vhd:612$1225 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1298, Q = \P3.P1.lWord).
Adding EN signal on $flatten\P3.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1869 [0], Q = \P3.P1.PhyAddrPointer [0]).
Adding EN signal on $flatten\P3.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1869 [1], Q = \P3.P1.PhyAddrPointer [1]).
Adding EN signal on $flatten\P3.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1869 [31:2], Q = \P3.P1.PhyAddrPointer [31:2]).
Adding EN signal on $flatten\P3.$verific$P1.More_reg$b17.vhd:612$1223 ($adff) from module b17 (D = $flatten\P3.$verific$n8040$290, Q = \P3.P1.More).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1584, Q = \P3.P1.InstQueue[8]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1603, Q = \P3.P1.InstQueue[9]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1622, Q = \P3.P1.InstQueue[10]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1641, Q = \P3.P1.InstQueue[11]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1660, Q = \P3.P1.InstQueue[12]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1679, Q = \P3.P1.InstQueue[13]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1698, Q = \P3.P1.InstQueue[14]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1717, Q = \P3.P1.InstQueue[15]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1451, Q = \P3.P1.InstQueue[1]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1470, Q = \P3.P1.InstQueue[2]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1489, Q = \P3.P1.InstQueue[3]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1508, Q = \P3.P1.InstQueue[4]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1527, Q = \P3.P1.InstQueue[5]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1546, Q = \P3.P1.InstQueue[6]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1565, Q = \P3.P1.InstQueue[7]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1432, Q = \P3.P1.InstQueue[0]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1413, Q = \P3.P1.InstQueueWr_Addr).
Adding EN signal on $flatten\P3.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1394, Q = \P3.P1.InstQueueRd_Addr).
Adding EN signal on $flatten\P3.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1850 [0], Q = \P3.P1.InstAddrPointer [0]).
Adding EN signal on $flatten\P3.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1850 [31:1], Q = \P3.P1.InstAddrPointer [31:1]).
Adding EN signal on $flatten\P3.$verific$P1.Flush_reg$b17.vhd:612$1224 ($adff) from module b17 (D = $flatten\P3.$verific$n8038$288, Q = \P3.P1.Flush).
Adding EN signal on $flatten\P3.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1774, Q = \P3.MemoryFetch).
Adding EN signal on $flatten\P3.$verific$M_IO_n_reg$b17.vhd:231$814 ($adff) from module b17 (D = \P3.MemoryFetch, Q = \P3.M_IO_n).
Adding EN signal on $flatten\P3.$verific$EBX_reg$b17.vhd:612$1231 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1336, Q = \P3.EBX).
Adding EN signal on $flatten\P3.$verific$EAX_reg$b17.vhd:612$1230 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1355, Q = \P3.EAX).
Adding EN signal on $flatten\P3.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1279 [30:0], Q = \P3.Datao [30:0]).
Adding EN signal on $flatten\P3.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1279 [31], Q = \P3.Datao [31]).
Adding EN signal on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$2019 [31:0], Q = \P3.DataWidth).
Adding EN signal on $flatten\P3.$verific$D_C_n_reg$b17.vhd:231$813 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$2069, Q = \P3.D_C_n).
Adding EN signal on $flatten\P3.$verific$CodeFetch_reg$b17.vhd:612$1227 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1736, Q = \P3.CodeFetch).
Adding EN signal on $flatten\P3.$verific$ByteEnable_reg$b17.vhd:668$1254 ($adff) from module b17 (D = $flatten\P3.$verific$n9780$719, Q = \P3.ByteEnable).
Adding EN signal on $flatten\P3.$verific$BE_n_reg$b17.vhd:231$810 ($adff) from module b17 (D = \P3.ByteEnable, Q = \P3.BE_n).
Adding EN signal on $flatten\P3.$verific$Address_reg$b17.vhd:231$811 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$2009, Q = \P3.Address).
Adding EN signal on $flatten\P3.$verific$ADS_n_reg$b17.vhd:231$815 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$2059, Q = \P3.ADS_n).
Adding EN signal on $flatten\P2.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1812 [0], Q = \P2.rEIP [0]).
Adding EN signal on $flatten\P2.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1812 [30:1], Q = \P2.rEIP [30:1]).
Adding EN signal on $flatten\P2.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1812 [31], Q = \P2.rEIP [31]).
Adding EN signal on $flatten\P2.$verific$W_R_n_reg$b17.vhd:231$812 ($adff) from module b17 (D = $flatten\P2.$verific$n398$192, Q = \P2.W_R_n).
Adding EN signal on $flatten\P2.$verific$StateBS16_reg$b17.vhd:231$818 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$2029, Q = \P2.StateBS16).
Adding EN signal on $flatten\P2.$verific$RequestPending_reg$b17.vhd:612$1236 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1755, Q = \P2.RequestPending).
Adding EN signal on $flatten\P2.$verific$ReadRequest_reg$b17.vhd:612$1234 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1793, Q = \P2.ReadRequest).
Adding EN signal on $flatten\P2.$verific$P1.uWord_reg$b17.vhd:612$1226 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1317, Q = \P2.P1.uWord).
Adding EN signal on $flatten\P2.$verific$P1.lWord_reg$b17.vhd:612$1225 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1298, Q = \P2.P1.lWord).
Adding EN signal on $flatten\P2.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1869 [0], Q = \P2.P1.PhyAddrPointer [0]).
Adding EN signal on $flatten\P2.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1869 [1], Q = \P2.P1.PhyAddrPointer [1]).
Adding EN signal on $flatten\P2.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1869 [31:2], Q = \P2.P1.PhyAddrPointer [31:2]).
Adding EN signal on $flatten\P2.$verific$P1.More_reg$b17.vhd:612$1223 ($adff) from module b17 (D = $flatten\P2.$verific$n8040$290, Q = \P2.P1.More).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1584, Q = \P2.P1.InstQueue[8]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1603, Q = \P2.P1.InstQueue[9]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1622, Q = \P2.P1.InstQueue[10]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1641, Q = \P2.P1.InstQueue[11]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1660, Q = \P2.P1.InstQueue[12]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1679, Q = \P2.P1.InstQueue[13]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1698, Q = \P2.P1.InstQueue[14]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1717, Q = \P2.P1.InstQueue[15]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1451, Q = \P2.P1.InstQueue[1]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1470, Q = \P2.P1.InstQueue[2]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1489, Q = \P2.P1.InstQueue[3]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1508, Q = \P2.P1.InstQueue[4]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1527, Q = \P2.P1.InstQueue[5]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1546, Q = \P2.P1.InstQueue[6]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1565, Q = \P2.P1.InstQueue[7]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1432, Q = \P2.P1.InstQueue[0]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1413, Q = \P2.P1.InstQueueWr_Addr).
Adding EN signal on $flatten\P2.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1394, Q = \P2.P1.InstQueueRd_Addr).
Adding EN signal on $flatten\P2.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1850 [0], Q = \P2.P1.InstAddrPointer [0]).
Adding EN signal on $flatten\P2.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1850 [31:1], Q = \P2.P1.InstAddrPointer [31:1]).
Adding EN signal on $flatten\P2.$verific$P1.Flush_reg$b17.vhd:612$1224 ($adff) from module b17 (D = $flatten\P2.$verific$n8038$288, Q = \P2.P1.Flush).
Adding EN signal on $flatten\P2.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1774, Q = \P2.MemoryFetch).
Adding EN signal on $flatten\P2.$verific$M_IO_n_reg$b17.vhd:231$814 ($adff) from module b17 (D = \P2.MemoryFetch, Q = \P2.M_IO_n).
Adding EN signal on $flatten\P2.$verific$EBX_reg$b17.vhd:612$1231 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1336, Q = \P2.EBX).
Adding EN signal on $flatten\P2.$verific$EAX_reg$b17.vhd:612$1230 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1355, Q = \P2.EAX).
Adding EN signal on $flatten\P2.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1279 [30:0], Q = \P2.Datao [30:0]).
Adding EN signal on $flatten\P2.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1279 [31], Q = \P2.Datao [31]).
Adding EN signal on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$2019 [31:0], Q = \P2.DataWidth).
Adding EN signal on $flatten\P2.$verific$D_C_n_reg$b17.vhd:231$813 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$2069, Q = \P2.D_C_n).
Adding EN signal on $flatten\P2.$verific$CodeFetch_reg$b17.vhd:612$1227 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1736, Q = \P2.CodeFetch).
Adding EN signal on $flatten\P2.$verific$ByteEnable_reg$b17.vhd:668$1254 ($adff) from module b17 (D = $flatten\P2.$verific$n9780$719, Q = \P2.ByteEnable).
Adding EN signal on $flatten\P2.$verific$BE_n_reg$b17.vhd:231$810 ($adff) from module b17 (D = \P2.ByteEnable, Q = \P2.BE_n).
Adding EN signal on $flatten\P2.$verific$Address_reg$b17.vhd:231$811 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$2009, Q = \P2.Address).
Adding EN signal on $flatten\P2.$verific$ADS_n_reg$b17.vhd:231$815 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$2059, Q = \P2.ADS_n).
Adding EN signal on $flatten\P1.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1812 [0], Q = \P1.rEIP [0]).
Adding EN signal on $flatten\P1.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1812 [30:1], Q = \P1.rEIP [30:1]).
Adding EN signal on $flatten\P1.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1812 [31], Q = \P1.rEIP [31]).
Adding EN signal on $flatten\P1.$verific$W_R_n_reg$b17.vhd:231$812 ($adff) from module b17 (D = $flatten\P1.$verific$n398$192, Q = \P1.W_R_n).
Adding EN signal on $flatten\P1.$verific$StateBS16_reg$b17.vhd:231$818 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$2029, Q = \P1.StateBS16).
Adding EN signal on $flatten\P1.$verific$RequestPending_reg$b17.vhd:612$1236 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1755, Q = \P1.RequestPending).
Adding EN signal on $flatten\P1.$verific$ReadRequest_reg$b17.vhd:612$1234 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1793, Q = \P1.ReadRequest).
Adding EN signal on $flatten\P1.$verific$P1.uWord_reg$b17.vhd:612$1226 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1317, Q = \P1.P1.uWord).
Adding EN signal on $flatten\P1.$verific$P1.lWord_reg$b17.vhd:612$1225 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1298, Q = \P1.P1.lWord).
Adding EN signal on $flatten\P1.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1869 [0], Q = \P1.P1.PhyAddrPointer [0]).
Adding EN signal on $flatten\P1.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1869 [1], Q = \P1.P1.PhyAddrPointer [1]).
Adding EN signal on $flatten\P1.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1869 [31:2], Q = \P1.P1.PhyAddrPointer [31:2]).
Adding EN signal on $flatten\P1.$verific$P1.More_reg$b17.vhd:612$1223 ($adff) from module b17 (D = $flatten\P1.$verific$n8040$290, Q = \P1.P1.More).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1584, Q = \P1.P1.InstQueue[8]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1603, Q = \P1.P1.InstQueue[9]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1622, Q = \P1.P1.InstQueue[10]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1641, Q = \P1.P1.InstQueue[11]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1660, Q = \P1.P1.InstQueue[12]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1679, Q = \P1.P1.InstQueue[13]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1698, Q = \P1.P1.InstQueue[14]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1717, Q = \P1.P1.InstQueue[15]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1451, Q = \P1.P1.InstQueue[1]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1470, Q = \P1.P1.InstQueue[2]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1489, Q = \P1.P1.InstQueue[3]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1508, Q = \P1.P1.InstQueue[4]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1527, Q = \P1.P1.InstQueue[5]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1546, Q = \P1.P1.InstQueue[6]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1565, Q = \P1.P1.InstQueue[7]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1432, Q = \P1.P1.InstQueue[0]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1413, Q = \P1.P1.InstQueueWr_Addr).
Adding EN signal on $flatten\P1.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1394, Q = \P1.P1.InstQueueRd_Addr).
Adding EN signal on $flatten\P1.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1850 [0], Q = \P1.P1.InstAddrPointer [0]).
Adding EN signal on $flatten\P1.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1850 [31:1], Q = \P1.P1.InstAddrPointer [31:1]).
Adding EN signal on $flatten\P1.$verific$P1.Flush_reg$b17.vhd:612$1224 ($adff) from module b17 (D = $flatten\P1.$verific$n8038$288, Q = \P1.P1.Flush).
Adding EN signal on $flatten\P1.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1774, Q = \P1.MemoryFetch).
Adding EN signal on $flatten\P1.$verific$M_IO_n_reg$b17.vhd:231$814 ($adff) from module b17 (D = \P1.MemoryFetch, Q = \P1.M_IO_n).
Adding EN signal on $flatten\P1.$verific$EBX_reg$b17.vhd:612$1231 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1336, Q = \P1.EBX).
Adding EN signal on $flatten\P1.$verific$EAX_reg$b17.vhd:612$1230 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1355, Q = \P1.EAX).
Adding EN signal on $flatten\P1.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1279 [30:0], Q = \P1.Datao [30:0]).
Adding EN signal on $flatten\P1.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1279 [31], Q = \P1.Datao [31]).
Adding EN signal on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$2019 [31:0], Q = \P1.DataWidth).
Adding EN signal on $flatten\P1.$verific$D_C_n_reg$b17.vhd:231$813 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$2069, Q = \P1.D_C_n).
Adding EN signal on $flatten\P1.$verific$CodeFetch_reg$b17.vhd:612$1227 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1736, Q = \P1.CodeFetch).
Adding EN signal on $flatten\P1.$verific$ByteEnable_reg$b17.vhd:668$1254 ($adff) from module b17 (D = $flatten\P1.$verific$n9780$719, Q = \P1.ByteEnable).
Adding EN signal on $flatten\P1.$verific$BE_n_reg$b17.vhd:231$810 ($adff) from module b17 (D = \P1.ByteEnable, Q = \P1.BE_n).
Adding EN signal on $flatten\P1.$verific$Address_reg$b17.vhd:231$811 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$2009, Q = \P1.Address).
Adding EN signal on $flatten\P1.$verific$ADS_n_reg$b17.vhd:231$815 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$2059, Q = \P1.ADS_n).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4362 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4196 ($adffe) from module b17.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3638 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3472 ($adffe) from module b17.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2914 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2748 ($adffe) from module b17.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 61 unused cells and 61 unused wires.
<suppressed ~62 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~142 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~269 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~2034 debug messages>
Removed a total of 678 cells.

yosys> opt_dff -sat

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4213 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3489 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2765 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2256 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2257 ($adffe) from module b17.

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 672 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~4 debug messages>

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 2 unused cells and 7 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.17.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.17.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.17.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.17.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.17.30. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 9) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2992 ($ne).
Removed top 2 bits (of 8) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2994 ($ne).
Removed top 2 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3006 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2998 ($ne).
Removed top 3 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3002 ($ne).
Removed top 1 bits (of 32) from mux cell b17.$verific$mux_33$b17.vhd:737$89 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$verific$mux_83$b17.vhd:777$119 ($mux).
Removed top 1 bits (of 32) from port A of cell b17.$verific$LessThan_84$b17.vhd:782$120 ($lt).
Removed top 1 bits (of 32) from port B of cell b17.$verific$LessThan_84$b17.vhd:782$120 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$verific$LessThan_85$b17.vhd:782$121 ($lt).
Removed top 1 bits (of 32) from port B of cell b17.$verific$LessThan_85$b17.vhd:782$121 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$verific$LessThan_86$b17.vhd:782$122 ($lt).
Removed top 1 bits (of 32) from port B of cell b17.$verific$LessThan_86$b17.vhd:782$122 ($lt).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3076 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3068 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3072 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2972 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2986 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2988 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4420 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4202 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4198 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4228 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4232 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4234 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4285 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4305 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4307 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4320 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4322 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4326 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4330 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4343 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4349 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4351 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4395 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2344 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2264 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2750 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2754 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2348 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2857 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2872 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2352 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2876 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2880 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2899 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2901 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1280 ($mux).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3932 ($ne).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1395 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1414 ($mux).
Removed top 3 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3870 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3866 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3864 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3862 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3830 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3824 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3817 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3807 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3800 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3798 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3796 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3790 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3781 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3779 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1813 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1815 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1816 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1824 ($mux).
Removed top 2 bits (of 12) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1872 ($mux).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2380 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2274 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 31 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2020 ($mux).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3732 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3057 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2369 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3055 ($ne).
Removed top 2 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3730 ($ne).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_193$b17.vhd:305$824 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_213$b17.vhd:308$844 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_237$b17.vhd:311$870 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_261$b17.vhd:313$895 ($shl).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P3.$verific$LessThan_286$b17.vhd:319$917 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$LessThan_370$b17.vhd:355$948 ($le).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$LessThan_373$b17.vhd:356$950 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$LessThan_397$b17.vhd:370$962 ($le).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$LessThan_462$b17.vhd:412$987 ($le).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P3.$verific$LessThan_463$b17.vhd:413$988 ($lt).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P3.$verific$LessThan_742$b17.vhd:563$1105 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P3.$verific$LessThan_745$b17.vhd:563$1108 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P3.$verific$LessThan_755$b17.vhd:579$1116 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P3.$verific$LessThan_768$b17.vhd:589$1129 ($lt).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P3.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 31) from port Y of cell b17.$flatten\P3.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 31) from port A of cell b17.$flatten\P3.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_230$b17.vhd:309$861 ($add).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3138 ($ne).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_254$b17.vhd:312$887 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_278$b17.vhd:314$912 ($add).
Removed top 29 bits (of 30) from port B of cell b17.$flatten\P3.$verific$add_281$b17.vhd:315$913 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P3.$verific$add_284$b17.vhd:318$915 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_360$b17.vhd:344$943 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P3.$verific$add_383$b17.vhd:360$954 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_387$b17.vhd:360$955 ($add).
Removed top 29 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_399$b17.vhd:371$963 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_403$b17.vhd:371$964 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 2 bits (of 3) from port B of cell b17.$flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 3) from port Y of cell b17.$flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 3 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 7 bits (of 8) from port B of cell b17.$flatten\P3.$verific$add_426$b17.vhd:391$975 ($add).
Removed top 1 bits (of 4) from port A of cell b17.$flatten\P3.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 2 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P3.$verific$add_477$b17.vhd:430$994 ($add).
Removed top 1 bits (of 16) from port Y of cell b17.$flatten\P3.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P3.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_681$b17.vhd:546$1061 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_689$b17.vhd:552$1063 ($add).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P3.$verific$add_760$b17.vhd:586$1123 ($add).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3104 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3093 ($ne).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P3.$verific$equal_528$b17.vhd:462$1032 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_702$b17.vhd:348$1066 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_713$b17.vhd:525$1077 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_714$b17.vhd:530$1078 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_717$b17.vhd:545$1081 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_718$b17.vhd:551$1082 ($eq).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P3.$verific$equal_909$b17.vhd:634$1246 ($eq).
Removed top 1 bits (of 3) from mux cell b17.$flatten\P3.$verific$mux_127$b17.vhd:215$789 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_440$b17.vhd:399$984 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_547$b17.vhd:473$1038 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_558$b17.vhd:478$1041 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_569$b17.vhd:479$1045 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_582$b17.vhd:483$1053 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_754$b17.vhd:572$1115 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$verific$mux_759$b17.vhd:585$1121 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_764$b17.vhd:587$1125 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_765$b17.vhd:588$1126 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P3.$verific$mux_950$b17.vhd:479$1052 ($mux).
Removed top 1 bits (of 10) from mux cell b17.$flatten\P3.$verific$mux_958$b17.vhd:444$1022 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P3.$verific$select_741$b17.vhd:562$1104 ($pmux).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 9) from port A of cell b17.$flatten\P3.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 9) from port B of cell b17.$flatten\P3.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port B of cell b17.$flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P3.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P3.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P3.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 31 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 31 bits (of 33) from port A of cell b17.$flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2262 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2331 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2333 ($ne).
Removed top 3 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3728 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3724 ($ne).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1280 ($mux).
Removed top 2 bits (of 8) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3720 ($ne).
Removed top 1 bits (of 9) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3718 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3716 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3714 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3712 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3710 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3696 ($ne).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1395 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1414 ($mux).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3625 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3623 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3604 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3600 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3596 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3581 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1813 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1815 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1816 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1824 ($mux).
Removed top 2 bits (of 12) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1872 ($mux).
Removed top 3 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2420 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2416 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2414 ($ne).
Removed top 2 bits (of 8) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2270 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 31 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2020 ($mux).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_193$b17.vhd:305$824 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_213$b17.vhd:308$844 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_237$b17.vhd:311$870 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_261$b17.vhd:313$895 ($shl).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P2.$verific$LessThan_286$b17.vhd:319$917 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$LessThan_370$b17.vhd:355$948 ($le).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$LessThan_373$b17.vhd:356$950 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$LessThan_397$b17.vhd:370$962 ($le).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$LessThan_462$b17.vhd:412$987 ($le).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P2.$verific$LessThan_463$b17.vhd:413$988 ($lt).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P2.$verific$LessThan_742$b17.vhd:563$1105 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P2.$verific$LessThan_745$b17.vhd:563$1108 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P2.$verific$LessThan_755$b17.vhd:579$1116 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P2.$verific$LessThan_768$b17.vhd:589$1129 ($lt).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P2.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 31) from port Y of cell b17.$flatten\P2.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 31) from port A of cell b17.$flatten\P2.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_230$b17.vhd:309$861 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 8 bits (of 16) from port Y of cell b17.$flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 7 bits (of 15) from port A of cell b17.$flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_254$b17.vhd:312$887 ($add).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$add_259$b17.vhd:313$891 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_278$b17.vhd:314$912 ($add).
Removed top 29 bits (of 30) from port B of cell b17.$flatten\P2.$verific$add_281$b17.vhd:315$913 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P2.$verific$add_284$b17.vhd:318$915 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_360$b17.vhd:344$943 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P2.$verific$add_383$b17.vhd:360$954 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_387$b17.vhd:360$955 ($add).
Removed top 29 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_399$b17.vhd:371$963 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_403$b17.vhd:371$964 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 2 bits (of 3) from port B of cell b17.$flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 3) from port Y of cell b17.$flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 3 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 7 bits (of 8) from port B of cell b17.$flatten\P2.$verific$add_426$b17.vhd:391$975 ($add).
Removed top 1 bits (of 4) from port A of cell b17.$flatten\P2.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 2 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P2.$verific$add_477$b17.vhd:430$994 ($add).
Removed top 1 bits (of 16) from port Y of cell b17.$flatten\P2.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P2.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_681$b17.vhd:546$1061 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_689$b17.vhd:552$1063 ($add).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P2.$verific$add_760$b17.vhd:586$1123 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P2.$verific$equal_528$b17.vhd:462$1032 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_702$b17.vhd:348$1066 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_713$b17.vhd:525$1077 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_714$b17.vhd:530$1078 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_717$b17.vhd:545$1081 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_718$b17.vhd:551$1082 ($eq).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P2.$verific$equal_909$b17.vhd:634$1246 ($eq).
Removed top 3 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3144 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3140 ($ne).
Removed top 1 bits (of 3) from mux cell b17.$flatten\P2.$verific$mux_127$b17.vhd:215$789 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_440$b17.vhd:399$984 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_547$b17.vhd:473$1038 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_558$b17.vhd:478$1041 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_569$b17.vhd:479$1045 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_582$b17.vhd:483$1053 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_754$b17.vhd:572$1115 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$verific$mux_759$b17.vhd:585$1121 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_764$b17.vhd:587$1125 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_765$b17.vhd:588$1126 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P2.$verific$mux_950$b17.vhd:479$1052 ($mux).
Removed top 1 bits (of 10) from mux cell b17.$flatten\P2.$verific$mux_958$b17.vhd:444$1022 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P2.$verific$select_741$b17.vhd:562$1104 ($pmux).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 9) from port A of cell b17.$flatten\P2.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 9) from port B of cell b17.$flatten\P2.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port B of cell b17.$flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P2.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P2.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P2.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 31 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 31 bits (of 33) from port A of cell b17.$flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2484 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2284 ($ne).
Removed top 2 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2282 ($ne).
Removed top 3 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2278 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3008 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1280 ($mux).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3478 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3474 ($ne).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1395 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1414 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1813 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1815 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1816 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1824 ($mux).
Removed top 2 bits (of 12) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1872 ($mux).
Removed top 1 bits (of 9) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2268 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 31 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2020 ($mux).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_193$b17.vhd:305$824 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_213$b17.vhd:308$844 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_237$b17.vhd:311$870 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_261$b17.vhd:313$895 ($shl).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P1.$verific$LessThan_286$b17.vhd:319$917 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$LessThan_370$b17.vhd:355$948 ($le).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$LessThan_373$b17.vhd:356$950 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$LessThan_397$b17.vhd:370$962 ($le).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$LessThan_462$b17.vhd:412$987 ($le).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P1.$verific$LessThan_463$b17.vhd:413$988 ($lt).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P1.$verific$LessThan_742$b17.vhd:563$1105 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P1.$verific$LessThan_745$b17.vhd:563$1108 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P1.$verific$LessThan_755$b17.vhd:579$1116 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P1.$verific$LessThan_768$b17.vhd:589$1129 ($lt).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P1.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 31) from port Y of cell b17.$flatten\P1.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 31) from port A of cell b17.$flatten\P1.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_230$b17.vhd:309$861 ($add).
Removed top 8 bits (of 16) from port Y of cell b17.$flatten\P1.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 8 bits (of 16) from port A of cell b17.$flatten\P1.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_254$b17.vhd:312$887 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_278$b17.vhd:314$912 ($add).
Removed top 29 bits (of 30) from port B of cell b17.$flatten\P1.$verific$add_281$b17.vhd:315$913 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P1.$verific$add_284$b17.vhd:318$915 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_360$b17.vhd:344$943 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P1.$verific$add_383$b17.vhd:360$954 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_387$b17.vhd:360$955 ($add).
Removed top 29 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_399$b17.vhd:371$963 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_403$b17.vhd:371$964 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 2 bits (of 3) from port B of cell b17.$flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 3) from port Y of cell b17.$flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 3 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 7 bits (of 8) from port B of cell b17.$flatten\P1.$verific$add_426$b17.vhd:391$975 ($add).
Removed top 1 bits (of 4) from port A of cell b17.$flatten\P1.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 2 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P1.$verific$add_477$b17.vhd:430$994 ($add).
Removed top 1 bits (of 16) from port Y of cell b17.$flatten\P1.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P1.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_681$b17.vhd:546$1061 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_689$b17.vhd:552$1063 ($add).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P1.$verific$add_760$b17.vhd:586$1123 ($add).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3208 ($ne).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P1.$verific$equal_528$b17.vhd:462$1032 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_702$b17.vhd:348$1066 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_713$b17.vhd:525$1077 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_714$b17.vhd:530$1078 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_717$b17.vhd:545$1081 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_718$b17.vhd:551$1082 ($eq).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P1.$verific$equal_909$b17.vhd:634$1246 ($eq).
Removed top 1 bits (of 3) from mux cell b17.$flatten\P1.$verific$mux_127$b17.vhd:215$789 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_440$b17.vhd:399$984 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_547$b17.vhd:473$1038 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_558$b17.vhd:478$1041 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_569$b17.vhd:479$1045 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_582$b17.vhd:483$1053 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_754$b17.vhd:572$1115 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$verific$mux_759$b17.vhd:585$1121 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_764$b17.vhd:587$1125 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_765$b17.vhd:588$1126 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P1.$verific$mux_950$b17.vhd:479$1052 ($mux).
Removed top 1 bits (of 10) from mux cell b17.$flatten\P1.$verific$mux_958$b17.vhd:444$1022 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$verific$mux_98$b17.vhd:181$779 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P1.$verific$select_741$b17.vhd:562$1104 ($pmux).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 9) from port A of cell b17.$flatten\P1.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 9) from port B of cell b17.$flatten\P1.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port B of cell b17.$flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P1.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P1.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P1.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 31 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 31 bits (of 33) from port A of cell b17.$flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 1 bits (of 32) from mux cell b17.$verific$mux_32$b17.vhd:737$88 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1277 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1278 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1392 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1393 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1411 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1412 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1810 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1811 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1277 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1278 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1392 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1393 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1411 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1412 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1810 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1811 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1277 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1278 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1392 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1393 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1411 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1412 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1810 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1811 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1273 ($mux).
Removed cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1274 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1388 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1389 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1406 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1407 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1408 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1805 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1806 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1807 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1273 ($mux).
Removed cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1274 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1388 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1389 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1406 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1407 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1408 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1805 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1806 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1807 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1273 ($mux).
Removed cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1274 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1388 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1389 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1406 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1407 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1408 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1805 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1806 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1807 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1265 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1380 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1381 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1382 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1398 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1399 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1400 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1401 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1796 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1797 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1798 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1800 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1265 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1380 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1381 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1382 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1398 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1399 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1400 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1401 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1796 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1797 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1798 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1800 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1265 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1380 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1381 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1382 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1398 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1399 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1400 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1401 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1796 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1797 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1798 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1800 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_770$b17.vhd:594$1130 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_812$b17.vhd:605$1167 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P3.$verific$select_740$b17.vhd:562$1103 ($pmux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_770$b17.vhd:594$1130 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_812$b17.vhd:605$1167 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P2.$verific$select_740$b17.vhd:562$1103 ($pmux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_770$b17.vhd:594$1130 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_812$b17.vhd:605$1167 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P1.$verific$select_740$b17.vhd:562$1103 ($pmux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_766$b17.vhd:588$1127 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P3.$verific$mux_949$b17.vhd:483$1060 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_766$b17.vhd:588$1127 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P2.$verific$mux_949$b17.vhd:483$1060 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_766$b17.vhd:588$1127 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P1.$verific$mux_949$b17.vhd:483$1060 ($mux).
Removed top 101 bits (of 264) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1262.
Removed top 68 bits (of 132) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1271.
Removed top 2 bits (of 66) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1276.
Removed top 24 bits (of 33) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1279.
Removed top 48 bits (of 128) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1281.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1290.
Removed top 18 bits (of 32) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1295.
Removed top 45 bits (of 120) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1300.
Removed top 30 bits (of 60) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1309.
Removed top 15 bits (of 30) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1314.
Removed top 2 bits (of 15) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1317.
Removed top 96 bits (of 256) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1319.
Removed top 64 bits (of 128) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1328.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1333.
Removed top 96 bits (of 256) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1338.
Removed top 64 bits (of 128) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1347.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1352.
Removed top 16 bits (of 40) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1377.
Removed top 6 bits (of 20) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1386.
Removed top 16 bits (of 40) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1396.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1415.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1434.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1453.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1472.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1491.
Removed top 24 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1510.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1529.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1548.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1567.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1586.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1605.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1624.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1643.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1662.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1681.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1700.
Removed top 3 bits (of 8) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1719.
Removed top 3 bits (of 8) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1738.
Removed top 3 bits (of 8) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1757.
Removed top 3 bits (of 8) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1776.
Removed top 132 bits (of 264) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1795.
Removed top 96 bits (of 256) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1833.
Removed top 96 bits (of 256) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1852.
Removed top 30 bits (of 120) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$2001.
Removed top 31 bits (of 132) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$2011.
Removed top 1 bits (of 4) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$2061.
Removed top 1 bits (of 3) from wire b17.$flatten\P1.$verific$n1294$362.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n2071$395.
Removed top 8 bits (of 16) from wire b17.$flatten\P1.$verific$n2267$416.
Removed top 1 bits (of 33) from wire b17.$flatten\P1.$verific$n2793$462.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n3660$489.
Removed top 1 bits (of 33) from wire b17.$flatten\P1.$verific$n3837$496.
Removed top 1 bits (of 3) from wire b17.$flatten\P1.$verific$n4619$517.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n4633$519.
Removed top 1 bits (of 4) from wire b17.$flatten\P1.$verific$n4659$522.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n4791$526.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n4869$530.
Removed top 1 bits (of 33) from wire b17.$flatten\P1.$verific$n5140$533.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n5695$552.
Removed top 1 bits (of 16) from wire b17.$flatten\P1.$verific$n5974$563.
Removed top 2 bits (of 4) from wire b17.$flatten\P1.$verific$n6158$567.
Removed top 2 bits (of 4) from wire b17.$flatten\P1.$verific$n6278$569.
Removed top 1 bits (of 32) from wire b17.$flatten\P1.$verific$n6324$570.
Removed top 2 bits (of 4) from wire b17.$flatten\P1.$verific$n6394$572.
Removed top 1 bits (of 32) from wire b17.$flatten\P1.$verific$n6510$578.
Removed top 2 bits (of 4) from wire b17.$flatten\P1.$verific$n6543$579.
Removed top 1 bits (of 32) from wire b17.$flatten\P1.$verific$n8214$622.
Removed top 1 bits (of 4) from wire b17.$flatten\P1.$verific$n8247$623.
Removed top 30 bits (of 32) from wire b17.$flatten\P1.$verific$n8412$631.
Removed top 1 bits (of 4) from wire b17.$flatten\P1.$verific$n8452$633.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8457$634.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8463$635.
Removed top 3 bits (of 4) from wire b17.$flatten\P1.$verific$n8477$637.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8482$638.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8841$674.
Removed top 3 bits (of 4) from wire b17.$flatten\P1.$verific$n8847$675.
Removed top 123 bits (of 264) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1262.
Removed top 68 bits (of 132) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1271.
Removed top 2 bits (of 66) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1276.
Removed top 2 bits (of 33) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1279.
Removed top 48 bits (of 128) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1281.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1290.
Removed top 16 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1295.
Removed top 45 bits (of 120) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1300.
Removed top 30 bits (of 60) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1309.
Removed top 15 bits (of 30) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1314.
Removed top 160 bits (of 256) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1319.
Removed top 64 bits (of 128) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1328.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1333.
Removed top 160 bits (of 256) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1338.
Removed top 64 bits (of 128) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1347.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1352.
Removed top 16 bits (of 40) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1377.
Removed top 6 bits (of 20) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1386.
Removed top 16 bits (of 40) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1396.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1413.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1415.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1434.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1443.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1453.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1462.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1472.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1491.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1510.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1519.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1529.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1538.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1548.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1557.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1567.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1576.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1586.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1595.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1605.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1624.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1643.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1662.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1671.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1681.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1690.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1700.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1709.
Removed top 3 bits (of 8) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1719.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1728.
Removed top 3 bits (of 8) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1757.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1766.
Removed top 5 bits (of 8) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1776.
Removed top 1 bits (of 2) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1790.
Removed top 100 bits (of 264) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1795.
Removed top 34 bits (of 132) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1804.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1812.
Removed top 96 bits (of 256) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1833.
Removed top 96 bits (of 256) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1852.
Removed top 31 bits (of 120) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$2001.
Removed top 64 bits (of 132) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$2011.
Removed top 31 bits (of 66) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$2016.
Removed top 1 bits (of 31) from wire b17.$flatten\P2.$verific$n1151$357.
Removed top 1 bits (of 3) from wire b17.$flatten\P2.$verific$n1294$362.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n2071$395.
Removed top 8 bits (of 16) from wire b17.$flatten\P2.$verific$n2267$416.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$verific$n2793$462.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n3660$489.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$verific$n3837$496.
Removed top 1 bits (of 3) from wire b17.$flatten\P2.$verific$n4619$517.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n4633$519.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n4869$530.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$verific$n5140$533.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n5695$552.
Removed top 1 bits (of 16) from wire b17.$flatten\P2.$verific$n5974$563.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$verific$n6158$567.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$verific$n6278$569.
Removed top 1 bits (of 32) from wire b17.$flatten\P2.$verific$n6324$570.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$verific$n6394$572.
Removed top 1 bits (of 32) from wire b17.$flatten\P2.$verific$n6510$578.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$verific$n6543$579.
Removed top 1 bits (of 32) from wire b17.$flatten\P2.$verific$n8214$622.
Removed top 1 bits (of 4) from wire b17.$flatten\P2.$verific$n8247$623.
Removed top 3 bits (of 4) from wire b17.$flatten\P2.$verific$n8477$637.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n8482$638.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n8841$674.
Removed top 3 bits (of 4) from wire b17.$flatten\P2.$verific$n9780$719.
Removed top 101 bits (of 264) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1262.
Removed top 68 bits (of 132) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1271.
Removed top 2 bits (of 66) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1276.
Removed top 48 bits (of 128) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1281.
Removed top 45 bits (of 120) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1300.
Removed top 96 bits (of 256) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1319.
Removed top 96 bits (of 256) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1338.
Removed top 16 bits (of 40) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1377.
Removed top 6 bits (of 20) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1386.
Removed top 16 bits (of 40) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1396.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1413.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1434.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1443.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1453.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1462.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1472.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1491.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1510.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1529.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1548.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1567.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1586.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1605.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1624.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1643.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1652.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1662.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1671.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1681.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1690.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1700.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1709.
Removed top 3 bits (of 8) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1719.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1728.
Removed top 5 bits (of 8) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1776.
Removed top 1 bits (of 2) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1790.
Removed top 100 bits (of 264) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1795.
Removed top 34 bits (of 132) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1804.
Removed top 12 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1814.
Removed top 96 bits (of 256) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1852.
Removed top 31 bits (of 132) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$2011.
Removed top 31 bits (of 66) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$2016.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n2071$395.
Removed top 1 bits (of 33) from wire b17.$flatten\P3.$verific$n2793$462.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n3660$489.
Removed top 1 bits (of 33) from wire b17.$flatten\P3.$verific$n3837$496.
Removed top 1 bits (of 3) from wire b17.$flatten\P3.$verific$n4619$517.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n4633$519.
Removed top 1 bits (of 4) from wire b17.$flatten\P3.$verific$n4659$522.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n4791$526.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n4869$530.
Removed top 1 bits (of 33) from wire b17.$flatten\P3.$verific$n5140$533.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n5695$552.
Removed top 1 bits (of 16) from wire b17.$flatten\P3.$verific$n5974$563.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$verific$n6158$567.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$verific$n6278$569.
Removed top 1 bits (of 32) from wire b17.$flatten\P3.$verific$n6324$570.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$verific$n6394$572.
Removed top 1 bits (of 32) from wire b17.$flatten\P3.$verific$n6510$578.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$verific$n6543$579.
Removed top 1 bits (of 32) from wire b17.$flatten\P3.$verific$n8214$622.
Removed top 1 bits (of 4) from wire b17.$flatten\P3.$verific$n8247$623.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$verific$n8306$627.
Removed top 31 bits (of 33) from wire b17.$flatten\P3.$verific$n8312$628.
Removed top 30 bits (of 32) from wire b17.$flatten\P3.$verific$n8412$631.
Removed top 1 bits (of 4) from wire b17.$flatten\P3.$verific$n8452$633.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n8457$634.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n8463$635.
Removed top 3 bits (of 4) from wire b17.$flatten\P3.$verific$n8477$637.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n8482$638.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n8841$674.
Removed top 1 bits (of 32) from wire b17.$verific$n129$54.
Removed top 1 bits (of 32) from wire b17.$verific$n162$55.
Removed top 8 bits (of 30) from wire b17.addr2.
Removed top 1 bits (of 32) from wire b17.buf1.
Removed top 1 bits (of 32) from wire b17.buf2.
Removed top 9 bits (of 32) from wire b17.di2.
Removed top 1 bits (of 32) from wire b17.do1.
Removed top 23 bits (of 32) from wire b17.do2.
Removed top 1 bits (of 32) from wire b17.do3.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 279 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module b17:
  creating $macc model for $flatten\P1.$verific$add_113$b17.vhd:197$783 ($add).
  creating $macc model for $flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
  creating $macc model for $flatten\P1.$verific$add_230$b17.vhd:309$861 ($add).
  creating $macc model for $flatten\P1.$verific$add_235$b17.vhd:311$865 ($add).
  creating $macc model for $flatten\P1.$verific$add_254$b17.vhd:312$887 ($add).
  creating $macc model for $flatten\P1.$verific$add_259$b17.vhd:313$891 ($add).
  creating $macc model for $flatten\P1.$verific$add_278$b17.vhd:314$912 ($add).
  creating $macc model for $flatten\P1.$verific$add_28$b17.vhd:125$733 ($add).
  creating $macc model for $flatten\P1.$verific$add_281$b17.vhd:315$913 ($add).
  creating $macc model for $flatten\P1.$verific$add_284$b17.vhd:318$915 ($add).
  creating $macc model for $flatten\P1.$verific$add_360$b17.vhd:344$943 ($add).
  creating $macc model for $flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
  creating $macc model for $flatten\P1.$verific$add_383$b17.vhd:360$954 ($add).
  creating $macc model for $flatten\P1.$verific$add_387$b17.vhd:360$955 ($add).
  creating $macc model for $flatten\P1.$verific$add_399$b17.vhd:371$963 ($add).
  creating $macc model for $flatten\P1.$verific$add_403$b17.vhd:371$964 ($add).
  creating $macc model for $flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
  creating $macc model for $flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
  creating $macc model for $flatten\P1.$verific$add_426$b17.vhd:391$975 ($add).
  creating $macc model for $flatten\P1.$verific$add_427$b17.vhd:391$976 ($add).
  creating $macc model for $flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
  creating $macc model for $flatten\P1.$verific$add_477$b17.vhd:430$994 ($add).
  creating $macc model for $flatten\P1.$verific$add_522$b17.vhd:457$1027 ($add).
  creating $macc model for $flatten\P1.$verific$add_681$b17.vhd:546$1061 ($add).
  creating $macc model for $flatten\P1.$verific$add_689$b17.vhd:552$1063 ($add).
  creating $macc model for $flatten\P1.$verific$add_760$b17.vhd:586$1123 ($add).
  creating $macc model for $flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_378$b17.vhd:357$951 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_744$b17.vhd:563$1107 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
  creating $macc model for $flatten\P1.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
  creating $macc model for $flatten\P1.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
  creating $macc model for $flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
  creating $macc model for $flatten\P2.$verific$add_113$b17.vhd:197$783 ($add).
  creating $macc model for $flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
  creating $macc model for $flatten\P2.$verific$add_230$b17.vhd:309$861 ($add).
  creating $macc model for $flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
  creating $macc model for $flatten\P2.$verific$add_254$b17.vhd:312$887 ($add).
  creating $macc model for $flatten\P2.$verific$add_259$b17.vhd:313$891 ($add).
  creating $macc model for $flatten\P2.$verific$add_278$b17.vhd:314$912 ($add).
  creating $macc model for $flatten\P2.$verific$add_28$b17.vhd:125$733 ($add).
  creating $macc model for $flatten\P2.$verific$add_281$b17.vhd:315$913 ($add).
  creating $macc model for $flatten\P2.$verific$add_284$b17.vhd:318$915 ($add).
  creating $macc model for $flatten\P2.$verific$add_360$b17.vhd:344$943 ($add).
  creating $macc model for $flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
  creating $macc model for $flatten\P2.$verific$add_383$b17.vhd:360$954 ($add).
  creating $macc model for $flatten\P2.$verific$add_387$b17.vhd:360$955 ($add).
  creating $macc model for $flatten\P2.$verific$add_399$b17.vhd:371$963 ($add).
  creating $macc model for $flatten\P2.$verific$add_403$b17.vhd:371$964 ($add).
  creating $macc model for $flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
  creating $macc model for $flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
  creating $macc model for $flatten\P2.$verific$add_426$b17.vhd:391$975 ($add).
  creating $macc model for $flatten\P2.$verific$add_427$b17.vhd:391$976 ($add).
  creating $macc model for $flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
  creating $macc model for $flatten\P2.$verific$add_477$b17.vhd:430$994 ($add).
  creating $macc model for $flatten\P2.$verific$add_522$b17.vhd:457$1027 ($add).
  creating $macc model for $flatten\P2.$verific$add_681$b17.vhd:546$1061 ($add).
  creating $macc model for $flatten\P2.$verific$add_689$b17.vhd:552$1063 ($add).
  creating $macc model for $flatten\P2.$verific$add_760$b17.vhd:586$1123 ($add).
  creating $macc model for $flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_378$b17.vhd:357$951 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_744$b17.vhd:563$1107 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
  creating $macc model for $flatten\P2.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
  creating $macc model for $flatten\P2.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
  creating $macc model for $flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
  creating $macc model for $flatten\P3.$verific$add_113$b17.vhd:197$783 ($add).
  creating $macc model for $flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
  creating $macc model for $flatten\P3.$verific$add_230$b17.vhd:309$861 ($add).
  creating $macc model for $flatten\P3.$verific$add_254$b17.vhd:312$887 ($add).
  creating $macc model for $flatten\P3.$verific$add_278$b17.vhd:314$912 ($add).
  creating $macc model for $flatten\P3.$verific$add_28$b17.vhd:125$733 ($add).
  creating $macc model for $flatten\P3.$verific$add_281$b17.vhd:315$913 ($add).
  creating $macc model for $flatten\P3.$verific$add_284$b17.vhd:318$915 ($add).
  creating $macc model for $flatten\P3.$verific$add_360$b17.vhd:344$943 ($add).
  creating $macc model for $flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
  creating $macc model for $flatten\P3.$verific$add_383$b17.vhd:360$954 ($add).
  creating $macc model for $flatten\P3.$verific$add_387$b17.vhd:360$955 ($add).
  creating $macc model for $flatten\P3.$verific$add_399$b17.vhd:371$963 ($add).
  creating $macc model for $flatten\P3.$verific$add_403$b17.vhd:371$964 ($add).
  creating $macc model for $flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
  creating $macc model for $flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
  creating $macc model for $flatten\P3.$verific$add_426$b17.vhd:391$975 ($add).
  creating $macc model for $flatten\P3.$verific$add_427$b17.vhd:391$976 ($add).
  creating $macc model for $flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
  creating $macc model for $flatten\P3.$verific$add_477$b17.vhd:430$994 ($add).
  creating $macc model for $flatten\P3.$verific$add_522$b17.vhd:457$1027 ($add).
  creating $macc model for $flatten\P3.$verific$add_681$b17.vhd:546$1061 ($add).
  creating $macc model for $flatten\P3.$verific$add_689$b17.vhd:552$1063 ($add).
  creating $macc model for $flatten\P3.$verific$add_760$b17.vhd:586$1123 ($add).
  creating $macc model for $flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_378$b17.vhd:357$951 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_744$b17.vhd:563$1107 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
  creating $macc model for $flatten\P3.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
  creating $macc model for $flatten\P3.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
  creating $macc model for $flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
  creating $alu model for $macc $flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117.
  creating $alu model for $macc $flatten\P3.$verific$unary_minus_464$b17.vhd:414$989.
  creating $alu model for $macc $flatten\P3.$verific$unary_minus_287$b17.vhd:320$918.
  creating $alu model for $macc $flatten\P3.$verific$sub_767$b17.vhd:589$1128.
  creating $alu model for $macc $flatten\P3.$verific$sub_744$b17.vhd:563$1107.
  creating $alu model for $macc $flatten\P3.$verific$sub_379$b17.vhd:357$952.
  creating $alu model for $macc $flatten\P3.$verific$sub_378$b17.vhd:357$951.
  creating $alu model for $macc $flatten\P3.$verific$sub_369$b17.vhd:355$947.
  creating $alu model for $macc $flatten\P3.$verific$add_760$b17.vhd:586$1123.
  creating $alu model for $macc $flatten\P3.$verific$add_689$b17.vhd:552$1063.
  creating $alu model for $macc $flatten\P3.$verific$add_681$b17.vhd:546$1061.
  creating $alu model for $macc $flatten\P3.$verific$add_522$b17.vhd:457$1027.
  creating $alu model for $macc $flatten\P3.$verific$add_477$b17.vhd:430$994.
  creating $alu model for $macc $flatten\P3.$verific$add_435$b17.vhd:395$979.
  creating $alu model for $macc $flatten\P3.$verific$add_427$b17.vhd:391$976.
  creating $alu model for $macc $flatten\P3.$verific$add_426$b17.vhd:391$975.
  creating $alu model for $macc $flatten\P3.$verific$add_424$b17.vhd:391$972.
  creating $alu model for $macc $flatten\P3.$verific$add_422$b17.vhd:391$969.
  creating $alu model for $macc $flatten\P3.$verific$add_403$b17.vhd:371$964.
  creating $alu model for $macc $flatten\P3.$verific$add_399$b17.vhd:371$963.
  creating $alu model for $macc $flatten\P3.$verific$add_387$b17.vhd:360$955.
  creating $alu model for $macc $flatten\P3.$verific$add_383$b17.vhd:360$954.
  creating $alu model for $macc $flatten\P3.$verific$add_362$b17.vhd:345$945.
  creating $alu model for $macc $flatten\P3.$verific$add_360$b17.vhd:344$943.
  creating $alu model for $macc $flatten\P3.$verific$add_284$b17.vhd:318$915.
  creating $alu model for $macc $flatten\P3.$verific$add_281$b17.vhd:315$913.
  creating $alu model for $macc $flatten\P3.$verific$add_28$b17.vhd:125$733.
  creating $alu model for $macc $flatten\P3.$verific$add_278$b17.vhd:314$912.
  creating $alu model for $macc $flatten\P3.$verific$add_254$b17.vhd:312$887.
  creating $alu model for $macc $flatten\P3.$verific$add_230$b17.vhd:309$861.
  creating $alu model for $macc $flatten\P3.$verific$add_210$b17.vhd:306$841.
  creating $alu model for $macc $flatten\P3.$verific$add_113$b17.vhd:197$783.
  creating $alu model for $macc $flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117.
  creating $alu model for $macc $flatten\P2.$verific$unary_minus_464$b17.vhd:414$989.
  creating $alu model for $macc $flatten\P2.$verific$unary_minus_287$b17.vhd:320$918.
  creating $alu model for $macc $flatten\P2.$verific$sub_767$b17.vhd:589$1128.
  creating $alu model for $macc $flatten\P2.$verific$sub_744$b17.vhd:563$1107.
  creating $alu model for $macc $flatten\P2.$verific$sub_379$b17.vhd:357$952.
  creating $alu model for $macc $flatten\P2.$verific$sub_378$b17.vhd:357$951.
  creating $alu model for $macc $flatten\P2.$verific$sub_369$b17.vhd:355$947.
  creating $alu model for $macc $flatten\P2.$verific$add_760$b17.vhd:586$1123.
  creating $alu model for $macc $flatten\P2.$verific$add_689$b17.vhd:552$1063.
  creating $alu model for $macc $flatten\P2.$verific$add_681$b17.vhd:546$1061.
  creating $alu model for $macc $flatten\P2.$verific$add_522$b17.vhd:457$1027.
  creating $alu model for $macc $flatten\P2.$verific$add_477$b17.vhd:430$994.
  creating $alu model for $macc $flatten\P2.$verific$add_435$b17.vhd:395$979.
  creating $alu model for $macc $flatten\P2.$verific$add_427$b17.vhd:391$976.
  creating $alu model for $macc $flatten\P2.$verific$add_426$b17.vhd:391$975.
  creating $alu model for $macc $flatten\P2.$verific$add_424$b17.vhd:391$972.
  creating $alu model for $macc $flatten\P2.$verific$add_422$b17.vhd:391$969.
  creating $alu model for $macc $flatten\P2.$verific$add_403$b17.vhd:371$964.
  creating $alu model for $macc $flatten\P2.$verific$add_399$b17.vhd:371$963.
  creating $alu model for $macc $flatten\P2.$verific$add_387$b17.vhd:360$955.
  creating $alu model for $macc $flatten\P2.$verific$add_383$b17.vhd:360$954.
  creating $alu model for $macc $flatten\P2.$verific$add_362$b17.vhd:345$945.
  creating $alu model for $macc $flatten\P2.$verific$add_360$b17.vhd:344$943.
  creating $alu model for $macc $flatten\P2.$verific$add_284$b17.vhd:318$915.
  creating $alu model for $macc $flatten\P2.$verific$add_281$b17.vhd:315$913.
  creating $alu model for $macc $flatten\P2.$verific$add_28$b17.vhd:125$733.
  creating $alu model for $macc $flatten\P2.$verific$add_278$b17.vhd:314$912.
  creating $alu model for $macc $flatten\P2.$verific$add_259$b17.vhd:313$891.
  creating $alu model for $macc $flatten\P2.$verific$add_254$b17.vhd:312$887.
  creating $alu model for $macc $flatten\P2.$verific$add_235$b17.vhd:311$865.
  creating $alu model for $macc $flatten\P2.$verific$add_230$b17.vhd:309$861.
  creating $alu model for $macc $flatten\P2.$verific$add_210$b17.vhd:306$841.
  creating $alu model for $macc $flatten\P2.$verific$add_113$b17.vhd:197$783.
  creating $alu model for $macc $flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117.
  creating $alu model for $macc $flatten\P1.$verific$unary_minus_464$b17.vhd:414$989.
  creating $alu model for $macc $flatten\P1.$verific$unary_minus_287$b17.vhd:320$918.
  creating $alu model for $macc $flatten\P1.$verific$sub_767$b17.vhd:589$1128.
  creating $alu model for $macc $flatten\P1.$verific$sub_744$b17.vhd:563$1107.
  creating $alu model for $macc $flatten\P1.$verific$sub_379$b17.vhd:357$952.
  creating $alu model for $macc $flatten\P1.$verific$sub_378$b17.vhd:357$951.
  creating $alu model for $macc $flatten\P1.$verific$sub_369$b17.vhd:355$947.
  creating $alu model for $macc $flatten\P1.$verific$add_760$b17.vhd:586$1123.
  creating $alu model for $macc $flatten\P1.$verific$add_689$b17.vhd:552$1063.
  creating $alu model for $macc $flatten\P1.$verific$add_681$b17.vhd:546$1061.
  creating $alu model for $macc $flatten\P1.$verific$add_522$b17.vhd:457$1027.
  creating $alu model for $macc $flatten\P1.$verific$add_477$b17.vhd:430$994.
  creating $alu model for $macc $flatten\P1.$verific$add_435$b17.vhd:395$979.
  creating $alu model for $macc $flatten\P1.$verific$add_427$b17.vhd:391$976.
  creating $alu model for $macc $flatten\P1.$verific$add_426$b17.vhd:391$975.
  creating $alu model for $macc $flatten\P1.$verific$add_424$b17.vhd:391$972.
  creating $alu model for $macc $flatten\P1.$verific$add_422$b17.vhd:391$969.
  creating $alu model for $macc $flatten\P1.$verific$add_403$b17.vhd:371$964.
  creating $alu model for $macc $flatten\P1.$verific$add_399$b17.vhd:371$963.
  creating $alu model for $macc $flatten\P1.$verific$add_387$b17.vhd:360$955.
  creating $alu model for $macc $flatten\P1.$verific$add_383$b17.vhd:360$954.
  creating $alu model for $macc $flatten\P1.$verific$add_362$b17.vhd:345$945.
  creating $alu model for $macc $flatten\P1.$verific$add_360$b17.vhd:344$943.
  creating $alu model for $macc $flatten\P1.$verific$add_284$b17.vhd:318$915.
  creating $alu model for $macc $flatten\P1.$verific$add_281$b17.vhd:315$913.
  creating $alu model for $macc $flatten\P1.$verific$add_28$b17.vhd:125$733.
  creating $alu model for $macc $flatten\P1.$verific$add_278$b17.vhd:314$912.
  creating $alu model for $macc $flatten\P1.$verific$add_259$b17.vhd:313$891.
  creating $alu model for $macc $flatten\P1.$verific$add_254$b17.vhd:312$887.
  creating $alu model for $macc $flatten\P1.$verific$add_235$b17.vhd:311$865.
  creating $alu model for $macc $flatten\P1.$verific$add_230$b17.vhd:309$861.
  creating $alu model for $macc $flatten\P1.$verific$add_210$b17.vhd:306$841.
  creating $alu model for $macc $flatten\P1.$verific$add_113$b17.vhd:197$783.
  creating $alu model for $flatten\P1.$verific$LessThan_286$b17.vhd:319$917 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_370$b17.vhd:355$948 ($le): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_373$b17.vhd:356$950 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_397$b17.vhd:370$962 ($le): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_462$b17.vhd:412$987 ($le): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_463$b17.vhd:413$988 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_742$b17.vhd:563$1105 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_745$b17.vhd:563$1108 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_755$b17.vhd:579$1116 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_768$b17.vhd:589$1129 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_771$b17.vhd:597$1131 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_286$b17.vhd:319$917 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_370$b17.vhd:355$948 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_373$b17.vhd:356$950 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_397$b17.vhd:370$962 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_462$b17.vhd:412$987 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_463$b17.vhd:413$988 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_742$b17.vhd:563$1105 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_745$b17.vhd:563$1108 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_755$b17.vhd:579$1116 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_768$b17.vhd:589$1129 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_771$b17.vhd:597$1131 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_286$b17.vhd:319$917 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_370$b17.vhd:355$948 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_373$b17.vhd:356$950 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_397$b17.vhd:370$962 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_462$b17.vhd:412$987 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_463$b17.vhd:413$988 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_742$b17.vhd:563$1105 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_745$b17.vhd:563$1108 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_755$b17.vhd:579$1116 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_768$b17.vhd:589$1129 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_771$b17.vhd:597$1131 ($le): new $alu
  creating $alu model for $verific$LessThan_18$b17.vhd:730$78 ($lt): new $alu
  creating $alu model for $verific$LessThan_44$b17.vhd:748$96 ($lt): merged with $verific$LessThan_18$b17.vhd:730$78.
  creating $alu model for $verific$LessThan_6$b17.vhd:726$67 ($lt): new $alu
  creating $alu model for $verific$LessThan_84$b17.vhd:782$120 ($lt): new $alu
  creating $alu model for $verific$LessThan_85$b17.vhd:782$121 ($lt): new $alu
  creating $alu model for $verific$LessThan_86$b17.vhd:782$122 ($lt): new $alu
  creating $alu cell for $verific$LessThan_86$b17.vhd:782$122: $auto$alumacc.cc:485:replace_alu$4722
  creating $alu cell for $verific$LessThan_85$b17.vhd:782$121: $auto$alumacc.cc:485:replace_alu$4727
  creating $alu cell for $verific$LessThan_84$b17.vhd:782$120: $auto$alumacc.cc:485:replace_alu$4732
  creating $alu cell for $verific$LessThan_6$b17.vhd:726$67: $auto$alumacc.cc:485:replace_alu$4737
  creating $alu cell for $verific$LessThan_18$b17.vhd:730$78, $verific$LessThan_44$b17.vhd:748$96: $auto$alumacc.cc:485:replace_alu$4748
  creating $alu cell for $flatten\P3.$verific$LessThan_771$b17.vhd:597$1131: $auto$alumacc.cc:485:replace_alu$4759
  creating $alu cell for $flatten\P3.$verific$LessThan_768$b17.vhd:589$1129: $auto$alumacc.cc:485:replace_alu$4768
  creating $alu cell for $flatten\P3.$verific$LessThan_755$b17.vhd:579$1116: $auto$alumacc.cc:485:replace_alu$4773
  creating $alu cell for $flatten\P3.$verific$LessThan_745$b17.vhd:563$1108: $auto$alumacc.cc:485:replace_alu$4778
  creating $alu cell for $flatten\P3.$verific$LessThan_742$b17.vhd:563$1105: $auto$alumacc.cc:485:replace_alu$4783
  creating $alu cell for $flatten\P3.$verific$LessThan_463$b17.vhd:413$988: $auto$alumacc.cc:485:replace_alu$4794
  creating $alu cell for $flatten\P3.$verific$LessThan_462$b17.vhd:412$987: $auto$alumacc.cc:485:replace_alu$4799
  creating $alu cell for $flatten\P3.$verific$LessThan_397$b17.vhd:370$962: $auto$alumacc.cc:485:replace_alu$4812
  creating $alu cell for $flatten\P3.$verific$LessThan_373$b17.vhd:356$950: $auto$alumacc.cc:485:replace_alu$4825
  creating $alu cell for $flatten\P3.$verific$LessThan_370$b17.vhd:355$948: $auto$alumacc.cc:485:replace_alu$4830
  creating $alu cell for $flatten\P3.$verific$LessThan_286$b17.vhd:319$917: $auto$alumacc.cc:485:replace_alu$4843
  creating $alu cell for $flatten\P2.$verific$LessThan_771$b17.vhd:597$1131: $auto$alumacc.cc:485:replace_alu$4848
  creating $alu cell for $flatten\P2.$verific$LessThan_768$b17.vhd:589$1129: $auto$alumacc.cc:485:replace_alu$4857
  creating $alu cell for $flatten\P2.$verific$LessThan_755$b17.vhd:579$1116: $auto$alumacc.cc:485:replace_alu$4862
  creating $alu cell for $flatten\P2.$verific$LessThan_745$b17.vhd:563$1108: $auto$alumacc.cc:485:replace_alu$4867
  creating $alu cell for $flatten\P2.$verific$LessThan_742$b17.vhd:563$1105: $auto$alumacc.cc:485:replace_alu$4872
  creating $alu cell for $flatten\P2.$verific$LessThan_463$b17.vhd:413$988: $auto$alumacc.cc:485:replace_alu$4883
  creating $alu cell for $flatten\P2.$verific$LessThan_462$b17.vhd:412$987: $auto$alumacc.cc:485:replace_alu$4888
  creating $alu cell for $flatten\P2.$verific$LessThan_397$b17.vhd:370$962: $auto$alumacc.cc:485:replace_alu$4901
  creating $alu cell for $flatten\P2.$verific$LessThan_373$b17.vhd:356$950: $auto$alumacc.cc:485:replace_alu$4914
  creating $alu cell for $flatten\P2.$verific$LessThan_370$b17.vhd:355$948: $auto$alumacc.cc:485:replace_alu$4919
  creating $alu cell for $flatten\P2.$verific$LessThan_286$b17.vhd:319$917: $auto$alumacc.cc:485:replace_alu$4932
  creating $alu cell for $flatten\P1.$verific$LessThan_771$b17.vhd:597$1131: $auto$alumacc.cc:485:replace_alu$4937
  creating $alu cell for $flatten\P1.$verific$LessThan_768$b17.vhd:589$1129: $auto$alumacc.cc:485:replace_alu$4946
  creating $alu cell for $flatten\P1.$verific$LessThan_755$b17.vhd:579$1116: $auto$alumacc.cc:485:replace_alu$4951
  creating $alu cell for $flatten\P1.$verific$LessThan_745$b17.vhd:563$1108: $auto$alumacc.cc:485:replace_alu$4956
  creating $alu cell for $flatten\P1.$verific$LessThan_742$b17.vhd:563$1105: $auto$alumacc.cc:485:replace_alu$4961
  creating $alu cell for $flatten\P1.$verific$LessThan_463$b17.vhd:413$988: $auto$alumacc.cc:485:replace_alu$4972
  creating $alu cell for $flatten\P1.$verific$LessThan_462$b17.vhd:412$987: $auto$alumacc.cc:485:replace_alu$4977
  creating $alu cell for $flatten\P1.$verific$LessThan_397$b17.vhd:370$962: $auto$alumacc.cc:485:replace_alu$4990
  creating $alu cell for $flatten\P1.$verific$LessThan_373$b17.vhd:356$950: $auto$alumacc.cc:485:replace_alu$5003
  creating $alu cell for $flatten\P1.$verific$LessThan_370$b17.vhd:355$948: $auto$alumacc.cc:485:replace_alu$5008
  creating $alu cell for $flatten\P1.$verific$LessThan_286$b17.vhd:319$917: $auto$alumacc.cc:485:replace_alu$5021
  creating $alu cell for $flatten\P1.$verific$add_113$b17.vhd:197$783: $auto$alumacc.cc:485:replace_alu$5026
  creating $alu cell for $flatten\P1.$verific$add_210$b17.vhd:306$841: $auto$alumacc.cc:485:replace_alu$5029
  creating $alu cell for $flatten\P1.$verific$add_230$b17.vhd:309$861: $auto$alumacc.cc:485:replace_alu$5032
  creating $alu cell for $flatten\P1.$verific$add_235$b17.vhd:311$865: $auto$alumacc.cc:485:replace_alu$5035
  creating $alu cell for $flatten\P1.$verific$add_254$b17.vhd:312$887: $auto$alumacc.cc:485:replace_alu$5038
  creating $alu cell for $flatten\P1.$verific$add_259$b17.vhd:313$891: $auto$alumacc.cc:485:replace_alu$5041
  creating $alu cell for $flatten\P1.$verific$add_278$b17.vhd:314$912: $auto$alumacc.cc:485:replace_alu$5044
  creating $alu cell for $flatten\P1.$verific$add_28$b17.vhd:125$733: $auto$alumacc.cc:485:replace_alu$5047
  creating $alu cell for $flatten\P1.$verific$add_281$b17.vhd:315$913: $auto$alumacc.cc:485:replace_alu$5050
  creating $alu cell for $flatten\P1.$verific$add_284$b17.vhd:318$915: $auto$alumacc.cc:485:replace_alu$5053
  creating $alu cell for $flatten\P1.$verific$add_360$b17.vhd:344$943: $auto$alumacc.cc:485:replace_alu$5056
  creating $alu cell for $flatten\P1.$verific$add_362$b17.vhd:345$945: $auto$alumacc.cc:485:replace_alu$5059
  creating $alu cell for $flatten\P1.$verific$add_383$b17.vhd:360$954: $auto$alumacc.cc:485:replace_alu$5062
  creating $alu cell for $flatten\P1.$verific$add_387$b17.vhd:360$955: $auto$alumacc.cc:485:replace_alu$5065
  creating $alu cell for $flatten\P1.$verific$add_399$b17.vhd:371$963: $auto$alumacc.cc:485:replace_alu$5068
  creating $alu cell for $flatten\P1.$verific$add_403$b17.vhd:371$964: $auto$alumacc.cc:485:replace_alu$5071
  creating $alu cell for $flatten\P1.$verific$add_422$b17.vhd:391$969: $auto$alumacc.cc:485:replace_alu$5074
  creating $alu cell for $flatten\P1.$verific$add_424$b17.vhd:391$972: $auto$alumacc.cc:485:replace_alu$5077
  creating $alu cell for $flatten\P1.$verific$add_426$b17.vhd:391$975: $auto$alumacc.cc:485:replace_alu$5080
  creating $alu cell for $flatten\P1.$verific$add_427$b17.vhd:391$976: $auto$alumacc.cc:485:replace_alu$5083
  creating $alu cell for $flatten\P1.$verific$add_435$b17.vhd:395$979: $auto$alumacc.cc:485:replace_alu$5086
  creating $alu cell for $flatten\P1.$verific$add_477$b17.vhd:430$994: $auto$alumacc.cc:485:replace_alu$5089
  creating $alu cell for $flatten\P1.$verific$add_522$b17.vhd:457$1027: $auto$alumacc.cc:485:replace_alu$5092
  creating $alu cell for $flatten\P1.$verific$add_681$b17.vhd:546$1061: $auto$alumacc.cc:485:replace_alu$5095
  creating $alu cell for $flatten\P1.$verific$add_689$b17.vhd:552$1063: $auto$alumacc.cc:485:replace_alu$5098
  creating $alu cell for $flatten\P1.$verific$add_760$b17.vhd:586$1123: $auto$alumacc.cc:485:replace_alu$5101
  creating $alu cell for $flatten\P1.$verific$sub_369$b17.vhd:355$947: $auto$alumacc.cc:485:replace_alu$5104
  creating $alu cell for $flatten\P1.$verific$sub_378$b17.vhd:357$951: $auto$alumacc.cc:485:replace_alu$5107
  creating $alu cell for $flatten\P1.$verific$sub_379$b17.vhd:357$952: $auto$alumacc.cc:485:replace_alu$5110
  creating $alu cell for $flatten\P1.$verific$sub_744$b17.vhd:563$1107: $auto$alumacc.cc:485:replace_alu$5113
  creating $alu cell for $flatten\P1.$verific$sub_767$b17.vhd:589$1128: $auto$alumacc.cc:485:replace_alu$5116
  creating $alu cell for $flatten\P1.$verific$unary_minus_287$b17.vhd:320$918: $auto$alumacc.cc:485:replace_alu$5119
  creating $alu cell for $flatten\P1.$verific$unary_minus_464$b17.vhd:414$989: $auto$alumacc.cc:485:replace_alu$5122
  creating $alu cell for $flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117: $auto$alumacc.cc:485:replace_alu$5125
  creating $alu cell for $flatten\P2.$verific$add_113$b17.vhd:197$783: $auto$alumacc.cc:485:replace_alu$5128
  creating $alu cell for $flatten\P2.$verific$add_210$b17.vhd:306$841: $auto$alumacc.cc:485:replace_alu$5131
  creating $alu cell for $flatten\P2.$verific$add_230$b17.vhd:309$861: $auto$alumacc.cc:485:replace_alu$5134
  creating $alu cell for $flatten\P2.$verific$add_235$b17.vhd:311$865: $auto$alumacc.cc:485:replace_alu$5137
  creating $alu cell for $flatten\P2.$verific$add_254$b17.vhd:312$887: $auto$alumacc.cc:485:replace_alu$5140
  creating $alu cell for $flatten\P2.$verific$add_259$b17.vhd:313$891: $auto$alumacc.cc:485:replace_alu$5143
  creating $alu cell for $flatten\P2.$verific$add_278$b17.vhd:314$912: $auto$alumacc.cc:485:replace_alu$5146
  creating $alu cell for $flatten\P2.$verific$add_28$b17.vhd:125$733: $auto$alumacc.cc:485:replace_alu$5149
  creating $alu cell for $flatten\P2.$verific$add_281$b17.vhd:315$913: $auto$alumacc.cc:485:replace_alu$5152
  creating $alu cell for $flatten\P2.$verific$add_284$b17.vhd:318$915: $auto$alumacc.cc:485:replace_alu$5155
  creating $alu cell for $flatten\P2.$verific$add_360$b17.vhd:344$943: $auto$alumacc.cc:485:replace_alu$5158
  creating $alu cell for $flatten\P2.$verific$add_362$b17.vhd:345$945: $auto$alumacc.cc:485:replace_alu$5161
  creating $alu cell for $flatten\P2.$verific$add_383$b17.vhd:360$954: $auto$alumacc.cc:485:replace_alu$5164
  creating $alu cell for $flatten\P2.$verific$add_387$b17.vhd:360$955: $auto$alumacc.cc:485:replace_alu$5167
  creating $alu cell for $flatten\P2.$verific$add_399$b17.vhd:371$963: $auto$alumacc.cc:485:replace_alu$5170
  creating $alu cell for $flatten\P2.$verific$add_403$b17.vhd:371$964: $auto$alumacc.cc:485:replace_alu$5173
  creating $alu cell for $flatten\P2.$verific$add_422$b17.vhd:391$969: $auto$alumacc.cc:485:replace_alu$5176
  creating $alu cell for $flatten\P2.$verific$add_424$b17.vhd:391$972: $auto$alumacc.cc:485:replace_alu$5179
  creating $alu cell for $flatten\P2.$verific$add_426$b17.vhd:391$975: $auto$alumacc.cc:485:replace_alu$5182
  creating $alu cell for $flatten\P2.$verific$add_427$b17.vhd:391$976: $auto$alumacc.cc:485:replace_alu$5185
  creating $alu cell for $flatten\P2.$verific$add_435$b17.vhd:395$979: $auto$alumacc.cc:485:replace_alu$5188
  creating $alu cell for $flatten\P2.$verific$add_477$b17.vhd:430$994: $auto$alumacc.cc:485:replace_alu$5191
  creating $alu cell for $flatten\P2.$verific$add_522$b17.vhd:457$1027: $auto$alumacc.cc:485:replace_alu$5194
  creating $alu cell for $flatten\P2.$verific$add_681$b17.vhd:546$1061: $auto$alumacc.cc:485:replace_alu$5197
  creating $alu cell for $flatten\P2.$verific$add_689$b17.vhd:552$1063: $auto$alumacc.cc:485:replace_alu$5200
  creating $alu cell for $flatten\P2.$verific$add_760$b17.vhd:586$1123: $auto$alumacc.cc:485:replace_alu$5203
  creating $alu cell for $flatten\P2.$verific$sub_369$b17.vhd:355$947: $auto$alumacc.cc:485:replace_alu$5206
  creating $alu cell for $flatten\P2.$verific$sub_378$b17.vhd:357$951: $auto$alumacc.cc:485:replace_alu$5209
  creating $alu cell for $flatten\P2.$verific$sub_379$b17.vhd:357$952: $auto$alumacc.cc:485:replace_alu$5212
  creating $alu cell for $flatten\P2.$verific$sub_744$b17.vhd:563$1107: $auto$alumacc.cc:485:replace_alu$5215
  creating $alu cell for $flatten\P2.$verific$sub_767$b17.vhd:589$1128: $auto$alumacc.cc:485:replace_alu$5218
  creating $alu cell for $flatten\P2.$verific$unary_minus_287$b17.vhd:320$918: $auto$alumacc.cc:485:replace_alu$5221
  creating $alu cell for $flatten\P2.$verific$unary_minus_464$b17.vhd:414$989: $auto$alumacc.cc:485:replace_alu$5224
  creating $alu cell for $flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117: $auto$alumacc.cc:485:replace_alu$5227
  creating $alu cell for $flatten\P3.$verific$add_113$b17.vhd:197$783: $auto$alumacc.cc:485:replace_alu$5230
  creating $alu cell for $flatten\P3.$verific$add_210$b17.vhd:306$841: $auto$alumacc.cc:485:replace_alu$5233
  creating $alu cell for $flatten\P3.$verific$add_230$b17.vhd:309$861: $auto$alumacc.cc:485:replace_alu$5236
  creating $alu cell for $flatten\P3.$verific$add_254$b17.vhd:312$887: $auto$alumacc.cc:485:replace_alu$5239
  creating $alu cell for $flatten\P3.$verific$add_278$b17.vhd:314$912: $auto$alumacc.cc:485:replace_alu$5242
  creating $alu cell for $flatten\P3.$verific$add_28$b17.vhd:125$733: $auto$alumacc.cc:485:replace_alu$5245
  creating $alu cell for $flatten\P3.$verific$add_281$b17.vhd:315$913: $auto$alumacc.cc:485:replace_alu$5248
  creating $alu cell for $flatten\P3.$verific$add_284$b17.vhd:318$915: $auto$alumacc.cc:485:replace_alu$5251
  creating $alu cell for $flatten\P3.$verific$add_360$b17.vhd:344$943: $auto$alumacc.cc:485:replace_alu$5254
  creating $alu cell for $flatten\P3.$verific$add_362$b17.vhd:345$945: $auto$alumacc.cc:485:replace_alu$5257
  creating $alu cell for $flatten\P3.$verific$add_383$b17.vhd:360$954: $auto$alumacc.cc:485:replace_alu$5260
  creating $alu cell for $flatten\P3.$verific$add_387$b17.vhd:360$955: $auto$alumacc.cc:485:replace_alu$5263
  creating $alu cell for $flatten\P3.$verific$add_399$b17.vhd:371$963: $auto$alumacc.cc:485:replace_alu$5266
  creating $alu cell for $flatten\P3.$verific$add_403$b17.vhd:371$964: $auto$alumacc.cc:485:replace_alu$5269
  creating $alu cell for $flatten\P3.$verific$add_422$b17.vhd:391$969: $auto$alumacc.cc:485:replace_alu$5272
  creating $alu cell for $flatten\P3.$verific$add_424$b17.vhd:391$972: $auto$alumacc.cc:485:replace_alu$5275
  creating $alu cell for $flatten\P3.$verific$add_426$b17.vhd:391$975: $auto$alumacc.cc:485:replace_alu$5278
  creating $alu cell for $flatten\P3.$verific$add_427$b17.vhd:391$976: $auto$alumacc.cc:485:replace_alu$5281
  creating $alu cell for $flatten\P3.$verific$add_435$b17.vhd:395$979: $auto$alumacc.cc:485:replace_alu$5284
  creating $alu cell for $flatten\P3.$verific$add_477$b17.vhd:430$994: $auto$alumacc.cc:485:replace_alu$5287
  creating $alu cell for $flatten\P3.$verific$add_522$b17.vhd:457$1027: $auto$alumacc.cc:485:replace_alu$5290
  creating $alu cell for $flatten\P3.$verific$add_681$b17.vhd:546$1061: $auto$alumacc.cc:485:replace_alu$5293
  creating $alu cell for $flatten\P3.$verific$add_689$b17.vhd:552$1063: $auto$alumacc.cc:485:replace_alu$5296
  creating $alu cell for $flatten\P3.$verific$add_760$b17.vhd:586$1123: $auto$alumacc.cc:485:replace_alu$5299
  creating $alu cell for $flatten\P3.$verific$sub_369$b17.vhd:355$947: $auto$alumacc.cc:485:replace_alu$5302
  creating $alu cell for $flatten\P3.$verific$sub_378$b17.vhd:357$951: $auto$alumacc.cc:485:replace_alu$5305
  creating $alu cell for $flatten\P3.$verific$sub_379$b17.vhd:357$952: $auto$alumacc.cc:485:replace_alu$5308
  creating $alu cell for $flatten\P3.$verific$sub_744$b17.vhd:563$1107: $auto$alumacc.cc:485:replace_alu$5311
  creating $alu cell for $flatten\P3.$verific$sub_767$b17.vhd:589$1128: $auto$alumacc.cc:485:replace_alu$5314
  creating $alu cell for $flatten\P3.$verific$unary_minus_287$b17.vhd:320$918: $auto$alumacc.cc:485:replace_alu$5317
  creating $alu cell for $flatten\P3.$verific$unary_minus_464$b17.vhd:414$989: $auto$alumacc.cc:485:replace_alu$5320
  creating $alu cell for $flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117: $auto$alumacc.cc:485:replace_alu$5323
  created 138 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~27 debug messages>

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff

3.30. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$3758 ($adffe) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1812 [31], Q = \P1.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$3034 ($adffe) from module b17 (D = $auto$wreduce.cc:455:run$4573 [31], Q = \P2.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$2310 ($adffe) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1812 [31], Q = \P3.rEIP [31]).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 17 unused cells and 67 unused wires.
<suppressed ~20 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_muxtree

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$5364: { $auto$opt_dff.cc:194:make_patterns_logic$2277 $auto$opt_dff.cc:194:make_patterns_logic$2281 $auto$opt_dff.cc:194:make_patterns_logic$2283 $auto$opt_dff.cc:194:make_patterns_logic$2271 $auto$opt_dff.cc:194:make_patterns_logic$2273 $auto$opt_dff.cc:194:make_patterns_logic$5353 $auto$opt_dff.cc:194:make_patterns_logic$5355 $auto$opt_dff.cc:194:make_patterns_logic$5357 $auto$opt_dff.cc:194:make_patterns_logic$5359 $auto$opt_dff.cc:194:make_patterns_logic$5361 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$5338: { $auto$opt_dff.cc:194:make_patterns_logic$5327 $auto$opt_dff.cc:194:make_patterns_logic$5329 $auto$opt_dff.cc:194:make_patterns_logic$5331 $auto$opt_dff.cc:194:make_patterns_logic$3721 $auto$opt_dff.cc:194:make_patterns_logic$3723 $auto$opt_dff.cc:194:make_patterns_logic$3727 $auto$opt_dff.cc:194:make_patterns_logic$3729 $auto$opt_dff.cc:194:make_patterns_logic$3731 $auto$opt_dff.cc:194:make_patterns_logic$5335 $auto$opt_dff.cc:194:make_patterns_logic$5333 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$5351: { $auto$opt_dff.cc:194:make_patterns_logic$5340 $auto$opt_dff.cc:194:make_patterns_logic$5342 $auto$opt_dff.cc:194:make_patterns_logic$5344 $auto$opt_dff.cc:194:make_patterns_logic$5346 $auto$opt_dff.cc:194:make_patterns_logic$5348 $auto$opt_dff.cc:194:make_patterns_logic$3001 $auto$opt_dff.cc:194:make_patterns_logic$2997 $auto$opt_dff.cc:194:make_patterns_logic$2995 $auto$opt_dff.cc:194:make_patterns_logic$3007 $auto$opt_dff.cc:194:make_patterns_logic$3005 }
  Optimizing cells in module \b17.
Performed a total of 3 changes.

yosys> opt_merge

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_share

3.36. Executing OPT_SHARE pass.

yosys> opt_dff

3.37. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 3 unused cells and 9 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_muxtree

3.40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.41. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.43. Executing OPT_SHARE pass.

yosys> opt_dff

3.44. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
MAX OPT ITERATION = 3

yosys> stat

3.47. Printing statistics.

=== b17 ===

   Number of wires:               2498
   Number of wire bits:          36761
   Number of public wires:         199
   Number of public wire bits:    1930
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2630
     $adff                          10
     $adffe                        140
     $alu                          136
     $and                           87
     $eq                            66
     $logic_not                      6
     $mux                         1586
     $ne                           210
     $not                           70
     $or                            32
     $pmux                          51
     $reduce_and                   134
     $reduce_bool                   13
     $reduce_or                     77
     $shl                           12


yosys> memory -nomap

3.48. Executing MEMORY pass.

yosys> opt_mem

3.48.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.48.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.48.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.48.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.48.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.48.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> memory_share

3.48.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.48.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.48.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> memory_collect

3.48.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.49. Printing statistics.

=== b17 ===

   Number of wires:               2498
   Number of wire bits:          36761
   Number of public wires:         199
   Number of public wire bits:    1930
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2630
     $adff                          10
     $adffe                        140
     $alu                          136
     $and                           87
     $eq                            66
     $logic_not                      6
     $mux                         1586
     $ne                           210
     $not                           70
     $or                            32
     $pmux                          51
     $reduce_and                   134
     $reduce_bool                   13
     $reduce_or                     77
     $shl                           12


yosys> muxpack

3.50. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1293 debug messages>

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> pmuxtree

3.52. Executing PMUXTREE pass.

yosys> muxpack

3.53. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$6001 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$6003 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5975 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5977 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5853 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5855 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5839 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5841 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5767 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5769 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5741 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5743 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5619 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5621 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5605 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5607 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5533 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5535 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5507 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5509 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5385 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5387 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5371 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5373 to a pmux with 2 cases.
Converted 24 (p)mux cells into 12 pmux cells.
<suppressed ~1461 debug messages>

yosys> memory_map

3.54. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.55. Printing statistics.

=== b17 ===

   Number of wires:               2849
   Number of wire bits:          39821
   Number of public wires:         199
   Number of public wire bits:    1930
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2918
     $adff                          10
     $adffe                        140
     $alu                          136
     $and                           87
     $eq                            66
     $logic_not                      6
     $mux                         1754
     $ne                           210
     $not                          121
     $or                            80
     $pmux                          12
     $reduce_and                   134
     $reduce_bool                   13
     $reduce_or                    137
     $shl                           12


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.56. Executing TECHMAP pass (map to technology primitives).

3.56.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.56.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.56.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:0c58e37f7f9ab9c08bb604a660a738f4cdfdf6a8$paramod$0c53878c2ab6a84f047b5c15f705bf752551700e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod$e891e6b399cf52748460a311fafe476815d24bd7\_90_alu for cells of type $alu.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_90_alu for cells of type $alu.
Using template $paramod$653d0dc5a667330298513325d0bd1def0e6c1128\_90_alu for cells of type $alu.
Using template $paramod$354e377aaa263356a1a43d04ca847f8b92483a2a\_80_rs_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_90_alu for cells of type $alu.
Using template $paramod$2c4d537db249d5ee7774cabca037a7502075cb7a\_80_rs_alu for cells of type $alu.
Using template $paramod$076c9a7a3f037230073fe14dd4865d470cb48917\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using template $paramod$bfceb922395790c0ce92e9f9b5b428d4fc72cc30\_90_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_90_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_90_alu for cells of type $alu.
Using template $paramod$79fc87901d7fd8aaad689b5406671422f5fa25b9\_80_rs_alu for cells of type $alu.
Using template $paramod$63a3f1ffa662be02d3403b533885c56d18ebe02a\_80_rs_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~14657 debug messages>

yosys> stat

3.57. Printing statistics.

=== b17 ===

   Number of wires:              13668
   Number of wire bits:         241738
   Number of public wires:         199
   Number of public wire bits:    1930
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              43358
     $_AND_                       6683
     $_DFFE_PP0P_                 1289
     $_DFF_PP0_                     25
     $_MUX_                      21491
     $_NOT_                       2492
     $_OR_                        5091
     $_XOR_                       5627
     adder_carry                   660


yosys> opt_expr

3.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~13669 debug messages>

yosys> opt_merge -nomux

3.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~14271 debug messages>
Removed a total of 4757 cells.

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff

3.64. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$30828 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1850 [0], Q = \P1.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$22665 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1850 [0], Q = \P2.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$14430 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1850 [0], Q = \P3.P1.InstAddrPointer [0]).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 1967 unused cells and 10059 unused wires.
<suppressed ~1968 debug messages>

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~558 debug messages>

yosys> opt_muxtree

3.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~117 debug messages>
Removed a total of 39 cells.

yosys> opt_share

3.70. Executing OPT_SHARE pass.

yosys> opt_dff

3.71. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$30964 ($_DFF_PP0_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1831 [0], Q = \P1.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$22801 ($_DFF_PP0_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1831 [0], Q = \P2.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$14591 ($_DFF_PP0_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1831 [0], Q = \P3.P1.State2 [0]).

yosys> opt_clean

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 3 unused cells and 163 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~15 debug messages>

yosys> opt_muxtree

3.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_share

3.77. Executing OPT_SHARE pass.

yosys> opt_dff

3.78. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff

3.85. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
MAX OPT ITERATION = 4

yosys> opt -fast -full

3.88. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.88.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~9177 debug messages>

yosys> opt_merge

3.88.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

yosys> opt_dff

3.88.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$7785 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1413 [0], Q = \P1.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$9597 ($_DFFE_PP0P_) from module b17 (D = $auto$wreduce.cc:455:run$4614 [0], Q = \P3.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$19460 ($_DFFE_PP0P_) from module b17 (D = $auto$wreduce.cc:455:run$4538 [0], Q = \P2.P1.InstQueueWr_Addr [0]).

yosys> opt_clean

3.88.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 460 unused wires.
<suppressed ~1 debug messages>

3.88.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.88.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~78 debug messages>

yosys> opt_merge

3.88.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

yosys> opt_dff

3.88.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$9132 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [31], Q = \P3.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$9131 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [30], Q = \P3.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$9130 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [29], Q = \P3.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$9129 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [28], Q = \P3.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$9128 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [27], Q = \P3.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$9127 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [26], Q = \P3.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$9126 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [25], Q = \P3.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$9125 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [24], Q = \P3.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$9124 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [23], Q = \P3.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$9123 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [22], Q = \P3.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$9122 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [21], Q = \P3.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$9121 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [20], Q = \P3.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$9120 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [19], Q = \P3.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$9119 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [18], Q = \P3.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$9118 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [17], Q = \P3.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$9117 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [16], Q = \P3.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$9116 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [15], Q = \P3.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$9115 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [14], Q = \P3.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$9114 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [13], Q = \P3.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$9113 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [12], Q = \P3.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$9112 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [11], Q = \P3.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$9111 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [10], Q = \P3.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$9110 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [9], Q = \P3.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$9109 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [8], Q = \P3.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$9108 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [7], Q = \P3.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$9107 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [6], Q = \P3.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$9106 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [5], Q = \P3.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$9105 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [4], Q = \P3.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$9104 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [3], Q = \P3.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$9103 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [2], Q = \P3.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$9102 ($_DFFE_PP0P_) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1847 [1], Q = \P3.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$7349 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [31], Q = \P1.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$7348 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [30], Q = \P1.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$7347 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [29], Q = \P1.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$7346 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [28], Q = \P1.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$7345 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [27], Q = \P1.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$7344 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [26], Q = \P1.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$7343 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [25], Q = \P1.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$7342 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [24], Q = \P1.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$7341 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [23], Q = \P1.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$7340 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [22], Q = \P1.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$7339 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [21], Q = \P1.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$7338 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [20], Q = \P1.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$7337 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [19], Q = \P1.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$7336 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [18], Q = \P1.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$7335 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [17], Q = \P1.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$7334 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [16], Q = \P1.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$7333 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [15], Q = \P1.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$7332 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [14], Q = \P1.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$7331 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [13], Q = \P1.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$7330 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [12], Q = \P1.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$7329 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [11], Q = \P1.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$7328 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [10], Q = \P1.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$7327 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [9], Q = \P1.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$7326 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [8], Q = \P1.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$7325 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [7], Q = \P1.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$7324 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [6], Q = \P1.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$7323 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [5], Q = \P1.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$7322 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [4], Q = \P1.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$7321 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [3], Q = \P1.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$7320 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [2], Q = \P1.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$7319 ($_DFFE_PP0P_) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1847 [1], Q = \P1.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$20881 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [31], Q = \P2.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$20880 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [30], Q = \P2.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$20879 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [29], Q = \P2.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$20878 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [28], Q = \P2.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$20877 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [27], Q = \P2.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$20876 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [26], Q = \P2.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$20875 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [25], Q = \P2.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$20874 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [24], Q = \P2.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$20873 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [23], Q = \P2.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$20872 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [22], Q = \P2.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$20871 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [21], Q = \P2.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$20870 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [20], Q = \P2.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$20869 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [19], Q = \P2.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$20868 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [18], Q = \P2.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$20867 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [17], Q = \P2.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$20866 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [16], Q = \P2.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$20865 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [15], Q = \P2.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$20864 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [14], Q = \P2.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$20863 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [13], Q = \P2.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$20862 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [12], Q = \P2.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$20861 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [11], Q = \P2.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$20860 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [10], Q = \P2.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$20859 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [9], Q = \P2.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$20858 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [8], Q = \P2.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$20857 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [7], Q = \P2.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$20856 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [6], Q = \P2.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$20855 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [5], Q = \P2.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$20854 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [4], Q = \P2.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$20853 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [3], Q = \P2.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$20852 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [2], Q = \P2.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$20851 ($_DFFE_PP0P_) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1847 [1], Q = \P2.P1.InstAddrPointer [1]).

yosys> opt_clean

3.88.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 201 unused wires.
<suppressed ~1 debug messages>

3.88.10. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.88.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~465 debug messages>

yosys> opt_merge

3.88.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~1920 debug messages>
Removed a total of 640 cells.

yosys> opt_dff

3.88.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.88.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 645 unused wires.
<suppressed ~1 debug messages>

3.88.15. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.89. Executing TECHMAP pass (map to technology primitives).

3.89.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -sat

3.90. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.90.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.90.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.90.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.90.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.90.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.90.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.90.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.90.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.90.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.91. Executing ABC pass (technology mapping using ABC).

3.91.1. Summary of detected clock domains:
  62 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2763, arst=\reset, srst={ }
  62 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4211, arst=\reset, srst={ }
  54 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2285, arst=\reset, srst={ }
  578 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$56980, arst=\reset, srst={ }
  572 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$56391, arst=\reset, srst={ }
  576 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$55802, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$55775, arst=\reset, srst={ }
  17 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$55747, arst=\reset, srst={ }
  17 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$55719, arst=\reset, srst={ }
  432 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$2353, arst=\reset, srst={ }
  456 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$3077, arst=\reset, srst={ }
  456 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$3801, arst=\reset, srst={ }
  41 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$55586, arst=\reset, srst={ }
  40 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$55530, arst=\reset, srst={ }
  51 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$55474, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3820, arst=\reset, srst={ }
  156 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\reset, srst={ }
  109 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3881, arst=\reset, srst={ }
  38 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3939, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3973, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4007, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4024, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4058, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4075, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4092, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4126, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4160, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4177, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\reset, srst={ }
  383 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3498, arst=\reset, srst={ }
  46 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3922, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\reset, srst={ }
  547 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\reset, srst={ }
  438 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4339, arst=\reset, srst={ }
  184 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4360, arst=\reset, srst={ }
  3 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4391, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4408, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$4411, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3775, arst=\reset, srst={ }
  90 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4427, arst=\reset, srst={ }
  4 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$4421, arst=\reset, srst={ }
  614 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3786, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2452, arst=\reset, srst={ }
  263 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2469, arst=\reset, srst={ }
  255 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3032, arst=\reset, srst={ }
  215 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2308, arst=\reset, srst={ }
  212 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$2258, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$5363, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3176, arst=\reset, srst={ }
  233 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3193, arst=\reset, srst={ }
  556 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3062, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3079, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3096, arst=\reset, srst={ }
  159 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3115, arst=\reset, srst={ }
  107 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3157, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3215, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3232, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3266, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3283, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3334, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3385, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3419, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3436, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3453, arst=\reset, srst={ }
  36 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\reset, srst={ }
  350 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2774, arst=\reset, srst={ }
  40 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3198, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3572, arst=\reset, srst={ }
  552 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3592, arst=\reset, srst={ }
  431 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3615, arst=\reset, srst={ }
  152 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\reset, srst={ }
  3 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3667, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$3687, arst=\reset, srst={ }
  19 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3051, arst=\reset, srst={ }
  125 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3703, arst=\reset, srst={ }
  4 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$3697, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3733, arst=\reset, srst={ }
  55 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3487, arst=\reset, srst={ }
  250 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4222, arst=\reset, srst={ }
  266 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2338, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2355, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\reset, srst={ }
  143 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2391, arst=\reset, srst={ }
  96 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2433, arst=\reset, srst={ }
  2973 cells in clk=\clock, en={ }, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2491, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2508, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2542, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2559, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2576, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2593, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2610, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2627, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2644, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2661, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2695, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2712, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2729, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2746, arst=\reset, srst={ }
  552 cells in clk=\clock, en=$verific$n277$31, arst=\reset, srst={ }
  40 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2474, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2848, arst=\reset, srst={ }
  552 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2868, arst=\reset, srst={ }
  382 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2891, arst=\reset, srst={ }
  156 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\reset, srst={ }
  3 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2943, arst=\reset, srst={ }
  9 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2960, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$2963, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2979, arst=\reset, srst={ }
  4 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$2973, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3009, arst=\reset, srst={ }
  186 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$5350, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\reset, srst={ }
  200 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3917, arst=\reset, srst={ }

3.91.2. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2763, asynchronously reset by \reset
Extracted 62 gates and 85 wires to a netlist network with 22 inputs and 38 outputs.

3.91.2.1. Executing ABC.

3.91.3. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4211, asynchronously reset by \reset
Extracted 62 gates and 85 wires to a netlist network with 22 inputs and 38 outputs.

3.91.3.1. Executing ABC.

3.91.4. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2285, asynchronously reset by \reset
Extracted 48 gates and 85 wires to a netlist network with 35 inputs and 19 outputs.

3.91.4.1. Executing ABC.

3.91.5. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$56980, asynchronously reset by \reset
Extracted 578 gates and 696 wires to a netlist network with 118 inputs and 98 outputs.

3.91.5.1. Executing ABC.

3.91.6. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$56391, asynchronously reset by \reset
Extracted 572 gates and 684 wires to a netlist network with 112 inputs and 97 outputs.

3.91.6.1. Executing ABC.

3.91.7. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$55802, asynchronously reset by \reset
Extracted 576 gates and 692 wires to a netlist network with 116 inputs and 96 outputs.

3.91.7.1. Executing ABC.

3.91.8. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$55775, asynchronously reset by \reset
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 16 outputs.

3.91.8.1. Executing ABC.

3.91.9. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$55747, asynchronously reset by \reset
Extracted 17 gates and 27 wires to a netlist network with 9 inputs and 14 outputs.

3.91.9.1. Executing ABC.

3.91.10. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$55719, asynchronously reset by \reset
Extracted 17 gates and 27 wires to a netlist network with 9 inputs and 14 outputs.

3.91.10.1. Executing ABC.

3.91.11. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$2353, asynchronously reset by \reset
Extracted 342 gates and 623 wires to a netlist network with 279 inputs and 133 outputs.

3.91.11.1. Executing ABC.

3.91.12. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3077, asynchronously reset by \reset
Extracted 366 gates and 646 wires to a netlist network with 278 inputs and 135 outputs.

3.91.12.1. Executing ABC.

3.91.13. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3801, asynchronously reset by \reset
Extracted 366 gates and 646 wires to a netlist network with 278 inputs and 135 outputs.

3.91.13.1. Executing ABC.

3.91.14. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$55586, asynchronously reset by \reset
Extracted 41 gates and 76 wires to a netlist network with 34 inputs and 10 outputs.

3.91.14.1. Executing ABC.

3.91.15. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$55530, asynchronously reset by \reset
Extracted 40 gates and 76 wires to a netlist network with 35 inputs and 10 outputs.

3.91.15.1. Executing ABC.

3.91.16. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$55474, asynchronously reset by \reset
Extracted 51 gates and 94 wires to a netlist network with 42 inputs and 12 outputs.

3.91.16.1. Executing ABC.

3.91.17. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \reset
Extracted 22 gates and 44 wires to a netlist network with 22 inputs and 10 outputs.

3.91.17.1. Executing ABC.

3.91.18. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3803, asynchronously reset by \reset
Extracted 20 gates and 39 wires to a netlist network with 18 inputs and 12 outputs.

3.91.18.1. Executing ABC.

3.91.19. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3820, asynchronously reset by \reset
Extracted 15 gates and 26 wires to a netlist network with 10 inputs and 6 outputs.

3.91.19.1. Executing ABC.

3.91.20. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 156 gates and 242 wires to a netlist network with 85 inputs and 39 outputs.

3.91.20.1. Executing ABC.

3.91.21. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3881, asynchronously reset by \reset
Extracted 103 gates and 187 wires to a netlist network with 83 inputs and 11 outputs.

3.91.21.1. Executing ABC.

3.91.22. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3939, asynchronously reset by \reset
Extracted 38 gates and 70 wires to a netlist network with 32 inputs and 25 outputs.

3.91.22.1. Executing ABC.

3.91.23. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \reset
Extracted 23 gates and 47 wires to a netlist network with 24 inputs and 19 outputs.

3.91.23.1. Executing ABC.

3.91.24. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3973, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.91.24.1. Executing ABC.

3.91.25. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.25.1. Executing ABC.

3.91.26. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4007, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.91.26.1. Executing ABC.

3.91.27. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4024, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.27.1. Executing ABC.

3.91.28. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.91.28.1. Executing ABC.

3.91.29. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4058, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.29.1. Executing ABC.

3.91.30. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4075, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.91.30.1. Executing ABC.

3.91.31. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4092, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.91.31.1. Executing ABC.

3.91.32. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.32.1. Executing ABC.

3.91.33. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4126, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.91.33.1. Executing ABC.

3.91.34. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.34.1. Executing ABC.

3.91.35. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4160, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.91.35.1. Executing ABC.

3.91.36. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4177, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.36.1. Executing ABC.

3.91.37. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \reset
Extracted 39 gates and 69 wires to a netlist network with 29 inputs and 34 outputs.

3.91.37.1. Executing ABC.

3.91.38. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3498, asynchronously reset by \reset
Extracted 383 gates and 559 wires to a netlist network with 175 inputs and 188 outputs.

3.91.38.1. Executing ABC.

3.91.39. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3922, asynchronously reset by \reset
Extracted 46 gates and 74 wires to a netlist network with 26 inputs and 12 outputs.

3.91.39.1. Executing ABC.

3.91.40. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \reset
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 3 outputs.

3.91.40.1. Executing ABC.

3.91.41. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \reset
Extracted 515 gates and 728 wires to a netlist network with 212 inputs and 155 outputs.

3.91.41.1. Executing ABC.

3.91.42. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4339, asynchronously reset by \reset
Extracted 438 gates and 545 wires to a netlist network with 106 inputs and 81 outputs.

3.91.42.1. Executing ABC.

3.91.43. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4360, asynchronously reset by \reset
Extracted 184 gates and 262 wires to a netlist network with 78 inputs and 34 outputs.

3.91.43.1. Executing ABC.

3.91.44. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4391, asynchronously reset by \reset
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.91.44.1. Executing ABC.

3.91.45. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4408, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 3 outputs.

3.91.45.1. Executing ABC.

3.91.46. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$4411, asynchronously reset by \reset
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 5 outputs.

3.91.46.1. Executing ABC.

3.91.47. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3775, asynchronously reset by \reset
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 4 outputs.

3.91.47.1. Executing ABC.

3.91.48. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4427, asynchronously reset by \reset
Extracted 90 gates and 124 wires to a netlist network with 34 inputs and 74 outputs.

3.91.48.1. Executing ABC.

3.91.49. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$4421, asynchronously reset by \reset
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.91.49.1. Executing ABC.

3.91.50. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3786, asynchronously reset by \reset
Extracted 614 gates and 951 wires to a netlist network with 336 inputs and 235 outputs.

3.91.50.1. Executing ABC.

3.91.51. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2452, asynchronously reset by \reset
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.91.51.1. Executing ABC.

3.91.52. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2469, asynchronously reset by \reset
Extracted 263 gates and 368 wires to a netlist network with 105 inputs and 97 outputs.

3.91.52.1. Executing ABC.

3.91.53. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3032, asynchronously reset by \reset
Extracted 199 gates and 316 wires to a netlist network with 115 inputs and 109 outputs.

3.91.53.1. Executing ABC.

3.91.54. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2308, asynchronously reset by \reset
Extracted 159 gates and 238 wires to a netlist network with 77 inputs and 103 outputs.

3.91.54.1. Executing ABC.

3.91.55. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$2258, asynchronously reset by \reset
Extracted 212 gates and 396 wires to a netlist network with 184 inputs and 68 outputs.

3.91.55.1. Executing ABC.

3.91.56. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5363, asynchronously reset by \reset
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 8 outputs.

3.91.56.1. Executing ABC.

3.91.57. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3176, asynchronously reset by \reset
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 8 outputs.

3.91.57.1. Executing ABC.

3.91.58. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3193, asynchronously reset by \reset
Extracted 233 gates and 308 wires to a netlist network with 75 inputs and 96 outputs.

3.91.58.1. Executing ABC.

3.91.59. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3062, asynchronously reset by \reset
Extracted 556 gates and 877 wires to a netlist network with 320 inputs and 235 outputs.

3.91.59.1. Executing ABC.

3.91.60. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3079, asynchronously reset by \reset
Extracted 21 gates and 41 wires to a netlist network with 19 inputs and 13 outputs.

3.91.60.1. Executing ABC.

3.91.61. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3096, asynchronously reset by \reset
Extracted 13 gates and 26 wires to a netlist network with 12 inputs and 6 outputs.

3.91.61.1. Executing ABC.

3.91.62. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3115, asynchronously reset by \reset
Extracted 159 gates and 246 wires to a netlist network with 86 inputs and 40 outputs.

3.91.62.1. Executing ABC.

3.91.63. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3157, asynchronously reset by \reset
Extracted 99 gates and 179 wires to a netlist network with 79 inputs and 8 outputs.

3.91.63.1. Executing ABC.

3.91.64. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3215, asynchronously reset by \reset
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 17 outputs.

3.91.64.1. Executing ABC.

3.91.65. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3232, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.65.1. Executing ABC.

3.91.66. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.66.1. Executing ABC.

3.91.67. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3266, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.67.1. Executing ABC.

3.91.68. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3283, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.68.1. Executing ABC.

3.91.69. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.69.1. Executing ABC.

3.91.70. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.70.1. Executing ABC.

3.91.71. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3334, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.71.1. Executing ABC.

3.91.72. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3351, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.72.1. Executing ABC.

3.91.73. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.73.1. Executing ABC.

3.91.74. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3385, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.74.1. Executing ABC.

3.91.75. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.75.1. Executing ABC.

3.91.76. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3419, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.76.1. Executing ABC.

3.91.77. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3436, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.77.1. Executing ABC.

3.91.78. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3453, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.78.1. Executing ABC.

3.91.79. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3470, asynchronously reset by \reset
Extracted 36 gates and 64 wires to a netlist network with 27 inputs and 31 outputs.

3.91.79.1. Executing ABC.

3.91.80. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2774, asynchronously reset by \reset
Extracted 350 gates and 527 wires to a netlist network with 176 inputs and 178 outputs.

3.91.80.1. Executing ABC.

3.91.81. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3198, asynchronously reset by \reset
Extracted 40 gates and 60 wires to a netlist network with 19 inputs and 7 outputs.

3.91.81.1. Executing ABC.

3.91.82. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3572, asynchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.91.82.1. Executing ABC.

3.91.83. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3592, asynchronously reset by \reset
Extracted 520 gates and 734 wires to a netlist network with 213 inputs and 154 outputs.

3.91.83.1. Executing ABC.

3.91.84. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3615, asynchronously reset by \reset
Extracted 431 gates and 535 wires to a netlist network with 103 inputs and 74 outputs.

3.91.84.1. Executing ABC.

3.91.85. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \reset
Extracted 152 gates and 195 wires to a netlist network with 43 inputs and 35 outputs.

3.91.85.1. Executing ABC.

3.91.86. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3667, asynchronously reset by \reset
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.91.86.1. Executing ABC.

3.91.87. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \reset
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.91.87.1. Executing ABC.

3.91.88. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3687, asynchronously reset by \reset
Extracted 20 gates and 31 wires to a netlist network with 10 inputs and 6 outputs.

3.91.88.1. Executing ABC.

3.91.89. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3051, asynchronously reset by \reset
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 5 outputs.

3.91.89.1. Executing ABC.

3.91.90. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3703, asynchronously reset by \reset
Extracted 125 gates and 192 wires to a netlist network with 67 inputs and 74 outputs.

3.91.90.1. Executing ABC.

3.91.91. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3697, asynchronously reset by \reset
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.91.91.1. Executing ABC.

3.91.92. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3733, asynchronously reset by \reset
Extracted 14 gates and 26 wires to a netlist network with 11 inputs and 7 outputs.

3.91.92.1. Executing ABC.

3.91.93. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3487, asynchronously reset by \reset
Extracted 55 gates and 76 wires to a netlist network with 20 inputs and 37 outputs.

3.91.93.1. Executing ABC.

3.91.94. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4222, asynchronously reset by \reset
Extracted 250 gates and 358 wires to a netlist network with 108 inputs and 120 outputs.

3.91.94.1. Executing ABC.

3.91.95. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2338, asynchronously reset by \reset
Extracted 266 gates and 714 wires to a netlist network with 447 inputs and 239 outputs.

3.91.95.1. Executing ABC.

3.91.96. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2355, asynchronously reset by \reset
Extracted 23 gates and 41 wires to a netlist network with 17 inputs and 15 outputs.

3.91.96.1. Executing ABC.

3.91.97. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \reset
Extracted 13 gates and 27 wires to a netlist network with 13 inputs and 6 outputs.

3.91.97.1. Executing ABC.

3.91.98. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2391, asynchronously reset by \reset
Extracted 143 gates and 230 wires to a netlist network with 86 inputs and 39 outputs.

3.91.98.1. Executing ABC.

3.91.99. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2433, asynchronously reset by \reset
Extracted 94 gates and 163 wires to a netlist network with 69 inputs and 6 outputs.

3.91.99.1. Executing ABC.

3.91.100. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, asynchronously reset by \reset
Extracted 2878 gates and 4737 wires to a netlist network with 1857 inputs and 1187 outputs.

3.91.100.1. Executing ABC.

3.91.101. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2491, asynchronously reset by \reset
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 19 outputs.

3.91.101.1. Executing ABC.

3.91.102. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2508, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.91.102.1. Executing ABC.

3.91.103. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.103.1. Executing ABC.

3.91.104. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2542, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 18 outputs.

3.91.104.1. Executing ABC.

3.91.105. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2559, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.105.1. Executing ABC.

3.91.106. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2576, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.106.1. Executing ABC.

3.91.107. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2593, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.107.1. Executing ABC.

3.91.108. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2610, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.108.1. Executing ABC.

3.91.109. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2627, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.109.1. Executing ABC.

3.91.110. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2644, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.110.1. Executing ABC.

3.91.111. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2661, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.111.1. Executing ABC.

3.91.112. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.112.1. Executing ABC.

3.91.113. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2695, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.113.1. Executing ABC.

3.91.114. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2712, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.114.1. Executing ABC.

3.91.115. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2729, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.91.115.1. Executing ABC.

3.91.116. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2746, asynchronously reset by \reset
Extracted 39 gates and 69 wires to a netlist network with 29 inputs and 34 outputs.

3.91.116.1. Executing ABC.

3.91.117. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $verific$n277$31, asynchronously reset by \reset
Extracted 552 gates and 775 wires to a netlist network with 222 inputs and 382 outputs.

3.91.117.1. Executing ABC.

3.91.118. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2474, asynchronously reset by \reset
Extracted 40 gates and 60 wires to a netlist network with 19 inputs and 7 outputs.

3.91.118.1. Executing ABC.

3.91.119. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2848, asynchronously reset by \reset
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

3.91.119.1. Executing ABC.

3.91.120. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2868, asynchronously reset by \reset
Extracted 520 gates and 734 wires to a netlist network with 213 inputs and 154 outputs.

3.91.120.1. Executing ABC.

3.91.121. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2891, asynchronously reset by \reset
Extracted 382 gates and 504 wires to a netlist network with 121 inputs and 100 outputs.

3.91.121.1. Executing ABC.

3.91.122. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2912, asynchronously reset by \reset
Extracted 156 gates and 204 wires to a netlist network with 48 inputs and 35 outputs.

3.91.122.1. Executing ABC.

3.91.123. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2943, asynchronously reset by \reset
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.91.123.1. Executing ABC.

3.91.124. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2960, asynchronously reset by \reset
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 3 outputs.

3.91.124.1. Executing ABC.

3.91.125. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$2963, asynchronously reset by \reset
Extracted 20 gates and 31 wires to a netlist network with 10 inputs and 6 outputs.

3.91.125.1. Executing ABC.

3.91.126. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \reset
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 7 outputs.

3.91.126.1. Executing ABC.

3.91.127. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2979, asynchronously reset by \reset
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 31 outputs.

3.91.127.1. Executing ABC.

3.91.128. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$2973, asynchronously reset by \reset
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.91.128.1. Executing ABC.

3.91.129. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3009, asynchronously reset by \reset
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 4 outputs.

3.91.129.1. Executing ABC.

3.91.130. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \reset
Extracted 126 gates and 171 wires to a netlist network with 43 inputs and 73 outputs.

3.91.130.1. Executing ABC.

3.91.131. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5350, asynchronously reset by \reset
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 8 outputs.

3.91.131.1. Executing ABC.

3.91.132. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \reset
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 6 outputs.

3.91.132.1. Executing ABC.

3.91.133. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3917, asynchronously reset by \reset
Extracted 200 gates and 241 wires to a netlist network with 41 inputs and 95 outputs.

3.91.133.1. Executing ABC.

yosys> abc -dff

3.92. Executing ABC pass (technology mapping using ABC).

3.92.1. Summary of detected clock domains:
  73 cells in clk=\clock, en=$abc$62460$auto$opt_dff.cc:219:make_patterns_logic$4177, arst=\reset, srst={ }
  94 cells in clk=\clock, en=$abc$58189$auto$opt_dff.cc:219:make_patterns_logic$2763, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$58313$auto$opt_dff.cc:219:make_patterns_logic$2285, arst=\reset, srst={ }
  69 cells in clk=\clock, en=$abc$62162$auto$opt_dff.cc:219:make_patterns_logic$4058, arst=\reset, srst={ }
  67 cells in clk=\clock, en=$abc$62200$auto$opt_dff.cc:219:make_patterns_logic$4075, arst=\reset, srst={ }
  67 cells in clk=\clock, en=$abc$62246$auto$opt_dff.cc:219:make_patterns_logic$4092, arst=\reset, srst={ }
  80 cells in clk=\clock, en=$abc$62292$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\reset, srst={ }
  77 cells in clk=\clock, en=$abc$62116$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$62078$auto$opt_dff.cc:219:make_patterns_logic$4024, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$abc$62032$auto$opt_dff.cc:219:make_patterns_logic$4007, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$61994$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$abc$61948$auto$opt_dff.cc:219:make_patterns_logic$3973, arst=\reset, srst={ }
  82 cells in clk=\clock, en=$abc$61908$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\reset, srst={ }
  116 cells in clk=\clock, en=$abc$61762$auto$opt_dff.cc:219:make_patterns_logic$3881, arst=\reset, srst={ }
  66 cells in clk=\clock, en=$abc$61861$auto$opt_dff.cc:219:make_patterns_logic$3939, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$abc$61602$auto$opt_dff.cc:219:make_patterns_logic$3820, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$abc$61557$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$61580$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\reset, srst={ }
  56 cells in clk=\clock, en=$abc$61424$auto$opt_dff.cc:219:make_patterns_logic$55586, arst=\reset, srst={ }
  49 cells in clk=\clock, en=$abc$61463$auto$opt_dff.cc:219:make_patterns_logic$55530, arst=\reset, srst={ }
  67 cells in clk=\clock, en=$abc$61504$auto$opt_dff.cc:219:make_patterns_logic$55474, arst=\reset, srst={ }
  29 cells in clk=\clock, en=$abc$60198$auto$opt_dff.cc:219:make_patterns_logic$55775, arst=\reset, srst={ }
  25 cells in clk=\clock, en=$abc$60218$auto$opt_dff.cc:219:make_patterns_logic$55747, arst=\reset, srst={ }
  27 cells in clk=\clock, en=$abc$60236$auto$opt_dff.cc:219:make_patterns_logic$55719, arst=\reset, srst={ }
  332 cells in clk=\clock, en=$abc$60254$auto$opt_dff.cc:194:make_patterns_logic$2353, arst=\reset, srst={ }
  193 cells in clk=\clock, en=$abc$60570$auto$opt_dff.cc:194:make_patterns_logic$3077, arst=\reset, srst={ }
  202 cells in clk=\clock, en=$abc$60997$auto$opt_dff.cc:194:make_patterns_logic$3801, arst=\reset, srst={ }
  238 cells in clk=\clock, en=$abc$62557$auto$opt_dff.cc:219:make_patterns_logic$3498, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$65232$auto$opt_dff.cc:219:make_patterns_logic$2452, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$64201$auto$opt_dff.cc:194:make_patterns_logic$4421, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$64048$auto$opt_dff.cc:219:make_patterns_logic$3775, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$64006$auto$opt_dff.cc:219:make_patterns_logic$4391, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$64012$auto$opt_dff.cc:219:make_patterns_logic$4408, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$64025$auto$opt_dff.cc:194:make_patterns_logic$4411, arst=\reset, srst={ }
  17 cells in clk=\clock, en=$abc$62992$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\reset, srst={ }
  484 cells in clk=\clock, en=$abc$63005$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\reset, srst={ }
  73 cells in clk=\clock, en=$abc$62330$auto$opt_dff.cc:219:make_patterns_logic$4126, arst=\reset, srst={ }
  25 cells in clk=\clock, en=$abc$76800$auto$opt_dff.cc:194:make_patterns_logic$2963, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$76789$auto$opt_dff.cc:219:make_patterns_logic$2960, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$76783$auto$opt_dff.cc:219:make_patterns_logic$2943, arst=\reset, srst={ }
  64 cells in clk=\clock, en=$abc$74908$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\reset, srst={ }
  66 cells in clk=\clock, en=$abc$74871$auto$opt_dff.cc:219:make_patterns_logic$2661, arst=\reset, srst={ }
  50 cells in clk=\clock, en=$abc$74834$auto$opt_dff.cc:219:make_patterns_logic$2644, arst=\reset, srst={ }
  66 cells in clk=\clock, en=$abc$74797$auto$opt_dff.cc:219:make_patterns_logic$2627, arst=\reset, srst={ }
  505 cells in clk=\clock, en=$abc$75899$auto$opt_dff.cc:219:make_patterns_logic$2868, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$75889$auto$opt_dff.cc:219:make_patterns_logic$2848, arst=\reset, srst={ }
  66 cells in clk=\clock, en=$abc$75056$auto$opt_dff.cc:219:make_patterns_logic$2746, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$abc$77125$auto$opt_dff.cc:219:make_patterns_logic$5350, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$abc$76941$auto$opt_dff.cc:219:make_patterns_logic$3009, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$abc$75019$auto$opt_dff.cc:219:make_patterns_logic$2729, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$abc$76934$auto$opt_dff.cc:194:make_patterns_logic$2973, arst=\reset, srst={ }
  49 cells in clk=\clock, en=$abc$74982$auto$opt_dff.cc:219:make_patterns_logic$2712, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$76824$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\reset, srst={ }
  64 cells in clk=\clock, en=$abc$74760$auto$opt_dff.cc:219:make_patterns_logic$2610, arst=\reset, srst={ }
  96 cells in clk=\clock, en=$abc$62498$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\reset, srst={ }
  501 cells in clk=\clock, en=$abc$58992$auto$opt_dff.cc:219:make_patterns_logic$56391, arst=\reset, srst={ }
  127 cells in clk=\clock, en=$abc$61617$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\reset, srst={ }
  355 cells in clk=\clock, en=$abc$65677$auto$opt_dff.cc:219:make_patterns_logic$2308, arst=\reset, srst={ }
  19 cells in clk=\clock, en=$abc$66121$auto$opt_dff.cc:219:make_patterns_logic$5363, arst=\reset, srst={ }
  103 cells in clk=\clock, en=$abc$70328$auto$opt_dff.cc:219:make_patterns_logic$2433, arst=\reset, srst={ }
  62 cells in clk=\clock, en=$abc$74497$auto$opt_dff.cc:219:make_patterns_logic$2491, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$70182$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\reset, srst={ }
  47 cells in clk=\clock, en=$abc$74649$auto$opt_dff.cc:219:make_patterns_logic$2559, arst=\reset, srst={ }
  64 cells in clk=\clock, en=$abc$74611$auto$opt_dff.cc:219:make_patterns_logic$2542, arst=\reset, srst={ }
  45 cells in clk=\clock, en=$abc$74574$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\reset, srst={ }
  34 cells in clk=\clock, en=$abc$68311$auto$opt_dff.cc:219:make_patterns_logic$3198, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$67037$auto$opt_dff.cc:219:make_patterns_logic$3079, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$66143$auto$opt_dff.cc:219:make_patterns_logic$3176, arst=\reset, srst={ }
  105 cells in clk=\clock, en=$abc$67847$auto$opt_dff.cc:219:make_patterns_logic$3453, arst=\reset, srst={ }
  83 cells in clk=\clock, en=$abc$67809$auto$opt_dff.cc:219:make_patterns_logic$3436, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$70157$auto$opt_dff.cc:219:make_patterns_logic$2355, arst=\reset, srst={ }
  176 cells in clk=\clock, en=$abc$69621$auto$opt_dff.cc:219:make_patterns_logic$4222, arst=\reset, srst={ }
  114 cells in clk=\clock, en=$abc$67771$auto$opt_dff.cc:219:make_patterns_logic$3419, arst=\reset, srst={ }
  96 cells in clk=\clock, en=$abc$69562$auto$opt_dff.cc:219:make_patterns_logic$3487, arst=\reset, srst={ }
  16 cells in clk=\clock, en=$abc$69545$auto$opt_dff.cc:219:make_patterns_logic$3733, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$abc$69538$auto$opt_dff.cc:194:make_patterns_logic$3697, arst=\reset, srst={ }
  82 cells in clk=\clock, en=$abc$67733$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$69382$auto$opt_dff.cc:219:make_patterns_logic$3051, arst=\reset, srst={ }
  106 cells in clk=\clock, en=$abc$67695$auto$opt_dff.cc:219:make_patterns_logic$3385, arst=\reset, srst={ }
  83 cells in clk=\clock, en=$abc$67657$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=\reset, srst={ }
  115 cells in clk=\clock, en=$abc$67619$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\reset, srst={ }
  105 cells in clk=\clock, en=$abc$67581$auto$opt_dff.cc:219:make_patterns_logic$3334, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$69358$auto$opt_dff.cc:194:make_patterns_logic$3687, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$69345$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$69339$auto$opt_dff.cc:219:make_patterns_logic$3667, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$67543$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\reset, srst={ }
  114 cells in clk=\clock, en=$abc$67505$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$67467$auto$opt_dff.cc:219:make_patterns_logic$3283, arst=\reset, srst={ }
  105 cells in clk=\clock, en=$abc$67429$auto$opt_dff.cc:219:make_patterns_logic$3266, arst=\reset, srst={ }
  480 cells in clk=\clock, en=$abc$68783$auto$opt_dff.cc:219:make_patterns_logic$3615, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$67391$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=\reset, srst={ }
  113 cells in clk=\clock, en=$abc$67353$auto$opt_dff.cc:219:make_patterns_logic$3232, arst=\reset, srst={ }
  85 cells in clk=\clock, en=$abc$67314$auto$opt_dff.cc:219:make_patterns_logic$3215, arst=\reset, srst={ }
  97 cells in clk=\clock, en=$abc$67219$auto$opt_dff.cc:219:make_patterns_logic$3157, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$67060$auto$opt_dff.cc:219:make_patterns_logic$3096, arst=\reset, srst={ }
  364 cells in clk=\clock, en=$abc$69886$auto$opt_dff.cc:219:make_patterns_logic$2338, arst=\reset, srst={ }
  374 cells in clk=\clock, en=$abc$76329$auto$opt_dff.cc:219:make_patterns_logic$2891, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$abc$75855$auto$opt_dff.cc:219:make_patterns_logic$2474, arst=\reset, srst={ }
  541 cells in clk=\clock, en=$abc$65247$auto$opt_dff.cc:219:make_patterns_logic$2469, arst=\reset, srst={ }
  100 cells in clk=\clock, en=$abc$67885$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\reset, srst={ }
  501 cells in clk=\clock, en=$abc$63434$auto$opt_dff.cc:219:make_patterns_logic$4339, arst=\reset, srst={ }
  36 cells in clk=\clock, en=$abc$70420$auto$opt_dff.cc:219:make_patterns_logic$3922, arst=\reset, srst={ }
  110 cells in clk=\clock, en=$abc$64064$auto$opt_dff.cc:219:make_patterns_logic$4427, arst=\reset, srst={ }
  53 cells in clk=\clock, en=$abc$74536$auto$opt_dff.cc:219:make_patterns_logic$2508, arst=\reset, srst={ }
  131 cells in clk=\clock, en=$abc$66376$auto$opt_dff.cc:219:make_patterns_logic$3062, arst=\reset, srst={ }
  291 cells in clk=\clock, en=$abc$58364$auto$opt_dff.cc:219:make_patterns_logic$56980, arst=\reset, srst={ }
  455 cells in clk=\clock, en=$abc$59589$auto$opt_dff.cc:219:make_patterns_logic$55802, arst=\reset, srst={ }
  59 cells in clk=\clock, en=$abc$74686$auto$opt_dff.cc:219:make_patterns_logic$2576, arst=\reset, srst={ }
  73 cells in clk=\clock, en=$abc$62376$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\reset, srst={ }
  64 cells in clk=\clock, en=$abc$63897$auto$opt_dff.cc:219:make_patterns_logic$4360, arst=\reset, srst={ }
  472 cells in clk=\clock, en=$abc$68353$auto$opt_dff.cc:219:make_patterns_logic$3592, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$77142$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\reset, srst={ }
  122 cells in clk=\clock, en=$abc$67939$auto$opt_dff.cc:219:make_patterns_logic$2774, arst=\reset, srst={ }
  49 cells in clk=\clock, en=$abc$74945$auto$opt_dff.cc:219:make_patterns_logic$2695, arst=\reset, srst={ }
  51 cells in clk=\clock, en=$abc$74723$auto$opt_dff.cc:219:make_patterns_logic$2593, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$abc$68345$auto$opt_dff.cc:219:make_patterns_logic$3572, arst=\reset, srst={ }
  265 cells in clk=\clock, en=$abc$65467$auto$opt_dff.cc:219:make_patterns_logic$3032, arst=\reset, srst={ }
  110 cells in clk=\clock, en=$abc$70197$auto$opt_dff.cc:219:make_patterns_logic$2391, arst=\reset, srst={ }
  959 cells in clk=\clock, en=$abc$64208$auto$opt_dff.cc:219:make_patterns_logic$3786, arst=\reset, srst={ }
  691 cells in clk=\clock, en=$abc$76958$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$abc$76840$auto$opt_dff.cc:219:make_patterns_logic$2979, arst=\reset, srst={ }
  130 cells in clk=\clock, en=$abc$69399$auto$opt_dff.cc:219:make_patterns_logic$3703, arst=\reset, srst={ }
  74 cells in clk=\clock, en=$abc$58251$auto$opt_dff.cc:219:make_patterns_logic$4211, arst=\reset, srst={ }
  208 cells in clk=\clock, en=$abc$65877$auto$opt_dff.cc:194:make_patterns_logic$2258, arst=\reset, srst={ }
  2034 cells in clk=\clock, en={ }, arst=\reset, srst={ }
  633 cells in clk=\clock, en=$abc$75115$verific$n277$31, arst=\reset, srst={ }
  55 cells in clk=\clock, en=$abc$69232$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$62414$auto$opt_dff.cc:219:make_patterns_logic$4160, arst=\reset, srst={ }
  58 cells in clk=\clock, en=$abc$76672$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\reset, srst={ }
  424 cells in clk=\clock, en=$abc$66158$auto$opt_dff.cc:219:make_patterns_logic$3193, arst=\reset, srst={ }
  128 cells in clk=\clock, en=$abc$67074$auto$opt_dff.cc:219:make_patterns_logic$3115, arst=\reset, srst={ }
  244 cells in clk=\clock, en=$abc$77152$auto$opt_dff.cc:219:make_patterns_logic$3917, arst=\reset, srst={ }

3.92.2. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62460$auto$opt_dff.cc:219:make_patterns_logic$4177, asynchronously reset by \reset
Extracted 73 gates and 126 wires to a netlist network with 53 inputs and 21 outputs.

3.92.2.1. Executing ABC.

3.92.3. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$58189$auto$opt_dff.cc:219:make_patterns_logic$2763, asynchronously reset by \reset
Extracted 94 gates and 140 wires to a netlist network with 46 inputs and 39 outputs.

3.92.3.1. Executing ABC.

3.92.4. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$58313$auto$opt_dff.cc:219:make_patterns_logic$2285, asynchronously reset by \reset
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 9 outputs.

3.92.4.1. Executing ABC.

3.92.5. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62162$auto$opt_dff.cc:219:make_patterns_logic$4058, asynchronously reset by \reset
Extracted 69 gates and 120 wires to a netlist network with 51 inputs and 19 outputs.

3.92.5.1. Executing ABC.

3.92.6. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62200$auto$opt_dff.cc:219:make_patterns_logic$4075, asynchronously reset by \reset
Extracted 67 gates and 117 wires to a netlist network with 50 inputs and 18 outputs.

3.92.6.1. Executing ABC.

3.92.7. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62246$auto$opt_dff.cc:219:make_patterns_logic$4092, asynchronously reset by \reset
Extracted 67 gates and 117 wires to a netlist network with 50 inputs and 18 outputs.

3.92.7.1. Executing ABC.

3.92.8. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62292$auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \reset
Extracted 80 gates and 137 wires to a netlist network with 57 inputs and 25 outputs.

3.92.8.1. Executing ABC.

3.92.9. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62116$auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \reset
Extracted 77 gates and 132 wires to a netlist network with 55 inputs and 23 outputs.

3.92.9.1. Executing ABC.

3.92.10. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62078$auto$opt_dff.cc:219:make_patterns_logic$4024, asynchronously reset by \reset
Extracted 81 gates and 138 wires to a netlist network with 57 inputs and 25 outputs.

3.92.10.1. Executing ABC.

3.92.11. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62032$auto$opt_dff.cc:219:make_patterns_logic$4007, asynchronously reset by \reset
Extracted 65 gates and 113 wires to a netlist network with 48 inputs and 17 outputs.

3.92.11.1. Executing ABC.

3.92.12. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61994$auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \reset
Extracted 81 gates and 138 wires to a netlist network with 57 inputs and 25 outputs.

3.92.12.1. Executing ABC.

3.92.13. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61948$auto$opt_dff.cc:219:make_patterns_logic$3973, asynchronously reset by \reset
Extracted 65 gates and 113 wires to a netlist network with 48 inputs and 17 outputs.

3.92.13.1. Executing ABC.

3.92.14. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61908$auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \reset
Extracted 82 gates and 140 wires to a netlist network with 58 inputs and 26 outputs.

3.92.14.1. Executing ABC.

3.92.15. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61762$auto$opt_dff.cc:219:make_patterns_logic$3881, asynchronously reset by \reset
Extracted 110 gates and 186 wires to a netlist network with 76 inputs and 17 outputs.

3.92.15.1. Executing ABC.

3.92.16. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61861$auto$opt_dff.cc:219:make_patterns_logic$3939, asynchronously reset by \reset
Extracted 66 gates and 115 wires to a netlist network with 49 inputs and 17 outputs.

3.92.16.1. Executing ABC.

3.92.17. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61602$auto$opt_dff.cc:219:make_patterns_logic$3820, asynchronously reset by \reset
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 10 outputs.

3.92.17.1. Executing ABC.

3.92.18. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61557$auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \reset
Extracted 44 gates and 87 wires to a netlist network with 43 inputs and 9 outputs.

3.92.18.1. Executing ABC.

3.92.19. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61580$auto$opt_dff.cc:219:make_patterns_logic$3803, asynchronously reset by \reset
Extracted 22 gates and 42 wires to a netlist network with 20 inputs and 12 outputs.

3.92.19.1. Executing ABC.

3.92.20. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61424$auto$opt_dff.cc:219:make_patterns_logic$55586, asynchronously reset by \reset
Extracted 56 gates and 100 wires to a netlist network with 44 inputs and 24 outputs.

3.92.20.1. Executing ABC.

3.92.21. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61463$auto$opt_dff.cc:219:make_patterns_logic$55530, asynchronously reset by \reset
Extracted 49 gates and 91 wires to a netlist network with 42 inputs and 26 outputs.

3.92.21.1. Executing ABC.

3.92.22. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61504$auto$opt_dff.cc:219:make_patterns_logic$55474, asynchronously reset by \reset
Extracted 67 gates and 115 wires to a netlist network with 48 inputs and 30 outputs.

3.92.22.1. Executing ABC.

3.92.23. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$60198$auto$opt_dff.cc:219:make_patterns_logic$55775, asynchronously reset by \reset
Extracted 29 gates and 45 wires to a netlist network with 16 inputs and 20 outputs.

3.92.23.1. Executing ABC.

3.92.24. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$60218$auto$opt_dff.cc:219:make_patterns_logic$55747, asynchronously reset by \reset
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 18 outputs.

3.92.24.1. Executing ABC.

3.92.25. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$60236$auto$opt_dff.cc:219:make_patterns_logic$55719, asynchronously reset by \reset
Extracted 27 gates and 44 wires to a netlist network with 17 inputs and 20 outputs.

3.92.25.1. Executing ABC.

3.92.26. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$60254$auto$opt_dff.cc:194:make_patterns_logic$2353, asynchronously reset by \reset
Extracted 244 gates and 458 wires to a netlist network with 214 inputs and 130 outputs.

3.92.26.1. Executing ABC.

3.92.27. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$60570$auto$opt_dff.cc:194:make_patterns_logic$3077, asynchronously reset by \reset
Extracted 163 gates and 283 wires to a netlist network with 120 inputs and 93 outputs.

3.92.27.1. Executing ABC.

3.92.28. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$60997$auto$opt_dff.cc:194:make_patterns_logic$3801, asynchronously reset by \reset
Extracted 172 gates and 300 wires to a netlist network with 128 inputs and 96 outputs.

3.92.28.1. Executing ABC.

3.92.29. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62557$auto$opt_dff.cc:219:make_patterns_logic$3498, asynchronously reset by \reset
Extracted 238 gates and 394 wires to a netlist network with 156 inputs and 213 outputs.

3.92.29.1. Executing ABC.

3.92.30. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65232$auto$opt_dff.cc:219:make_patterns_logic$2452, asynchronously reset by \reset
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 7 outputs.

3.92.30.1. Executing ABC.

3.92.31. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64201$auto$opt_dff.cc:194:make_patterns_logic$4421, asynchronously reset by \reset
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.

3.92.31.1. Executing ABC.

3.92.32. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64048$auto$opt_dff.cc:219:make_patterns_logic$3775, asynchronously reset by \reset
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 3 outputs.

3.92.32.1. Executing ABC.

3.92.33. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64006$auto$opt_dff.cc:219:make_patterns_logic$4391, asynchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.92.33.1. Executing ABC.

3.92.34. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64012$auto$opt_dff.cc:219:make_patterns_logic$4408, asynchronously reset by \reset
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 5 outputs.

3.92.34.1. Executing ABC.

3.92.35. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64025$auto$opt_dff.cc:194:make_patterns_logic$4411, asynchronously reset by \reset
Extracted 23 gates and 33 wires to a netlist network with 10 inputs and 6 outputs.

3.92.35.1. Executing ABC.

3.92.36. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62992$auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \reset
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 8 outputs.

3.92.36.1. Executing ABC.

3.92.37. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63005$auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \reset
Extracted 452 gates and 681 wires to a netlist network with 229 inputs and 131 outputs.

3.92.37.1. Executing ABC.

3.92.38. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62330$auto$opt_dff.cc:219:make_patterns_logic$4126, asynchronously reset by \reset
Extracted 73 gates and 126 wires to a netlist network with 53 inputs and 21 outputs.

3.92.38.1. Executing ABC.

3.92.39. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76800$auto$opt_dff.cc:194:make_patterns_logic$2963, asynchronously reset by \reset
Extracted 25 gates and 34 wires to a netlist network with 9 inputs and 3 outputs.

3.92.39.1. Executing ABC.

3.92.40. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76789$auto$opt_dff.cc:219:make_patterns_logic$2960, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 5 outputs.

3.92.40.1. Executing ABC.

3.92.41. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76783$auto$opt_dff.cc:219:make_patterns_logic$2943, asynchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.92.41.1. Executing ABC.

3.92.42. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74908$auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \reset
Extracted 64 gates and 109 wires to a netlist network with 45 inputs and 23 outputs.

3.92.42.1. Executing ABC.

3.92.43. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74871$auto$opt_dff.cc:219:make_patterns_logic$2661, asynchronously reset by \reset
Extracted 66 gates and 112 wires to a netlist network with 46 inputs and 25 outputs.

3.92.43.1. Executing ABC.

3.92.44. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74834$auto$opt_dff.cc:219:make_patterns_logic$2644, asynchronously reset by \reset
Extracted 50 gates and 87 wires to a netlist network with 37 inputs and 15 outputs.

3.92.44.1. Executing ABC.

3.92.45. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74797$auto$opt_dff.cc:219:make_patterns_logic$2627, asynchronously reset by \reset
Extracted 66 gates and 112 wires to a netlist network with 46 inputs and 25 outputs.

3.92.45.1. Executing ABC.

3.92.46. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$75899$auto$opt_dff.cc:219:make_patterns_logic$2868, asynchronously reset by \reset
Extracted 473 gates and 731 wires to a netlist network with 258 inputs and 128 outputs.

3.92.46.1. Executing ABC.

3.92.47. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$75889$auto$opt_dff.cc:219:make_patterns_logic$2848, asynchronously reset by \reset
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.92.47.1. Executing ABC.

3.92.48. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$75056$auto$opt_dff.cc:219:make_patterns_logic$2746, asynchronously reset by \reset
Extracted 66 gates and 111 wires to a netlist network with 45 inputs and 29 outputs.

3.92.48.1. Executing ABC.

3.92.49. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77125$auto$opt_dff.cc:219:make_patterns_logic$5350, asynchronously reset by \reset
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 9 outputs.

3.92.49.1. Executing ABC.

3.92.50. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76941$auto$opt_dff.cc:219:make_patterns_logic$3009, asynchronously reset by \reset
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 4 outputs.

3.92.50.1. Executing ABC.

3.92.51. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$75019$auto$opt_dff.cc:219:make_patterns_logic$2729, asynchronously reset by \reset
Extracted 65 gates and 110 wires to a netlist network with 45 inputs and 25 outputs.

3.92.51.1. Executing ABC.

3.92.52. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76934$auto$opt_dff.cc:194:make_patterns_logic$2973, asynchronously reset by \reset
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.92.52.1. Executing ABC.

3.92.53. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74982$auto$opt_dff.cc:219:make_patterns_logic$2712, asynchronously reset by \reset
Extracted 49 gates and 85 wires to a netlist network with 36 inputs and 14 outputs.

3.92.53.1. Executing ABC.

3.92.54. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76824$auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \reset
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.92.54.1. Executing ABC.

3.92.55. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74760$auto$opt_dff.cc:219:make_patterns_logic$2610, asynchronously reset by \reset
Extracted 64 gates and 109 wires to a netlist network with 45 inputs and 24 outputs.

3.92.55.1. Executing ABC.

3.92.56. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62498$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \reset
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 40 outputs.

3.92.56.1. Executing ABC.

3.92.57. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$58992$auto$opt_dff.cc:219:make_patterns_logic$56391, asynchronously reset by \reset
Extracted 493 gates and 617 wires to a netlist network with 124 inputs and 121 outputs.

3.92.57.1. Executing ABC.

3.92.58. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61617$auto$opt_dff.cc:219:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 127 gates and 203 wires to a netlist network with 76 inputs and 37 outputs.

3.92.58.1. Executing ABC.

3.92.59. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65677$auto$opt_dff.cc:219:make_patterns_logic$2308, asynchronously reset by \reset
Extracted 289 gates and 444 wires to a netlist network with 155 inputs and 132 outputs.

3.92.59.1. Executing ABC.

3.92.60. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$66121$auto$opt_dff.cc:219:make_patterns_logic$5363, asynchronously reset by \reset
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 7 outputs.

3.92.60.1. Executing ABC.

3.92.61. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$70328$auto$opt_dff.cc:219:make_patterns_logic$2433, asynchronously reset by \reset
Extracted 97 gates and 174 wires to a netlist network with 77 inputs and 9 outputs.

3.92.61.1. Executing ABC.

3.92.62. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74497$auto$opt_dff.cc:219:make_patterns_logic$2491, asynchronously reset by \reset
Extracted 62 gates and 104 wires to a netlist network with 42 inputs and 24 outputs.

3.92.62.1. Executing ABC.

3.92.63. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$70182$auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \reset
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 7 outputs.

3.92.63.1. Executing ABC.

3.92.64. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74649$auto$opt_dff.cc:219:make_patterns_logic$2559, asynchronously reset by \reset
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 12 outputs.

3.92.64.1. Executing ABC.

3.92.65. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74611$auto$opt_dff.cc:219:make_patterns_logic$2542, asynchronously reset by \reset
Extracted 64 gates and 108 wires to a netlist network with 44 inputs and 28 outputs.

3.92.65.1. Executing ABC.

3.92.66. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74574$auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \reset
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 10 outputs.

3.92.66.1. Executing ABC.

3.92.67. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$68311$auto$opt_dff.cc:219:make_patterns_logic$3198, asynchronously reset by \reset
Extracted 34 gates and 55 wires to a netlist network with 21 inputs and 11 outputs.

3.92.67.1. Executing ABC.

3.92.68. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67037$auto$opt_dff.cc:219:make_patterns_logic$3079, asynchronously reset by \reset
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 14 outputs.

3.92.68.1. Executing ABC.

3.92.69. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$66143$auto$opt_dff.cc:219:make_patterns_logic$3176, asynchronously reset by \reset
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 6 outputs.

3.92.69.1. Executing ABC.

3.92.70. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67847$auto$opt_dff.cc:219:make_patterns_logic$3453, asynchronously reset by \reset
Extracted 105 gates and 151 wires to a netlist network with 46 inputs and 9 outputs.

3.92.70.1. Executing ABC.

3.92.71. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67809$auto$opt_dff.cc:219:make_patterns_logic$3436, asynchronously reset by \reset
Extracted 83 gates and 130 wires to a netlist network with 47 inputs and 12 outputs.

3.92.71.1. Executing ABC.

3.92.72. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$70157$auto$opt_dff.cc:219:make_patterns_logic$2355, asynchronously reset by \reset
Extracted 22 gates and 40 wires to a netlist network with 18 inputs and 12 outputs.

3.92.72.1. Executing ABC.

3.92.73. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69621$auto$opt_dff.cc:219:make_patterns_logic$4222, asynchronously reset by \reset
Extracted 176 gates and 288 wires to a netlist network with 112 inputs and 130 outputs.

3.92.73.1. Executing ABC.

3.92.74. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67771$auto$opt_dff.cc:219:make_patterns_logic$3419, asynchronously reset by \reset
Extracted 114 gates and 162 wires to a netlist network with 48 inputs and 11 outputs.

3.92.74.1. Executing ABC.

3.92.75. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69562$auto$opt_dff.cc:219:make_patterns_logic$3487, asynchronously reset by \reset
Extracted 96 gates and 148 wires to a netlist network with 52 inputs and 40 outputs.

3.92.75.1. Executing ABC.

3.92.76. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69545$auto$opt_dff.cc:219:make_patterns_logic$3733, asynchronously reset by \reset
Extracted 16 gates and 30 wires to a netlist network with 14 inputs and 5 outputs.

3.92.76.1. Executing ABC.

3.92.77. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69538$auto$opt_dff.cc:194:make_patterns_logic$3697, asynchronously reset by \reset
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.92.77.1. Executing ABC.

3.92.78. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67733$auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \reset
Extracted 82 gates and 129 wires to a netlist network with 47 inputs and 11 outputs.

3.92.78.1. Executing ABC.

3.92.79. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69382$auto$opt_dff.cc:219:make_patterns_logic$3051, asynchronously reset by \reset
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 3 outputs.

3.92.79.1. Executing ABC.

3.92.80. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67695$auto$opt_dff.cc:219:make_patterns_logic$3385, asynchronously reset by \reset
Extracted 106 gates and 153 wires to a netlist network with 47 inputs and 11 outputs.

3.92.80.1. Executing ABC.

3.92.81. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67657$auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by \reset
Extracted 83 gates and 131 wires to a netlist network with 48 inputs and 12 outputs.

3.92.81.1. Executing ABC.

3.92.82. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67619$auto$opt_dff.cc:219:make_patterns_logic$3351, asynchronously reset by \reset
Extracted 115 gates and 164 wires to a netlist network with 49 inputs and 12 outputs.

3.92.82.1. Executing ABC.

3.92.83. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67581$auto$opt_dff.cc:219:make_patterns_logic$3334, asynchronously reset by \reset
Extracted 105 gates and 151 wires to a netlist network with 46 inputs and 9 outputs.

3.92.83.1. Executing ABC.

3.92.84. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69358$auto$opt_dff.cc:194:make_patterns_logic$3687, asynchronously reset by \reset
Extracted 22 gates and 32 wires to a netlist network with 10 inputs and 5 outputs.

3.92.84.1. Executing ABC.

3.92.85. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69345$auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \reset
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 6 outputs.

3.92.85.1. Executing ABC.

3.92.86. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69339$auto$opt_dff.cc:219:make_patterns_logic$3667, asynchronously reset by \reset
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.92.86.1. Executing ABC.

3.92.87. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67543$auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \reset
Extracted 81 gates and 127 wires to a netlist network with 46 inputs and 10 outputs.

3.92.87.1. Executing ABC.

3.92.88. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67505$auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \reset
Extracted 114 gates and 162 wires to a netlist network with 48 inputs and 11 outputs.

3.92.88.1. Executing ABC.

3.92.89. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67467$auto$opt_dff.cc:219:make_patterns_logic$3283, asynchronously reset by \reset
Extracted 81 gates and 127 wires to a netlist network with 46 inputs and 10 outputs.

3.92.89.1. Executing ABC.

3.92.90. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67429$auto$opt_dff.cc:219:make_patterns_logic$3266, asynchronously reset by \reset
Extracted 105 gates and 151 wires to a netlist network with 46 inputs and 9 outputs.

3.92.90.1. Executing ABC.

3.92.91. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$68783$auto$opt_dff.cc:219:make_patterns_logic$3615, asynchronously reset by \reset
Extracted 480 gates and 644 wires to a netlist network with 164 inputs and 73 outputs.

3.92.91.1. Executing ABC.

3.92.92. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67391$auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by \reset
Extracted 81 gates and 127 wires to a netlist network with 46 inputs and 10 outputs.

3.92.92.1. Executing ABC.

3.92.93. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67353$auto$opt_dff.cc:219:make_patterns_logic$3232, asynchronously reset by \reset
Extracted 113 gates and 160 wires to a netlist network with 47 inputs and 10 outputs.

3.92.93.1. Executing ABC.

3.92.94. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67314$auto$opt_dff.cc:219:make_patterns_logic$3215, asynchronously reset by \reset
Extracted 85 gates and 135 wires to a netlist network with 50 inputs and 13 outputs.

3.92.94.1. Executing ABC.

3.92.95. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67219$auto$opt_dff.cc:219:make_patterns_logic$3157, asynchronously reset by \reset
Extracted 95 gates and 166 wires to a netlist network with 71 inputs and 9 outputs.

3.92.95.1. Executing ABC.

3.92.96. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67060$auto$opt_dff.cc:219:make_patterns_logic$3096, asynchronously reset by \reset
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 7 outputs.

3.92.96.1. Executing ABC.

3.92.97. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69886$auto$opt_dff.cc:219:make_patterns_logic$2338, asynchronously reset by \reset
Extracted 364 gates and 809 wires to a netlist network with 445 inputs and 215 outputs.

3.92.97.1. Executing ABC.

3.92.98. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76329$auto$opt_dff.cc:219:make_patterns_logic$2891, asynchronously reset by \reset
Extracted 374 gates and 555 wires to a netlist network with 181 inputs and 100 outputs.

3.92.98.1. Executing ABC.

3.92.99. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$75855$auto$opt_dff.cc:219:make_patterns_logic$2474, asynchronously reset by \reset
Extracted 39 gates and 67 wires to a netlist network with 28 inputs and 14 outputs.

3.92.99.1. Executing ABC.

3.92.100. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65247$auto$opt_dff.cc:219:make_patterns_logic$2469, asynchronously reset by \reset
Extracted 516 gates and 704 wires to a netlist network with 187 inputs and 119 outputs.

3.92.100.1. Executing ABC.

3.92.101. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67885$auto$opt_dff.cc:219:make_patterns_logic$3470, asynchronously reset by \reset
Extracted 100 gates and 156 wires to a netlist network with 56 inputs and 26 outputs.

3.92.101.1. Executing ABC.

3.92.102. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63434$auto$opt_dff.cc:219:make_patterns_logic$4339, asynchronously reset by \reset
Extracted 501 gates and 669 wires to a netlist network with 168 inputs and 84 outputs.

3.92.102.1. Executing ABC.

3.92.103. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$70420$auto$opt_dff.cc:219:make_patterns_logic$3922, asynchronously reset by \reset
Extracted 36 gates and 61 wires to a netlist network with 25 inputs and 13 outputs.

3.92.103.1. Executing ABC.

3.92.104. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64064$auto$opt_dff.cc:219:make_patterns_logic$4427, asynchronously reset by \reset
Extracted 106 gates and 171 wires to a netlist network with 65 inputs and 74 outputs.

3.92.104.1. Executing ABC.

3.92.105. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74536$auto$opt_dff.cc:219:make_patterns_logic$2508, asynchronously reset by \reset
Extracted 53 gates and 91 wires to a netlist network with 38 inputs and 15 outputs.

3.92.105.1. Executing ABC.

3.92.106. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$66376$auto$opt_dff.cc:219:make_patterns_logic$3062, asynchronously reset by \reset
Extracted 131 gates and 304 wires to a netlist network with 173 inputs and 122 outputs.

3.92.106.1. Executing ABC.

3.92.107. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$58364$auto$opt_dff.cc:219:make_patterns_logic$56980, asynchronously reset by \reset
Extracted 291 gates and 374 wires to a netlist network with 83 inputs and 118 outputs.

3.92.107.1. Executing ABC.

3.92.108. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$59589$auto$opt_dff.cc:219:make_patterns_logic$55802, asynchronously reset by \reset
Extracted 455 gates and 578 wires to a netlist network with 123 inputs and 109 outputs.

3.92.108.1. Executing ABC.

3.92.109. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74686$auto$opt_dff.cc:219:make_patterns_logic$2576, asynchronously reset by \reset
Extracted 59 gates and 99 wires to a netlist network with 40 inputs and 23 outputs.

3.92.109.1. Executing ABC.

3.92.110. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62376$auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \reset
Extracted 73 gates and 126 wires to a netlist network with 53 inputs and 21 outputs.

3.92.110.1. Executing ABC.

3.92.111. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63897$auto$opt_dff.cc:219:make_patterns_logic$4360, asynchronously reset by \reset
Extracted 64 gates and 128 wires to a netlist network with 64 inputs and 35 outputs.

3.92.111.1. Executing ABC.

3.92.112. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$68353$auto$opt_dff.cc:219:make_patterns_logic$3592, asynchronously reset by \reset
Extracted 440 gates and 696 wires to a netlist network with 256 inputs and 159 outputs.

3.92.112.1. Executing ABC.

3.92.113. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77142$auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \reset
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.92.113.1. Executing ABC.

3.92.114. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67939$auto$opt_dff.cc:219:make_patterns_logic$2774, asynchronously reset by \reset
Extracted 122 gates and 215 wires to a netlist network with 93 inputs and 94 outputs.

3.92.114.1. Executing ABC.

3.92.115. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74945$auto$opt_dff.cc:219:make_patterns_logic$2695, asynchronously reset by \reset
Extracted 49 gates and 85 wires to a netlist network with 36 inputs and 13 outputs.

3.92.115.1. Executing ABC.

3.92.116. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74723$auto$opt_dff.cc:219:make_patterns_logic$2593, asynchronously reset by \reset
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 15 outputs.

3.92.116.1. Executing ABC.

3.92.117. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$68345$auto$opt_dff.cc:219:make_patterns_logic$3572, asynchronously reset by \reset
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.92.117.1. Executing ABC.

3.92.118. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65467$auto$opt_dff.cc:219:make_patterns_logic$3032, asynchronously reset by \reset
Extracted 201 gates and 301 wires to a netlist network with 100 inputs and 84 outputs.

3.92.118.1. Executing ABC.

3.92.119. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$70197$auto$opt_dff.cc:219:make_patterns_logic$2391, asynchronously reset by \reset
Extracted 110 gates and 187 wires to a netlist network with 77 inputs and 43 outputs.

3.92.119.1. Executing ABC.

3.92.120. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64208$auto$opt_dff.cc:219:make_patterns_logic$3786, asynchronously reset by \reset
Extracted 959 gates and 1269 wires to a netlist network with 310 inputs and 422 outputs.

3.92.120.1. Executing ABC.

3.92.121. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76958$auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \reset
Extracted 596 gates and 873 wires to a netlist network with 277 inputs and 154 outputs.

3.92.121.1. Executing ABC.

3.92.122. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76840$auto$opt_dff.cc:219:make_patterns_logic$2979, asynchronously reset by \reset
Extracted 37 gates and 75 wires to a netlist network with 38 inputs and 31 outputs.

3.92.122.1. Executing ABC.

3.92.123. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69399$auto$opt_dff.cc:219:make_patterns_logic$3703, asynchronously reset by \reset
Extracted 130 gates and 220 wires to a netlist network with 90 inputs and 74 outputs.

3.92.123.1. Executing ABC.

3.92.124. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$58251$auto$opt_dff.cc:219:make_patterns_logic$4211, asynchronously reset by \reset
Extracted 74 gates and 117 wires to a netlist network with 43 inputs and 40 outputs.

3.92.124.1. Executing ABC.

3.92.125. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65877$auto$opt_dff.cc:194:make_patterns_logic$2258, asynchronously reset by \reset
Extracted 208 gates and 389 wires to a netlist network with 181 inputs and 67 outputs.

3.92.125.1. Executing ABC.

3.92.126. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, asynchronously reset by \reset
Extracted 1920 gates and 2979 wires to a netlist network with 1059 inputs and 637 outputs.

3.92.126.1. Executing ABC.

3.92.127. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$75115$verific$n277$31, asynchronously reset by \reset
Extracted 633 gates and 890 wires to a netlist network with 257 inputs and 412 outputs.

3.92.127.1. Executing ABC.

3.92.128. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$69232$auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \reset
Extracted 55 gates and 111 wires to a netlist network with 56 inputs and 41 outputs.

3.92.128.1. Executing ABC.

3.92.129. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62414$auto$opt_dff.cc:219:make_patterns_logic$4160, asynchronously reset by \reset
Extracted 76 gates and 131 wires to a netlist network with 55 inputs and 23 outputs.

3.92.129.1. Executing ABC.

3.92.130. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76672$auto$opt_dff.cc:219:make_patterns_logic$2912, asynchronously reset by \reset
Extracted 58 gates and 112 wires to a netlist network with 54 inputs and 37 outputs.

3.92.130.1. Executing ABC.

3.92.131. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$66158$auto$opt_dff.cc:219:make_patterns_logic$3193, asynchronously reset by \reset
Extracted 403 gates and 539 wires to a netlist network with 136 inputs and 117 outputs.

3.92.131.1. Executing ABC.

3.92.132. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$67074$auto$opt_dff.cc:219:make_patterns_logic$3115, asynchronously reset by \reset
Extracted 128 gates and 206 wires to a netlist network with 78 inputs and 44 outputs.

3.92.132.1. Executing ABC.

3.92.133. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77152$auto$opt_dff.cc:219:make_patterns_logic$3917, asynchronously reset by \reset
Extracted 244 gates and 345 wires to a netlist network with 101 inputs and 96 outputs.

3.92.133.1. Executing ABC.

yosys> abc -dff

3.93. Executing ABC pass (technology mapping using ABC).

3.93.1. Summary of detected clock domains:
  83 cells in clk=\clock, en=$abc$77447$abc$58189$auto$opt_dff.cc:219:make_patterns_logic$2763, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$77548$abc$58313$auto$opt_dff.cc:219:make_patterns_logic$2285, arst=\reset, srst={ }
  95 cells in clk=\clock, en=$abc$77570$abc$62162$auto$opt_dff.cc:219:make_patterns_logic$4058, arst=\reset, srst={ }
  95 cells in clk=\clock, en=$abc$77646$abc$62200$auto$opt_dff.cc:219:make_patterns_logic$4075, arst=\reset, srst={ }
  90 cells in clk=\clock, en=$abc$77721$abc$62246$auto$opt_dff.cc:219:make_patterns_logic$4092, arst=\reset, srst={ }
  80 cells in clk=\clock, en=$abc$77796$abc$62292$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\reset, srst={ }
  73 cells in clk=\clock, en=$abc$77878$abc$62116$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\reset, srst={ }
  98 cells in clk=\clock, en=$abc$77958$abc$62078$auto$opt_dff.cc:219:make_patterns_logic$4024, arst=\reset, srst={ }
  79 cells in clk=\clock, en=$abc$78040$abc$62032$auto$opt_dff.cc:219:make_patterns_logic$4007, arst=\reset, srst={ }
  90 cells in clk=\clock, en=$abc$78114$abc$61994$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\reset, srst={ }
  75 cells in clk=\clock, en=$abc$78196$abc$61948$auto$opt_dff.cc:219:make_patterns_logic$3973, arst=\reset, srst={ }
  104 cells in clk=\clock, en=$abc$78353$abc$61762$auto$opt_dff.cc:219:make_patterns_logic$3881, arst=\reset, srst={ }
  16 cells in clk=\clock, en=$abc$78527$abc$61602$auto$opt_dff.cc:219:make_patterns_logic$3820, arst=\reset, srst={ }
  32 cells in clk=\clock, en=$abc$78546$abc$61557$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$abc$78587$abc$61580$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\reset, srst={ }
  51 cells in clk=\clock, en=$abc$78610$abc$61424$auto$opt_dff.cc:219:make_patterns_logic$55586, arst=\reset, srst={ }
  55 cells in clk=\clock, en=$abc$78664$abc$61463$auto$opt_dff.cc:219:make_patterns_logic$55530, arst=\reset, srst={ }
  58 cells in clk=\clock, en=$abc$78714$abc$61504$auto$opt_dff.cc:219:make_patterns_logic$55474, arst=\reset, srst={ }
  31 cells in clk=\clock, en=$abc$78781$abc$60198$auto$opt_dff.cc:219:make_patterns_logic$55775, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$abc$78815$abc$60218$auto$opt_dff.cc:219:make_patterns_logic$55747, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$78849$abc$60236$auto$opt_dff.cc:219:make_patterns_logic$55719, arst=\reset, srst={ }
  342 cells in clk=\clock, en=$abc$78881$abc$60254$auto$opt_dff.cc:194:make_patterns_logic$2353, arst=\reset, srst={ }
  169 cells in clk=\clock, en=$abc$79108$abc$60570$auto$opt_dff.cc:194:make_patterns_logic$3077, arst=\reset, srst={ }
  198 cells in clk=\clock, en=$abc$79271$abc$60997$auto$opt_dff.cc:194:make_patterns_logic$3801, arst=\reset, srst={ }
  237 cells in clk=\clock, en=$abc$79439$abc$62557$auto$opt_dff.cc:219:make_patterns_logic$3498, arst=\reset, srst={ }
  24 cells in clk=\clock, en=$abc$79679$abc$65232$auto$opt_dff.cc:219:make_patterns_logic$2452, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$79703$abc$64201$auto$opt_dff.cc:194:make_patterns_logic$4421, arst=\reset, srst={ }
  87 cells in clk=\clock, en=$abc$78452$abc$61861$auto$opt_dff.cc:219:make_patterns_logic$3939, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$79728$abc$64006$auto$opt_dff.cc:219:make_patterns_logic$4391, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$79735$abc$64012$auto$opt_dff.cc:219:make_patterns_logic$4408, arst=\reset, srst={ }
  16 cells in clk=\clock, en=$abc$79779$abc$62992$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$abc$80292$abc$76800$auto$opt_dff.cc:194:make_patterns_logic$2963, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$80313$abc$76789$auto$opt_dff.cc:219:make_patterns_logic$2960, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$80327$abc$76783$auto$opt_dff.cc:219:make_patterns_logic$2943, arst=\reset, srst={ }
  63 cells in clk=\clock, en=$abc$80335$abc$74908$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$abc$80402$abc$74871$auto$opt_dff.cc:219:make_patterns_logic$2661, arst=\reset, srst={ }
  49 cells in clk=\clock, en=$abc$80471$abc$74834$auto$opt_dff.cc:219:make_patterns_logic$2644, arst=\reset, srst={ }
  91 cells in clk=\clock, en=$abc$80530$abc$74797$auto$opt_dff.cc:219:make_patterns_logic$2627, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$81040$abc$75889$auto$opt_dff.cc:219:make_patterns_logic$2848, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$abc$81128$abc$77125$auto$opt_dff.cc:219:make_patterns_logic$5350, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$81146$abc$76941$auto$opt_dff.cc:219:make_patterns_logic$3009, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$81237$abc$76934$auto$opt_dff.cc:194:make_patterns_logic$2973, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$81304$abc$76824$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\reset, srst={ }
  64 cells in clk=\clock, en=$abc$81320$abc$74760$auto$opt_dff.cc:219:make_patterns_logic$2610, arst=\reset, srst={ }
  91 cells in clk=\clock, en=$abc$81388$abc$62498$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\reset, srst={ }
  581 cells in clk=\clock, en=$abc$81486$abc$58992$auto$opt_dff.cc:219:make_patterns_logic$56391, arst=\reset, srst={ }
  150 cells in clk=\clock, en=$abc$81976$abc$61617$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$79711$abc$64048$auto$opt_dff.cc:219:make_patterns_logic$3775, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$abc$82492$abc$66121$auto$opt_dff.cc:219:make_patterns_logic$5363, arst=\reset, srst={ }
  101 cells in clk=\clock, en=$abc$82514$abc$70328$auto$opt_dff.cc:219:make_patterns_logic$2433, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$82677$abc$70182$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\reset, srst={ }
  58 cells in clk=\clock, en=$abc$82693$abc$74649$auto$opt_dff.cc:219:make_patterns_logic$2559, arst=\reset, srst={ }
  66 cells in clk=\clock, en=$abc$82749$abc$74611$auto$opt_dff.cc:219:make_patterns_logic$2542, arst=\reset, srst={ }
  54 cells in clk=\clock, en=$abc$82821$abc$74574$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$82907$abc$67037$auto$opt_dff.cc:219:make_patterns_logic$3079, arst=\reset, srst={ }
  31 cells in clk=\clock, en=$abc$82875$abc$68311$auto$opt_dff.cc:219:make_patterns_logic$3198, arst=\reset, srst={ }
  42 cells in clk=\clock, en=$abc$82932$abc$66143$auto$opt_dff.cc:219:make_patterns_logic$3176, arst=\reset, srst={ }
  98 cells in clk=\clock, en=$abc$82945$abc$67847$auto$opt_dff.cc:219:make_patterns_logic$3453, arst=\reset, srst={ }
  26 cells in clk=\clock, en=$abc$83140$abc$70157$auto$opt_dff.cc:219:make_patterns_logic$2355, arst=\reset, srst={ }
  187 cells in clk=\clock, en=$abc$83163$abc$69621$auto$opt_dff.cc:219:make_patterns_logic$4222, arst=\reset, srst={ }
  110 cells in clk=\clock, en=$abc$83449$abc$69562$auto$opt_dff.cc:219:make_patterns_logic$3487, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$83555$abc$69545$auto$opt_dff.cc:219:make_patterns_logic$3733, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$83573$abc$69538$auto$opt_dff.cc:194:make_patterns_logic$3697, arst=\reset, srst={ }
  9 cells in clk=\clock, en=$abc$92278$abc$69382$auto$opt_dff.cc:219:make_patterns_logic$3051, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$83581$abc$67733$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\reset, srst={ }
  98 cells in clk=\clock, en=$abc$83680$abc$67695$auto$opt_dff.cc:219:make_patterns_logic$3385, arst=\reset, srst={ }
  84 cells in clk=\clock, en=$abc$83788$abc$67657$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=\reset, srst={ }
  100 cells in clk=\clock, en=$abc$83883$abc$67619$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$84101$abc$69358$auto$opt_dff.cc:194:make_patterns_logic$3687, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$84126$abc$69345$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$84141$abc$69339$auto$opt_dff.cc:219:make_patterns_logic$3667, arst=\reset, srst={ }
  92 cells in clk=\clock, en=$abc$84148$abc$67543$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\reset, srst={ }
  107 cells in clk=\clock, en=$abc$84247$abc$67505$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\reset, srst={ }
  93 cells in clk=\clock, en=$abc$84363$abc$67467$auto$opt_dff.cc:219:make_patterns_logic$3283, arst=\reset, srst={ }
  99 cells in clk=\clock, en=$abc$84462$abc$67429$auto$opt_dff.cc:219:make_patterns_logic$3266, arst=\reset, srst={ }
  91 cells in clk=\clock, en=$abc$85068$abc$67391$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=\reset, srst={ }
  110 cells in clk=\clock, en=$abc$85167$abc$67353$auto$opt_dff.cc:219:make_patterns_logic$3232, arst=\reset, srst={ }
  77 cells in clk=\clock, en=$abc$85282$abc$67314$auto$opt_dff.cc:219:make_patterns_logic$3215, arst=\reset, srst={ }
  110 cells in clk=\clock, en=$abc$85372$abc$67219$auto$opt_dff.cc:219:make_patterns_logic$3157, arst=\reset, srst={ }
  104 cells in clk=\clock, en=$abc$83994$abc$67581$auto$opt_dff.cc:219:make_patterns_logic$3334, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$85465$abc$67060$auto$opt_dff.cc:219:make_patterns_logic$3096, arst=\reset, srst={ }
  309 cells in clk=\clock, en=$abc$85480$abc$69886$auto$opt_dff.cc:219:make_patterns_logic$2338, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$abc$86307$abc$75855$auto$opt_dff.cc:219:make_patterns_logic$2474, arst=\reset, srst={ }
  113 cells in clk=\clock, en=$abc$95729$abc$67074$auto$opt_dff.cc:219:make_patterns_logic$3115, arst=\reset, srst={ }
  450 cells in clk=\clock, en=$abc$79798$abc$63005$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\reset, srst={ }
  108 cells in clk=\clock, en=$abc$86884$abc$67885$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\reset, srst={ }
  514 cells in clk=\clock, en=$abc$87000$abc$63434$auto$opt_dff.cc:219:make_patterns_logic$4339, arst=\reset, srst={ }
  30 cells in clk=\clock, en=$abc$87530$abc$70420$auto$opt_dff.cc:219:make_patterns_logic$3922, arst=\reset, srst={ }
  56 cells in clk=\clock, en=$abc$81246$abc$74982$auto$opt_dff.cc:219:make_patterns_logic$2712, arst=\reset, srst={ }
  89 cells in clk=\clock, en=$abc$87701$abc$74536$auto$opt_dff.cc:219:make_patterns_logic$2508, arst=\reset, srst={ }
  99 cells in clk=\clock, en=$abc$77369$abc$62460$auto$opt_dff.cc:219:make_patterns_logic$4177, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$80214$abc$62330$auto$opt_dff.cc:219:make_patterns_logic$4126, arst=\reset, srst={ }
  123 cells in clk=\clock, en=$abc$87761$abc$66376$auto$opt_dff.cc:219:make_patterns_logic$3062, arst=\reset, srst={ }
  373 cells in clk=\clock, en=$abc$87898$abc$58364$auto$opt_dff.cc:219:make_patterns_logic$56980, arst=\reset, srst={ }
  84 cells in clk=\clock, en=$abc$88707$abc$74686$auto$opt_dff.cc:219:make_patterns_logic$2576, arst=\reset, srst={ }
  79 cells in clk=\clock, en=$abc$88774$abc$62376$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\reset, srst={ }
  51 cells in clk=\clock, en=$abc$88852$abc$63897$auto$opt_dff.cc:219:make_patterns_logic$4360, arst=\reset, srst={ }
  64 cells in clk=\clock, en=$abc$81053$abc$75056$auto$opt_dff.cc:219:make_patterns_logic$2746, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$89434$abc$77142$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\reset, srst={ }
  116 cells in clk=\clock, en=$abc$89446$abc$67939$auto$opt_dff.cc:219:make_patterns_logic$2774, arst=\reset, srst={ }
  74 cells in clk=\clock, en=$abc$89569$abc$74945$auto$opt_dff.cc:219:make_patterns_logic$2695, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$abc$89685$abc$68345$auto$opt_dff.cc:219:make_patterns_logic$3572, arst=\reset, srst={ }
  462 cells in clk=\clock, en=$abc$89695$abc$65467$auto$opt_dff.cc:219:make_patterns_logic$3032, arst=\reset, srst={ }
  125 cells in clk=\clock, en=$abc$89942$abc$70197$auto$opt_dff.cc:219:make_patterns_logic$2391, arst=\reset, srst={ }
  833 cells in clk=\clock, en=$abc$90073$abc$64208$auto$opt_dff.cc:219:make_patterns_logic$3786, arst=\reset, srst={ }
  622 cells in clk=\clock, en=$abc$91103$abc$76958$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\reset, srst={ }
  75 cells in clk=\clock, en=$abc$91728$abc$76840$auto$opt_dff.cc:219:make_patterns_logic$2979, arst=\reset, srst={ }
  110 cells in clk=\clock, en=$abc$91822$abc$69399$auto$opt_dff.cc:219:make_patterns_logic$3703, arst=\reset, srst={ }
  89 cells in clk=\clock, en=$abc$91959$abc$58251$auto$opt_dff.cc:219:make_patterns_logic$4211, arst=\reset, srst={ }
  2049 cells in clk=\clock, en={ }, arst=\reset, srst={ }
  606 cells in clk=\clock, en=$abc$94290$abc$75115$verific$n277$31, arst=\reset, srst={ }
  66 cells in clk=\clock, en=$abc$94931$abc$69232$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\reset, srst={ }
  79 cells in clk=\clock, en=$abc$95045$abc$62414$auto$opt_dff.cc:219:make_patterns_logic$4160, arst=\reset, srst={ }
  51 cells in clk=\clock, en=$abc$95126$abc$76672$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\reset, srst={ }
  369 cells in clk=\clock, en=$abc$95241$abc$66158$auto$opt_dff.cc:219:make_patterns_logic$3193, arst=\reset, srst={ }
  493 cells in clk=\clock, en=$abc$88964$abc$68353$auto$opt_dff.cc:219:make_patterns_logic$3592, arst=\reset, srst={ }
  182 cells in clk=\clock, en=$abc$92038$abc$65877$auto$opt_dff.cc:194:make_patterns_logic$2258, arst=\reset, srst={ }
  85 cells in clk=\clock, en=$abc$78270$abc$61908$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\reset, srst={ }
  79 cells in clk=\clock, en=$abc$83052$abc$67809$auto$opt_dff.cc:219:make_patterns_logic$3436, arst=\reset, srst={ }
  398 cells in clk=\clock, en=$abc$82138$abc$65677$auto$opt_dff.cc:219:make_patterns_logic$2308, arst=\reset, srst={ }
  487 cells in clk=\clock, en=$abc$84569$abc$68783$auto$opt_dff.cc:219:make_patterns_logic$3615, arst=\reset, srst={ }
  532 cells in clk=\clock, en=$abc$85885$abc$76329$auto$opt_dff.cc:219:make_patterns_logic$2891, arst=\reset, srst={ }
  58 cells in clk=\clock, en=$abc$82609$abc$74497$auto$opt_dff.cc:219:make_patterns_logic$2491, arst=\reset, srst={ }
  354 cells in clk=\clock, en=$abc$80599$abc$75899$auto$opt_dff.cc:219:make_patterns_logic$2868, arst=\reset, srst={ }
  98 cells in clk=\clock, en=$abc$87564$abc$64064$auto$opt_dff.cc:219:make_patterns_logic$4427, arst=\reset, srst={ }
  448 cells in clk=\clock, en=$abc$88209$abc$59589$auto$opt_dff.cc:219:make_patterns_logic$55802, arst=\reset, srst={ }
  54 cells in clk=\clock, en=$abc$81168$abc$75019$auto$opt_dff.cc:219:make_patterns_logic$2729, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$abc$79750$abc$64025$auto$opt_dff.cc:194:make_patterns_logic$4411, arst=\reset, srst={ }
  48 cells in clk=\clock, en=$abc$89626$abc$74723$auto$opt_dff.cc:219:make_patterns_logic$2593, arst=\reset, srst={ }
  110 cells in clk=\clock, en=$abc$83339$abc$67771$auto$opt_dff.cc:219:make_patterns_logic$3419, arst=\reset, srst={ }
  298 cells in clk=\clock, en=$abc$86347$abc$65247$auto$opt_dff.cc:219:make_patterns_logic$2469, arst=\reset, srst={ }
  247 cells in clk=\clock, en=$abc$95874$abc$77152$auto$opt_dff.cc:219:make_patterns_logic$3917, arst=\reset, srst={ }

3.93.2. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77447$abc$58189$auto$opt_dff.cc:219:make_patterns_logic$2763, asynchronously reset by \reset
Extracted 83 gates and 123 wires to a netlist network with 40 inputs and 38 outputs.

3.93.2.1. Executing ABC.

3.93.3. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77548$abc$58313$auto$opt_dff.cc:219:make_patterns_logic$2285, asynchronously reset by \reset
Extracted 28 gates and 53 wires to a netlist network with 25 inputs and 9 outputs.

3.93.3.1. Executing ABC.

3.93.4. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77570$abc$62162$auto$opt_dff.cc:219:make_patterns_logic$4058, asynchronously reset by \reset
Extracted 95 gates and 155 wires to a netlist network with 60 inputs and 22 outputs.

3.93.4.1. Executing ABC.

3.93.5. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77646$abc$62200$auto$opt_dff.cc:219:make_patterns_logic$4075, asynchronously reset by \reset
Extracted 95 gates and 157 wires to a netlist network with 62 inputs and 22 outputs.

3.93.5.1. Executing ABC.

3.93.6. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77721$abc$62246$auto$opt_dff.cc:219:make_patterns_logic$4092, asynchronously reset by \reset
Extracted 90 gates and 146 wires to a netlist network with 56 inputs and 22 outputs.

3.93.6.1. Executing ABC.

3.93.7. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77796$abc$62292$auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \reset
Extracted 80 gates and 132 wires to a netlist network with 52 inputs and 14 outputs.

3.93.7.1. Executing ABC.

3.93.8. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77878$abc$62116$auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \reset
Extracted 73 gates and 126 wires to a netlist network with 53 inputs and 16 outputs.

3.93.8.1. Executing ABC.

3.93.9. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77958$abc$62078$auto$opt_dff.cc:219:make_patterns_logic$4024, asynchronously reset by \reset
Extracted 98 gates and 158 wires to a netlist network with 60 inputs and 21 outputs.

3.93.9.1. Executing ABC.

3.93.10. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78040$abc$62032$auto$opt_dff.cc:219:make_patterns_logic$4007, asynchronously reset by \reset
Extracted 79 gates and 131 wires to a netlist network with 52 inputs and 14 outputs.

3.93.10.1. Executing ABC.

3.93.11. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78114$abc$61994$auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \reset
Extracted 90 gates and 148 wires to a netlist network with 58 inputs and 22 outputs.

3.93.11.1. Executing ABC.

3.93.12. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78196$abc$61948$auto$opt_dff.cc:219:make_patterns_logic$3973, asynchronously reset by \reset
Extracted 75 gates and 127 wires to a netlist network with 52 inputs and 15 outputs.

3.93.12.1. Executing ABC.

3.93.13. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78353$abc$61762$auto$opt_dff.cc:219:make_patterns_logic$3881, asynchronously reset by \reset
Extracted 98 gates and 172 wires to a netlist network with 74 inputs and 19 outputs.

3.93.13.1. Executing ABC.

3.93.14. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78527$abc$61602$auto$opt_dff.cc:219:make_patterns_logic$3820, asynchronously reset by \reset
Extracted 16 gates and 30 wires to a netlist network with 14 inputs and 10 outputs.

3.93.14.1. Executing ABC.

3.93.15. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78546$abc$61557$auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \reset
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 9 outputs.

3.93.15.1. Executing ABC.

3.93.16. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78587$abc$61580$auto$opt_dff.cc:219:make_patterns_logic$3803, asynchronously reset by \reset
Extracted 33 gates and 56 wires to a netlist network with 23 inputs and 15 outputs.

3.93.16.1. Executing ABC.

3.93.17. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78610$abc$61424$auto$opt_dff.cc:219:make_patterns_logic$55586, asynchronously reset by \reset
Extracted 51 gates and 92 wires to a netlist network with 41 inputs and 22 outputs.

3.93.17.1. Executing ABC.

3.93.18. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78664$abc$61463$auto$opt_dff.cc:219:make_patterns_logic$55530, asynchronously reset by \reset
Extracted 55 gates and 102 wires to a netlist network with 47 inputs and 32 outputs.

3.93.18.1. Executing ABC.

3.93.19. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78714$abc$61504$auto$opt_dff.cc:219:make_patterns_logic$55474, asynchronously reset by \reset
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 27 outputs.

3.93.19.1. Executing ABC.

3.93.20. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78781$abc$60198$auto$opt_dff.cc:219:make_patterns_logic$55775, asynchronously reset by \reset
Extracted 31 gates and 47 wires to a netlist network with 16 inputs and 19 outputs.

3.93.20.1. Executing ABC.

3.93.21. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78815$abc$60218$auto$opt_dff.cc:219:make_patterns_logic$55747, asynchronously reset by \reset
Extracted 18 gates and 28 wires to a netlist network with 10 inputs and 16 outputs.

3.93.21.1. Executing ABC.

3.93.22. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78849$abc$60236$auto$opt_dff.cc:219:make_patterns_logic$55719, asynchronously reset by \reset
Extracted 28 gates and 43 wires to a netlist network with 15 inputs and 18 outputs.

3.93.22.1. Executing ABC.

3.93.23. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78881$abc$60254$auto$opt_dff.cc:194:make_patterns_logic$2353, asynchronously reset by \reset
Extracted 254 gates and 489 wires to a netlist network with 235 inputs and 137 outputs.

3.93.23.1. Executing ABC.

3.93.24. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79108$abc$60570$auto$opt_dff.cc:194:make_patterns_logic$3077, asynchronously reset by \reset
Extracted 139 gates and 250 wires to a netlist network with 111 inputs and 95 outputs.

3.93.24.1. Executing ABC.

3.93.25. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79271$abc$60997$auto$opt_dff.cc:194:make_patterns_logic$3801, asynchronously reset by \reset
Extracted 168 gates and 290 wires to a netlist network with 122 inputs and 93 outputs.

3.93.25.1. Executing ABC.

3.93.26. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79439$abc$62557$auto$opt_dff.cc:219:make_patterns_logic$3498, asynchronously reset by \reset
Extracted 237 gates and 385 wires to a netlist network with 148 inputs and 203 outputs.

3.93.26.1. Executing ABC.

3.93.27. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79679$abc$65232$auto$opt_dff.cc:219:make_patterns_logic$2452, asynchronously reset by \reset
Extracted 23 gates and 46 wires to a netlist network with 23 inputs and 19 outputs.

3.93.27.1. Executing ABC.

3.93.28. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79703$abc$64201$auto$opt_dff.cc:194:make_patterns_logic$4421, asynchronously reset by \reset
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.93.28.1. Executing ABC.

3.93.29. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78452$abc$61861$auto$opt_dff.cc:219:make_patterns_logic$3939, asynchronously reset by \reset
Extracted 87 gates and 142 wires to a netlist network with 55 inputs and 20 outputs.

3.93.29.1. Executing ABC.

3.93.30. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79728$abc$64006$auto$opt_dff.cc:219:make_patterns_logic$4391, asynchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.93.30.1. Executing ABC.

3.93.31. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79735$abc$64012$auto$opt_dff.cc:219:make_patterns_logic$4408, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 3 outputs.

3.93.31.1. Executing ABC.

3.93.32. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79779$abc$62992$auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \reset
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 7 outputs.

3.93.32.1. Executing ABC.

3.93.33. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80292$abc$76800$auto$opt_dff.cc:194:make_patterns_logic$2963, asynchronously reset by \reset
Extracted 18 gates and 27 wires to a netlist network with 9 inputs and 3 outputs.

3.93.33.1. Executing ABC.

3.93.34. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80313$abc$76789$auto$opt_dff.cc:219:make_patterns_logic$2960, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 4 outputs.

3.93.34.1. Executing ABC.

3.93.35. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80327$abc$76783$auto$opt_dff.cc:219:make_patterns_logic$2943, asynchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.93.35.1. Executing ABC.

3.93.36. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80335$abc$74908$auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \reset
Extracted 63 gates and 107 wires to a netlist network with 44 inputs and 23 outputs.

3.93.36.1. Executing ABC.

3.93.37. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80402$abc$74871$auto$opt_dff.cc:219:make_patterns_logic$2661, asynchronously reset by \reset
Extracted 65 gates and 110 wires to a netlist network with 45 inputs and 25 outputs.

3.93.37.1. Executing ABC.

3.93.38. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80471$abc$74834$auto$opt_dff.cc:219:make_patterns_logic$2644, asynchronously reset by \reset
Extracted 49 gates and 85 wires to a netlist network with 36 inputs and 14 outputs.

3.93.38.1. Executing ABC.

3.93.39. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80530$abc$74797$auto$opt_dff.cc:219:make_patterns_logic$2627, asynchronously reset by \reset
Extracted 91 gates and 150 wires to a netlist network with 59 inputs and 23 outputs.

3.93.39.1. Executing ABC.

3.93.40. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81040$abc$75889$auto$opt_dff.cc:219:make_patterns_logic$2848, asynchronously reset by \reset
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 7 outputs.

3.93.40.1. Executing ABC.

3.93.41. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81128$abc$77125$auto$opt_dff.cc:219:make_patterns_logic$5350, asynchronously reset by \reset
Extracted 15 gates and 31 wires to a netlist network with 16 inputs and 9 outputs.

3.93.41.1. Executing ABC.

3.93.42. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81146$abc$76941$auto$opt_dff.cc:219:make_patterns_logic$3009, asynchronously reset by \reset
Extracted 23 gates and 45 wires to a netlist network with 22 inputs and 7 outputs.

3.93.42.1. Executing ABC.

3.93.43. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81237$abc$76934$auto$opt_dff.cc:194:make_patterns_logic$2973, asynchronously reset by \reset
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.93.43.1. Executing ABC.

3.93.44. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81304$abc$76824$auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \reset
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.93.44.1. Executing ABC.

3.93.45. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81320$abc$74760$auto$opt_dff.cc:219:make_patterns_logic$2610, asynchronously reset by \reset
Extracted 64 gates and 109 wires to a netlist network with 45 inputs and 24 outputs.

3.93.45.1. Executing ABC.

3.93.46. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81388$abc$62498$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \reset
Extracted 91 gates and 151 wires to a netlist network with 60 inputs and 29 outputs.

3.93.46.1. Executing ABC.

3.93.47. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81486$abc$58992$auto$opt_dff.cc:219:make_patterns_logic$56391, asynchronously reset by \reset
Extracted 565 gates and 717 wires to a netlist network with 152 inputs and 131 outputs.

3.93.47.1. Executing ABC.

3.93.48. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81976$abc$61617$auto$opt_dff.cc:219:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 150 gates and 229 wires to a netlist network with 79 inputs and 39 outputs.

3.93.48.1. Executing ABC.

3.93.49. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79711$abc$64048$auto$opt_dff.cc:219:make_patterns_logic$3775, asynchronously reset by \reset
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.93.49.1. Executing ABC.

3.93.50. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82492$abc$66121$auto$opt_dff.cc:219:make_patterns_logic$5363, asynchronously reset by \reset
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 6 outputs.

3.93.50.1. Executing ABC.

3.93.51. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82514$abc$70328$auto$opt_dff.cc:219:make_patterns_logic$2433, asynchronously reset by \reset
Extracted 95 gates and 172 wires to a netlist network with 77 inputs and 11 outputs.

3.93.51.1. Executing ABC.

3.93.52. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82677$abc$70182$auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \reset
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 6 outputs.

3.93.52.1. Executing ABC.

3.93.53. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82693$abc$74649$auto$opt_dff.cc:219:make_patterns_logic$2559, asynchronously reset by \reset
Extracted 58 gates and 96 wires to a netlist network with 38 inputs and 21 outputs.

3.93.53.1. Executing ABC.

3.93.54. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82749$abc$74611$auto$opt_dff.cc:219:make_patterns_logic$2542, asynchronously reset by \reset
Extracted 66 gates and 108 wires to a netlist network with 42 inputs and 26 outputs.

3.93.54.1. Executing ABC.

3.93.55. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82821$abc$74574$auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \reset
Extracted 54 gates and 91 wires to a netlist network with 37 inputs and 19 outputs.

3.93.55.1. Executing ABC.

3.93.56. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82907$abc$67037$auto$opt_dff.cc:219:make_patterns_logic$3079, asynchronously reset by \reset
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 10 outputs.

3.93.56.1. Executing ABC.

3.93.57. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82875$abc$68311$auto$opt_dff.cc:219:make_patterns_logic$3198, asynchronously reset by \reset
Extracted 31 gates and 52 wires to a netlist network with 21 inputs and 9 outputs.

3.93.57.1. Executing ABC.

3.93.58. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82932$abc$66143$auto$opt_dff.cc:219:make_patterns_logic$3176, asynchronously reset by \reset
Extracted 41 gates and 81 wires to a netlist network with 40 inputs and 29 outputs.

3.93.58.1. Executing ABC.

3.93.59. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82945$abc$67847$auto$opt_dff.cc:219:make_patterns_logic$3453, asynchronously reset by \reset
Extracted 98 gates and 144 wires to a netlist network with 46 inputs and 9 outputs.

3.93.59.1. Executing ABC.

3.93.60. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83140$abc$70157$auto$opt_dff.cc:219:make_patterns_logic$2355, asynchronously reset by \reset
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 9 outputs.

3.93.60.1. Executing ABC.

3.93.61. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83163$abc$69621$auto$opt_dff.cc:219:make_patterns_logic$4222, asynchronously reset by \reset
Extracted 187 gates and 304 wires to a netlist network with 117 inputs and 136 outputs.

3.93.61.1. Executing ABC.

3.93.62. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83449$abc$69562$auto$opt_dff.cc:219:make_patterns_logic$3487, asynchronously reset by \reset
Extracted 110 gates and 164 wires to a netlist network with 54 inputs and 41 outputs.

3.93.62.1. Executing ABC.

3.93.63. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83555$abc$69545$auto$opt_dff.cc:219:make_patterns_logic$3733, asynchronously reset by \reset
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 8 outputs.

3.93.63.1. Executing ABC.

3.93.64. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83573$abc$69538$auto$opt_dff.cc:194:make_patterns_logic$3697, asynchronously reset by \reset
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.93.64.1. Executing ABC.

3.93.65. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$92278$abc$69382$auto$opt_dff.cc:219:make_patterns_logic$3051, asynchronously reset by \reset
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

3.93.65.1. Executing ABC.

3.93.66. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83581$abc$67733$auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \reset
Extracted 76 gates and 121 wires to a netlist network with 45 inputs and 9 outputs.

3.93.66.1. Executing ABC.

3.93.67. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83680$abc$67695$auto$opt_dff.cc:219:make_patterns_logic$3385, asynchronously reset by \reset
Extracted 98 gates and 144 wires to a netlist network with 46 inputs and 10 outputs.

3.93.67.1. Executing ABC.

3.93.68. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83788$abc$67657$auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by \reset
Extracted 84 gates and 130 wires to a netlist network with 46 inputs and 10 outputs.

3.93.68.1. Executing ABC.

3.93.69. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83883$abc$67619$auto$opt_dff.cc:219:make_patterns_logic$3351, asynchronously reset by \reset
Extracted 100 gates and 147 wires to a netlist network with 47 inputs and 10 outputs.

3.93.69.1. Executing ABC.

3.93.70. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84101$abc$69358$auto$opt_dff.cc:194:make_patterns_logic$3687, asynchronously reset by \reset
Extracted 22 gates and 33 wires to a netlist network with 11 inputs and 4 outputs.

3.93.70.1. Executing ABC.

3.93.71. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84126$abc$69345$auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \reset
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 6 outputs.

3.93.71.1. Executing ABC.

3.93.72. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84141$abc$69339$auto$opt_dff.cc:219:make_patterns_logic$3667, asynchronously reset by \reset
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.93.72.1. Executing ABC.

3.93.73. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84148$abc$67543$auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \reset
Extracted 92 gates and 140 wires to a netlist network with 48 inputs and 12 outputs.

3.93.73.1. Executing ABC.

3.93.74. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84247$abc$67505$auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \reset
Extracted 107 gates and 155 wires to a netlist network with 48 inputs and 11 outputs.

3.93.74.1. Executing ABC.

3.93.75. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84363$abc$67467$auto$opt_dff.cc:219:make_patterns_logic$3283, asynchronously reset by \reset
Extracted 93 gates and 142 wires to a netlist network with 49 inputs and 13 outputs.

3.93.75.1. Executing ABC.

3.93.76. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84462$abc$67429$auto$opt_dff.cc:219:make_patterns_logic$3266, asynchronously reset by \reset
Extracted 99 gates and 146 wires to a netlist network with 47 inputs and 10 outputs.

3.93.76.1. Executing ABC.

3.93.77. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85068$abc$67391$auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by \reset
Extracted 91 gates and 138 wires to a netlist network with 47 inputs and 11 outputs.

3.93.77.1. Executing ABC.

3.93.78. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85167$abc$67353$auto$opt_dff.cc:219:make_patterns_logic$3232, asynchronously reset by \reset
Extracted 110 gates and 160 wires to a netlist network with 50 inputs and 14 outputs.

3.93.78.1. Executing ABC.

3.93.79. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85282$abc$67314$auto$opt_dff.cc:219:make_patterns_logic$3215, asynchronously reset by \reset
Extracted 77 gates and 123 wires to a netlist network with 46 inputs and 9 outputs.

3.93.79.1. Executing ABC.

3.93.80. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85372$abc$67219$auto$opt_dff.cc:219:make_patterns_logic$3157, asynchronously reset by \reset
Extracted 104 gates and 173 wires to a netlist network with 69 inputs and 17 outputs.

3.93.80.1. Executing ABC.

3.93.81. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83994$abc$67581$auto$opt_dff.cc:219:make_patterns_logic$3334, asynchronously reset by \reset
Extracted 104 gates and 154 wires to a netlist network with 50 inputs and 13 outputs.

3.93.81.1. Executing ABC.

3.93.82. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85465$abc$67060$auto$opt_dff.cc:219:make_patterns_logic$3096, asynchronously reset by \reset
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.93.82.1. Executing ABC.

3.93.83. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85480$abc$69886$auto$opt_dff.cc:219:make_patterns_logic$2338, asynchronously reset by \reset
Extracted 309 gates and 700 wires to a netlist network with 391 inputs and 253 outputs.

3.93.83.1. Executing ABC.

3.93.84. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$86307$abc$75855$auto$opt_dff.cc:219:make_patterns_logic$2474, asynchronously reset by \reset
Extracted 39 gates and 66 wires to a netlist network with 27 inputs and 14 outputs.

3.93.84.1. Executing ABC.

3.93.85. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95729$abc$67074$auto$opt_dff.cc:219:make_patterns_logic$3115, asynchronously reset by \reset
Extracted 113 gates and 191 wires to a netlist network with 78 inputs and 46 outputs.

3.93.85.1. Executing ABC.

3.93.86. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79798$abc$63005$auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \reset
Extracted 418 gates and 646 wires to a netlist network with 228 inputs and 133 outputs.

3.93.86.1. Executing ABC.

3.93.87. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$86884$abc$67885$auto$opt_dff.cc:219:make_patterns_logic$3470, asynchronously reset by \reset
Extracted 108 gates and 164 wires to a netlist network with 56 inputs and 27 outputs.

3.93.87.1. Executing ABC.

3.93.88. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$87000$abc$63434$auto$opt_dff.cc:219:make_patterns_logic$4339, asynchronously reset by \reset
Extracted 514 gates and 673 wires to a netlist network with 159 inputs and 72 outputs.

3.93.88.1. Executing ABC.

3.93.89. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$87530$abc$70420$auto$opt_dff.cc:219:make_patterns_logic$3922, asynchronously reset by \reset
Extracted 30 gates and 49 wires to a netlist network with 19 inputs and 9 outputs.

3.93.89.1. Executing ABC.

3.93.90. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81246$abc$74982$auto$opt_dff.cc:219:make_patterns_logic$2712, asynchronously reset by \reset
Extracted 56 gates and 96 wires to a netlist network with 40 inputs and 19 outputs.

3.93.90.1. Executing ABC.

3.93.91. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$87701$abc$74536$auto$opt_dff.cc:219:make_patterns_logic$2508, asynchronously reset by \reset
Extracted 89 gates and 145 wires to a netlist network with 56 inputs and 16 outputs.

3.93.91.1. Executing ABC.

3.93.92. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77369$abc$62460$auto$opt_dff.cc:219:make_patterns_logic$4177, asynchronously reset by \reset
Extracted 99 gates and 162 wires to a netlist network with 63 inputs and 23 outputs.

3.93.92.1. Executing ABC.

3.93.93. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80214$abc$62330$auto$opt_dff.cc:219:make_patterns_logic$4126, asynchronously reset by \reset
Extracted 81 gates and 135 wires to a netlist network with 54 inputs and 20 outputs.

3.93.93.1. Executing ABC.

3.93.94. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$87761$abc$66376$auto$opt_dff.cc:219:make_patterns_logic$3062, asynchronously reset by \reset
Extracted 123 gates and 279 wires to a netlist network with 156 inputs and 115 outputs.

3.93.94.1. Executing ABC.

3.93.95. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$87898$abc$58364$auto$opt_dff.cc:219:make_patterns_logic$56980, asynchronously reset by \reset
Extracted 373 gates and 482 wires to a netlist network with 109 inputs and 126 outputs.

3.93.95.1. Executing ABC.

3.93.96. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88707$abc$74686$auto$opt_dff.cc:219:make_patterns_logic$2576, asynchronously reset by \reset
Extracted 84 gates and 137 wires to a netlist network with 53 inputs and 15 outputs.

3.93.96.1. Executing ABC.

3.93.97. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88774$abc$62376$auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \reset
Extracted 79 gates and 132 wires to a netlist network with 53 inputs and 14 outputs.

3.93.97.1. Executing ABC.

3.93.98. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88852$abc$63897$auto$opt_dff.cc:219:make_patterns_logic$4360, asynchronously reset by \reset
Extracted 51 gates and 103 wires to a netlist network with 52 inputs and 34 outputs.

3.93.98.1. Executing ABC.

3.93.99. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81053$abc$75056$auto$opt_dff.cc:219:make_patterns_logic$2746, asynchronously reset by \reset
Extracted 64 gates and 107 wires to a netlist network with 43 inputs and 26 outputs.

3.93.99.1. Executing ABC.

3.93.100. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$89434$abc$77142$auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \reset
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.93.100.1. Executing ABC.

3.93.101. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$89446$abc$67939$auto$opt_dff.cc:219:make_patterns_logic$2774, asynchronously reset by \reset
Extracted 116 gates and 211 wires to a netlist network with 95 inputs and 90 outputs.

3.93.101.1. Executing ABC.

3.93.102. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$89569$abc$74945$auto$opt_dff.cc:219:make_patterns_logic$2695, asynchronously reset by \reset
Extracted 74 gates and 123 wires to a netlist network with 49 inputs and 15 outputs.

3.93.102.1. Executing ABC.

3.93.103. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$89685$abc$68345$auto$opt_dff.cc:219:make_patterns_logic$3572, asynchronously reset by \reset
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.93.103.1. Executing ABC.

3.93.104. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$89695$abc$65467$auto$opt_dff.cc:219:make_patterns_logic$3032, asynchronously reset by \reset
Extracted 387 gates and 567 wires to a netlist network with 180 inputs and 129 outputs.

3.93.104.1. Executing ABC.

3.93.105. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$89942$abc$70197$auto$opt_dff.cc:219:make_patterns_logic$2391, asynchronously reset by \reset
Extracted 125 gates and 209 wires to a netlist network with 84 inputs and 45 outputs.

3.93.105.1. Executing ABC.

3.93.106. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$90073$abc$64208$auto$opt_dff.cc:219:make_patterns_logic$3786, asynchronously reset by \reset
Extracted 833 gates and 1097 wires to a netlist network with 264 inputs and 408 outputs.

3.93.106.1. Executing ABC.

3.93.107. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$91103$abc$76958$auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \reset
Extracted 535 gates and 770 wires to a netlist network with 235 inputs and 138 outputs.

3.93.107.1. Executing ABC.

3.93.108. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$91728$abc$76840$auto$opt_dff.cc:219:make_patterns_logic$2979, asynchronously reset by \reset
Extracted 73 gates and 149 wires to a netlist network with 76 inputs and 31 outputs.

3.93.108.1. Executing ABC.

3.93.109. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$91822$abc$69399$auto$opt_dff.cc:219:make_patterns_logic$3703, asynchronously reset by \reset
Extracted 110 gates and 180 wires to a netlist network with 70 inputs and 74 outputs.

3.93.109.1. Executing ABC.

3.93.110. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$91959$abc$58251$auto$opt_dff.cc:219:make_patterns_logic$4211, asynchronously reset by \reset
Extracted 89 gates and 139 wires to a netlist network with 50 inputs and 42 outputs.

3.93.110.1. Executing ABC.

3.93.111. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, asynchronously reset by \reset
Extracted 1933 gates and 3005 wires to a netlist network with 1072 inputs and 663 outputs.

3.93.111.1. Executing ABC.

3.93.112. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94290$abc$75115$verific$n277$31, asynchronously reset by \reset
Extracted 606 gates and 879 wires to a netlist network with 273 inputs and 398 outputs.

3.93.112.1. Executing ABC.

3.93.113. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94931$abc$69232$auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \reset
Extracted 66 gates and 130 wires to a netlist network with 64 inputs and 47 outputs.

3.93.113.1. Executing ABC.

3.93.114. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95045$abc$62414$auto$opt_dff.cc:219:make_patterns_logic$4160, asynchronously reset by \reset
Extracted 79 gates and 134 wires to a netlist network with 55 inputs and 18 outputs.

3.93.114.1. Executing ABC.

3.93.115. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95126$abc$76672$auto$opt_dff.cc:219:make_patterns_logic$2912, asynchronously reset by \reset
Extracted 51 gates and 103 wires to a netlist network with 52 inputs and 34 outputs.

3.93.115.1. Executing ABC.

3.93.116. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95241$abc$66158$auto$opt_dff.cc:219:make_patterns_logic$3193, asynchronously reset by \reset
Extracted 358 gates and 533 wires to a netlist network with 175 inputs and 119 outputs.

3.93.116.1. Executing ABC.

3.93.117. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88964$abc$68353$auto$opt_dff.cc:219:make_patterns_logic$3592, asynchronously reset by \reset
Extracted 461 gates and 718 wires to a netlist network with 257 inputs and 142 outputs.

3.93.117.1. Executing ABC.

3.93.118. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$92038$abc$65877$auto$opt_dff.cc:194:make_patterns_logic$2258, asynchronously reset by \reset
Extracted 182 gates and 352 wires to a netlist network with 170 inputs and 79 outputs.

3.93.118.1. Executing ABC.

3.93.119. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78270$abc$61908$auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \reset
Extracted 85 gates and 139 wires to a netlist network with 54 inputs and 15 outputs.

3.93.119.1. Executing ABC.

3.93.120. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83052$abc$67809$auto$opt_dff.cc:219:make_patterns_logic$3436, asynchronously reset by \reset
Extracted 79 gates and 127 wires to a netlist network with 48 inputs and 11 outputs.

3.93.120.1. Executing ABC.

3.93.121. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82138$abc$65677$auto$opt_dff.cc:219:make_patterns_logic$2308, asynchronously reset by \reset
Extracted 327 gates and 491 wires to a netlist network with 164 inputs and 121 outputs.

3.93.121.1. Executing ABC.

3.93.122. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84569$abc$68783$auto$opt_dff.cc:219:make_patterns_logic$3615, asynchronously reset by \reset
Extracted 487 gates and 654 wires to a netlist network with 167 inputs and 73 outputs.

3.93.122.1. Executing ABC.

3.93.123. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85885$abc$76329$auto$opt_dff.cc:219:make_patterns_logic$2891, asynchronously reset by \reset
Extracted 532 gates and 776 wires to a netlist network with 244 inputs and 121 outputs.

3.93.123.1. Executing ABC.

3.93.124. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82609$abc$74497$auto$opt_dff.cc:219:make_patterns_logic$2491, asynchronously reset by \reset
Extracted 58 gates and 96 wires to a netlist network with 38 inputs and 20 outputs.

3.93.124.1. Executing ABC.

3.93.125. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80599$abc$75899$auto$opt_dff.cc:219:make_patterns_logic$2868, asynchronously reset by \reset
Extracted 322 gates and 473 wires to a netlist network with 151 inputs and 110 outputs.

3.93.125.1. Executing ABC.

3.93.126. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$87564$abc$64064$auto$opt_dff.cc:219:make_patterns_logic$4427, asynchronously reset by \reset
Extracted 94 gates and 146 wires to a netlist network with 52 inputs and 74 outputs.

3.93.126.1. Executing ABC.

3.93.127. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88209$abc$59589$auto$opt_dff.cc:219:make_patterns_logic$55802, asynchronously reset by \reset
Extracted 448 gates and 590 wires to a netlist network with 142 inputs and 114 outputs.

3.93.127.1. Executing ABC.

3.93.128. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81168$abc$75019$auto$opt_dff.cc:219:make_patterns_logic$2729, asynchronously reset by \reset
Extracted 54 gates and 92 wires to a netlist network with 38 inputs and 17 outputs.

3.93.128.1. Executing ABC.

3.93.129. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79750$abc$64025$auto$opt_dff.cc:194:make_patterns_logic$4411, asynchronously reset by \reset
Extracted 20 gates and 32 wires to a netlist network with 12 inputs and 5 outputs.

3.93.129.1. Executing ABC.

3.93.130. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$89626$abc$74723$auto$opt_dff.cc:219:make_patterns_logic$2593, asynchronously reset by \reset
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 12 outputs.

3.93.130.1. Executing ABC.

3.93.131. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83339$abc$67771$auto$opt_dff.cc:219:make_patterns_logic$3419, asynchronously reset by \reset
Extracted 110 gates and 163 wires to a netlist network with 53 inputs and 16 outputs.

3.93.131.1. Executing ABC.

3.93.132. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$86347$abc$65247$auto$opt_dff.cc:219:make_patterns_logic$2469, asynchronously reset by \reset
Extracted 287 gates and 411 wires to a netlist network with 124 inputs and 108 outputs.

3.93.132.1. Executing ABC.

3.93.133. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95874$abc$77152$auto$opt_dff.cc:219:make_patterns_logic$3917, asynchronously reset by \reset
Extracted 247 gates and 352 wires to a netlist network with 105 inputs and 95 outputs.

3.93.133.1. Executing ABC.

yosys> abc -dff

3.94. Executing ABC pass (technology mapping using ABC).

3.94.1. Summary of detected clock domains:
  23 cells in clk=\clock, en=$abc$96235$abc$77548$abc$58313$auto$opt_dff.cc:219:make_patterns_logic$2285, arst=\reset, srst={ }
  98 cells in clk=\clock, en=$abc$96266$abc$77570$abc$62162$auto$opt_dff.cc:219:make_patterns_logic$4058, arst=\reset, srst={ }
  113 cells in clk=\clock, en=$abc$96358$abc$77646$abc$62200$auto$opt_dff.cc:219:make_patterns_logic$4075, arst=\reset, srst={ }
  88 cells in clk=\clock, en=$abc$96461$abc$77721$abc$62246$auto$opt_dff.cc:219:make_patterns_logic$4092, arst=\reset, srst={ }
  97 cells in clk=\clock, en=$abc$96546$abc$77796$abc$62292$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\reset, srst={ }
  88 cells in clk=\clock, en=$abc$96641$abc$77878$abc$62116$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\reset, srst={ }
  99 cells in clk=\clock, en=$abc$96723$abc$77958$abc$62078$auto$opt_dff.cc:219:make_patterns_logic$4024, arst=\reset, srst={ }
  88 cells in clk=\clock, en=$abc$96817$abc$78040$abc$62032$auto$opt_dff.cc:219:make_patterns_logic$4007, arst=\reset, srst={ }
  101 cells in clk=\clock, en=$abc$96901$abc$78114$abc$61994$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\reset, srst={ }
  99 cells in clk=\clock, en=$abc$97080$abc$78353$abc$61762$auto$opt_dff.cc:219:make_patterns_logic$3881, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$97171$abc$78527$abc$61602$auto$opt_dff.cc:219:make_patterns_logic$3820, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$abc$97188$abc$78546$abc$61557$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$97222$abc$78587$abc$61580$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\reset, srst={ }
  58 cells in clk=\clock, en=$abc$97254$abc$78610$abc$61424$auto$opt_dff.cc:219:make_patterns_logic$55586, arst=\reset, srst={ }
  53 cells in clk=\clock, en=$abc$97306$abc$78664$abc$61463$auto$opt_dff.cc:219:make_patterns_logic$55530, arst=\reset, srst={ }
  58 cells in clk=\clock, en=$abc$97363$abc$78714$abc$61504$auto$opt_dff.cc:219:make_patterns_logic$55474, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$abc$97423$abc$78781$abc$60198$auto$opt_dff.cc:219:make_patterns_logic$55775, arst=\reset, srst={ }
  32 cells in clk=\clock, en=$abc$97457$abc$78815$abc$60218$auto$opt_dff.cc:219:make_patterns_logic$55747, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$97477$abc$78849$abc$60236$auto$opt_dff.cc:219:make_patterns_logic$55719, arst=\reset, srst={ }
  359 cells in clk=\clock, en=$abc$97506$abc$78881$abc$60254$auto$opt_dff.cc:194:make_patterns_logic$2353, arst=\reset, srst={ }
  178 cells in clk=\clock, en=$abc$97765$abc$79108$abc$60570$auto$opt_dff.cc:194:make_patterns_logic$3077, arst=\reset, srst={ }
  116 cells in clk=\clock, en=$abc$96150$abc$77447$abc$58189$auto$opt_dff.cc:219:make_patterns_logic$2763, arst=\reset, srst={ }
  224 cells in clk=\clock, en=$abc$97904$abc$79271$abc$60997$auto$opt_dff.cc:194:make_patterns_logic$3801, arst=\reset, srst={ }
  24 cells in clk=\clock, en=$abc$98315$abc$79679$abc$65232$auto$opt_dff.cc:219:make_patterns_logic$2452, arst=\reset, srst={ }
  248 cells in clk=\clock, en=$abc$98077$abc$79439$abc$62557$auto$opt_dff.cc:219:make_patterns_logic$3498, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$98340$abc$79703$abc$64201$auto$opt_dff.cc:194:make_patterns_logic$4421, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$98433$abc$79728$abc$64006$auto$opt_dff.cc:219:make_patterns_logic$4391, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$98440$abc$79735$abc$64012$auto$opt_dff.cc:219:make_patterns_logic$4408, arst=\reset, srst={ }
  17 cells in clk=\clock, en=$abc$98453$abc$79779$abc$62992$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$abc$98471$abc$80292$abc$76800$auto$opt_dff.cc:194:make_patterns_logic$2963, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$98492$abc$80313$abc$76789$auto$opt_dff.cc:219:make_patterns_logic$2960, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$98505$abc$80327$abc$76783$auto$opt_dff.cc:219:make_patterns_logic$2943, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$abc$98513$abc$80335$abc$74908$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$abc$98580$abc$80402$abc$74871$auto$opt_dff.cc:219:make_patterns_logic$2661, arst=\reset, srst={ }
  49 cells in clk=\clock, en=$abc$98649$abc$80471$abc$74834$auto$opt_dff.cc:219:make_patterns_logic$2644, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$98802$abc$81040$abc$75889$auto$opt_dff.cc:219:make_patterns_logic$2848, arst=\reset, srst={ }
  25 cells in clk=\clock, en=$abc$98817$abc$81128$abc$77125$auto$opt_dff.cc:219:make_patterns_logic$5350, arst=\reset, srst={ }
  25 cells in clk=\clock, en=$abc$98835$abc$81146$abc$76941$auto$opt_dff.cc:219:make_patterns_logic$3009, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$98860$abc$81237$abc$76934$auto$opt_dff.cc:194:make_patterns_logic$2973, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$98868$abc$81304$abc$76824$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$abc$98884$abc$81320$abc$74760$auto$opt_dff.cc:219:make_patterns_logic$2610, arst=\reset, srst={ }
  99 cells in clk=\clock, en=$abc$98952$abc$81388$abc$62498$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\reset, srst={ }
  296 cells in clk=\clock, en=$abc$99049$abc$81486$abc$58992$auto$opt_dff.cc:219:make_patterns_logic$56391, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$abc$99819$abc$82492$abc$66121$auto$opt_dff.cc:219:make_patterns_logic$5363, arst=\reset, srst={ }
  102 cells in clk=\clock, en=$abc$99840$abc$82514$abc$70328$auto$opt_dff.cc:219:make_patterns_logic$2433, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$abc$99937$abc$82677$abc$70182$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\reset, srst={ }
  50 cells in clk=\clock, en=$abc$99951$abc$82693$abc$74649$auto$opt_dff.cc:219:make_patterns_logic$2559, arst=\reset, srst={ }
  51 cells in clk=\clock, en=$abc$100017$abc$82749$abc$74611$auto$opt_dff.cc:219:make_patterns_logic$2542, arst=\reset, srst={ }
  27 cells in clk=\clock, en=$abc$100152$abc$82907$abc$67037$auto$opt_dff.cc:219:make_patterns_logic$3079, arst=\reset, srst={ }
  34 cells in clk=\clock, en=$abc$100181$abc$82875$abc$68311$auto$opt_dff.cc:219:make_patterns_logic$3198, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$abc$100213$abc$82932$abc$66143$auto$opt_dff.cc:219:make_patterns_logic$3176, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$99805$abc$79711$abc$64048$auto$opt_dff.cc:219:make_patterns_logic$3775, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$100365$abc$83140$abc$70157$auto$opt_dff.cc:219:make_patterns_logic$2355, arst=\reset, srst={ }
  187 cells in clk=\clock, en=$abc$100392$abc$83163$abc$69621$auto$opt_dff.cc:219:make_patterns_logic$4222, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$100694$abc$83555$abc$69545$auto$opt_dff.cc:219:make_patterns_logic$3733, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$100719$abc$83573$abc$69538$auto$opt_dff.cc:194:make_patterns_logic$3697, arst=\reset, srst={ }
  9 cells in clk=\clock, en=$abc$100726$abc$92278$abc$69382$auto$opt_dff.cc:219:make_patterns_logic$3051, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$100737$abc$83581$abc$67733$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\reset, srst={ }
  98 cells in clk=\clock, en=$abc$100822$abc$83680$abc$67695$auto$opt_dff.cc:219:make_patterns_logic$3385, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$100929$abc$83788$abc$67657$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=\reset, srst={ }
  103 cells in clk=\clock, en=$abc$101015$abc$83883$abc$67619$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$101146$abc$84126$abc$69345$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$101161$abc$84141$abc$69339$auto$opt_dff.cc:219:make_patterns_logic$3667, arst=\reset, srst={ }
  102 cells in clk=\clock, en=$abc$101168$abc$84148$abc$67543$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\reset, srst={ }
  108 cells in clk=\clock, en=$abc$101281$abc$84247$abc$67505$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\reset, srst={ }
  95 cells in clk=\clock, en=$abc$101397$abc$84363$abc$67467$auto$opt_dff.cc:219:make_patterns_logic$3283, arst=\reset, srst={ }
  99 cells in clk=\clock, en=$abc$101501$abc$84462$abc$67429$auto$opt_dff.cc:219:make_patterns_logic$3266, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$101609$abc$85068$abc$67391$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=\reset, srst={ }
  107 cells in clk=\clock, en=$abc$101697$abc$85167$abc$67353$auto$opt_dff.cc:219:make_patterns_logic$3232, arst=\reset, srst={ }
  89 cells in clk=\clock, en=$abc$101902$abc$85372$abc$67219$auto$opt_dff.cc:219:make_patterns_logic$3157, arst=\reset, srst={ }
  99 cells in clk=\clock, en=$abc$101991$abc$83994$abc$67581$auto$opt_dff.cc:219:make_patterns_logic$3334, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$102102$abc$85465$abc$67060$auto$opt_dff.cc:219:make_patterns_logic$3096, arst=\reset, srst={ }
  279 cells in clk=\clock, en=$abc$102115$abc$85480$abc$69886$auto$opt_dff.cc:219:make_patterns_logic$2338, arst=\reset, srst={ }
  35 cells in clk=\clock, en=$abc$102427$abc$86307$abc$75855$auto$opt_dff.cc:219:make_patterns_logic$2474, arst=\reset, srst={ }
  130 cells in clk=\clock, en=$abc$102466$abc$95729$abc$67074$auto$opt_dff.cc:219:make_patterns_logic$3115, arst=\reset, srst={ }
  449 cells in clk=\clock, en=$abc$102622$abc$79798$abc$63005$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\reset, srst={ }
  119 cells in clk=\clock, en=$abc$103041$abc$86884$abc$67885$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\reset, srst={ }
  30 cells in clk=\clock, en=$abc$107459$abc$87530$abc$70420$auto$opt_dff.cc:219:make_patterns_logic$3922, arst=\reset, srst={ }
  62 cells in clk=\clock, en=$abc$103677$abc$81246$abc$74982$auto$opt_dff.cc:219:make_patterns_logic$2712, arst=\reset, srst={ }
  96 cells in clk=\clock, en=$abc$103740$abc$87701$abc$74536$auto$opt_dff.cc:219:make_patterns_logic$2508, arst=\reset, srst={ }
  98 cells in clk=\clock, en=$abc$103833$abc$77369$abc$62460$auto$opt_dff.cc:219:make_patterns_logic$4177, arst=\reset, srst={ }
  96 cells in clk=\clock, en=$abc$103935$abc$80214$abc$62330$auto$opt_dff.cc:219:make_patterns_logic$4126, arst=\reset, srst={ }
  99 cells in clk=\clock, en=$abc$104017$abc$87761$abc$66376$auto$opt_dff.cc:219:make_patterns_logic$3062, arst=\reset, srst={ }
  400 cells in clk=\clock, en=$abc$104143$abc$87898$abc$58364$auto$opt_dff.cc:219:make_patterns_logic$56980, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$104548$abc$88707$abc$74686$auto$opt_dff.cc:219:make_patterns_logic$2576, arst=\reset, srst={ }
  90 cells in clk=\clock, en=$abc$98347$abc$78452$abc$61861$auto$opt_dff.cc:219:make_patterns_logic$3939, arst=\reset, srst={ }
  97 cells in clk=\clock, en=$abc$104638$abc$88774$abc$62376$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$104843$abc$81053$abc$75056$auto$opt_dff.cc:219:make_patterns_logic$2746, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$104915$abc$89434$abc$77142$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\reset, srst={ }
  147 cells in clk=\clock, en=$abc$104928$abc$89446$abc$67939$auto$opt_dff.cc:219:make_patterns_logic$2774, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$105047$abc$89569$abc$74945$auto$opt_dff.cc:219:make_patterns_logic$2695, arst=\reset, srst={ }
  8 cells in clk=\clock, en=$abc$105130$abc$89685$abc$68345$auto$opt_dff.cc:219:make_patterns_logic$3572, arst=\reset, srst={ }
  632 cells in clk=\clock, en=$abc$105140$abc$89695$abc$65467$auto$opt_dff.cc:219:make_patterns_logic$3032, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$abc$101124$abc$84101$abc$69358$auto$opt_dff.cc:194:make_patterns_logic$3687, arst=\reset, srst={ }
  109 cells in clk=\clock, en=$abc$100581$abc$83449$abc$69562$auto$opt_dff.cc:219:make_patterns_logic$3487, arst=\reset, srst={ }
  129 cells in clk=\clock, en=$abc$105574$abc$89942$abc$70197$auto$opt_dff.cc:219:make_patterns_logic$2391, arst=\reset, srst={ }
  697 cells in clk=\clock, en=$abc$105712$abc$90073$abc$64208$auto$opt_dff.cc:219:make_patterns_logic$3786, arst=\reset, srst={ }
  896 cells in clk=\clock, en=$abc$106562$abc$91103$abc$76958$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\reset, srst={ }
  63 cells in clk=\clock, en=$abc$107128$abc$91728$abc$76840$auto$opt_dff.cc:219:make_patterns_logic$2979, arst=\reset, srst={ }
  117 cells in clk=\clock, en=$abc$107222$abc$91822$abc$69399$auto$opt_dff.cc:219:make_patterns_logic$3703, arst=\reset, srst={ }
  99 cells in clk=\clock, en=$abc$107359$abc$91959$abc$58251$auto$opt_dff.cc:219:make_patterns_logic$4211, arst=\reset, srst={ }
  1874 cells in clk=\clock, en={ }, arst=\reset, srst={ }
  87 cells in clk=\clock, en=$abc$96993$abc$78196$abc$61948$auto$opt_dff.cc:219:make_patterns_logic$3973, arst=\reset, srst={ }
  607 cells in clk=\clock, en=$abc$109417$abc$94290$abc$75115$verific$n277$31, arst=\reset, srst={ }
  99 cells in clk=\clock, en=$abc$110182$abc$95045$abc$62414$auto$opt_dff.cc:219:make_patterns_logic$4160, arst=\reset, srst={ }
  52 cells in clk=\clock, en=$abc$110276$abc$95126$abc$76672$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\reset, srst={ }
  250 cells in clk=\clock, en=$abc$110385$abc$95241$abc$66158$auto$opt_dff.cc:219:make_patterns_logic$3193, arst=\reset, srst={ }
  476 cells in clk=\clock, en=$abc$110756$abc$88964$abc$68353$auto$opt_dff.cc:219:make_patterns_logic$3592, arst=\reset, srst={ }
  150 cells in clk=\clock, en=$abc$111208$abc$92038$abc$65877$auto$opt_dff.cc:194:make_patterns_logic$2258, arst=\reset, srst={ }
  91 cells in clk=\clock, en=$abc$111421$abc$78270$abc$61908$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\reset, srst={ }
  365 cells in clk=\clock, en=$abc$114241$abc$86347$abc$65247$auto$opt_dff.cc:219:make_patterns_logic$2469, arst=\reset, srst={ }
  78 cells in clk=\clock, en=$abc$111517$abc$83052$abc$67809$auto$opt_dff.cc:219:make_patterns_logic$3436, arst=\reset, srst={ }
  74 cells in clk=\clock, en=$abc$110059$abc$94931$abc$69232$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\reset, srst={ }
  415 cells in clk=\clock, en=$abc$111604$abc$82138$abc$65677$auto$opt_dff.cc:219:make_patterns_logic$2308, arst=\reset, srst={ }
  506 cells in clk=\clock, en=$abc$111962$abc$84569$abc$68783$auto$opt_dff.cc:219:make_patterns_logic$3615, arst=\reset, srst={ }
  80 cells in clk=\clock, en=$abc$98707$abc$80530$abc$74797$auto$opt_dff.cc:219:make_patterns_logic$2627, arst=\reset, srst={ }
  45 cells in clk=\clock, en=$abc$113002$abc$82609$abc$74497$auto$opt_dff.cc:219:make_patterns_logic$2491, arst=\reset, srst={ }
  426 cells in clk=\clock, en=$abc$113067$abc$80599$abc$75899$auto$opt_dff.cc:219:make_patterns_logic$2868, arst=\reset, srst={ }
  128 cells in clk=\clock, en=$abc$99652$abc$81976$abc$61617$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\reset, srst={ }
  103 cells in clk=\clock, en=$abc$113390$abc$87564$abc$64064$auto$opt_dff.cc:219:make_patterns_logic$4427, arst=\reset, srst={ }
  441 cells in clk=\clock, en=$abc$103170$abc$87000$abc$63434$auto$opt_dff.cc:219:make_patterns_logic$4339, arst=\reset, srst={ }
  451 cells in clk=\clock, en=$abc$113528$abc$88209$abc$59589$auto$opt_dff.cc:219:make_patterns_logic$55802, arst=\reset, srst={ }
  74 cells in clk=\clock, en=$abc$104733$abc$88852$abc$63897$auto$opt_dff.cc:219:make_patterns_logic$4360, arst=\reset, srst={ }
  454 cells in clk=\clock, en=$abc$112466$abc$85885$abc$76329$auto$opt_dff.cc:219:make_patterns_logic$2891, arst=\reset, srst={ }
  51 cells in clk=\clock, en=$abc$113986$abc$81168$abc$75019$auto$opt_dff.cc:219:make_patterns_logic$2729, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$abc$114047$abc$79750$abc$64025$auto$opt_dff.cc:194:make_patterns_logic$4411, arst=\reset, srst={ }
  53 cells in clk=\clock, en=$abc$114070$abc$89626$abc$74723$auto$opt_dff.cc:219:make_patterns_logic$2593, arst=\reset, srst={ }
  102 cells in clk=\clock, en=$abc$114126$abc$83339$abc$67771$auto$opt_dff.cc:219:make_patterns_logic$3419, arst=\reset, srst={ }
  78 cells in clk=\clock, en=$abc$101816$abc$85282$abc$67314$auto$opt_dff.cc:219:make_patterns_logic$3215, arst=\reset, srst={ }
  98 cells in clk=\clock, en=$abc$100258$abc$82945$abc$67847$auto$opt_dff.cc:219:make_patterns_logic$3453, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$abc$100088$abc$82821$abc$74574$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\reset, srst={ }
  255 cells in clk=\clock, en=$abc$114554$abc$95874$abc$77152$auto$opt_dff.cc:219:make_patterns_logic$3917, arst=\reset, srst={ }

3.94.2. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96235$abc$77548$abc$58313$auto$opt_dff.cc:219:make_patterns_logic$2285, asynchronously reset by \reset
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 7 outputs.

3.94.2.1. Executing ABC.

3.94.3. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96266$abc$77570$abc$62162$auto$opt_dff.cc:219:make_patterns_logic$4058, asynchronously reset by \reset
Extracted 98 gates and 158 wires to a netlist network with 60 inputs and 21 outputs.

3.94.3.1. Executing ABC.

3.94.4. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96358$abc$77646$abc$62200$auto$opt_dff.cc:219:make_patterns_logic$4075, asynchronously reset by \reset
Extracted 113 gates and 178 wires to a netlist network with 65 inputs and 24 outputs.

3.94.4.1. Executing ABC.

3.94.5. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96461$abc$77721$abc$62246$auto$opt_dff.cc:219:make_patterns_logic$4092, asynchronously reset by \reset
Extracted 88 gates and 148 wires to a netlist network with 60 inputs and 22 outputs.

3.94.5.1. Executing ABC.

3.94.6. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96546$abc$77796$abc$62292$auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \reset
Extracted 97 gates and 154 wires to a netlist network with 57 inputs and 15 outputs.

3.94.6.1. Executing ABC.

3.94.7. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96641$abc$77878$abc$62116$auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \reset
Extracted 88 gates and 141 wires to a netlist network with 53 inputs and 15 outputs.

3.94.7.1. Executing ABC.

3.94.8. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96723$abc$77958$abc$62078$auto$opt_dff.cc:219:make_patterns_logic$4024, asynchronously reset by \reset
Extracted 99 gates and 163 wires to a netlist network with 64 inputs and 22 outputs.

3.94.8.1. Executing ABC.

3.94.9. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96817$abc$78040$abc$62032$auto$opt_dff.cc:219:make_patterns_logic$4007, asynchronously reset by \reset
Extracted 88 gates and 145 wires to a netlist network with 57 inputs and 15 outputs.

3.94.9.1. Executing ABC.

3.94.10. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96901$abc$78114$abc$61994$auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \reset
Extracted 101 gates and 164 wires to a netlist network with 63 inputs and 21 outputs.

3.94.10.1. Executing ABC.

3.94.11. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97080$abc$78353$abc$61762$auto$opt_dff.cc:219:make_patterns_logic$3881, asynchronously reset by \reset
Extracted 93 gates and 175 wires to a netlist network with 82 inputs and 16 outputs.

3.94.11.1. Executing ABC.

3.94.12. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97171$abc$78527$abc$61602$auto$opt_dff.cc:219:make_patterns_logic$3820, asynchronously reset by \reset
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 8 outputs.

3.94.12.1. Executing ABC.

3.94.13. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97188$abc$78546$abc$61557$auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \reset
Extracted 44 gates and 88 wires to a netlist network with 44 inputs and 9 outputs.

3.94.13.1. Executing ABC.

3.94.14. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97222$abc$78587$abc$61580$auto$opt_dff.cc:219:make_patterns_logic$3803, asynchronously reset by \reset
Extracted 28 gates and 49 wires to a netlist network with 21 inputs and 11 outputs.

3.94.14.1. Executing ABC.

3.94.15. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97254$abc$78610$abc$61424$auto$opt_dff.cc:219:make_patterns_logic$55586, asynchronously reset by \reset
Extracted 56 gates and 104 wires to a netlist network with 48 inputs and 26 outputs.

3.94.15.1. Executing ABC.

3.94.16. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97306$abc$78664$abc$61463$auto$opt_dff.cc:219:make_patterns_logic$55530, asynchronously reset by \reset
Extracted 53 gates and 99 wires to a netlist network with 46 inputs and 28 outputs.

3.94.16.1. Executing ABC.

3.94.17. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97363$abc$78714$abc$61504$auto$opt_dff.cc:219:make_patterns_logic$55474, asynchronously reset by \reset
Extracted 58 gates and 104 wires to a netlist network with 46 inputs and 27 outputs.

3.94.17.1. Executing ABC.

3.94.18. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97423$abc$78781$abc$60198$auto$opt_dff.cc:219:make_patterns_logic$55775, asynchronously reset by \reset
Extracted 33 gates and 48 wires to a netlist network with 15 inputs and 19 outputs.

3.94.18.1. Executing ABC.

3.94.19. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97457$abc$78815$abc$60218$auto$opt_dff.cc:219:make_patterns_logic$55747, asynchronously reset by \reset
Extracted 32 gates and 47 wires to a netlist network with 15 inputs and 19 outputs.

3.94.19.1. Executing ABC.

3.94.20. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97477$abc$78849$abc$60236$auto$opt_dff.cc:219:make_patterns_logic$55719, asynchronously reset by \reset
Extracted 28 gates and 43 wires to a netlist network with 15 inputs and 18 outputs.

3.94.20.1. Executing ABC.

3.94.21. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97506$abc$78881$abc$60254$auto$opt_dff.cc:194:make_patterns_logic$2353, asynchronously reset by \reset
Extracted 271 gates and 512 wires to a netlist network with 241 inputs and 152 outputs.

3.94.21.1. Executing ABC.

3.94.22. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97765$abc$79108$abc$60570$auto$opt_dff.cc:194:make_patterns_logic$3077, asynchronously reset by \reset
Extracted 148 gates and 262 wires to a netlist network with 114 inputs and 106 outputs.

3.94.22.1. Executing ABC.

3.94.23. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96150$abc$77447$abc$58189$auto$opt_dff.cc:219:make_patterns_logic$2763, asynchronously reset by \reset
Extracted 116 gates and 171 wires to a netlist network with 55 inputs and 40 outputs.

3.94.23.1. Executing ABC.

3.94.24. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97904$abc$79271$abc$60997$auto$opt_dff.cc:194:make_patterns_logic$3801, asynchronously reset by \reset
Extracted 194 gates and 349 wires to a netlist network with 155 inputs and 94 outputs.

3.94.24.1. Executing ABC.

3.94.25. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98315$abc$79679$abc$65232$auto$opt_dff.cc:219:make_patterns_logic$2452, asynchronously reset by \reset
Extracted 23 gates and 46 wires to a netlist network with 23 inputs and 19 outputs.

3.94.25.1. Executing ABC.

3.94.26. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98077$abc$79439$abc$62557$auto$opt_dff.cc:219:make_patterns_logic$3498, asynchronously reset by \reset
Extracted 248 gates and 406 wires to a netlist network with 158 inputs and 216 outputs.

3.94.26.1. Executing ABC.

3.94.27. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98340$abc$79703$abc$64201$auto$opt_dff.cc:194:make_patterns_logic$4421, asynchronously reset by \reset
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.94.27.1. Executing ABC.

3.94.28. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98433$abc$79728$abc$64006$auto$opt_dff.cc:219:make_patterns_logic$4391, asynchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.94.28.1. Executing ABC.

3.94.29. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98440$abc$79735$abc$64012$auto$opt_dff.cc:219:make_patterns_logic$4408, asynchronously reset by \reset
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 5 outputs.

3.94.29.1. Executing ABC.

3.94.30. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98453$abc$79779$abc$62992$auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \reset
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 8 outputs.

3.94.30.1. Executing ABC.

3.94.31. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98471$abc$80292$abc$76800$auto$opt_dff.cc:194:make_patterns_logic$2963, asynchronously reset by \reset
Extracted 18 gates and 27 wires to a netlist network with 9 inputs and 3 outputs.

3.94.31.1. Executing ABC.

3.94.32. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98492$abc$80313$abc$76789$auto$opt_dff.cc:219:make_patterns_logic$2960, asynchronously reset by \reset
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 5 outputs.

3.94.32.1. Executing ABC.

3.94.33. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98505$abc$80327$abc$76783$auto$opt_dff.cc:219:make_patterns_logic$2943, asynchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.94.33.1. Executing ABC.

3.94.34. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98513$abc$80335$abc$74908$auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \reset
Extracted 65 gates and 110 wires to a netlist network with 45 inputs and 25 outputs.

3.94.34.1. Executing ABC.

3.94.35. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98580$abc$80402$abc$74871$auto$opt_dff.cc:219:make_patterns_logic$2661, asynchronously reset by \reset
Extracted 65 gates and 110 wires to a netlist network with 45 inputs and 25 outputs.

3.94.35.1. Executing ABC.

3.94.36. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98649$abc$80471$abc$74834$auto$opt_dff.cc:219:make_patterns_logic$2644, asynchronously reset by \reset
Extracted 49 gates and 85 wires to a netlist network with 36 inputs and 14 outputs.

3.94.36.1. Executing ABC.

3.94.37. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98802$abc$81040$abc$75889$auto$opt_dff.cc:219:make_patterns_logic$2848, asynchronously reset by \reset
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.94.37.1. Executing ABC.

3.94.38. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98817$abc$81128$abc$77125$auto$opt_dff.cc:219:make_patterns_logic$5350, asynchronously reset by \reset
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 9 outputs.

3.94.38.1. Executing ABC.

3.94.39. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98835$abc$81146$abc$76941$auto$opt_dff.cc:219:make_patterns_logic$3009, asynchronously reset by \reset
Extracted 25 gates and 48 wires to a netlist network with 23 inputs and 9 outputs.

3.94.39.1. Executing ABC.

3.94.40. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98860$abc$81237$abc$76934$auto$opt_dff.cc:194:make_patterns_logic$2973, asynchronously reset by \reset
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.94.40.1. Executing ABC.

3.94.41. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98868$abc$81304$abc$76824$auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \reset
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.94.41.1. Executing ABC.

3.94.42. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98884$abc$81320$abc$74760$auto$opt_dff.cc:219:make_patterns_logic$2610, asynchronously reset by \reset
Extracted 65 gates and 110 wires to a netlist network with 45 inputs and 23 outputs.

3.94.42.1. Executing ABC.

3.94.43. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98952$abc$81388$abc$62498$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \reset
Extracted 99 gates and 159 wires to a netlist network with 60 inputs and 28 outputs.

3.94.43.1. Executing ABC.

3.94.44. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99049$abc$81486$abc$58992$auto$opt_dff.cc:219:make_patterns_logic$56391, asynchronously reset by \reset
Extracted 291 gates and 385 wires to a netlist network with 94 inputs and 117 outputs.

3.94.44.1. Executing ABC.

3.94.45. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99819$abc$82492$abc$66121$auto$opt_dff.cc:219:make_patterns_logic$5363, asynchronously reset by \reset
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 9 outputs.

3.94.45.1. Executing ABC.

3.94.46. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99840$abc$82514$abc$70328$auto$opt_dff.cc:219:make_patterns_logic$2433, asynchronously reset by \reset
Extracted 96 gates and 174 wires to a netlist network with 78 inputs and 10 outputs.

3.94.46.1. Executing ABC.

3.94.47. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99937$abc$82677$abc$70182$auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \reset
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 12 outputs.

3.94.47.1. Executing ABC.

3.94.48. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99951$abc$82693$abc$74649$auto$opt_dff.cc:219:make_patterns_logic$2559, asynchronously reset by \reset
Extracted 50 gates and 83 wires to a netlist network with 33 inputs and 15 outputs.

3.94.48.1. Executing ABC.

3.94.49. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100017$abc$82749$abc$74611$auto$opt_dff.cc:219:make_patterns_logic$2542, asynchronously reset by \reset
Extracted 51 gates and 85 wires to a netlist network with 34 inputs and 16 outputs.

3.94.49.1. Executing ABC.

3.94.50. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100152$abc$82907$abc$67037$auto$opt_dff.cc:219:make_patterns_logic$3079, asynchronously reset by \reset
Extracted 27 gates and 50 wires to a netlist network with 23 inputs and 9 outputs.

3.94.50.1. Executing ABC.

3.94.51. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100181$abc$82875$abc$68311$auto$opt_dff.cc:219:make_patterns_logic$3198, asynchronously reset by \reset
Extracted 34 gates and 58 wires to a netlist network with 24 inputs and 13 outputs.

3.94.51.1. Executing ABC.

3.94.52. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100213$abc$82932$abc$66143$auto$opt_dff.cc:219:make_patterns_logic$3176, asynchronously reset by \reset
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 31 outputs.

3.94.52.1. Executing ABC.

3.94.53. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99805$abc$79711$abc$64048$auto$opt_dff.cc:219:make_patterns_logic$3775, asynchronously reset by \reset
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.94.53.1. Executing ABC.

3.94.54. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100365$abc$83140$abc$70157$auto$opt_dff.cc:219:make_patterns_logic$2355, asynchronously reset by \reset
Extracted 28 gates and 49 wires to a netlist network with 21 inputs and 10 outputs.

3.94.54.1. Executing ABC.

3.94.55. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100392$abc$83163$abc$69621$auto$opt_dff.cc:219:make_patterns_logic$4222, asynchronously reset by \reset
Extracted 187 gates and 305 wires to a netlist network with 118 inputs and 139 outputs.

3.94.55.1. Executing ABC.

3.94.56. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100694$abc$83555$abc$69545$auto$opt_dff.cc:219:make_patterns_logic$3733, asynchronously reset by \reset
Extracted 28 gates and 56 wires to a netlist network with 28 inputs and 6 outputs.

3.94.56.1. Executing ABC.

3.94.57. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100719$abc$83573$abc$69538$auto$opt_dff.cc:194:make_patterns_logic$3697, asynchronously reset by \reset
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.94.57.1. Executing ABC.

3.94.58. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100726$abc$92278$abc$69382$auto$opt_dff.cc:219:make_patterns_logic$3051, asynchronously reset by \reset
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

3.94.58.1. Executing ABC.

3.94.59. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100737$abc$83581$abc$67733$auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \reset
Extracted 76 gates and 121 wires to a netlist network with 45 inputs and 9 outputs.

3.94.59.1. Executing ABC.

3.94.60. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100822$abc$83680$abc$67695$auto$opt_dff.cc:219:make_patterns_logic$3385, asynchronously reset by \reset
Extracted 98 gates and 144 wires to a netlist network with 46 inputs and 10 outputs.

3.94.60.1. Executing ABC.

3.94.61. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100929$abc$83788$abc$67657$auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by \reset
Extracted 76 gates and 121 wires to a netlist network with 45 inputs and 9 outputs.

3.94.61.1. Executing ABC.

3.94.62. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101015$abc$83883$abc$67619$auto$opt_dff.cc:219:make_patterns_logic$3351, asynchronously reset by \reset
Extracted 103 gates and 153 wires to a netlist network with 50 inputs and 13 outputs.

3.94.62.1. Executing ABC.

3.94.63. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101146$abc$84126$abc$69345$auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \reset
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 7 outputs.

3.94.63.1. Executing ABC.

3.94.64. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101161$abc$84141$abc$69339$auto$opt_dff.cc:219:make_patterns_logic$3667, asynchronously reset by \reset
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.94.64.1. Executing ABC.

3.94.65. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101168$abc$84148$abc$67543$auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \reset
Extracted 102 gates and 148 wires to a netlist network with 46 inputs and 10 outputs.

3.94.65.1. Executing ABC.

3.94.66. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101281$abc$84247$abc$67505$auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \reset
Extracted 108 gates and 155 wires to a netlist network with 47 inputs and 12 outputs.

3.94.66.1. Executing ABC.

3.94.67. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101397$abc$84363$abc$67467$auto$opt_dff.cc:219:make_patterns_logic$3283, asynchronously reset by \reset
Extracted 95 gates and 144 wires to a netlist network with 49 inputs and 13 outputs.

3.94.67.1. Executing ABC.

3.94.68. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101501$abc$84462$abc$67429$auto$opt_dff.cc:219:make_patterns_logic$3266, asynchronously reset by \reset
Extracted 99 gates and 146 wires to a netlist network with 47 inputs and 10 outputs.

3.94.68.1. Executing ABC.

3.94.69. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101609$abc$85068$abc$67391$auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by \reset
Extracted 81 gates and 130 wires to a netlist network with 49 inputs and 13 outputs.

3.94.69.1. Executing ABC.

3.94.70. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101697$abc$85167$abc$67353$auto$opt_dff.cc:219:make_patterns_logic$3232, asynchronously reset by \reset
Extracted 107 gates and 155 wires to a netlist network with 48 inputs and 11 outputs.

3.94.70.1. Executing ABC.

3.94.71. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101902$abc$85372$abc$67219$auto$opt_dff.cc:219:make_patterns_logic$3157, asynchronously reset by \reset
Extracted 83 gates and 155 wires to a netlist network with 72 inputs and 13 outputs.

3.94.71.1. Executing ABC.

3.94.72. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101991$abc$83994$abc$67581$auto$opt_dff.cc:219:make_patterns_logic$3334, asynchronously reset by \reset
Extracted 99 gates and 146 wires to a netlist network with 47 inputs and 10 outputs.

3.94.72.1. Executing ABC.

3.94.73. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$102102$abc$85465$abc$67060$auto$opt_dff.cc:219:make_patterns_logic$3096, asynchronously reset by \reset
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 6 outputs.

3.94.73.1. Executing ABC.

3.94.74. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$102115$abc$85480$abc$69886$auto$opt_dff.cc:219:make_patterns_logic$2338, asynchronously reset by \reset
Extracted 279 gates and 639 wires to a netlist network with 360 inputs and 225 outputs.

3.94.74.1. Executing ABC.

3.94.75. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$102427$abc$86307$abc$75855$auto$opt_dff.cc:219:make_patterns_logic$2474, asynchronously reset by \reset
Extracted 35 gates and 59 wires to a netlist network with 24 inputs and 12 outputs.

3.94.75.1. Executing ABC.

3.94.76. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$102466$abc$95729$abc$67074$auto$opt_dff.cc:219:make_patterns_logic$3115, asynchronously reset by \reset
Extracted 130 gates and 208 wires to a netlist network with 78 inputs and 53 outputs.

3.94.76.1. Executing ABC.

3.94.77. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$102622$abc$79798$abc$63005$auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \reset
Extracted 417 gates and 646 wires to a netlist network with 229 inputs and 132 outputs.

3.94.77.1. Executing ABC.

3.94.78. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$103041$abc$86884$abc$67885$auto$opt_dff.cc:219:make_patterns_logic$3470, asynchronously reset by \reset
Extracted 119 gates and 174 wires to a netlist network with 55 inputs and 26 outputs.

3.94.78.1. Executing ABC.

3.94.79. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$107459$abc$87530$abc$70420$auto$opt_dff.cc:219:make_patterns_logic$3922, asynchronously reset by \reset
Extracted 30 gates and 49 wires to a netlist network with 19 inputs and 9 outputs.

3.94.79.1. Executing ABC.

3.94.80. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$103677$abc$81246$abc$74982$auto$opt_dff.cc:219:make_patterns_logic$2712, asynchronously reset by \reset
Extracted 62 gates and 104 wires to a netlist network with 42 inputs and 22 outputs.

3.94.80.1. Executing ABC.

3.94.81. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$103740$abc$87701$abc$74536$auto$opt_dff.cc:219:make_patterns_logic$2508, asynchronously reset by \reset
Extracted 96 gates and 154 wires to a netlist network with 58 inputs and 18 outputs.

3.94.81.1. Executing ABC.

3.94.82. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$103833$abc$77369$abc$62460$auto$opt_dff.cc:219:make_patterns_logic$4177, asynchronously reset by \reset
Extracted 98 gates and 160 wires to a netlist network with 62 inputs and 19 outputs.

3.94.82.1. Executing ABC.

3.94.83. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$103935$abc$80214$abc$62330$auto$opt_dff.cc:219:make_patterns_logic$4126, asynchronously reset by \reset
Extracted 96 gates and 161 wires to a netlist network with 65 inputs and 24 outputs.

3.94.83.1. Executing ABC.

3.94.84. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$104017$abc$87761$abc$66376$auto$opt_dff.cc:219:make_patterns_logic$3062, asynchronously reset by \reset
Extracted 99 gates and 227 wires to a netlist network with 128 inputs and 90 outputs.

3.94.84.1. Executing ABC.

3.94.85. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$104143$abc$87898$abc$58364$auto$opt_dff.cc:219:make_patterns_logic$56980, asynchronously reset by \reset
Extracted 400 gates and 519 wires to a netlist network with 119 inputs and 121 outputs.

3.94.85.1. Executing ABC.

3.94.86. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$104548$abc$88707$abc$74686$auto$opt_dff.cc:219:make_patterns_logic$2576, asynchronously reset by \reset
Extracted 76 gates and 124 wires to a netlist network with 48 inputs and 11 outputs.

3.94.86.1. Executing ABC.

3.94.87. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98347$abc$78452$abc$61861$auto$opt_dff.cc:219:make_patterns_logic$3939, asynchronously reset by \reset
Extracted 90 gates and 151 wires to a netlist network with 61 inputs and 22 outputs.

3.94.87.1. Executing ABC.

3.94.88. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$104638$abc$88774$abc$62376$auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \reset
Extracted 97 gates and 153 wires to a netlist network with 56 inputs and 20 outputs.

3.94.88.1. Executing ABC.

3.94.89. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$104843$abc$81053$abc$75056$auto$opt_dff.cc:219:make_patterns_logic$2746, asynchronously reset by \reset
Extracted 76 gates and 123 wires to a netlist network with 47 inputs and 34 outputs.

3.94.89.1. Executing ABC.

3.94.90. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$104915$abc$89434$abc$77142$auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \reset
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 7 outputs.

3.94.90.1. Executing ABC.

3.94.91. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$104928$abc$89446$abc$67939$auto$opt_dff.cc:219:make_patterns_logic$2774, asynchronously reset by \reset
Extracted 147 gates and 260 wires to a netlist network with 113 inputs and 118 outputs.

3.94.91.1. Executing ABC.

3.94.92. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$105047$abc$89569$abc$74945$auto$opt_dff.cc:219:make_patterns_logic$2695, asynchronously reset by \reset
Extracted 76 gates and 125 wires to a netlist network with 49 inputs and 12 outputs.

3.94.92.1. Executing ABC.

3.94.93. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$105130$abc$89685$abc$68345$auto$opt_dff.cc:219:make_patterns_logic$3572, asynchronously reset by \reset
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.94.93.1. Executing ABC.

3.94.94. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$105140$abc$89695$abc$65467$auto$opt_dff.cc:219:make_patterns_logic$3032, asynchronously reset by \reset
Extracted 541 gates and 785 wires to a netlist network with 244 inputs and 152 outputs.

3.94.94.1. Executing ABC.

3.94.95. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101124$abc$84101$abc$69358$auto$opt_dff.cc:194:make_patterns_logic$3687, asynchronously reset by \reset
Extracted 20 gates and 30 wires to a netlist network with 10 inputs and 3 outputs.

3.94.95.1. Executing ABC.

3.94.96. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100581$abc$83449$abc$69562$auto$opt_dff.cc:219:make_patterns_logic$3487, asynchronously reset by \reset
Extracted 109 gates and 164 wires to a netlist network with 55 inputs and 39 outputs.

3.94.96.1. Executing ABC.

3.94.97. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$105574$abc$89942$abc$70197$auto$opt_dff.cc:219:make_patterns_logic$2391, asynchronously reset by \reset
Extracted 129 gates and 212 wires to a netlist network with 83 inputs and 46 outputs.

3.94.97.1. Executing ABC.

3.94.98. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$105712$abc$90073$abc$64208$auto$opt_dff.cc:219:make_patterns_logic$3786, asynchronously reset by \reset
Extracted 697 gates and 961 wires to a netlist network with 264 inputs and 394 outputs.

3.94.98.1. Executing ABC.

3.94.99. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$106562$abc$91103$abc$76958$auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \reset
Extracted 805 gates and 1163 wires to a netlist network with 358 inputs and 173 outputs.

3.94.99.1. Executing ABC.

3.94.100. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$107128$abc$91728$abc$76840$auto$opt_dff.cc:219:make_patterns_logic$2979, asynchronously reset by \reset
Extracted 63 gates and 129 wires to a netlist network with 66 inputs and 31 outputs.

3.94.100.1. Executing ABC.

3.94.101. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$107222$abc$91822$abc$69399$auto$opt_dff.cc:219:make_patterns_logic$3703, asynchronously reset by \reset
Extracted 117 gates and 194 wires to a netlist network with 77 inputs and 74 outputs.

3.94.101.1. Executing ABC.

3.94.102. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$107359$abc$91959$abc$58251$auto$opt_dff.cc:219:make_patterns_logic$4211, asynchronously reset by \reset
Extracted 99 gates and 148 wires to a netlist network with 49 inputs and 43 outputs.

3.94.102.1. Executing ABC.

3.94.103. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, asynchronously reset by \reset
Extracted 1750 gates and 2777 wires to a netlist network with 1027 inputs and 688 outputs.

3.94.103.1. Executing ABC.

3.94.104. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96993$abc$78196$abc$61948$auto$opt_dff.cc:219:make_patterns_logic$3973, asynchronously reset by \reset
Extracted 87 gates and 143 wires to a netlist network with 56 inputs and 18 outputs.

3.94.104.1. Executing ABC.

3.94.105. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$109417$abc$94290$abc$75115$verific$n277$31, asynchronously reset by \reset
Extracted 607 gates and 890 wires to a netlist network with 283 inputs and 388 outputs.

3.94.105.1. Executing ABC.

3.94.106. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$110182$abc$95045$abc$62414$auto$opt_dff.cc:219:make_patterns_logic$4160, asynchronously reset by \reset
Extracted 99 gates and 163 wires to a netlist network with 64 inputs and 20 outputs.

3.94.106.1. Executing ABC.

3.94.107. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$110276$abc$95126$abc$76672$auto$opt_dff.cc:219:make_patterns_logic$2912, asynchronously reset by \reset
Extracted 52 gates and 106 wires to a netlist network with 54 inputs and 34 outputs.

3.94.107.1. Executing ABC.

3.94.108. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$110385$abc$95241$abc$66158$auto$opt_dff.cc:219:make_patterns_logic$3193, asynchronously reset by \reset
Extracted 250 gates and 381 wires to a netlist network with 131 inputs and 106 outputs.

3.94.108.1. Executing ABC.

3.94.109. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$110756$abc$88964$abc$68353$auto$opt_dff.cc:219:make_patterns_logic$3592, asynchronously reset by \reset
Extracted 444 gates and 700 wires to a netlist network with 256 inputs and 136 outputs.

3.94.109.1. Executing ABC.

3.94.110. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$111208$abc$92038$abc$65877$auto$opt_dff.cc:194:make_patterns_logic$2258, asynchronously reset by \reset
Extracted 150 gates and 288 wires to a netlist network with 138 inputs and 65 outputs.

3.94.110.1. Executing ABC.

3.94.111. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$111421$abc$78270$abc$61908$auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \reset
Extracted 91 gates and 147 wires to a netlist network with 56 inputs and 18 outputs.

3.94.111.1. Executing ABC.

3.94.112. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$114241$abc$86347$abc$65247$auto$opt_dff.cc:219:make_patterns_logic$2469, asynchronously reset by \reset
Extracted 355 gates and 519 wires to a netlist network with 164 inputs and 104 outputs.

3.94.112.1. Executing ABC.

3.94.113. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$111517$abc$83052$abc$67809$auto$opt_dff.cc:219:make_patterns_logic$3436, asynchronously reset by \reset
Extracted 78 gates and 125 wires to a netlist network with 47 inputs and 11 outputs.

3.94.113.1. Executing ABC.

3.94.114. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$110059$abc$94931$abc$69232$auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \reset
Extracted 74 gates and 146 wires to a netlist network with 72 inputs and 48 outputs.

3.94.114.1. Executing ABC.

3.94.115. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$111604$abc$82138$abc$65677$auto$opt_dff.cc:219:make_patterns_logic$2308, asynchronously reset by \reset
Extracted 349 gates and 516 wires to a netlist network with 167 inputs and 102 outputs.

3.94.115.1. Executing ABC.

3.94.116. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$111962$abc$84569$abc$68783$auto$opt_dff.cc:219:make_patterns_logic$3615, asynchronously reset by \reset
Extracted 506 gates and 678 wires to a netlist network with 172 inputs and 75 outputs.

3.94.116.1. Executing ABC.

3.94.117. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98707$abc$80530$abc$74797$auto$opt_dff.cc:219:make_patterns_logic$2627, asynchronously reset by \reset
Extracted 80 gates and 133 wires to a netlist network with 53 inputs and 15 outputs.

3.94.117.1. Executing ABC.

3.94.118. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$113002$abc$82609$abc$74497$auto$opt_dff.cc:219:make_patterns_logic$2491, asynchronously reset by \reset
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 10 outputs.

3.94.118.1. Executing ABC.

3.94.119. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$113067$abc$80599$abc$75899$auto$opt_dff.cc:219:make_patterns_logic$2868, asynchronously reset by \reset
Extracted 394 gates and 611 wires to a netlist network with 217 inputs and 125 outputs.

3.94.119.1. Executing ABC.

3.94.120. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99652$abc$81976$abc$61617$auto$opt_dff.cc:219:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 128 gates and 198 wires to a netlist network with 70 inputs and 40 outputs.

3.94.120.1. Executing ABC.

3.94.121. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$113390$abc$87564$abc$64064$auto$opt_dff.cc:219:make_patterns_logic$4427, asynchronously reset by \reset
Extracted 99 gates and 157 wires to a netlist network with 58 inputs and 74 outputs.

3.94.121.1. Executing ABC.

3.94.122. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$103170$abc$87000$abc$63434$auto$opt_dff.cc:219:make_patterns_logic$4339, asynchronously reset by \reset
Extracted 441 gates and 562 wires to a netlist network with 121 inputs and 69 outputs.

3.94.122.1. Executing ABC.

3.94.123. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$113528$abc$88209$abc$59589$auto$opt_dff.cc:219:make_patterns_logic$55802, asynchronously reset by \reset
Extracted 451 gates and 601 wires to a netlist network with 150 inputs and 117 outputs.

3.94.123.1. Executing ABC.

3.94.124. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$104733$abc$88852$abc$63897$auto$opt_dff.cc:219:make_patterns_logic$4360, asynchronously reset by \reset
Extracted 74 gates and 142 wires to a netlist network with 68 inputs and 36 outputs.

3.94.124.1. Executing ABC.

3.94.125. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$112466$abc$85885$abc$76329$auto$opt_dff.cc:219:make_patterns_logic$2891, asynchronously reset by \reset
Extracted 454 gates and 669 wires to a netlist network with 215 inputs and 112 outputs.

3.94.125.1. Executing ABC.

3.94.126. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$113986$abc$81168$abc$75019$auto$opt_dff.cc:219:make_patterns_logic$2729, asynchronously reset by \reset
Extracted 51 gates and 87 wires to a netlist network with 36 inputs and 15 outputs.

3.94.126.1. Executing ABC.

3.94.127. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$114047$abc$79750$abc$64025$auto$opt_dff.cc:194:make_patterns_logic$4411, asynchronously reset by \reset
Extracted 18 gates and 27 wires to a netlist network with 9 inputs and 5 outputs.

3.94.127.1. Executing ABC.

3.94.128. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$114070$abc$89626$abc$74723$auto$opt_dff.cc:219:make_patterns_logic$2593, asynchronously reset by \reset
Extracted 53 gates and 89 wires to a netlist network with 36 inputs and 16 outputs.

3.94.128.1. Executing ABC.

3.94.129. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$114126$abc$83339$abc$67771$auto$opt_dff.cc:219:make_patterns_logic$3419, asynchronously reset by \reset
Extracted 102 gates and 150 wires to a netlist network with 48 inputs and 12 outputs.

3.94.129.1. Executing ABC.

3.94.130. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101816$abc$85282$abc$67314$auto$opt_dff.cc:219:make_patterns_logic$3215, asynchronously reset by \reset
Extracted 78 gates and 125 wires to a netlist network with 47 inputs and 10 outputs.

3.94.130.1. Executing ABC.

3.94.131. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100258$abc$82945$abc$67847$auto$opt_dff.cc:219:make_patterns_logic$3453, asynchronously reset by \reset
Extracted 98 gates and 144 wires to a netlist network with 46 inputs and 9 outputs.

3.94.131.1. Executing ABC.

3.94.132. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100088$abc$82821$abc$74574$auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \reset
Extracted 65 gates and 107 wires to a netlist network with 42 inputs and 25 outputs.

3.94.132.1. Executing ABC.

3.94.133. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$114554$abc$95874$abc$77152$auto$opt_dff.cc:219:make_patterns_logic$3917, asynchronously reset by \reset
Extracted 255 gates and 365 wires to a netlist network with 110 inputs and 96 outputs.

3.94.133.1. Executing ABC.

yosys> opt_ffinv

3.95. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> opt -sat

3.96. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.96.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~333 debug messages>

yosys> opt_merge -nomux

3.96.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~429 debug messages>
Removed a total of 143 cells.

yosys> opt_muxtree

3.96.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.96.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.96.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.96.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 6 unused cells and 102082 unused wires.
<suppressed ~64 debug messages>

yosys> opt_expr

3.96.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.96.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.96.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.96.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.96.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.96.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.96.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.96.16. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.97. Executing BMUXMAP pass.

yosys> demuxmap

3.98. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_3ruJQx/abc_tmp_1.scr

3.99. Executing ABC pass (technology mapping using ABC).

3.99.1. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Extracted 16131 gates and 18070 wires to a netlist network with 1938 inputs and 1987 outputs.

3.99.1.1. Executing ABC.
DE:   #PIs = 1938  #Luts =  5580  Max Lvl =  28  Avg Lvl =   9.31  [   1.01 sec. at Pass 0]
DE:   #PIs = 1938  #Luts =  4848  Max Lvl =  19  Avg Lvl =   6.29  [  45.83 sec. at Pass 1]
DE:   #PIs = 1938  #Luts =  4761  Max Lvl =  16  Avg Lvl =   6.16  [   8.17 sec. at Pass 2]
DE:   #PIs = 1938  #Luts =  4673  Max Lvl =  15  Avg Lvl =   5.83  [  16.36 sec. at Pass 3]
DE:   #PIs = 1938  #Luts =  4655  Max Lvl =  15  Avg Lvl =   5.75  [  11.37 sec. at Pass 4]
DE:   #PIs = 1938  #Luts =  4594  Max Lvl =  15  Avg Lvl =   5.89  [  18.27 sec. at Pass 5]
DE:   #PIs = 1938  #Luts =  4552  Max Lvl =  15  Avg Lvl =   5.84  [  11.42 sec. at Pass 6]
DE:   #PIs = 1938  #Luts =  4526  Max Lvl =  14  Avg Lvl =   5.83  [  16.98 sec. at Pass 7]
DE:   #PIs = 1938  #Luts =  4516  Max Lvl =  15  Avg Lvl =   5.84  [  12.74 sec. at Pass 8]
DE:   #PIs = 1938  #Luts =  4500  Max Lvl =  15  Avg Lvl =   5.80  [  18.27 sec. at Pass 9]
DE:   #PIs = 1938  #Luts =  4494  Max Lvl =  14  Avg Lvl =   5.75  [  11.50 sec. at Pass 10]
DE:   #PIs = 1938  #Luts =  4482  Max Lvl =  15  Avg Lvl =   5.93  [  18.41 sec. at Pass 11]
DE:   #PIs = 1938  #Luts =  4482  Max Lvl =  14  Avg Lvl =   5.74  [  11.89 sec. at Pass 12]
DE:   #PIs = 1938  #Luts =  4468  Max Lvl =  15  Avg Lvl =   5.79  [  16.73 sec. at Pass 13]
DE:   #PIs = 1938  #Luts =  4461  Max Lvl =  15  Avg Lvl =   5.79  [   4.02 sec. at Pass 14]

yosys> opt_expr

3.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.105. Executing OPT_SHARE pass.

yosys> opt_dff

3.106. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $abc$117270$auto$blifparse.cc:362:parse_blif$117272 ($_DFFE_PP0P_) from module b17.
Removing always-active EN on $abc$117270$auto$blifparse.cc:362:parse_blif$117271 ($_DFFE_PP0P_) from module b17.
Removing always-active EN on $abc$123134$auto$blifparse.cc:362:parse_blif$123136 ($_DFFE_PP0P_) from module b17.
Removing always-active EN on $abc$123134$auto$blifparse.cc:362:parse_blif$123135 ($_DFFE_PP0P_) from module b17.

yosys> opt_clean

3.107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 17305 unused wires.
<suppressed ~13 debug messages>

yosys> opt_expr

3.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.109. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 7 inverters.

yosys> stat

3.110. Printing statistics.

=== b17 ===

   Number of wires:               4911
   Number of wire bits:           8440
   Number of public wires:         130
   Number of public wire bits:    1331
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6405
     $_DFFE_PP0N_                    2
     $_DFFE_PP0P_                 1262
     $_DFFE_PP1N_                    1
     $_DFFE_PP1P_                    8
     $_DFF_PP0_                     25
     $lut                         4447
     adder_carry                   660


yosys> shregmap -minlen 8 -maxlen 20

3.111. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.112. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.113. Printing statistics.

=== b17 ===

   Number of wires:               4911
   Number of wire bits:           8440
   Number of public wires:         130
   Number of public wire bits:    1331
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6405
     $_DFFE_PP0N_                    2
     $_DFFE_PP0P_                 1262
     $_DFFE_PP1N_                    1
     $_DFFE_PP1P_                    8
     $_DFF_PP0_                     25
     $lut                         4447
     adder_carry                   660


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.114. Executing TECHMAP pass (map to technology primitives).

3.114.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.114.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.114.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1N_ for cells of type $_DFFE_PP1N_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~7182 debug messages>

yosys> opt_expr -mux_undef

3.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~110124 debug messages>

yosys> simplemap

3.116. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge

3.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~43902 debug messages>
Removed a total of 14634 cells.

yosys> opt_dff -nodffe -nosdff

3.119. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 5 unused cells and 17671 unused wires.
<suppressed ~7 debug messages>

yosys> opt -nodffe -nosdff

3.121. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.121.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~3703 debug messages>

yosys> opt_merge -nomux

3.121.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~117 debug messages>
Removed a total of 39 cells.

yosys> opt_muxtree

3.121.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.121.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.121.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.121.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.121.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 1086 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.121.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.121.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.121.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.121.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.121.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.121.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.121.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.121.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.121.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_3ruJQx/abc_tmp_2.scr

3.122. Executing ABC pass (technology mapping using ABC).

3.122.1. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Extracted 15849 gates and 17787 wires to a netlist network with 1936 inputs and 1970 outputs.

3.122.1.1. Executing ABC.
DE:   #PIs = 1936  #Luts =  4493  Max Lvl =  14  Avg Lvl =   5.91  [   1.05 sec. at Pass 0]
DE:   #PIs = 1936  #Luts =  4493  Max Lvl =  14  Avg Lvl =   5.91  [  64.81 sec. at Pass 1]
DE:   #PIs = 1936  #Luts =  4461  Max Lvl =  14  Avg Lvl =   5.96  [  12.82 sec. at Pass 2]
DE:   #PIs = 1936  #Luts =  4434  Max Lvl =  14  Avg Lvl =   5.96  [  21.04 sec. at Pass 3]
DE:   #PIs = 1936  #Luts =  4434  Max Lvl =  14  Avg Lvl =   5.96  [  19.17 sec. at Pass 4]
DE:   #PIs = 1936  #Luts =  4413  Max Lvl =  14  Avg Lvl =   5.92  [  36.80 sec. at Pass 5]
DE:   #PIs = 1936  #Luts =  4407  Max Lvl =  14  Avg Lvl =   5.80  [  22.25 sec. at Pass 6]
DE:   #PIs = 1936  #Luts =  4395  Max Lvl =  15  Avg Lvl =   6.15  [  23.54 sec. at Pass 7]
DE:   #PIs = 1936  #Luts =  4395  Max Lvl =  15  Avg Lvl =   6.15  [  18.55 sec. at Pass 8]
DE:   #PIs = 1936  #Luts =  4385  Max Lvl =  16  Avg Lvl =   6.03  [  26.26 sec. at Pass 9]
DE:   #PIs = 1936  #Luts =  4385  Max Lvl =  16  Avg Lvl =   6.03  [  14.67 sec. at Pass 10]
DE:   #PIs = 1936  #Luts =  4373  Max Lvl =  16  Avg Lvl =   5.98  [  22.71 sec. at Pass 11]
DE:   #PIs = 1936  #Luts =  4370  Max Lvl =  15  Avg Lvl =   5.90  [  12.47 sec. at Pass 12]
DE:   #PIs = 1936  #Luts =  4364  Max Lvl =  15  Avg Lvl =   6.01  [  20.93 sec. at Pass 13]
DE:   #PIs = 1936  #Luts =  4357  Max Lvl =  15  Avg Lvl =   5.96  [   2.90 sec. at Pass 14]

yosys> opt_expr

3.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.128. Executing OPT_SHARE pass.

yosys> opt_dff

3.129. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 15149 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.132. Executing HIERARCHY pass (managing design hierarchy).

3.132.1. Analyzing design hierarchy..
Top module:  \b17

3.132.2. Analyzing design hierarchy..
Top module:  \b17
Removed 0 unused modules.

yosys> stat

3.133. Printing statistics.

=== b17 ===

   Number of wires:               4819
   Number of wire bits:           8348
   Number of public wires:         129
   Number of public wire bits:    1330
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6315
     $lut                         4357
     adder_carry                   660
     dffsre                       1298


yosys> opt_clean -purge

3.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 48 unused wires.
<suppressed ~48 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.135. Executing Verilog backend.
Dumping module `\b17'.

End of script. Logfile hash: 5d0b9e6363, CPU: user 277.75s system 9.73s, MEM: 307.42 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 94% 6x abc (3880 sec), 2% 36x opt_dff (99 sec), ...
real 1059.03
user 3849.44
sys 244.48
