

================================================================
== Vitis HLS Report for 'Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
================================================================
* Date:           Tue Sep 30 15:49:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
    |  4718595|  4718595|  18.874 ms|  18.874 ms|  4718594|  4718594|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_41_2_VITIS_LOOP_43_3  |  4718593|  4718593|         4|          2|          1|  2359296|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       96|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      166|     -|
|Register             |        -|      -|       73|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       73|      262|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_113_p2                |         +|   0|  0|  22|          22|           1|
    |add_ln43_fu_151_p2                |         +|   0|  0|  10|          10|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_119_p2               |      icmp|   0|  0|   9|          22|          22|
    |icmp_ln4311_fu_128_p2             |      icmp|   0|  0|   4|          10|          10|
    |icmp_ln43_fu_157_p2               |      icmp|   0|  0|   4|          10|          10|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |select_ln41_2_fu_176_p3           |    select|   0|  0|  29|           1|           1|
    |select_ln41_fu_134_p3             |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  96|          80|          51|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |W_strm_blk_n                          |   1|          2|    1|          2|
    |ap_NS_fsm                             |   1|          3|    1|          3|
    |ap_done_int                           |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   1|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |  32|          2|   22|         44|
    |ap_sig_allocacmp_j_load               |  16|          2|   10|         20|
    |ap_sig_allocacmp_sum_load             |  32|          2|   32|         64|
    |indvar_flatten_fu_58                  |  32|          2|   22|         44|
    |j_fu_54                               |  16|          2|   10|         20|
    |sum_fu_50                             |  32|          2|   32|         64|
    |z2_strm_blk_n                         |   1|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 166|         25|  134|        269|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |icmp_ln41_reg_236                |   1|   0|    1|          0|
    |icmp_ln4311_reg_240              |   1|   0|    1|          0|
    |icmp_ln43_reg_250                |   1|   0|    1|          0|
    |icmp_ln43_reg_250_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_58             |  22|   0|   22|          0|
    |j_fu_54                          |  10|   0|   10|          0|
    |sum_fu_50                        |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  73|   0|   73|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_din0    |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_din1    |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_din2    |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_din3    |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_dout0   |   in|   32|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_ce      |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|W_strm_dout         |   in|   32|     ap_fifo|                                                      W_strm|       pointer|
|W_strm_empty_n      |   in|    1|     ap_fifo|                                                      W_strm|       pointer|
|W_strm_read         |  out|    1|     ap_fifo|                                                      W_strm|       pointer|
|z2_strm_din         |  out|   32|     ap_fifo|                                                     z2_strm|       pointer|
|z2_strm_full_n      |   in|    1|     ap_fifo|                                                     z2_strm|       pointer|
|z2_strm_write       |  out|    1|     ap_fifo|                                                     z2_strm|       pointer|
|local_vec_address0  |  out|   12|   ap_memory|                                                   local_vec|         array|
|local_vec_ce0       |  out|    1|   ap_memory|                                                   local_vec|         array|
|local_vec_q0        |   in|   32|   ap_memory|                                                   local_vec|         array|
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [kernel_FFN.cpp:42]   --->   Operation 7 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [kernel_FFN.cpp:43]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.39ns)   --->   "%store_ln43 = store i10 0, i10 %j" [kernel_FFN.cpp:43]   --->   Operation 13 'store' 'store_ln43' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 0, i32 %sum" [kernel_FFN.cpp:42]   --->   Operation 14 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc17" [kernel_FFN.cpp:43]   --->   Operation 15 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i22 %indvar_flatten" [kernel_FFN.cpp:41]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.81ns)   --->   "%add_ln41 = add i22 %indvar_flatten_load, i22 1" [kernel_FFN.cpp:41]   --->   Operation 17 'add' 'add_ln41' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%icmp_ln41 = icmp_eq  i22 %indvar_flatten_load, i22 2359296" [kernel_FFN.cpp:41]   --->   Operation 18 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.67> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc20, void %for.end22.exitStub" [kernel_FFN.cpp:41]   --->   Operation 19 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [kernel_FFN.cpp:43]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%icmp_ln4311 = icmp_eq  i10 %j_load, i10 768" [kernel_FFN.cpp:43]   --->   Operation 21 'icmp' 'icmp_ln4311' <Predicate = (!icmp_ln41)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.37ns)   --->   "%select_ln41 = select i1 %icmp_ln4311, i10 0, i10 %j_load" [kernel_FFN.cpp:41]   --->   Operation 22 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i10 %select_ln41" [kernel_FFN.cpp:43]   --->   Operation 23 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%local_vec_addr = getelementptr i32 %local_vec, i64 0, i64 %zext_ln43" [kernel_FFN.cpp:45]   --->   Operation 24 'getelementptr' 'local_vec_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_local_vec_load = muxlogic i12 %local_vec_addr"   --->   Operation 25 'muxlogic' 'muxLogicRAMAddr_to_local_vec_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.75ns) (share mux size 2)   --->   "%local_vec_load = load i12 %local_vec_addr" [kernel_FFN.cpp:45]   --->   Operation 26 'load' 'local_vec_load' <Predicate = (!icmp_ln41)> <Delay = 0.75> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%add_ln43 = add i10 %select_ln41, i10 1" [kernel_FFN.cpp:43]   --->   Operation 27 'add' 'add_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.60ns)   --->   "%icmp_ln43 = icmp_eq  i10 %add_ln43, i10 768" [kernel_FFN.cpp:43]   --->   Operation 28 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %new.latch.for.inc17.split, void %last.iter.for.inc17.split" [kernel_FFN.cpp:43]   --->   Operation 29 'br' 'br_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln41 = store i22 %add_ln41, i22 %indvar_flatten" [kernel_FFN.cpp:41]   --->   Operation 30 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%store_ln43 = store i10 %add_ln43, i10 %j" [kernel_FFN.cpp:43]   --->   Operation 31 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [kernel_FFN.cpp:41]   --->   Operation 32 'load' 'sum_load' <Predicate = (!icmp_ln41 & !icmp_ln4311)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.41ns)   --->   "%select_ln41_2 = select i1 %icmp_ln4311, i32 0, i32 %sum_load" [kernel_FFN.cpp:41]   --->   Operation 33 'select' 'select_ln41_2' <Predicate = (!icmp_ln41)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 2)   --->   "%local_vec_load = load i12 %local_vec_addr" [kernel_FFN.cpp:45]   --->   Operation 34 'load' 'local_vec_load' <Predicate = (!icmp_ln41)> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 35 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicFIFOCE_to_W_strm_read = muxlogic"   --->   Operation 35 'muxlogic' 'muxLogicFIFOCE_to_W_strm_read' <Predicate = (!icmp_ln41)> <Delay = 0.43>
ST_2 : Operation 36 [1/1] ( I:0.98ns O:0.09ns ) (share mux size 3)   --->   "%W_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %W_strm" [kernel_FFN.cpp:45]   --->   Operation 36 'read' 'W_strm_read' <Predicate = (!icmp_ln41)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %W_strm_read" [kernel_FFN.cpp:45]   --->   Operation 37 'bitcast' 'bitcast_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_sum_3 = muxlogic i32 %local_vec_load"   --->   Operation 38 'muxlogic' 'muxLogicI0_to_sum_3' <Predicate = (!icmp_ln41)> <Delay = 0.43>
ST_2 : Operation 39 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI1_to_sum_3 = muxlogic i32 %bitcast_ln45"   --->   Operation 39 'muxlogic' 'muxLogicI1_to_sum_3' <Predicate = (!icmp_ln41)> <Delay = 0.43>
ST_2 : Operation 40 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI2_to_sum_3 = muxlogic i32 %select_ln41_2"   --->   Operation 40 'muxlogic' 'muxLogicI2_to_sum_3' <Predicate = (!icmp_ln41)> <Delay = 0.43>
ST_2 : Operation 52 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.28>

State 3 <SV = 2> <Delay = 2.86>
ST_3 : Operation 41 [2/2] (2.86ns) (share mux size 3)   --->   "%sum_3 = fmadd i32 @_ssdm_op_FMADD, i32 %local_vec_load, i32 %bitcast_ln45, i32 %select_ln41_2" [kernel_FFN.cpp:45]   --->   Operation 41 'fmadd' 'sum_3' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.27>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_2_VITIS_LOOP_43_3_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2359296, i64 2359296, i64 2359296"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [kernel_FFN.cpp:44]   --->   Operation 44 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (0.28ns) (share mux size 3)   --->   "%sum_3 = fmadd i32 @_ssdm_op_FMADD, i32 %local_vec_load, i32 %bitcast_ln45, i32 %select_ln41_2" [kernel_FFN.cpp:45]   --->   Operation 45 'fmadd' 'sum_3' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %sum_3" [kernel_FFN.cpp:46]   --->   Operation 46 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln46 = muxlogic i32 %bitcast_ln46"   --->   Operation 47 'muxlogic' 'muxLogicFIFOData_to_write_ln46' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z2_strm, i32 %bitcast_ln46" [kernel_FFN.cpp:46]   --->   Operation 48 'write' 'write_ln46' <Predicate = (icmp_ln43)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln43 = br void %new.latch.for.inc17.split" [kernel_FFN.cpp:43]   --->   Operation 49 'br' 'br_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %sum_3, i32 %sum" [kernel_FFN.cpp:42]   --->   Operation 50 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc17" [kernel_FFN.cpp:43]   --->   Operation 51 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z2_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ local_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ W_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                               (alloca           ) [ 01111]
j                                 (alloca           ) [ 01000]
indvar_flatten                    (alloca           ) [ 01000]
specinterface_ln0                 (specinterface    ) [ 00000]
specinterface_ln0                 (specinterface    ) [ 00000]
store_ln0                         (store            ) [ 00000]
store_ln43                        (store            ) [ 00000]
store_ln42                        (store            ) [ 00000]
br_ln43                           (br               ) [ 00000]
indvar_flatten_load               (load             ) [ 00000]
add_ln41                          (add              ) [ 00000]
icmp_ln41                         (icmp             ) [ 01100]
br_ln41                           (br               ) [ 00000]
j_load                            (load             ) [ 00000]
icmp_ln4311                       (icmp             ) [ 00100]
select_ln41                       (select           ) [ 00000]
zext_ln43                         (zext             ) [ 00000]
local_vec_addr                    (getelementptr    ) [ 00100]
muxLogicRAMAddr_to_local_vec_load (muxlogic         ) [ 00000]
add_ln43                          (add              ) [ 00000]
icmp_ln43                         (icmp             ) [ 01111]
br_ln43                           (br               ) [ 00000]
store_ln41                        (store            ) [ 00000]
store_ln43                        (store            ) [ 00000]
sum_load                          (load             ) [ 00000]
select_ln41_2                     (select           ) [ 01111]
local_vec_load                    (load             ) [ 01111]
muxLogicFIFOCE_to_W_strm_read     (muxlogic         ) [ 00000]
W_strm_read                       (read             ) [ 00000]
bitcast_ln45                      (bitcast          ) [ 01111]
muxLogicI0_to_sum_3               (muxlogic         ) [ 00000]
muxLogicI1_to_sum_3               (muxlogic         ) [ 00000]
muxLogicI2_to_sum_3               (muxlogic         ) [ 00000]
specloopname_ln0                  (specloopname     ) [ 00000]
speclooptripcount_ln0             (speclooptripcount) [ 00000]
specpipeline_ln44                 (specpipeline     ) [ 00000]
sum_3                             (fmadd            ) [ 00000]
bitcast_ln46                      (bitcast          ) [ 00000]
muxLogicFIFOData_to_write_ln46    (muxlogic         ) [ 00000]
write_ln46                        (write            ) [ 00000]
br_ln43                           (br               ) [ 00000]
store_ln42                        (store            ) [ 00000]
br_ln43                           (br               ) [ 00000]
ret_ln0                           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z2_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMADD"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_41_2_VITIS_LOOP_43_3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="sum_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="W_strm_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_strm_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln46_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="local_vec_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="10" slack="0"/>
<pin id="79" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_vec_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_vec_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="0" index="2" bw="32" slack="1"/>
<pin id="92" dir="0" index="3" bw="32" slack="1"/>
<pin id="93" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="sum_3/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="22" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln43_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="10" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln42_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="22" slack="0"/>
<pin id="112" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln41_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="22" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln41_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="22" slack="0"/>
<pin id="121" dir="0" index="1" bw="22" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln4311_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="10" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4311/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln41_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="0" index="2" bw="10" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln43_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="muxLogicRAMAddr_to_local_vec_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="12" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_local_vec_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln43_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln43_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln41_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="22" slack="0"/>
<pin id="165" dir="0" index="1" bw="22" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln43_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sum_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln41_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_2/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="muxLogicFIFOCE_to_W_strm_read_fu_183">
<pin_list>
<pin id="184" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_W_strm_read/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="bitcast_ln45_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="muxLogicI0_to_sum_3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_sum_3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="muxLogicI1_to_sum_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_sum_3/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="muxLogicI2_to_sum_3_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_sum_3/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="bitcast_ln46_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="muxLogicFIFOData_to_write_ln46_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln46/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln42_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="3"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/4 "/>
</bind>
</comp>

<comp id="215" class="1005" name="sum_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="222" class="1005" name="j_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="229" class="1005" name="indvar_flatten_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="22" slack="0"/>
<pin id="231" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln41_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln4311_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln4311 "/>
</bind>
</comp>

<comp id="245" class="1005" name="local_vec_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="1"/>
<pin id="247" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="local_vec_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln43_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="3"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="254" class="1005" name="select_ln41_2_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln41_2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="local_vec_load_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_vec_load "/>
</bind>
</comp>

<comp id="264" class="1005" name="bitcast_ln45_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="125" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="150"><net_src comp="75" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="134" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="113" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="151" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="62" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="82" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="185" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="176" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="88" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="88" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="50" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="225"><net_src comp="54" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="232"><net_src comp="58" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="239"><net_src comp="119" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="128" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="248"><net_src comp="75" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="253"><net_src comp="157" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="176" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="262"><net_src comp="82" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="267"><net_src comp="185" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z2_strm | {4 }
	Port: W_strm | {}
 - Input state : 
	Port: Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 : z2_strm | {}
	Port: Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 : local_vec | {1 2 }
	Port: Multiply_VecMat.3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 : W_strm | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln43 : 1
		store_ln42 : 1
		indvar_flatten_load : 1
		add_ln41 : 2
		icmp_ln41 : 2
		br_ln41 : 3
		j_load : 1
		icmp_ln4311 : 2
		select_ln41 : 3
		zext_ln43 : 4
		local_vec_addr : 5
		muxLogicRAMAddr_to_local_vec_load : 6
		local_vec_load : 6
		add_ln43 : 4
		icmp_ln43 : 5
		br_ln43 : 6
		store_ln41 : 3
		store_ln43 : 5
	State 2
		select_ln41_2 : 1
		muxLogicI0_to_sum_3 : 1
		muxLogicI1_to_sum_3 : 1
		muxLogicI2_to_sum_3 : 2
	State 3
	State 4
		bitcast_ln46 : 1
		muxLogicFIFOData_to_write_ln46 : 2
		write_ln46 : 2
		store_ln42 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|  select  |            select_ln41_fu_134            |    0    |    0    |    10   |
|          |           select_ln41_2_fu_176           |    0    |    0    |    29   |
|----------|------------------------------------------|---------|---------|---------|
|    add   |              add_ln41_fu_113             |    0    |    0    |    22   |
|          |              add_ln43_fu_151             |    0    |    0    |    10   |
|----------|------------------------------------------|---------|---------|---------|
|          |             icmp_ln41_fu_119             |    0    |    0    |    9    |
|   icmp   |            icmp_ln4311_fu_128            |    0    |    0    |    4    |
|          |             icmp_ln43_fu_157             |    0    |    0    |    4    |
|----------|------------------------------------------|---------|---------|---------|
|   fmadd  |                 grp_fu_88                |    1    |    1    |    1    |
|----------|------------------------------------------|---------|---------|---------|
|   read   |          W_strm_read_read_fu_62          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   write  |          write_ln46_write_fu_68          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   zext   |             zext_ln43_fu_142             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          | muxLogicRAMAddr_to_local_vec_load_fu_147 |    0    |    0    |    0    |
|          |   muxLogicFIFOCE_to_W_strm_read_fu_183   |    0    |    0    |    0    |
| muxlogic |        muxLogicI0_to_sum_3_fu_189        |    0    |    0    |    0    |
|          |        muxLogicI1_to_sum_3_fu_193        |    0    |    0    |    0    |
|          |        muxLogicI2_to_sum_3_fu_197        |    0    |    0    |    0    |
|          |   muxLogicFIFOData_to_write_ln46_fu_206  |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    1    |    1    |    89   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| bitcast_ln45_reg_264 |   32   |
|   icmp_ln41_reg_236  |    1   |
|  icmp_ln4311_reg_240 |    1   |
|   icmp_ln43_reg_250  |    1   |
|indvar_flatten_reg_229|   22   |
|       j_reg_222      |   10   |
|local_vec_addr_reg_245|   12   |
|local_vec_load_reg_259|   32   |
| select_ln41_2_reg_254|   32   |
|      sum_reg_215     |   32   |
+----------------------+--------+
|         Total        |   175  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |  12  |   24   ||    0    ||    16   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   24   ||  0.393  ||    0    ||    16   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    1   |   89   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   16   |
|  Register |    -   |    -   |   175  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   176  |   105  |
+-----------+--------+--------+--------+--------+
