git clone --depth 1 --no-tags https://github.com/Easycoder-lin/Workstation.git f:/verilog_sva_gh_scraper/data/full_repos/550996913
git clone --depth 1 --no-tags https://github.com/riya-deokar/Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/550490036
git clone --depth 1 --no-tags https://github.com/Emoic/216A-hw.git f:/verilog_sva_gh_scraper/data/full_repos/553889600
git clone --depth 1 --no-tags https://github.com/alexanderjacobsen/TFE4152-prosjekt.git f:/verilog_sva_gh_scraper/data/full_repos/554064230
git clone --depth 1 --no-tags https://github.com/Esenju/Counter_test.git f:/verilog_sva_gh_scraper/data/full_repos/552697161
git clone --depth 1 --no-tags https://github.com/armanizuniga/Digital-Logic-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/552694880
git clone --depth 1 --no-tags https://github.com/V-Emanuel/Verilog_game.git f:/verilog_sva_gh_scraper/data/full_repos/552188338
git clone --depth 1 --no-tags https://github.com/DouglasYu/ECE411_OutOfOrderCPU.git f:/verilog_sva_gh_scraper/data/full_repos/551538704
git clone --depth 1 --no-tags https://github.com/grussdorian/mini-project.git f:/verilog_sva_gh_scraper/data/full_repos/553472008
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab04-Simple-Recurrent-Neural-Network-.git f:/verilog_sva_gh_scraper/data/full_repos/554331319
git clone --depth 1 --no-tags https://github.com/amruth-sn/alu.git f:/verilog_sva_gh_scraper/data/full_repos/554500534
git clone --depth 1 --no-tags https://github.com/noemiabril/MegaCD_MiSTer-SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/554786400
git clone --depth 1 --no-tags https://github.com/XwX12596/iverilogStudy.git f:/verilog_sva_gh_scraper/data/full_repos/553034963
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/-Counting-the-number-of-vertex-covers-by-set-theoretic-operations-of-multiple-circle-graph.git f:/verilog_sva_gh_scraper/data/full_repos/549640415
git clone --depth 1 --no-tags https://github.com/BuyingXiaomi/tangram.git f:/verilog_sva_gh_scraper/data/full_repos/552292948
git clone --depth 1 --no-tags https://github.com/mykytafabrykator/mathlab_labs.git f:/verilog_sva_gh_scraper/data/full_repos/553130765
git clone --depth 1 --no-tags https://github.com/sxsxsx636363/checkpoint3.git f:/verilog_sva_gh_scraper/data/full_repos/551280465
git clone --depth 1 --no-tags https://github.com/MahsaRsti/FPGA_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/551903097
git clone --depth 1 --no-tags https://github.com/zouyingcao/minisys-1A.git f:/verilog_sva_gh_scraper/data/full_repos/554658433
git clone --depth 1 --no-tags https://github.com/Michael-Lloyd/MachineVisionSensor.git f:/verilog_sva_gh_scraper/data/full_repos/555139173
git clone --depth 1 --no-tags https://github.com/binhkieudo/TSP_Project.git f:/verilog_sva_gh_scraper/data/full_repos/555210888
git clone --depth 1 --no-tags https://github.com/stevengigi/-HDLBits_Practice_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/555774359
git clone --depth 1 --no-tags https://github.com/ULTIMATE-Mystery/Logic-Design-Project-Group-3-Semester-221-HCMUT.git f:/verilog_sva_gh_scraper/data/full_repos/555392541
git clone --depth 1 --no-tags https://github.com/elise394/RISC-V-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/555670392
git clone --depth 1 --no-tags https://github.com/chungen04/NTU-Computer-Architecture-2022.git f:/verilog_sva_gh_scraper/data/full_repos/552244105
git clone --depth 1 --no-tags https://github.com/GaoqiangIrvine/openlane.git f:/verilog_sva_gh_scraper/data/full_repos/553295451
git clone --depth 1 --no-tags https://github.com/Adog64/RISC-V-32I-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/555678584
git clone --depth 1 --no-tags https://github.com/noemiabril/EDSAC_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/555819444
git clone --depth 1 --no-tags https://github.com/Kirito-Ming/Grammatophyllum-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/554679210
git clone --depth 1 --no-tags https://github.com/dhh1213/Projects-Record.git f:/verilog_sva_gh_scraper/data/full_repos/554649116
git clone --depth 1 --no-tags https://github.com/xiaoqiAAAA/IC_home.git f:/verilog_sva_gh_scraper/data/full_repos/554486187
git clone --depth 1 --no-tags https://github.com/abhirathsujith/JKFF-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/554374630
git clone --depth 1 --no-tags https://github.com/abhirathsujith/Mul-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/554367330
git clone --depth 1 --no-tags https://github.com/NeoLou/ECE-253-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/555126564
git clone --depth 1 --no-tags https://github.com/jahnavipande/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/555188856
git clone --depth 1 --no-tags https://github.com/koletavi/final_project.git f:/verilog_sva_gh_scraper/data/full_repos/554905279
git clone --depth 1 --no-tags https://github.com/subhradip096/SR-Flip-Flop-To-JK-Flip-Flop.git f:/verilog_sva_gh_scraper/data/full_repos/545986976
git clone --depth 1 --no-tags https://github.com/AndreyPaiva/LASD.git f:/verilog_sva_gh_scraper/data/full_repos/545775791
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ex-arithmetic.git f:/verilog_sva_gh_scraper/data/full_repos/545770798
git clone --depth 1 --no-tags https://github.com/kingyeonsu/gates.git f:/verilog_sva_gh_scraper/data/full_repos/545919550
git clone --depth 1 --no-tags https://github.com/an3ol/Basic_Digital_Circuits_using_Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/545954422
git clone --depth 1 --no-tags https://github.com/Rupesh5011/Moore-machine.git f:/verilog_sva_gh_scraper/data/full_repos/550044943
git clone --depth 1 --no-tags https://github.com/MichaelKeyser/Matrix-Processing-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/546917273
git clone --depth 1 --no-tags https://github.com/chirag-ghosh/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/550907448
git clone --depth 1 --no-tags https://github.com/MMeiiii/CCU_Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/551314258
git clone --depth 1 --no-tags https://github.com/ChrisZonghaoLi/sky130_template.git f:/verilog_sva_gh_scraper/data/full_repos/551627409
git clone --depth 1 --no-tags https://github.com/tomsunhc/EC311-Lab-1.git f:/verilog_sva_gh_scraper/data/full_repos/551593416
git clone --depth 1 --no-tags https://github.com/zacyangs/common_lib.git f:/verilog_sva_gh_scraper/data/full_repos/551946335
git clone --depth 1 --no-tags https://github.com/minooeghtesadi/test.git f:/verilog_sva_gh_scraper/data/full_repos/551926192
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_PWM_Moter.git f:/verilog_sva_gh_scraper/data/full_repos/551351488
git clone --depth 1 --no-tags https://github.com/11chens/IIC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/552229527
git clone --depth 1 --no-tags https://github.com/huanglingfeng/ysyx_210760.git f:/verilog_sva_gh_scraper/data/full_repos/552852039
git clone --depth 1 --no-tags https://github.com/termi2018/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453232
git clone --depth 1 --no-tags https://github.com/KangSY96/BCDtoFND_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/546501819
git clone --depth 1 --no-tags https://github.com/karthdjd/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/546475935
git clone --depth 1 --no-tags https://github.com/iamleeleo/integrated-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/546655758
git clone --depth 1 --no-tags https://github.com/whoni159789/Top_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/549387764
git clone --depth 1 --no-tags https://github.com/fangzhou2000/buaa_co.git f:/verilog_sva_gh_scraper/data/full_repos/548969632
git clone --depth 1 --no-tags https://github.com/connorgre/EC551_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/548616122
git clone --depth 1 --no-tags https://github.com/MariamFarouk26/UART_RX.git f:/verilog_sva_gh_scraper/data/full_repos/549208121
git clone --depth 1 --no-tags https://github.com/linuxjbl/DE2_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/548107036
git clone --depth 1 --no-tags https://github.com/pratyushachowdarich/2DFIR_FILTER.git f:/verilog_sva_gh_scraper/data/full_repos/547747281
git clone --depth 1 --no-tags https://github.com/surya422k/3-Bit-Flash-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/547787393
git clone --depth 1 --no-tags https://github.com/316415/Counter_FND_onOff.git f:/verilog_sva_gh_scraper/data/full_repos/550140433
git clone --depth 1 --no-tags https://github.com/chien1214/Edge-Based-Line-Average-Interpolation.git f:/verilog_sva_gh_scraper/data/full_repos/550322465
git clone --depth 1 --no-tags https://github.com/jasteve4/MicroMotorSequencer180.git f:/verilog_sva_gh_scraper/data/full_repos/548186680
git clone --depth 1 --no-tags https://github.com/aswaniar/ann1.git f:/verilog_sva_gh_scraper/data/full_repos/553494003
git clone --depth 1 --no-tags https://github.com/AsaadDadoush/Verilog-Projects_EE460.git f:/verilog_sva_gh_scraper/data/full_repos/554998456
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/TRIAL.git f:/verilog_sva_gh_scraper/data/full_repos/548085674
git clone --depth 1 --no-tags https://github.com/GAO-777/CMD3_KIT.git f:/verilog_sva_gh_scraper/data/full_repos/549528423
git clone --depth 1 --no-tags https://github.com/LEVALEXEEV/OVT.git f:/verilog_sva_gh_scraper/data/full_repos/548534297
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/FSM-Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/549473265
git clone --depth 1 --no-tags https://github.com/raylee0703/2022_IC_Design_Contest.git f:/verilog_sva_gh_scraper/data/full_repos/549991076
git clone --depth 1 --no-tags https://github.com/sushmakakarla98/4-bit-SISO-Shift-Register.git f:/verilog_sva_gh_scraper/data/full_repos/552776943
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_IP_Upcount.git f:/verilog_sva_gh_scraper/data/full_repos/552783102
git clone --depth 1 --no-tags https://github.com/illiaGxx/Labs_sim.git f:/verilog_sva_gh_scraper/data/full_repos/548499629
git clone --depth 1 --no-tags https://github.com/Chigook/FSM_LightStand.git f:/verilog_sva_gh_scraper/data/full_repos/550694699
git clone --depth 1 --no-tags https://github.com/BeopGyu/OV7670_camera_module.git f:/verilog_sva_gh_scraper/data/full_repos/551206244
git clone --depth 1 --no-tags https://github.com/ashwini0921/Design-of-4-bit-Servo-Tracking-type-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/545876550
git clone --depth 1 --no-tags https://github.com/rhoblackEdu/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453076
git clone --depth 1 --no-tags https://github.com/ena-log/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546457110
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_AdderSub.git f:/verilog_sva_gh_scraper/data/full_repos/545934224
git clone --depth 1 --no-tags https://github.com/LuisVC02/RISC_V_Single_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/552150175
git clone --depth 1 --no-tags https://github.com/HimanshuPandey09/Parameterized-Carry-Look-Ahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/552242799
git clone --depth 1 --no-tags https://github.com/JosueC07183/Tarea3.git f:/verilog_sva_gh_scraper/data/full_repos/552584673
git clone --depth 1 --no-tags https://github.com/jaebak/ku105_gtwiz_outdated.git f:/verilog_sva_gh_scraper/data/full_repos/554378644
git clone --depth 1 --no-tags https://github.com/yerenmao/ic_design.git f:/verilog_sva_gh_scraper/data/full_repos/553875449
git clone --depth 1 --no-tags https://github.com/Tom-McDermott/TSDR-Dev.git f:/verilog_sva_gh_scraper/data/full_repos/555959720
git clone --depth 1 --no-tags https://github.com/NikolayMiladinov/Hardware-Verification-Coursework.git f:/verilog_sva_gh_scraper/data/full_repos/555995326
git clone --depth 1 --no-tags https://github.com/bytetriper/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/554025277
git clone --depth 1 --no-tags https://github.com/kegedy/UWEE476.git f:/verilog_sva_gh_scraper/data/full_repos/554597786
git clone --depth 1 --no-tags https://github.com/OnurCelebiii/Read-FFT_from_mif_file.git f:/verilog_sva_gh_scraper/data/full_repos/554659050
git clone --depth 1 --no-tags https://github.com/JAZMYNW/ALU-Module-and-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/554902341
git clone --depth 1 --no-tags https://github.com/JAZMYNW/Adder-Subtractor-Modules-and-Testbenches.git f:/verilog_sva_gh_scraper/data/full_repos/554905993
git clone --depth 1 --no-tags https://github.com/noemiabril/EpochGalaxyII_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/555820213
git clone --depth 1 --no-tags https://github.com/mdsudara/4-input-npn-exact.git f:/verilog_sva_gh_scraper/data/full_repos/555235009
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec08-mem.git f:/verilog_sva_gh_scraper/data/full_repos/555506555
git clone --depth 1 --no-tags https://github.com/Chigook/IP_Buzzer.git f:/verilog_sva_gh_scraper/data/full_repos/555215084
git clone --depth 1 --no-tags https://github.com/ianafp/RV32I_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/548988044
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Distance-Transform.git f:/verilog_sva_gh_scraper/data/full_repos/549642947
