[2021-09-09 09:46:57,373]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-09 09:46:57,373]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:46:57,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; ".

Peak memory: 14348288 bytes

[2021-09-09 09:46:57,690]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:46:57,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34353152 bytes

[2021-09-09 09:46:57,820]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 09:46:57,821]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:46:57,850]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 6516736 bytes

[2021-09-09 09:46:57,851]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 11:39:36,343]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-09 11:39:36,343]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:39:36,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; ".

Peak memory: 14286848 bytes

[2021-09-09 11:39:36,700]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:39:36,829]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34471936 bytes

[2021-09-09 11:39:36,830]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 11:39:36,830]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:39:38,618]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 14340096 bytes

[2021-09-09 11:39:38,619]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 13:10:24,786]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-09 13:10:24,786]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:10:25,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; ".

Peak memory: 14020608 bytes

[2021-09-09 13:10:25,156]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:10:25,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34312192 bytes

[2021-09-09 13:10:25,288]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 13:10:25,288]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:10:27,062]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :7
score:100
	Report mapping result:
		klut_size()     :25
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :4
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 14274560 bytes

[2021-09-09 13:10:27,062]mapper_test.py:220:[INFO]: area: 7 level: 3
[2021-09-09 14:59:01,677]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-09 14:59:01,677]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:59:01,678]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:59:01,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34107392 bytes

[2021-09-09 14:59:01,846]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 14:59:01,846]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:59:03,810]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 14180352 bytes

[2021-09-09 14:59:03,811]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 15:28:04,687]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-09 15:28:04,687]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:28:04,687]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:28:04,852]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34299904 bytes

[2021-09-09 15:28:04,853]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 15:28:04,853]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:28:06,831]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 14143488 bytes

[2021-09-09 15:28:06,831]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 16:06:07,068]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-09 16:06:07,068]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:06:07,068]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:06:07,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34242560 bytes

[2021-09-09 16:06:07,200]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 16:06:07,200]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:06:09,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 14180352 bytes

[2021-09-09 16:06:09,193]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 16:40:48,398]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-09 16:40:48,399]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:40:48,399]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:40:48,531]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34357248 bytes

[2021-09-09 16:40:48,532]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 16:40:48,532]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:40:50,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 14110720 bytes

[2021-09-09 16:40:50,490]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-09 17:17:21,448]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-09 17:17:21,448]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:17:21,449]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:17:21,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34508800 bytes

[2021-09-09 17:17:21,612]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-09 17:17:21,612]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:17:23,574]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 14262272 bytes

[2021-09-09 17:17:23,575]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-13 23:23:54,981]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-13 23:23:54,981]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:23:54,982]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:23:55,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34193408 bytes

[2021-09-13 23:23:55,149]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-13 23:23:55,149]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:23:56,916]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 12713984 bytes

[2021-09-13 23:23:56,917]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-13 23:41:02,911]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-13 23:41:02,912]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:02,912]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:03,030]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34308096 bytes

[2021-09-13 23:41:03,031]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-13 23:41:03,031]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:03,050]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 6373376 bytes

[2021-09-13 23:41:03,051]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-14 08:53:03,970]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-14 08:53:03,971]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:53:03,971]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:53:04,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34082816 bytes

[2021-09-14 08:53:04,134]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-14 08:53:04,134]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:53:05,841]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 14139392 bytes

[2021-09-14 08:53:05,842]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-14 09:20:00,045]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-14 09:20:00,045]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:00,045]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:00,168]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34177024 bytes

[2021-09-14 09:20:00,169]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-14 09:20:00,169]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:00,203]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 6373376 bytes

[2021-09-14 09:20:00,204]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-15 15:27:39,993]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-15 15:27:39,994]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:39,994]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:40,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33869824 bytes

[2021-09-15 15:27:40,103]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-15 15:27:40,103]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:41,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 14086144 bytes

[2021-09-15 15:27:41,721]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-15 15:53:31,530]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-15 15:53:31,531]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:31,531]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:31,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33910784 bytes

[2021-09-15 15:53:31,644]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-15 15:53:31,645]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:31,668]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 6111232 bytes

[2021-09-15 15:53:31,669]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-18 13:58:20,471]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-18 13:58:20,472]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:58:20,472]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:58:20,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34201600 bytes

[2021-09-18 13:58:20,583]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-18 13:58:20,583]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:58:22,209]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 12439552 bytes

[2021-09-18 13:58:22,210]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-18 16:23:02,310]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-18 16:23:02,311]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:23:02,311]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:23:02,419]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34127872 bytes

[2021-09-18 16:23:02,420]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-18 16:23:02,420]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:23:04,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 12193792 bytes

[2021-09-18 16:23:04,045]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-22 08:55:40,251]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-22 08:55:40,251]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:40,251]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:40,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33988608 bytes

[2021-09-22 08:55:40,361]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-22 08:55:40,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:41,212]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :3
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11149312 bytes

[2021-09-22 08:55:41,213]mapper_test.py:220:[INFO]: area: 5 level: 3
[2021-09-22 11:21:43,054]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-22 11:21:43,054]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:43,054]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:43,214]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34029568 bytes

[2021-09-22 11:21:43,214]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-22 11:21:43,215]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:44,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 12177408 bytes

[2021-09-22 11:21:44,805]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-23 16:40:14,419]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-23 16:40:14,419]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:40:14,419]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:40:14,528]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34107392 bytes

[2021-09-23 16:40:14,529]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-23 16:40:14,529]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:40:16,150]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
balancing!
	current map manager:
		current min nodes:62
		current min depth:8
rewriting!
	current map manager:
		current min nodes:62
		current min depth:8
balancing!
	current map manager:
		current min nodes:62
		current min depth:8
rewriting!
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11747328 bytes

[2021-09-23 16:40:16,151]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-23 17:03:44,580]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-23 17:03:44,580]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:44,580]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:44,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34164736 bytes

[2021-09-23 17:03:44,735]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-23 17:03:44,736]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:46,330]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
balancing!
	current map manager:
		current min nodes:62
		current min depth:8
rewriting!
	current map manager:
		current min nodes:62
		current min depth:8
balancing!
	current map manager:
		current min nodes:62
		current min depth:8
rewriting!
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 12189696 bytes

[2021-09-23 17:03:46,331]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-23 18:04:53,239]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-23 18:04:53,239]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:53,239]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:53,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34103296 bytes

[2021-09-23 18:04:53,348]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-23 18:04:53,348]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:54,960]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
balancing!
	current map manager:
		current min nodes:62
		current min depth:8
rewriting!
	current map manager:
		current min nodes:62
		current min depth:8
balancing!
	current map manager:
		current min nodes:62
		current min depth:8
rewriting!
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11657216 bytes

[2021-09-23 18:04:54,960]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-27 16:32:07,776]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-27 16:32:07,777]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:32:07,777]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:32:07,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33755136 bytes

[2021-09-27 16:32:07,888]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-27 16:32:07,888]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:32:09,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
balancing!
	current map manager:
		current min nodes:62
		current min depth:8
rewriting!
	current map manager:
		current min nodes:62
		current min depth:8
balancing!
	current map manager:
		current min nodes:62
		current min depth:8
rewriting!
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 12115968 bytes

[2021-09-27 16:32:09,489]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-27 17:38:56,114]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-27 17:38:56,114]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:56,114]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:56,223]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-09-27 17:38:56,224]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-27 17:38:56,225]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:57,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
balancing!
	current map manager:
		current min nodes:62
		current min depth:8
rewriting!
	current map manager:
		current min nodes:62
		current min depth:8
balancing!
	current map manager:
		current min nodes:62
		current min depth:8
rewriting!
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 12115968 bytes

[2021-09-27 17:38:57,877]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-28 02:05:10,815]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-28 02:05:10,815]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:05:10,816]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:05:10,929]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34033664 bytes

[2021-09-28 02:05:10,930]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-28 02:05:10,930]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:05:12,517]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 12173312 bytes

[2021-09-28 02:05:12,518]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-28 16:44:52,122]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-28 16:44:52,123]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:52,123]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:52,293]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34066432 bytes

[2021-09-28 16:44:52,294]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-28 16:44:52,295]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:53,879]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 12132352 bytes

[2021-09-28 16:44:53,880]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-09-28 17:23:52,081]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-09-28 17:23:52,081]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:52,081]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:52,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34287616 bytes

[2021-09-28 17:23:52,260]mapper_test.py:156:[INFO]: area: 5 level: 2
[2021-09-28 17:23:52,260]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:53,938]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 12509184 bytes

[2021-09-28 17:23:53,939]mapper_test.py:220:[INFO]: area: 5 level: 2
[2021-10-09 10:39:50,843]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-09 10:39:50,844]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:50,844]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:50,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34181120 bytes

[2021-10-09 10:39:50,954]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-09 10:39:50,955]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:50,987]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 6709248 bytes

[2021-10-09 10:39:50,987]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-09 11:22:28,431]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-09 11:22:28,431]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:28,432]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:28,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33968128 bytes

[2021-10-09 11:22:28,540]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-09 11:22:28,540]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:28,573]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 6524928 bytes

[2021-10-09 11:22:28,573]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-09 16:30:24,477]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-09 16:30:24,478]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:24,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:24,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34103296 bytes

[2021-10-09 16:30:24,593]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-09 16:30:24,593]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:25,477]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11083776 bytes

[2021-10-09 16:30:25,478]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-09 16:47:34,378]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-09 16:47:34,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:34,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:34,497]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34234368 bytes

[2021-10-09 16:47:34,498]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-09 16:47:34,499]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:35,319]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-09 16:47:35,320]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-12 10:54:52,213]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-12 10:54:52,214]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:52,214]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:52,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33861632 bytes

[2021-10-12 10:54:52,331]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-12 10:54:52,331]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:54,013]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11030528 bytes

[2021-10-12 10:54:54,014]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-12 11:16:32,094]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-12 11:16:32,094]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:32,094]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:32,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34041856 bytes

[2021-10-12 11:16:32,212]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-12 11:16:32,212]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:32,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 6303744 bytes

[2021-10-12 11:16:32,248]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-12 13:30:19,154]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-12 13:30:19,155]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:30:19,155]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:30:19,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-10-12 13:30:19,273]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-12 13:30:19,273]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:30:21,011]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11104256 bytes

[2021-10-12 13:30:21,012]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-12 15:00:58,134]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-12 15:00:58,134]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:58,135]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:58,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34316288 bytes

[2021-10-12 15:00:58,313]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-12 15:00:58,313]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:01:00,352]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11083776 bytes

[2021-10-12 15:01:00,352]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-12 18:45:46,082]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-12 18:45:46,083]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:46,083]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:46,247]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34070528 bytes

[2021-10-12 18:45:46,248]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-12 18:45:46,248]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:47,931]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11096064 bytes

[2021-10-12 18:45:47,932]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-18 11:39:13,652]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-18 11:39:13,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:39:13,653]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:39:13,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34017280 bytes

[2021-10-18 11:39:13,773]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-18 11:39:13,773]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:39:15,438]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11067392 bytes

[2021-10-18 11:39:15,439]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-18 12:03:17,541]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-18 12:03:17,542]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:17,542]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:17,661]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33910784 bytes

[2021-10-18 12:03:17,662]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-18 12:03:17,662]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:17,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 5971968 bytes

[2021-10-18 12:03:17,681]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-19 14:11:14,767]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-19 14:11:14,768]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:14,768]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:14,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33890304 bytes

[2021-10-19 14:11:14,883]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-19 14:11:14,883]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:14,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 5890048 bytes

[2021-10-19 14:11:14,912]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-22 13:30:51,108]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-22 13:30:51,108]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:51,109]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:51,223]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34127872 bytes

[2021-10-22 13:30:51,224]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-22 13:30:51,224]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:51,273]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 8949760 bytes

[2021-10-22 13:30:51,273]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-22 13:51:44,191]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-22 13:51:44,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:44,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:44,356]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34217984 bytes

[2021-10-22 13:51:44,357]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-22 13:51:44,357]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:44,412]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 8859648 bytes

[2021-10-22 13:51:44,412]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-22 14:01:35,794]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-22 14:01:35,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:35,794]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:35,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-10-22 14:01:35,910]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-22 14:01:35,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:35,934]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 6000640 bytes

[2021-10-22 14:01:35,934]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-22 14:04:56,556]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-22 14:04:56,557]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:56,557]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:56,670]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33996800 bytes

[2021-10-22 14:04:56,671]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-22 14:04:56,672]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:56,696]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 5906432 bytes

[2021-10-22 14:04:56,697]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-23 13:29:04,530]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-23 13:29:04,530]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:29:04,531]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:29:04,645]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33775616 bytes

[2021-10-23 13:29:04,646]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-23 13:29:04,646]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:29:06,331]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :8
score:100
	Report mapping result:
		klut_size()     :26
		klut.num_gates():8
		max delay       :3
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11038720 bytes

[2021-10-23 13:29:06,332]mapper_test.py:224:[INFO]: area: 8 level: 3
[2021-10-24 17:40:30,936]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-24 17:40:30,937]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:40:30,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:40:31,095]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34213888 bytes

[2021-10-24 17:40:31,096]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-24 17:40:31,096]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:40:32,782]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :8
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11063296 bytes

[2021-10-24 17:40:32,783]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-24 18:00:57,699]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-24 18:00:57,700]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:57,700]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:57,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34000896 bytes

[2021-10-24 18:00:57,868]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-24 18:00:57,869]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:59,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
	current map manager:
		current min nodes:62
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :5
score:100
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 11194368 bytes

[2021-10-24 18:00:59,502]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-26 10:24:54,372]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-26 10:24:54,372]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:54,372]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:54,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34054144 bytes

[2021-10-26 10:24:54,490]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-26 10:24:54,490]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:54,508]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	current map manager:
		current min nodes:62
		current min depth:8
	Report mapping result:
		klut_size()     :25
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 5963776 bytes

[2021-10-26 10:24:54,509]mapper_test.py:224:[INFO]: area: 7 level: 2
[2021-10-26 10:58:37,070]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-26 10:58:37,070]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:37,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:37,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33837056 bytes

[2021-10-26 10:58:37,213]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-26 10:58:37,213]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:38,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 10919936 bytes

[2021-10-26 10:58:38,921]mapper_test.py:224:[INFO]: area: 7 level: 2
[2021-10-26 11:19:49,057]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-26 11:19:49,057]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:49,057]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:49,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33931264 bytes

[2021-10-26 11:19:49,177]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-26 11:19:49,178]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:50,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():9
		max delay       :3
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 10915840 bytes

[2021-10-26 11:19:50,863]mapper_test.py:224:[INFO]: area: 9 level: 3
[2021-10-26 12:17:56,358]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-26 12:17:56,358]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:56,359]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:56,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34242560 bytes

[2021-10-26 12:17:56,528]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-26 12:17:56,528]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:58,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 10801152 bytes

[2021-10-26 12:17:58,173]mapper_test.py:224:[INFO]: area: 5 level: 2
[2021-10-26 14:12:28,414]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-26 14:12:28,414]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:28,415]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:28,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33906688 bytes

[2021-10-26 14:12:28,546]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-26 14:12:28,547]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:28,573]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 5902336 bytes

[2021-10-26 14:12:28,574]mapper_test.py:224:[INFO]: area: 7 level: 2
[2021-10-29 16:09:33,113]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-10-29 16:09:33,113]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:33,114]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:33,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34000896 bytes

[2021-10-29 16:09:33,230]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-10-29 16:09:33,230]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:33,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :49
		klut.num_gates():31
		max delay       :3
		max area        :31
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :1
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
Peak memory: 5963776 bytes

[2021-10-29 16:09:33,248]mapper_test.py:224:[INFO]: area: 31 level: 3
[2021-11-03 09:50:57,437]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-03 09:50:57,437]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:57,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:57,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34246656 bytes

[2021-11-03 09:50:57,553]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-03 09:50:57,554]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:57,574]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :49
		klut.num_gates():31
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :1
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig_output.v
	Peak memory: 5865472 bytes

[2021-11-03 09:50:57,575]mapper_test.py:226:[INFO]: area: 31 level: 2
[2021-11-03 10:03:03,960]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-03 10:03:03,960]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:03,960]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:04,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34021376 bytes

[2021-11-03 10:03:04,123]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-03 10:03:04,123]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:04,152]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :3
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig_output.v
	Peak memory: 5636096 bytes

[2021-11-03 10:03:04,153]mapper_test.py:226:[INFO]: area: 23 level: 2
[2021-11-03 13:43:03,270]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-03 13:43:03,270]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:03,270]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:03,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34152448 bytes

[2021-11-03 13:43:03,385]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-03 13:43:03,385]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:03,405]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :3
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig_output.v
	Peak memory: 5615616 bytes

[2021-11-03 13:43:03,405]mapper_test.py:226:[INFO]: area: 23 level: 2
[2021-11-03 13:49:19,121]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-03 13:49:19,122]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:19,122]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:19,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34013184 bytes

[2021-11-03 13:49:19,237]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-03 13:49:19,237]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:19,258]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :41
		klut.num_gates():23
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :3
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig_output.v
	Peak memory: 5730304 bytes

[2021-11-03 13:49:19,258]mapper_test.py:226:[INFO]: area: 23 level: 2
[2021-11-04 15:56:11,371]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-04 15:56:11,372]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:11,372]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:11,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34279424 bytes

[2021-11-04 15:56:11,493]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-04 15:56:11,493]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:11,525]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :3
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig_output.v
	Peak memory: 5758976 bytes

[2021-11-04 15:56:11,526]mapper_test.py:226:[INFO]: area: 7 level: 2
[2021-11-16 12:27:35,253]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-16 12:27:35,254]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:35,254]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:35,368]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34287616 bytes

[2021-11-16 12:27:35,369]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-16 12:27:35,369]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:35,386]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 0.000826 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5832704 bytes

[2021-11-16 12:27:35,387]mapper_test.py:228:[INFO]: area: 7 level: 2
[2021-11-16 14:16:31,002]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-16 14:16:31,002]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:31,003]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:31,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-11-16 14:16:31,175]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-16 14:16:31,175]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:31,204]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 0.001093 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5976064 bytes

[2021-11-16 14:16:31,205]mapper_test.py:228:[INFO]: area: 7 level: 2
[2021-11-16 14:22:51,171]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-16 14:22:51,172]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:51,172]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:51,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33964032 bytes

[2021-11-16 14:22:51,295]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-16 14:22:51,295]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:51,324]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 0.00109 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():7
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :3
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5947392 bytes

[2021-11-16 14:22:51,325]mapper_test.py:228:[INFO]: area: 7 level: 2
[2021-11-17 16:35:30,744]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-17 16:35:30,745]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:30,745]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:30,862]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33972224 bytes

[2021-11-17 16:35:30,863]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-17 16:35:30,863]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:30,892]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 0.001127 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5988352 bytes

[2021-11-17 16:35:30,893]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-18 10:18:00,288]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-18 10:18:00,288]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:00,288]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:00,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34103296 bytes

[2021-11-18 10:18:00,465]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-18 10:18:00,465]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:00,492]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 0.001804 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5640192 bytes

[2021-11-18 10:18:00,493]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-23 16:10:51,082]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-23 16:10:51,083]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:51,083]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:51,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33951744 bytes

[2021-11-23 16:10:51,201]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-23 16:10:51,201]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:51,220]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 0.001695 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5791744 bytes

[2021-11-23 16:10:51,220]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-23 16:41:49,156]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-23 16:41:49,156]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:49,157]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:49,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34066432 bytes

[2021-11-23 16:41:49,280]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-23 16:41:49,280]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:49,298]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 0.001623 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5754880 bytes

[2021-11-23 16:41:49,299]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 11:38:22,158]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-24 11:38:22,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:22,159]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:22,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33951744 bytes

[2021-11-24 11:38:22,273]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 11:38:22,274]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:22,290]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 2.8e-05 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5685248 bytes

[2021-11-24 11:38:22,291]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 12:01:36,593]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-24 12:01:36,593]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:36,593]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:36,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34222080 bytes

[2021-11-24 12:01:36,708]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 12:01:36,708]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:36,725]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 3e-05 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5828608 bytes

[2021-11-24 12:01:36,726]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 12:05:12,509]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-24 12:05:12,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:12,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:12,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34160640 bytes

[2021-11-24 12:05:12,622]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 12:05:12,623]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:12,645]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 0.000705 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5840896 bytes

[2021-11-24 12:05:12,645]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 12:10:57,133]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-24 12:10:57,133]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:57,134]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:57,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33988608 bytes

[2021-11-24 12:10:57,249]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 12:10:57,250]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:57,266]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00034 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5406720 bytes

[2021-11-24 12:10:57,266]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 12:57:10,934]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-24 12:57:10,934]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:10,935]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:11,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34033664 bytes

[2021-11-24 12:57:11,051]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 12:57:11,051]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:11,080]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 0.001131 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-24 12:57:11,081]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 13:05:55,736]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-24 13:05:55,737]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:55,737]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:55,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 33980416 bytes

[2021-11-24 13:05:55,905]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 13:05:55,905]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:57,599]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 0.000708 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 10588160 bytes

[2021-11-24 13:05:57,599]mapper_test.py:228:[INFO]: area: 5 level: 2
[2021-11-24 13:29:12,625]mapper_test.py:79:[INFO]: run case "PARITYFDS_comb"
[2021-11-24 13:29:12,625]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:29:12,626]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:29:12,739]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      45.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      393.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
P:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      361.  T =     0.00 sec
F:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
A:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
E:  Del =    2.00.  Ar =       5.0.  Edge =       20.  Cut =      285.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34009088 bytes

[2021-11-24 13:29:12,740]mapper_test.py:160:[INFO]: area: 5 level: 2
[2021-11-24 13:29:12,740]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:29:14,382]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
Mapping time: 2.3e-05 secs
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v
	Peak memory: 10842112 bytes

[2021-11-24 13:29:14,383]mapper_test.py:228:[INFO]: area: 5 level: 2
