[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FuncAttrib/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 252
LIB: work
FILE: ${SURELOG_DIR}/tests/FuncAttrib/dut.sv
n<> u<251> t<Top_level_rule> c<1> l<1:1> el<23:1>
  n<> u<1> t<Null_rule> p<251> s<250> l<1:1>
  n<> u<250> t<Source_text> p<251> c<73> l<1:1> el<22:10>
    n<> u<73> t<Description> p<250> c<72> s<249> l<1:1> el<7:12>
      n<> u<72> t<Package_item> p<73> c<71> l<1:1> el<7:12>
        n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<1:1> el<7:12>
          n<> u<70> t<Function_declaration> p<71> c<69> l<1:1> el<7:12>
            n<> u<69> t<Function_body_declaration> p<70> c<12> l<1:10> el<7:12>
              n<> u<12> t<Function_data_type_or_implicit> p<69> c<11> s<13> l<1:10> el<1:15>
                n<> u<11> t<Packed_dimension> p<12> c<10> l<1:10> el<1:15>
                  n<> u<10> t<Constant_range> p<11> c<5> l<1:11> el<1:14>
                    n<> u<5> t<Constant_expression> p<10> c<4> s<9> l<1:11> el<1:12>
                      n<> u<4> t<Constant_primary> p<5> c<3> l<1:11> el<1:12>
                        n<> u<3> t<Primary_literal> p<4> c<2> l<1:11> el<1:12>
                          n<7> u<2> t<INT_CONST> p<3> l<1:11> el<1:12>
                    n<> u<9> t<Constant_expression> p<10> c<8> l<1:13> el<1:14>
                      n<> u<8> t<Constant_primary> p<9> c<7> l<1:13> el<1:14>
                        n<> u<7> t<Primary_literal> p<8> c<6> l<1:13> el<1:14>
                          n<0> u<6> t<INT_CONST> p<7> l<1:13> el<1:14>
              n<do_add> u<13> t<STRING_CONST> p<69> s<46> l<1:16> el<1:22>
              n<> u<46> t<Tf_item_declaration_list> p<69> c<29> s<67> l<2:1> el<3:19>
                n<> u<29> t<Tf_item_declaration> p<46> c<28> s<45> l<2:1> el<2:19>
                  n<> u<28> t<Tf_port_declaration> p<29> c<14> l<2:1> el<2:19>
                    n<> u<14> t<TfPortDir_Inp> p<28> s<25> l<2:1> el<2:6>
                    n<> u<25> t<Data_type_or_implicit> p<28> c<24> s<27> l<2:7> el<2:12>
                      n<> u<24> t<Packed_dimension> p<25> c<23> l<2:7> el<2:12>
                        n<> u<23> t<Constant_range> p<24> c<18> l<2:8> el<2:11>
                          n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<2:8> el<2:9>
                            n<> u<17> t<Constant_primary> p<18> c<16> l<2:8> el<2:9>
                              n<> u<16> t<Primary_literal> p<17> c<15> l<2:8> el<2:9>
                                n<7> u<15> t<INT_CONST> p<16> l<2:8> el<2:9>
                          n<> u<22> t<Constant_expression> p<23> c<21> l<2:10> el<2:11>
                            n<> u<21> t<Constant_primary> p<22> c<20> l<2:10> el<2:11>
                              n<> u<20> t<Primary_literal> p<21> c<19> l<2:10> el<2:11>
                                n<0> u<19> t<INT_CONST> p<20> l<2:10> el<2:11>
                    n<> u<27> t<Tf_variable_identifier_list> p<28> c<26> l<2:13> el<2:18>
                      n<inp_a> u<26> t<STRING_CONST> p<27> l<2:13> el<2:18>
                n<> u<45> t<Tf_item_declaration> p<46> c<44> l<3:1> el<3:19>
                  n<> u<44> t<Tf_port_declaration> p<45> c<30> l<3:1> el<3:19>
                    n<> u<30> t<TfPortDir_Inp> p<44> s<41> l<3:1> el<3:6>
                    n<> u<41> t<Data_type_or_implicit> p<44> c<40> s<43> l<3:7> el<3:12>
                      n<> u<40> t<Packed_dimension> p<41> c<39> l<3:7> el<3:12>
                        n<> u<39> t<Constant_range> p<40> c<34> l<3:8> el<3:11>
                          n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<3:8> el<3:9>
                            n<> u<33> t<Constant_primary> p<34> c<32> l<3:8> el<3:9>
                              n<> u<32> t<Primary_literal> p<33> c<31> l<3:8> el<3:9>
                                n<7> u<31> t<INT_CONST> p<32> l<3:8> el<3:9>
                          n<> u<38> t<Constant_expression> p<39> c<37> l<3:10> el<3:11>
                            n<> u<37> t<Constant_primary> p<38> c<36> l<3:10> el<3:11>
                              n<> u<36> t<Primary_literal> p<37> c<35> l<3:10> el<3:11>
                                n<0> u<35> t<INT_CONST> p<36> l<3:10> el<3:11>
                    n<> u<43> t<Tf_variable_identifier_list> p<44> c<42> l<3:13> el<3:18>
                      n<inp_b> u<42> t<STRING_CONST> p<43> l<3:13> el<3:18>
              n<> u<67> t<Function_statement_or_null> p<69> c<66> s<68> l<5:1> el<5:24>
                n<> u<66> t<Statement> p<67> c<65> l<5:1> el<5:24>
                  n<> u<65> t<Statement_item> p<66> c<64> l<5:1> el<5:24>
                    n<> u<64> t<Blocking_assignment> p<65> c<63> l<5:1> el<5:23>
                      n<> u<63> t<Operator_assignment> p<64> c<51> l<5:1> el<5:23>
                        n<> u<51> t<Variable_lvalue> p<63> c<48> s<52> l<5:1> el<5:7>
                          n<> u<48> t<Ps_or_hierarchical_identifier> p<51> c<47> s<50> l<5:1> el<5:7>
                            n<do_add> u<47> t<STRING_CONST> p<48> l<5:1> el<5:7>
                          n<> u<50> t<Select> p<51> c<49> l<5:8> el<5:8>
                            n<> u<49> t<Bit_select> p<50> l<5:8> el<5:8>
                        n<> u<52> t<AssignOp_Assign> p<63> s<62> l<5:8> el<5:9>
                        n<> u<62> t<Expression> p<63> c<56> l<5:10> el<5:23>
                          n<> u<56> t<Expression> p<62> c<55> s<61> l<5:10> el<5:15>
                            n<> u<55> t<Primary> p<56> c<54> l<5:10> el<5:15>
                              n<> u<54> t<Primary_literal> p<55> c<53> l<5:10> el<5:15>
                                n<inp_a> u<53> t<STRING_CONST> p<54> l<5:10> el<5:15>
                          n<> u<61> t<BinOp_Plus> p<62> s<60> l<5:16> el<5:17>
                          n<> u<60> t<Expression> p<62> c<59> l<5:18> el<5:23>
                            n<> u<59> t<Primary> p<60> c<58> l<5:18> el<5:23>
                              n<> u<58> t<Primary_literal> p<59> c<57> l<5:18> el<5:23>
                                n<inp_b> u<57> t<STRING_CONST> p<58> l<5:18> el<5:23>
              n<> u<68> t<ENDFUNCTION> p<69> l<7:1> el<7:12>
    n<> u<249> t<Description> p<250> c<248> l<9:1> el<22:10>
      n<> u<248> t<Module_declaration> p<249> c<108> l<9:1> el<22:10>
        n<> u<108> t<Module_nonansi_header> p<248> c<74> s<116> l<9:1> el<9:41>
          n<module> u<74> t<Module_keyword> p<108> s<75> l<9:1> el<9:7>
          n<foo> u<75> t<STRING_CONST> p<108> s<76> l<9:8> el<9:11>
          n<> u<76> t<Package_import_declaration_list> p<108> s<107> l<9:11> el<9:11>
          n<> u<107> t<Port_list> p<108> c<82> l<9:11> el<9:40>
            n<> u<82> t<Port> p<107> c<81> s<88> l<9:12> el<9:15>
              n<> u<81> t<Port_expression> p<82> c<80> l<9:12> el<9:15>
                n<> u<80> t<Port_reference> p<81> c<77> l<9:12> el<9:15>
                  n<clk> u<77> t<STRING_CONST> p<80> s<79> l<9:12> el<9:15>
                  n<> u<79> t<Constant_select> p<80> c<78> l<9:15> el<9:15>
                    n<> u<78> t<Constant_bit_select> p<79> l<9:15> el<9:15>
            n<> u<88> t<Port> p<107> c<87> s<94> l<9:17> el<9:20>
              n<> u<87> t<Port_expression> p<88> c<86> l<9:17> el<9:20>
                n<> u<86> t<Port_reference> p<87> c<83> l<9:17> el<9:20>
                  n<rst> u<83> t<STRING_CONST> p<86> s<85> l<9:17> el<9:20>
                  n<> u<85> t<Constant_select> p<86> c<84> l<9:20> el<9:20>
                    n<> u<84> t<Constant_bit_select> p<85> l<9:20> el<9:20>
            n<> u<94> t<Port> p<107> c<93> s<100> l<9:22> el<9:27>
              n<> u<93> t<Port_expression> p<94> c<92> l<9:22> el<9:27>
                n<> u<92> t<Port_reference> p<93> c<89> l<9:22> el<9:27>
                  n<inp_a> u<89> t<STRING_CONST> p<92> s<91> l<9:22> el<9:27>
                  n<> u<91> t<Constant_select> p<92> c<90> l<9:27> el<9:27>
                    n<> u<90> t<Constant_bit_select> p<91> l<9:27> el<9:27>
            n<> u<100> t<Port> p<107> c<99> s<106> l<9:29> el<9:34>
              n<> u<99> t<Port_expression> p<100> c<98> l<9:29> el<9:34>
                n<> u<98> t<Port_reference> p<99> c<95> l<9:29> el<9:34>
                  n<inp_b> u<95> t<STRING_CONST> p<98> s<97> l<9:29> el<9:34>
                  n<> u<97> t<Constant_select> p<98> c<96> l<9:34> el<9:34>
                    n<> u<96> t<Constant_bit_select> p<97> l<9:34> el<9:34>
            n<> u<106> t<Port> p<107> c<105> l<9:36> el<9:39>
              n<> u<105> t<Port_expression> p<106> c<104> l<9:36> el<9:39>
                n<> u<104> t<Port_reference> p<105> c<101> l<9:36> el<9:39>
                  n<out> u<101> t<STRING_CONST> p<104> s<103> l<9:36> el<9:39>
                  n<> u<103> t<Constant_select> p<104> c<102> l<9:39> el<9:39>
                    n<> u<102> t<Constant_bit_select> p<103> l<9:39> el<9:39>
        n<> u<116> t<Module_item> p<248> c<115> s<124> l<10:1> el<10:17>
          n<> u<115> t<Port_declaration> p<116> c<114> l<10:1> el<10:16>
            n<> u<114> t<Input_declaration> p<115> c<111> l<10:1> el<10:16>
              n<> u<111> t<Net_port_type> p<114> c<109> s<113> l<10:8> el<10:12>
                n<> u<109> t<NetType_Wire> p<111> s<110> l<10:8> el<10:12>
                n<> u<110> t<Data_type_or_implicit> p<111> l<10:13> el<10:13>
              n<> u<113> t<Port_identifier_list> p<114> c<112> l<10:13> el<10:16>
                n<clk> u<112> t<STRING_CONST> p<113> l<10:13> el<10:16>
        n<> u<124> t<Module_item> p<248> c<123> s<142> l<11:1> el<11:17>
          n<> u<123> t<Port_declaration> p<124> c<122> l<11:1> el<11:16>
            n<> u<122> t<Input_declaration> p<123> c<119> l<11:1> el<11:16>
              n<> u<119> t<Net_port_type> p<122> c<117> s<121> l<11:8> el<11:12>
                n<> u<117> t<NetType_Wire> p<119> s<118> l<11:8> el<11:12>
                n<> u<118> t<Data_type_or_implicit> p<119> l<11:13> el<11:13>
              n<> u<121> t<Port_identifier_list> p<122> c<120> l<11:13> el<11:16>
                n<rst> u<120> t<STRING_CONST> p<121> l<11:13> el<11:16>
        n<> u<142> t<Module_item> p<248> c<141> s<160> l<12:1> el<12:25>
          n<> u<141> t<Port_declaration> p<142> c<140> l<12:1> el<12:24>
            n<> u<140> t<Input_declaration> p<141> c<137> l<12:1> el<12:24>
              n<> u<137> t<Net_port_type> p<140> c<125> s<139> l<12:8> el<12:18>
                n<> u<125> t<NetType_Wire> p<137> s<136> l<12:8> el<12:12>
                n<> u<136> t<Data_type_or_implicit> p<137> c<135> l<12:13> el<12:18>
                  n<> u<135> t<Packed_dimension> p<136> c<134> l<12:13> el<12:18>
                    n<> u<134> t<Constant_range> p<135> c<129> l<12:14> el<12:17>
                      n<> u<129> t<Constant_expression> p<134> c<128> s<133> l<12:14> el<12:15>
                        n<> u<128> t<Constant_primary> p<129> c<127> l<12:14> el<12:15>
                          n<> u<127> t<Primary_literal> p<128> c<126> l<12:14> el<12:15>
                            n<7> u<126> t<INT_CONST> p<127> l<12:14> el<12:15>
                      n<> u<133> t<Constant_expression> p<134> c<132> l<12:16> el<12:17>
                        n<> u<132> t<Constant_primary> p<133> c<131> l<12:16> el<12:17>
                          n<> u<131> t<Primary_literal> p<132> c<130> l<12:16> el<12:17>
                            n<0> u<130> t<INT_CONST> p<131> l<12:16> el<12:17>
              n<> u<139> t<Port_identifier_list> p<140> c<138> l<12:19> el<12:24>
                n<inp_a> u<138> t<STRING_CONST> p<139> l<12:19> el<12:24>
        n<> u<160> t<Module_item> p<248> c<159> s<179> l<13:1> el<13:25>
          n<> u<159> t<Port_declaration> p<160> c<158> l<13:1> el<13:24>
            n<> u<158> t<Input_declaration> p<159> c<155> l<13:1> el<13:24>
              n<> u<155> t<Net_port_type> p<158> c<143> s<157> l<13:8> el<13:18>
                n<> u<143> t<NetType_Wire> p<155> s<154> l<13:8> el<13:12>
                n<> u<154> t<Data_type_or_implicit> p<155> c<153> l<13:13> el<13:18>
                  n<> u<153> t<Packed_dimension> p<154> c<152> l<13:13> el<13:18>
                    n<> u<152> t<Constant_range> p<153> c<147> l<13:14> el<13:17>
                      n<> u<147> t<Constant_expression> p<152> c<146> s<151> l<13:14> el<13:15>
                        n<> u<146> t<Constant_primary> p<147> c<145> l<13:14> el<13:15>
                          n<> u<145> t<Primary_literal> p<146> c<144> l<13:14> el<13:15>
                            n<7> u<144> t<INT_CONST> p<145> l<13:14> el<13:15>
                      n<> u<151> t<Constant_expression> p<152> c<150> l<13:16> el<13:17>
                        n<> u<150> t<Constant_primary> p<151> c<149> l<13:16> el<13:17>
                          n<> u<149> t<Primary_literal> p<150> c<148> l<13:16> el<13:17>
                            n<0> u<148> t<INT_CONST> p<149> l<13:16> el<13:17>
              n<> u<157> t<Port_identifier_list> p<158> c<156> l<13:19> el<13:24>
                n<inp_b> u<156> t<STRING_CONST> p<157> l<13:19> el<13:24>
        n<> u<179> t<Module_item> p<248> c<178> s<246> l<14:1> el<14:23>
          n<> u<178> t<Port_declaration> p<179> c<177> l<14:1> el<14:22>
            n<> u<177> t<Output_declaration> p<178> c<174> l<14:1> el<14:22>
              n<> u<174> t<Net_port_type> p<177> c<173> s<176> l<14:8> el<14:18>
                n<> u<173> t<Data_type_or_implicit> p<174> c<172> l<14:8> el<14:18>
                  n<> u<172> t<Data_type> p<173> c<161> l<14:8> el<14:18>
                    n<> u<161> t<IntVec_TypeReg> p<172> s<171> l<14:8> el<14:11>
                    n<> u<171> t<Packed_dimension> p<172> c<170> l<14:13> el<14:18>
                      n<> u<170> t<Constant_range> p<171> c<165> l<14:14> el<14:17>
                        n<> u<165> t<Constant_expression> p<170> c<164> s<169> l<14:14> el<14:15>
                          n<> u<164> t<Constant_primary> p<165> c<163> l<14:14> el<14:15>
                            n<> u<163> t<Primary_literal> p<164> c<162> l<14:14> el<14:15>
                              n<7> u<162> t<INT_CONST> p<163> l<14:14> el<14:15>
                        n<> u<169> t<Constant_expression> p<170> c<168> l<14:16> el<14:17>
                          n<> u<168> t<Constant_primary> p<169> c<167> l<14:16> el<14:17>
                            n<> u<167> t<Primary_literal> p<168> c<166> l<14:16> el<14:17>
                              n<0> u<166> t<INT_CONST> p<167> l<14:16> el<14:17>
              n<> u<176> t<Port_identifier_list> p<177> c<175> l<14:19> el<14:22>
                n<out> u<175> t<STRING_CONST> p<176> l<14:19> el<14:22>
        n<> u<246> t<Module_item> p<248> c<245> s<247> l<16:1> el<20:53>
          n<> u<245> t<Non_port_module_item> p<246> c<244> l<16:1> el<20:53>
            n<> u<244> t<Module_or_generate_item> p<245> c<243> l<16:1> el<20:53>
              n<> u<243> t<Module_common_item> p<244> c<242> l<16:1> el<20:53>
                n<> u<242> t<Always_construct> p<243> c<180> l<16:1> el<20:53>
                  n<> u<180> t<ALWAYS> p<242> s<241> l<16:1> el<16:7>
                  n<> u<241> t<Statement> p<242> c<240> l<16:8> el<20:53>
                    n<> u<240> t<Statement_item> p<241> c<239> l<16:8> el<20:53>
                      n<> u<239> t<Procedural_timing_control_statement> p<240> c<188> l<16:8> el<20:53>
                        n<> u<188> t<Procedural_timing_control> p<239> c<187> s<238> l<16:8> el<16:22>
                          n<> u<187> t<Event_control> p<188> c<186> l<16:8> el<16:22>
                            n<> u<186> t<Event_expression> p<187> c<181> l<16:10> el<16:21>
                              n<> u<181> t<Edge_Posedge> p<186> s<185> l<16:10> el<16:17>
                              n<> u<185> t<Expression> p<186> c<184> l<16:18> el<16:21>
                                n<> u<184> t<Primary> p<185> c<183> l<16:18> el<16:21>
                                  n<> u<183> t<Primary_literal> p<184> c<182> l<16:18> el<16:21>
                                    n<clk> u<182> t<STRING_CONST> p<183> l<16:18> el<16:21>
                        n<> u<238> t<Statement_or_null> p<239> c<237> l<17:3> el<20:53>
                          n<> u<237> t<Statement> p<238> c<236> l<17:3> el<20:53>
                            n<> u<236> t<Statement_item> p<237> c<235> l<17:3> el<20:53>
                              n<> u<235> t<Conditional_statement> p<236> c<194> l<17:3> el<20:53>
                                n<> u<194> t<Cond_predicate> p<235> c<193> s<207> l<17:7> el<17:10>
                                  n<> u<193> t<Expression_or_cond_pattern> p<194> c<192> l<17:7> el<17:10>
                                    n<> u<192> t<Expression> p<193> c<191> l<17:7> el<17:10>
                                      n<> u<191> t<Primary> p<192> c<190> l<17:7> el<17:10>
                                        n<> u<190> t<Primary_literal> p<191> c<189> l<17:7> el<17:10>
                                          n<rst> u<189> t<STRING_CONST> p<190> l<17:7> el<17:10>
                                n<> u<207> t<Statement_or_null> p<235> c<206> s<234> l<17:12> el<17:21>
                                  n<> u<206> t<Statement> p<207> c<205> l<17:12> el<17:21>
                                    n<> u<205> t<Statement_item> p<206> c<204> l<17:12> el<17:21>
                                      n<> u<204> t<Nonblocking_assignment> p<205> c<199> l<17:12> el<17:20>
                                        n<> u<199> t<Variable_lvalue> p<204> c<196> s<203> l<17:12> el<17:15>
                                          n<> u<196> t<Ps_or_hierarchical_identifier> p<199> c<195> s<198> l<17:12> el<17:15>
                                            n<out> u<195> t<STRING_CONST> p<196> l<17:12> el<17:15>
                                          n<> u<198> t<Select> p<199> c<197> l<17:16> el<17:16>
                                            n<> u<197> t<Bit_select> p<198> l<17:16> el<17:16>
                                        n<> u<203> t<Expression> p<204> c<202> l<17:19> el<17:20>
                                          n<> u<202> t<Primary> p<203> c<201> l<17:19> el<17:20>
                                            n<> u<201> t<Primary_literal> p<202> c<200> l<17:19> el<17:20>
                                              n<0> u<200> t<INT_CONST> p<201> l<17:19> el<17:20>
                                n<> u<234> t<Statement_or_null> p<235> c<233> l<19:5> el<20:53>
                                  n<> u<233> t<Statement> p<234> c<232> l<19:5> el<20:53>
                                    n<> u<232> t<Statement_item> p<233> c<231> l<19:5> el<20:53>
                                      n<> u<231> t<Nonblocking_assignment> p<232> c<212> l<19:5> el<20:52>
                                        n<> u<212> t<Variable_lvalue> p<231> c<209> s<230> l<19:5> el<19:8>
                                          n<> u<209> t<Ps_or_hierarchical_identifier> p<212> c<208> s<211> l<19:5> el<19:8>
                                            n<out> u<208> t<STRING_CONST> p<209> l<19:5> el<19:8>
                                          n<> u<211> t<Select> p<212> c<210> l<19:9> el<19:9>
                                            n<> u<210> t<Bit_select> p<211> l<19:9> el<19:9>
                                        n<> u<230> t<Expression> p<231> c<229> l<20:5> el<20:52>
                                          n<> u<229> t<Primary> p<230> c<228> l<20:5> el<20:52>
                                            n<> u<228> t<Complex_func_call> p<229> c<213> l<20:5> el<20:52>
                                              n<do_add> u<213> t<STRING_CONST> p<228> s<217> l<20:5> el<20:11>
                                              n<> u<217> t<Attribute_instance> p<228> c<216> s<227> l<20:12> el<20:37>
                                                n<> u<216> t<Attr_spec> p<217> c<215> l<20:15> el<20:34>
                                                  n<> u<215> t<Attr_name> p<216> c<214> l<20:15> el<20:34>
                                                    n<combinational_adder> u<214> t<STRING_CONST> p<215> l<20:15> el<20:34>
                                              n<> u<227> t<Argument_list> p<228> c<221> l<20:39> el<20:51>
                                                n<> u<221> t<Expression> p<227> c<220> s<226> l<20:39> el<20:44>
                                                  n<> u<220> t<Primary> p<221> c<219> l<20:39> el<20:44>
                                                    n<> u<219> t<Primary_literal> p<220> c<218> l<20:39> el<20:44>
                                                      n<inp_a> u<218> t<STRING_CONST> p<219> l<20:39> el<20:44>
                                                n<> u<226> t<Argument> p<227> c<225> l<20:46> el<20:51>
                                                  n<> u<225> t<Expression> p<226> c<224> l<20:46> el<20:51>
                                                    n<> u<224> t<Primary> p<225> c<223> l<20:46> el<20:51>
                                                      n<> u<223> t<Primary_literal> p<224> c<222> l<20:46> el<20:51>
                                                        n<inp_b> u<222> t<STRING_CONST> p<223> l<20:46> el<20:51>
        n<> u<247> t<ENDMODULE> p<248> l<22:1> el<22:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:9:1: No timescale set for "foo".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:9:1: Compile module "work@foo".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             3
Attribute                                              1
Constant                                              15
Design                                                 1
EventControl                                           1
FuncCall                                               1
Function                                               1
IODecl                                                 2
Identifier                                             3
IfElse                                                 1
LogicNet                                               5
LogicTypespec                                         13
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
Port                                                   5
Range                                                  7
RefObj                                                 9
RefTypespec                                           13
SourceFile                                             1
=== UHDM Object Stats End ===
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:10:8: Bad relative location: Child: 48, RefTypespec,  Parent: 47, LogicNet, clk.
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:11:8: Bad relative location: Child: 51, RefTypespec,  Parent: 50, LogicNet, rst.
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:12:8: Bad relative location: Child: 57, RefTypespec,  Parent: 56, LogicNet, inp_a.
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:13:8: Bad relative location: Child: 63, RefTypespec,  Parent: 62, LogicNet, inp_b.
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:14:8: Bad relative location: Child: 66, RefTypespec,  Parent: 65, LogicNet, out.
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncAttrib/dut.sv:1:10: Bad relative location: Child: 12, RefTypespec,  Parent: 6, Function, do_add.
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncAttrib/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@foo)
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:work@foo
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiRange:
    \_Range: , line:12:13, endln:12:18
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:12:14, endln:12:15
        |vpiParent:
        \_Range: , line:12:13, endln:12:18
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:16, endln:12:17
        |vpiParent:
        \_Range: , line:12:13, endln:12:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiRange:
    \_Range: , line:13:13, endln:13:18
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:13:14, endln:13:15
        |vpiParent:
        \_Range: , line:13:13, endln:13:18
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:16, endln:13:17
        |vpiParent:
        \_Range: , line:13:13, endln:13:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@foo.clk), line:9:12, endln:9:15
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.clk), line:10:8, endln:10:12
      |vpiParent:
      \_LogicNet: (work@foo.clk), line:9:12, endln:9:15
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:clk
    |vpiFullName:work@foo.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@foo.rst), line:9:17, endln:9:20
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.rst), line:11:8, endln:11:12
      |vpiParent:
      \_LogicNet: (work@foo.rst), line:9:17, endln:9:20
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:rst
    |vpiFullName:work@foo.rst
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@foo.inp_a), line:9:22, endln:9:27
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.inp_a), line:12:8, endln:12:12
      |vpiParent:
      \_LogicNet: (work@foo.inp_a), line:9:22, endln:9:27
      |vpiFullName:work@foo.inp_a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:inp_a
    |vpiFullName:work@foo.inp_a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@foo.inp_b), line:9:29, endln:9:34
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.inp_b), line:13:8, endln:13:12
      |vpiParent:
      \_LogicNet: (work@foo.inp_b), line:9:29, endln:9:34
      |vpiFullName:work@foo.inp_b
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:inp_b
    |vpiFullName:work@foo.inp_b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@foo.out), line:9:36, endln:9:39
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.out), line:14:8, endln:14:11
      |vpiParent:
      \_LogicNet: (work@foo.out), line:9:36, endln:9:39
      |vpiFullName:work@foo.out
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:out
    |vpiFullName:work@foo.out
    |vpiNetType:48
  |vpiDefName:work@foo
  |vpiNet:
  \_LogicNet: (work@foo.clk), line:9:12, endln:9:15
  |vpiNet:
  \_LogicNet: (work@foo.rst), line:9:17, endln:9:20
  |vpiNet:
  \_LogicNet: (work@foo.inp_a), line:9:22, endln:9:27
  |vpiNet:
  \_LogicNet: (work@foo.inp_b), line:9:29, endln:9:34
  |vpiNet:
  \_LogicNet: (work@foo.out), line:9:36, endln:9:39
  |vpiPort:
  \_Port: (clk), line:9:12, endln:9:15
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@foo.clk), line:10:8, endln:10:12
      |vpiParent:
      \_Port: (clk), line:9:12, endln:9:15
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (rst), line:9:17, endln:9:20
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:rst
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@foo.rst), line:11:8, endln:11:12
      |vpiParent:
      \_Port: (rst), line:9:17, endln:9:20
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (inp_a), line:9:22, endln:9:27
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:inp_a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@foo.inp_a), line:12:8, endln:12:12
      |vpiParent:
      \_Port: (inp_a), line:9:22, endln:9:27
      |vpiFullName:work@foo.inp_a
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (inp_b), line:9:29, endln:9:34
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:inp_b
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@foo.inp_b), line:13:8, endln:13:12
      |vpiParent:
      \_Port: (inp_b), line:9:29, endln:9:34
      |vpiFullName:work@foo.inp_b
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (out), line:9:36, endln:9:39
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@foo.out), line:14:8, endln:14:11
      |vpiParent:
      \_Port: (out), line:9:36, endln:9:39
      |vpiFullName:work@foo.out
      |vpiActual:
      \_LogicTypespec: 
  |vpiProcess:
  \_Always: , line:16:1, endln:20:53
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
    |vpiStmt:
    \_EventControl: , line:16:8, endln:16:22
      |vpiParent:
      \_Always: , line:16:1, endln:20:53
      |vpiCondition:
      \_Operation: , line:16:10, endln:16:21
        |vpiParent:
        \_EventControl: , line:16:8, endln:16:22
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@foo.clk), line:16:18, endln:16:21
          |vpiParent:
          \_Operation: , line:16:10, endln:16:21
          |vpiName:clk
          |vpiFullName:work@foo.clk
          |vpiActual:
          \_LogicNet: (work@foo.clk), line:9:12, endln:9:15
      |vpiStmt:
      \_IfElse: , line:17:3, endln:20:53
        |vpiParent:
        \_EventControl: , line:16:8, endln:16:22
        |vpiCondition:
        \_RefObj: (work@foo.rst), line:17:7, endln:17:10
          |vpiParent:
          \_IfElse: , line:17:3, endln:20:53
          |vpiName:rst
          |vpiFullName:work@foo.rst
          |vpiActual:
          \_LogicNet: (work@foo.rst), line:9:17, endln:9:20
        |vpiStmt:
        \_Assignment: , line:17:12, endln:17:20
          |vpiParent:
          \_IfElse: , line:17:3, endln:20:53
          |vpiOpType:82
          |vpiRhs:
          \_Constant: , line:17:19, endln:17:20
            |vpiParent:
            \_Assignment: , line:17:12, endln:17:20
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@foo.out), line:17:12, endln:17:15
            |vpiParent:
            \_Assignment: , line:17:12, endln:17:20
            |vpiName:out
            |vpiFullName:work@foo.out
            |vpiActual:
            \_LogicNet: (work@foo.out), line:9:36, endln:9:39
        |vpiElseStmt:
        \_Assignment: , line:19:5, endln:20:52
          |vpiParent:
          \_IfElse: , line:17:3, endln:20:53
          |vpiOpType:82
          |vpiRhs:
          \_FuncCall: (do_add), line:20:5, endln:20:52
            |vpiParent:
            \_Assignment: , line:19:5, endln:20:52
            |vpiArgument:
            \_RefObj: (work@foo.inp_a), line:20:39, endln:20:44
              |vpiParent:
              \_FuncCall: (do_add), line:20:5, endln:20:52
              |vpiName:inp_a
              |vpiFullName:work@foo.inp_a
              |vpiActual:
              \_LogicNet: (work@foo.inp_a), line:9:22, endln:9:27
            |vpiArgument:
            \_RefObj: (work@foo.inp_b), line:20:46, endln:20:51
              |vpiParent:
              \_FuncCall: (do_add), line:20:5, endln:20:52
              |vpiName:inp_b
              |vpiFullName:work@foo.inp_b
              |vpiActual:
              \_LogicNet: (work@foo.inp_b), line:9:29, endln:9:34
            |vpiName:
            \_Identifier: (do_add)
              |vpiParent:
              \_FuncCall: (do_add), line:20:5, endln:20:52
              |vpiName:do_add
            |vpiFunction:
            \_Function: (do_add), line:1:1, endln:7:12
          |vpiLhs:
          \_RefObj: (work@foo.out), line:19:5, endln:19:8
            |vpiParent:
            \_Assignment: , line:19:5, endln:20:52
            |vpiName:out
            |vpiFullName:work@foo.out
            |vpiActual:
            \_LogicNet: (work@foo.out), line:9:36, endln:9:39
    |vpiAlwaysType:1
|vpiTypedef:
\_ModuleTypespec: (foo)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:foo
  |vpiModule:
  \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/FuncAttrib/dut.sv, line:9:1, endln:22:10
|vpiTaskFunc:
\_Function: (do_add), line:1:1, endln:7:12
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (do_add)
    |vpiParent:
    \_Function: (do_add), line:1:1, endln:7:12
    |vpiName:do_add
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Function: (do_add), line:1:1, endln:7:12
    |vpiRange:
    \_Range: , line:1:10, endln:1:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:1:11, endln:1:12
        |vpiParent:
        \_Range: , line:1:10, endln:1:15
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:1:13, endln:1:14
        |vpiParent:
        \_Range: , line:1:10, endln:1:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Function: (do_add), line:1:1, endln:7:12
    |vpiRange:
    \_Range: , line:2:7, endln:2:12
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:8, endln:2:9
        |vpiParent:
        \_Range: , line:2:7, endln:2:12
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:10, endln:2:11
        |vpiParent:
        \_Range: , line:2:7, endln:2:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Function: (do_add), line:1:1, endln:7:12
    |vpiRange:
    \_Range: , line:3:7, endln:3:12
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:8, endln:3:9
        |vpiParent:
        \_Range: , line:3:7, endln:3:12
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:10, endln:3:11
        |vpiParent:
        \_Range: , line:3:7, endln:3:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_RefTypespec: (do_add), line:1:10, endln:1:15
    |vpiParent:
    \_Function: (do_add), line:1:1, endln:7:12
    |vpiFullName:do_add
    |vpiActual:
    \_LogicTypespec: 
  |vpiIODecl:
  \_IODecl: (inp_a), line:2:13, endln:2:18
    |vpiParent:
    \_Function: (do_add), line:1:1, endln:7:12
    |vpiDirection:1
    |vpiName:inp_a
    |vpiTypedef:
    \_RefTypespec: (do_add.inp_a), line:2:7, endln:2:12
      |vpiParent:
      \_IODecl: (inp_a), line:2:13, endln:2:18
      |vpiFullName:do_add.inp_a
      |vpiActual:
      \_LogicTypespec: 
  |vpiIODecl:
  \_IODecl: (inp_b), line:3:13, endln:3:18
    |vpiParent:
    \_Function: (do_add), line:1:1, endln:7:12
    |vpiDirection:1
    |vpiName:inp_b
    |vpiTypedef:
    \_RefTypespec: (do_add.inp_b), line:3:7, endln:3:12
      |vpiParent:
      \_IODecl: (inp_b), line:3:13, endln:3:18
      |vpiFullName:do_add.inp_b
      |vpiActual:
      \_LogicTypespec: 
  |vpiStmt:
  \_Assignment: , line:5:1, endln:5:23
    |vpiParent:
    \_Function: (do_add), line:1:1, endln:7:12
    |vpiOpType:82
    |vpiBlocking:1
    |vpiRhs:
    \_Operation: , line:5:10, endln:5:23
      |vpiParent:
      \_Assignment: , line:5:1, endln:5:23
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (do_add.inp_a), line:5:10, endln:5:15
        |vpiParent:
        \_Operation: , line:5:10, endln:5:23
        |vpiName:inp_a
        |vpiFullName:do_add.inp_a
        |vpiActual:
        \_IODecl: (inp_a), line:2:13, endln:2:18
      |vpiOperand:
      \_RefObj: (do_add.inp_b), line:5:18, endln:5:23
        |vpiParent:
        \_Operation: , line:5:10, endln:5:23
        |vpiName:inp_b
        |vpiFullName:do_add.inp_b
        |vpiActual:
        \_IODecl: (inp_b), line:3:13, endln:3:18
    |vpiLhs:
    \_RefObj: (do_add.do_add), line:5:1, endln:5:7
      |vpiParent:
      \_Assignment: , line:5:1, endln:5:23
      |vpiName:do_add
      |vpiFullName:do_add.do_add
      |vpiActual:
      \_Function: (do_add), line:1:1, endln:7:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 1
[   NOTE] : 0
