// Seed: 805996675
module module_0 ();
  always begin : LABEL_0
    id_1[1 : 1] = (!1);
  end
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output tri  id_4,
    input  tri1 id_5,
    output tri1 id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    output wire id_1,
    input wire id_2,
    output wor id_3,
    output supply0 id_4,
    input tri id_5,
    input tri id_6,
    input tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    output supply0 id_10,
    input wand id_11,
    input tri0 id_12,
    output wor id_13,
    input wire id_14,
    output supply0 id_15,
    input tri1 id_16,
    input uwire id_17,
    output supply1 id_18,
    input uwire id_19,
    output tri1 id_20,
    output tri1 id_21,
    input supply1 id_22,
    input wor id_23,
    input uwire id_24
);
  wire id_26;
  module_0 modCall_1 ();
  wire id_27;
endmodule
