# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PLL.ip_user_files/bd/pll_design/sim/pll_design.vhd" \
"../../../../PLL.srcs/sources_1/new/pll.vhd" \
"../../../../PLL.srcs/sim_1/new/pll_sim.vhd" \

# Do not sort compile order
nosort
