5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd task4.1.vcd -o task4.1.cdd -v task4.1.v
3 0 $root $root NA 0 0
3 0 main main task4.1.v 1 16
1 c 3 30004 1 0 0 0 1 1 2
3 0 mod_a main.a task4.1.v 19 33
2 1 21 110011 1 1 4 0 0 c
2 2 21 110011 1 47 4 1 0 foo.c
2 3 21 c0014 2 3b 2600a 0 2 1 2 1102 foo
2 4 21 90009 1 1 4 0 0 c
2 5 21 90009 0 2a 20000 0 0 1 2 2
2 6 21 90009 3 29 2100a 4 5 1 2 2
1 c 19 19 1 0 0 0 1 1 2
4 3 6 0
4 6 3 0
3 3 mod_a.foo main.a.foo task4.1.v 23 31
2 7 27 70007 1 1 4 0 0 c
2 8 27 30003 0 1 400 0 0 a
2 9 27 30007 1 37 11006 7 8
2 10 28 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 11 28 40004 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 12 28 30004 2 2c 2000a 10 11 32 2 aa aa aa aa aa aa aa aa
2 13 29 80008 1 1 4 0 0 c
2 14 29 70007 1 1b 20008 13 0 1 2 1002
2 15 29 30003 0 1 400 0 0 a
2 16 29 30008 1 37 a 14 15
1 c 24 800008 1 0 0 0 1 1 2
1 a 25 830006 1 0 0 0 1 1 102
4 16 0 0
4 12 16 0
4 9 12 12
3 0 mod_a main.b task4.1.v 19 33
2 17 21 110011 1 1 8 0 0 c
2 18 21 110011 1 47 8 17 0 foo.c
2 19 21 c0014 2 3b 2600a 0 18 1 2 1102 foo
2 20 21 90009 1 1 8 0 0 c
2 21 21 90009 0 2a 20000 0 0 1 2 2
2 22 21 90009 3 29 2100a 20 21 1 2 2
1 c 19 19 1 0 0 0 1 1 2
4 19 22 0
4 22 19 0
3 3 mod_a.foo main.b.foo task4.1.v 23 31
2 23 27 70007 1 1 8 0 0 c
2 24 27 30003 0 1 400 0 0 a
2 25 27 30007 1 37 1100a 23 24
2 26 28 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 27 28 40004 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 28 28 30004 2 2c 2000a 26 27 32 2 aa aa aa aa aa aa aa aa
2 29 29 80008 1 1 8 0 0 c
2 30 29 70007 1 1b 20004 29 0 1 2 102
2 31 29 30003 0 1 400 0 0 a
2 32 29 30008 1 37 6 30 31
1 c 24 800008 1 0 0 0 1 1 2
1 a 25 830006 1 0 0 0 1 1 1002
4 32 0 0
4 28 32 0
4 25 28 28
