Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4f857e32a51c428fbb4c7b1dcbaa318e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_behav xil_defaultlib.cpu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port ioread_data [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port ledwdata [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:140]
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 15 for port addra [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/Data_Mem.v:16]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Addr_result [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port branch_base_addr [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:176]
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 15 for port addra [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/IFetch.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port Exe_opcode [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:188]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port Function_opcode [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:189]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port Shamt [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port PC_plus_4 [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:191]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Addr_result [C:/Users/29266/Desktop/Homework/Computer Organization/CPU/cpu_top.v:199]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MemOrIO
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.leds
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Data_mem
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IFetch
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_top_behav
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4f857e32a51c428fbb4c7b1dcbaa318e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_behav xil_defaultlib.cpu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port RegDST on this module [E:/CS202/project/CPU/cpu_top.v:71]
ERROR: [VRFC 10-2063] Module <register_file> not found while processing module instance <registers> [E:/CS202/project/CPU/Decoder.v:41]
ERROR: [VRFC 10-2063] Module <Data_mem> not found while processing module instance <dm> [E:/CS202/project/CPU/cpu_top.v:84]
ERROR: [VRFC 10-2063] Module <IFetch> not found while processing module instance <ife> [E:/CS202/project/CPU/cpu_top.v:98]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <alu> [E:/CS202/project/CPU/cpu_top.v:119]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
