Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L blk_mem_gen_v8_4_5 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" Line 26. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" Line 2. Module pwr_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" Line 25. Module arlet_6502 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" Line 24. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" Line 25. Module rom_wozmon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" Line 25. Module rom_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" Line 3. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" Line 24. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" Line 25. Module vram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" Line 26. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" Line 2. Module pwr_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" Line 25. Module arlet_6502 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" Line 24. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" Line 25. Module rom_wozmon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" Line 25. Module rom_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" Line 3. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" Line 24. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" Line 25. Module vram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.pwr_reset
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.arlet_6502
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.rom_wozmon
Compiling module xil_defaultlib.rom_basic
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.apple1
Compiling module xil_defaultlib.apple1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot apple1_tb_behav
