
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v' to AST representation.
Generating RTLIL representation for module `\ldpc_shuffle'.
Generating RTLIL representation for module `\ldpc_muxreg'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: ldpc_muxreg         
root of   1 design levels: ldpc_shuffle        
Automatically selected ldpc_shuffle as design top module.

2.2. Analyzing design hierarchy..
Top module:  \ldpc_shuffle
Used module:     \ldpc_muxreg
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Generating RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 12
Parameter \MUXSIZE = 7
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Generating RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 8
Parameter \MUXSIZE = 8
Parameter \SELBITS = 3
Found cached RTLIL representation for module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Generating RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Parameter \LLRWIDTH = 4
Parameter \NUMINPS = 4
Parameter \MUXSIZE = 4
Parameter \SELBITS = 2
Found cached RTLIL representation for module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.

2.6. Analyzing design hierarchy..
Top module:  \ldpc_shuffle
Used module:     $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg
Used module:     $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg
Used module:     $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg

2.7. Analyzing design hierarchy..
Top module:  \ldpc_shuffle
Used module:     $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg
Used module:     $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg
Used module:     $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg
Removing unused module `\ldpc_muxreg'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$110 in module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$110 in module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$102 in module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$118 in module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$118 in module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
Removed a total of 2 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 115 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$110'.
Found async reset \rst in `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$102'.
Found async reset \rst in `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$118'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$116'.
Creating decoders for process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$110'.
     1/4: $2$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$109_DATA[3:0]$115
     2/4: $0\mux_result[3:0]
     3/4: $1$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$109_DATA[3:0]$114
     4/4: $1$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$109_ADDR[2:0]$113
Creating decoders for process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$108'.
Creating decoders for process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$102'.
     1/4: $2$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$101_DATA[3:0]$107
     2/4: $0\mux_result[3:0]
     3/4: $1$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$101_DATA[3:0]$106
     4/4: $1$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$101_ADDR[2:0]$105
Creating decoders for process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$124'.
Creating decoders for process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$118'.
     1/4: $2$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$117_DATA[3:0]$123
     2/4: $0\mux_result[3:0]
     3/4: $1$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$117_DATA[3:0]$122
     4/4: $1$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$117_ADDR[1:0]$121
Creating decoders for process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.\din_2d[0]' from process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$116'.
No latch inferred for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.\din_2d[1]' from process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$116'.
No latch inferred for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.\din_2d[2]' from process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$116'.
No latch inferred for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.\din_2d[3]' from process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$116'.
No latch inferred for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.\din_2d[4]' from process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$116'.
No latch inferred for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.\din_2d[5]' from process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$116'.
No latch inferred for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.\din_2d[6]' from process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$116'.
No latch inferred for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.\din_2d[7]' from process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$116'.
No latch inferred for signal `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.\din_2d[0]' from process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$108'.
No latch inferred for signal `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.\din_2d[1]' from process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$108'.
No latch inferred for signal `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.\din_2d[2]' from process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$108'.
No latch inferred for signal `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.\din_2d[3]' from process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$108'.
No latch inferred for signal `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.\din_2d[4]' from process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$108'.
No latch inferred for signal `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.\din_2d[5]' from process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$108'.
No latch inferred for signal `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.\din_2d[6]' from process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$108'.
No latch inferred for signal `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.\din_2d[0]' from process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$124'.
No latch inferred for signal `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.\din_2d[1]' from process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$124'.
No latch inferred for signal `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.\din_2d[2]' from process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$124'.
No latch inferred for signal `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.\din_2d[3]' from process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$124'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[0]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[1]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[2]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[3]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[4]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[5]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[6]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[7]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[8]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[9]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[10]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[11]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[12]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[13]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[14]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[15]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[16]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[17]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[18]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[19]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[20]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[21]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[22]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[23]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[24]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[25]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[26]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[27]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[28]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[29]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[30]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[31]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[32]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[33]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[34]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[35]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[36]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[37]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[38]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[39]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[40]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[41]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[42]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[43]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[44]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[45]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[46]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[47]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[48]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[49]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[50]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[51]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[52]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[53]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[54]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[55]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[56]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[57]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[58]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[59]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[60]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[61]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[62]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[63]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[64]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[65]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[66]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[67]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[68]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[69]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[70]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[71]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[72]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[73]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[74]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[75]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[76]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[77]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[78]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[79]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[80]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[81]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[82]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[83]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[84]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[85]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[86]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[87]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[88]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
No latch inferred for signal `\ldpc_shuffle.\unshifted[89]' from process `\ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.\mux_result' using process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$110'.
  created $adff cell `$procdff$148' with positive edge clock and positive level reset.
Creating register for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$109_ADDR' using process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$110'.
  created $adff cell `$procdff$149' with positive edge clock and positive level reset.
Creating register for signal `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$109_DATA' using process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$110'.
  created $adff cell `$procdff$150' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.\mux_result' using process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$102'.
  created $adff cell `$procdff$151' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$101_ADDR' using process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$102'.
  created $adff cell `$procdff$152' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$101_DATA' using process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$102'.
  created $adff cell `$procdff$153' with positive edge clock and positive level reset.
Creating register for signal `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.\mux_result' using process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$118'.
  created $adff cell `$procdff$154' with positive edge clock and positive level reset.
Creating register for signal `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$117_ADDR' using process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$118'.
  created $adff cell `$procdff$155' with positive edge clock and positive level reset.
Creating register for signal `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$mem2reg_rd$\din_2d$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:225$117_DATA' using process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$118'.
  created $adff cell `$procdff$156' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$116'.
Found and cleaned up 1 empty switch in `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$110'.
Removing empty process `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$110'.
Removing empty process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$108'.
Found and cleaned up 1 empty switch in `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$102'.
Removing empty process `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$102'.
Removing empty process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$124'.
Found and cleaned up 1 empty switch in `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$118'.
Removing empty process `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:221$118'.
Removing empty process `ldpc_shuffle.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle.v:0$2'.
Cleaned up 3 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
<suppressed ~1 debug messages>
Optimizing module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
<suppressed ~1 debug messages>
Optimizing module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
<suppressed ~1 debug messages>
Optimizing module ldpc_shuffle.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Optimizing module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Optimizing module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
Optimizing module ldpc_shuffle.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Finding identical cells in module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Finding identical cells in module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Finding identical cells in module `\ldpc_shuffle'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ldpc_shuffle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~93 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
  Optimizing cells in module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
  Optimizing cells in module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
  Optimizing cells in module \ldpc_shuffle.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Finding identical cells in module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Finding identical cells in module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Finding identical cells in module `\ldpc_shuffle'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$149 ($adff) from module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Setting constant 1-bit at position 1 on $procdff$149 ($adff) from module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Setting constant 1-bit at position 2 on $procdff$149 ($adff) from module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Setting constant 1-bit at position 0 on $procdff$150 ($adff) from module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Setting constant 1-bit at position 1 on $procdff$150 ($adff) from module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Setting constant 1-bit at position 2 on $procdff$150 ($adff) from module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Setting constant 1-bit at position 3 on $procdff$150 ($adff) from module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Setting constant 1-bit at position 0 on $procdff$152 ($adff) from module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Setting constant 1-bit at position 1 on $procdff$152 ($adff) from module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Setting constant 1-bit at position 2 on $procdff$152 ($adff) from module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Setting constant 1-bit at position 0 on $procdff$153 ($adff) from module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Setting constant 1-bit at position 1 on $procdff$153 ($adff) from module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Setting constant 1-bit at position 2 on $procdff$153 ($adff) from module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Setting constant 1-bit at position 3 on $procdff$153 ($adff) from module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Setting constant 1-bit at position 0 on $procdff$155 ($adff) from module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
Setting constant 1-bit at position 1 on $procdff$155 ($adff) from module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
Setting constant 1-bit at position 0 on $procdff$156 ($adff) from module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
Setting constant 1-bit at position 1 on $procdff$156 ($adff) from module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
Setting constant 1-bit at position 2 on $procdff$156 ($adff) from module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
Setting constant 1-bit at position 3 on $procdff$156 ($adff) from module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg..
Finding unused cells or wires in module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg..
Finding unused cells or wires in module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg..
Finding unused cells or wires in module \ldpc_shuffle..
Removed 0 unused cells and 224 unused wires.
<suppressed ~5 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Optimizing module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Optimizing module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
Optimizing module ldpc_shuffle.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ldpc_shuffle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~93 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
  Optimizing cells in module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
  Optimizing cells in module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
  Optimizing cells in module \ldpc_shuffle.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg'.
Finding identical cells in module `$paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg'.
Finding identical cells in module `$paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg'.
Finding identical cells in module `\ldpc_shuffle'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg..
Finding unused cells or wires in module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg..
Finding unused cells or wires in module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg..
Finding unused cells or wires in module \ldpc_shuffle..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg.
Optimizing module $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg.
Optimizing module $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg.
Optimizing module ldpc_shuffle.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg ===

   Number of wires:                 21
   Number of wire bits:            100
   Number of public wires:          13
   Number of public wire bits:      89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $adff                           4
     $eq                            18
     $logic_not                      3
     $pmux                           4

=== $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg ===

   Number of wires:                 23
   Number of wire bits:             89
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $adff                           4
     $eq                            21
     $logic_not                      3
     $pmux                           4

=== $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg ===

   Number of wires:                 15
   Number of wire bits:             52
   Number of public wires:          10
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $adff                           4
     $eq                             6
     $logic_not                      2
     $pmux                           4

=== ldpc_shuffle ===

   Number of wires:                639
   Number of wire bits:          11171
   Number of public wires:         639
   Number of public wire bits:   11171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                360
     $mux                          360

=== design hierarchy ===

   ldpc_shuffle                      1
     $paramod$3346f0f4f96d6c5e670cb7027f7d140fa2a86575\ldpc_muxreg      0
     $paramod$87d4125944801a5a400fc0901ba7696c7223274a\ldpc_muxreg      0
     $paramod$95e13c05332be961fd4e848486723ca3fcbd33c3\ldpc_muxreg      0

   Number of wires:                639
   Number of wire bits:          11171
   Number of public wires:         639
   Number of public wire bits:   11171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                360
     $mux                          360

End of script. Logfile hash: 9ff16b0539, CPU: user 0.44s system 0.00s, MEM: 22.12 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 55% 2x read_verilog (0 sec), 14% 2x opt_clean (0 sec), ...
