# compile verilog/system verilog design source files
verilog xil_defaultlib  "PN24_tb_time_synth.v" --include "../../../../project_3.srcs/sources_1/new"
verilog xil_defaultlib  "../../../../project_3.srcs/sim_1/new/PN24_tb.v" --include "../../../../project_3.srcs/sources_1/new"

# Do not sort compile order
nosort
