# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
RT_TCL_PATH=/opt/Xilinx/Vitis/2020.2/scripts/rt/base_tcl/tcl
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
STY=7316.synth_RA
XILINX_VITIS=/opt/Xilinx/Vitis/2020.2
LC_MEASUREMENT=en_DK.UTF-8
SSH_CONNECTION=129.132.186.92 60354 10.1.212.110 22
LC_PAPER=en_DK.UTF-8
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/opt/Xilinx/Vitis/2020.2/scripts/rt/data
LANG=en_US.UTF-8
LESS=-R
RDI_INSTALLROOT=/opt/Xilinx
OLDPWD=/opt/Xilinx/Vitis/2020.2/bin
COLORTERM=truecolor
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2020.2/bin
MAKE_TERMOUT=/dev/pts/10
ZSH=/home/meyermar/.local/share/ohmyzsh
MFLAGS=-s
XILINX_XRT=/opt/xilinx/xrt
XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
XILINX_SDK=/opt/Xilinx/Vitis/2020.2
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2020.2
USER=meyermar
XILINXD_LICENSE_FILE=/opt/Xilinx/Xilinx.lic
PAGER=less
LSCOLORS=Gxfxcxdxbxegedabagacad
LC_COLLATE=C
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_INSTALLVER=2020.2
RDI_JAVA_VERSION=9.0.4
PWD=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2020.2
HOME=/home/meyermar
WINDOW=0
BROWSER=/home/meyermar/.vscode-server/bin/7f6ab5485bbc008386c4386d08766667e155244e/bin/helpers/browser.sh
VSCODE_GIT_ASKPASS_NODE=/home/meyermar/.vscode-server/bin/7f6ab5485bbc008386c4386d08766667e155244e/node
TERM_PROGRAM=vscode
SSH_CLIENT=129.132.186.92 60354 22
TERM_PROGRAM_VERSION=1.60.2
TCL_LIBRARY=/opt/Xilinx/Vitis/2020.2/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2020.2
https_proxy=http://proxy.ethz.ch:3128
RDI_APPROOT=/opt/Xilinx/Vitis/2020.2
HISTFILE=/home/meyermar/.local/share/zsh/default-history-alveo0
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2020.2/tps/lnx64
http_proxy=http://proxy.ethz.ch:3128
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2020.2/tps/isl
VSCODE_IPC_HOOK_CLI=/tmp/vscode-ipc-c815c305-6de5-4aeb-bb27-a748cc977653.sock
RDI_PLATFORM=lnx64
RDI_BINROOT=/opt/Xilinx/Vitis/2020.2/bin
RDI_PROG=/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/opt/Xilinx/Vitis/2020.2/data
SYNTH_COMMON=/opt/Xilinx/Vitis/2020.2/scripts/rt/data
MAIL=/var/mail/meyermar
VSCODE_GIT_ASKPASS_MAIN=/home/meyermar/.vscode-server/bin/7f6ab5485bbc008386c4386d08766667e155244e/extensions/git/dist/askpass-main.js
TERM=screen
SHELL=/usr/bin/zsh
MAKELEVEL=4
HDI_APPROOT=/opt/Xilinx/Vitis/2020.2
SHLVL=7
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:
MAKE_TERMERR=/dev/pts/10
VSCODE_GIT_IPC_HANDLE=/tmp/vscode-git-7c12417403.sock
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
LOGNAME=meyermar
GIT_ASKPASS=/home/meyermar/.vscode-server/bin/7f6ab5485bbc008386c4386d08766667e155244e/extensions/git/dist/askpass.sh
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
PATH=/opt/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2020.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.2/bin:/opt/Xilinx/Vivado/2020.2/bin:/home/meyermar/.local/bin:/home/meyermar/.vscode-server/bin/7f6ab5485bbc008386c4386d08766667e155244e/bin:/opt/xilinx/xrt/bin:/opt/Xilinx/Vitis_HLS/2020.2/bin:/opt/Xilinx/Model_Composer/2020.2/bin:/opt/Xilinx/Vitis/2020.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.2/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2020.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2020.2/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2020.2/aietools/bin:/opt/Xilinx/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/opt/spark/bin:/opt/spark/sbin:/home/meyermar/bin
RDI_JAVA_PLATFORM=
MAKEFLAGS=s
HISTSIZE=10000
HDI_PROCESSOR=x86_64
HISTFILESIZE=10000
TERMCAP=SC|screen|VT 100/ANSI X3.64 virtual terminal:\
	:DO=\E[%dB:LE=\E[%dD:RI=\E[%dC:UP=\E[%dA:bs:bt=\E[Z:\
	:cd=\E[J:ce=\E[K:cl=\E[H\E[J:cm=\E[%i%d;%dH:ct=\E[3g:\
	:do=^J:nd=\E[C:pt:rc=\E8:rs=\Ec:sc=\E7:st=\EH:up=\EM:\
	:le=^H:bl=^G:cr=^M:it#8:ho=\E[H:nw=\EE:ta=^I:is=\E)0:\
	:li#24:co#80:am:xn:xv:LP:sr=\EM:al=\E[L:AL=\E[%dL:\
	:cs=\E[%i%d;%dr:dl=\E[M:DL=\E[%dM:dc=\E[P:DC=\E[%dP:\
	:im=\E[4h:ei=\E[4l:mi:IC=\E[%d@:ks=\E[?1h\E=:\
	:ke=\E[?1l\E>:vi=\E[?25l:ve=\E[34h\E[?25h:vs=\E[34l:\
	:ti=\E[?1049h:te=\E[?1049l:Km=\E[M:k0=\E[10~:k1=\EOP:\
	:k2=\EOQ:k3=\EOR:k4=\EOS:k5=\E[15~:k6=\E[17~:k7=\E[18~:\
	:k8=\E[19~:k9=\E[20~:k;=\E[21~:F1=\E[23~:F2=\E[24~:\
	:kh=\E[1~:@1=\E[1~:kH=\E[4~:@7=\E[4~:kN=\E[6~:kP=\E[5~:\
	:kI=\E[2~:kD=\E[3~:ku=\EOA:kd=\EOB:kr=\EOC:kl=\EOD:
PFS_SCRATCH=/scratch/mariusme
RDI_LIBDIR=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o
LC_TIME=en_DK.UTF-8
_=/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=37585
XILINX_CD_SESSION=0ef32933-eb48-45d9-9a58-0cc42d7a9377
XILINX_RS_PORT=33897
XILINX_RS_SESSION=0ffa0eeb-4984-4f0d-aabc-f26a4b351ed7


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ -DXILINX_FPGA --report_dir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports --log_dir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs -O3 -t hw -I/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/common/ -I/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/HPCC_FPGA/RandomAccess/src/device --platform xilinx_u280_xdma_201920_3 -R2 -l --config /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/settings/settings.link.xilinx.random_access_kernels_single.ini -j 40 -o /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/random_access_kernels_single.xclbin xilinx_tmp_compile/random_access_kernels_single.xo 

FINAL PROGRAM OPTIONS
--config /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/settings/settings.link.xilinx.random_access_kernels_single.ini
--connectivity.nk accessMemory_0:2
--connectivity.slr accessMemory_0_1:SLR0
--connectivity.slr accessMemory_0_2:SLR1
--connectivity.sp accessMemory_0_1.m_axi_gmem:DDR[0]
--connectivity.sp accessMemory_0_2.m_axi_gmem:DDR[1]
--define XILINX_FPGA
--include /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/common/
--include /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/HPCC_FPGA/RandomAccess/src/device
--input_files xilinx_tmp_compile/random_access_kernels_single.xo
--jobs 40
--link
--log_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs
--optimize 3
--output /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/random_access_kernels_single.xclbin
--platform xilinx_u280_xdma_201920_3
--report_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports
--report_level 2
--target hw

PARSED COMMAND LINE OPTIONS
-DXILINX_FPGA 
--report_dir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports 
--log_dir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs 
-O3 
-t hw 
-I/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/common/ 
-I/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/HPCC_FPGA/RandomAccess/src/device 
--platform xilinx_u280_xdma_201920_3 
-R2 
-l 
--config /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/settings/settings.link.xilinx.random_access_kernels_single.ini 
-j 40 
-o /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/random_access_kernels_single.xclbin 
xilinx_tmp_compile/random_access_kernels_single.xo 

PARSED CONFIG FILE (1) OPTIONS
file: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/settings/settings.link.xilinx.random_access_kernels_single.ini
connectivity.nk accessMemory_0:2 
connectivity.slr accessMemory_0_1:SLR0 
connectivity.slr accessMemory_0_2:SLR1 
connectivity.sp accessMemory_0_1.m_axi_gmem:DDR[0] 
connectivity.sp accessMemory_0_2.m_axi_gmem:DDR[1] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp "misc:report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --xp "param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --xp "misc:report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 11 Oct 2021 11:18:21
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 11 Oct 2021 11:18:21
output: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/random_access_kernels_single.xml
------------------------------------------
step: running system_link
timestamp: 11 Oct 2021 11:18:22
cmd: /opt/Xilinx/Vitis/2020.2/bin/system_link --xo /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/xilinx_tmp_compile/random_access_kernels_single.xo --config /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int --temp_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 11 Oct 2021 11:18:44
cmd: /opt/Xilinx/Vitis/2020.2/bin/cf2sw -sdsl /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/sdsl.dat -rtd /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/cf2sw.rtd -nofilter /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/cf2sw_full.rtd -xclbin /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xclbin_orig.xml -o /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 11 Oct 2021 11:18:48
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 11 Oct 2021 11:18:50
cmd: /opt/Xilinx/Vitis/2020.2/bin/vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/.ipcache --output_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int --log_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs/link --report_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/link --config /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/vplConfig.ini -k /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link --no-info --iprepo /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_accessMemory_0_1_0 --messageDb /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link/vpl.pb /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/dr.bd.tcl
Vivado Log File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}
misc=report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}
misc=report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}
param=compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}
misc=report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}
misc=report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}
misc=report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}
misc=report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device
misc=BinaryName=random_access_kernels_single
[connectivity]
nk=accessMemory_0:2:accessMemory_0_1.accessMemory_0_2
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
param=project.writeIntermediateCheckpoints=1
synth.jobs=40

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}
--advanced.misc report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}
--advanced.misc report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}
--advanced.misc report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}
--advanced.misc report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}
--advanced.misc report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}
--advanced.misc report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}
--advanced.misc report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=random_access_kernels_single
--advanced.param compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device
--config /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/vplConfig.ini
--connectivity.nk accessMemory_0:2:accessMemory_0_1.accessMemory_0_2
--input_file /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/dr.bd.tcl
--iprepo /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_accessMemory_0_1_0
--kernels /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/kernel_info.dat
--log_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs/link
--messageDb /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link/vpl.pb
--no-info
--output_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int
--platform xilinx_u280_xdma_201920_3
--remote_ip_cache /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/.ipcache
--report_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/link
--target hw
--temp_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link
--vivado.param project.writeIntermediateCheckpoints=1
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.synth.jobs 40
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u280_xdma_201920_3 
--remote_ip_cache /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/.ipcache 
--output_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int 
--log_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs/link 
--report_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/link 
--config /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/vplConfig.ini 
-k /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link 
--no-info 
--iprepo /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_accessMemory_0_1_0 
--messageDb /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/run_link/vpl.pb 
/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/vplConfig.ini
advanced.misc report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {} 
advanced.misc report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__} 
advanced.misc report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {} 
advanced.misc report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {} 
advanced.misc report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {} 
advanced.misc report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {} 
advanced.misc report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {} 
advanced.misc report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {} 
advanced.misc report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device 
advanced.misc BinaryName=random_access_kernels_single 
connectivity.nk accessMemory_0:2:accessMemory_0_1.accessMemory_0_2 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming} 
vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.param project.writeIntermediateCheckpoints=1 
vivado.synth.jobs 40 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 11 Oct 2021 11:19:07
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 11 October 2021 11:19:18
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 11 October 2021 11:19:18
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:345
   timestamp: 11 October 2021 11:19:18
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:531
   timestamp: 11 October 2021 11:19:18
   -----------------------
   VPL internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:634
   timestamp: 11 October 2021 11:19:18
   -----------------------
   VPL internal step: add_files .local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked.dcp
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:667
   timestamp: 11 October 2021 11:19:21
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module pfm_dynamic
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:673
   timestamp: 11 October 2021 11:19:21
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:675
   timestamp: 11 October 2021 11:19:21
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:686
   timestamp: 11 October 2021 11:19:21
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1872
   timestamp: 11 October 2021 11:19:21
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/.ipcache
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1882
   timestamp: 11 October 2021 11:19:24
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1559
   timestamp: 11 October 2021 11:19:24
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
   File: vpl.tcl:193
   timestamp: 11 October 2021 11:19:51
   -----------------------
   VPL internal step: report locked IPs
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2574
   timestamp: 11 October 2021 11:20:13
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:221
   timestamp: 11 October 2021 11:20:13
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:238
   timestamp: 11 October 2021 11:20:14
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/dynamic_impl.xdc -fileset [current_fileset -constrset]
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2186
   timestamp: 11 October 2021 11:20:15
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:289
   timestamp: 11 October 2021 11:20:15
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:301
   timestamp: 11 October 2021 11:20:15
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1658
   timestamp: 11 October 2021 11:20:15
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:311
   timestamp: 11 October 2021 11:20:15
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:315
   timestamp: 11 October 2021 11:20:16
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files pfm_dynamic.bd]
   File: vpl.tcl:341
   timestamp: 11 October 2021 11:20:16
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1720
   timestamp: 11 October 2021 11:22:19
   -----------------------
   VPL internal step: writing user synth clock constraints in output/pfm_dynamic_ooc_copy.xdc
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1948
   timestamp: 11 October 2021 11:22:20
   -----------------------
   VPL internal step: add_files output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1952
   timestamp: 11 October 2021 11:22:20
   -----------------------
   VPL internal step: move_files [get_files /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm]
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1966
   timestamp: 11 October 2021 11:22:20
   -----------------------
   VPL internal step: read_xdc output/dont_partition.xdc
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:3687
   timestamp: 11 October 2021 11:22:20
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:3140
   timestamp: 11 October 2021 11:22:20
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:377
   timestamp: 11 October 2021 11:22:20
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_utilization_init_design_summary -report_type report_utilization -steps {init_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_init_design_summary -report_type report_timing_summary -steps {init_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_io_place_design_summary -report_type report_io -steps {place_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_utilization_place_design_summary -report_type report_utilization -steps {place_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_control_sets_place_design_summary -report_type report_control_sets -steps {place_design} -runs {impl_1} -options {-verbose}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_place_design_summary -report_type report_timing_summary -steps {place_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_drc_route_design_summary -report_type report_drc -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_methodology_route_design_summary -report_type report_methodology -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_power_route_design_summary -report_type report_power -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_route_status_route_design_summary -report_type report_route_status -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_clock_utilization_route_design_summary -report_type report_clock_utilization -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_bus_skew_route_design_summary -report_type report_bus_skew -steps {route_design} -runs {impl_1} -options {-warn_on_violation}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:389
   timestamp: 11 October 2021 11:22:21
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:439
   timestamp: 11 October 2021 11:22:34
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 40  
   File: vpl.tcl:492
   timestamp: 11 October 2021 11:22:34
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:4405
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2387
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_accessMemory_0_2_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_xbar_4_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_accessMemory_0_1_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_ebbe_xsdbm_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_ebbe_lut_buffer_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_xbar_2_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel2_2_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_freq_counter_0_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_freq_counter_1_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_util_and2_slr2_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_xdma_smartconnect_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_ctrl_mgntpf_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_axilite_user_input_reg_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_debug_bridge_xsdbm_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_hmss_0_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_memory_subsystem_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_init_combine_mss_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_init_cal_combine_mss_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_regslice_pipe_ctrl_mgntpf_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_slr0_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_logic_reset_op_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_control_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_data_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_dataclk_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel2_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_util_and2_hbm_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_util_and2_hbm_ctrl_reset_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_util_and2_slr0_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_cdc_xdma_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_slr1_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_control_1_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_data_1_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_dataclk_1_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_ddr_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel_1_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel2_1_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_util_and2_slr1_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_sdx_mss_regslice_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_slr2_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_logic_reset_op_1_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_control_2_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_data_2_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_dataclk_2_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_psreset_gate_pr_kernel_2_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_xbar_3_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_3_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_15_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_10_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_auto_cc_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_16_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_4_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_11_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_m02_regslice_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_m03_regslice_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_auto_cc_1_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_12_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_auto_cc_2_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_interconnect_DDR4_MEM01_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_17_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_5dca_hbm_inst_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_5dca_hbm_reset_sync_SLR0_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_5dca_hbm_reset_sync_SLR2_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_5dca_vip_S00_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_5dca_axi_apb_bridge_inst_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_5dca_util_vector_logic_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_5dca_interconnect0_12_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_ctrl_DDR4_MEM01_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_ddr4_mem00_memory_init_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_ddr4_mem01_memory_init_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_psr_ddr4_mem01_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_ddr4_mem01_ctrl_cc_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_calib_reduce_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_psr_ctrl_interconnect_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_interconnect_ddrmem_ctrl_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_DDR4_MEM00_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_ui_clk_DDR4_MEM00_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_ui_rst_DDR4_MEM00_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_ctrl_DDR4_MEM00_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_DDR4_MEM01_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_ui_clk_DDR4_MEM01_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_ui_rst_DDR4_MEM01_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_psr_ddr4_mem00_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_ddr4_mem00_ctrl_cc_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_ddr4_mem01_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_interconnect_DDR4_MEM00_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_5dca_slice0_12_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_5dca_init_reduce_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_psr_aclk_SLR0_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_psr_aclk_SLR1_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_interconnect_S00_AXI_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_S00_AXI_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_S01_AXI_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_vip_S02_AXI_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: launched run bd_d216_ddr4_mem00_0_synth_1
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 11 October 2021 11:36:24
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream   
   File: vpl.tcl:562
   timestamp: 11 October 2021 11:36:24
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:743
   timestamp: 11 October 2021 13:30:03
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1170
   timestamp: 11 October 2021 13:30:08
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 11 Oct 2021 13:30:09
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 11 Oct 2021 13:30:09
cmd: cf2sw -a /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/address_map.xml -sdsl /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/sdsl.dat -xclbin /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/xclbin_orig.xml -rtd /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/random_access_kernels_single.rtd -o /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/random_access_kernels_single.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 11 Oct 2021 13:30:13
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 11 Oct 2021 13:30:13
cmd: /opt/Xilinx/Vitis/2020.2/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/random_access_kernels_single.rtd --append-section :JSON:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/random_access_kernels_single_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/random_access_kernels_single_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/random_access_kernels_single.xml --add-section SYSTEM_METADATA:RAW:/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/random_access_kernels_single.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 11 Oct 2021 13:30:13
cmd: /opt/Xilinx/Vitis/2020.2/bin/xclbinutil --quiet --force --info /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/random_access_kernels_single.xclbin.info --input /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/random_access_kernels_single.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 11 Oct 2021 13:30:13
cmd: /opt/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 11 Oct 2021 13:30:13
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 11 Oct 2021 13:30:13
output: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/RandomAccess/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/link/system_estimate_random_access_kernels_single.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 11 Oct 2021 13:30:13
