TimeQuest Timing Analyzer report for sc_computer
Thu May 14 17:36:20 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clock'
 26. Fast Model Hold: 'clock'
 27. Fast Model Minimum Pulse Width: 'clock'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; sc_computer                                        ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C5AF256I8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 22.07 MHz ; 22.07 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -32.309 ; -30363.307    ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.015 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.567 ; -1939.065             ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                 ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[12]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.309 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[19]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.533     ;
; -32.307 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.531     ;
; -32.307 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.531     ;
; -32.307 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.531     ;
; -32.307 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.531     ;
; -32.307 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.531     ;
; -32.307 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[18]              ; clock        ; clock       ; 1.000        ; -1.816     ; 31.531     ;
; -32.278 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[24]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.518     ;
; -32.278 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[24]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.518     ;
; -32.278 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[24]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.518     ;
; -32.278 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[24]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.518     ;
; -32.278 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[24]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.518     ;
; -32.278 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[24]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.518     ;
; -32.275 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[8]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.515     ;
; -32.275 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[8]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.515     ;
; -32.275 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[8]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.515     ;
; -32.275 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[8]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.515     ;
; -32.275 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[8]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.515     ;
; -32.275 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[8]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.515     ;
; -32.271 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[9]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.511     ;
; -32.271 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[9]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.511     ;
; -32.271 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[9]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.511     ;
; -32.271 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[9]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.511     ;
; -32.271 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[9]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.511     ;
; -32.271 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[9]               ; clock        ; clock       ; 1.000        ; -1.800     ; 31.511     ;
; -32.253 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.493     ;
; -32.253 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.493     ;
; -32.253 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.493     ;
; -32.253 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.493     ;
; -32.253 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.493     ;
; -32.253 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[22]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.493     ;
; -32.252 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.492     ;
; -32.252 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.492     ;
; -32.252 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.492     ;
; -32.252 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.492     ;
; -32.252 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.492     ;
; -32.252 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[15]              ; clock        ; clock       ; 1.000        ; -1.800     ; 31.492     ;
; -32.087 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[14]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.321     ;
; -32.087 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[14]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.321     ;
; -32.087 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[14]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.321     ;
; -32.087 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[14]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.321     ;
; -32.087 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[14]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.321     ;
; -32.087 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[14]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.321     ;
; -32.086 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[3]               ; clock        ; clock       ; 1.000        ; -1.806     ; 31.320     ;
; -32.086 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[3]               ; clock        ; clock       ; 1.000        ; -1.806     ; 31.320     ;
; -32.086 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[3]               ; clock        ; clock       ; 1.000        ; -1.806     ; 31.320     ;
; -32.086 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[3]               ; clock        ; clock       ; 1.000        ; -1.806     ; 31.320     ;
; -32.086 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[3]               ; clock        ; clock       ; 1.000        ; -1.806     ; 31.320     ;
; -32.086 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[3]               ; clock        ; clock       ; 1.000        ; -1.806     ; 31.320     ;
; -32.081 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.315     ;
; -32.081 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.315     ;
; -32.081 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.315     ;
; -32.081 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.315     ;
; -32.081 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.315     ;
; -32.081 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[21]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.315     ;
; -32.077 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -1.803     ; 31.314     ;
; -32.077 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -1.803     ; 31.314     ;
; -32.077 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -1.803     ; 31.314     ;
; -32.077 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -1.803     ; 31.314     ;
; -32.077 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -1.803     ; 31.314     ;
; -32.077 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[27]              ; clock        ; clock       ; 1.000        ; -1.803     ; 31.314     ;
; -32.073 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.307     ;
; -32.073 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.307     ;
; -32.073 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.307     ;
; -32.073 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.307     ;
; -32.073 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.307     ;
; -32.073 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[17]              ; clock        ; clock       ; 1.000        ; -1.806     ; 31.307     ;
; -32.058 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[26]              ; clock        ; clock       ; 1.000        ; -1.809     ; 31.289     ;
; -32.058 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[26]              ; clock        ; clock       ; 1.000        ; -1.809     ; 31.289     ;
; -32.058 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[26]              ; clock        ; clock       ; 1.000        ; -1.809     ; 31.289     ;
; -32.058 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[26]              ; clock        ; clock       ; 1.000        ; -1.809     ; 31.289     ;
; -32.058 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[26]              ; clock        ; clock       ; 1.000        ; -1.809     ; 31.289     ;
; -32.058 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[26]              ; clock        ; clock       ; 1.000        ; -1.809     ; 31.289     ;
; -32.039 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[18][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.260     ;
; -32.039 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[18][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.260     ;
; -32.039 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[18][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.260     ;
; -32.039 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[18][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.260     ;
; -32.039 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[18][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.260     ;
; -32.039 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[18][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.260     ;
; -32.037 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[22][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.258     ;
; -32.037 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[22][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.258     ;
; -32.037 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[22][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.258     ;
; -32.037 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[22][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.258     ;
; -32.037 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[22][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.258     ;
; -32.037 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[22][21] ; clock        ; clock       ; 1.000        ; -1.819     ; 31.258     ;
; -32.019 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -1.807     ; 31.252     ;
; -32.019 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -1.807     ; 31.252     ;
; -32.019 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -1.807     ; 31.252     ;
; -32.019 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[10]              ; clock        ; clock       ; 1.000        ; -1.807     ; 31.252     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.015 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ; clock        ; clock       ; 0.000        ; 4.562      ; 4.844      ;
; 0.015 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ; clock        ; clock       ; 0.000        ; 4.562      ; 4.844      ;
; 0.515 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ; clock        ; clock       ; -0.500       ; 4.562      ; 4.844      ;
; 0.515 ; clock                                                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ; clock        ; clock       ; -0.500       ; 4.562      ; 4.844      ;
; 2.162 ; sc_cpu:cpu|dff32:ip|q[3]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1     ; clock        ; clock       ; 0.000        ; 1.806      ; 4.235      ;
; 2.224 ; sc_cpu:cpu|dff32:ip|q[5]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3     ; clock        ; clock       ; 0.000        ; 1.804      ; 4.295      ;
; 2.372 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[28][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.003     ; 2.675      ;
; 2.637 ; sc_cpu:cpu|dff32:ip|q[7]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5     ; clock        ; clock       ; 0.000        ; 1.807      ; 4.711      ;
; 2.873 ; sc_cpu:cpu|dff32:ip|q[0]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[17][0]                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 3.180      ;
; 2.940 ; sc_cpu:cpu|dff32:ip|q[4]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2     ; clock        ; clock       ; 0.000        ; 1.807      ; 5.014      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0   ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0   ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0   ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0   ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_memory_reg0   ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a6~porta_memory_reg0   ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a7~porta_memory_reg0   ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a8~porta_memory_reg0   ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a9~porta_memory_reg0   ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.019     ; 3.191      ;
; 3.102 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[12][1]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 3.408      ;
; 3.103 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[13][1]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 3.409      ;
; 3.104 ; sc_cpu:cpu|dff32:ip|q[6]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4     ; clock        ; clock       ; 0.000        ; 1.804      ; 5.175      ;
; 3.114 ; sc_cpu:cpu|regfile:rf|register[3][3]                                                                                                 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock        ; clock       ; -0.500       ; 1.824      ; 4.705      ;
; 3.120 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 3.426      ;
; 3.145 ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 3.451      ;
; 3.238 ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 3.544      ;
; 3.279 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 3.585      ;
; 3.343 ; sc_cpu:cpu|regfile:rf|register[3][21]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ; clock        ; clock       ; -0.500       ; 1.822      ; 4.932      ;
; 3.450 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[15][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.004     ; 3.752      ;
; 3.454 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[14][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.004     ; 3.756      ;
; 3.465 ; sc_cpu:cpu|dff32:ip|q[2]                                                                                                             ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0     ; clock        ; clock       ; 0.000        ; 1.804      ; 5.536      ;
; 3.499 ; sc_cpu:cpu|regfile:rf|register[2][11]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ; clock        ; clock       ; -0.500       ; 1.813      ; 5.079      ;
; 3.511 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[5][1]                                                                                                 ; clock        ; clock       ; 0.000        ; -0.015     ; 3.802      ;
; 3.537 ; sc_cpu:cpu|regfile:rf|register[10][3]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock        ; clock       ; -0.500       ; 1.824      ; 5.128      ;
; 3.560 ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 3.866      ;
; 3.567 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[4][1]                                                                                                 ; clock        ; clock       ; 0.000        ; -0.036     ; 3.837      ;
; 3.572 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[6][1]                                                                                                 ; clock        ; clock       ; 0.000        ; -0.036     ; 3.842      ;
; 3.579 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 3.885      ;
; 3.588 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[24][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.030     ; 3.864      ;
; 3.588 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[20][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.030     ; 3.864      ;
; 3.596 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[19][28]                                                                                               ; clock        ; clock       ; 0.000        ; -0.006     ; 3.896      ;
; 3.609 ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 3.915      ;
; 3.630 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[16][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.029     ; 3.907      ;
; 3.638 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[7][1]                                                                                                 ; clock        ; clock       ; 0.000        ; -0.033     ; 3.911      ;
; 3.640 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[1][1]                                                                                                 ; clock        ; clock       ; 0.000        ; -0.033     ; 3.913      ;
; 3.655 ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[9][30]                                                                                                ; clock        ; clock       ; 0.000        ; -0.002     ; 3.959      ;
; 3.656 ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; clock        ; clock       ; 0.000        ; -0.003     ; 3.959      ;
; 3.698 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; clock        ; clock       ; 0.000        ; -0.003     ; 4.001      ;
; 3.703 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[2][1]                                                                                                 ; clock        ; clock       ; 0.000        ; -0.017     ; 3.992      ;
; 3.705 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[22][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.017     ; 3.994      ;
; 3.751 ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[9][30]                                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 4.052      ;
; 3.768 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 4.074      ;
; 3.793 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[9][30]                                                                                                ; clock        ; clock       ; 0.000        ; -0.005     ; 4.094      ;
; 3.815 ; sc_cpu:cpu|regfile:rf|register[2][21]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ; clock        ; clock       ; -0.500       ; 1.822      ; 5.404      ;
; 3.852 ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                            ; clock        ; clock       ; 0.000        ; -0.004     ; 4.154      ;
; 3.886 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[26][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.016     ; 4.176      ;
; 3.887 ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                             ; sc_cpu:cpu|regfile:rf|register[18][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.016     ; 4.177      ;
; 3.894 ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                            ; clock        ; clock       ; 0.000        ; -0.004     ; 4.196      ;
; 3.925 ; sc_cpu:cpu|regfile:rf|register[25][12]                                                                                               ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ; clock        ; clock       ; -0.500       ; 1.812      ; 5.504      ;
; 3.972 ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[24][24]                                                                                               ; clock        ; clock       ; 0.000        ; -0.020     ; 4.258      ;
; 4.014 ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                            ; sc_cpu:cpu|regfile:rf|register[30][20]                                                                                               ; clock        ; clock       ; 0.000        ; -0.013     ; 4.307      ;
; 4.045 ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 4.351      ;
; 4.049 ; sc_cpu:cpu|dff32:ip|q[27]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.003      ; 4.358      ;
; 4.052 ; sc_cpu:cpu|dff32:ip|q[9]                                                                                                             ; sc_cpu:cpu|dff32:ip|q[9]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 4.358      ;
; 4.069 ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 4.375      ;
; 4.073 ; sc_cpu:cpu|dff32:ip|q[27]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.003      ; 4.382      ;
; 4.089 ; sc_cpu:cpu|regfile:rf|register[22][12]                                                                                               ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ; clock        ; clock       ; -0.500       ; 1.823      ; 5.679      ;
; 4.119 ; sc_cpu:cpu|regfile:rf|register[3][23]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ; clock        ; clock       ; -0.500       ; 1.826      ; 5.712      ;
; 4.130 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 4.436      ;
; 4.136 ; sc_cpu:cpu|regfile:rf|register[2][25]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ; clock        ; clock       ; -0.500       ; 1.842      ; 5.745      ;
; 4.154 ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 4.460      ;
; 4.166 ; sc_cpu:cpu|regfile:rf|register[30][4]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock        ; clock       ; -0.500       ; 1.823      ; 5.756      ;
; 4.188 ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; clock        ; clock       ; 0.000        ; -0.003     ; 4.491      ;
; 4.191 ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                            ; clock        ; clock       ; 0.000        ; -0.001     ; 4.496      ;
; 4.192 ; sc_cpu:cpu|dff32:ip|q[27]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 4.498      ;
; 4.193 ; sc_cpu:cpu|dff32:ip|q[23]                                                                                                            ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.003      ; 4.502      ;
; 4.203 ; sc_cpu:cpu|regfile:rf|register[3][12]                                                                                                ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ; clock        ; clock       ; -0.500       ; 1.845      ; 5.815      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.328 ; 0.328 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; clock     ; clock      ; -0.015 ; -0.015 ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 35.981 ; 35.981 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 32.061 ; 32.061 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 31.582 ; 31.582 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 30.656 ; 30.656 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 29.278 ; 29.278 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 30.262 ; 30.262 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 31.350 ; 31.350 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 29.744 ; 29.744 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 33.111 ; 33.111 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 30.369 ; 30.369 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 32.949 ; 32.949 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 33.892 ; 33.892 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 31.674 ; 31.674 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 32.514 ; 32.514 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 30.915 ; 30.915 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 30.744 ; 30.744 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 31.654 ; 31.654 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 32.180 ; 32.180 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 35.981 ; 35.981 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 34.565 ; 34.565 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 34.680 ; 34.680 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 31.898 ; 31.898 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 34.422 ; 34.422 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 31.973 ; 31.973 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 34.928 ; 34.928 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 31.591 ; 31.591 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 32.152 ; 32.152 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 31.130 ; 31.130 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 32.704 ; 32.704 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 31.557 ; 31.557 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 31.973 ; 31.973 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 31.865 ; 31.865 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 32.693 ; 32.693 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 6.301  ; 6.301  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 6.186  ; 6.186  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 16.419 ; 16.419 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 15.772 ; 15.772 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 13.135 ; 13.135 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 14.087 ; 14.087 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 14.546 ; 14.546 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 13.508 ; 13.508 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 16.292 ; 16.292 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 13.877 ; 13.877 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 14.796 ; 14.796 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 13.458 ; 13.458 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 15.216 ; 15.216 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 13.822 ; 13.822 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 13.831 ; 13.831 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 14.240 ; 14.240 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 16.419 ; 16.419 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 13.118 ; 13.118 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 14.733 ; 14.733 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 13.964 ; 13.964 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 14.361 ; 14.361 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 13.561 ; 13.561 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 13.642 ; 13.642 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 14.729 ; 14.729 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 13.916 ; 13.916 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 13.900 ; 13.900 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 14.316 ; 14.316 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 13.864 ; 13.864 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 16.006 ; 16.006 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 15.534 ; 15.534 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 14.984 ; 14.984 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 14.541 ; 14.541 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 14.326 ; 14.326 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 14.249 ; 14.249 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 16.176 ; 16.176 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 9.572  ; 9.572  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 8.166  ; 8.166  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 7.244  ; 7.244  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 8.581  ; 8.581  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 8.660  ; 8.660  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 9.342  ; 9.342  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 9.156  ; 9.156  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 9.572  ; 9.572  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 7.216  ; 7.216  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 7.230  ; 7.230  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 7.230  ; 7.230  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 8.650  ; 8.650  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 7.569  ; 7.569  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 7.793  ; 7.793  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 7.527  ; 7.527  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 7.182  ; 7.182  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 7.228  ; 7.228  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 8.627  ; 8.627  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 7.189  ; 7.189  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 8.248  ; 8.248  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 8.294  ; 8.294  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 7.665  ; 7.665  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 8.245  ; 8.245  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 7.112  ; 7.112  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 7.226  ; 7.226  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 7.782  ; 7.782  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 7.479  ; 7.479  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 8.107  ; 8.107  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 7.680  ; 7.680  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 7.589  ; 7.589  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 7.216  ; 7.216  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 7.496  ; 7.496  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 8.601  ; 8.601  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 6.301  ; 6.301  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 6.186  ; 6.186  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 15.706 ; 15.706 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 15.699 ; 15.699 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 13.309 ; 13.309 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 14.221 ; 14.221 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 14.749 ; 14.749 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 14.735 ; 14.735 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 14.085 ; 14.085 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 14.223 ; 14.223 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 13.304 ; 13.304 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 13.671 ; 13.671 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 14.973 ; 14.973 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 13.801 ; 13.801 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 13.783 ; 13.783 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 13.969 ; 13.969 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 15.366 ; 15.366 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 14.671 ; 14.671 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 14.136 ; 14.136 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 13.436 ; 13.436 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 14.248 ; 14.248 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 14.868 ; 14.868 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 13.931 ; 13.931 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 14.600 ; 14.600 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 13.381 ; 13.381 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 13.656 ; 13.656 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 15.706 ; 15.706 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 13.606 ; 13.606 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 13.525 ; 13.525 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 14.040 ; 14.040 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 14.051 ; 14.051 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 12.897 ; 12.897 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 13.343 ; 13.343 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 14.672 ; 14.672 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 13.525 ; 13.525 ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 12.359 ; 12.359 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 15.633 ; 15.633 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 14.432 ; 14.432 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 14.223 ; 14.223 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 13.177 ; 13.177 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 14.751 ; 14.751 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 15.440 ; 15.440 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 13.254 ; 13.254 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 13.233 ; 13.233 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 13.453 ; 13.453 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 15.834 ; 15.834 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 16.047 ; 16.047 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 12.359 ; 12.359 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 14.382 ; 14.382 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 13.906 ; 13.906 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 12.566 ; 12.566 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 14.303 ; 14.303 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 14.350 ; 14.350 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 16.454 ; 16.454 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 14.022 ; 14.022 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 15.151 ; 15.151 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 13.082 ; 13.082 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 14.881 ; 14.881 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 12.852 ; 12.852 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 16.476 ; 16.476 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 14.232 ; 14.232 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 13.038 ; 13.038 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 15.118 ; 15.118 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 14.981 ; 14.981 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 12.821 ; 12.821 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 14.391 ; 14.391 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 13.981 ; 13.981 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 14.424 ; 14.424 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 6.301  ; 6.301  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 6.186  ; 6.186  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 13.118 ; 13.118 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 15.772 ; 15.772 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 13.135 ; 13.135 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 14.087 ; 14.087 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 14.546 ; 14.546 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 13.508 ; 13.508 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 16.292 ; 16.292 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 13.877 ; 13.877 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 14.796 ; 14.796 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 13.458 ; 13.458 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 15.216 ; 15.216 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 13.822 ; 13.822 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 13.831 ; 13.831 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 14.240 ; 14.240 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 16.419 ; 16.419 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 13.118 ; 13.118 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 14.733 ; 14.733 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 13.964 ; 13.964 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 14.361 ; 14.361 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 13.561 ; 13.561 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 13.642 ; 13.642 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 14.729 ; 14.729 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 13.916 ; 13.916 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 13.900 ; 13.900 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 14.316 ; 14.316 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 13.864 ; 13.864 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 16.006 ; 16.006 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 15.534 ; 15.534 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 14.984 ; 14.984 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 14.541 ; 14.541 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 14.326 ; 14.326 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 14.249 ; 14.249 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 16.176 ; 16.176 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 7.112  ; 7.112  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 8.166  ; 8.166  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 7.244  ; 7.244  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 8.581  ; 8.581  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 8.660  ; 8.660  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 9.342  ; 9.342  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 9.156  ; 9.156  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 9.572  ; 9.572  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 7.216  ; 7.216  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 7.230  ; 7.230  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 7.230  ; 7.230  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 8.650  ; 8.650  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 7.569  ; 7.569  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 7.793  ; 7.793  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 7.527  ; 7.527  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 7.182  ; 7.182  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 7.228  ; 7.228  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 8.627  ; 8.627  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 7.189  ; 7.189  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 8.248  ; 8.248  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 8.294  ; 8.294  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 7.665  ; 7.665  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 8.245  ; 8.245  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 7.112  ; 7.112  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 7.226  ; 7.226  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 7.782  ; 7.782  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 7.479  ; 7.479  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 8.107  ; 8.107  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 7.680  ; 7.680  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 7.589  ; 7.589  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 7.216  ; 7.216  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 7.496  ; 7.496  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 8.601  ; 8.601  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 6.301  ; 6.301  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 6.186  ; 6.186  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 12.897 ; 12.897 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 15.699 ; 15.699 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 13.309 ; 13.309 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 14.221 ; 14.221 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 14.749 ; 14.749 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 14.735 ; 14.735 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 14.085 ; 14.085 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 14.223 ; 14.223 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 13.304 ; 13.304 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 13.671 ; 13.671 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 14.973 ; 14.973 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 13.801 ; 13.801 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 13.783 ; 13.783 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 13.969 ; 13.969 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 15.366 ; 15.366 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 14.671 ; 14.671 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 14.136 ; 14.136 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 13.436 ; 13.436 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 14.248 ; 14.248 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 14.868 ; 14.868 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 13.931 ; 13.931 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 14.600 ; 14.600 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 13.381 ; 13.381 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 13.656 ; 13.656 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 15.706 ; 15.706 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 13.606 ; 13.606 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 13.525 ; 13.525 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 14.040 ; 14.040 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 14.051 ; 14.051 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 12.897 ; 12.897 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 13.343 ; 13.343 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 14.672 ; 14.672 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 13.525 ; 13.525 ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 8.784 ;       ;       ; 8.784 ;
; mem_clk    ; imem_clk    ;       ; 8.662 ; 8.662 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 8.784 ;       ;       ; 8.784 ;
; mem_clk    ; imem_clk    ;       ; 8.662 ; 8.662 ;       ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -9.601 ; -9044.744     ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -0.399 ; -0.798        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1346.456             ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.601 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[12]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.055     ;
; -9.601 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[12]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.055     ;
; -9.601 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[12]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.055     ;
; -9.601 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[12]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.055     ;
; -9.601 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[12]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.055     ;
; -9.601 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[12]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.055     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[18]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[19]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[18]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[18]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[18]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[18]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[18]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[19]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[19]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[19]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[19]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.599 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[19]            ; clock        ; clock       ; 1.000        ; -0.576     ; 10.053     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[8]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[24]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[8]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[8]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[8]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[8]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[8]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[24]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[24]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[24]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[24]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.579 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[24]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.049     ;
; -9.575 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[9]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.045     ;
; -9.575 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[9]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.045     ;
; -9.575 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[9]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.045     ;
; -9.575 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[9]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.045     ;
; -9.575 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[9]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.045     ;
; -9.575 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[9]             ; clock        ; clock       ; 1.000        ; -0.560     ; 10.045     ;
; -9.568 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[22]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.038     ;
; -9.568 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[22]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.038     ;
; -9.568 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[22]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.038     ;
; -9.568 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[22]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.038     ;
; -9.568 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[22]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.038     ;
; -9.568 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[22]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.038     ;
; -9.565 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[15]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.035     ;
; -9.565 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[15]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.035     ;
; -9.565 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[15]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.035     ;
; -9.565 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[15]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.035     ;
; -9.565 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[15]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.035     ;
; -9.565 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[15]            ; clock        ; clock       ; 1.000        ; -0.560     ; 10.035     ;
; -9.525 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[21]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.989      ;
; -9.525 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[21]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.989      ;
; -9.525 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[21]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.989      ;
; -9.525 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[21]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.989      ;
; -9.525 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[21]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.989      ;
; -9.525 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[21]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.989      ;
; -9.524 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[3]             ; clock        ; clock       ; 1.000        ; -0.566     ; 9.988      ;
; -9.524 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[3]             ; clock        ; clock       ; 1.000        ; -0.566     ; 9.988      ;
; -9.524 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[3]             ; clock        ; clock       ; 1.000        ; -0.566     ; 9.988      ;
; -9.524 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[3]             ; clock        ; clock       ; 1.000        ; -0.566     ; 9.988      ;
; -9.524 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[3]             ; clock        ; clock       ; 1.000        ; -0.566     ; 9.988      ;
; -9.524 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[3]             ; clock        ; clock       ; 1.000        ; -0.566     ; 9.988      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[14]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[17]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[14]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[14]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[14]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[14]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[14]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[17]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[17]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[17]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[17]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.520 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[17]            ; clock        ; clock       ; 1.000        ; -0.566     ; 9.984      ;
; -9.516 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[27]            ; clock        ; clock       ; 1.000        ; -0.564     ; 9.982      ;
; -9.516 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[27]            ; clock        ; clock       ; 1.000        ; -0.564     ; 9.982      ;
; -9.516 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[27]            ; clock        ; clock       ; 1.000        ; -0.564     ; 9.982      ;
; -9.516 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[27]            ; clock        ; clock       ; 1.000        ; -0.564     ; 9.982      ;
; -9.516 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[27]            ; clock        ; clock       ; 1.000        ; -0.564     ; 9.982      ;
; -9.516 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[27]            ; clock        ; clock       ; 1.000        ; -0.564     ; 9.982      ;
; -9.512 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|regfile:rf|register[7][7] ; clock        ; clock       ; 1.000        ; -0.593     ; 9.949      ;
; -9.512 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|regfile:rf|register[7][7] ; clock        ; clock       ; 1.000        ; -0.593     ; 9.949      ;
; -9.512 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|regfile:rf|register[7][7] ; clock        ; clock       ; 1.000        ; -0.593     ; 9.949      ;
; -9.512 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|regfile:rf|register[7][7] ; clock        ; clock       ; 1.000        ; -0.593     ; 9.949      ;
; -9.512 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|regfile:rf|register[7][7] ; clock        ; clock       ; 1.000        ; -0.593     ; 9.949      ;
; -9.512 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|regfile:rf|register[7][7] ; clock        ; clock       ; 1.000        ; -0.593     ; 9.949      ;
; -9.510 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[26]            ; clock        ; clock       ; 1.000        ; -0.569     ; 9.971      ;
; -9.510 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[26]            ; clock        ; clock       ; 1.000        ; -0.569     ; 9.971      ;
; -9.510 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[26]            ; clock        ; clock       ; 1.000        ; -0.569     ; 9.971      ;
; -9.510 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[26]            ; clock        ; clock       ; 1.000        ; -0.569     ; 9.971      ;
; -9.510 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[26]            ; clock        ; clock       ; 1.000        ; -0.569     ; 9.971      ;
; -9.510 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[26]            ; clock        ; clock       ; 1.000        ; -0.569     ; 9.971      ;
; -9.500 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[10]            ; clock        ; clock       ; 1.000        ; -0.568     ; 9.962      ;
; -9.500 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[10]            ; clock        ; clock       ; 1.000        ; -0.568     ; 9.962      ;
; -9.500 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[10]            ; clock        ; clock       ; 1.000        ; -0.568     ; 9.962      ;
; -9.500 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[10]            ; clock        ; clock       ; 1.000        ; -0.568     ; 9.962      ;
; -9.500 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_cpu:cpu|dff32:ip|q[10]            ; clock        ; clock       ; 1.000        ; -0.568     ; 9.962      ;
; -9.500 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_cpu:cpu|dff32:ip|q[10]            ; clock        ; clock       ; 1.000        ; -0.568     ; 9.962      ;
; -9.470 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_cpu:cpu|dff32:ip|q[11]            ; clock        ; clock       ; 1.000        ; -0.564     ; 9.936      ;
; -9.470 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_cpu:cpu|dff32:ip|q[11]            ; clock        ; clock       ; 1.000        ; -0.564     ; 9.936      ;
; -9.470 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_cpu:cpu|dff32:ip|q[11]            ; clock        ; clock       ; 1.000        ; -0.564     ; 9.936      ;
; -9.470 ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_cpu:cpu|dff32:ip|q[11]            ; clock        ; clock       ; 1.000        ; -0.564     ; 9.936      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.399 ; clock                                 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; 0.000        ; 1.938      ; 1.674      ;
; -0.399 ; clock                                 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg      ; clock        ; clock       ; 0.000        ; 1.938      ; 1.674      ;
; 0.101  ; clock                                 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ; clock        ; clock       ; -0.500       ; 1.938      ; 1.674      ;
; 0.101  ; clock                                 ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg      ; clock        ; clock       ; -0.500       ; 1.938      ; 1.674      ;
; 0.624  ; sc_cpu:cpu|dff32:ip|q[3]              ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1    ; clock        ; clock       ; 0.000        ; 0.566      ; 1.325      ;
; 0.647  ; sc_cpu:cpu|dff32:ip|q[5]              ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3    ; clock        ; clock       ; 0.000        ; 0.565      ; 1.347      ;
; 0.721  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[28][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.003     ; 0.866      ;
; 0.773  ; sc_cpu:cpu|dff32:ip|q[7]              ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5    ; clock        ; clock       ; 0.000        ; 0.568      ; 1.476      ;
; 0.815  ; sc_cpu:cpu|dff32:ip|q[0]              ; sc_cpu:cpu|regfile:rf|register[17][0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.002      ; 0.965      ;
; 0.862  ; sc_cpu:cpu|dff32:ip|q[4]              ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2    ; clock        ; clock       ; 0.000        ; 0.568      ; 1.565      ;
; 0.873  ; sc_cpu:cpu|dff32:ip|q[29]             ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.021      ;
; 0.886  ; sc_cpu:cpu|dff32:ip|q[28]             ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.034      ;
; 0.926  ; sc_cpu:cpu|dff32:ip|q[24]             ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.074      ;
; 0.933  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[12][1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.081      ;
; 0.933  ; sc_cpu:cpu|dff32:ip|q[22]             ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.081      ;
; 0.935  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[13][1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.083      ;
; 0.954  ; sc_cpu:cpu|dff32:ip|q[6]              ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4    ; clock        ; clock       ; 0.000        ; 0.565      ; 1.654      ;
; 1.004  ; sc_cpu:cpu|dff32:ip|q[28]             ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.152      ;
; 1.018  ; sc_cpu:cpu|dff32:ip|q[30]             ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.166      ;
; 1.028  ; sc_cpu:cpu|dff32:ip|q[2]              ; sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0    ; clock        ; clock       ; 0.000        ; 0.565      ; 1.728      ;
; 1.029  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[15][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.003     ; 1.174      ;
; 1.029  ; sc_cpu:cpu|dff32:ip|q[29]             ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.004     ; 1.173      ;
; 1.032  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[14][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.003     ; 1.177      ;
; 1.035  ; sc_cpu:cpu|dff32:ip|q[31]             ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.183      ;
; 1.061  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[5][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.012     ; 1.197      ;
; 1.062  ; sc_cpu:cpu|dff32:ip|q[28]             ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.004     ; 1.206      ;
; 1.073  ; sc_cpu:cpu|dff32:ip|q[30]             ; sc_cpu:cpu|regfile:rf|register[9][30]                                                                                               ; clock        ; clock       ; 0.000        ; -0.003     ; 1.218      ;
; 1.080  ; sc_cpu:cpu|dff32:ip|q[28]             ; sc_cpu:cpu|regfile:rf|register[19][28]                                                                                              ; clock        ; clock       ; 0.000        ; -0.005     ; 1.223      ;
; 1.084  ; sc_cpu:cpu|dff32:ip|q[22]             ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.232      ;
; 1.084  ; sc_cpu:cpu|dff32:ip|q[29]             ; sc_cpu:cpu|regfile:rf|register[9][30]                                                                                               ; clock        ; clock       ; 0.000        ; -0.007     ; 1.225      ;
; 1.096  ; sc_cpu:cpu|dff32:ip|q[29]             ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.005     ; 1.239      ;
; 1.108  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[4][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.033     ; 1.223      ;
; 1.114  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[6][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.033     ; 1.229      ;
; 1.116  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[24][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.029     ; 1.235      ;
; 1.116  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[20][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.029     ; 1.235      ;
; 1.117  ; sc_cpu:cpu|dff32:ip|q[28]             ; sc_cpu:cpu|regfile:rf|register[9][30]                                                                                               ; clock        ; clock       ; 0.000        ; -0.007     ; 1.258      ;
; 1.126  ; sc_cpu:cpu|dff32:ip|q[27]             ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.004      ; 1.278      ;
; 1.129  ; sc_cpu:cpu|dff32:ip|q[28]             ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.005     ; 1.272      ;
; 1.132  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[7][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.031     ; 1.249      ;
; 1.134  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[1][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.031     ; 1.251      ;
; 1.140  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[16][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.028     ; 1.260      ;
; 1.145  ; sc_cpu:cpu|dff32:ip|q[27]             ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.004      ; 1.297      ;
; 1.149  ; sc_cpu:cpu|dff32:ip|q[9]              ; sc_cpu:cpu|dff32:ip|q[9]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.297      ;
; 1.165  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[26][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.009     ; 1.304      ;
; 1.167  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[18][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.009     ; 1.306      ;
; 1.168  ; sc_cpu:cpu|dff32:ip|q[20]             ; sc_cpu:cpu|regfile:rf|register[30][20]                                                                                              ; clock        ; clock       ; 0.000        ; -0.011     ; 1.305      ;
; 1.171  ; sc_cpu:cpu|dff32:ip|q[24]             ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.319      ;
; 1.181  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[2][1]                                                                                                ; clock        ; clock       ; 0.000        ; -0.014     ; 1.315      ;
; 1.181  ; sc_cpu:cpu|dff32:ip|q[23]             ; sc_cpu:cpu|dff32:ip|q[24]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.004      ; 1.333      ;
; 1.183  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[22][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.014     ; 1.317      ;
; 1.184  ; sc_cpu:cpu|dff32:ip|q[30]             ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.001     ; 1.331      ;
; 1.190  ; sc_cpu:cpu|dff32:ip|q[24]             ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.338      ;
; 1.194  ; sc_cpu:cpu|dff32:ip|q[25]             ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.004      ; 1.346      ;
; 1.203  ; sc_cpu:cpu|dff32:ip|q[27]             ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.351      ;
; 1.213  ; sc_cpu:cpu|dff32:ip|q[25]             ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.004      ; 1.365      ;
; 1.218  ; sc_cpu:cpu|dff32:ip|q[27]             ; sc_cpu:cpu|dff32:ip|q[27]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.366      ;
; 1.221  ; sc_cpu:cpu|dff32:ip|q[24]             ; sc_cpu:cpu|regfile:rf|register[24][24]                                                                                              ; clock        ; clock       ; 0.000        ; -0.018     ; 1.351      ;
; 1.230  ; sc_cpu:cpu|regfile:rf|register[3][3]  ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock        ; clock       ; -0.500       ; 0.580      ; 1.445      ;
; 1.236  ; sc_cpu:cpu|dff32:ip|q[22]             ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.384      ;
; 1.248  ; sc_cpu:cpu|dff32:ip|q[24]             ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.004     ; 1.392      ;
; 1.254  ; sc_cpu:cpu|dff32:ip|q[0]              ; sc_cpu:cpu|regfile:rf|register[15][0]                                                                                               ; clock        ; clock       ; 0.000        ; -0.007     ; 1.395      ;
; 1.255  ; sc_cpu:cpu|dff32:ip|q[22]             ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.403      ;
; 1.256  ; sc_cpu:cpu|dff32:ip|q[0]              ; sc_cpu:cpu|regfile:rf|register[13][0]                                                                                               ; clock        ; clock       ; 0.000        ; -0.007     ; 1.397      ;
; 1.258  ; sc_cpu:cpu|dff32:ip|q[27]             ; sc_cpu:cpu|regfile:rf|register[9][30]                                                                                               ; clock        ; clock       ; 0.000        ; -0.003     ; 1.403      ;
; 1.266  ; sc_cpu:cpu|regfile:rf|register[3][21] ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7 ; clock        ; clock       ; -0.500       ; 0.578      ; 1.479      ;
; 1.269  ; sc_cpu:cpu|dff32:ip|q[15]             ; sc_cpu:cpu|dff32:ip|q[15]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.417      ;
; 1.270  ; sc_cpu:cpu|dff32:ip|q[27]             ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.001     ; 1.417      ;
; 1.271  ; sc_cpu:cpu|dff32:ip|q[25]             ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.419      ;
; 1.289  ; sc_cpu:cpu|regfile:rf|register[2][11] ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock        ; clock       ; -0.500       ; 0.573      ; 1.497      ;
; 1.290  ; sc_cpu:cpu|dff32:ip|q[26]             ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.009      ; 1.447      ;
; 1.293  ; sc_cpu:cpu|dff32:ip|q[1]              ; sc_cpu:cpu|regfile:rf|register[30][1]                                                                                               ; clock        ; clock       ; 0.000        ; -0.009     ; 1.432      ;
; 1.294  ; sc_cpu:cpu|dff32:ip|q[11]             ; sc_cpu:cpu|dff32:ip|q[11]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.442      ;
; 1.296  ; sc_cpu:cpu|regfile:rf|register[10][3] ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock        ; clock       ; -0.500       ; 0.580      ; 1.511      ;
; 1.297  ; sc_cpu:cpu|dff32:ip|q[0]              ; sc_cpu:cpu|regfile:rf|register[25][0]                                                                                               ; clock        ; clock       ; 0.000        ; -0.003     ; 1.442      ;
; 1.303  ; sc_cpu:cpu|dff32:ip|q[24]             ; sc_cpu:cpu|regfile:rf|register[9][30]                                                                                               ; clock        ; clock       ; 0.000        ; -0.007     ; 1.444      ;
; 1.305  ; sc_cpu:cpu|dff32:ip|q[0]              ; sc_cpu:cpu|regfile:rf|register[19][0]                                                                                               ; clock        ; clock       ; 0.000        ; -0.017     ; 1.436      ;
; 1.308  ; sc_cpu:cpu|dff32:ip|q[0]              ; sc_cpu:cpu|regfile:rf|register[27][0]                                                                                               ; clock        ; clock       ; 0.000        ; -0.017     ; 1.439      ;
; 1.308  ; sc_cpu:cpu|dff32:ip|q[20]             ; sc_cpu:cpu|dff32:ip|q[22]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.005      ; 1.461      ;
; 1.309  ; sc_cpu:cpu|dff32:ip|q[26]             ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.009      ; 1.466      ;
; 1.313  ; sc_cpu:cpu|dff32:ip|q[22]             ; sc_cpu:cpu|dff32:ip|q[30]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.004     ; 1.457      ;
; 1.315  ; sc_cpu:cpu|dff32:ip|q[24]             ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.005     ; 1.458      ;
; 1.316  ; sc_cpu:cpu|dff32:ip|q[8]              ; sc_cpu:cpu|dff32:ip|q[8]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.464      ;
; 1.320  ; sc_cpu:cpu|dff32:ip|q[0]              ; sc_cpu:cpu|regfile:rf|register[30][0]                                                                                               ; clock        ; clock       ; 0.000        ; -0.018     ; 1.450      ;
; 1.320  ; sc_cpu:cpu|dff32:ip|q[25]             ; sc_cpu:cpu|regfile:rf|register[5][25]                                                                                               ; clock        ; clock       ; 0.000        ; -0.007     ; 1.461      ;
; 1.320  ; sc_cpu:cpu|dff32:ip|q[27]             ; sc_cpu:cpu|regfile:rf|register[19][28]                                                                                              ; clock        ; clock       ; 0.000        ; -0.001     ; 1.467      ;
; 1.324  ; sc_cpu:cpu|dff32:ip|q[0]              ; sc_cpu:cpu|regfile:rf|register[22][0]                                                                                               ; clock        ; clock       ; 0.000        ; -0.018     ; 1.454      ;
; 1.326  ; sc_cpu:cpu|dff32:ip|q[25]             ; sc_cpu:cpu|regfile:rf|register[9][30]                                                                                               ; clock        ; clock       ; 0.000        ; -0.003     ; 1.471      ;
; 1.332  ; sc_cpu:cpu|dff32:ip|q[8]              ; sc_cpu:cpu|dff32:ip|q[9]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.480      ;
; 1.333  ; sc_cpu:cpu|dff32:ip|q[23]             ; sc_cpu:cpu|dff32:ip|q[28]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.004      ; 1.485      ;
; 1.334  ; sc_cpu:cpu|dff32:ip|q[20]             ; sc_cpu:cpu|dff32:ip|q[20]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.482      ;
; 1.336  ; sc_cpu:cpu|dff32:ip|q[24]             ; sc_cpu:cpu|regfile:rf|register[15][26]                                                                                              ; clock        ; clock       ; 0.000        ; -0.015     ; 1.469      ;
; 1.338  ; sc_cpu:cpu|dff32:ip|q[25]             ; sc_cpu:cpu|dff32:ip|q[31]                                                                                                           ; clock        ; clock       ; 0.000        ; -0.001     ; 1.485      ;
; 1.344  ; sc_cpu:cpu|dff32:ip|q[14]             ; sc_cpu:cpu|dff32:ip|q[14]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.492      ;
; 1.345  ; sc_cpu:cpu|regfile:rf|register[2][1]  ; sc_cpu:cpu|dff32:ip|q[1]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.014      ; 1.507      ;
; 1.352  ; sc_cpu:cpu|dff32:ip|q[23]             ; sc_cpu:cpu|dff32:ip|q[29]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.004      ; 1.504      ;
; 1.356  ; sc_cpu:cpu|dff32:ip|q[25]             ; sc_cpu:cpu|dff32:ip|q[25]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 1.504      ;
; 1.356  ; sc_cpu:cpu|dff32:ip|q[26]             ; sc_cpu:cpu|regfile:rf|register[15][26]                                                                                              ; clock        ; clock       ; 0.000        ; -0.006     ; 1.498      ;
; 1.358  ; sc_cpu:cpu|dff32:ip|q[0]              ; sc_cpu:cpu|regfile:rf|register[5][0]                                                                                                ; clock        ; clock       ; 0.000        ; -0.006     ; 1.500      ;
; 1.359  ; sc_cpu:cpu|dff32:ip|q[25]             ; sc_cpu:cpu|regfile:rf|register[15][26]                                                                                              ; clock        ; clock       ; 0.000        ; -0.011     ; 1.496      ;
; 1.361  ; sc_cpu:cpu|dff32:ip|q[3]              ; sc_cpu:cpu|dff32:ip|q[3]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.509      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_we_reg       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; clock     ; clock      ; -0.263 ; -0.263 ; Fall       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.399 ; 0.399 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 12.248 ; 12.248 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 11.189 ; 11.189 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 11.007 ; 11.007 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 10.800 ; 10.800 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 10.303 ; 10.303 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 10.669 ; 10.669 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 10.972 ; 10.972 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 10.459 ; 10.459 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 11.549 ; 11.549 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 10.782 ; 10.782 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 11.575 ; 11.575 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 11.794 ; 11.794 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 11.193 ; 11.193 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 11.316 ; 11.316 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 10.959 ; 10.959 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 10.778 ; 10.778 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 11.134 ; 11.134 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 11.140 ; 11.140 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 12.248 ; 12.248 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 11.898 ; 11.898 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 12.003 ; 12.003 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 11.038 ; 11.038 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 11.893 ; 11.893 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 11.143 ; 11.143 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 11.995 ; 11.995 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 11.136 ; 11.136 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 11.137 ; 11.137 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 11.041 ; 11.041 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 11.548 ; 11.548 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 11.202 ; 11.202 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 11.313 ; 11.313 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 11.295 ; 11.295 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 11.572 ; 11.572 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.492  ; 2.492  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 2.446  ; 2.446  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 6.729  ; 6.729  ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 6.518  ; 6.518  ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 5.771  ; 5.771  ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 6.065  ; 6.065  ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 6.269  ; 6.269  ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 5.882  ; 5.882  ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 6.729  ; 6.729  ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 5.994  ; 5.994  ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 6.302  ; 6.302  ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 5.852  ; 5.852  ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 6.437  ; 6.437  ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 5.960  ; 5.960  ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 5.961  ; 5.961  ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 6.094  ; 6.094  ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 6.727  ; 6.727  ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 5.758  ; 5.758  ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 6.257  ; 6.257  ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 6.038  ; 6.038  ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 6.162  ; 6.162  ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 5.909  ; 5.909  ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 5.953  ; 5.953  ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 6.194  ; 6.194  ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 6.012  ; 6.012  ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 5.994  ; 5.994  ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 6.127  ; 6.127  ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 5.969  ; 5.969  ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 6.674  ; 6.674  ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 6.592  ; 6.592  ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 6.266  ; 6.266  ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 6.109  ; 6.109  ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 6.131  ; 6.131  ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 6.085  ; 6.085  ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 6.717  ; 6.717  ; Rise       ; clock           ;
; pc[*]       ; clock      ; 3.984  ; 3.984  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 3.593  ; 3.593  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 3.287  ; 3.287  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 3.694  ; 3.694  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 3.682  ; 3.682  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 3.842  ; 3.842  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 3.831  ; 3.831  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 3.984  ; 3.984  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 3.256  ; 3.256  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 3.272  ; 3.272  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 3.272  ; 3.272  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 3.654  ; 3.654  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 3.359  ; 3.359  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 3.410  ; 3.410  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 3.330  ; 3.330  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 3.239  ; 3.239  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 3.270  ; 3.270  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 3.658  ; 3.658  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 3.249  ; 3.249  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 3.496  ; 3.496  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 3.518  ; 3.518  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 3.385  ; 3.385  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 3.543  ; 3.543  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 3.167  ; 3.167  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 3.267  ; 3.267  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 3.333  ; 3.333  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 3.272  ; 3.272  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 3.484  ; 3.484  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 3.397  ; 3.397  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 3.325  ; 3.325  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 3.261  ; 3.261  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 3.287  ; 3.287  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 3.603  ; 3.603  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.492  ; 2.492  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 2.446  ; 2.446  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 6.523  ; 6.523  ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 6.467  ; 6.467  ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 5.727  ; 5.727  ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 6.083  ; 6.083  ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 6.287  ; 6.287  ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 6.271  ; 6.271  ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 6.082  ; 6.082  ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 6.089  ; 6.089  ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 5.727  ; 5.727  ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 5.832  ; 5.832  ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 6.407  ; 6.407  ; Fall       ; clock           ;
;  memout[10] ; clock      ; 5.950  ; 5.950  ; Fall       ; clock           ;
;  memout[11] ; clock      ; 5.896  ; 5.896  ; Fall       ; clock           ;
;  memout[12] ; clock      ; 6.010  ; 6.010  ; Fall       ; clock           ;
;  memout[13] ; clock      ; 6.418  ; 6.418  ; Fall       ; clock           ;
;  memout[14] ; clock      ; 6.179  ; 6.179  ; Fall       ; clock           ;
;  memout[15] ; clock      ; 5.980  ; 5.980  ; Fall       ; clock           ;
;  memout[16] ; clock      ; 5.840  ; 5.840  ; Fall       ; clock           ;
;  memout[17] ; clock      ; 6.095  ; 6.095  ; Fall       ; clock           ;
;  memout[18] ; clock      ; 6.196  ; 6.196  ; Fall       ; clock           ;
;  memout[19] ; clock      ; 6.014  ; 6.014  ; Fall       ; clock           ;
;  memout[20] ; clock      ; 6.268  ; 6.268  ; Fall       ; clock           ;
;  memout[21] ; clock      ; 5.804  ; 5.804  ; Fall       ; clock           ;
;  memout[22] ; clock      ; 5.819  ; 5.819  ; Fall       ; clock           ;
;  memout[23] ; clock      ; 6.523  ; 6.523  ; Fall       ; clock           ;
;  memout[24] ; clock      ; 5.798  ; 5.798  ; Fall       ; clock           ;
;  memout[25] ; clock      ; 5.887  ; 5.887  ; Fall       ; clock           ;
;  memout[26] ; clock      ; 6.079  ; 6.079  ; Fall       ; clock           ;
;  memout[27] ; clock      ; 5.949  ; 5.949  ; Fall       ; clock           ;
;  memout[28] ; clock      ; 5.601  ; 5.601  ; Fall       ; clock           ;
;  memout[29] ; clock      ; 5.751  ; 5.751  ; Fall       ; clock           ;
;  memout[30] ; clock      ; 6.199  ; 6.199  ; Fall       ; clock           ;
;  memout[31] ; clock      ; 5.890  ; 5.890  ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; aluout[*]   ; clock      ; 4.749 ; 4.749 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 5.695 ; 5.695 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 5.313 ; 5.313 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 5.233 ; 5.233 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 4.916 ; 4.916 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 5.519 ; 5.519 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 5.612 ; 5.612 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 4.965 ; 4.965 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 4.994 ; 4.994 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 5.162 ; 5.162 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 5.941 ; 5.941 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 5.839 ; 5.839 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 4.809 ; 4.809 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 5.269 ; 5.269 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 5.217 ; 5.217 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 4.749 ; 4.749 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 5.273 ; 5.273 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 5.221 ; 5.221 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 5.826 ; 5.826 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 5.283 ; 5.283 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 5.540 ; 5.540 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 4.994 ; 4.994 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 5.468 ; 5.468 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 4.928 ; 4.928 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 5.917 ; 5.917 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 5.262 ; 5.262 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 4.849 ; 4.849 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 5.434 ; 5.434 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 5.558 ; 5.558 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 4.762 ; 4.762 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 5.243 ; 5.243 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 5.171 ; 5.171 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 5.252 ; 5.252 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.492 ; 2.492 ; Rise       ; clock           ;
; imem_clk    ; clock      ; 2.446 ; 2.446 ; Rise       ; clock           ;
; inst[*]     ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 6.518 ; 6.518 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 5.771 ; 5.771 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 6.065 ; 6.065 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 6.269 ; 6.269 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 5.882 ; 5.882 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 6.729 ; 6.729 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 5.994 ; 5.994 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 6.302 ; 6.302 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 5.852 ; 5.852 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 6.437 ; 6.437 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 5.960 ; 5.960 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 5.961 ; 5.961 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 6.094 ; 6.094 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 6.727 ; 6.727 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 6.257 ; 6.257 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 6.038 ; 6.038 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 6.162 ; 6.162 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 5.909 ; 5.909 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 5.953 ; 5.953 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 6.194 ; 6.194 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 6.012 ; 6.012 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 5.994 ; 5.994 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 6.127 ; 6.127 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 5.969 ; 5.969 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 6.674 ; 6.674 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 6.592 ; 6.592 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 6.266 ; 6.266 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 6.109 ; 6.109 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 6.131 ; 6.131 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 6.085 ; 6.085 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 6.717 ; 6.717 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 3.167 ; 3.167 ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 3.593 ; 3.593 ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 3.287 ; 3.287 ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 3.694 ; 3.694 ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 3.682 ; 3.682 ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 3.842 ; 3.842 ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 3.831 ; 3.831 ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 3.984 ; 3.984 ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 3.256 ; 3.256 ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 3.272 ; 3.272 ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 3.272 ; 3.272 ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 3.654 ; 3.654 ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 3.359 ; 3.359 ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 3.410 ; 3.410 ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 3.330 ; 3.330 ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 3.239 ; 3.239 ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 3.270 ; 3.270 ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 3.658 ; 3.658 ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 3.249 ; 3.249 ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 3.496 ; 3.496 ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 3.518 ; 3.518 ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 3.385 ; 3.385 ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 3.543 ; 3.543 ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 3.167 ; 3.167 ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 3.267 ; 3.267 ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 3.333 ; 3.333 ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 3.272 ; 3.272 ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 3.484 ; 3.484 ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 3.397 ; 3.397 ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 3.325 ; 3.325 ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 3.261 ; 3.261 ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 3.287 ; 3.287 ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 3.603 ; 3.603 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.492 ; 2.492 ; Fall       ; clock           ;
; imem_clk    ; clock      ; 2.446 ; 2.446 ; Fall       ; clock           ;
; memout[*]   ; clock      ; 5.601 ; 5.601 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 6.467 ; 6.467 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 5.727 ; 5.727 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 6.083 ; 6.083 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 6.287 ; 6.287 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 6.271 ; 6.271 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 6.082 ; 6.082 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 6.089 ; 6.089 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 5.727 ; 5.727 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 5.832 ; 5.832 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 6.407 ; 6.407 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 5.950 ; 5.950 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 5.896 ; 5.896 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 6.010 ; 6.010 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 6.418 ; 6.418 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 6.179 ; 6.179 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 5.980 ; 5.980 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 5.840 ; 5.840 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 6.095 ; 6.095 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 6.196 ; 6.196 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 6.014 ; 6.014 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 6.268 ; 6.268 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 5.804 ; 5.804 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 5.819 ; 5.819 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 6.523 ; 6.523 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 5.798 ; 5.798 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 5.887 ; 5.887 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 6.079 ; 6.079 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 5.949 ; 5.949 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 5.601 ; 5.601 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 5.751 ; 5.751 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 6.199 ; 6.199 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 5.890 ; 5.890 ; Fall       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 3.318 ;       ;       ; 3.318 ;
; mem_clk    ; imem_clk    ;       ; 3.239 ; 3.239 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 3.318 ;       ;       ; 3.318 ;
; mem_clk    ; imem_clk    ;       ; 3.239 ; 3.239 ;       ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+------------+--------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack ; -32.309    ; -0.399 ; N/A      ; N/A     ; -2.567              ;
;  clock           ; -32.309    ; -0.399 ; N/A      ; N/A     ; -2.567              ;
; Design-wide TNS  ; -30363.307 ; -0.798 ; 0.0      ; 0.0     ; -1939.065           ;
;  clock           ; -30363.307 ; -0.798 ; N/A      ; N/A     ; -1939.065           ;
+------------------+------------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.328 ; 0.328 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; clock     ; clock      ; 0.399 ; 0.399 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; aluout[*]   ; clock      ; 35.981 ; 35.981 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 32.061 ; 32.061 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 31.582 ; 31.582 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 30.656 ; 30.656 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 29.278 ; 29.278 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 30.262 ; 30.262 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 31.350 ; 31.350 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 29.744 ; 29.744 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 33.111 ; 33.111 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 30.369 ; 30.369 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 32.949 ; 32.949 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 33.892 ; 33.892 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 31.674 ; 31.674 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 32.514 ; 32.514 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 30.915 ; 30.915 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 30.744 ; 30.744 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 31.654 ; 31.654 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 32.180 ; 32.180 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 35.981 ; 35.981 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 34.565 ; 34.565 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 34.680 ; 34.680 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 31.898 ; 31.898 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 34.422 ; 34.422 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 31.973 ; 31.973 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 34.928 ; 34.928 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 31.591 ; 31.591 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 32.152 ; 32.152 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 31.130 ; 31.130 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 32.704 ; 32.704 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 31.557 ; 31.557 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 31.973 ; 31.973 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 31.865 ; 31.865 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 32.693 ; 32.693 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 6.301  ; 6.301  ; Rise       ; clock           ;
; imem_clk    ; clock      ; 6.186  ; 6.186  ; Rise       ; clock           ;
; inst[*]     ; clock      ; 16.419 ; 16.419 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 15.772 ; 15.772 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 13.135 ; 13.135 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 14.087 ; 14.087 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 14.546 ; 14.546 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 13.508 ; 13.508 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 16.292 ; 16.292 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 13.877 ; 13.877 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 14.796 ; 14.796 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 13.458 ; 13.458 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 15.216 ; 15.216 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 13.822 ; 13.822 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 13.831 ; 13.831 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 14.240 ; 14.240 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 16.419 ; 16.419 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 13.118 ; 13.118 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 14.733 ; 14.733 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 13.964 ; 13.964 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 14.361 ; 14.361 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 13.561 ; 13.561 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 13.642 ; 13.642 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 14.729 ; 14.729 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 13.916 ; 13.916 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 13.900 ; 13.900 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 14.316 ; 14.316 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 13.864 ; 13.864 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 16.006 ; 16.006 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 15.534 ; 15.534 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 14.984 ; 14.984 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 14.541 ; 14.541 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 14.326 ; 14.326 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 14.249 ; 14.249 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 16.176 ; 16.176 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 9.572  ; 9.572  ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 8.166  ; 8.166  ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 7.244  ; 7.244  ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 8.581  ; 8.581  ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 8.660  ; 8.660  ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 9.342  ; 9.342  ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 9.156  ; 9.156  ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 9.572  ; 9.572  ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 7.216  ; 7.216  ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 7.230  ; 7.230  ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 7.230  ; 7.230  ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 8.650  ; 8.650  ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 7.569  ; 7.569  ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 7.793  ; 7.793  ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 7.527  ; 7.527  ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 7.182  ; 7.182  ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 7.228  ; 7.228  ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 8.627  ; 8.627  ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 7.189  ; 7.189  ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 8.248  ; 8.248  ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 8.294  ; 8.294  ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 7.665  ; 7.665  ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 8.245  ; 8.245  ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 7.112  ; 7.112  ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 7.226  ; 7.226  ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 7.782  ; 7.782  ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 7.479  ; 7.479  ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 8.107  ; 8.107  ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 7.680  ; 7.680  ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 7.589  ; 7.589  ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 7.216  ; 7.216  ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 7.496  ; 7.496  ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 8.601  ; 8.601  ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 6.301  ; 6.301  ; Fall       ; clock           ;
; imem_clk    ; clock      ; 6.186  ; 6.186  ; Fall       ; clock           ;
; memout[*]   ; clock      ; 15.706 ; 15.706 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 15.699 ; 15.699 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 13.309 ; 13.309 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 14.221 ; 14.221 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 14.749 ; 14.749 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 14.735 ; 14.735 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 14.085 ; 14.085 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 14.223 ; 14.223 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 13.304 ; 13.304 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 13.671 ; 13.671 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 14.973 ; 14.973 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 13.801 ; 13.801 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 13.783 ; 13.783 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 13.969 ; 13.969 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 15.366 ; 15.366 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 14.671 ; 14.671 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 14.136 ; 14.136 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 13.436 ; 13.436 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 14.248 ; 14.248 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 14.868 ; 14.868 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 13.931 ; 13.931 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 14.600 ; 14.600 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 13.381 ; 13.381 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 13.656 ; 13.656 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 15.706 ; 15.706 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 13.606 ; 13.606 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 13.525 ; 13.525 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 14.040 ; 14.040 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 14.051 ; 14.051 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 12.897 ; 12.897 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 13.343 ; 13.343 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 14.672 ; 14.672 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 13.525 ; 13.525 ; Fall       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; aluout[*]   ; clock      ; 4.749 ; 4.749 ; Rise       ; clock           ;
;  aluout[0]  ; clock      ; 5.695 ; 5.695 ; Rise       ; clock           ;
;  aluout[1]  ; clock      ; 5.313 ; 5.313 ; Rise       ; clock           ;
;  aluout[2]  ; clock      ; 5.233 ; 5.233 ; Rise       ; clock           ;
;  aluout[3]  ; clock      ; 4.916 ; 4.916 ; Rise       ; clock           ;
;  aluout[4]  ; clock      ; 5.519 ; 5.519 ; Rise       ; clock           ;
;  aluout[5]  ; clock      ; 5.612 ; 5.612 ; Rise       ; clock           ;
;  aluout[6]  ; clock      ; 4.965 ; 4.965 ; Rise       ; clock           ;
;  aluout[7]  ; clock      ; 4.994 ; 4.994 ; Rise       ; clock           ;
;  aluout[8]  ; clock      ; 5.162 ; 5.162 ; Rise       ; clock           ;
;  aluout[9]  ; clock      ; 5.941 ; 5.941 ; Rise       ; clock           ;
;  aluout[10] ; clock      ; 5.839 ; 5.839 ; Rise       ; clock           ;
;  aluout[11] ; clock      ; 4.809 ; 4.809 ; Rise       ; clock           ;
;  aluout[12] ; clock      ; 5.269 ; 5.269 ; Rise       ; clock           ;
;  aluout[13] ; clock      ; 5.217 ; 5.217 ; Rise       ; clock           ;
;  aluout[14] ; clock      ; 4.749 ; 4.749 ; Rise       ; clock           ;
;  aluout[15] ; clock      ; 5.273 ; 5.273 ; Rise       ; clock           ;
;  aluout[16] ; clock      ; 5.221 ; 5.221 ; Rise       ; clock           ;
;  aluout[17] ; clock      ; 5.826 ; 5.826 ; Rise       ; clock           ;
;  aluout[18] ; clock      ; 5.283 ; 5.283 ; Rise       ; clock           ;
;  aluout[19] ; clock      ; 5.540 ; 5.540 ; Rise       ; clock           ;
;  aluout[20] ; clock      ; 4.994 ; 4.994 ; Rise       ; clock           ;
;  aluout[21] ; clock      ; 5.468 ; 5.468 ; Rise       ; clock           ;
;  aluout[22] ; clock      ; 4.928 ; 4.928 ; Rise       ; clock           ;
;  aluout[23] ; clock      ; 5.917 ; 5.917 ; Rise       ; clock           ;
;  aluout[24] ; clock      ; 5.262 ; 5.262 ; Rise       ; clock           ;
;  aluout[25] ; clock      ; 4.849 ; 4.849 ; Rise       ; clock           ;
;  aluout[26] ; clock      ; 5.434 ; 5.434 ; Rise       ; clock           ;
;  aluout[27] ; clock      ; 5.558 ; 5.558 ; Rise       ; clock           ;
;  aluout[28] ; clock      ; 4.762 ; 4.762 ; Rise       ; clock           ;
;  aluout[29] ; clock      ; 5.243 ; 5.243 ; Rise       ; clock           ;
;  aluout[30] ; clock      ; 5.171 ; 5.171 ; Rise       ; clock           ;
;  aluout[31] ; clock      ; 5.252 ; 5.252 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.492 ; 2.492 ; Rise       ; clock           ;
; imem_clk    ; clock      ; 2.446 ; 2.446 ; Rise       ; clock           ;
; inst[*]     ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
;  inst[0]    ; clock      ; 6.518 ; 6.518 ; Rise       ; clock           ;
;  inst[1]    ; clock      ; 5.771 ; 5.771 ; Rise       ; clock           ;
;  inst[2]    ; clock      ; 6.065 ; 6.065 ; Rise       ; clock           ;
;  inst[3]    ; clock      ; 6.269 ; 6.269 ; Rise       ; clock           ;
;  inst[4]    ; clock      ; 5.882 ; 5.882 ; Rise       ; clock           ;
;  inst[5]    ; clock      ; 6.729 ; 6.729 ; Rise       ; clock           ;
;  inst[6]    ; clock      ; 5.994 ; 5.994 ; Rise       ; clock           ;
;  inst[7]    ; clock      ; 6.302 ; 6.302 ; Rise       ; clock           ;
;  inst[8]    ; clock      ; 5.852 ; 5.852 ; Rise       ; clock           ;
;  inst[9]    ; clock      ; 6.437 ; 6.437 ; Rise       ; clock           ;
;  inst[10]   ; clock      ; 5.960 ; 5.960 ; Rise       ; clock           ;
;  inst[11]   ; clock      ; 5.961 ; 5.961 ; Rise       ; clock           ;
;  inst[12]   ; clock      ; 6.094 ; 6.094 ; Rise       ; clock           ;
;  inst[13]   ; clock      ; 6.727 ; 6.727 ; Rise       ; clock           ;
;  inst[14]   ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
;  inst[15]   ; clock      ; 6.257 ; 6.257 ; Rise       ; clock           ;
;  inst[16]   ; clock      ; 6.038 ; 6.038 ; Rise       ; clock           ;
;  inst[17]   ; clock      ; 6.162 ; 6.162 ; Rise       ; clock           ;
;  inst[18]   ; clock      ; 5.909 ; 5.909 ; Rise       ; clock           ;
;  inst[19]   ; clock      ; 5.953 ; 5.953 ; Rise       ; clock           ;
;  inst[20]   ; clock      ; 6.194 ; 6.194 ; Rise       ; clock           ;
;  inst[21]   ; clock      ; 6.012 ; 6.012 ; Rise       ; clock           ;
;  inst[22]   ; clock      ; 5.994 ; 5.994 ; Rise       ; clock           ;
;  inst[23]   ; clock      ; 6.127 ; 6.127 ; Rise       ; clock           ;
;  inst[24]   ; clock      ; 5.969 ; 5.969 ; Rise       ; clock           ;
;  inst[25]   ; clock      ; 6.674 ; 6.674 ; Rise       ; clock           ;
;  inst[26]   ; clock      ; 6.592 ; 6.592 ; Rise       ; clock           ;
;  inst[27]   ; clock      ; 6.266 ; 6.266 ; Rise       ; clock           ;
;  inst[28]   ; clock      ; 6.109 ; 6.109 ; Rise       ; clock           ;
;  inst[29]   ; clock      ; 6.131 ; 6.131 ; Rise       ; clock           ;
;  inst[30]   ; clock      ; 6.085 ; 6.085 ; Rise       ; clock           ;
;  inst[31]   ; clock      ; 6.717 ; 6.717 ; Rise       ; clock           ;
; pc[*]       ; clock      ; 3.167 ; 3.167 ; Rise       ; clock           ;
;  pc[0]      ; clock      ; 3.593 ; 3.593 ; Rise       ; clock           ;
;  pc[1]      ; clock      ; 3.287 ; 3.287 ; Rise       ; clock           ;
;  pc[2]      ; clock      ; 3.694 ; 3.694 ; Rise       ; clock           ;
;  pc[3]      ; clock      ; 3.682 ; 3.682 ; Rise       ; clock           ;
;  pc[4]      ; clock      ; 3.842 ; 3.842 ; Rise       ; clock           ;
;  pc[5]      ; clock      ; 3.831 ; 3.831 ; Rise       ; clock           ;
;  pc[6]      ; clock      ; 3.984 ; 3.984 ; Rise       ; clock           ;
;  pc[7]      ; clock      ; 3.256 ; 3.256 ; Rise       ; clock           ;
;  pc[8]      ; clock      ; 3.272 ; 3.272 ; Rise       ; clock           ;
;  pc[9]      ; clock      ; 3.272 ; 3.272 ; Rise       ; clock           ;
;  pc[10]     ; clock      ; 3.654 ; 3.654 ; Rise       ; clock           ;
;  pc[11]     ; clock      ; 3.359 ; 3.359 ; Rise       ; clock           ;
;  pc[12]     ; clock      ; 3.410 ; 3.410 ; Rise       ; clock           ;
;  pc[13]     ; clock      ; 3.330 ; 3.330 ; Rise       ; clock           ;
;  pc[14]     ; clock      ; 3.239 ; 3.239 ; Rise       ; clock           ;
;  pc[15]     ; clock      ; 3.270 ; 3.270 ; Rise       ; clock           ;
;  pc[16]     ; clock      ; 3.658 ; 3.658 ; Rise       ; clock           ;
;  pc[17]     ; clock      ; 3.249 ; 3.249 ; Rise       ; clock           ;
;  pc[18]     ; clock      ; 3.496 ; 3.496 ; Rise       ; clock           ;
;  pc[19]     ; clock      ; 3.518 ; 3.518 ; Rise       ; clock           ;
;  pc[20]     ; clock      ; 3.385 ; 3.385 ; Rise       ; clock           ;
;  pc[21]     ; clock      ; 3.543 ; 3.543 ; Rise       ; clock           ;
;  pc[22]     ; clock      ; 3.167 ; 3.167 ; Rise       ; clock           ;
;  pc[23]     ; clock      ; 3.267 ; 3.267 ; Rise       ; clock           ;
;  pc[24]     ; clock      ; 3.333 ; 3.333 ; Rise       ; clock           ;
;  pc[25]     ; clock      ; 3.272 ; 3.272 ; Rise       ; clock           ;
;  pc[26]     ; clock      ; 3.484 ; 3.484 ; Rise       ; clock           ;
;  pc[27]     ; clock      ; 3.397 ; 3.397 ; Rise       ; clock           ;
;  pc[28]     ; clock      ; 3.325 ; 3.325 ; Rise       ; clock           ;
;  pc[29]     ; clock      ; 3.261 ; 3.261 ; Rise       ; clock           ;
;  pc[30]     ; clock      ; 3.287 ; 3.287 ; Rise       ; clock           ;
;  pc[31]     ; clock      ; 3.603 ; 3.603 ; Rise       ; clock           ;
; dmem_clk    ; clock      ; 2.492 ; 2.492 ; Fall       ; clock           ;
; imem_clk    ; clock      ; 2.446 ; 2.446 ; Fall       ; clock           ;
; memout[*]   ; clock      ; 5.601 ; 5.601 ; Fall       ; clock           ;
;  memout[0]  ; clock      ; 6.467 ; 6.467 ; Fall       ; clock           ;
;  memout[1]  ; clock      ; 5.727 ; 5.727 ; Fall       ; clock           ;
;  memout[2]  ; clock      ; 6.083 ; 6.083 ; Fall       ; clock           ;
;  memout[3]  ; clock      ; 6.287 ; 6.287 ; Fall       ; clock           ;
;  memout[4]  ; clock      ; 6.271 ; 6.271 ; Fall       ; clock           ;
;  memout[5]  ; clock      ; 6.082 ; 6.082 ; Fall       ; clock           ;
;  memout[6]  ; clock      ; 6.089 ; 6.089 ; Fall       ; clock           ;
;  memout[7]  ; clock      ; 5.727 ; 5.727 ; Fall       ; clock           ;
;  memout[8]  ; clock      ; 5.832 ; 5.832 ; Fall       ; clock           ;
;  memout[9]  ; clock      ; 6.407 ; 6.407 ; Fall       ; clock           ;
;  memout[10] ; clock      ; 5.950 ; 5.950 ; Fall       ; clock           ;
;  memout[11] ; clock      ; 5.896 ; 5.896 ; Fall       ; clock           ;
;  memout[12] ; clock      ; 6.010 ; 6.010 ; Fall       ; clock           ;
;  memout[13] ; clock      ; 6.418 ; 6.418 ; Fall       ; clock           ;
;  memout[14] ; clock      ; 6.179 ; 6.179 ; Fall       ; clock           ;
;  memout[15] ; clock      ; 5.980 ; 5.980 ; Fall       ; clock           ;
;  memout[16] ; clock      ; 5.840 ; 5.840 ; Fall       ; clock           ;
;  memout[17] ; clock      ; 6.095 ; 6.095 ; Fall       ; clock           ;
;  memout[18] ; clock      ; 6.196 ; 6.196 ; Fall       ; clock           ;
;  memout[19] ; clock      ; 6.014 ; 6.014 ; Fall       ; clock           ;
;  memout[20] ; clock      ; 6.268 ; 6.268 ; Fall       ; clock           ;
;  memout[21] ; clock      ; 5.804 ; 5.804 ; Fall       ; clock           ;
;  memout[22] ; clock      ; 5.819 ; 5.819 ; Fall       ; clock           ;
;  memout[23] ; clock      ; 6.523 ; 6.523 ; Fall       ; clock           ;
;  memout[24] ; clock      ; 5.798 ; 5.798 ; Fall       ; clock           ;
;  memout[25] ; clock      ; 5.887 ; 5.887 ; Fall       ; clock           ;
;  memout[26] ; clock      ; 6.079 ; 6.079 ; Fall       ; clock           ;
;  memout[27] ; clock      ; 5.949 ; 5.949 ; Fall       ; clock           ;
;  memout[28] ; clock      ; 5.601 ; 5.601 ; Fall       ; clock           ;
;  memout[29] ; clock      ; 5.751 ; 5.751 ; Fall       ; clock           ;
;  memout[30] ; clock      ; 6.199 ; 6.199 ; Fall       ; clock           ;
;  memout[31] ; clock      ; 5.890 ; 5.890 ; Fall       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 8.784 ;       ;       ; 8.784 ;
; mem_clk    ; imem_clk    ;       ; 8.662 ; 8.662 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mem_clk    ; dmem_clk    ; 3.318 ;       ;       ; 3.318 ;
; mem_clk    ; imem_clk    ;       ; 3.239 ; 3.239 ;       ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 239303846 ; 5952     ; 995468   ; 34       ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 239303846 ; 5952     ; 995468   ; 34       ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 3     ; 3     ;
; Unconstrained Input Port Paths  ; 1028  ; 1028  ;
; Unconstrained Output Ports      ; 130   ; 130   ;
; Unconstrained Output Port Paths ; 32356 ; 32356 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu May 14 17:36:16 2020
Info: Command: quartus_sta sc_computer -c sc_computer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -32.309
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -32.309    -30363.307 clock 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.015         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -1939.065 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.601
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.601     -9044.744 clock 
Info (332146): Worst-case hold slack is -0.399
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.399        -0.798 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1346.456 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4617 megabytes
    Info: Processing ended: Thu May 14 17:36:20 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


