

================================================================
== Vivado HLS Report for 'compute4'
================================================================
* Date:           Tue Mar 19 14:53:35 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        test_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.556 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   921997|   921997| 9.220 ms | 9.220 ms |  921997|  921997|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |   921995|   921995|        36|         24|          1|  38416|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 24, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 24, D = 36, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 38 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 2 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bias_buff_V_offset_r = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %bias_buff_V_offset)" [test_conv/src/test.cpp:92]   --->   Operation 39 'read' 'bias_buff_V_offset_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bias_buff_63_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_63_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 40 'read' 'bias_buff_63_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bias_buff_62_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_62_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 41 'read' 'bias_buff_62_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bias_buff_61_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_61_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 42 'read' 'bias_buff_61_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bias_buff_60_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_60_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 43 'read' 'bias_buff_60_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bias_buff_59_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_59_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 44 'read' 'bias_buff_59_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bias_buff_58_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_58_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 45 'read' 'bias_buff_58_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bias_buff_57_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_57_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 46 'read' 'bias_buff_57_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bias_buff_56_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_56_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 47 'read' 'bias_buff_56_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bias_buff_55_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_55_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 48 'read' 'bias_buff_55_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bias_buff_54_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_54_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 49 'read' 'bias_buff_54_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%bias_buff_53_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_53_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 50 'read' 'bias_buff_53_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%bias_buff_52_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_52_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 51 'read' 'bias_buff_52_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%bias_buff_51_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_51_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 52 'read' 'bias_buff_51_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%bias_buff_50_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_50_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 53 'read' 'bias_buff_50_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bias_buff_49_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_49_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 54 'read' 'bias_buff_49_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%bias_buff_48_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_48_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 55 'read' 'bias_buff_48_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%bias_buff_47_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_47_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 56 'read' 'bias_buff_47_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bias_buff_46_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_46_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 57 'read' 'bias_buff_46_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%bias_buff_45_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_45_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 58 'read' 'bias_buff_45_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%bias_buff_44_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_44_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 59 'read' 'bias_buff_44_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%bias_buff_43_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_43_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 60 'read' 'bias_buff_43_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%bias_buff_42_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_42_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 61 'read' 'bias_buff_42_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bias_buff_41_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_41_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 62 'read' 'bias_buff_41_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%bias_buff_40_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_40_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 63 'read' 'bias_buff_40_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bias_buff_39_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_39_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 64 'read' 'bias_buff_39_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bias_buff_38_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_38_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 65 'read' 'bias_buff_38_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bias_buff_37_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_37_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 66 'read' 'bias_buff_37_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%bias_buff_36_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_36_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 67 'read' 'bias_buff_36_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%bias_buff_35_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_35_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 68 'read' 'bias_buff_35_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%bias_buff_34_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_34_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 69 'read' 'bias_buff_34_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%bias_buff_33_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_33_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 70 'read' 'bias_buff_33_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%bias_buff_32_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_32_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 71 'read' 'bias_buff_32_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bias_buff_31_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_31_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 72 'read' 'bias_buff_31_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bias_buff_30_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_30_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 73 'read' 'bias_buff_30_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%bias_buff_29_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_29_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 74 'read' 'bias_buff_29_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bias_buff_28_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_28_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 75 'read' 'bias_buff_28_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%bias_buff_27_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_27_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 76 'read' 'bias_buff_27_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%bias_buff_26_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_26_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 77 'read' 'bias_buff_26_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%bias_buff_25_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_25_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 78 'read' 'bias_buff_25_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%bias_buff_24_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_24_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 79 'read' 'bias_buff_24_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%bias_buff_23_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_23_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 80 'read' 'bias_buff_23_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%bias_buff_22_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_22_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 81 'read' 'bias_buff_22_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%bias_buff_21_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_21_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 82 'read' 'bias_buff_21_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%bias_buff_20_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_20_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 83 'read' 'bias_buff_20_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bias_buff_19_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_19_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 84 'read' 'bias_buff_19_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%bias_buff_18_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_18_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 85 'read' 'bias_buff_18_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%bias_buff_17_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_17_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 86 'read' 'bias_buff_17_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%bias_buff_16_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_16_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 87 'read' 'bias_buff_16_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%bias_buff_15_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_15_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 88 'read' 'bias_buff_15_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%bias_buff_14_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_14_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 89 'read' 'bias_buff_14_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%bias_buff_13_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_13_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 90 'read' 'bias_buff_13_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bias_buff_12_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_12_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 91 'read' 'bias_buff_12_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%bias_buff_11_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_11_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 92 'read' 'bias_buff_11_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bias_buff_10_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_10_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 93 'read' 'bias_buff_10_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bias_buff_9_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_9_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 94 'read' 'bias_buff_9_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%bias_buff_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_8_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 95 'read' 'bias_buff_8_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%bias_buff_7_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_7_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 96 'read' 'bias_buff_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%bias_buff_6_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_6_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 97 'read' 'bias_buff_6_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%bias_buff_5_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_5_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 98 'read' 'bias_buff_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%bias_buff_4_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_4_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 99 'read' 'bias_buff_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%bias_buff_3_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_3_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 100 'read' 'bias_buff_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%bias_buff_2_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_2_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 101 'read' 'bias_buff_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%bias_buff_1_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_1_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 102 'read' 'bias_buff_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%bias_buff_0_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_0_V_read)" [test_conv/src/test.cpp:92]   --->   Operation 103 'read' 'bias_buff_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i7 %bias_buff_V_offset_r to i6" [test_conv/src/test.cpp:103]   --->   Operation 104 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.28ns)   --->   "%add_ln203 = add i6 1, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 105 'add' 'add_ln203' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (1.28ns)   --->   "%add_ln203_1 = add i6 2, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 106 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.28ns)   --->   "%add_ln203_2 = add i6 3, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 107 'add' 'add_ln203_2' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (1.28ns)   --->   "%add_ln203_3 = add i6 4, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 108 'add' 'add_ln203_3' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.28ns)   --->   "%add_ln203_4 = add i6 5, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 109 'add' 'add_ln203_4' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (1.28ns)   --->   "%add_ln203_5 = add i6 6, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 110 'add' 'add_ln203_5' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (1.28ns)   --->   "%add_ln203_6 = add i6 7, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 111 'add' 'add_ln203_6' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (1.28ns)   --->   "%add_ln203_7 = add i6 8, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 112 'add' 'add_ln203_7' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.28ns)   --->   "%add_ln203_8 = add i6 9, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 113 'add' 'add_ln203_8' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (1.28ns)   --->   "%add_ln203_9 = add i6 10, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 114 'add' 'add_ln203_9' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (1.28ns)   --->   "%add_ln203_10 = add i6 11, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 115 'add' 'add_ln203_10' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.28ns)   --->   "%add_ln203_11 = add i6 12, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 116 'add' 'add_ln203_11' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (1.28ns)   --->   "%add_ln203_12 = add i6 13, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 117 'add' 'add_ln203_12' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.28ns)   --->   "%add_ln203_13 = add i6 14, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 118 'add' 'add_ln203_13' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.28ns)   --->   "%add_ln203_14 = add i6 15, %trunc_ln203" [test_conv/src/test.cpp:103]   --->   Operation 119 'add' 'add_ln203_14' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.46ns)   --->   "br label %.preheader245" [test_conv/src/test.cpp:95]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 8.55>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten114 = phi i16 [ 0, %codeRepl ], [ %add_ln95, %hls_label_1 ]" [test_conv/src/test.cpp:95]   --->   Operation 121 'phi' 'indvar_flatten114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%kx_0 = phi i3 [ 0, %codeRepl ], [ %select_ln95_1, %hls_label_1 ]" [test_conv/src/test.cpp:95]   --->   Operation 122 'phi' 'kx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten76 = phi i13 [ 0, %codeRepl ], [ %select_ln96_4, %hls_label_1 ]" [test_conv/src/test.cpp:96]   --->   Operation 123 'phi' 'indvar_flatten76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%ky_0 = phi i3 [ 0, %codeRepl ], [ %select_ln96_1, %hls_label_1 ]" [test_conv/src/test.cpp:96]   --->   Operation 124 'phi' 'ky_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %codeRepl ], [ %select_ln97_3, %hls_label_1 ]" [test_conv/src/test.cpp:97]   --->   Operation 125 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %codeRepl ], [ %select_ln97_2, %hls_label_1 ]" [test_conv/src/test.cpp:97]   --->   Operation 126 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %codeRepl ], [ %j, %hls_label_1 ]"   --->   Operation 127 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i3 %kx_0 to i6" [test_conv/src/test.cpp:95]   --->   Operation 128 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln102)   --->   "%or_ln102 = or i3 %ky_0, %kx_0" [test_conv/src/test.cpp:102]   --->   Operation 129 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.98ns) (out node of the LUT)   --->   "%icmp_ln102 = icmp eq i3 %or_ln102, 0" [test_conv/src/test.cpp:102]   --->   Operation 130 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [test_conv/src/test.cpp:106]   --->   Operation 131 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.28ns)   --->   "%add_ln106 = add i6 %zext_ln95, %shl_ln" [test_conv/src/test.cpp:106]   --->   Operation 132 'add' 'add_ln106' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (2.13ns)   --->   "%icmp_ln95 = icmp eq i16 %indvar_flatten114, -27120" [test_conv/src/test.cpp:95]   --->   Operation 133 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.54ns)   --->   "%add_ln95 = add i16 %indvar_flatten114, 1" [test_conv/src/test.cpp:95]   --->   Operation 134 'add' 'add_ln95' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %.new, label %hls_label_1" [test_conv/src/test.cpp:95]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.76ns)   --->   "%kx = add i3 1, %kx_0" [test_conv/src/test.cpp:95]   --->   Operation 136 'add' 'kx' <Predicate = (!icmp_ln95)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.90ns)   --->   "%icmp_ln96 = icmp eq i13 %indvar_flatten76, -2704" [test_conv/src/test.cpp:96]   --->   Operation 137 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln95)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.79ns)   --->   "%select_ln95 = select i1 %icmp_ln96, i3 0, i3 %ky_0" [test_conv/src/test.cpp:95]   --->   Operation 138 'select' 'select_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.79ns)   --->   "%select_ln95_1 = select i1 %icmp_ln96, i3 %kx, i3 %kx_0" [test_conv/src/test.cpp:95]   --->   Operation 139 'select' 'select_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i3 %select_ln95_1 to i6" [test_conv/src/test.cpp:95]   --->   Operation 140 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i3 %select_ln95_1 to i7" [test_conv/src/test.cpp:106]   --->   Operation 141 'zext' 'zext_ln1117' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_112 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %select_ln95_1, i3 0)" [test_conv/src/test.cpp:106]   --->   Operation 142 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i6 %tmp_112 to i7" [test_conv/src/test.cpp:106]   --->   Operation 143 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.28ns)   --->   "%sub_ln1117 = sub i7 %zext_ln1117_1, %zext_ln1117" [test_conv/src/test.cpp:106]   --->   Operation 144 'sub' 'sub_ln1117' <Predicate = (!icmp_ln95)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i7 %sub_ln1117 to i8" [test_conv/src/test.cpp:106]   --->   Operation 145 'sext' 'sext_ln1117_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.98ns)   --->   "%icmp_ln102_1 = icmp eq i3 %kx, 0" [test_conv/src/test.cpp:102]   --->   Operation 146 'icmp' 'icmp_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln96_2)   --->   "%select_ln95_2 = select i1 %icmp_ln96, i1 %icmp_ln102_1, i1 %icmp_ln102" [test_conv/src/test.cpp:95]   --->   Operation 147 'select' 'select_ln95_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln96_3)   --->   "%zext_ln95_2 = zext i3 %kx to i6" [test_conv/src/test.cpp:95]   --->   Operation 148 'zext' 'zext_ln95_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln96_3)   --->   "%select_ln95_3 = select i1 %icmp_ln96, i6 %zext_ln95_2, i6 %add_ln106" [test_conv/src/test.cpp:95]   --->   Operation 149 'select' 'select_ln95_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.80ns)   --->   "%xor_ln95 = xor i1 %icmp_ln96, true" [test_conv/src/test.cpp:95]   --->   Operation 150 'xor' 'xor_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.97ns)   --->   "%icmp_ln98 = icmp eq i5 %j_0, -4" [test_conv/src/test.cpp:98]   --->   Operation 151 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln96)   --->   "%and_ln95 = and i1 %icmp_ln98, %xor_ln95" [test_conv/src/test.cpp:95]   --->   Operation 152 'and' 'and_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (1.94ns)   --->   "%icmp_ln97 = icmp eq i10 %indvar_flatten, -240" [test_conv/src/test.cpp:97]   --->   Operation 153 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln95)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.80ns)   --->   "%and_ln95_1 = and i1 %icmp_ln97, %xor_ln95" [test_conv/src/test.cpp:95]   --->   Operation 154 'and' 'and_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.76ns)   --->   "%ky = add i3 1, %select_ln95" [test_conv/src/test.cpp:96]   --->   Operation 155 'add' 'ky' <Predicate = (!icmp_ln95)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.80ns)   --->   "%or_ln96 = or i1 %and_ln95_1, %icmp_ln96" [test_conv/src/test.cpp:96]   --->   Operation 156 'or' 'or_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.97ns)   --->   "%select_ln96 = select i1 %or_ln96, i5 0, i5 %i_0" [test_conv/src/test.cpp:96]   --->   Operation 157 'select' 'select_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.79ns)   --->   "%select_ln96_1 = select i1 %and_ln95_1, i3 %ky, i3 %select_ln95" [test_conv/src/test.cpp:96]   --->   Operation 158 'select' 'select_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln96_5 = zext i3 %select_ln96_1 to i8" [test_conv/src/test.cpp:96]   --->   Operation 159 'zext' 'zext_ln96_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (1.31ns)   --->   "%add_ln1117_42 = add i8 %zext_ln96_5, %sext_ln1117_4" [test_conv/src/test.cpp:106]   --->   Operation 160 'add' 'add_ln1117_42' <Predicate = (!icmp_ln95)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1117_5 = sext i8 %add_ln1117_42 to i64" [test_conv/src/test.cpp:106]   --->   Operation 161 'sext' 'sext_ln1117_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%wt_buff_V_addr = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %sext_ln1117_5" [test_conv/src/test.cpp:106]   --->   Operation 162 'getelementptr' 'wt_buff_V_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln102_2)   --->   "%or_ln102_1 = or i3 %ky, %select_ln95_1" [test_conv/src/test.cpp:102]   --->   Operation 163 'or' 'or_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.98ns) (out node of the LUT)   --->   "%icmp_ln102_2 = icmp eq i3 %or_ln102_1, 0" [test_conv/src/test.cpp:102]   --->   Operation 164 'icmp' 'icmp_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln96_2 = select i1 %and_ln95_1, i1 %icmp_ln102_2, i1 %select_ln95_2" [test_conv/src/test.cpp:96]   --->   Operation 165 'select' 'select_ln96_2' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln96_3 = select i1 %and_ln95_1, i6 %zext_ln95_1, i6 %select_ln95_3" [test_conv/src/test.cpp:96]   --->   Operation 166 'select' 'select_ln96_3' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln96)   --->   "%xor_ln96 = xor i1 %icmp_ln97, true" [test_conv/src/test.cpp:96]   --->   Operation 167 'xor' 'xor_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln96)   --->   "%or_ln96_1 = or i1 %icmp_ln96, %xor_ln96" [test_conv/src/test.cpp:96]   --->   Operation 168 'or' 'or_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln96 = and i1 %and_ln95, %or_ln96_1" [test_conv/src/test.cpp:96]   --->   Operation 169 'and' 'and_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (1.02ns)   --->   "%i = add i5 1, %select_ln96" [test_conv/src/test.cpp:97]   --->   Operation 170 'add' 'i' <Predicate = (!icmp_ln95)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln97)   --->   "%or_ln97 = or i1 %and_ln96, %and_ln95_1" [test_conv/src/test.cpp:97]   --->   Operation 171 'or' 'or_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln97)   --->   "%or_ln97_1 = or i1 %or_ln97, %icmp_ln96" [test_conv/src/test.cpp:97]   --->   Operation 172 'or' 'or_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln97 = select i1 %or_ln97_1, i5 0, i5 %j_0" [test_conv/src/test.cpp:97]   --->   Operation 173 'select' 'select_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln106_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i, i1 false)" [test_conv/src/test.cpp:106]   --->   Operation 174 'bitconcatenate' 'shl_ln106_mid1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (1.28ns)   --->   "%add_ln106_2 = add i6 %zext_ln95_1, %shl_ln106_mid1" [test_conv/src/test.cpp:106]   --->   Operation 175 'add' 'add_ln106_2' <Predicate = (!icmp_ln95)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln97_1 = select i1 %and_ln96, i6 %add_ln106_2, i6 %select_ln96_3" [test_conv/src/test.cpp:97]   --->   Operation 176 'select' 'select_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.97ns)   --->   "%select_ln97_2 = select i1 %and_ln96, i5 %i, i5 %select_ln96" [test_conv/src/test.cpp:97]   --->   Operation 177 'select' 'select_ln97_2' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (2.53ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %trunc_ln203)" [test_conv/src/test.cpp:103]   --->   Operation 178 'mux' 'tmp_1' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [2/2] (2.77ns)   --->   "%wt_buff_V_load = load i16* %wt_buff_V_addr, align 2" [test_conv/src/test.cpp:106]   --->   Operation 179 'load' 'wt_buff_V_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_2 : Operation 180 [1/1] (2.53ns)   --->   "%tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203)" [test_conv/src/test.cpp:103]   --->   Operation 180 'mux' 'tmp_8' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (2.53ns)   --->   "%tmp_14 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_1)" [test_conv/src/test.cpp:103]   --->   Operation 181 'mux' 'tmp_14' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (2.53ns)   --->   "%tmp_21 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_2)" [test_conv/src/test.cpp:103]   --->   Operation 182 'mux' 'tmp_21' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (2.53ns)   --->   "%tmp_28 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_3)" [test_conv/src/test.cpp:103]   --->   Operation 183 'mux' 'tmp_28' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (2.53ns)   --->   "%tmp_35 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_4)" [test_conv/src/test.cpp:103]   --->   Operation 184 'mux' 'tmp_35' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (2.53ns)   --->   "%tmp_42 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_5)" [test_conv/src/test.cpp:103]   --->   Operation 185 'mux' 'tmp_42' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (2.53ns)   --->   "%tmp_49 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_6)" [test_conv/src/test.cpp:103]   --->   Operation 186 'mux' 'tmp_49' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (2.53ns)   --->   "%tmp_56 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_7)" [test_conv/src/test.cpp:103]   --->   Operation 187 'mux' 'tmp_56' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (2.53ns)   --->   "%tmp_63 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_8)" [test_conv/src/test.cpp:103]   --->   Operation 188 'mux' 'tmp_63' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (2.53ns)   --->   "%tmp_70 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_9)" [test_conv/src/test.cpp:103]   --->   Operation 189 'mux' 'tmp_70' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (2.53ns)   --->   "%tmp_77 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_10)" [test_conv/src/test.cpp:103]   --->   Operation 190 'mux' 'tmp_77' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (2.53ns)   --->   "%tmp_84 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_11)" [test_conv/src/test.cpp:103]   --->   Operation 191 'mux' 'tmp_84' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (2.53ns)   --->   "%tmp_91 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_12)" [test_conv/src/test.cpp:103]   --->   Operation 192 'mux' 'tmp_91' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (2.53ns)   --->   "%tmp_98 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_13)" [test_conv/src/test.cpp:103]   --->   Operation 193 'mux' 'tmp_98' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (2.53ns)   --->   "%tmp_105 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %bias_buff_0_V_read_2, i16 %bias_buff_1_V_read_2, i16 %bias_buff_2_V_read_2, i16 %bias_buff_3_V_read_2, i16 %bias_buff_4_V_read_2, i16 %bias_buff_5_V_read_2, i16 %bias_buff_6_V_read_2, i16 %bias_buff_7_V_read_2, i16 %bias_buff_8_V_read_2, i16 %bias_buff_9_V_read_2, i16 %bias_buff_10_V_read_2, i16 %bias_buff_11_V_read_2, i16 %bias_buff_12_V_read_2, i16 %bias_buff_13_V_read_2, i16 %bias_buff_14_V_read_2, i16 %bias_buff_15_V_read_2, i16 %bias_buff_16_V_read_2, i16 %bias_buff_17_V_read_2, i16 %bias_buff_18_V_read_2, i16 %bias_buff_19_V_read_2, i16 %bias_buff_20_V_read_2, i16 %bias_buff_21_V_read_2, i16 %bias_buff_22_V_read_2, i16 %bias_buff_23_V_read_2, i16 %bias_buff_24_V_read_2, i16 %bias_buff_25_V_read_2, i16 %bias_buff_26_V_read_2, i16 %bias_buff_27_V_read_2, i16 %bias_buff_28_V_read_2, i16 %bias_buff_29_V_read_2, i16 %bias_buff_30_V_read_2, i16 %bias_buff_31_V_read_2, i16 %bias_buff_32_V_read_2, i16 %bias_buff_33_V_read_2, i16 %bias_buff_34_V_read_2, i16 %bias_buff_35_V_read_2, i16 %bias_buff_36_V_read_2, i16 %bias_buff_37_V_read_2, i16 %bias_buff_38_V_read_2, i16 %bias_buff_39_V_read_2, i16 %bias_buff_40_V_read_2, i16 %bias_buff_41_V_read_2, i16 %bias_buff_42_V_read_2, i16 %bias_buff_43_V_read_2, i16 %bias_buff_44_V_read_2, i16 %bias_buff_45_V_read_2, i16 %bias_buff_46_V_read_2, i16 %bias_buff_47_V_read_2, i16 %bias_buff_48_V_read_2, i16 %bias_buff_49_V_read_2, i16 %bias_buff_50_V_read_2, i16 %bias_buff_51_V_read_2, i16 %bias_buff_52_V_read_2, i16 %bias_buff_53_V_read_2, i16 %bias_buff_54_V_read_2, i16 %bias_buff_55_V_read_2, i16 %bias_buff_56_V_read_2, i16 %bias_buff_57_V_read_2, i16 %bias_buff_58_V_read_2, i16 %bias_buff_59_V_read_2, i16 %bias_buff_60_V_read_2, i16 %bias_buff_61_V_read_2, i16 %bias_buff_62_V_read_2, i16 %bias_buff_63_V_read_2, i6 %add_ln203_14)" [test_conv/src/test.cpp:103]   --->   Operation 194 'mux' 'tmp_105' <Predicate = (!icmp_ln95)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (1.41ns)   --->   "%add_ln97_1 = add i10 1, %indvar_flatten" [test_conv/src/test.cpp:97]   --->   Operation 195 'add' 'add_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.99ns)   --->   "%select_ln97_3 = select i1 %or_ln96, i10 1, i10 %add_ln97_1" [test_conv/src/test.cpp:97]   --->   Operation 196 'select' 'select_ln97_3' <Predicate = (!icmp_ln95)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (1.53ns)   --->   "%add_ln96_1 = add i13 1, %indvar_flatten76" [test_conv/src/test.cpp:96]   --->   Operation 197 'add' 'add_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.58ns)   --->   "%select_ln96_4 = select i1 %icmp_ln96, i13 1, i13 %add_ln96_1" [test_conv/src/test.cpp:96]   --->   Operation 198 'select' 'select_ln96_4' <Predicate = (!icmp_ln95)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.32>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i7 %sub_ln1117 to i9" [test_conv/src/test.cpp:106]   --->   Operation 199 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_2 = add i8 -109, %sext_ln1117_4" [test_conv/src/test.cpp:106]   --->   Operation 200 'add' 'add_ln1117_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_5 = add i9 -218, %sext_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 201 'add' 'add_ln1117_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i3 %select_ln96_1 to i6" [test_conv/src/test.cpp:96]   --->   Operation 202 'zext' 'zext_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i3 %select_ln96_1 to i9" [test_conv/src/test.cpp:96]   --->   Operation 203 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%add_ln1117_45 = add i8 %zext_ln96_5, %add_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 204 'add' 'add_ln1117_45' <Predicate = (!icmp_ln95)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i8 %add_ln1117_45 to i64" [test_conv/src/test.cpp:106]   --->   Operation 205 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_3 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_4" [test_conv/src/test.cpp:106]   --->   Operation 206 'getelementptr' 'wt_buff_V_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_48 = add i9 %zext_ln96_3, %add_ln1117_5" [test_conv/src/test.cpp:106]   --->   Operation 207 'add' 'add_ln1117_48' <Predicate = (!icmp_ln95)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i9 %add_ln1117_48 to i64" [test_conv/src/test.cpp:106]   --->   Operation 208 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_6 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_7" [test_conv/src/test.cpp:106]   --->   Operation 209 'getelementptr' 'wt_buff_V_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %select_ln97_1 to i12" [test_conv/src/test.cpp:106]   --->   Operation 210 'zext' 'zext_ln1116' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (2.82ns) (grouped into DSP with root node add_ln1116)   --->   "%mul_ln1116 = mul i12 61, %zext_ln1116" [test_conv/src/test.cpp:106]   --->   Operation 211 'mul' 'mul_ln1116' <Predicate = (!icmp_ln95)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_113 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln97_2, i5 0)" [test_conv/src/test.cpp:107]   --->   Operation 212 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_113 to i15" [test_conv/src/test.cpp:107]   --->   Operation 213 'zext' 'zext_ln203' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_114 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln97_2, i2 0)" [test_conv/src/test.cpp:107]   --->   Operation 214 'bitconcatenate' 'tmp_114' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i7 %tmp_114 to i15" [test_conv/src/test.cpp:107]   --->   Operation 215 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.41ns)   --->   "%sub_ln203 = sub i15 %zext_ln203, %zext_ln203_5" [test_conv/src/test.cpp:107]   --->   Operation 216 'sub' 'sub_ln203' <Predicate = (!icmp_ln95)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_15 = add i15 784, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 217 'add' 'add_ln203_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln106_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln97, i1 false)" [test_conv/src/test.cpp:106]   --->   Operation 218 'bitconcatenate' 'shl_ln106_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (1.28ns)   --->   "%add_ln106_1 = add i6 %shl_ln106_1, %zext_ln96" [test_conv/src/test.cpp:106]   --->   Operation 219 'add' 'add_ln106_1' <Predicate = (!icmp_ln95)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i6 %add_ln106_1 to i12" [test_conv/src/test.cpp:106]   --->   Operation 220 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln1116 = add i12 %zext_ln1116_1, %mul_ln1116" [test_conv/src/test.cpp:106]   --->   Operation 221 'add' 'add_ln1116' <Predicate = (!icmp_ln95)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i12 %add_ln1116 to i64" [test_conv/src/test.cpp:106]   --->   Operation 222 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%fm_in_buff_0_V_addr = getelementptr [3721 x i16]* %fm_in_buff_0_V, i64 0, i64 %zext_ln1116_2" [test_conv/src/test.cpp:106]   --->   Operation 223 'getelementptr' 'fm_in_buff_0_V_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%fm_in_buff_1_V_addr = getelementptr [3721 x i16]* %fm_in_buff_1_V, i64 0, i64 %zext_ln1116_2" [test_conv/src/test.cpp:106]   --->   Operation 224 'getelementptr' 'fm_in_buff_1_V_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%fm_in_buff_2_V_addr = getelementptr [3721 x i16]* %fm_in_buff_2_V, i64 0, i64 %zext_ln1116_2" [test_conv/src/test.cpp:106]   --->   Operation 225 'getelementptr' 'fm_in_buff_2_V_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i5 %select_ln97 to i15" [test_conv/src/test.cpp:107]   --->   Operation 226 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (1.48ns)   --->   "%add_ln203_29 = add i15 %zext_ln203_8, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 227 'add' 'add_ln203_29' <Predicate = (!icmp_ln95)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i15 %add_ln203_29 to i64" [test_conv/src/test.cpp:107]   --->   Operation 228 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_9" [test_conv/src/test.cpp:107]   --->   Operation 229 'getelementptr' 'fm_out_buff_V_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln203_30 = add i15 %zext_ln203_8, %add_ln203_15" [test_conv/src/test.cpp:107]   --->   Operation 230 'add' 'add_ln203_30' <Predicate = (!icmp_ln95)> <Delay = 3.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i15 %add_ln203_30 to i64" [test_conv/src/test.cpp:107]   --->   Operation 231 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_1 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_10" [test_conv/src/test.cpp:107]   --->   Operation 232 'getelementptr' 'fm_out_buff_V_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 233 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load = load i16* %fm_out_buff_V_addr, align 2" [test_conv/src/test.cpp:105]   --->   Operation 233 'load' 'fm_out_buff_V_load' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 234 [2/2] (2.77ns)   --->   "%fm_in_buff_0_V_load = load i16* %fm_in_buff_0_V_addr, align 2" [test_conv/src/test.cpp:106]   --->   Operation 234 'load' 'fm_in_buff_0_V_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 235 [1/2] (2.77ns)   --->   "%wt_buff_V_load = load i16* %wt_buff_V_addr, align 2" [test_conv/src/test.cpp:106]   --->   Operation 235 'load' 'wt_buff_V_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 236 [2/2] (2.77ns)   --->   "%fm_in_buff_1_V_load = load i16* %fm_in_buff_1_V_addr, align 2" [test_conv/src/test.cpp:106]   --->   Operation 236 'load' 'fm_in_buff_1_V_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 237 [2/2] (2.77ns)   --->   "%fm_in_buff_2_V_load = load i16* %fm_in_buff_2_V_addr, align 2" [test_conv/src/test.cpp:106]   --->   Operation 237 'load' 'fm_in_buff_2_V_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 238 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_1 = load i16* %fm_out_buff_V_addr_1, align 2" [test_conv/src/test.cpp:105]   --->   Operation 238 'load' 'fm_out_buff_V_load_1' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 239 [2/2] (2.77ns)   --->   "%wt_buff_V_load_3 = load i16* %wt_buff_V_addr_3, align 2" [test_conv/src/test.cpp:106]   --->   Operation 239 'load' 'wt_buff_V_load_3' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 240 [2/2] (2.77ns)   --->   "%wt_buff_V_load_6 = load i16* %wt_buff_V_addr_6, align 2" [test_conv/src/test.cpp:106]   --->   Operation 240 'load' 'wt_buff_V_load_6' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 241 [1/1] (1.02ns)   --->   "%j = add i5 1, %select_ln97" [test_conv/src/test.cpp:98]   --->   Operation 241 'add' 'j' <Predicate = (!icmp_ln95)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.32>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i7 %sub_ln1117 to i10" [test_conv/src/test.cpp:106]   --->   Operation 242 'sext' 'sext_ln1117_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_7 = add i8 -71, %sext_ln1117_4" [test_conv/src/test.cpp:106]   --->   Operation 243 'add' 'add_ln1117_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_10 = add i10 -436, %sext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 244 'add' 'add_ln1117_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln96_4 = zext i3 %select_ln96_1 to i10" [test_conv/src/test.cpp:96]   --->   Operation 245 'zext' 'zext_ln96_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%add_ln1117_51 = add i8 %zext_ln96_5, %add_ln1117_7" [test_conv/src/test.cpp:106]   --->   Operation 246 'add' 'add_ln1117_51' <Predicate = (!icmp_ln95)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1117_6 = sext i8 %add_ln1117_51 to i9" [test_conv/src/test.cpp:106]   --->   Operation 247 'sext' 'sext_ln1117_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i9 %sext_ln1117_6 to i64" [test_conv/src/test.cpp:106]   --->   Operation 248 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_9 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_10" [test_conv/src/test.cpp:106]   --->   Operation 249 'getelementptr' 'wt_buff_V_addr_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_54 = add i10 %zext_ln96_4, %add_ln1117_10" [test_conv/src/test.cpp:106]   --->   Operation 250 'add' 'add_ln1117_54' <Predicate = (!icmp_ln95)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i10 %add_ln1117_54 to i64" [test_conv/src/test.cpp:106]   --->   Operation 251 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_12 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_13" [test_conv/src/test.cpp:106]   --->   Operation 252 'getelementptr' 'wt_buff_V_addr_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_16 = add i15 1568, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 253 'add' 'add_ln203_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_17 = add i15 2352, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 254 'add' 'add_ln203_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 255 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln203_31 = add i15 %zext_ln203_8, %add_ln203_16" [test_conv/src/test.cpp:107]   --->   Operation 255 'add' 'add_ln203_31' <Predicate = (!icmp_ln95)> <Delay = 3.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i15 %add_ln203_31 to i64" [test_conv/src/test.cpp:107]   --->   Operation 256 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_2 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_11" [test_conv/src/test.cpp:107]   --->   Operation 257 'getelementptr' 'fm_out_buff_V_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln203_32 = add i15 %zext_ln203_8, %add_ln203_17" [test_conv/src/test.cpp:107]   --->   Operation 258 'add' 'add_ln203_32' <Predicate = (!icmp_ln95)> <Delay = 3.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i15 %add_ln203_32 to i64" [test_conv/src/test.cpp:107]   --->   Operation 259 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_3 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_12" [test_conv/src/test.cpp:107]   --->   Operation 260 'getelementptr' 'fm_out_buff_V_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 261 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load = load i16* %fm_out_buff_V_addr, align 2" [test_conv/src/test.cpp:105]   --->   Operation 261 'load' 'fm_out_buff_V_load' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 262 [1/2] (2.77ns)   --->   "%fm_in_buff_0_V_load = load i16* %fm_in_buff_0_V_addr, align 2" [test_conv/src/test.cpp:106]   --->   Operation 262 'load' 'fm_in_buff_0_V_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %fm_in_buff_0_V_load to i32" [test_conv/src/test.cpp:106]   --->   Operation 263 'sext' 'sext_ln1116' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %wt_buff_V_load to i32" [test_conv/src/test.cpp:106]   --->   Operation 264 'sext' 'sext_ln1118' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1118" [test_conv/src/test.cpp:106]   --->   Operation 265 'mul' 'mul_ln1118' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 266 'bitselect' 'tmp_119' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 267 [1/2] (2.77ns)   --->   "%fm_in_buff_1_V_load = load i16* %fm_in_buff_1_V_addr, align 2" [test_conv/src/test.cpp:106]   --->   Operation 267 'load' 'fm_in_buff_1_V_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 268 [1/2] (2.77ns)   --->   "%fm_in_buff_2_V_load = load i16* %fm_in_buff_2_V_addr, align 2" [test_conv/src/test.cpp:106]   --->   Operation 268 'load' 'fm_in_buff_2_V_load' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 269 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_1 = load i16* %fm_out_buff_V_addr_1, align 2" [test_conv/src/test.cpp:105]   --->   Operation 269 'load' 'fm_out_buff_V_load_1' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 270 [1/2] (2.77ns)   --->   "%wt_buff_V_load_3 = load i16* %wt_buff_V_addr_3, align 2" [test_conv/src/test.cpp:106]   --->   Operation 270 'load' 'wt_buff_V_load_3' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %wt_buff_V_load_3 to i32" [test_conv/src/test.cpp:106]   --->   Operation 271 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul nsw i32 %sext_ln1116, %sext_ln1118_3" [test_conv/src/test.cpp:106]   --->   Operation 272 'mul' 'mul_ln1118_3' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 273 'bitselect' 'tmp_137' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 274 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_2 = load i16* %fm_out_buff_V_addr_2, align 2" [test_conv/src/test.cpp:105]   --->   Operation 274 'load' 'fm_out_buff_V_load_2' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 275 [1/2] (2.77ns)   --->   "%wt_buff_V_load_6 = load i16* %wt_buff_V_addr_6, align 2" [test_conv/src/test.cpp:106]   --->   Operation 275 'load' 'wt_buff_V_load_6' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %wt_buff_V_load_6 to i32" [test_conv/src/test.cpp:106]   --->   Operation 276 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul nsw i32 %sext_ln1116, %sext_ln1118_6" [test_conv/src/test.cpp:106]   --->   Operation 277 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_6, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 278 'bitselect' 'tmp_155' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 279 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_3 = load i16* %fm_out_buff_V_addr_3, align 2" [test_conv/src/test.cpp:105]   --->   Operation 279 'load' 'fm_out_buff_V_load_3' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 280 [2/2] (2.77ns)   --->   "%wt_buff_V_load_9 = load i16* %wt_buff_V_addr_9, align 2" [test_conv/src/test.cpp:106]   --->   Operation 280 'load' 'wt_buff_V_load_9' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_4 : Operation 281 [2/2] (2.77ns)   --->   "%wt_buff_V_load_12 = load i16* %wt_buff_V_addr_12, align 2" [test_conv/src/test.cpp:106]   --->   Operation 281 'load' 'wt_buff_V_load_12' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 5 <SV = 4> <Delay = 8.32>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_13 = add i10 -289, %sext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 282 'add' 'add_ln1117_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_15 = add i9 -142, %sext_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 283 'add' 'add_ln1117_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 284 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_57 = add i10 %zext_ln96_4, %add_ln1117_13" [test_conv/src/test.cpp:106]   --->   Operation 284 'add' 'add_ln1117_57' <Predicate = (!icmp_ln95)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i10 %add_ln1117_57 to i64" [test_conv/src/test.cpp:106]   --->   Operation 285 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_15 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_16" [test_conv/src/test.cpp:106]   --->   Operation 286 'getelementptr' 'wt_buff_V_addr_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_60 = add i9 %zext_ln96_3, %add_ln1117_15" [test_conv/src/test.cpp:106]   --->   Operation 287 'add' 'add_ln1117_60' <Predicate = (!icmp_ln95)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1117_8 = sext i9 %add_ln1117_60 to i10" [test_conv/src/test.cpp:106]   --->   Operation 288 'sext' 'sext_ln1117_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln1117_19 = zext i10 %sext_ln1117_8 to i64" [test_conv/src/test.cpp:106]   --->   Operation 289 'zext' 'zext_ln1117_19' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_18 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_19" [test_conv/src/test.cpp:106]   --->   Operation 290 'getelementptr' 'wt_buff_V_addr_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_18 = add i15 3136, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 291 'add' 'add_ln203_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_19 = add i15 3920, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 292 'add' 'add_ln203_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 293 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln203_33 = add i15 %zext_ln203_8, %add_ln203_18" [test_conv/src/test.cpp:107]   --->   Operation 293 'add' 'add_ln203_33' <Predicate = (!icmp_ln95)> <Delay = 3.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i15 %add_ln203_33 to i64" [test_conv/src/test.cpp:107]   --->   Operation 294 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_4 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_13" [test_conv/src/test.cpp:107]   --->   Operation 295 'getelementptr' 'fm_out_buff_V_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln203_34 = add i15 %zext_ln203_8, %add_ln203_19" [test_conv/src/test.cpp:107]   --->   Operation 296 'add' 'add_ln203_34' <Predicate = (!icmp_ln95)> <Delay = 3.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i15 %add_ln203_34 to i64" [test_conv/src/test.cpp:107]   --->   Operation 297 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_5 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_14" [test_conv/src/test.cpp:107]   --->   Operation 298 'getelementptr' 'fm_out_buff_V_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192)   --->   "%select_ln102 = select i1 %select_ln96_2, i16 %tmp_1, i16 %fm_out_buff_V_load" [test_conv/src/test.cpp:102]   --->   Operation 299 'select' 'select_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192)   --->   "%shl_ln1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 300 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192)   --->   "%sext_ln728 = sext i26 %shl_ln1 to i32" [test_conv/src/test.cpp:106]   --->   Operation 301 'sext' 'sext_ln728' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192 = add i32 %mul_ln1118, %sext_ln728" [test_conv/src/test.cpp:106]   --->   Operation 302 'add' 'add_ln1192' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 303 'bitselect' 'tmp_117' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 304 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 305 'bitselect' 'tmp_118' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_119 to i16" [test_conv/src/test.cpp:106]   --->   Operation 306 'zext' 'zext_ln415' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (1.54ns)   --->   "%add_ln415 = add i16 %trunc_ln4, %zext_ln415" [test_conv/src/test.cpp:106]   --->   Operation 307 'add' 'add_ln415' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 308 'bitselect' 'tmp_120' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_120, true" [test_conv/src/test.cpp:106]   --->   Operation 309 'xor' 'xor_ln416' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_118, %xor_ln416" [test_conv/src/test.cpp:106]   --->   Operation 310 'and' 'and_ln416' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 311 'bitselect' 'tmp_121' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 312 'partselect' 'tmp_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.97ns)   --->   "%icmp_ln879 = icmp eq i5 %tmp_2, -1" [test_conv/src/test.cpp:106]   --->   Operation 313 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 314 'partselect' 'tmp_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (1.07ns)   --->   "%icmp_ln879_1 = icmp eq i6 %tmp_3, -1" [test_conv/src/test.cpp:106]   --->   Operation 315 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (1.07ns)   --->   "%icmp_ln768 = icmp eq i6 %tmp_3, 0" [test_conv/src/test.cpp:106]   --->   Operation 316 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [test_conv/src/test.cpp:106]   --->   Operation 317 'select' 'select_ln777' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 318 'bitselect' 'tmp_122' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_122, true" [test_conv/src/test.cpp:106]   --->   Operation 319 'xor' 'xor_ln779' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [test_conv/src/test.cpp:106]   --->   Operation 320 'and' 'and_ln779' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1" [test_conv/src/test.cpp:106]   --->   Operation 321 'select' 'select_ln416' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.80ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_1" [test_conv/src/test.cpp:106]   --->   Operation 322 'and' 'and_ln781' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [test_conv/src/test.cpp:106]   --->   Operation 323 'xor' 'xor_ln785' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %tmp_121, %xor_ln785" [test_conv/src/test.cpp:106]   --->   Operation 324 'or' 'or_ln785' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.80ns)   --->   "%xor_ln785_1 = xor i1 %tmp_117, true" [test_conv/src/test.cpp:106]   --->   Operation 325 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_1" [test_conv/src/test.cpp:106]   --->   Operation 326 'and' 'and_ln785' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_121, %select_ln416" [test_conv/src/test.cpp:106]   --->   Operation 327 'and' 'and_ln786' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [test_conv/src/test.cpp:106]   --->   Operation 328 'or' 'or_ln786' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [test_conv/src/test.cpp:106]   --->   Operation 329 'xor' 'xor_ln786' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_117, %xor_ln786" [test_conv/src/test.cpp:106]   --->   Operation 330 'and' 'and_ln786_1' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %and_ln786_1, %and_ln785" [test_conv/src/test.cpp:106]   --->   Operation 331 'or' 'or_ln340' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_3)   --->   "%select_ln102_1 = select i1 %select_ln96_2, i16 %tmp_8, i16 %fm_out_buff_V_load_1" [test_conv/src/test.cpp:102]   --->   Operation 332 'select' 'select_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_3)   --->   "%shl_ln728_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_1, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 333 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_3)   --->   "%sext_ln728_3 = sext i26 %shl_ln728_3 to i32" [test_conv/src/test.cpp:106]   --->   Operation 334 'sext' 'sext_ln728_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_3 = add i32 %mul_ln1118_3, %sext_ln728_3" [test_conv/src/test.cpp:106]   --->   Operation 335 'add' 'add_ln1192_3' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_3, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 336 'bitselect' 'tmp_135' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_3, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 337 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_3, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 338 'bitselect' 'tmp_136' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln415_3 = zext i1 %tmp_137 to i16" [test_conv/src/test.cpp:106]   --->   Operation 339 'zext' 'zext_ln415_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (1.54ns)   --->   "%add_ln415_3 = add i16 %trunc_ln708_3, %zext_ln415_3" [test_conv/src/test.cpp:106]   --->   Operation 340 'add' 'add_ln415_3' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 341 'bitselect' 'tmp_138' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%xor_ln416_3 = xor i1 %tmp_138, true" [test_conv/src/test.cpp:106]   --->   Operation 342 'xor' 'xor_ln416_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_3 = and i1 %tmp_136, %xor_ln416_3" [test_conv/src/test.cpp:106]   --->   Operation 343 'and' 'and_ln416_3' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_3, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 344 'bitselect' 'tmp_139' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_3, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 345 'partselect' 'tmp_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.97ns)   --->   "%icmp_ln879_6 = icmp eq i5 %tmp_9, -1" [test_conv/src/test.cpp:106]   --->   Operation 346 'icmp' 'icmp_ln879_6' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_3, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 347 'partselect' 'tmp_s' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (1.07ns)   --->   "%icmp_ln879_7 = icmp eq i6 %tmp_s, -1" [test_conv/src/test.cpp:106]   --->   Operation 348 'icmp' 'icmp_ln879_7' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (1.07ns)   --->   "%icmp_ln768_3 = icmp eq i6 %tmp_s, 0" [test_conv/src/test.cpp:106]   --->   Operation 349 'icmp' 'icmp_ln768_3' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3" [test_conv/src/test.cpp:106]   --->   Operation 350 'select' 'select_ln777_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_3, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 351 'bitselect' 'tmp_140' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln779_3 = xor i1 %tmp_140, true" [test_conv/src/test.cpp:106]   --->   Operation 352 'xor' 'xor_ln779_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_3" [test_conv/src/test.cpp:106]   --->   Operation 353 'and' 'and_ln779_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_3, i1 %icmp_ln879_7" [test_conv/src/test.cpp:106]   --->   Operation 354 'select' 'select_ln416_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (0.80ns)   --->   "%and_ln781_3 = and i1 %and_ln416_3, %icmp_ln879_7" [test_conv/src/test.cpp:106]   --->   Operation 355 'and' 'and_ln781_3' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_6 = xor i1 %select_ln777_3, true" [test_conv/src/test.cpp:106]   --->   Operation 356 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_3 = or i1 %tmp_139, %xor_ln785_6" [test_conv/src/test.cpp:106]   --->   Operation 357 'or' 'or_ln785_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.80ns)   --->   "%xor_ln785_7 = xor i1 %tmp_135, true" [test_conv/src/test.cpp:106]   --->   Operation 358 'xor' 'xor_ln785_7' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_7" [test_conv/src/test.cpp:106]   --->   Operation 359 'and' 'and_ln785_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_139, %select_ln416_3" [test_conv/src/test.cpp:106]   --->   Operation 360 'and' 'and_ln786_6' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%or_ln786_3 = or i1 %and_ln781_3, %and_ln786_6" [test_conv/src/test.cpp:106]   --->   Operation 361 'or' 'or_ln786_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln786_3 = xor i1 %or_ln786_3, true" [test_conv/src/test.cpp:106]   --->   Operation 362 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_135, %xor_ln786_3" [test_conv/src/test.cpp:106]   --->   Operation 363 'and' 'and_ln786_7' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %and_ln786_7, %and_ln785_3" [test_conv/src/test.cpp:106]   --->   Operation 364 'or' 'or_ln340_3' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_2 = load i16* %fm_out_buff_V_addr_2, align 2" [test_conv/src/test.cpp:105]   --->   Operation 365 'load' 'fm_out_buff_V_load_2' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_5 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_6)   --->   "%select_ln102_2 = select i1 %select_ln96_2, i16 %tmp_14, i16 %fm_out_buff_V_load_2" [test_conv/src/test.cpp:102]   --->   Operation 366 'select' 'select_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_6)   --->   "%shl_ln728_6 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_2, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 367 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_6)   --->   "%sext_ln728_6 = sext i26 %shl_ln728_6 to i32" [test_conv/src/test.cpp:106]   --->   Operation 368 'sext' 'sext_ln728_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_6 = add i32 %mul_ln1118_6, %sext_ln728_6" [test_conv/src/test.cpp:106]   --->   Operation 369 'add' 'add_ln1192_6' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_6, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 370 'bitselect' 'tmp_153' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_6, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 371 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_6, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 372 'bitselect' 'tmp_154' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln415_6 = zext i1 %tmp_155 to i16" [test_conv/src/test.cpp:106]   --->   Operation 373 'zext' 'zext_ln415_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (1.54ns)   --->   "%add_ln415_6 = add i16 %trunc_ln708_6, %zext_ln415_6" [test_conv/src/test.cpp:106]   --->   Operation 374 'add' 'add_ln415_6' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_6, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 375 'bitselect' 'tmp_156' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%xor_ln416_6 = xor i1 %tmp_156, true" [test_conv/src/test.cpp:106]   --->   Operation 376 'xor' 'xor_ln416_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_6 = and i1 %tmp_154, %xor_ln416_6" [test_conv/src/test.cpp:106]   --->   Operation 377 'and' 'and_ln416_6' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_6, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 378 'bitselect' 'tmp_157' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_15 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_6, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 379 'partselect' 'tmp_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.97ns)   --->   "%icmp_ln879_12 = icmp eq i5 %tmp_15, -1" [test_conv/src/test.cpp:106]   --->   Operation 380 'icmp' 'icmp_ln879_12' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_16 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_6, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 381 'partselect' 'tmp_16' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (1.07ns)   --->   "%icmp_ln879_13 = icmp eq i6 %tmp_16, -1" [test_conv/src/test.cpp:106]   --->   Operation 382 'icmp' 'icmp_ln879_13' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (1.07ns)   --->   "%icmp_ln768_6 = icmp eq i6 %tmp_16, 0" [test_conv/src/test.cpp:106]   --->   Operation 383 'icmp' 'icmp_ln768_6' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_6, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 384 'bitselect' 'tmp_158' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln779_6 = xor i1 %tmp_158, true" [test_conv/src/test.cpp:106]   --->   Operation 385 'xor' 'xor_ln779_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%and_ln779_6 = and i1 %icmp_ln879_12, %xor_ln779_6" [test_conv/src/test.cpp:106]   --->   Operation 386 'and' 'and_ln779_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%select_ln416_6 = select i1 %and_ln416_6, i1 %and_ln779_6, i1 %icmp_ln879_13" [test_conv/src/test.cpp:106]   --->   Operation 387 'select' 'select_ln416_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %tmp_157, %select_ln416_6" [test_conv/src/test.cpp:106]   --->   Operation 388 'and' 'and_ln786_12' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 389 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_3 = load i16* %fm_out_buff_V_addr_3, align 2" [test_conv/src/test.cpp:105]   --->   Operation 389 'load' 'fm_out_buff_V_load_3' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_5 : Operation 390 [1/2] (2.77ns)   --->   "%wt_buff_V_load_9 = load i16* %wt_buff_V_addr_9, align 2" [test_conv/src/test.cpp:106]   --->   Operation 390 'load' 'wt_buff_V_load_9' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i16 %wt_buff_V_load_9 to i32" [test_conv/src/test.cpp:106]   --->   Operation 391 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul nsw i32 %sext_ln1116, %sext_ln1118_9" [test_conv/src/test.cpp:106]   --->   Operation 392 'mul' 'mul_ln1118_9' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_9, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 393 'bitselect' 'tmp_173' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 394 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_4 = load i16* %fm_out_buff_V_addr_4, align 2" [test_conv/src/test.cpp:105]   --->   Operation 394 'load' 'fm_out_buff_V_load_4' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_5 : Operation 395 [1/2] (2.77ns)   --->   "%wt_buff_V_load_12 = load i16* %wt_buff_V_addr_12, align 2" [test_conv/src/test.cpp:106]   --->   Operation 395 'load' 'wt_buff_V_load_12' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i16 %wt_buff_V_load_12 to i32" [test_conv/src/test.cpp:106]   --->   Operation 396 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul nsw i32 %sext_ln1116, %sext_ln1118_12" [test_conv/src/test.cpp:106]   --->   Operation 397 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_12, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 398 'bitselect' 'tmp_191' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 399 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_5 = load i16* %fm_out_buff_V_addr_5, align 2" [test_conv/src/test.cpp:105]   --->   Operation 399 'load' 'fm_out_buff_V_load_5' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_5 : Operation 400 [2/2] (2.77ns)   --->   "%wt_buff_V_load_15 = load i16* %wt_buff_V_addr_15, align 2" [test_conv/src/test.cpp:106]   --->   Operation 400 'load' 'wt_buff_V_load_15' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_5 : Operation 401 [2/2] (2.77ns)   --->   "%wt_buff_V_load_18 = load i16* %wt_buff_V_addr_18, align 2" [test_conv/src/test.cpp:106]   --->   Operation 401 'load' 'wt_buff_V_load_18' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 6 <SV = 5> <Delay = 8.32>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i7 %sub_ln1117 to i11" [test_conv/src/test.cpp:106]   --->   Operation 402 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_18 = add i11 -1019, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 403 'add' 'add_ln1117_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_116_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 21, i3 %select_ln95_1)" [test_conv/src/test.cpp:106]   --->   Operation 404 'bitconcatenate' 'tmp_116_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 21, i3 %select_ln95_1, i3 0)" [test_conv/src/test.cpp:106]   --->   Operation 405 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_3 = sub i13 %p_shl3_cast, %tmp_116_cast" [test_conv/src/test.cpp:106]   --->   Operation 406 'sub' 'sub_ln1117_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i3 %select_ln96_1 to i11" [test_conv/src/test.cpp:96]   --->   Operation 407 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln96_6 = zext i3 %select_ln96_1 to i13" [test_conv/src/test.cpp:96]   --->   Operation 408 'zext' 'zext_ln96_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_63 = add i11 %zext_ln96_2, %add_ln1117_18" [test_conv/src/test.cpp:106]   --->   Operation 409 'add' 'add_ln1117_63' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1117_22 = zext i11 %add_ln1117_63 to i64" [test_conv/src/test.cpp:106]   --->   Operation 410 'zext' 'zext_ln1117_22' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_21 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_22" [test_conv/src/test.cpp:106]   --->   Operation 411 'getelementptr' 'wt_buff_V_addr_21' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln1117_66 = add i13 %zext_ln96_6, %sub_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 412 'add' 'add_ln1117_66' <Predicate = (!icmp_ln95)> <Delay = 3.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1117_25 = zext i13 %add_ln1117_66 to i64" [test_conv/src/test.cpp:106]   --->   Operation 413 'zext' 'zext_ln1117_25' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_24 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_25" [test_conv/src/test.cpp:106]   --->   Operation 414 'getelementptr' 'wt_buff_V_addr_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_20 = add i15 4704, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 415 'add' 'add_ln203_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_21 = add i15 5488, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 416 'add' 'add_ln203_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 417 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln203_35 = add i15 %zext_ln203_8, %add_ln203_20" [test_conv/src/test.cpp:107]   --->   Operation 417 'add' 'add_ln203_35' <Predicate = (!icmp_ln95)> <Delay = 3.15> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i15 %add_ln203_35 to i64" [test_conv/src/test.cpp:107]   --->   Operation 418 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_6 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_15" [test_conv/src/test.cpp:107]   --->   Operation 419 'getelementptr' 'fm_out_buff_V_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln203_36 = add i15 %zext_ln203_8, %add_ln203_21" [test_conv/src/test.cpp:107]   --->   Operation 420 'add' 'add_ln203_36' <Predicate = (!icmp_ln95)> <Delay = 3.15> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i15 %add_ln203_36 to i64" [test_conv/src/test.cpp:107]   --->   Operation 421 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_7 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_16" [test_conv/src/test.cpp:107]   --->   Operation 422 'getelementptr' 'fm_out_buff_V_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_13, i1 %icmp_ln768_6" [test_conv/src/test.cpp:106]   --->   Operation 423 'select' 'select_ln777_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.80ns)   --->   "%and_ln781_6 = and i1 %and_ln416_6, %icmp_ln879_13" [test_conv/src/test.cpp:106]   --->   Operation 424 'and' 'and_ln781_6' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%xor_ln785_12 = xor i1 %select_ln777_6, true" [test_conv/src/test.cpp:106]   --->   Operation 425 'xor' 'xor_ln785_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%or_ln785_6 = or i1 %tmp_157, %xor_ln785_12" [test_conv/src/test.cpp:106]   --->   Operation 426 'or' 'or_ln785_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (0.80ns)   --->   "%xor_ln785_13 = xor i1 %tmp_153, true" [test_conv/src/test.cpp:106]   --->   Operation 427 'xor' 'xor_ln785_13' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%and_ln785_6 = and i1 %or_ln785_6, %xor_ln785_13" [test_conv/src/test.cpp:106]   --->   Operation 428 'and' 'and_ln785_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%or_ln786_6 = or i1 %and_ln781_6, %and_ln786_12" [test_conv/src/test.cpp:106]   --->   Operation 429 'or' 'or_ln786_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln786_6 = xor i1 %or_ln786_6, true" [test_conv/src/test.cpp:106]   --->   Operation 430 'xor' 'xor_ln786_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %tmp_153, %xor_ln786_6" [test_conv/src/test.cpp:106]   --->   Operation 431 'and' 'and_ln786_13' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 432 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_6 = or i1 %and_ln786_13, %and_ln785_6" [test_conv/src/test.cpp:106]   --->   Operation 432 'or' 'or_ln340_6' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_9)   --->   "%select_ln102_3 = select i1 %select_ln96_2, i16 %tmp_21, i16 %fm_out_buff_V_load_3" [test_conv/src/test.cpp:102]   --->   Operation 433 'select' 'select_ln102_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_9)   --->   "%shl_ln728_9 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_3, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 434 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_9)   --->   "%sext_ln728_9 = sext i26 %shl_ln728_9 to i32" [test_conv/src/test.cpp:106]   --->   Operation 435 'sext' 'sext_ln728_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_9 = add i32 %mul_ln1118_9, %sext_ln728_9" [test_conv/src/test.cpp:106]   --->   Operation 436 'add' 'add_ln1192_9' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_9, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 437 'bitselect' 'tmp_171' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_9, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 438 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_9, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 439 'bitselect' 'tmp_172' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln415_9 = zext i1 %tmp_173 to i16" [test_conv/src/test.cpp:106]   --->   Operation 440 'zext' 'zext_ln415_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (1.54ns)   --->   "%add_ln415_9 = add i16 %trunc_ln708_9, %zext_ln415_9" [test_conv/src/test.cpp:106]   --->   Operation 441 'add' 'add_ln415_9' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_9, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 442 'bitselect' 'tmp_174' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%xor_ln416_9 = xor i1 %tmp_174, true" [test_conv/src/test.cpp:106]   --->   Operation 443 'xor' 'xor_ln416_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 444 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_9 = and i1 %tmp_172, %xor_ln416_9" [test_conv/src/test.cpp:106]   --->   Operation 444 'and' 'and_ln416_9' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_9, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 445 'bitselect' 'tmp_175' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_22 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_9, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 446 'partselect' 'tmp_22' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.97ns)   --->   "%icmp_ln879_18 = icmp eq i5 %tmp_22, -1" [test_conv/src/test.cpp:106]   --->   Operation 447 'icmp' 'icmp_ln879_18' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_23 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_9, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 448 'partselect' 'tmp_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (1.07ns)   --->   "%icmp_ln879_19 = icmp eq i6 %tmp_23, -1" [test_conv/src/test.cpp:106]   --->   Operation 449 'icmp' 'icmp_ln879_19' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 450 [1/1] (1.07ns)   --->   "%icmp_ln768_9 = icmp eq i6 %tmp_23, 0" [test_conv/src/test.cpp:106]   --->   Operation 450 'icmp' 'icmp_ln768_9' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_19, i1 %icmp_ln768_9" [test_conv/src/test.cpp:106]   --->   Operation 451 'select' 'select_ln777_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_9, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 452 'bitselect' 'tmp_176' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%xor_ln779_9 = xor i1 %tmp_176, true" [test_conv/src/test.cpp:106]   --->   Operation 453 'xor' 'xor_ln779_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%and_ln779_9 = and i1 %icmp_ln879_18, %xor_ln779_9" [test_conv/src/test.cpp:106]   --->   Operation 454 'and' 'and_ln779_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%select_ln416_9 = select i1 %and_ln416_9, i1 %and_ln779_9, i1 %icmp_ln879_19" [test_conv/src/test.cpp:106]   --->   Operation 455 'select' 'select_ln416_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 456 [1/1] (0.80ns)   --->   "%and_ln781_9 = and i1 %and_ln416_9, %icmp_ln879_19" [test_conv/src/test.cpp:106]   --->   Operation 456 'and' 'and_ln781_9' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%xor_ln785_18 = xor i1 %select_ln777_9, true" [test_conv/src/test.cpp:106]   --->   Operation 457 'xor' 'xor_ln785_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%or_ln785_9 = or i1 %tmp_175, %xor_ln785_18" [test_conv/src/test.cpp:106]   --->   Operation 458 'or' 'or_ln785_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/1] (0.80ns)   --->   "%xor_ln785_19 = xor i1 %tmp_171, true" [test_conv/src/test.cpp:106]   --->   Operation 459 'xor' 'xor_ln785_19' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%and_ln785_9 = and i1 %or_ln785_9, %xor_ln785_19" [test_conv/src/test.cpp:106]   --->   Operation 460 'and' 'and_ln785_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 461 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_18 = and i1 %tmp_175, %select_ln416_9" [test_conv/src/test.cpp:106]   --->   Operation 461 'and' 'and_ln786_18' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%or_ln786_9 = or i1 %and_ln781_9, %and_ln786_18" [test_conv/src/test.cpp:106]   --->   Operation 462 'or' 'or_ln786_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%xor_ln786_9 = xor i1 %or_ln786_9, true" [test_conv/src/test.cpp:106]   --->   Operation 463 'xor' 'xor_ln786_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 464 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_19 = and i1 %tmp_171, %xor_ln786_9" [test_conv/src/test.cpp:106]   --->   Operation 464 'and' 'and_ln786_19' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_9 = or i1 %and_ln786_19, %and_ln785_9" [test_conv/src/test.cpp:106]   --->   Operation 465 'or' 'or_ln340_9' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 466 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_4 = load i16* %fm_out_buff_V_addr_4, align 2" [test_conv/src/test.cpp:105]   --->   Operation 466 'load' 'fm_out_buff_V_load_4' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_6 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_12)   --->   "%select_ln102_4 = select i1 %select_ln96_2, i16 %tmp_28, i16 %fm_out_buff_V_load_4" [test_conv/src/test.cpp:102]   --->   Operation 467 'select' 'select_ln102_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_12)   --->   "%shl_ln728_11 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_4, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 468 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_12)   --->   "%sext_ln728_12 = sext i26 %shl_ln728_11 to i32" [test_conv/src/test.cpp:106]   --->   Operation 469 'sext' 'sext_ln728_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_12 = add i32 %mul_ln1118_12, %sext_ln728_12" [test_conv/src/test.cpp:106]   --->   Operation 470 'add' 'add_ln1192_12' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_12, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 471 'bitselect' 'tmp_189' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_12, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 472 'partselect' 'trunc_ln708_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_12, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 473 'bitselect' 'tmp_190' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln415_12 = zext i1 %tmp_191 to i16" [test_conv/src/test.cpp:106]   --->   Operation 474 'zext' 'zext_ln415_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (1.54ns)   --->   "%add_ln415_12 = add i16 %trunc_ln708_11, %zext_ln415_12" [test_conv/src/test.cpp:106]   --->   Operation 475 'add' 'add_ln415_12' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_12, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 476 'bitselect' 'tmp_192' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%xor_ln416_12 = xor i1 %tmp_192, true" [test_conv/src/test.cpp:106]   --->   Operation 477 'xor' 'xor_ln416_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_12 = and i1 %tmp_190, %xor_ln416_12" [test_conv/src/test.cpp:106]   --->   Operation 478 'and' 'and_ln416_12' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_12, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 479 'bitselect' 'tmp_193' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_29 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_12, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 480 'partselect' 'tmp_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (0.97ns)   --->   "%icmp_ln879_24 = icmp eq i5 %tmp_29, -1" [test_conv/src/test.cpp:106]   --->   Operation 481 'icmp' 'icmp_ln879_24' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_30 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_12, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 482 'partselect' 'tmp_30' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (1.07ns)   --->   "%icmp_ln879_25 = icmp eq i6 %tmp_30, -1" [test_conv/src/test.cpp:106]   --->   Operation 483 'icmp' 'icmp_ln879_25' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [1/1] (1.07ns)   --->   "%icmp_ln768_12 = icmp eq i6 %tmp_30, 0" [test_conv/src/test.cpp:106]   --->   Operation 484 'icmp' 'icmp_ln768_12' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_12, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 485 'bitselect' 'tmp_194' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%xor_ln779_12 = xor i1 %tmp_194, true" [test_conv/src/test.cpp:106]   --->   Operation 486 'xor' 'xor_ln779_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%and_ln779_12 = and i1 %icmp_ln879_24, %xor_ln779_12" [test_conv/src/test.cpp:106]   --->   Operation 487 'and' 'and_ln779_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%select_ln416_12 = select i1 %and_ln416_12, i1 %and_ln779_12, i1 %icmp_ln879_25" [test_conv/src/test.cpp:106]   --->   Operation 488 'select' 'select_ln416_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 489 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_24 = and i1 %tmp_193, %select_ln416_12" [test_conv/src/test.cpp:106]   --->   Operation 489 'and' 'and_ln786_24' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 490 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_5 = load i16* %fm_out_buff_V_addr_5, align 2" [test_conv/src/test.cpp:105]   --->   Operation 490 'load' 'fm_out_buff_V_load_5' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_6 : Operation 491 [1/2] (2.77ns)   --->   "%wt_buff_V_load_15 = load i16* %wt_buff_V_addr_15, align 2" [test_conv/src/test.cpp:106]   --->   Operation 491 'load' 'wt_buff_V_load_15' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_6 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i16 %wt_buff_V_load_15 to i32" [test_conv/src/test.cpp:106]   --->   Operation 492 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 493 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul nsw i32 %sext_ln1116, %sext_ln1118_15" [test_conv/src/test.cpp:106]   --->   Operation 493 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_15, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 494 'bitselect' 'tmp_209' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 495 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_6 = load i16* %fm_out_buff_V_addr_6, align 2" [test_conv/src/test.cpp:105]   --->   Operation 495 'load' 'fm_out_buff_V_load_6' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_6 : Operation 496 [1/2] (2.77ns)   --->   "%wt_buff_V_load_18 = load i16* %wt_buff_V_addr_18, align 2" [test_conv/src/test.cpp:106]   --->   Operation 496 'load' 'wt_buff_V_load_18' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i16 %wt_buff_V_load_18 to i32" [test_conv/src/test.cpp:106]   --->   Operation 497 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_18 = mul nsw i32 %sext_ln1116, %sext_ln1118_18" [test_conv/src/test.cpp:106]   --->   Operation 498 'mul' 'mul_ln1118_18' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_18, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 499 'bitselect' 'tmp_227' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 500 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_7 = load i16* %fm_out_buff_V_addr_7, align 2" [test_conv/src/test.cpp:105]   --->   Operation 500 'load' 'fm_out_buff_V_load_7' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_6 : Operation 501 [2/2] (2.77ns)   --->   "%wt_buff_V_load_21 = load i16* %wt_buff_V_addr_21, align 2" [test_conv/src/test.cpp:106]   --->   Operation 501 'load' 'wt_buff_V_load_21' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_6 : Operation 502 [2/2] (2.77ns)   --->   "%wt_buff_V_load_24 = load i16* %wt_buff_V_addr_24, align 2" [test_conv/src/test.cpp:106]   --->   Operation 502 'load' 'wt_buff_V_load_24' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 7 <SV = 6> <Delay = 8.32>
ST_7 : Operation 503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_23 = add i11 -725, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 503 'add' 'add_ln1117_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_26 = add i11 -578, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 504 'add' 'add_ln1117_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 505 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_69 = add i11 %zext_ln96_2, %add_ln1117_23" [test_conv/src/test.cpp:106]   --->   Operation 505 'add' 'add_ln1117_69' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln1117_28 = zext i11 %add_ln1117_69 to i64" [test_conv/src/test.cpp:106]   --->   Operation 506 'zext' 'zext_ln1117_28' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_27 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_28" [test_conv/src/test.cpp:106]   --->   Operation 507 'getelementptr' 'wt_buff_V_addr_27' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_72 = add i11 %zext_ln96_2, %add_ln1117_26" [test_conv/src/test.cpp:106]   --->   Operation 508 'add' 'add_ln1117_72' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln1117_31 = zext i11 %add_ln1117_72 to i64" [test_conv/src/test.cpp:106]   --->   Operation 509 'zext' 'zext_ln1117_31' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 510 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_30 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_31" [test_conv/src/test.cpp:106]   --->   Operation 510 'getelementptr' 'wt_buff_V_addr_30' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_115 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i5.i5(i3 -1, i5 %select_ln97_2, i5 0)" [test_conv/src/test.cpp:107]   --->   Operation 511 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i13 %tmp_115 to i15" [test_conv/src/test.cpp:107]   --->   Operation 512 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i5.i2(i3 -1, i5 %select_ln97_2, i2 0)" [test_conv/src/test.cpp:107]   --->   Operation 513 'bitconcatenate' 'tmp_116' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i10 %tmp_116 to i15" [test_conv/src/test.cpp:107]   --->   Operation 514 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_1 = sub i15 %zext_ln203_6, %zext_ln203_7" [test_conv/src/test.cpp:107]   --->   Operation 515 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_22 = add i15 7056, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 516 'add' 'add_ln203_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 517 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln203_37 = add i15 %zext_ln203_8, %sub_ln203_1" [test_conv/src/test.cpp:107]   --->   Operation 517 'add' 'add_ln203_37' <Predicate = (!icmp_ln95)> <Delay = 3.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i15 %add_ln203_37 to i64" [test_conv/src/test.cpp:107]   --->   Operation 518 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_8 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_17" [test_conv/src/test.cpp:107]   --->   Operation 519 'getelementptr' 'fm_out_buff_V_addr_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln203_38 = add i15 %zext_ln203_8, %add_ln203_22" [test_conv/src/test.cpp:107]   --->   Operation 520 'add' 'add_ln203_38' <Predicate = (!icmp_ln95)> <Delay = 3.15> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i15 %add_ln203_38 to i64" [test_conv/src/test.cpp:107]   --->   Operation 521 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_9 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_18" [test_conv/src/test.cpp:107]   --->   Operation 522 'getelementptr' 'fm_out_buff_V_addr_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%select_ln777_12 = select i1 %and_ln416_12, i1 %icmp_ln879_25, i1 %icmp_ln768_12" [test_conv/src/test.cpp:106]   --->   Operation 523 'select' 'select_ln777_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.80ns)   --->   "%and_ln781_12 = and i1 %and_ln416_12, %icmp_ln879_25" [test_conv/src/test.cpp:106]   --->   Operation 524 'and' 'and_ln781_12' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%xor_ln785_24 = xor i1 %select_ln777_12, true" [test_conv/src/test.cpp:106]   --->   Operation 525 'xor' 'xor_ln785_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%or_ln785_12 = or i1 %tmp_193, %xor_ln785_24" [test_conv/src/test.cpp:106]   --->   Operation 526 'or' 'or_ln785_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 527 [1/1] (0.80ns)   --->   "%xor_ln785_25 = xor i1 %tmp_189, true" [test_conv/src/test.cpp:106]   --->   Operation 527 'xor' 'xor_ln785_25' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%and_ln785_12 = and i1 %or_ln785_12, %xor_ln785_25" [test_conv/src/test.cpp:106]   --->   Operation 528 'and' 'and_ln785_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%or_ln786_12 = or i1 %and_ln781_12, %and_ln786_24" [test_conv/src/test.cpp:106]   --->   Operation 529 'or' 'or_ln786_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%xor_ln786_12 = xor i1 %or_ln786_12, true" [test_conv/src/test.cpp:106]   --->   Operation 530 'xor' 'xor_ln786_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 531 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_25 = and i1 %tmp_189, %xor_ln786_12" [test_conv/src/test.cpp:106]   --->   Operation 531 'and' 'and_ln786_25' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 532 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_12 = or i1 %and_ln786_25, %and_ln785_12" [test_conv/src/test.cpp:106]   --->   Operation 532 'or' 'or_ln340_12' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_15)   --->   "%select_ln102_5 = select i1 %select_ln96_2, i16 %tmp_35, i16 %fm_out_buff_V_load_5" [test_conv/src/test.cpp:102]   --->   Operation 533 'select' 'select_ln102_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_15)   --->   "%shl_ln728_14 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_5, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 534 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_15)   --->   "%sext_ln728_15 = sext i26 %shl_ln728_14 to i32" [test_conv/src/test.cpp:106]   --->   Operation 535 'sext' 'sext_ln728_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_15 = add i32 %mul_ln1118_15, %sext_ln728_15" [test_conv/src/test.cpp:106]   --->   Operation 536 'add' 'add_ln1192_15' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_15, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 537 'bitselect' 'tmp_207' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_15, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 538 'partselect' 'trunc_ln708_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_15, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 539 'bitselect' 'tmp_208' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln415_15 = zext i1 %tmp_209 to i16" [test_conv/src/test.cpp:106]   --->   Operation 540 'zext' 'zext_ln415_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (1.54ns)   --->   "%add_ln415_15 = add i16 %trunc_ln708_14, %zext_ln415_15" [test_conv/src/test.cpp:106]   --->   Operation 541 'add' 'add_ln415_15' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_15, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 542 'bitselect' 'tmp_210' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%xor_ln416_15 = xor i1 %tmp_210, true" [test_conv/src/test.cpp:106]   --->   Operation 543 'xor' 'xor_ln416_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 544 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_15 = and i1 %tmp_208, %xor_ln416_15" [test_conv/src/test.cpp:106]   --->   Operation 544 'and' 'and_ln416_15' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_15, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 545 'bitselect' 'tmp_211' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_36 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_15, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 546 'partselect' 'tmp_36' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (0.97ns)   --->   "%icmp_ln879_30 = icmp eq i5 %tmp_36, -1" [test_conv/src/test.cpp:106]   --->   Operation 547 'icmp' 'icmp_ln879_30' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_37 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_15, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 548 'partselect' 'tmp_37' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (1.07ns)   --->   "%icmp_ln879_31 = icmp eq i6 %tmp_37, -1" [test_conv/src/test.cpp:106]   --->   Operation 549 'icmp' 'icmp_ln879_31' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 550 [1/1] (1.07ns)   --->   "%icmp_ln768_15 = icmp eq i6 %tmp_37, 0" [test_conv/src/test.cpp:106]   --->   Operation 550 'icmp' 'icmp_ln768_15' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_15)   --->   "%select_ln777_15 = select i1 %and_ln416_15, i1 %icmp_ln879_31, i1 %icmp_ln768_15" [test_conv/src/test.cpp:106]   --->   Operation 551 'select' 'select_ln777_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_15, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 552 'bitselect' 'tmp_212' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%xor_ln779_15 = xor i1 %tmp_212, true" [test_conv/src/test.cpp:106]   --->   Operation 553 'xor' 'xor_ln779_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%and_ln779_15 = and i1 %icmp_ln879_30, %xor_ln779_15" [test_conv/src/test.cpp:106]   --->   Operation 554 'and' 'and_ln779_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%select_ln416_15 = select i1 %and_ln416_15, i1 %and_ln779_15, i1 %icmp_ln879_31" [test_conv/src/test.cpp:106]   --->   Operation 555 'select' 'select_ln416_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 556 [1/1] (0.80ns)   --->   "%and_ln781_15 = and i1 %and_ln416_15, %icmp_ln879_31" [test_conv/src/test.cpp:106]   --->   Operation 556 'and' 'and_ln781_15' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_15)   --->   "%xor_ln785_30 = xor i1 %select_ln777_15, true" [test_conv/src/test.cpp:106]   --->   Operation 557 'xor' 'xor_ln785_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_15)   --->   "%or_ln785_15 = or i1 %tmp_211, %xor_ln785_30" [test_conv/src/test.cpp:106]   --->   Operation 558 'or' 'or_ln785_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 559 [1/1] (0.80ns)   --->   "%xor_ln785_31 = xor i1 %tmp_207, true" [test_conv/src/test.cpp:106]   --->   Operation 559 'xor' 'xor_ln785_31' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_15)   --->   "%and_ln785_15 = and i1 %or_ln785_15, %xor_ln785_31" [test_conv/src/test.cpp:106]   --->   Operation 560 'and' 'and_ln785_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 561 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_30 = and i1 %tmp_211, %select_ln416_15" [test_conv/src/test.cpp:106]   --->   Operation 561 'and' 'and_ln786_30' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%or_ln786_15 = or i1 %and_ln781_15, %and_ln786_30" [test_conv/src/test.cpp:106]   --->   Operation 562 'or' 'or_ln786_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%xor_ln786_15 = xor i1 %or_ln786_15, true" [test_conv/src/test.cpp:106]   --->   Operation 563 'xor' 'xor_ln786_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 564 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_31 = and i1 %tmp_207, %xor_ln786_15" [test_conv/src/test.cpp:106]   --->   Operation 564 'and' 'and_ln786_31' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 565 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_15 = or i1 %and_ln786_31, %and_ln785_15" [test_conv/src/test.cpp:106]   --->   Operation 565 'or' 'or_ln340_15' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_6 = load i16* %fm_out_buff_V_addr_6, align 2" [test_conv/src/test.cpp:105]   --->   Operation 566 'load' 'fm_out_buff_V_load_6' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_7 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_18)   --->   "%select_ln102_6 = select i1 %select_ln96_2, i16 %tmp_42, i16 %fm_out_buff_V_load_6" [test_conv/src/test.cpp:102]   --->   Operation 567 'select' 'select_ln102_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_18)   --->   "%shl_ln728_17 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_6, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 568 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_18)   --->   "%sext_ln728_18 = sext i26 %shl_ln728_17 to i32" [test_conv/src/test.cpp:106]   --->   Operation 569 'sext' 'sext_ln728_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 570 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_18 = add i32 %mul_ln1118_18, %sext_ln728_18" [test_conv/src/test.cpp:106]   --->   Operation 570 'add' 'add_ln1192_18' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_18, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 571 'bitselect' 'tmp_225' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_18, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 572 'partselect' 'trunc_ln708_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_18, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 573 'bitselect' 'tmp_226' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln415_18 = zext i1 %tmp_227 to i16" [test_conv/src/test.cpp:106]   --->   Operation 574 'zext' 'zext_ln415_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 575 [1/1] (1.54ns)   --->   "%add_ln415_18 = add i16 %trunc_ln708_17, %zext_ln415_18" [test_conv/src/test.cpp:106]   --->   Operation 575 'add' 'add_ln415_18' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 576 'bitselect' 'tmp_228' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%xor_ln416_18 = xor i1 %tmp_228, true" [test_conv/src/test.cpp:106]   --->   Operation 577 'xor' 'xor_ln416_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 578 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_18 = and i1 %tmp_226, %xor_ln416_18" [test_conv/src/test.cpp:106]   --->   Operation 578 'and' 'and_ln416_18' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 579 'bitselect' 'tmp_229' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_43 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_18, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 580 'partselect' 'tmp_43' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 581 [1/1] (0.97ns)   --->   "%icmp_ln879_36 = icmp eq i5 %tmp_43, -1" [test_conv/src/test.cpp:106]   --->   Operation 581 'icmp' 'icmp_ln879_36' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_44 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_18, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 582 'partselect' 'tmp_44' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 583 [1/1] (1.07ns)   --->   "%icmp_ln879_37 = icmp eq i6 %tmp_44, -1" [test_conv/src/test.cpp:106]   --->   Operation 583 'icmp' 'icmp_ln879_37' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [1/1] (1.07ns)   --->   "%icmp_ln768_18 = icmp eq i6 %tmp_44, 0" [test_conv/src/test.cpp:106]   --->   Operation 584 'icmp' 'icmp_ln768_18' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_18, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 585 'bitselect' 'tmp_230' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%xor_ln779_18 = xor i1 %tmp_230, true" [test_conv/src/test.cpp:106]   --->   Operation 586 'xor' 'xor_ln779_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%and_ln779_18 = and i1 %icmp_ln879_36, %xor_ln779_18" [test_conv/src/test.cpp:106]   --->   Operation 587 'and' 'and_ln779_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%select_ln416_18 = select i1 %and_ln416_18, i1 %and_ln779_18, i1 %icmp_ln879_37" [test_conv/src/test.cpp:106]   --->   Operation 588 'select' 'select_ln416_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 589 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_36 = and i1 %tmp_229, %select_ln416_18" [test_conv/src/test.cpp:106]   --->   Operation 589 'and' 'and_ln786_36' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_7 = load i16* %fm_out_buff_V_addr_7, align 2" [test_conv/src/test.cpp:105]   --->   Operation 590 'load' 'fm_out_buff_V_load_7' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_7 : Operation 591 [1/2] (2.77ns)   --->   "%wt_buff_V_load_21 = load i16* %wt_buff_V_addr_21, align 2" [test_conv/src/test.cpp:106]   --->   Operation 591 'load' 'wt_buff_V_load_21' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_7 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i16 %wt_buff_V_load_21 to i32" [test_conv/src/test.cpp:106]   --->   Operation 592 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 593 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul nsw i32 %sext_ln1116, %sext_ln1118_21" [test_conv/src/test.cpp:106]   --->   Operation 593 'mul' 'mul_ln1118_21' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_21, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 594 'bitselect' 'tmp_245' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 595 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_8 = load i16* %fm_out_buff_V_addr_8, align 2" [test_conv/src/test.cpp:105]   --->   Operation 595 'load' 'fm_out_buff_V_load_8' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_7 : Operation 596 [1/2] (2.77ns)   --->   "%wt_buff_V_load_24 = load i16* %wt_buff_V_addr_24, align 2" [test_conv/src/test.cpp:106]   --->   Operation 596 'load' 'wt_buff_V_load_24' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_7 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i16 %wt_buff_V_load_24 to i32" [test_conv/src/test.cpp:106]   --->   Operation 597 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 598 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul nsw i32 %sext_ln1116, %sext_ln1118_24" [test_conv/src/test.cpp:106]   --->   Operation 598 'mul' 'mul_ln1118_24' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_24, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 599 'bitselect' 'tmp_263' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 600 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_9 = load i16* %fm_out_buff_V_addr_9, align 2" [test_conv/src/test.cpp:105]   --->   Operation 600 'load' 'fm_out_buff_V_load_9' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_7 : Operation 601 [2/2] (2.77ns)   --->   "%wt_buff_V_load_27 = load i16* %wt_buff_V_addr_27, align 2" [test_conv/src/test.cpp:106]   --->   Operation 601 'load' 'wt_buff_V_load_27' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_7 : Operation 602 [2/2] (2.77ns)   --->   "%wt_buff_V_load_30 = load i16* %wt_buff_V_addr_30, align 2" [test_conv/src/test.cpp:106]   --->   Operation 602 'load' 'wt_buff_V_load_30' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 8 <SV = 7> <Delay = 8.32>
ST_8 : Operation 603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_28 = add i10 -431, %sext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 603 'add' 'add_ln1117_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_31 = add i10 -284, %sext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 604 'add' 'add_ln1117_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 605 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_75 = add i10 %zext_ln96_4, %add_ln1117_28" [test_conv/src/test.cpp:106]   --->   Operation 605 'add' 'add_ln1117_75' <Predicate = (!icmp_ln95)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1117_10 = sext i10 %add_ln1117_75 to i11" [test_conv/src/test.cpp:106]   --->   Operation 606 'sext' 'sext_ln1117_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln1117_34 = zext i11 %sext_ln1117_10 to i64" [test_conv/src/test.cpp:106]   --->   Operation 607 'zext' 'zext_ln1117_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 608 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_33 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_34" [test_conv/src/test.cpp:106]   --->   Operation 608 'getelementptr' 'wt_buff_V_addr_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 609 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_78 = add i10 %zext_ln96_4, %add_ln1117_31" [test_conv/src/test.cpp:106]   --->   Operation 609 'add' 'add_ln1117_78' <Predicate = (!icmp_ln95)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1117_13 = sext i10 %add_ln1117_78 to i11" [test_conv/src/test.cpp:106]   --->   Operation 610 'sext' 'sext_ln1117_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln1117_37 = zext i11 %sext_ln1117_13 to i64" [test_conv/src/test.cpp:106]   --->   Operation 611 'zext' 'zext_ln1117_37' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 612 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_36 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_37" [test_conv/src/test.cpp:106]   --->   Operation 612 'getelementptr' 'wt_buff_V_addr_36' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_23 = add i15 7840, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 613 'add' 'add_ln203_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_24 = add i15 8624, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 614 'add' 'add_ln203_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 615 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln203_39 = add i15 %zext_ln203_8, %add_ln203_23" [test_conv/src/test.cpp:107]   --->   Operation 615 'add' 'add_ln203_39' <Predicate = (!icmp_ln95)> <Delay = 3.15> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i15 %add_ln203_39 to i64" [test_conv/src/test.cpp:107]   --->   Operation 616 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_10 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_19" [test_conv/src/test.cpp:107]   --->   Operation 617 'getelementptr' 'fm_out_buff_V_addr_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 618 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln203_40 = add i15 %zext_ln203_8, %add_ln203_24" [test_conv/src/test.cpp:107]   --->   Operation 618 'add' 'add_ln203_40' <Predicate = (!icmp_ln95)> <Delay = 3.15> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln203_20 = zext i15 %add_ln203_40 to i64" [test_conv/src/test.cpp:107]   --->   Operation 619 'zext' 'zext_ln203_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_11 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_20" [test_conv/src/test.cpp:107]   --->   Operation 620 'getelementptr' 'fm_out_buff_V_addr_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_18)   --->   "%select_ln777_18 = select i1 %and_ln416_18, i1 %icmp_ln879_37, i1 %icmp_ln768_18" [test_conv/src/test.cpp:106]   --->   Operation 621 'select' 'select_ln777_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 622 [1/1] (0.80ns)   --->   "%and_ln781_18 = and i1 %and_ln416_18, %icmp_ln879_37" [test_conv/src/test.cpp:106]   --->   Operation 622 'and' 'and_ln781_18' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_18)   --->   "%xor_ln785_36 = xor i1 %select_ln777_18, true" [test_conv/src/test.cpp:106]   --->   Operation 623 'xor' 'xor_ln785_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_18)   --->   "%or_ln785_18 = or i1 %tmp_229, %xor_ln785_36" [test_conv/src/test.cpp:106]   --->   Operation 624 'or' 'or_ln785_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 625 [1/1] (0.80ns)   --->   "%xor_ln785_37 = xor i1 %tmp_225, true" [test_conv/src/test.cpp:106]   --->   Operation 625 'xor' 'xor_ln785_37' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_18)   --->   "%and_ln785_18 = and i1 %or_ln785_18, %xor_ln785_37" [test_conv/src/test.cpp:106]   --->   Operation 626 'and' 'and_ln785_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_37)   --->   "%or_ln786_18 = or i1 %and_ln781_18, %and_ln786_36" [test_conv/src/test.cpp:106]   --->   Operation 627 'or' 'or_ln786_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_37)   --->   "%xor_ln786_18 = xor i1 %or_ln786_18, true" [test_conv/src/test.cpp:106]   --->   Operation 628 'xor' 'xor_ln786_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 629 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_37 = and i1 %tmp_225, %xor_ln786_18" [test_conv/src/test.cpp:106]   --->   Operation 629 'and' 'and_ln786_37' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 630 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_18 = or i1 %and_ln786_37, %and_ln785_18" [test_conv/src/test.cpp:106]   --->   Operation 630 'or' 'or_ln340_18' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_21)   --->   "%select_ln102_7 = select i1 %select_ln96_2, i16 %tmp_49, i16 %fm_out_buff_V_load_7" [test_conv/src/test.cpp:102]   --->   Operation 631 'select' 'select_ln102_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_21)   --->   "%shl_ln728_20 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_7, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 632 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_21)   --->   "%sext_ln728_21 = sext i26 %shl_ln728_20 to i32" [test_conv/src/test.cpp:106]   --->   Operation 633 'sext' 'sext_ln728_21' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 634 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_21 = add i32 %mul_ln1118_21, %sext_ln728_21" [test_conv/src/test.cpp:106]   --->   Operation 634 'add' 'add_ln1192_21' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_21, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 635 'bitselect' 'tmp_243' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_21, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 636 'partselect' 'trunc_ln708_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_21, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 637 'bitselect' 'tmp_244' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln415_21 = zext i1 %tmp_245 to i16" [test_conv/src/test.cpp:106]   --->   Operation 638 'zext' 'zext_ln415_21' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 639 [1/1] (1.54ns)   --->   "%add_ln415_21 = add i16 %trunc_ln708_20, %zext_ln415_21" [test_conv/src/test.cpp:106]   --->   Operation 639 'add' 'add_ln415_21' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 640 'bitselect' 'tmp_246' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%xor_ln416_21 = xor i1 %tmp_246, true" [test_conv/src/test.cpp:106]   --->   Operation 641 'xor' 'xor_ln416_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 642 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_21 = and i1 %tmp_244, %xor_ln416_21" [test_conv/src/test.cpp:106]   --->   Operation 642 'and' 'and_ln416_21' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 643 'bitselect' 'tmp_247' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_50 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_21, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 644 'partselect' 'tmp_50' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 645 [1/1] (0.97ns)   --->   "%icmp_ln879_42 = icmp eq i5 %tmp_50, -1" [test_conv/src/test.cpp:106]   --->   Operation 645 'icmp' 'icmp_ln879_42' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_51 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_21, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 646 'partselect' 'tmp_51' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 647 [1/1] (1.07ns)   --->   "%icmp_ln879_43 = icmp eq i6 %tmp_51, -1" [test_conv/src/test.cpp:106]   --->   Operation 647 'icmp' 'icmp_ln879_43' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 648 [1/1] (1.07ns)   --->   "%icmp_ln768_21 = icmp eq i6 %tmp_51, 0" [test_conv/src/test.cpp:106]   --->   Operation 648 'icmp' 'icmp_ln768_21' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%select_ln777_21 = select i1 %and_ln416_21, i1 %icmp_ln879_43, i1 %icmp_ln768_21" [test_conv/src/test.cpp:106]   --->   Operation 649 'select' 'select_ln777_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_21, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 650 'bitselect' 'tmp_248' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%xor_ln779_21 = xor i1 %tmp_248, true" [test_conv/src/test.cpp:106]   --->   Operation 651 'xor' 'xor_ln779_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%and_ln779_21 = and i1 %icmp_ln879_42, %xor_ln779_21" [test_conv/src/test.cpp:106]   --->   Operation 652 'and' 'and_ln779_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%select_ln416_21 = select i1 %and_ln416_21, i1 %and_ln779_21, i1 %icmp_ln879_43" [test_conv/src/test.cpp:106]   --->   Operation 653 'select' 'select_ln416_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 654 [1/1] (0.80ns)   --->   "%and_ln781_21 = and i1 %and_ln416_21, %icmp_ln879_43" [test_conv/src/test.cpp:106]   --->   Operation 654 'and' 'and_ln781_21' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%xor_ln785_42 = xor i1 %select_ln777_21, true" [test_conv/src/test.cpp:106]   --->   Operation 655 'xor' 'xor_ln785_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%or_ln785_21 = or i1 %tmp_247, %xor_ln785_42" [test_conv/src/test.cpp:106]   --->   Operation 656 'or' 'or_ln785_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [1/1] (0.80ns)   --->   "%xor_ln785_43 = xor i1 %tmp_243, true" [test_conv/src/test.cpp:106]   --->   Operation 657 'xor' 'xor_ln785_43' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%and_ln785_21 = and i1 %or_ln785_21, %xor_ln785_43" [test_conv/src/test.cpp:106]   --->   Operation 658 'and' 'and_ln785_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 659 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_42 = and i1 %tmp_247, %select_ln416_21" [test_conv/src/test.cpp:106]   --->   Operation 659 'and' 'and_ln786_42' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%or_ln786_21 = or i1 %and_ln781_21, %and_ln786_42" [test_conv/src/test.cpp:106]   --->   Operation 660 'or' 'or_ln786_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%xor_ln786_21 = xor i1 %or_ln786_21, true" [test_conv/src/test.cpp:106]   --->   Operation 661 'xor' 'xor_ln786_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 662 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_43 = and i1 %tmp_243, %xor_ln786_21" [test_conv/src/test.cpp:106]   --->   Operation 662 'and' 'and_ln786_43' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 663 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_21 = or i1 %and_ln786_43, %and_ln785_21" [test_conv/src/test.cpp:106]   --->   Operation 663 'or' 'or_ln340_21' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 664 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_8 = load i16* %fm_out_buff_V_addr_8, align 2" [test_conv/src/test.cpp:105]   --->   Operation 664 'load' 'fm_out_buff_V_load_8' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_8 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_24)   --->   "%select_ln102_8 = select i1 %select_ln96_2, i16 %tmp_56, i16 %fm_out_buff_V_load_8" [test_conv/src/test.cpp:102]   --->   Operation 665 'select' 'select_ln102_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_24)   --->   "%shl_ln728_23 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_8, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 666 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_24)   --->   "%sext_ln728_24 = sext i26 %shl_ln728_23 to i32" [test_conv/src/test.cpp:106]   --->   Operation 667 'sext' 'sext_ln728_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 668 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_24 = add i32 %mul_ln1118_24, %sext_ln728_24" [test_conv/src/test.cpp:106]   --->   Operation 668 'add' 'add_ln1192_24' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_24, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 669 'bitselect' 'tmp_261' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_24, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 670 'partselect' 'trunc_ln708_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_24, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 671 'bitselect' 'tmp_262' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln415_24 = zext i1 %tmp_263 to i16" [test_conv/src/test.cpp:106]   --->   Operation 672 'zext' 'zext_ln415_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 673 [1/1] (1.54ns)   --->   "%add_ln415_24 = add i16 %trunc_ln708_23, %zext_ln415_24" [test_conv/src/test.cpp:106]   --->   Operation 673 'add' 'add_ln415_24' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_24, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 674 'bitselect' 'tmp_264' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%xor_ln416_24 = xor i1 %tmp_264, true" [test_conv/src/test.cpp:106]   --->   Operation 675 'xor' 'xor_ln416_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 676 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_24 = and i1 %tmp_262, %xor_ln416_24" [test_conv/src/test.cpp:106]   --->   Operation 676 'and' 'and_ln416_24' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_24, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 677 'bitselect' 'tmp_265' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_57 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_24, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 678 'partselect' 'tmp_57' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 679 [1/1] (0.97ns)   --->   "%icmp_ln879_48 = icmp eq i5 %tmp_57, -1" [test_conv/src/test.cpp:106]   --->   Operation 679 'icmp' 'icmp_ln879_48' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_58 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_24, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 680 'partselect' 'tmp_58' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 681 [1/1] (1.07ns)   --->   "%icmp_ln879_49 = icmp eq i6 %tmp_58, -1" [test_conv/src/test.cpp:106]   --->   Operation 681 'icmp' 'icmp_ln879_49' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 682 [1/1] (1.07ns)   --->   "%icmp_ln768_24 = icmp eq i6 %tmp_58, 0" [test_conv/src/test.cpp:106]   --->   Operation 682 'icmp' 'icmp_ln768_24' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_24, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 683 'bitselect' 'tmp_266' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%xor_ln779_24 = xor i1 %tmp_266, true" [test_conv/src/test.cpp:106]   --->   Operation 684 'xor' 'xor_ln779_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%and_ln779_24 = and i1 %icmp_ln879_48, %xor_ln779_24" [test_conv/src/test.cpp:106]   --->   Operation 685 'and' 'and_ln779_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%select_ln416_24 = select i1 %and_ln416_24, i1 %and_ln779_24, i1 %icmp_ln879_49" [test_conv/src/test.cpp:106]   --->   Operation 686 'select' 'select_ln416_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 687 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_48 = and i1 %tmp_265, %select_ln416_24" [test_conv/src/test.cpp:106]   --->   Operation 687 'and' 'and_ln786_48' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 688 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_9 = load i16* %fm_out_buff_V_addr_9, align 2" [test_conv/src/test.cpp:105]   --->   Operation 688 'load' 'fm_out_buff_V_load_9' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_8 : Operation 689 [1/2] (2.77ns)   --->   "%wt_buff_V_load_27 = load i16* %wt_buff_V_addr_27, align 2" [test_conv/src/test.cpp:106]   --->   Operation 689 'load' 'wt_buff_V_load_27' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_8 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i16 %wt_buff_V_load_27 to i32" [test_conv/src/test.cpp:106]   --->   Operation 690 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 691 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_27 = mul nsw i32 %sext_ln1116, %sext_ln1118_27" [test_conv/src/test.cpp:106]   --->   Operation 691 'mul' 'mul_ln1118_27' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_27, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 692 'bitselect' 'tmp_281' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 693 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_10 = load i16* %fm_out_buff_V_addr_10, align 2" [test_conv/src/test.cpp:105]   --->   Operation 693 'load' 'fm_out_buff_V_load_10' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_8 : Operation 694 [1/2] (2.77ns)   --->   "%wt_buff_V_load_30 = load i16* %wt_buff_V_addr_30, align 2" [test_conv/src/test.cpp:106]   --->   Operation 694 'load' 'wt_buff_V_load_30' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_8 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i16 %wt_buff_V_load_30 to i32" [test_conv/src/test.cpp:106]   --->   Operation 695 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 696 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_30 = mul nsw i32 %sext_ln1116, %sext_ln1118_30" [test_conv/src/test.cpp:106]   --->   Operation 696 'mul' 'mul_ln1118_30' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_30, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 697 'bitselect' 'tmp_299' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 698 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_11 = load i16* %fm_out_buff_V_addr_11, align 2" [test_conv/src/test.cpp:105]   --->   Operation 698 'load' 'fm_out_buff_V_load_11' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_8 : Operation 699 [2/2] (2.77ns)   --->   "%wt_buff_V_load_33 = load i16* %wt_buff_V_addr_33, align 2" [test_conv/src/test.cpp:106]   --->   Operation 699 'load' 'wt_buff_V_load_33' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_8 : Operation 700 [2/2] (2.77ns)   --->   "%wt_buff_V_load_36 = load i16* %wt_buff_V_addr_36, align 2" [test_conv/src/test.cpp:106]   --->   Operation 700 'load' 'wt_buff_V_load_36' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 9 <SV = 8> <Delay = 8.32>
ST_9 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i7 %sub_ln1117 to i12" [test_conv/src/test.cpp:106]   --->   Operation 701 'sext' 'sext_ln1117' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_34 = add i9 -137, %sext_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 702 'add' 'add_ln1117_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_36 = add i12 -2038, %sext_ln1117" [test_conv/src/test.cpp:106]   --->   Operation 703 'add' 'add_ln1117_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i3 %select_ln96_1 to i12" [test_conv/src/test.cpp:96]   --->   Operation 704 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 705 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_81 = add i9 %zext_ln96_3, %add_ln1117_34" [test_conv/src/test.cpp:106]   --->   Operation 705 'add' 'add_ln1117_81' <Predicate = (!icmp_ln95)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln1117_16 = sext i9 %add_ln1117_81 to i11" [test_conv/src/test.cpp:106]   --->   Operation 706 'sext' 'sext_ln1117_16' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln1117_40 = zext i11 %sext_ln1117_16 to i64" [test_conv/src/test.cpp:106]   --->   Operation 707 'zext' 'zext_ln1117_40' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 708 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_39 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_40" [test_conv/src/test.cpp:106]   --->   Operation 708 'getelementptr' 'wt_buff_V_addr_39' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 709 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln1117_84 = add i12 %zext_ln96_1, %add_ln1117_36" [test_conv/src/test.cpp:106]   --->   Operation 709 'add' 'add_ln1117_84' <Predicate = (!icmp_ln95)> <Delay = 3.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln1117_43 = zext i12 %add_ln1117_84 to i64" [test_conv/src/test.cpp:106]   --->   Operation 710 'zext' 'zext_ln1117_43' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 711 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_42 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_43" [test_conv/src/test.cpp:106]   --->   Operation 711 'getelementptr' 'wt_buff_V_addr_42' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_25 = add i15 9408, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 712 'add' 'add_ln203_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_26 = add i15 10192, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 713 'add' 'add_ln203_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_27 = add i15 10976, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 714 'add' 'add_ln203_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_28 = add i15 11760, %sub_ln203" [test_conv/src/test.cpp:107]   --->   Operation 715 'add' 'add_ln203_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 716 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln203_41 = add i15 %zext_ln203_8, %add_ln203_25" [test_conv/src/test.cpp:107]   --->   Operation 716 'add' 'add_ln203_41' <Predicate = (!icmp_ln95)> <Delay = 3.15> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln203_21 = zext i15 %add_ln203_41 to i64" [test_conv/src/test.cpp:107]   --->   Operation 717 'zext' 'zext_ln203_21' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 718 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_12 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_21" [test_conv/src/test.cpp:107]   --->   Operation 718 'getelementptr' 'fm_out_buff_V_addr_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 719 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln203_42 = add i15 %zext_ln203_8, %add_ln203_26" [test_conv/src/test.cpp:107]   --->   Operation 719 'add' 'add_ln203_42' <Predicate = (!icmp_ln95)> <Delay = 3.15> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln203_22 = zext i15 %add_ln203_42 to i64" [test_conv/src/test.cpp:107]   --->   Operation 720 'zext' 'zext_ln203_22' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 721 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_13 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_22" [test_conv/src/test.cpp:107]   --->   Operation 721 'getelementptr' 'fm_out_buff_V_addr_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 722 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln203_43 = add i15 %zext_ln203_8, %add_ln203_27" [test_conv/src/test.cpp:107]   --->   Operation 722 'add' 'add_ln203_43' <Predicate = (!icmp_ln95)> <Delay = 3.15> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln203_23 = zext i15 %add_ln203_43 to i64" [test_conv/src/test.cpp:107]   --->   Operation 723 'zext' 'zext_ln203_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 724 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_14 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_23" [test_conv/src/test.cpp:107]   --->   Operation 724 'getelementptr' 'fm_out_buff_V_addr_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 725 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%add_ln203_44 = add i15 %zext_ln203_8, %add_ln203_28" [test_conv/src/test.cpp:107]   --->   Operation 725 'add' 'add_ln203_44' <Predicate = (!icmp_ln95)> <Delay = 3.15> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln203_24 = zext i15 %add_ln203_44 to i64" [test_conv/src/test.cpp:107]   --->   Operation 726 'zext' 'zext_ln203_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 727 [1/1] (0.00ns)   --->   "%fm_out_buff_V_addr_15 = getelementptr [12544 x i16]* %fm_out_buff_V, i64 0, i64 %zext_ln203_24" [test_conv/src/test.cpp:107]   --->   Operation 727 'getelementptr' 'fm_out_buff_V_addr_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%select_ln777_24 = select i1 %and_ln416_24, i1 %icmp_ln879_49, i1 %icmp_ln768_24" [test_conv/src/test.cpp:106]   --->   Operation 728 'select' 'select_ln777_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 729 [1/1] (0.80ns)   --->   "%and_ln781_24 = and i1 %and_ln416_24, %icmp_ln879_49" [test_conv/src/test.cpp:106]   --->   Operation 729 'and' 'and_ln781_24' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%xor_ln785_48 = xor i1 %select_ln777_24, true" [test_conv/src/test.cpp:106]   --->   Operation 730 'xor' 'xor_ln785_48' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%or_ln785_24 = or i1 %tmp_265, %xor_ln785_48" [test_conv/src/test.cpp:106]   --->   Operation 731 'or' 'or_ln785_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 732 [1/1] (0.80ns)   --->   "%xor_ln785_49 = xor i1 %tmp_261, true" [test_conv/src/test.cpp:106]   --->   Operation 732 'xor' 'xor_ln785_49' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_24)   --->   "%and_ln785_24 = and i1 %or_ln785_24, %xor_ln785_49" [test_conv/src/test.cpp:106]   --->   Operation 733 'and' 'and_ln785_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%or_ln786_24 = or i1 %and_ln781_24, %and_ln786_48" [test_conv/src/test.cpp:106]   --->   Operation 734 'or' 'or_ln786_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%xor_ln786_24 = xor i1 %or_ln786_24, true" [test_conv/src/test.cpp:106]   --->   Operation 735 'xor' 'xor_ln786_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 736 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_49 = and i1 %tmp_261, %xor_ln786_24" [test_conv/src/test.cpp:106]   --->   Operation 736 'and' 'and_ln786_49' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 737 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_24 = or i1 %and_ln786_49, %and_ln785_24" [test_conv/src/test.cpp:106]   --->   Operation 737 'or' 'or_ln340_24' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_27)   --->   "%select_ln102_9 = select i1 %select_ln96_2, i16 %tmp_63, i16 %fm_out_buff_V_load_9" [test_conv/src/test.cpp:102]   --->   Operation 738 'select' 'select_ln102_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_27)   --->   "%shl_ln728_26 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_9, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 739 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_27)   --->   "%sext_ln728_27 = sext i26 %shl_ln728_26 to i32" [test_conv/src/test.cpp:106]   --->   Operation 740 'sext' 'sext_ln728_27' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 741 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_27 = add i32 %mul_ln1118_27, %sext_ln728_27" [test_conv/src/test.cpp:106]   --->   Operation 741 'add' 'add_ln1192_27' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 742 'bitselect' 'tmp_279' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_27, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 743 'partselect' 'trunc_ln708_26' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_27, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 744 'bitselect' 'tmp_280' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln415_27 = zext i1 %tmp_281 to i16" [test_conv/src/test.cpp:106]   --->   Operation 745 'zext' 'zext_ln415_27' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 746 [1/1] (1.54ns)   --->   "%add_ln415_27 = add i16 %trunc_ln708_26, %zext_ln415_27" [test_conv/src/test.cpp:106]   --->   Operation 746 'add' 'add_ln415_27' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_27, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 747 'bitselect' 'tmp_282' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%xor_ln416_27 = xor i1 %tmp_282, true" [test_conv/src/test.cpp:106]   --->   Operation 748 'xor' 'xor_ln416_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 749 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_27 = and i1 %tmp_280, %xor_ln416_27" [test_conv/src/test.cpp:106]   --->   Operation 749 'and' 'and_ln416_27' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_27, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 750 'bitselect' 'tmp_283' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_27, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 751 'partselect' 'tmp_64' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 752 [1/1] (0.97ns)   --->   "%icmp_ln879_54 = icmp eq i5 %tmp_64, -1" [test_conv/src/test.cpp:106]   --->   Operation 752 'icmp' 'icmp_ln879_54' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_65 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_27, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 753 'partselect' 'tmp_65' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 754 [1/1] (1.07ns)   --->   "%icmp_ln879_55 = icmp eq i6 %tmp_65, -1" [test_conv/src/test.cpp:106]   --->   Operation 754 'icmp' 'icmp_ln879_55' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 755 [1/1] (1.07ns)   --->   "%icmp_ln768_27 = icmp eq i6 %tmp_65, 0" [test_conv/src/test.cpp:106]   --->   Operation 755 'icmp' 'icmp_ln768_27' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_27)   --->   "%select_ln777_27 = select i1 %and_ln416_27, i1 %icmp_ln879_55, i1 %icmp_ln768_27" [test_conv/src/test.cpp:106]   --->   Operation 756 'select' 'select_ln777_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_27, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 757 'bitselect' 'tmp_284' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%xor_ln779_27 = xor i1 %tmp_284, true" [test_conv/src/test.cpp:106]   --->   Operation 758 'xor' 'xor_ln779_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%and_ln779_27 = and i1 %icmp_ln879_54, %xor_ln779_27" [test_conv/src/test.cpp:106]   --->   Operation 759 'and' 'and_ln779_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%select_ln416_27 = select i1 %and_ln416_27, i1 %and_ln779_27, i1 %icmp_ln879_55" [test_conv/src/test.cpp:106]   --->   Operation 760 'select' 'select_ln416_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 761 [1/1] (0.80ns)   --->   "%and_ln781_27 = and i1 %and_ln416_27, %icmp_ln879_55" [test_conv/src/test.cpp:106]   --->   Operation 761 'and' 'and_ln781_27' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_27)   --->   "%xor_ln785_54 = xor i1 %select_ln777_27, true" [test_conv/src/test.cpp:106]   --->   Operation 762 'xor' 'xor_ln785_54' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_27)   --->   "%or_ln785_27 = or i1 %tmp_283, %xor_ln785_54" [test_conv/src/test.cpp:106]   --->   Operation 763 'or' 'or_ln785_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 764 [1/1] (0.80ns)   --->   "%xor_ln785_55 = xor i1 %tmp_279, true" [test_conv/src/test.cpp:106]   --->   Operation 764 'xor' 'xor_ln785_55' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_27)   --->   "%and_ln785_27 = and i1 %or_ln785_27, %xor_ln785_55" [test_conv/src/test.cpp:106]   --->   Operation 765 'and' 'and_ln785_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 766 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_54 = and i1 %tmp_283, %select_ln416_27" [test_conv/src/test.cpp:106]   --->   Operation 766 'and' 'and_ln786_54' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%or_ln786_27 = or i1 %and_ln781_27, %and_ln786_54" [test_conv/src/test.cpp:106]   --->   Operation 767 'or' 'or_ln786_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%xor_ln786_27 = xor i1 %or_ln786_27, true" [test_conv/src/test.cpp:106]   --->   Operation 768 'xor' 'xor_ln786_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 769 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_55 = and i1 %tmp_279, %xor_ln786_27" [test_conv/src/test.cpp:106]   --->   Operation 769 'and' 'and_ln786_55' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 770 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_27 = or i1 %and_ln786_55, %and_ln785_27" [test_conv/src/test.cpp:106]   --->   Operation 770 'or' 'or_ln340_27' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 771 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_10 = load i16* %fm_out_buff_V_addr_10, align 2" [test_conv/src/test.cpp:105]   --->   Operation 771 'load' 'fm_out_buff_V_load_10' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_30)   --->   "%select_ln102_10 = select i1 %select_ln96_2, i16 %tmp_70, i16 %fm_out_buff_V_load_10" [test_conv/src/test.cpp:102]   --->   Operation 772 'select' 'select_ln102_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_30)   --->   "%shl_ln728_29 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_10, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 773 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_30)   --->   "%sext_ln728_30 = sext i26 %shl_ln728_29 to i32" [test_conv/src/test.cpp:106]   --->   Operation 774 'sext' 'sext_ln728_30' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 775 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_30 = add i32 %mul_ln1118_30, %sext_ln728_30" [test_conv/src/test.cpp:106]   --->   Operation 775 'add' 'add_ln1192_30' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_30, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 776 'bitselect' 'tmp_297' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_30, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 777 'partselect' 'trunc_ln708_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_30, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 778 'bitselect' 'tmp_298' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln415_30 = zext i1 %tmp_299 to i16" [test_conv/src/test.cpp:106]   --->   Operation 779 'zext' 'zext_ln415_30' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 780 [1/1] (1.54ns)   --->   "%add_ln415_30 = add i16 %trunc_ln708_29, %zext_ln415_30" [test_conv/src/test.cpp:106]   --->   Operation 780 'add' 'add_ln415_30' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_30, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 781 'bitselect' 'tmp_300' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%xor_ln416_30 = xor i1 %tmp_300, true" [test_conv/src/test.cpp:106]   --->   Operation 782 'xor' 'xor_ln416_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 783 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_30 = and i1 %tmp_298, %xor_ln416_30" [test_conv/src/test.cpp:106]   --->   Operation 783 'and' 'and_ln416_30' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_30, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 784 'bitselect' 'tmp_301' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_71 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_30, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 785 'partselect' 'tmp_71' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 786 [1/1] (0.97ns)   --->   "%icmp_ln879_60 = icmp eq i5 %tmp_71, -1" [test_conv/src/test.cpp:106]   --->   Operation 786 'icmp' 'icmp_ln879_60' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_72 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_30, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 787 'partselect' 'tmp_72' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 788 [1/1] (1.07ns)   --->   "%icmp_ln879_61 = icmp eq i6 %tmp_72, -1" [test_conv/src/test.cpp:106]   --->   Operation 788 'icmp' 'icmp_ln879_61' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 789 [1/1] (1.07ns)   --->   "%icmp_ln768_30 = icmp eq i6 %tmp_72, 0" [test_conv/src/test.cpp:106]   --->   Operation 789 'icmp' 'icmp_ln768_30' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_60)   --->   "%tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_30, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 790 'bitselect' 'tmp_302' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_60)   --->   "%xor_ln779_30 = xor i1 %tmp_302, true" [test_conv/src/test.cpp:106]   --->   Operation 791 'xor' 'xor_ln779_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_60)   --->   "%and_ln779_30 = and i1 %icmp_ln879_60, %xor_ln779_30" [test_conv/src/test.cpp:106]   --->   Operation 792 'and' 'and_ln779_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_60)   --->   "%select_ln416_30 = select i1 %and_ln416_30, i1 %and_ln779_30, i1 %icmp_ln879_61" [test_conv/src/test.cpp:106]   --->   Operation 793 'select' 'select_ln416_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 794 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_60 = and i1 %tmp_301, %select_ln416_30" [test_conv/src/test.cpp:106]   --->   Operation 794 'and' 'and_ln786_60' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 795 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_11 = load i16* %fm_out_buff_V_addr_11, align 2" [test_conv/src/test.cpp:105]   --->   Operation 795 'load' 'fm_out_buff_V_load_11' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 796 [1/2] (2.77ns)   --->   "%wt_buff_V_load_33 = load i16* %wt_buff_V_addr_33, align 2" [test_conv/src/test.cpp:106]   --->   Operation 796 'load' 'wt_buff_V_load_33' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i16 %wt_buff_V_load_33 to i32" [test_conv/src/test.cpp:106]   --->   Operation 797 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 798 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_33 = mul nsw i32 %sext_ln1116, %sext_ln1118_33" [test_conv/src/test.cpp:106]   --->   Operation 798 'mul' 'mul_ln1118_33' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_33, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 799 'bitselect' 'tmp_317' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 800 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_12 = load i16* %fm_out_buff_V_addr_12, align 2" [test_conv/src/test.cpp:105]   --->   Operation 800 'load' 'fm_out_buff_V_load_12' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 801 [1/2] (2.77ns)   --->   "%wt_buff_V_load_36 = load i16* %wt_buff_V_addr_36, align 2" [test_conv/src/test.cpp:106]   --->   Operation 801 'load' 'wt_buff_V_load_36' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i16 %wt_buff_V_load_36 to i32" [test_conv/src/test.cpp:106]   --->   Operation 802 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 803 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_36 = mul nsw i32 %sext_ln1116, %sext_ln1118_36" [test_conv/src/test.cpp:106]   --->   Operation 803 'mul' 'mul_ln1118_36' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_36, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 804 'bitselect' 'tmp_335' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_9 : Operation 805 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_13 = load i16* %fm_out_buff_V_addr_13, align 2" [test_conv/src/test.cpp:105]   --->   Operation 805 'load' 'fm_out_buff_V_load_13' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 806 [2/2] (2.77ns)   --->   "%wt_buff_V_load_39 = load i16* %wt_buff_V_addr_39, align 2" [test_conv/src/test.cpp:106]   --->   Operation 806 'load' 'wt_buff_V_load_39' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 807 [2/2] (2.77ns)   --->   "%wt_buff_V_load_42 = load i16* %wt_buff_V_addr_42, align 2" [test_conv/src/test.cpp:106]   --->   Operation 807 'load' 'wt_buff_V_load_42' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 10 <SV = 9> <Delay = 8.32>
ST_10 : Operation 808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117 = add i7 49, %sub_ln1117" [test_conv/src/test.cpp:106]   --->   Operation 808 'add' 'add_ln1117' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_39 = add i12 -1891, %sext_ln1117" [test_conv/src/test.cpp:106]   --->   Operation 809 'add' 'add_ln1117_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln96_7 = zext i3 %select_ln96_1 to i7" [test_conv/src/test.cpp:96]   --->   Operation 810 'zext' 'zext_ln96_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 811 [1/1] (2.90ns) (root node of TernaryAdder)   --->   "%add_ln1117_43 = add i7 %zext_ln96_7, %add_ln1117" [test_conv/src/test.cpp:106]   --->   Operation 811 'add' 'add_ln1117_43' <Predicate = (!icmp_ln95)> <Delay = 2.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i7 %add_ln1117_43 to i64" [test_conv/src/test.cpp:106]   --->   Operation 812 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 813 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_1 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 813 'getelementptr' 'wt_buff_V_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 814 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln1117_87 = add i12 %zext_ln96_1, %add_ln1117_39" [test_conv/src/test.cpp:106]   --->   Operation 814 'add' 'add_ln1117_87' <Predicate = (!icmp_ln95)> <Delay = 3.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln1117_46 = zext i12 %add_ln1117_87 to i64" [test_conv/src/test.cpp:106]   --->   Operation 815 'zext' 'zext_ln1117_46' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 816 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_45 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_46" [test_conv/src/test.cpp:106]   --->   Operation 816 'getelementptr' 'wt_buff_V_addr_45' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 817 [2/2] (2.77ns)   --->   "%wt_buff_V_load_1 = load i16* %wt_buff_V_addr_1, align 2" [test_conv/src/test.cpp:106]   --->   Operation 817 'load' 'wt_buff_V_load_1' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_10 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_30)   --->   "%select_ln777_30 = select i1 %and_ln416_30, i1 %icmp_ln879_61, i1 %icmp_ln768_30" [test_conv/src/test.cpp:106]   --->   Operation 818 'select' 'select_ln777_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 819 [1/1] (0.80ns)   --->   "%and_ln781_30 = and i1 %and_ln416_30, %icmp_ln879_61" [test_conv/src/test.cpp:106]   --->   Operation 819 'and' 'and_ln781_30' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_30)   --->   "%xor_ln785_60 = xor i1 %select_ln777_30, true" [test_conv/src/test.cpp:106]   --->   Operation 820 'xor' 'xor_ln785_60' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_30)   --->   "%or_ln785_30 = or i1 %tmp_301, %xor_ln785_60" [test_conv/src/test.cpp:106]   --->   Operation 821 'or' 'or_ln785_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 822 [1/1] (0.80ns)   --->   "%xor_ln785_61 = xor i1 %tmp_297, true" [test_conv/src/test.cpp:106]   --->   Operation 822 'xor' 'xor_ln785_61' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_30)   --->   "%and_ln785_30 = and i1 %or_ln785_30, %xor_ln785_61" [test_conv/src/test.cpp:106]   --->   Operation 823 'and' 'and_ln785_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_61)   --->   "%or_ln786_30 = or i1 %and_ln781_30, %and_ln786_60" [test_conv/src/test.cpp:106]   --->   Operation 824 'or' 'or_ln786_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_61)   --->   "%xor_ln786_30 = xor i1 %or_ln786_30, true" [test_conv/src/test.cpp:106]   --->   Operation 825 'xor' 'xor_ln786_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 826 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_61 = and i1 %tmp_297, %xor_ln786_30" [test_conv/src/test.cpp:106]   --->   Operation 826 'and' 'and_ln786_61' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 827 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_30 = or i1 %and_ln786_61, %and_ln785_30" [test_conv/src/test.cpp:106]   --->   Operation 827 'or' 'or_ln340_30' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_33)   --->   "%select_ln102_11 = select i1 %select_ln96_2, i16 %tmp_77, i16 %fm_out_buff_V_load_11" [test_conv/src/test.cpp:102]   --->   Operation 828 'select' 'select_ln102_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_33)   --->   "%shl_ln728_32 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_11, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 829 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_33)   --->   "%sext_ln728_33 = sext i26 %shl_ln728_32 to i32" [test_conv/src/test.cpp:106]   --->   Operation 830 'sext' 'sext_ln728_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 831 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_33 = add i32 %mul_ln1118_33, %sext_ln728_33" [test_conv/src/test.cpp:106]   --->   Operation 831 'add' 'add_ln1192_33' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_33, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 832 'bitselect' 'tmp_315' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_33, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 833 'partselect' 'trunc_ln708_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_33, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 834 'bitselect' 'tmp_316' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln415_33 = zext i1 %tmp_317 to i16" [test_conv/src/test.cpp:106]   --->   Operation 835 'zext' 'zext_ln415_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 836 [1/1] (1.54ns)   --->   "%add_ln415_33 = add i16 %trunc_ln708_32, %zext_ln415_33" [test_conv/src/test.cpp:106]   --->   Operation 836 'add' 'add_ln415_33' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_33, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 837 'bitselect' 'tmp_318' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%xor_ln416_33 = xor i1 %tmp_318, true" [test_conv/src/test.cpp:106]   --->   Operation 838 'xor' 'xor_ln416_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 839 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_33 = and i1 %tmp_316, %xor_ln416_33" [test_conv/src/test.cpp:106]   --->   Operation 839 'and' 'and_ln416_33' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_33, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 840 'bitselect' 'tmp_319' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_78 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_33, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 841 'partselect' 'tmp_78' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 842 [1/1] (0.97ns)   --->   "%icmp_ln879_66 = icmp eq i5 %tmp_78, -1" [test_conv/src/test.cpp:106]   --->   Operation 842 'icmp' 'icmp_ln879_66' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_79 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_33, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 843 'partselect' 'tmp_79' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 844 [1/1] (1.07ns)   --->   "%icmp_ln879_67 = icmp eq i6 %tmp_79, -1" [test_conv/src/test.cpp:106]   --->   Operation 844 'icmp' 'icmp_ln879_67' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 845 [1/1] (1.07ns)   --->   "%icmp_ln768_33 = icmp eq i6 %tmp_79, 0" [test_conv/src/test.cpp:106]   --->   Operation 845 'icmp' 'icmp_ln768_33' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_33)   --->   "%select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_67, i1 %icmp_ln768_33" [test_conv/src/test.cpp:106]   --->   Operation 846 'select' 'select_ln777_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_66)   --->   "%tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_33, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 847 'bitselect' 'tmp_320' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_66)   --->   "%xor_ln779_33 = xor i1 %tmp_320, true" [test_conv/src/test.cpp:106]   --->   Operation 848 'xor' 'xor_ln779_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_66)   --->   "%and_ln779_33 = and i1 %icmp_ln879_66, %xor_ln779_33" [test_conv/src/test.cpp:106]   --->   Operation 849 'and' 'and_ln779_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_66)   --->   "%select_ln416_33 = select i1 %and_ln416_33, i1 %and_ln779_33, i1 %icmp_ln879_67" [test_conv/src/test.cpp:106]   --->   Operation 850 'select' 'select_ln416_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 851 [1/1] (0.80ns)   --->   "%and_ln781_33 = and i1 %and_ln416_33, %icmp_ln879_67" [test_conv/src/test.cpp:106]   --->   Operation 851 'and' 'and_ln781_33' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_33)   --->   "%xor_ln785_66 = xor i1 %select_ln777_33, true" [test_conv/src/test.cpp:106]   --->   Operation 852 'xor' 'xor_ln785_66' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_33)   --->   "%or_ln785_33 = or i1 %tmp_319, %xor_ln785_66" [test_conv/src/test.cpp:106]   --->   Operation 853 'or' 'or_ln785_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 854 [1/1] (0.80ns)   --->   "%xor_ln785_67 = xor i1 %tmp_315, true" [test_conv/src/test.cpp:106]   --->   Operation 854 'xor' 'xor_ln785_67' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_33)   --->   "%and_ln785_33 = and i1 %or_ln785_33, %xor_ln785_67" [test_conv/src/test.cpp:106]   --->   Operation 855 'and' 'and_ln785_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 856 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_66 = and i1 %tmp_319, %select_ln416_33" [test_conv/src/test.cpp:106]   --->   Operation 856 'and' 'and_ln786_66' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_67)   --->   "%or_ln786_33 = or i1 %and_ln781_33, %and_ln786_66" [test_conv/src/test.cpp:106]   --->   Operation 857 'or' 'or_ln786_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_67)   --->   "%xor_ln786_33 = xor i1 %or_ln786_33, true" [test_conv/src/test.cpp:106]   --->   Operation 858 'xor' 'xor_ln786_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 859 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_67 = and i1 %tmp_315, %xor_ln786_33" [test_conv/src/test.cpp:106]   --->   Operation 859 'and' 'and_ln786_67' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 860 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_33 = or i1 %and_ln786_67, %and_ln785_33" [test_conv/src/test.cpp:106]   --->   Operation 860 'or' 'or_ln340_33' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 861 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_12 = load i16* %fm_out_buff_V_addr_12, align 2" [test_conv/src/test.cpp:105]   --->   Operation 861 'load' 'fm_out_buff_V_load_12' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_10 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_36)   --->   "%select_ln102_12 = select i1 %select_ln96_2, i16 %tmp_84, i16 %fm_out_buff_V_load_12" [test_conv/src/test.cpp:102]   --->   Operation 862 'select' 'select_ln102_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_36)   --->   "%shl_ln728_35 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_12, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 863 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_36)   --->   "%sext_ln728_36 = sext i26 %shl_ln728_35 to i32" [test_conv/src/test.cpp:106]   --->   Operation 864 'sext' 'sext_ln728_36' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 865 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_36 = add i32 %mul_ln1118_36, %sext_ln728_36" [test_conv/src/test.cpp:106]   --->   Operation 865 'add' 'add_ln1192_36' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_36, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 866 'bitselect' 'tmp_333' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_36, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 867 'partselect' 'trunc_ln708_35' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_36, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 868 'bitselect' 'tmp_334' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln415_36 = zext i1 %tmp_335 to i16" [test_conv/src/test.cpp:106]   --->   Operation 869 'zext' 'zext_ln415_36' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 870 [1/1] (1.54ns)   --->   "%add_ln415_36 = add i16 %trunc_ln708_35, %zext_ln415_36" [test_conv/src/test.cpp:106]   --->   Operation 870 'add' 'add_ln415_36' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_36, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 871 'bitselect' 'tmp_336' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_36)   --->   "%xor_ln416_36 = xor i1 %tmp_336, true" [test_conv/src/test.cpp:106]   --->   Operation 872 'xor' 'xor_ln416_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 873 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_36 = and i1 %tmp_334, %xor_ln416_36" [test_conv/src/test.cpp:106]   --->   Operation 873 'and' 'and_ln416_36' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_36, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 874 'bitselect' 'tmp_337' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_85 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_36, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 875 'partselect' 'tmp_85' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 876 [1/1] (0.97ns)   --->   "%icmp_ln879_72 = icmp eq i5 %tmp_85, -1" [test_conv/src/test.cpp:106]   --->   Operation 876 'icmp' 'icmp_ln879_72' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_86 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_36, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 877 'partselect' 'tmp_86' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 878 [1/1] (1.07ns)   --->   "%icmp_ln879_73 = icmp eq i6 %tmp_86, -1" [test_conv/src/test.cpp:106]   --->   Operation 878 'icmp' 'icmp_ln879_73' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 879 [1/1] (1.07ns)   --->   "%icmp_ln768_36 = icmp eq i6 %tmp_86, 0" [test_conv/src/test.cpp:106]   --->   Operation 879 'icmp' 'icmp_ln768_36' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_72)   --->   "%tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_36, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 880 'bitselect' 'tmp_338' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_72)   --->   "%xor_ln779_36 = xor i1 %tmp_338, true" [test_conv/src/test.cpp:106]   --->   Operation 881 'xor' 'xor_ln779_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_72)   --->   "%and_ln779_36 = and i1 %icmp_ln879_72, %xor_ln779_36" [test_conv/src/test.cpp:106]   --->   Operation 882 'and' 'and_ln779_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_72)   --->   "%select_ln416_36 = select i1 %and_ln416_36, i1 %and_ln779_36, i1 %icmp_ln879_73" [test_conv/src/test.cpp:106]   --->   Operation 883 'select' 'select_ln416_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 884 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_72 = and i1 %tmp_337, %select_ln416_36" [test_conv/src/test.cpp:106]   --->   Operation 884 'and' 'and_ln786_72' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 885 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_13 = load i16* %fm_out_buff_V_addr_13, align 2" [test_conv/src/test.cpp:105]   --->   Operation 885 'load' 'fm_out_buff_V_load_13' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_10 : Operation 886 [1/2] (2.77ns)   --->   "%wt_buff_V_load_39 = load i16* %wt_buff_V_addr_39, align 2" [test_conv/src/test.cpp:106]   --->   Operation 886 'load' 'wt_buff_V_load_39' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_10 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i16 %wt_buff_V_load_39 to i32" [test_conv/src/test.cpp:106]   --->   Operation 887 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 888 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_39 = mul nsw i32 %sext_ln1116, %sext_ln1118_39" [test_conv/src/test.cpp:106]   --->   Operation 888 'mul' 'mul_ln1118_39' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_39, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 889 'bitselect' 'tmp_353' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 890 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_14 = load i16* %fm_out_buff_V_addr_14, align 2" [test_conv/src/test.cpp:105]   --->   Operation 890 'load' 'fm_out_buff_V_load_14' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_10 : Operation 891 [1/2] (2.77ns)   --->   "%wt_buff_V_load_42 = load i16* %wt_buff_V_addr_42, align 2" [test_conv/src/test.cpp:106]   --->   Operation 891 'load' 'wt_buff_V_load_42' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_10 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i16 %wt_buff_V_load_42 to i32" [test_conv/src/test.cpp:106]   --->   Operation 892 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 893 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_42 = mul nsw i32 %sext_ln1116, %sext_ln1118_42" [test_conv/src/test.cpp:106]   --->   Operation 893 'mul' 'mul_ln1118_42' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_42, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 894 'bitselect' 'tmp_371' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_10 : Operation 895 [2/2] (2.77ns)   --->   "%fm_out_buff_V_load_15 = load i16* %fm_out_buff_V_addr_15, align 2" [test_conv/src/test.cpp:105]   --->   Operation 895 'load' 'fm_out_buff_V_load_15' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_10 : Operation 896 [2/2] (2.77ns)   --->   "%wt_buff_V_load_45 = load i16* %wt_buff_V_addr_45, align 2" [test_conv/src/test.cpp:106]   --->   Operation 896 'load' 'wt_buff_V_load_45' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 11 <SV = 10> <Delay = 8.32>
ST_11 : Operation 897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_3 = add i9 196, %sext_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 897 'add' 'add_ln1117_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_6 = add i9 -169, %sext_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 898 'add' 'add_ln1117_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 899 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_46 = add i9 %zext_ln96_3, %add_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 899 'add' 'add_ln1117_46' <Predicate = (!icmp_ln95)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i9 %add_ln1117_46 to i64" [test_conv/src/test.cpp:106]   --->   Operation 900 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 901 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_4 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_5" [test_conv/src/test.cpp:106]   --->   Operation 901 'getelementptr' 'wt_buff_V_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 902 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_49 = add i9 %zext_ln96_3, %add_ln1117_6" [test_conv/src/test.cpp:106]   --->   Operation 902 'add' 'add_ln1117_49' <Predicate = (!icmp_ln95)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i9 %add_ln1117_49 to i64" [test_conv/src/test.cpp:106]   --->   Operation 903 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 904 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_7 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_8" [test_conv/src/test.cpp:106]   --->   Operation 904 'getelementptr' 'wt_buff_V_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %fm_in_buff_1_V_load to i32" [test_conv/src/test.cpp:106]   --->   Operation 905 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 906 [1/2] (2.77ns)   --->   "%wt_buff_V_load_1 = load i16* %wt_buff_V_addr_1, align 2" [test_conv/src/test.cpp:106]   --->   Operation 906 'load' 'wt_buff_V_load_1' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %wt_buff_V_load_1 to i32" [test_conv/src/test.cpp:106]   --->   Operation 907 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 908 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_1" [test_conv/src/test.cpp:106]   --->   Operation 908 'mul' 'mul_ln1118_1' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 909 'bitselect' 'tmp_125' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 910 [2/2] (2.77ns)   --->   "%wt_buff_V_load_4 = load i16* %wt_buff_V_addr_4, align 2" [test_conv/src/test.cpp:106]   --->   Operation 910 'load' 'wt_buff_V_load_4' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 911 [2/2] (2.77ns)   --->   "%wt_buff_V_load_7 = load i16* %wt_buff_V_addr_7, align 2" [test_conv/src/test.cpp:106]   --->   Operation 911 'load' 'wt_buff_V_load_7' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%select_ln777_36 = select i1 %and_ln416_36, i1 %icmp_ln879_73, i1 %icmp_ln768_36" [test_conv/src/test.cpp:106]   --->   Operation 912 'select' 'select_ln777_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 913 [1/1] (0.80ns)   --->   "%and_ln781_36 = and i1 %and_ln416_36, %icmp_ln879_73" [test_conv/src/test.cpp:106]   --->   Operation 913 'and' 'and_ln781_36' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%xor_ln785_72 = xor i1 %select_ln777_36, true" [test_conv/src/test.cpp:106]   --->   Operation 914 'xor' 'xor_ln785_72' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%or_ln785_36 = or i1 %tmp_337, %xor_ln785_72" [test_conv/src/test.cpp:106]   --->   Operation 915 'or' 'or_ln785_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 916 [1/1] (0.80ns)   --->   "%xor_ln785_73 = xor i1 %tmp_333, true" [test_conv/src/test.cpp:106]   --->   Operation 916 'xor' 'xor_ln785_73' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%and_ln785_36 = and i1 %or_ln785_36, %xor_ln785_73" [test_conv/src/test.cpp:106]   --->   Operation 917 'and' 'and_ln785_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_73)   --->   "%or_ln786_36 = or i1 %and_ln781_36, %and_ln786_72" [test_conv/src/test.cpp:106]   --->   Operation 918 'or' 'or_ln786_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_73)   --->   "%xor_ln786_36 = xor i1 %or_ln786_36, true" [test_conv/src/test.cpp:106]   --->   Operation 919 'xor' 'xor_ln786_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 920 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_73 = and i1 %tmp_333, %xor_ln786_36" [test_conv/src/test.cpp:106]   --->   Operation 920 'and' 'and_ln786_73' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 921 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_36 = or i1 %and_ln786_73, %and_ln785_36" [test_conv/src/test.cpp:106]   --->   Operation 921 'or' 'or_ln340_36' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_39)   --->   "%select_ln102_13 = select i1 %select_ln96_2, i16 %tmp_91, i16 %fm_out_buff_V_load_13" [test_conv/src/test.cpp:102]   --->   Operation 922 'select' 'select_ln102_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_39)   --->   "%shl_ln728_38 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_13, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 923 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_39)   --->   "%sext_ln728_39 = sext i26 %shl_ln728_38 to i32" [test_conv/src/test.cpp:106]   --->   Operation 924 'sext' 'sext_ln728_39' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 925 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_39 = add i32 %mul_ln1118_39, %sext_ln728_39" [test_conv/src/test.cpp:106]   --->   Operation 925 'add' 'add_ln1192_39' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_39, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 926 'bitselect' 'tmp_351' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_39, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 927 'partselect' 'trunc_ln708_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_39, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 928 'bitselect' 'tmp_352' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln415_39 = zext i1 %tmp_353 to i16" [test_conv/src/test.cpp:106]   --->   Operation 929 'zext' 'zext_ln415_39' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 930 [1/1] (1.54ns)   --->   "%add_ln415_39 = add i16 %trunc_ln708_38, %zext_ln415_39" [test_conv/src/test.cpp:106]   --->   Operation 930 'add' 'add_ln415_39' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_39, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 931 'bitselect' 'tmp_354' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_39)   --->   "%xor_ln416_39 = xor i1 %tmp_354, true" [test_conv/src/test.cpp:106]   --->   Operation 932 'xor' 'xor_ln416_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 933 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_39 = and i1 %tmp_352, %xor_ln416_39" [test_conv/src/test.cpp:106]   --->   Operation 933 'and' 'and_ln416_39' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_39, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 934 'bitselect' 'tmp_355' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_92 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_39, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 935 'partselect' 'tmp_92' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 936 [1/1] (0.97ns)   --->   "%icmp_ln879_78 = icmp eq i5 %tmp_92, -1" [test_conv/src/test.cpp:106]   --->   Operation 936 'icmp' 'icmp_ln879_78' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_93 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_39, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 937 'partselect' 'tmp_93' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 938 [1/1] (1.07ns)   --->   "%icmp_ln879_79 = icmp eq i6 %tmp_93, -1" [test_conv/src/test.cpp:106]   --->   Operation 938 'icmp' 'icmp_ln879_79' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 939 [1/1] (1.07ns)   --->   "%icmp_ln768_39 = icmp eq i6 %tmp_93, 0" [test_conv/src/test.cpp:106]   --->   Operation 939 'icmp' 'icmp_ln768_39' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_39)   --->   "%select_ln777_39 = select i1 %and_ln416_39, i1 %icmp_ln879_79, i1 %icmp_ln768_39" [test_conv/src/test.cpp:106]   --->   Operation 940 'select' 'select_ln777_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_78)   --->   "%tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_39, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 941 'bitselect' 'tmp_356' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_78)   --->   "%xor_ln779_39 = xor i1 %tmp_356, true" [test_conv/src/test.cpp:106]   --->   Operation 942 'xor' 'xor_ln779_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_78)   --->   "%and_ln779_39 = and i1 %icmp_ln879_78, %xor_ln779_39" [test_conv/src/test.cpp:106]   --->   Operation 943 'and' 'and_ln779_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_78)   --->   "%select_ln416_39 = select i1 %and_ln416_39, i1 %and_ln779_39, i1 %icmp_ln879_79" [test_conv/src/test.cpp:106]   --->   Operation 944 'select' 'select_ln416_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 945 [1/1] (0.80ns)   --->   "%and_ln781_39 = and i1 %and_ln416_39, %icmp_ln879_79" [test_conv/src/test.cpp:106]   --->   Operation 945 'and' 'and_ln781_39' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_39)   --->   "%xor_ln785_78 = xor i1 %select_ln777_39, true" [test_conv/src/test.cpp:106]   --->   Operation 946 'xor' 'xor_ln785_78' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_39)   --->   "%or_ln785_39 = or i1 %tmp_355, %xor_ln785_78" [test_conv/src/test.cpp:106]   --->   Operation 947 'or' 'or_ln785_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 948 [1/1] (0.80ns)   --->   "%xor_ln785_79 = xor i1 %tmp_351, true" [test_conv/src/test.cpp:106]   --->   Operation 948 'xor' 'xor_ln785_79' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_39)   --->   "%and_ln785_39 = and i1 %or_ln785_39, %xor_ln785_79" [test_conv/src/test.cpp:106]   --->   Operation 949 'and' 'and_ln785_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 950 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_78 = and i1 %tmp_355, %select_ln416_39" [test_conv/src/test.cpp:106]   --->   Operation 950 'and' 'and_ln786_78' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_79)   --->   "%or_ln786_39 = or i1 %and_ln781_39, %and_ln786_78" [test_conv/src/test.cpp:106]   --->   Operation 951 'or' 'or_ln786_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_79)   --->   "%xor_ln786_39 = xor i1 %or_ln786_39, true" [test_conv/src/test.cpp:106]   --->   Operation 952 'xor' 'xor_ln786_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 953 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_79 = and i1 %tmp_351, %xor_ln786_39" [test_conv/src/test.cpp:106]   --->   Operation 953 'and' 'and_ln786_79' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 954 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_39 = or i1 %and_ln786_79, %and_ln785_39" [test_conv/src/test.cpp:106]   --->   Operation 954 'or' 'or_ln340_39' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 955 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_14 = load i16* %fm_out_buff_V_addr_14, align 2" [test_conv/src/test.cpp:105]   --->   Operation 955 'load' 'fm_out_buff_V_load_14' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_42)   --->   "%select_ln102_14 = select i1 %select_ln96_2, i16 %tmp_98, i16 %fm_out_buff_V_load_14" [test_conv/src/test.cpp:102]   --->   Operation 956 'select' 'select_ln102_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_42)   --->   "%shl_ln728_41 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_14, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 957 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_42)   --->   "%sext_ln728_42 = sext i26 %shl_ln728_41 to i32" [test_conv/src/test.cpp:106]   --->   Operation 958 'sext' 'sext_ln728_42' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 959 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_42 = add i32 %mul_ln1118_42, %sext_ln728_42" [test_conv/src/test.cpp:106]   --->   Operation 959 'add' 'add_ln1192_42' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_42, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 960 'bitselect' 'tmp_369' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_42, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 961 'partselect' 'trunc_ln708_41' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_42, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 962 'bitselect' 'tmp_370' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln415_42 = zext i1 %tmp_371 to i16" [test_conv/src/test.cpp:106]   --->   Operation 963 'zext' 'zext_ln415_42' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 964 [1/1] (1.54ns)   --->   "%add_ln415_42 = add i16 %trunc_ln708_41, %zext_ln415_42" [test_conv/src/test.cpp:106]   --->   Operation 964 'add' 'add_ln415_42' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_42, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 965 'bitselect' 'tmp_372' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_42)   --->   "%xor_ln416_42 = xor i1 %tmp_372, true" [test_conv/src/test.cpp:106]   --->   Operation 966 'xor' 'xor_ln416_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 967 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_42 = and i1 %tmp_370, %xor_ln416_42" [test_conv/src/test.cpp:106]   --->   Operation 967 'and' 'and_ln416_42' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_42, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 968 'bitselect' 'tmp_373' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_99 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_42, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 969 'partselect' 'tmp_99' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 970 [1/1] (0.97ns)   --->   "%icmp_ln879_84 = icmp eq i5 %tmp_99, -1" [test_conv/src/test.cpp:106]   --->   Operation 970 'icmp' 'icmp_ln879_84' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_100 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_42, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 971 'partselect' 'tmp_100' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 972 [1/1] (1.07ns)   --->   "%icmp_ln879_85 = icmp eq i6 %tmp_100, -1" [test_conv/src/test.cpp:106]   --->   Operation 972 'icmp' 'icmp_ln879_85' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 973 [1/1] (1.07ns)   --->   "%icmp_ln768_42 = icmp eq i6 %tmp_100, 0" [test_conv/src/test.cpp:106]   --->   Operation 973 'icmp' 'icmp_ln768_42' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_84)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_42, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 974 'bitselect' 'tmp_374' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_84)   --->   "%xor_ln779_42 = xor i1 %tmp_374, true" [test_conv/src/test.cpp:106]   --->   Operation 975 'xor' 'xor_ln779_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_84)   --->   "%and_ln779_42 = and i1 %icmp_ln879_84, %xor_ln779_42" [test_conv/src/test.cpp:106]   --->   Operation 976 'and' 'and_ln779_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_84)   --->   "%select_ln416_42 = select i1 %and_ln416_42, i1 %and_ln779_42, i1 %icmp_ln879_85" [test_conv/src/test.cpp:106]   --->   Operation 977 'select' 'select_ln416_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 978 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_84 = and i1 %tmp_373, %select_ln416_42" [test_conv/src/test.cpp:106]   --->   Operation 978 'and' 'and_ln786_84' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 979 [1/2] (2.77ns)   --->   "%fm_out_buff_V_load_15 = load i16* %fm_out_buff_V_addr_15, align 2" [test_conv/src/test.cpp:105]   --->   Operation 979 'load' 'fm_out_buff_V_load_15' <Predicate = (!icmp_ln95 & !select_ln96_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 980 [1/2] (2.77ns)   --->   "%wt_buff_V_load_45 = load i16* %wt_buff_V_addr_45, align 2" [test_conv/src/test.cpp:106]   --->   Operation 980 'load' 'wt_buff_V_load_45' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i16 %wt_buff_V_load_45 to i32" [test_conv/src/test.cpp:106]   --->   Operation 981 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_11 : Operation 982 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_45 = mul nsw i32 %sext_ln1116, %sext_ln1118_45" [test_conv/src/test.cpp:106]   --->   Operation 982 'mul' 'mul_ln1118_45' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_45, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 983 'bitselect' 'tmp_389' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.32>
ST_12 : Operation 984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_8 = add i10 490, %sext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 984 'add' 'add_ln1117_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_11 = add i10 -387, %sext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 985 'add' 'add_ln1117_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 986 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_52 = add i10 %zext_ln96_4, %add_ln1117_8" [test_conv/src/test.cpp:106]   --->   Operation 986 'add' 'add_ln1117_52' <Predicate = (!icmp_ln95)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i10 %add_ln1117_52 to i64" [test_conv/src/test.cpp:106]   --->   Operation 987 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 988 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_10 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_11" [test_conv/src/test.cpp:106]   --->   Operation 988 'getelementptr' 'wt_buff_V_addr_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 989 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_55 = add i10 %zext_ln96_4, %add_ln1117_11" [test_conv/src/test.cpp:106]   --->   Operation 989 'add' 'add_ln1117_55' <Predicate = (!icmp_ln95)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i10 %add_ln1117_55 to i64" [test_conv/src/test.cpp:106]   --->   Operation 990 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 991 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_13 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_14" [test_conv/src/test.cpp:106]   --->   Operation 991 'getelementptr' 'wt_buff_V_addr_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_1)   --->   "%or_ln340_49 = or i1 %and_ln786, %xor_ln785_1" [test_conv/src/test.cpp:106]   --->   Operation 992 'or' 'or_ln340_49' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_1)   --->   "%or_ln340_48 = or i1 %or_ln340_49, %and_ln781" [test_conv/src/test.cpp:106]   --->   Operation 993 'or' 'or_ln340_48' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 994 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i16 32767, i16 %add_ln415" [test_conv/src/test.cpp:106]   --->   Operation 994 'select' 'select_ln340' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_1)   --->   "%select_ln388 = select i1 %and_ln786_1, i16 -32768, i16 %add_ln415" [test_conv/src/test.cpp:106]   --->   Operation 995 'select' 'select_ln388' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_1)   --->   "%select_ln340_1 = select i1 %or_ln340_48, i16 %select_ln340, i16 %select_ln388" [test_conv/src/test.cpp:106]   --->   Operation 996 'select' 'select_ln340_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 997 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_1, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 997 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_12 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_1)   --->   "%sext_ln728_1 = sext i26 %shl_ln728_1 to i32" [test_conv/src/test.cpp:106]   --->   Operation 998 'sext' 'sext_ln728_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 999 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_1 = add i32 %mul_ln1118_1, %sext_ln728_1" [test_conv/src/test.cpp:106]   --->   Operation 999 'add' 'add_ln1192_1' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_1, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1000 'bitselect' 'tmp_123' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_1, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1001 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_1, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1002 'bitselect' 'tmp_124' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_125 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1003 'zext' 'zext_ln415_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1004 [1/1] (1.54ns)   --->   "%add_ln415_1 = add i16 %trunc_ln708_1, %zext_ln415_1" [test_conv/src/test.cpp:106]   --->   Operation 1004 'add' 'add_ln415_1' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1005 'bitselect' 'tmp_126' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_1 = xor i1 %tmp_126, true" [test_conv/src/test.cpp:106]   --->   Operation 1006 'xor' 'xor_ln416_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1007 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_124, %xor_ln416_1" [test_conv/src/test.cpp:106]   --->   Operation 1007 'and' 'and_ln416_1' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1008 'bitselect' 'tmp_127' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_1, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1009 'partselect' 'tmp_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1010 [1/1] (0.97ns)   --->   "%icmp_ln879_2 = icmp eq i5 %tmp_4, -1" [test_conv/src/test.cpp:106]   --->   Operation 1010 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_1, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1011 'partselect' 'tmp_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1012 [1/1] (1.07ns)   --->   "%icmp_ln879_3 = icmp eq i6 %tmp_5, -1" [test_conv/src/test.cpp:106]   --->   Operation 1012 'icmp' 'icmp_ln879_3' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1013 [1/1] (1.07ns)   --->   "%icmp_ln768_1 = icmp eq i6 %tmp_5, 0" [test_conv/src/test.cpp:106]   --->   Operation 1013 'icmp' 'icmp_ln768_1' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [test_conv/src/test.cpp:106]   --->   Operation 1014 'select' 'select_ln777_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_1, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1015 'bitselect' 'tmp_128' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_1 = xor i1 %tmp_128, true" [test_conv/src/test.cpp:106]   --->   Operation 1016 'xor' 'xor_ln779_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1" [test_conv/src/test.cpp:106]   --->   Operation 1017 'and' 'and_ln779_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3" [test_conv/src/test.cpp:106]   --->   Operation 1018 'select' 'select_ln416_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1019 [1/1] (0.80ns)   --->   "%and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3" [test_conv/src/test.cpp:106]   --->   Operation 1019 'and' 'and_ln781_1' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785_2 = xor i1 %select_ln777_1, true" [test_conv/src/test.cpp:106]   --->   Operation 1020 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785_1 = or i1 %tmp_127, %xor_ln785_2" [test_conv/src/test.cpp:106]   --->   Operation 1021 'or' 'or_ln785_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1022 [1/1] (0.80ns)   --->   "%xor_ln785_3 = xor i1 %tmp_123, true" [test_conv/src/test.cpp:106]   --->   Operation 1022 'xor' 'xor_ln785_3' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_3" [test_conv/src/test.cpp:106]   --->   Operation 1023 'and' 'and_ln785_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1024 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_127, %select_ln416_1" [test_conv/src/test.cpp:106]   --->   Operation 1024 'and' 'and_ln786_2' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_2" [test_conv/src/test.cpp:106]   --->   Operation 1025 'or' 'or_ln786_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln786_1 = xor i1 %or_ln786_1, true" [test_conv/src/test.cpp:106]   --->   Operation 1026 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1027 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_123, %xor_ln786_1" [test_conv/src/test.cpp:106]   --->   Operation 1027 'and' 'and_ln786_3' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1028 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %and_ln786_3, %and_ln785_1" [test_conv/src/test.cpp:106]   --->   Operation 1028 'or' 'or_ln340_1' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1029 [1/2] (2.77ns)   --->   "%wt_buff_V_load_4 = load i16* %wt_buff_V_addr_4, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1029 'load' 'wt_buff_V_load_4' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_12 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %wt_buff_V_load_4 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1030 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1031 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_4" [test_conv/src/test.cpp:106]   --->   Operation 1031 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_4, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1032 'bitselect' 'tmp_143' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1033 [1/2] (2.77ns)   --->   "%wt_buff_V_load_7 = load i16* %wt_buff_V_addr_7, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1033 'load' 'wt_buff_V_load_7' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_12 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %wt_buff_V_load_7 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1034 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1035 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_7" [test_conv/src/test.cpp:106]   --->   Operation 1035 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_7, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1036 'bitselect' 'tmp_161' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1037 [2/2] (2.77ns)   --->   "%wt_buff_V_load_10 = load i16* %wt_buff_V_addr_10, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1037 'load' 'wt_buff_V_load_10' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_12 : Operation 1038 [2/2] (2.77ns)   --->   "%wt_buff_V_load_13 = load i16* %wt_buff_V_addr_13, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1038 'load' 'wt_buff_V_load_13' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_12 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_42)   --->   "%select_ln777_42 = select i1 %and_ln416_42, i1 %icmp_ln879_85, i1 %icmp_ln768_42" [test_conv/src/test.cpp:106]   --->   Operation 1039 'select' 'select_ln777_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1040 [1/1] (0.80ns)   --->   "%and_ln781_42 = and i1 %and_ln416_42, %icmp_ln879_85" [test_conv/src/test.cpp:106]   --->   Operation 1040 'and' 'and_ln781_42' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_42)   --->   "%xor_ln785_84 = xor i1 %select_ln777_42, true" [test_conv/src/test.cpp:106]   --->   Operation 1041 'xor' 'xor_ln785_84' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_42)   --->   "%or_ln785_42 = or i1 %tmp_373, %xor_ln785_84" [test_conv/src/test.cpp:106]   --->   Operation 1042 'or' 'or_ln785_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1043 [1/1] (0.80ns)   --->   "%xor_ln785_85 = xor i1 %tmp_369, true" [test_conv/src/test.cpp:106]   --->   Operation 1043 'xor' 'xor_ln785_85' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_42)   --->   "%and_ln785_42 = and i1 %or_ln785_42, %xor_ln785_85" [test_conv/src/test.cpp:106]   --->   Operation 1044 'and' 'and_ln785_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_85)   --->   "%or_ln786_42 = or i1 %and_ln781_42, %and_ln786_84" [test_conv/src/test.cpp:106]   --->   Operation 1045 'or' 'or_ln786_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_85)   --->   "%xor_ln786_42 = xor i1 %or_ln786_42, true" [test_conv/src/test.cpp:106]   --->   Operation 1046 'xor' 'xor_ln786_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1047 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_85 = and i1 %tmp_369, %xor_ln786_42" [test_conv/src/test.cpp:106]   --->   Operation 1047 'and' 'and_ln786_85' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1048 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_42 = or i1 %and_ln786_85, %and_ln785_42" [test_conv/src/test.cpp:106]   --->   Operation 1048 'or' 'or_ln340_42' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_45)   --->   "%select_ln102_15 = select i1 %select_ln96_2, i16 %tmp_105, i16 %fm_out_buff_V_load_15" [test_conv/src/test.cpp:102]   --->   Operation 1049 'select' 'select_ln102_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_45)   --->   "%shl_ln728_44 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln102_15, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1050 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_45)   --->   "%sext_ln728_45 = sext i26 %shl_ln728_44 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1051 'sext' 'sext_ln728_45' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1052 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_45 = add i32 %mul_ln1118_45, %sext_ln728_45" [test_conv/src/test.cpp:106]   --->   Operation 1052 'add' 'add_ln1192_45' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_45, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1053 'bitselect' 'tmp_387' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_45, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1054 'partselect' 'trunc_ln708_44' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_45, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1055 'bitselect' 'tmp_388' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln415_45 = zext i1 %tmp_389 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1056 'zext' 'zext_ln415_45' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1057 [1/1] (1.54ns)   --->   "%add_ln415_45 = add i16 %trunc_ln708_44, %zext_ln415_45" [test_conv/src/test.cpp:106]   --->   Operation 1057 'add' 'add_ln415_45' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_45, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1058 'bitselect' 'tmp_390' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_45)   --->   "%xor_ln416_45 = xor i1 %tmp_390, true" [test_conv/src/test.cpp:106]   --->   Operation 1059 'xor' 'xor_ln416_45' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1060 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_45 = and i1 %tmp_388, %xor_ln416_45" [test_conv/src/test.cpp:106]   --->   Operation 1060 'and' 'and_ln416_45' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_45, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1061 'bitselect' 'tmp_391' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_106 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_45, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1062 'partselect' 'tmp_106' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1063 [1/1] (0.97ns)   --->   "%icmp_ln879_90 = icmp eq i5 %tmp_106, -1" [test_conv/src/test.cpp:106]   --->   Operation 1063 'icmp' 'icmp_ln879_90' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_107 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_45, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1064 'partselect' 'tmp_107' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1065 [1/1] (1.07ns)   --->   "%icmp_ln879_91 = icmp eq i6 %tmp_107, -1" [test_conv/src/test.cpp:106]   --->   Operation 1065 'icmp' 'icmp_ln879_91' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1066 [1/1] (1.07ns)   --->   "%icmp_ln768_45 = icmp eq i6 %tmp_107, 0" [test_conv/src/test.cpp:106]   --->   Operation 1066 'icmp' 'icmp_ln768_45' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_45)   --->   "%select_ln777_45 = select i1 %and_ln416_45, i1 %icmp_ln879_91, i1 %icmp_ln768_45" [test_conv/src/test.cpp:106]   --->   Operation 1067 'select' 'select_ln777_45' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_90)   --->   "%tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_45, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1068 'bitselect' 'tmp_392' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_12 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_90)   --->   "%xor_ln779_45 = xor i1 %tmp_392, true" [test_conv/src/test.cpp:106]   --->   Operation 1069 'xor' 'xor_ln779_45' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_90)   --->   "%and_ln779_45 = and i1 %icmp_ln879_90, %xor_ln779_45" [test_conv/src/test.cpp:106]   --->   Operation 1070 'and' 'and_ln779_45' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_90)   --->   "%select_ln416_45 = select i1 %and_ln416_45, i1 %and_ln779_45, i1 %icmp_ln879_91" [test_conv/src/test.cpp:106]   --->   Operation 1071 'select' 'select_ln416_45' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1072 [1/1] (0.80ns)   --->   "%and_ln781_45 = and i1 %and_ln416_45, %icmp_ln879_91" [test_conv/src/test.cpp:106]   --->   Operation 1072 'and' 'and_ln781_45' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_45)   --->   "%xor_ln785_90 = xor i1 %select_ln777_45, true" [test_conv/src/test.cpp:106]   --->   Operation 1073 'xor' 'xor_ln785_90' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_45)   --->   "%or_ln785_45 = or i1 %tmp_391, %xor_ln785_90" [test_conv/src/test.cpp:106]   --->   Operation 1074 'or' 'or_ln785_45' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1075 [1/1] (0.80ns)   --->   "%xor_ln785_91 = xor i1 %tmp_387, true" [test_conv/src/test.cpp:106]   --->   Operation 1075 'xor' 'xor_ln785_91' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_45)   --->   "%and_ln785_45 = and i1 %or_ln785_45, %xor_ln785_91" [test_conv/src/test.cpp:106]   --->   Operation 1076 'and' 'and_ln785_45' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1077 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_90 = and i1 %tmp_391, %select_ln416_45" [test_conv/src/test.cpp:106]   --->   Operation 1077 'and' 'and_ln786_90' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_91)   --->   "%or_ln786_45 = or i1 %and_ln781_45, %and_ln786_90" [test_conv/src/test.cpp:106]   --->   Operation 1078 'or' 'or_ln786_45' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_91)   --->   "%xor_ln786_45 = xor i1 %or_ln786_45, true" [test_conv/src/test.cpp:106]   --->   Operation 1079 'xor' 'xor_ln786_45' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1080 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_91 = and i1 %tmp_387, %xor_ln786_45" [test_conv/src/test.cpp:106]   --->   Operation 1080 'and' 'and_ln786_91' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1081 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_45 = or i1 %and_ln786_91, %and_ln785_45" [test_conv/src/test.cpp:106]   --->   Operation 1081 'or' 'or_ln340_45' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.32>
ST_13 : Operation 1082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_1 = add i8 98, %sext_ln1117_4" [test_conv/src/test.cpp:106]   --->   Operation 1082 'add' 'add_ln1117_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_115_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 14, i3 %select_ln95_1)" [test_conv/src/test.cpp:106]   --->   Operation 1083 'bitconcatenate' 'tmp_115_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1084 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 14, i3 %select_ln95_1, i3 0)" [test_conv/src/test.cpp:106]   --->   Operation 1084 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_2 = sub i13 %p_shl2_cast, %tmp_115_cast" [test_conv/src/test.cpp:106]   --->   Operation 1085 'sub' 'sub_ln1117_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_16 = add i8 -93, %sext_ln1117_4" [test_conv/src/test.cpp:106]   --->   Operation 1086 'add' 'add_ln1117_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1087 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%add_ln1117_44 = add i8 %zext_ln96_5, %add_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 1087 'add' 'add_ln1117_44' <Predicate = (!icmp_ln95)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1088 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln1117_58 = add i13 %zext_ln96_6, %sub_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 1088 'add' 'add_ln1117_58' <Predicate = (!icmp_ln95)> <Delay = 3.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln1117_17 = zext i13 %add_ln1117_58 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1089 'zext' 'zext_ln1117_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1090 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_16 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_17" [test_conv/src/test.cpp:106]   --->   Operation 1090 'getelementptr' 'wt_buff_V_addr_16' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1091 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%add_ln1117_61 = add i8 %zext_ln96_5, %add_ln1117_16" [test_conv/src/test.cpp:106]   --->   Operation 1091 'add' 'add_ln1117_61' <Predicate = (!icmp_ln95)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln1117_9 = sext i8 %add_ln1117_61 to i10" [test_conv/src/test.cpp:106]   --->   Operation 1092 'sext' 'sext_ln1117_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln1117_20 = zext i10 %sext_ln1117_9 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1093 'zext' 'zext_ln1117_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1094 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_19 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_20" [test_conv/src/test.cpp:106]   --->   Operation 1094 'getelementptr' 'wt_buff_V_addr_19' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_4)   --->   "%or_ln340_55 = or i1 %and_ln786_6, %xor_ln785_7" [test_conv/src/test.cpp:106]   --->   Operation 1095 'or' 'or_ln340_55' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_4)   --->   "%or_ln340_54 = or i1 %or_ln340_55, %and_ln781_3" [test_conv/src/test.cpp:106]   --->   Operation 1096 'or' 'or_ln340_54' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1097 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_3, i16 32767, i16 %add_ln415_3" [test_conv/src/test.cpp:106]   --->   Operation 1097 'select' 'select_ln340_7' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_4)   --->   "%select_ln388_3 = select i1 %and_ln786_7, i16 -32768, i16 %add_ln415_3" [test_conv/src/test.cpp:106]   --->   Operation 1098 'select' 'select_ln388_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_4)   --->   "%select_ln340_9 = select i1 %or_ln340_54, i16 %select_ln340_7, i16 %select_ln388_3" [test_conv/src/test.cpp:106]   --->   Operation 1099 'select' 'select_ln340_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1100 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_4 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_9, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1100 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_13 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_4)   --->   "%sext_ln728_4 = sext i26 %shl_ln728_4 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1101 'sext' 'sext_ln728_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1102 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_4 = add i32 %mul_ln1118_4, %sext_ln728_4" [test_conv/src/test.cpp:106]   --->   Operation 1102 'add' 'add_ln1192_4' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_4, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1103 'bitselect' 'tmp_141' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_4, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1104 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_4, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1105 'bitselect' 'tmp_142' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln415_4 = zext i1 %tmp_143 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1106 'zext' 'zext_ln415_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1107 [1/1] (1.54ns)   --->   "%add_ln415_4 = add i16 %trunc_ln708_4, %zext_ln415_4" [test_conv/src/test.cpp:106]   --->   Operation 1107 'add' 'add_ln415_4' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1108 'bitselect' 'tmp_144' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%xor_ln416_4 = xor i1 %tmp_144, true" [test_conv/src/test.cpp:106]   --->   Operation 1109 'xor' 'xor_ln416_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1110 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_4 = and i1 %tmp_142, %xor_ln416_4" [test_conv/src/test.cpp:106]   --->   Operation 1110 'and' 'and_ln416_4' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1111 'bitselect' 'tmp_145' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_4, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1112 'partselect' 'tmp_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1113 [1/1] (0.97ns)   --->   "%icmp_ln879_8 = icmp eq i5 %tmp_10, -1" [test_conv/src/test.cpp:106]   --->   Operation 1113 'icmp' 'icmp_ln879_8' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_4, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1114 'partselect' 'tmp_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1115 [1/1] (1.07ns)   --->   "%icmp_ln879_9 = icmp eq i6 %tmp_11, -1" [test_conv/src/test.cpp:106]   --->   Operation 1115 'icmp' 'icmp_ln879_9' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1116 [1/1] (1.07ns)   --->   "%icmp_ln768_4 = icmp eq i6 %tmp_11, 0" [test_conv/src/test.cpp:106]   --->   Operation 1116 'icmp' 'icmp_ln768_4' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_9, i1 %icmp_ln768_4" [test_conv/src/test.cpp:106]   --->   Operation 1117 'select' 'select_ln777_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_4, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1118 'bitselect' 'tmp_146' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln779_4 = xor i1 %tmp_146, true" [test_conv/src/test.cpp:106]   --->   Operation 1119 'xor' 'xor_ln779_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_4" [test_conv/src/test.cpp:106]   --->   Operation 1120 'and' 'and_ln779_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%select_ln416_4 = select i1 %and_ln416_4, i1 %and_ln779_4, i1 %icmp_ln879_9" [test_conv/src/test.cpp:106]   --->   Operation 1121 'select' 'select_ln416_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1122 [1/1] (0.80ns)   --->   "%and_ln781_4 = and i1 %and_ln416_4, %icmp_ln879_9" [test_conv/src/test.cpp:106]   --->   Operation 1122 'and' 'and_ln781_4' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln785_8 = xor i1 %select_ln777_4, true" [test_conv/src/test.cpp:106]   --->   Operation 1123 'xor' 'xor_ln785_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%or_ln785_4 = or i1 %tmp_145, %xor_ln785_8" [test_conv/src/test.cpp:106]   --->   Operation 1124 'or' 'or_ln785_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1125 [1/1] (0.80ns)   --->   "%xor_ln785_9 = xor i1 %tmp_141, true" [test_conv/src/test.cpp:106]   --->   Operation 1125 'xor' 'xor_ln785_9' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_9" [test_conv/src/test.cpp:106]   --->   Operation 1126 'and' 'and_ln785_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1127 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_145, %select_ln416_4" [test_conv/src/test.cpp:106]   --->   Operation 1127 'and' 'and_ln786_8' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%or_ln786_4 = or i1 %and_ln781_4, %and_ln786_8" [test_conv/src/test.cpp:106]   --->   Operation 1128 'or' 'or_ln786_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln786_4 = xor i1 %or_ln786_4, true" [test_conv/src/test.cpp:106]   --->   Operation 1129 'xor' 'xor_ln786_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1130 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_141, %xor_ln786_4" [test_conv/src/test.cpp:106]   --->   Operation 1130 'and' 'and_ln786_9' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1131 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %and_ln786_9, %and_ln785_4" [test_conv/src/test.cpp:106]   --->   Operation 1131 'or' 'or_ln340_4' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_7)   --->   "%or_ln340_61 = or i1 %and_ln786_12, %xor_ln785_13" [test_conv/src/test.cpp:106]   --->   Operation 1132 'or' 'or_ln340_61' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_7)   --->   "%or_ln340_60 = or i1 %or_ln340_61, %and_ln781_6" [test_conv/src/test.cpp:106]   --->   Operation 1133 'or' 'or_ln340_60' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1134 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_15 = select i1 %or_ln340_6, i16 32767, i16 %add_ln415_6" [test_conv/src/test.cpp:106]   --->   Operation 1134 'select' 'select_ln340_15' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_7)   --->   "%select_ln388_6 = select i1 %and_ln786_13, i16 -32768, i16 %add_ln415_6" [test_conv/src/test.cpp:106]   --->   Operation 1135 'select' 'select_ln388_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_7)   --->   "%select_ln340_16 = select i1 %or_ln340_60, i16 %select_ln340_15, i16 %select_ln388_6" [test_conv/src/test.cpp:106]   --->   Operation 1136 'select' 'select_ln340_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1137 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_7 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_16, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1137 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_13 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_7)   --->   "%sext_ln728_7 = sext i26 %shl_ln728_7 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1138 'sext' 'sext_ln728_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1139 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_7 = add i32 %mul_ln1118_7, %sext_ln728_7" [test_conv/src/test.cpp:106]   --->   Operation 1139 'add' 'add_ln1192_7' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_7, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1140 'bitselect' 'tmp_159' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_7, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1141 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_7, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1142 'bitselect' 'tmp_160' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln415_7 = zext i1 %tmp_161 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1143 'zext' 'zext_ln415_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1144 [1/1] (1.54ns)   --->   "%add_ln415_7 = add i16 %trunc_ln708_7, %zext_ln415_7" [test_conv/src/test.cpp:106]   --->   Operation 1144 'add' 'add_ln415_7' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_7, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1145 'bitselect' 'tmp_162' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%xor_ln416_7 = xor i1 %tmp_162, true" [test_conv/src/test.cpp:106]   --->   Operation 1146 'xor' 'xor_ln416_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1147 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_7 = and i1 %tmp_160, %xor_ln416_7" [test_conv/src/test.cpp:106]   --->   Operation 1147 'and' 'and_ln416_7' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_7, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1148 'bitselect' 'tmp_163' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_7, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1149 'partselect' 'tmp_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1150 [1/1] (0.97ns)   --->   "%icmp_ln879_14 = icmp eq i5 %tmp_17, -1" [test_conv/src/test.cpp:106]   --->   Operation 1150 'icmp' 'icmp_ln879_14' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_18 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_7, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1151 'partselect' 'tmp_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1152 [1/1] (1.07ns)   --->   "%icmp_ln879_15 = icmp eq i6 %tmp_18, -1" [test_conv/src/test.cpp:106]   --->   Operation 1152 'icmp' 'icmp_ln879_15' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1153 [1/1] (1.07ns)   --->   "%icmp_ln768_7 = icmp eq i6 %tmp_18, 0" [test_conv/src/test.cpp:106]   --->   Operation 1153 'icmp' 'icmp_ln768_7' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_15, i1 %icmp_ln768_7" [test_conv/src/test.cpp:106]   --->   Operation 1154 'select' 'select_ln777_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_7, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1155 'bitselect' 'tmp_164' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_7 = xor i1 %tmp_164, true" [test_conv/src/test.cpp:106]   --->   Operation 1156 'xor' 'xor_ln779_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_7 = and i1 %icmp_ln879_14, %xor_ln779_7" [test_conv/src/test.cpp:106]   --->   Operation 1157 'and' 'and_ln779_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%select_ln416_7 = select i1 %and_ln416_7, i1 %and_ln779_7, i1 %icmp_ln879_15" [test_conv/src/test.cpp:106]   --->   Operation 1158 'select' 'select_ln416_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1159 [1/1] (0.80ns)   --->   "%and_ln781_7 = and i1 %and_ln416_7, %icmp_ln879_15" [test_conv/src/test.cpp:106]   --->   Operation 1159 'and' 'and_ln781_7' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%xor_ln785_14 = xor i1 %select_ln777_7, true" [test_conv/src/test.cpp:106]   --->   Operation 1160 'xor' 'xor_ln785_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%or_ln785_7 = or i1 %tmp_163, %xor_ln785_14" [test_conv/src/test.cpp:106]   --->   Operation 1161 'or' 'or_ln785_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1162 [1/1] (0.80ns)   --->   "%xor_ln785_15 = xor i1 %tmp_159, true" [test_conv/src/test.cpp:106]   --->   Operation 1162 'xor' 'xor_ln785_15' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%and_ln785_7 = and i1 %or_ln785_7, %xor_ln785_15" [test_conv/src/test.cpp:106]   --->   Operation 1163 'and' 'and_ln785_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1164 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %tmp_163, %select_ln416_7" [test_conv/src/test.cpp:106]   --->   Operation 1164 'and' 'and_ln786_14' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%or_ln786_7 = or i1 %and_ln781_7, %and_ln786_14" [test_conv/src/test.cpp:106]   --->   Operation 1165 'or' 'or_ln786_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%xor_ln786_7 = xor i1 %or_ln786_7, true" [test_conv/src/test.cpp:106]   --->   Operation 1166 'xor' 'xor_ln786_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1167 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %tmp_159, %xor_ln786_7" [test_conv/src/test.cpp:106]   --->   Operation 1167 'and' 'and_ln786_15' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1168 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_7 = or i1 %and_ln786_15, %and_ln785_7" [test_conv/src/test.cpp:106]   --->   Operation 1168 'or' 'or_ln340_7' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1169 [1/2] (2.77ns)   --->   "%wt_buff_V_load_10 = load i16* %wt_buff_V_addr_10, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1169 'load' 'wt_buff_V_load_10' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_13 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %wt_buff_V_load_10 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1170 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1171 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_10 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_10" [test_conv/src/test.cpp:106]   --->   Operation 1171 'mul' 'mul_ln1118_10' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_10, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1172 'bitselect' 'tmp_179' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1173 [1/2] (2.77ns)   --->   "%wt_buff_V_load_13 = load i16* %wt_buff_V_addr_13, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1173 'load' 'wt_buff_V_load_13' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_13 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i16 %wt_buff_V_load_13 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1174 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1175 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_13" [test_conv/src/test.cpp:106]   --->   Operation 1175 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_13, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1176 'bitselect' 'tmp_197' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_13 : Operation 1177 [2/2] (2.77ns)   --->   "%wt_buff_V_load_16 = load i16* %wt_buff_V_addr_16, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1177 'load' 'wt_buff_V_load_16' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_13 : Operation 1178 [2/2] (2.77ns)   --->   "%wt_buff_V_load_19 = load i16* %wt_buff_V_addr_19, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1178 'load' 'wt_buff_V_load_19' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 14 <SV = 13> <Delay = 8.32>
ST_14 : Operation 1179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_19 = add i11 -970, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 1179 'add' 'add_ln1117_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_21 = add i11 -823, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 1180 'add' 'add_ln1117_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1181 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_64 = add i11 %zext_ln96_2, %add_ln1117_19" [test_conv/src/test.cpp:106]   --->   Operation 1181 'add' 'add_ln1117_64' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln1117_23 = zext i11 %add_ln1117_64 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1182 'zext' 'zext_ln1117_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1183 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_22 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_23" [test_conv/src/test.cpp:106]   --->   Operation 1183 'getelementptr' 'wt_buff_V_addr_22' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1184 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_67 = add i11 %zext_ln96_2, %add_ln1117_21" [test_conv/src/test.cpp:106]   --->   Operation 1184 'add' 'add_ln1117_67' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln1117_26 = zext i11 %add_ln1117_67 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1185 'zext' 'zext_ln1117_26' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1186 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_25 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_26" [test_conv/src/test.cpp:106]   --->   Operation 1186 'getelementptr' 'wt_buff_V_addr_25' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_s)   --->   "%or_ln340_67 = or i1 %and_ln786_18, %xor_ln785_19" [test_conv/src/test.cpp:106]   --->   Operation 1187 'or' 'or_ln340_67' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_s)   --->   "%or_ln340_66 = or i1 %or_ln340_67, %and_ln781_9" [test_conv/src/test.cpp:106]   --->   Operation 1188 'or' 'or_ln340_66' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1189 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_22 = select i1 %or_ln340_9, i16 32767, i16 %add_ln415_9" [test_conv/src/test.cpp:106]   --->   Operation 1189 'select' 'select_ln340_22' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_s)   --->   "%select_ln388_9 = select i1 %and_ln786_19, i16 -32768, i16 %add_ln415_9" [test_conv/src/test.cpp:106]   --->   Operation 1190 'select' 'select_ln388_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_s)   --->   "%select_ln340_24 = select i1 %or_ln340_66, i16 %select_ln340_22, i16 %select_ln388_9" [test_conv/src/test.cpp:106]   --->   Operation 1191 'select' 'select_ln340_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1192 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_s = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_24, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1192 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_14 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_10)   --->   "%sext_ln728_10 = sext i26 %shl_ln728_s to i32" [test_conv/src/test.cpp:106]   --->   Operation 1193 'sext' 'sext_ln728_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1194 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_10 = add i32 %mul_ln1118_10, %sext_ln728_10" [test_conv/src/test.cpp:106]   --->   Operation 1194 'add' 'add_ln1192_10' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_10, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1195 'bitselect' 'tmp_177' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_10, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1196 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1197 'bitselect' 'tmp_178' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln415_10 = zext i1 %tmp_179 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1198 'zext' 'zext_ln415_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1199 [1/1] (1.54ns)   --->   "%add_ln415_10 = add i16 %trunc_ln708_s, %zext_ln415_10" [test_conv/src/test.cpp:106]   --->   Operation 1199 'add' 'add_ln415_10' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_10, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1200 'bitselect' 'tmp_180' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%xor_ln416_10 = xor i1 %tmp_180, true" [test_conv/src/test.cpp:106]   --->   Operation 1201 'xor' 'xor_ln416_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1202 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_10 = and i1 %tmp_178, %xor_ln416_10" [test_conv/src/test.cpp:106]   --->   Operation 1202 'and' 'and_ln416_10' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_10, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1203 'bitselect' 'tmp_181' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_24 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_10, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1204 'partselect' 'tmp_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1205 [1/1] (0.97ns)   --->   "%icmp_ln879_20 = icmp eq i5 %tmp_24, -1" [test_conv/src/test.cpp:106]   --->   Operation 1205 'icmp' 'icmp_ln879_20' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_25 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_10, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1206 'partselect' 'tmp_25' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1207 [1/1] (1.07ns)   --->   "%icmp_ln879_21 = icmp eq i6 %tmp_25, -1" [test_conv/src/test.cpp:106]   --->   Operation 1207 'icmp' 'icmp_ln879_21' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1208 [1/1] (1.07ns)   --->   "%icmp_ln768_10 = icmp eq i6 %tmp_25, 0" [test_conv/src/test.cpp:106]   --->   Operation 1208 'icmp' 'icmp_ln768_10' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_21, i1 %icmp_ln768_10" [test_conv/src/test.cpp:106]   --->   Operation 1209 'select' 'select_ln777_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_10, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1210 'bitselect' 'tmp_182' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%xor_ln779_10 = xor i1 %tmp_182, true" [test_conv/src/test.cpp:106]   --->   Operation 1211 'xor' 'xor_ln779_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%and_ln779_10 = and i1 %icmp_ln879_20, %xor_ln779_10" [test_conv/src/test.cpp:106]   --->   Operation 1212 'and' 'and_ln779_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%select_ln416_10 = select i1 %and_ln416_10, i1 %and_ln779_10, i1 %icmp_ln879_21" [test_conv/src/test.cpp:106]   --->   Operation 1213 'select' 'select_ln416_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1214 [1/1] (0.80ns)   --->   "%and_ln781_10 = and i1 %and_ln416_10, %icmp_ln879_21" [test_conv/src/test.cpp:106]   --->   Operation 1214 'and' 'and_ln781_10' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%xor_ln785_20 = xor i1 %select_ln777_10, true" [test_conv/src/test.cpp:106]   --->   Operation 1215 'xor' 'xor_ln785_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%or_ln785_10 = or i1 %tmp_181, %xor_ln785_20" [test_conv/src/test.cpp:106]   --->   Operation 1216 'or' 'or_ln785_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1217 [1/1] (0.80ns)   --->   "%xor_ln785_21 = xor i1 %tmp_177, true" [test_conv/src/test.cpp:106]   --->   Operation 1217 'xor' 'xor_ln785_21' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%and_ln785_10 = and i1 %or_ln785_10, %xor_ln785_21" [test_conv/src/test.cpp:106]   --->   Operation 1218 'and' 'and_ln785_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1219 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_20 = and i1 %tmp_181, %select_ln416_10" [test_conv/src/test.cpp:106]   --->   Operation 1219 'and' 'and_ln786_20' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%or_ln786_10 = or i1 %and_ln781_10, %and_ln786_20" [test_conv/src/test.cpp:106]   --->   Operation 1220 'or' 'or_ln786_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%xor_ln786_10 = xor i1 %or_ln786_10, true" [test_conv/src/test.cpp:106]   --->   Operation 1221 'xor' 'xor_ln786_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1222 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_21 = and i1 %tmp_177, %xor_ln786_10" [test_conv/src/test.cpp:106]   --->   Operation 1222 'and' 'and_ln786_21' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1223 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_10 = or i1 %and_ln786_21, %and_ln785_10" [test_conv/src/test.cpp:106]   --->   Operation 1223 'or' 'or_ln340_10' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_12)   --->   "%or_ln340_73 = or i1 %and_ln786_24, %xor_ln785_25" [test_conv/src/test.cpp:106]   --->   Operation 1224 'or' 'or_ln340_73' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_12)   --->   "%or_ln340_72 = or i1 %or_ln340_73, %and_ln781_12" [test_conv/src/test.cpp:106]   --->   Operation 1225 'or' 'or_ln340_72' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1226 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_30 = select i1 %or_ln340_12, i16 32767, i16 %add_ln415_12" [test_conv/src/test.cpp:106]   --->   Operation 1226 'select' 'select_ln340_30' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_12)   --->   "%select_ln388_12 = select i1 %and_ln786_25, i16 -32768, i16 %add_ln415_12" [test_conv/src/test.cpp:106]   --->   Operation 1227 'select' 'select_ln388_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_12)   --->   "%select_ln340_31 = select i1 %or_ln340_72, i16 %select_ln340_30, i16 %select_ln388_12" [test_conv/src/test.cpp:106]   --->   Operation 1228 'select' 'select_ln340_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1229 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_12 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_31, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1229 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_14 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_13)   --->   "%sext_ln728_13 = sext i26 %shl_ln728_12 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1230 'sext' 'sext_ln728_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1231 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_13 = add i32 %mul_ln1118_13, %sext_ln728_13" [test_conv/src/test.cpp:106]   --->   Operation 1231 'add' 'add_ln1192_13' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_13, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1232 'bitselect' 'tmp_195' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_13, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1233 'partselect' 'trunc_ln708_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_13, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1234 'bitselect' 'tmp_196' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln415_13 = zext i1 %tmp_197 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1235 'zext' 'zext_ln415_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1236 [1/1] (1.54ns)   --->   "%add_ln415_13 = add i16 %trunc_ln708_12, %zext_ln415_13" [test_conv/src/test.cpp:106]   --->   Operation 1236 'add' 'add_ln415_13' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_13, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1237 'bitselect' 'tmp_198' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%xor_ln416_13 = xor i1 %tmp_198, true" [test_conv/src/test.cpp:106]   --->   Operation 1238 'xor' 'xor_ln416_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1239 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_13 = and i1 %tmp_196, %xor_ln416_13" [test_conv/src/test.cpp:106]   --->   Operation 1239 'and' 'and_ln416_13' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_13, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1240 'bitselect' 'tmp_199' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_31 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_13, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1241 'partselect' 'tmp_31' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1242 [1/1] (0.97ns)   --->   "%icmp_ln879_26 = icmp eq i5 %tmp_31, -1" [test_conv/src/test.cpp:106]   --->   Operation 1242 'icmp' 'icmp_ln879_26' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_32 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_13, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1243 'partselect' 'tmp_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1244 [1/1] (1.07ns)   --->   "%icmp_ln879_27 = icmp eq i6 %tmp_32, -1" [test_conv/src/test.cpp:106]   --->   Operation 1244 'icmp' 'icmp_ln879_27' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1245 [1/1] (1.07ns)   --->   "%icmp_ln768_13 = icmp eq i6 %tmp_32, 0" [test_conv/src/test.cpp:106]   --->   Operation 1245 'icmp' 'icmp_ln768_13' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%select_ln777_13 = select i1 %and_ln416_13, i1 %icmp_ln879_27, i1 %icmp_ln768_13" [test_conv/src/test.cpp:106]   --->   Operation 1246 'select' 'select_ln777_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_13, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1247 'bitselect' 'tmp_200' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%xor_ln779_13 = xor i1 %tmp_200, true" [test_conv/src/test.cpp:106]   --->   Operation 1248 'xor' 'xor_ln779_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%and_ln779_13 = and i1 %icmp_ln879_26, %xor_ln779_13" [test_conv/src/test.cpp:106]   --->   Operation 1249 'and' 'and_ln779_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%select_ln416_13 = select i1 %and_ln416_13, i1 %and_ln779_13, i1 %icmp_ln879_27" [test_conv/src/test.cpp:106]   --->   Operation 1250 'select' 'select_ln416_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1251 [1/1] (0.80ns)   --->   "%and_ln781_13 = and i1 %and_ln416_13, %icmp_ln879_27" [test_conv/src/test.cpp:106]   --->   Operation 1251 'and' 'and_ln781_13' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%xor_ln785_26 = xor i1 %select_ln777_13, true" [test_conv/src/test.cpp:106]   --->   Operation 1252 'xor' 'xor_ln785_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%or_ln785_13 = or i1 %tmp_199, %xor_ln785_26" [test_conv/src/test.cpp:106]   --->   Operation 1253 'or' 'or_ln785_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1254 [1/1] (0.80ns)   --->   "%xor_ln785_27 = xor i1 %tmp_195, true" [test_conv/src/test.cpp:106]   --->   Operation 1254 'xor' 'xor_ln785_27' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%and_ln785_13 = and i1 %or_ln785_13, %xor_ln785_27" [test_conv/src/test.cpp:106]   --->   Operation 1255 'and' 'and_ln785_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1256 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_26 = and i1 %tmp_199, %select_ln416_13" [test_conv/src/test.cpp:106]   --->   Operation 1256 'and' 'and_ln786_26' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%or_ln786_13 = or i1 %and_ln781_13, %and_ln786_26" [test_conv/src/test.cpp:106]   --->   Operation 1257 'or' 'or_ln786_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%xor_ln786_13 = xor i1 %or_ln786_13, true" [test_conv/src/test.cpp:106]   --->   Operation 1258 'xor' 'xor_ln786_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1259 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_27 = and i1 %tmp_195, %xor_ln786_13" [test_conv/src/test.cpp:106]   --->   Operation 1259 'and' 'and_ln786_27' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1260 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_13 = or i1 %and_ln786_27, %and_ln785_13" [test_conv/src/test.cpp:106]   --->   Operation 1260 'or' 'or_ln340_13' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1261 [1/2] (2.77ns)   --->   "%wt_buff_V_load_16 = load i16* %wt_buff_V_addr_16, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1261 'load' 'wt_buff_V_load_16' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_14 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i16 %wt_buff_V_load_16 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1262 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1263 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_16" [test_conv/src/test.cpp:106]   --->   Operation 1263 'mul' 'mul_ln1118_16' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_16, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1264 'bitselect' 'tmp_215' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1265 [1/2] (2.77ns)   --->   "%wt_buff_V_load_19 = load i16* %wt_buff_V_addr_19, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1265 'load' 'wt_buff_V_load_19' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_14 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i16 %wt_buff_V_load_19 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1266 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1267 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_19" [test_conv/src/test.cpp:106]   --->   Operation 1267 'mul' 'mul_ln1118_19' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_19, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1268 'bitselect' 'tmp_233' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_14 : Operation 1269 [2/2] (2.77ns)   --->   "%wt_buff_V_load_22 = load i16* %wt_buff_V_addr_22, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1269 'load' 'wt_buff_V_load_22' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_14 : Operation 1270 [2/2] (2.77ns)   --->   "%wt_buff_V_load_25 = load i16* %wt_buff_V_addr_25, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1270 'load' 'wt_buff_V_load_25' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 15 <SV = 14> <Delay = 8.32>
ST_15 : Operation 1271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_24 = add i11 -676, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 1271 'add' 'add_ln1117_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_27 = add i11 -529, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 1272 'add' 'add_ln1117_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1273 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_70 = add i11 %zext_ln96_2, %add_ln1117_24" [test_conv/src/test.cpp:106]   --->   Operation 1273 'add' 'add_ln1117_70' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln1117_29 = zext i11 %add_ln1117_70 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1274 'zext' 'zext_ln1117_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1275 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_28 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_29" [test_conv/src/test.cpp:106]   --->   Operation 1275 'getelementptr' 'wt_buff_V_addr_28' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1276 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_73 = add i11 %zext_ln96_2, %add_ln1117_27" [test_conv/src/test.cpp:106]   --->   Operation 1276 'add' 'add_ln1117_73' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln1117_32 = zext i11 %add_ln1117_73 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1277 'zext' 'zext_ln1117_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1278 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_31 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_32" [test_conv/src/test.cpp:106]   --->   Operation 1278 'getelementptr' 'wt_buff_V_addr_31' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_15)   --->   "%or_ln340_79 = or i1 %and_ln786_30, %xor_ln785_31" [test_conv/src/test.cpp:106]   --->   Operation 1279 'or' 'or_ln340_79' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_15)   --->   "%or_ln340_78 = or i1 %or_ln340_79, %and_ln781_15" [test_conv/src/test.cpp:106]   --->   Operation 1280 'or' 'or_ln340_78' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1281 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_37 = select i1 %or_ln340_15, i16 32767, i16 %add_ln415_15" [test_conv/src/test.cpp:106]   --->   Operation 1281 'select' 'select_ln340_37' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_15)   --->   "%select_ln388_15 = select i1 %and_ln786_31, i16 -32768, i16 %add_ln415_15" [test_conv/src/test.cpp:106]   --->   Operation 1282 'select' 'select_ln388_15' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_15)   --->   "%select_ln340_39 = select i1 %or_ln340_78, i16 %select_ln340_37, i16 %select_ln388_15" [test_conv/src/test.cpp:106]   --->   Operation 1283 'select' 'select_ln340_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1284 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_15 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_39, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1284 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_15 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_16)   --->   "%sext_ln728_16 = sext i26 %shl_ln728_15 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1285 'sext' 'sext_ln728_16' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1286 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_16 = add i32 %mul_ln1118_16, %sext_ln728_16" [test_conv/src/test.cpp:106]   --->   Operation 1286 'add' 'add_ln1192_16' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_16, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1287 'bitselect' 'tmp_213' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_16, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1288 'partselect' 'trunc_ln708_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_16, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1289 'bitselect' 'tmp_214' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln415_16 = zext i1 %tmp_215 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1290 'zext' 'zext_ln415_16' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1291 [1/1] (1.54ns)   --->   "%add_ln415_16 = add i16 %trunc_ln708_15, %zext_ln415_16" [test_conv/src/test.cpp:106]   --->   Operation 1291 'add' 'add_ln415_16' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1292 'bitselect' 'tmp_216' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%xor_ln416_16 = xor i1 %tmp_216, true" [test_conv/src/test.cpp:106]   --->   Operation 1293 'xor' 'xor_ln416_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1294 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_16 = and i1 %tmp_214, %xor_ln416_16" [test_conv/src/test.cpp:106]   --->   Operation 1294 'and' 'and_ln416_16' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1295 'bitselect' 'tmp_217' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_38 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_16, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1296 'partselect' 'tmp_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1297 [1/1] (0.97ns)   --->   "%icmp_ln879_32 = icmp eq i5 %tmp_38, -1" [test_conv/src/test.cpp:106]   --->   Operation 1297 'icmp' 'icmp_ln879_32' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_39 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_16, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1298 'partselect' 'tmp_39' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1299 [1/1] (1.07ns)   --->   "%icmp_ln879_33 = icmp eq i6 %tmp_39, -1" [test_conv/src/test.cpp:106]   --->   Operation 1299 'icmp' 'icmp_ln879_33' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1300 [1/1] (1.07ns)   --->   "%icmp_ln768_16 = icmp eq i6 %tmp_39, 0" [test_conv/src/test.cpp:106]   --->   Operation 1300 'icmp' 'icmp_ln768_16' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%select_ln777_16 = select i1 %and_ln416_16, i1 %icmp_ln879_33, i1 %icmp_ln768_16" [test_conv/src/test.cpp:106]   --->   Operation 1301 'select' 'select_ln777_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_16, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1302 'bitselect' 'tmp_218' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%xor_ln779_16 = xor i1 %tmp_218, true" [test_conv/src/test.cpp:106]   --->   Operation 1303 'xor' 'xor_ln779_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%and_ln779_16 = and i1 %icmp_ln879_32, %xor_ln779_16" [test_conv/src/test.cpp:106]   --->   Operation 1304 'and' 'and_ln779_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%select_ln416_16 = select i1 %and_ln416_16, i1 %and_ln779_16, i1 %icmp_ln879_33" [test_conv/src/test.cpp:106]   --->   Operation 1305 'select' 'select_ln416_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1306 [1/1] (0.80ns)   --->   "%and_ln781_16 = and i1 %and_ln416_16, %icmp_ln879_33" [test_conv/src/test.cpp:106]   --->   Operation 1306 'and' 'and_ln781_16' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%xor_ln785_32 = xor i1 %select_ln777_16, true" [test_conv/src/test.cpp:106]   --->   Operation 1307 'xor' 'xor_ln785_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%or_ln785_16 = or i1 %tmp_217, %xor_ln785_32" [test_conv/src/test.cpp:106]   --->   Operation 1308 'or' 'or_ln785_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1309 [1/1] (0.80ns)   --->   "%xor_ln785_33 = xor i1 %tmp_213, true" [test_conv/src/test.cpp:106]   --->   Operation 1309 'xor' 'xor_ln785_33' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%and_ln785_16 = and i1 %or_ln785_16, %xor_ln785_33" [test_conv/src/test.cpp:106]   --->   Operation 1310 'and' 'and_ln785_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1311 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_32 = and i1 %tmp_217, %select_ln416_16" [test_conv/src/test.cpp:106]   --->   Operation 1311 'and' 'and_ln786_32' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%or_ln786_16 = or i1 %and_ln781_16, %and_ln786_32" [test_conv/src/test.cpp:106]   --->   Operation 1312 'or' 'or_ln786_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%xor_ln786_16 = xor i1 %or_ln786_16, true" [test_conv/src/test.cpp:106]   --->   Operation 1313 'xor' 'xor_ln786_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1314 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_33 = and i1 %tmp_213, %xor_ln786_16" [test_conv/src/test.cpp:106]   --->   Operation 1314 'and' 'and_ln786_33' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1315 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_16 = or i1 %and_ln786_33, %and_ln785_16" [test_conv/src/test.cpp:106]   --->   Operation 1315 'or' 'or_ln340_16' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_18)   --->   "%or_ln340_85 = or i1 %and_ln786_36, %xor_ln785_37" [test_conv/src/test.cpp:106]   --->   Operation 1316 'or' 'or_ln340_85' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_18)   --->   "%or_ln340_84 = or i1 %or_ln340_85, %and_ln781_18" [test_conv/src/test.cpp:106]   --->   Operation 1317 'or' 'or_ln340_84' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1318 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_45 = select i1 %or_ln340_18, i16 32767, i16 %add_ln415_18" [test_conv/src/test.cpp:106]   --->   Operation 1318 'select' 'select_ln340_45' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_18)   --->   "%select_ln388_18 = select i1 %and_ln786_37, i16 -32768, i16 %add_ln415_18" [test_conv/src/test.cpp:106]   --->   Operation 1319 'select' 'select_ln388_18' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_18)   --->   "%select_ln340_46 = select i1 %or_ln340_84, i16 %select_ln340_45, i16 %select_ln388_18" [test_conv/src/test.cpp:106]   --->   Operation 1320 'select' 'select_ln340_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1321 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_18 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_46, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1321 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_15 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_19)   --->   "%sext_ln728_19 = sext i26 %shl_ln728_18 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1322 'sext' 'sext_ln728_19' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1323 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_19 = add i32 %mul_ln1118_19, %sext_ln728_19" [test_conv/src/test.cpp:106]   --->   Operation 1323 'add' 'add_ln1192_19' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_19, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1324 'bitselect' 'tmp_231' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_19, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1325 'partselect' 'trunc_ln708_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_19, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1326 'bitselect' 'tmp_232' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln415_19 = zext i1 %tmp_233 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1327 'zext' 'zext_ln415_19' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1328 [1/1] (1.54ns)   --->   "%add_ln415_19 = add i16 %trunc_ln708_18, %zext_ln415_19" [test_conv/src/test.cpp:106]   --->   Operation 1328 'add' 'add_ln415_19' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1329 'bitselect' 'tmp_234' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%xor_ln416_19 = xor i1 %tmp_234, true" [test_conv/src/test.cpp:106]   --->   Operation 1330 'xor' 'xor_ln416_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1331 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_19 = and i1 %tmp_232, %xor_ln416_19" [test_conv/src/test.cpp:106]   --->   Operation 1331 'and' 'and_ln416_19' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1332 'bitselect' 'tmp_235' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_45 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_19, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1333 'partselect' 'tmp_45' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1334 [1/1] (0.97ns)   --->   "%icmp_ln879_38 = icmp eq i5 %tmp_45, -1" [test_conv/src/test.cpp:106]   --->   Operation 1334 'icmp' 'icmp_ln879_38' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_46 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_19, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1335 'partselect' 'tmp_46' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1336 [1/1] (1.07ns)   --->   "%icmp_ln879_39 = icmp eq i6 %tmp_46, -1" [test_conv/src/test.cpp:106]   --->   Operation 1336 'icmp' 'icmp_ln879_39' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1337 [1/1] (1.07ns)   --->   "%icmp_ln768_19 = icmp eq i6 %tmp_46, 0" [test_conv/src/test.cpp:106]   --->   Operation 1337 'icmp' 'icmp_ln768_19' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_19)   --->   "%select_ln777_19 = select i1 %and_ln416_19, i1 %icmp_ln879_39, i1 %icmp_ln768_19" [test_conv/src/test.cpp:106]   --->   Operation 1338 'select' 'select_ln777_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_19, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1339 'bitselect' 'tmp_236' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%xor_ln779_19 = xor i1 %tmp_236, true" [test_conv/src/test.cpp:106]   --->   Operation 1340 'xor' 'xor_ln779_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%and_ln779_19 = and i1 %icmp_ln879_38, %xor_ln779_19" [test_conv/src/test.cpp:106]   --->   Operation 1341 'and' 'and_ln779_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%select_ln416_19 = select i1 %and_ln416_19, i1 %and_ln779_19, i1 %icmp_ln879_39" [test_conv/src/test.cpp:106]   --->   Operation 1342 'select' 'select_ln416_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1343 [1/1] (0.80ns)   --->   "%and_ln781_19 = and i1 %and_ln416_19, %icmp_ln879_39" [test_conv/src/test.cpp:106]   --->   Operation 1343 'and' 'and_ln781_19' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_19)   --->   "%xor_ln785_38 = xor i1 %select_ln777_19, true" [test_conv/src/test.cpp:106]   --->   Operation 1344 'xor' 'xor_ln785_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_19)   --->   "%or_ln785_19 = or i1 %tmp_235, %xor_ln785_38" [test_conv/src/test.cpp:106]   --->   Operation 1345 'or' 'or_ln785_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1346 [1/1] (0.80ns)   --->   "%xor_ln785_39 = xor i1 %tmp_231, true" [test_conv/src/test.cpp:106]   --->   Operation 1346 'xor' 'xor_ln785_39' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_19)   --->   "%and_ln785_19 = and i1 %or_ln785_19, %xor_ln785_39" [test_conv/src/test.cpp:106]   --->   Operation 1347 'and' 'and_ln785_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1348 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_38 = and i1 %tmp_235, %select_ln416_19" [test_conv/src/test.cpp:106]   --->   Operation 1348 'and' 'and_ln786_38' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%or_ln786_19 = or i1 %and_ln781_19, %and_ln786_38" [test_conv/src/test.cpp:106]   --->   Operation 1349 'or' 'or_ln786_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%xor_ln786_19 = xor i1 %or_ln786_19, true" [test_conv/src/test.cpp:106]   --->   Operation 1350 'xor' 'xor_ln786_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1351 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_39 = and i1 %tmp_231, %xor_ln786_19" [test_conv/src/test.cpp:106]   --->   Operation 1351 'and' 'and_ln786_39' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1352 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_19 = or i1 %and_ln786_39, %and_ln785_19" [test_conv/src/test.cpp:106]   --->   Operation 1352 'or' 'or_ln340_19' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1353 [1/2] (2.77ns)   --->   "%wt_buff_V_load_22 = load i16* %wt_buff_V_addr_22, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1353 'load' 'wt_buff_V_load_22' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_15 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i16 %wt_buff_V_load_22 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1354 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1355 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_22" [test_conv/src/test.cpp:106]   --->   Operation 1355 'mul' 'mul_ln1118_22' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1356 [1/1] (0.00ns)   --->   "%tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_22, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1356 'bitselect' 'tmp_251' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1357 [1/2] (2.77ns)   --->   "%wt_buff_V_load_25 = load i16* %wt_buff_V_addr_25, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1357 'load' 'wt_buff_V_load_25' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_15 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i16 %wt_buff_V_load_25 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1358 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1359 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_25" [test_conv/src/test.cpp:106]   --->   Operation 1359 'mul' 'mul_ln1118_25' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_25, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1360 'bitselect' 'tmp_269' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_15 : Operation 1361 [2/2] (2.77ns)   --->   "%wt_buff_V_load_28 = load i16* %wt_buff_V_addr_28, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1361 'load' 'wt_buff_V_load_28' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_15 : Operation 1362 [2/2] (2.77ns)   --->   "%wt_buff_V_load_31 = load i16* %wt_buff_V_addr_31, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1362 'load' 'wt_buff_V_load_31' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 16 <SV = 15> <Delay = 8.32>
ST_16 : Operation 1363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_29 = add i10 -382, %sext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 1363 'add' 'add_ln1117_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_32 = add i9 -235, %sext_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 1364 'add' 'add_ln1117_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1365 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_76 = add i10 %zext_ln96_4, %add_ln1117_29" [test_conv/src/test.cpp:106]   --->   Operation 1365 'add' 'add_ln1117_76' <Predicate = (!icmp_ln95)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln1117_11 = sext i10 %add_ln1117_76 to i11" [test_conv/src/test.cpp:106]   --->   Operation 1366 'sext' 'sext_ln1117_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln1117_35 = zext i11 %sext_ln1117_11 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1367 'zext' 'zext_ln1117_35' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1368 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_34 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_35" [test_conv/src/test.cpp:106]   --->   Operation 1368 'getelementptr' 'wt_buff_V_addr_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1369 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_79 = add i9 %zext_ln96_3, %add_ln1117_32" [test_conv/src/test.cpp:106]   --->   Operation 1369 'add' 'add_ln1117_79' <Predicate = (!icmp_ln95)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln1117_14 = sext i9 %add_ln1117_79 to i11" [test_conv/src/test.cpp:106]   --->   Operation 1370 'sext' 'sext_ln1117_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln1117_38 = zext i11 %sext_ln1117_14 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1371 'zext' 'zext_ln1117_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1372 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_37 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_38" [test_conv/src/test.cpp:106]   --->   Operation 1372 'getelementptr' 'wt_buff_V_addr_37' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_21)   --->   "%or_ln340_91 = or i1 %and_ln786_42, %xor_ln785_43" [test_conv/src/test.cpp:106]   --->   Operation 1373 'or' 'or_ln340_91' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_21)   --->   "%or_ln340_90 = or i1 %or_ln340_91, %and_ln781_21" [test_conv/src/test.cpp:106]   --->   Operation 1374 'or' 'or_ln340_90' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1375 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_51 = select i1 %or_ln340_21, i16 32767, i16 %add_ln415_21" [test_conv/src/test.cpp:106]   --->   Operation 1375 'select' 'select_ln340_51' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_21)   --->   "%select_ln388_21 = select i1 %and_ln786_43, i16 -32768, i16 %add_ln415_21" [test_conv/src/test.cpp:106]   --->   Operation 1376 'select' 'select_ln388_21' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_21)   --->   "%select_ln340_52 = select i1 %or_ln340_90, i16 %select_ln340_51, i16 %select_ln388_21" [test_conv/src/test.cpp:106]   --->   Operation 1377 'select' 'select_ln340_52' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1378 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_21 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_52, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1378 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_16 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_22)   --->   "%sext_ln728_22 = sext i26 %shl_ln728_21 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1379 'sext' 'sext_ln728_22' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1380 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_22 = add i32 %mul_ln1118_22, %sext_ln728_22" [test_conv/src/test.cpp:106]   --->   Operation 1380 'add' 'add_ln1192_22' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1381 [1/1] (0.00ns)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_22, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1381 'bitselect' 'tmp_249' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1382 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_22, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1382 'partselect' 'trunc_ln708_21' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_22, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1383 'bitselect' 'tmp_250' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln415_22 = zext i1 %tmp_251 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1384 'zext' 'zext_ln415_22' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1385 [1/1] (1.54ns)   --->   "%add_ln415_22 = add i16 %trunc_ln708_21, %zext_ln415_22" [test_conv/src/test.cpp:106]   --->   Operation 1385 'add' 'add_ln415_22' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1386 'bitselect' 'tmp_252' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%xor_ln416_22 = xor i1 %tmp_252, true" [test_conv/src/test.cpp:106]   --->   Operation 1387 'xor' 'xor_ln416_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1388 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_22 = and i1 %tmp_250, %xor_ln416_22" [test_conv/src/test.cpp:106]   --->   Operation 1388 'and' 'and_ln416_22' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1389 'bitselect' 'tmp_253' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1390 [1/1] (0.00ns)   --->   "%tmp_52 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_22, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1390 'partselect' 'tmp_52' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1391 [1/1] (0.97ns)   --->   "%icmp_ln879_44 = icmp eq i5 %tmp_52, -1" [test_conv/src/test.cpp:106]   --->   Operation 1391 'icmp' 'icmp_ln879_44' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp_53 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_22, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1392 'partselect' 'tmp_53' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1393 [1/1] (1.07ns)   --->   "%icmp_ln879_45 = icmp eq i6 %tmp_53, -1" [test_conv/src/test.cpp:106]   --->   Operation 1393 'icmp' 'icmp_ln879_45' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1394 [1/1] (1.07ns)   --->   "%icmp_ln768_22 = icmp eq i6 %tmp_53, 0" [test_conv/src/test.cpp:106]   --->   Operation 1394 'icmp' 'icmp_ln768_22' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_22)   --->   "%select_ln777_22 = select i1 %and_ln416_22, i1 %icmp_ln879_45, i1 %icmp_ln768_22" [test_conv/src/test.cpp:106]   --->   Operation 1395 'select' 'select_ln777_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_44)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_22, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1396 'bitselect' 'tmp_254' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_44)   --->   "%xor_ln779_22 = xor i1 %tmp_254, true" [test_conv/src/test.cpp:106]   --->   Operation 1397 'xor' 'xor_ln779_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_44)   --->   "%and_ln779_22 = and i1 %icmp_ln879_44, %xor_ln779_22" [test_conv/src/test.cpp:106]   --->   Operation 1398 'and' 'and_ln779_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_44)   --->   "%select_ln416_22 = select i1 %and_ln416_22, i1 %and_ln779_22, i1 %icmp_ln879_45" [test_conv/src/test.cpp:106]   --->   Operation 1399 'select' 'select_ln416_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1400 [1/1] (0.80ns)   --->   "%and_ln781_22 = and i1 %and_ln416_22, %icmp_ln879_45" [test_conv/src/test.cpp:106]   --->   Operation 1400 'and' 'and_ln781_22' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_22)   --->   "%xor_ln785_44 = xor i1 %select_ln777_22, true" [test_conv/src/test.cpp:106]   --->   Operation 1401 'xor' 'xor_ln785_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_22)   --->   "%or_ln785_22 = or i1 %tmp_253, %xor_ln785_44" [test_conv/src/test.cpp:106]   --->   Operation 1402 'or' 'or_ln785_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1403 [1/1] (0.80ns)   --->   "%xor_ln785_45 = xor i1 %tmp_249, true" [test_conv/src/test.cpp:106]   --->   Operation 1403 'xor' 'xor_ln785_45' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_22)   --->   "%and_ln785_22 = and i1 %or_ln785_22, %xor_ln785_45" [test_conv/src/test.cpp:106]   --->   Operation 1404 'and' 'and_ln785_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1405 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_44 = and i1 %tmp_253, %select_ln416_22" [test_conv/src/test.cpp:106]   --->   Operation 1405 'and' 'and_ln786_44' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%or_ln786_22 = or i1 %and_ln781_22, %and_ln786_44" [test_conv/src/test.cpp:106]   --->   Operation 1406 'or' 'or_ln786_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%xor_ln786_22 = xor i1 %or_ln786_22, true" [test_conv/src/test.cpp:106]   --->   Operation 1407 'xor' 'xor_ln786_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1408 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_45 = and i1 %tmp_249, %xor_ln786_22" [test_conv/src/test.cpp:106]   --->   Operation 1408 'and' 'and_ln786_45' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1409 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_22 = or i1 %and_ln786_45, %and_ln785_22" [test_conv/src/test.cpp:106]   --->   Operation 1409 'or' 'or_ln340_22' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_24)   --->   "%or_ln340_97 = or i1 %and_ln786_48, %xor_ln785_49" [test_conv/src/test.cpp:106]   --->   Operation 1410 'or' 'or_ln340_97' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_24)   --->   "%or_ln340_96 = or i1 %or_ln340_97, %and_ln781_24" [test_conv/src/test.cpp:106]   --->   Operation 1411 'or' 'or_ln340_96' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1412 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_56 = select i1 %or_ln340_24, i16 32767, i16 %add_ln415_24" [test_conv/src/test.cpp:106]   --->   Operation 1412 'select' 'select_ln340_56' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_24)   --->   "%select_ln388_24 = select i1 %and_ln786_49, i16 -32768, i16 %add_ln415_24" [test_conv/src/test.cpp:106]   --->   Operation 1413 'select' 'select_ln388_24' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_24)   --->   "%select_ln340_57 = select i1 %or_ln340_96, i16 %select_ln340_56, i16 %select_ln388_24" [test_conv/src/test.cpp:106]   --->   Operation 1414 'select' 'select_ln340_57' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1415 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_24 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_57, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1415 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_16 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_25)   --->   "%sext_ln728_25 = sext i26 %shl_ln728_24 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1416 'sext' 'sext_ln728_25' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1417 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_25 = add i32 %mul_ln1118_25, %sext_ln728_25" [test_conv/src/test.cpp:106]   --->   Operation 1417 'add' 'add_ln1192_25' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_25, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1418 'bitselect' 'tmp_267' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_25, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1419 'partselect' 'trunc_ln708_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_25, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1420 'bitselect' 'tmp_268' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln415_25 = zext i1 %tmp_269 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1421 'zext' 'zext_ln415_25' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1422 [1/1] (1.54ns)   --->   "%add_ln415_25 = add i16 %trunc_ln708_24, %zext_ln415_25" [test_conv/src/test.cpp:106]   --->   Operation 1422 'add' 'add_ln415_25' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_25, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1423 'bitselect' 'tmp_270' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%xor_ln416_25 = xor i1 %tmp_270, true" [test_conv/src/test.cpp:106]   --->   Operation 1424 'xor' 'xor_ln416_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1425 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_25 = and i1 %tmp_268, %xor_ln416_25" [test_conv/src/test.cpp:106]   --->   Operation 1425 'and' 'and_ln416_25' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1426 [1/1] (0.00ns)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_25, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1426 'bitselect' 'tmp_271' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_25, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1427 'partselect' 'tmp_59' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1428 [1/1] (0.97ns)   --->   "%icmp_ln879_50 = icmp eq i5 %tmp_59, -1" [test_conv/src/test.cpp:106]   --->   Operation 1428 'icmp' 'icmp_ln879_50' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1429 [1/1] (0.00ns)   --->   "%tmp_60 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_25, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1429 'partselect' 'tmp_60' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1430 [1/1] (1.07ns)   --->   "%icmp_ln879_51 = icmp eq i6 %tmp_60, -1" [test_conv/src/test.cpp:106]   --->   Operation 1430 'icmp' 'icmp_ln879_51' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1431 [1/1] (1.07ns)   --->   "%icmp_ln768_25 = icmp eq i6 %tmp_60, 0" [test_conv/src/test.cpp:106]   --->   Operation 1431 'icmp' 'icmp_ln768_25' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_25)   --->   "%select_ln777_25 = select i1 %and_ln416_25, i1 %icmp_ln879_51, i1 %icmp_ln768_25" [test_conv/src/test.cpp:106]   --->   Operation 1432 'select' 'select_ln777_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_50)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_25, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1433 'bitselect' 'tmp_272' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_50)   --->   "%xor_ln779_25 = xor i1 %tmp_272, true" [test_conv/src/test.cpp:106]   --->   Operation 1434 'xor' 'xor_ln779_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_50)   --->   "%and_ln779_25 = and i1 %icmp_ln879_50, %xor_ln779_25" [test_conv/src/test.cpp:106]   --->   Operation 1435 'and' 'and_ln779_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_50)   --->   "%select_ln416_25 = select i1 %and_ln416_25, i1 %and_ln779_25, i1 %icmp_ln879_51" [test_conv/src/test.cpp:106]   --->   Operation 1436 'select' 'select_ln416_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1437 [1/1] (0.80ns)   --->   "%and_ln781_25 = and i1 %and_ln416_25, %icmp_ln879_51" [test_conv/src/test.cpp:106]   --->   Operation 1437 'and' 'and_ln781_25' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_25)   --->   "%xor_ln785_50 = xor i1 %select_ln777_25, true" [test_conv/src/test.cpp:106]   --->   Operation 1438 'xor' 'xor_ln785_50' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_25)   --->   "%or_ln785_25 = or i1 %tmp_271, %xor_ln785_50" [test_conv/src/test.cpp:106]   --->   Operation 1439 'or' 'or_ln785_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1440 [1/1] (0.80ns)   --->   "%xor_ln785_51 = xor i1 %tmp_267, true" [test_conv/src/test.cpp:106]   --->   Operation 1440 'xor' 'xor_ln785_51' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_25)   --->   "%and_ln785_25 = and i1 %or_ln785_25, %xor_ln785_51" [test_conv/src/test.cpp:106]   --->   Operation 1441 'and' 'and_ln785_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1442 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_50 = and i1 %tmp_271, %select_ln416_25" [test_conv/src/test.cpp:106]   --->   Operation 1442 'and' 'and_ln786_50' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%or_ln786_25 = or i1 %and_ln781_25, %and_ln786_50" [test_conv/src/test.cpp:106]   --->   Operation 1443 'or' 'or_ln786_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%xor_ln786_25 = xor i1 %or_ln786_25, true" [test_conv/src/test.cpp:106]   --->   Operation 1444 'xor' 'xor_ln786_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1445 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_51 = and i1 %tmp_267, %xor_ln786_25" [test_conv/src/test.cpp:106]   --->   Operation 1445 'and' 'and_ln786_51' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1446 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_25 = or i1 %and_ln786_51, %and_ln785_25" [test_conv/src/test.cpp:106]   --->   Operation 1446 'or' 'or_ln340_25' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1447 [1/2] (2.77ns)   --->   "%wt_buff_V_load_28 = load i16* %wt_buff_V_addr_28, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1447 'load' 'wt_buff_V_load_28' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_16 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i16 %wt_buff_V_load_28 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1448 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1449 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_28 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_28" [test_conv/src/test.cpp:106]   --->   Operation 1449 'mul' 'mul_ln1118_28' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_28, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1450 'bitselect' 'tmp_287' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1451 [1/2] (2.77ns)   --->   "%wt_buff_V_load_31 = load i16* %wt_buff_V_addr_31, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1451 'load' 'wt_buff_V_load_31' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_16 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i16 %wt_buff_V_load_31 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1452 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1453 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_31" [test_conv/src/test.cpp:106]   --->   Operation 1453 'mul' 'mul_ln1118_31' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1454 [1/1] (0.00ns)   --->   "%tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_31, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1454 'bitselect' 'tmp_305' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 1455 [2/2] (2.77ns)   --->   "%wt_buff_V_load_34 = load i16* %wt_buff_V_addr_34, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1455 'load' 'wt_buff_V_load_34' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_16 : Operation 1456 [2/2] (2.77ns)   --->   "%wt_buff_V_load_37 = load i16* %wt_buff_V_addr_37, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1456 'load' 'wt_buff_V_load_37' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 17 <SV = 16> <Delay = 8.32>
ST_17 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_118_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 35, i3 %select_ln95_1)" [test_conv/src/test.cpp:106]   --->   Operation 1457 'bitconcatenate' 'tmp_118_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1458 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 35, i3 %select_ln95_1, i3 0)" [test_conv/src/test.cpp:106]   --->   Operation 1458 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_5 = sub i13 %p_shl5_cast, %tmp_118_cast" [test_conv/src/test.cpp:106]   --->   Operation 1459 'sub' 'sub_ln1117_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_37 = add i12 -1989, %sext_ln1117" [test_conv/src/test.cpp:106]   --->   Operation 1460 'add' 'add_ln1117_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1461 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln1117_82 = add i13 %zext_ln96_6, %sub_ln1117_5" [test_conv/src/test.cpp:106]   --->   Operation 1461 'add' 'add_ln1117_82' <Predicate = (!icmp_ln95)> <Delay = 3.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln1117_41 = zext i13 %add_ln1117_82 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1462 'zext' 'zext_ln1117_41' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1463 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_40 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_41" [test_conv/src/test.cpp:106]   --->   Operation 1463 'getelementptr' 'wt_buff_V_addr_40' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1464 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln1117_85 = add i12 %zext_ln96_1, %add_ln1117_37" [test_conv/src/test.cpp:106]   --->   Operation 1464 'add' 'add_ln1117_85' <Predicate = (!icmp_ln95)> <Delay = 3.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln1117_44 = zext i12 %add_ln1117_85 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1465 'zext' 'zext_ln1117_44' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1466 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_43 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_44" [test_conv/src/test.cpp:106]   --->   Operation 1466 'getelementptr' 'wt_buff_V_addr_43' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_27)   --->   "%or_ln340_103 = or i1 %and_ln786_54, %xor_ln785_55" [test_conv/src/test.cpp:106]   --->   Operation 1467 'or' 'or_ln340_103' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_27)   --->   "%or_ln340_102 = or i1 %or_ln340_103, %and_ln781_27" [test_conv/src/test.cpp:106]   --->   Operation 1468 'or' 'or_ln340_102' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1469 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_61 = select i1 %or_ln340_27, i16 32767, i16 %add_ln415_27" [test_conv/src/test.cpp:106]   --->   Operation 1469 'select' 'select_ln340_61' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_27)   --->   "%select_ln388_27 = select i1 %and_ln786_55, i16 -32768, i16 %add_ln415_27" [test_conv/src/test.cpp:106]   --->   Operation 1470 'select' 'select_ln388_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_27)   --->   "%select_ln340_62 = select i1 %or_ln340_102, i16 %select_ln340_61, i16 %select_ln388_27" [test_conv/src/test.cpp:106]   --->   Operation 1471 'select' 'select_ln340_62' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1472 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_27 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_62, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1472 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_17 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_28)   --->   "%sext_ln728_28 = sext i26 %shl_ln728_27 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1473 'sext' 'sext_ln728_28' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1474 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_28 = add i32 %mul_ln1118_28, %sext_ln728_28" [test_conv/src/test.cpp:106]   --->   Operation 1474 'add' 'add_ln1192_28' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_28, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1475 'bitselect' 'tmp_285' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_28, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1476 'partselect' 'trunc_ln708_27' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_28, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1477 'bitselect' 'tmp_286' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1478 [1/1] (0.00ns)   --->   "%zext_ln415_28 = zext i1 %tmp_287 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1478 'zext' 'zext_ln415_28' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1479 [1/1] (1.54ns)   --->   "%add_ln415_28 = add i16 %trunc_ln708_27, %zext_ln415_28" [test_conv/src/test.cpp:106]   --->   Operation 1479 'add' 'add_ln415_28' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_28, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1480 'bitselect' 'tmp_288' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%xor_ln416_28 = xor i1 %tmp_288, true" [test_conv/src/test.cpp:106]   --->   Operation 1481 'xor' 'xor_ln416_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1482 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_28 = and i1 %tmp_286, %xor_ln416_28" [test_conv/src/test.cpp:106]   --->   Operation 1482 'and' 'and_ln416_28' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_28, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1483 'bitselect' 'tmp_289' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_66 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_28, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1484 'partselect' 'tmp_66' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1485 [1/1] (0.97ns)   --->   "%icmp_ln879_56 = icmp eq i5 %tmp_66, -1" [test_conv/src/test.cpp:106]   --->   Operation 1485 'icmp' 'icmp_ln879_56' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_67 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_28, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1486 'partselect' 'tmp_67' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1487 [1/1] (1.07ns)   --->   "%icmp_ln879_57 = icmp eq i6 %tmp_67, -1" [test_conv/src/test.cpp:106]   --->   Operation 1487 'icmp' 'icmp_ln879_57' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1488 [1/1] (1.07ns)   --->   "%icmp_ln768_28 = icmp eq i6 %tmp_67, 0" [test_conv/src/test.cpp:106]   --->   Operation 1488 'icmp' 'icmp_ln768_28' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_28)   --->   "%select_ln777_28 = select i1 %and_ln416_28, i1 %icmp_ln879_57, i1 %icmp_ln768_28" [test_conv/src/test.cpp:106]   --->   Operation 1489 'select' 'select_ln777_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_56)   --->   "%tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_28, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1490 'bitselect' 'tmp_290' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_56)   --->   "%xor_ln779_28 = xor i1 %tmp_290, true" [test_conv/src/test.cpp:106]   --->   Operation 1491 'xor' 'xor_ln779_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_56)   --->   "%and_ln779_28 = and i1 %icmp_ln879_56, %xor_ln779_28" [test_conv/src/test.cpp:106]   --->   Operation 1492 'and' 'and_ln779_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_56)   --->   "%select_ln416_28 = select i1 %and_ln416_28, i1 %and_ln779_28, i1 %icmp_ln879_57" [test_conv/src/test.cpp:106]   --->   Operation 1493 'select' 'select_ln416_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1494 [1/1] (0.80ns)   --->   "%and_ln781_28 = and i1 %and_ln416_28, %icmp_ln879_57" [test_conv/src/test.cpp:106]   --->   Operation 1494 'and' 'and_ln781_28' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_28)   --->   "%xor_ln785_56 = xor i1 %select_ln777_28, true" [test_conv/src/test.cpp:106]   --->   Operation 1495 'xor' 'xor_ln785_56' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_28)   --->   "%or_ln785_28 = or i1 %tmp_289, %xor_ln785_56" [test_conv/src/test.cpp:106]   --->   Operation 1496 'or' 'or_ln785_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1497 [1/1] (0.80ns)   --->   "%xor_ln785_57 = xor i1 %tmp_285, true" [test_conv/src/test.cpp:106]   --->   Operation 1497 'xor' 'xor_ln785_57' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_28)   --->   "%and_ln785_28 = and i1 %or_ln785_28, %xor_ln785_57" [test_conv/src/test.cpp:106]   --->   Operation 1498 'and' 'and_ln785_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1499 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_56 = and i1 %tmp_289, %select_ln416_28" [test_conv/src/test.cpp:106]   --->   Operation 1499 'and' 'and_ln786_56' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%or_ln786_28 = or i1 %and_ln781_28, %and_ln786_56" [test_conv/src/test.cpp:106]   --->   Operation 1500 'or' 'or_ln786_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%xor_ln786_28 = xor i1 %or_ln786_28, true" [test_conv/src/test.cpp:106]   --->   Operation 1501 'xor' 'xor_ln786_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1502 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_57 = and i1 %tmp_285, %xor_ln786_28" [test_conv/src/test.cpp:106]   --->   Operation 1502 'and' 'and_ln786_57' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1503 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_28 = or i1 %and_ln786_57, %and_ln785_28" [test_conv/src/test.cpp:106]   --->   Operation 1503 'or' 'or_ln340_28' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_30)   --->   "%or_ln340_109 = or i1 %and_ln786_60, %xor_ln785_61" [test_conv/src/test.cpp:106]   --->   Operation 1504 'or' 'or_ln340_109' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_30)   --->   "%or_ln340_108 = or i1 %or_ln340_109, %and_ln781_30" [test_conv/src/test.cpp:106]   --->   Operation 1505 'or' 'or_ln340_108' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1506 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_66 = select i1 %or_ln340_30, i16 32767, i16 %add_ln415_30" [test_conv/src/test.cpp:106]   --->   Operation 1506 'select' 'select_ln340_66' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_30)   --->   "%select_ln388_30 = select i1 %and_ln786_61, i16 -32768, i16 %add_ln415_30" [test_conv/src/test.cpp:106]   --->   Operation 1507 'select' 'select_ln388_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_30)   --->   "%select_ln340_67 = select i1 %or_ln340_108, i16 %select_ln340_66, i16 %select_ln388_30" [test_conv/src/test.cpp:106]   --->   Operation 1508 'select' 'select_ln340_67' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1509 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_30 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_67, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1509 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_17 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_31)   --->   "%sext_ln728_31 = sext i26 %shl_ln728_30 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1510 'sext' 'sext_ln728_31' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1511 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_31 = add i32 %mul_ln1118_31, %sext_ln728_31" [test_conv/src/test.cpp:106]   --->   Operation 1511 'add' 'add_ln1192_31' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1512 [1/1] (0.00ns)   --->   "%tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_31, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1512 'bitselect' 'tmp_303' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_31, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1513 'partselect' 'trunc_ln708_30' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_31, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1514 'bitselect' 'tmp_304' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln415_31 = zext i1 %tmp_305 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1515 'zext' 'zext_ln415_31' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1516 [1/1] (1.54ns)   --->   "%add_ln415_31 = add i16 %trunc_ln708_30, %zext_ln415_31" [test_conv/src/test.cpp:106]   --->   Operation 1516 'add' 'add_ln415_31' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_31, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1517 'bitselect' 'tmp_306' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%xor_ln416_31 = xor i1 %tmp_306, true" [test_conv/src/test.cpp:106]   --->   Operation 1518 'xor' 'xor_ln416_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1519 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_31 = and i1 %tmp_304, %xor_ln416_31" [test_conv/src/test.cpp:106]   --->   Operation 1519 'and' 'and_ln416_31' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_31, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1520 'bitselect' 'tmp_307' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_73 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_31, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1521 'partselect' 'tmp_73' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1522 [1/1] (0.97ns)   --->   "%icmp_ln879_62 = icmp eq i5 %tmp_73, -1" [test_conv/src/test.cpp:106]   --->   Operation 1522 'icmp' 'icmp_ln879_62' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_74 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_31, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1523 'partselect' 'tmp_74' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1524 [1/1] (1.07ns)   --->   "%icmp_ln879_63 = icmp eq i6 %tmp_74, -1" [test_conv/src/test.cpp:106]   --->   Operation 1524 'icmp' 'icmp_ln879_63' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1525 [1/1] (1.07ns)   --->   "%icmp_ln768_31 = icmp eq i6 %tmp_74, 0" [test_conv/src/test.cpp:106]   --->   Operation 1525 'icmp' 'icmp_ln768_31' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%select_ln777_31 = select i1 %and_ln416_31, i1 %icmp_ln879_63, i1 %icmp_ln768_31" [test_conv/src/test.cpp:106]   --->   Operation 1526 'select' 'select_ln777_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_62)   --->   "%tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_31, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1527 'bitselect' 'tmp_308' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_62)   --->   "%xor_ln779_31 = xor i1 %tmp_308, true" [test_conv/src/test.cpp:106]   --->   Operation 1528 'xor' 'xor_ln779_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_62)   --->   "%and_ln779_31 = and i1 %icmp_ln879_62, %xor_ln779_31" [test_conv/src/test.cpp:106]   --->   Operation 1529 'and' 'and_ln779_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_62)   --->   "%select_ln416_31 = select i1 %and_ln416_31, i1 %and_ln779_31, i1 %icmp_ln879_63" [test_conv/src/test.cpp:106]   --->   Operation 1530 'select' 'select_ln416_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1531 [1/1] (0.80ns)   --->   "%and_ln781_31 = and i1 %and_ln416_31, %icmp_ln879_63" [test_conv/src/test.cpp:106]   --->   Operation 1531 'and' 'and_ln781_31' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%xor_ln785_62 = xor i1 %select_ln777_31, true" [test_conv/src/test.cpp:106]   --->   Operation 1532 'xor' 'xor_ln785_62' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%or_ln785_31 = or i1 %tmp_307, %xor_ln785_62" [test_conv/src/test.cpp:106]   --->   Operation 1533 'or' 'or_ln785_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1534 [1/1] (0.80ns)   --->   "%xor_ln785_63 = xor i1 %tmp_303, true" [test_conv/src/test.cpp:106]   --->   Operation 1534 'xor' 'xor_ln785_63' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%and_ln785_31 = and i1 %or_ln785_31, %xor_ln785_63" [test_conv/src/test.cpp:106]   --->   Operation 1535 'and' 'and_ln785_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1536 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_62 = and i1 %tmp_307, %select_ln416_31" [test_conv/src/test.cpp:106]   --->   Operation 1536 'and' 'and_ln786_62' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%or_ln786_31 = or i1 %and_ln781_31, %and_ln786_62" [test_conv/src/test.cpp:106]   --->   Operation 1537 'or' 'or_ln786_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%xor_ln786_31 = xor i1 %or_ln786_31, true" [test_conv/src/test.cpp:106]   --->   Operation 1538 'xor' 'xor_ln786_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1539 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_63 = and i1 %tmp_303, %xor_ln786_31" [test_conv/src/test.cpp:106]   --->   Operation 1539 'and' 'and_ln786_63' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1540 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_31 = or i1 %and_ln786_63, %and_ln785_31" [test_conv/src/test.cpp:106]   --->   Operation 1540 'or' 'or_ln340_31' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1541 [1/2] (2.77ns)   --->   "%wt_buff_V_load_34 = load i16* %wt_buff_V_addr_34, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1541 'load' 'wt_buff_V_load_34' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_17 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i16 %wt_buff_V_load_34 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1542 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1543 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_34 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_34" [test_conv/src/test.cpp:106]   --->   Operation 1543 'mul' 'mul_ln1118_34' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_34, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1544 'bitselect' 'tmp_323' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1545 [1/2] (2.77ns)   --->   "%wt_buff_V_load_37 = load i16* %wt_buff_V_addr_37, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1545 'load' 'wt_buff_V_load_37' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_17 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i16 %wt_buff_V_load_37 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1546 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1547 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_37 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_37" [test_conv/src/test.cpp:106]   --->   Operation 1547 'mul' 'mul_ln1118_37' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1548 [1/1] (0.00ns)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_37, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1548 'bitselect' 'tmp_341' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 1549 [2/2] (2.77ns)   --->   "%wt_buff_V_load_40 = load i16* %wt_buff_V_addr_40, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1549 'load' 'wt_buff_V_load_40' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_17 : Operation 1550 [2/2] (2.77ns)   --->   "%wt_buff_V_load_43 = load i16* %wt_buff_V_addr_43, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1550 'load' 'wt_buff_V_load_43' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 18 <SV = 17> <Delay = 8.32>
ST_18 : Operation 1551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_40 = add i12 -1842, %sext_ln1117" [test_conv/src/test.cpp:106]   --->   Operation 1551 'add' 'add_ln1117_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i8 %add_ln1117_44 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1552 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1553 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_2 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 1553 'getelementptr' 'wt_buff_V_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1554 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln1117_88 = add i12 %zext_ln96_1, %add_ln1117_40" [test_conv/src/test.cpp:106]   --->   Operation 1554 'add' 'add_ln1117_88' <Predicate = (!icmp_ln95)> <Delay = 3.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln1117_47 = zext i12 %add_ln1117_88 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1555 'zext' 'zext_ln1117_47' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1556 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_46 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_47" [test_conv/src/test.cpp:106]   --->   Operation 1556 'getelementptr' 'wt_buff_V_addr_46' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1557 [2/2] (2.77ns)   --->   "%wt_buff_V_load_2 = load i16* %wt_buff_V_addr_2, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1557 'load' 'wt_buff_V_load_2' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_18 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_33)   --->   "%or_ln340_115 = or i1 %and_ln786_66, %xor_ln785_67" [test_conv/src/test.cpp:106]   --->   Operation 1558 'or' 'or_ln340_115' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_33)   --->   "%or_ln340_114 = or i1 %or_ln340_115, %and_ln781_33" [test_conv/src/test.cpp:106]   --->   Operation 1559 'or' 'or_ln340_114' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1560 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_71 = select i1 %or_ln340_33, i16 32767, i16 %add_ln415_33" [test_conv/src/test.cpp:106]   --->   Operation 1560 'select' 'select_ln340_71' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_33)   --->   "%select_ln388_33 = select i1 %and_ln786_67, i16 -32768, i16 %add_ln415_33" [test_conv/src/test.cpp:106]   --->   Operation 1561 'select' 'select_ln388_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_33)   --->   "%select_ln340_72 = select i1 %or_ln340_114, i16 %select_ln340_71, i16 %select_ln388_33" [test_conv/src/test.cpp:106]   --->   Operation 1562 'select' 'select_ln340_72' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1563 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_33 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_72, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1563 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_18 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_34)   --->   "%sext_ln728_34 = sext i26 %shl_ln728_33 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1564 'sext' 'sext_ln728_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1565 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_34 = add i32 %mul_ln1118_34, %sext_ln728_34" [test_conv/src/test.cpp:106]   --->   Operation 1565 'add' 'add_ln1192_34' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_34, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1566 'bitselect' 'tmp_321' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1567 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_34, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1567 'partselect' 'trunc_ln708_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_34, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1568 'bitselect' 'tmp_322' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1569 [1/1] (0.00ns)   --->   "%zext_ln415_34 = zext i1 %tmp_323 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1569 'zext' 'zext_ln415_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1570 [1/1] (1.54ns)   --->   "%add_ln415_34 = add i16 %trunc_ln708_33, %zext_ln415_34" [test_conv/src/test.cpp:106]   --->   Operation 1570 'add' 'add_ln415_34' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_34, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1571 'bitselect' 'tmp_324' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%xor_ln416_34 = xor i1 %tmp_324, true" [test_conv/src/test.cpp:106]   --->   Operation 1572 'xor' 'xor_ln416_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1573 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_34 = and i1 %tmp_322, %xor_ln416_34" [test_conv/src/test.cpp:106]   --->   Operation 1573 'and' 'and_ln416_34' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_34, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1574 'bitselect' 'tmp_325' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_80 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_34, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1575 'partselect' 'tmp_80' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1576 [1/1] (0.97ns)   --->   "%icmp_ln879_68 = icmp eq i5 %tmp_80, -1" [test_conv/src/test.cpp:106]   --->   Operation 1576 'icmp' 'icmp_ln879_68' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_81 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_34, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1577 'partselect' 'tmp_81' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1578 [1/1] (1.07ns)   --->   "%icmp_ln879_69 = icmp eq i6 %tmp_81, -1" [test_conv/src/test.cpp:106]   --->   Operation 1578 'icmp' 'icmp_ln879_69' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1579 [1/1] (1.07ns)   --->   "%icmp_ln768_34 = icmp eq i6 %tmp_81, 0" [test_conv/src/test.cpp:106]   --->   Operation 1579 'icmp' 'icmp_ln768_34' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_69, i1 %icmp_ln768_34" [test_conv/src/test.cpp:106]   --->   Operation 1580 'select' 'select_ln777_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_68)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_34, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1581 'bitselect' 'tmp_326' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_68)   --->   "%xor_ln779_34 = xor i1 %tmp_326, true" [test_conv/src/test.cpp:106]   --->   Operation 1582 'xor' 'xor_ln779_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_68)   --->   "%and_ln779_34 = and i1 %icmp_ln879_68, %xor_ln779_34" [test_conv/src/test.cpp:106]   --->   Operation 1583 'and' 'and_ln779_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_68)   --->   "%select_ln416_34 = select i1 %and_ln416_34, i1 %and_ln779_34, i1 %icmp_ln879_69" [test_conv/src/test.cpp:106]   --->   Operation 1584 'select' 'select_ln416_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1585 [1/1] (0.80ns)   --->   "%and_ln781_34 = and i1 %and_ln416_34, %icmp_ln879_69" [test_conv/src/test.cpp:106]   --->   Operation 1585 'and' 'and_ln781_34' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%xor_ln785_68 = xor i1 %select_ln777_34, true" [test_conv/src/test.cpp:106]   --->   Operation 1586 'xor' 'xor_ln785_68' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%or_ln785_34 = or i1 %tmp_325, %xor_ln785_68" [test_conv/src/test.cpp:106]   --->   Operation 1587 'or' 'or_ln785_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1588 [1/1] (0.80ns)   --->   "%xor_ln785_69 = xor i1 %tmp_321, true" [test_conv/src/test.cpp:106]   --->   Operation 1588 'xor' 'xor_ln785_69' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_34)   --->   "%and_ln785_34 = and i1 %or_ln785_34, %xor_ln785_69" [test_conv/src/test.cpp:106]   --->   Operation 1589 'and' 'and_ln785_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1590 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_68 = and i1 %tmp_325, %select_ln416_34" [test_conv/src/test.cpp:106]   --->   Operation 1590 'and' 'and_ln786_68' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_69)   --->   "%or_ln786_34 = or i1 %and_ln781_34, %and_ln786_68" [test_conv/src/test.cpp:106]   --->   Operation 1591 'or' 'or_ln786_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_69)   --->   "%xor_ln786_34 = xor i1 %or_ln786_34, true" [test_conv/src/test.cpp:106]   --->   Operation 1592 'xor' 'xor_ln786_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1593 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_69 = and i1 %tmp_321, %xor_ln786_34" [test_conv/src/test.cpp:106]   --->   Operation 1593 'and' 'and_ln786_69' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1594 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_34 = or i1 %and_ln786_69, %and_ln785_34" [test_conv/src/test.cpp:106]   --->   Operation 1594 'or' 'or_ln340_34' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_36)   --->   "%or_ln340_121 = or i1 %and_ln786_72, %xor_ln785_73" [test_conv/src/test.cpp:106]   --->   Operation 1595 'or' 'or_ln340_121' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_36)   --->   "%or_ln340_120 = or i1 %or_ln340_121, %and_ln781_36" [test_conv/src/test.cpp:106]   --->   Operation 1596 'or' 'or_ln340_120' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1597 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_76 = select i1 %or_ln340_36, i16 32767, i16 %add_ln415_36" [test_conv/src/test.cpp:106]   --->   Operation 1597 'select' 'select_ln340_76' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_36)   --->   "%select_ln388_36 = select i1 %and_ln786_73, i16 -32768, i16 %add_ln415_36" [test_conv/src/test.cpp:106]   --->   Operation 1598 'select' 'select_ln388_36' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_36)   --->   "%select_ln340_77 = select i1 %or_ln340_120, i16 %select_ln340_76, i16 %select_ln388_36" [test_conv/src/test.cpp:106]   --->   Operation 1599 'select' 'select_ln340_77' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1600 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_36 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_77, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1600 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_18 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_37)   --->   "%sext_ln728_37 = sext i26 %shl_ln728_36 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1601 'sext' 'sext_ln728_37' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1602 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_37 = add i32 %mul_ln1118_37, %sext_ln728_37" [test_conv/src/test.cpp:106]   --->   Operation 1602 'add' 'add_ln1192_37' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_37, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1603 'bitselect' 'tmp_339' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_37, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1604 'partselect' 'trunc_ln708_36' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_37, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1605 'bitselect' 'tmp_340' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln415_37 = zext i1 %tmp_341 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1606 'zext' 'zext_ln415_37' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1607 [1/1] (1.54ns)   --->   "%add_ln415_37 = add i16 %trunc_ln708_36, %zext_ln415_37" [test_conv/src/test.cpp:106]   --->   Operation 1607 'add' 'add_ln415_37' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_37, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1608 'bitselect' 'tmp_342' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_37)   --->   "%xor_ln416_37 = xor i1 %tmp_342, true" [test_conv/src/test.cpp:106]   --->   Operation 1609 'xor' 'xor_ln416_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1610 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_37 = and i1 %tmp_340, %xor_ln416_37" [test_conv/src/test.cpp:106]   --->   Operation 1610 'and' 'and_ln416_37' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_37, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1611 'bitselect' 'tmp_343' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_87 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_37, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1612 'partselect' 'tmp_87' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1613 [1/1] (0.97ns)   --->   "%icmp_ln879_74 = icmp eq i5 %tmp_87, -1" [test_conv/src/test.cpp:106]   --->   Operation 1613 'icmp' 'icmp_ln879_74' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_88 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_37, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1614 'partselect' 'tmp_88' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1615 [1/1] (1.07ns)   --->   "%icmp_ln879_75 = icmp eq i6 %tmp_88, -1" [test_conv/src/test.cpp:106]   --->   Operation 1615 'icmp' 'icmp_ln879_75' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1616 [1/1] (1.07ns)   --->   "%icmp_ln768_37 = icmp eq i6 %tmp_88, 0" [test_conv/src/test.cpp:106]   --->   Operation 1616 'icmp' 'icmp_ln768_37' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_37)   --->   "%select_ln777_37 = select i1 %and_ln416_37, i1 %icmp_ln879_75, i1 %icmp_ln768_37" [test_conv/src/test.cpp:106]   --->   Operation 1617 'select' 'select_ln777_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_74)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_37, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1618 'bitselect' 'tmp_344' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_74)   --->   "%xor_ln779_37 = xor i1 %tmp_344, true" [test_conv/src/test.cpp:106]   --->   Operation 1619 'xor' 'xor_ln779_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_74)   --->   "%and_ln779_37 = and i1 %icmp_ln879_74, %xor_ln779_37" [test_conv/src/test.cpp:106]   --->   Operation 1620 'and' 'and_ln779_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_74)   --->   "%select_ln416_37 = select i1 %and_ln416_37, i1 %and_ln779_37, i1 %icmp_ln879_75" [test_conv/src/test.cpp:106]   --->   Operation 1621 'select' 'select_ln416_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1622 [1/1] (0.80ns)   --->   "%and_ln781_37 = and i1 %and_ln416_37, %icmp_ln879_75" [test_conv/src/test.cpp:106]   --->   Operation 1622 'and' 'and_ln781_37' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_37)   --->   "%xor_ln785_74 = xor i1 %select_ln777_37, true" [test_conv/src/test.cpp:106]   --->   Operation 1623 'xor' 'xor_ln785_74' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_37)   --->   "%or_ln785_37 = or i1 %tmp_343, %xor_ln785_74" [test_conv/src/test.cpp:106]   --->   Operation 1624 'or' 'or_ln785_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1625 [1/1] (0.80ns)   --->   "%xor_ln785_75 = xor i1 %tmp_339, true" [test_conv/src/test.cpp:106]   --->   Operation 1625 'xor' 'xor_ln785_75' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_37)   --->   "%and_ln785_37 = and i1 %or_ln785_37, %xor_ln785_75" [test_conv/src/test.cpp:106]   --->   Operation 1626 'and' 'and_ln785_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1627 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_74 = and i1 %tmp_343, %select_ln416_37" [test_conv/src/test.cpp:106]   --->   Operation 1627 'and' 'and_ln786_74' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_75)   --->   "%or_ln786_37 = or i1 %and_ln781_37, %and_ln786_74" [test_conv/src/test.cpp:106]   --->   Operation 1628 'or' 'or_ln786_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_75)   --->   "%xor_ln786_37 = xor i1 %or_ln786_37, true" [test_conv/src/test.cpp:106]   --->   Operation 1629 'xor' 'xor_ln786_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1630 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_75 = and i1 %tmp_339, %xor_ln786_37" [test_conv/src/test.cpp:106]   --->   Operation 1630 'and' 'and_ln786_75' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1631 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_37 = or i1 %and_ln786_75, %and_ln785_37" [test_conv/src/test.cpp:106]   --->   Operation 1631 'or' 'or_ln340_37' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1632 [1/2] (2.77ns)   --->   "%wt_buff_V_load_40 = load i16* %wt_buff_V_addr_40, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1632 'load' 'wt_buff_V_load_40' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_18 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i16 %wt_buff_V_load_40 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1633 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1634 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_40 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_40" [test_conv/src/test.cpp:106]   --->   Operation 1634 'mul' 'mul_ln1118_40' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1635 [1/1] (0.00ns)   --->   "%tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_40, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1635 'bitselect' 'tmp_359' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1636 [1/2] (2.77ns)   --->   "%wt_buff_V_load_43 = load i16* %wt_buff_V_addr_43, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1636 'load' 'wt_buff_V_load_43' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_18 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i16 %wt_buff_V_load_43 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1637 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1638 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_43 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_43" [test_conv/src/test.cpp:106]   --->   Operation 1638 'mul' 'mul_ln1118_43' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_43, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1639 'bitselect' 'tmp_377' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 1640 [2/2] (2.77ns)   --->   "%wt_buff_V_load_46 = load i16* %wt_buff_V_addr_46, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1640 'load' 'wt_buff_V_load_46' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 19 <SV = 18> <Delay = 8.32>
ST_19 : Operation 1641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_4 = add i9 245, %sext_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 1641 'add' 'add_ln1117_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_114_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 7, i3 %select_ln95_1)" [test_conv/src/test.cpp:106]   --->   Operation 1642 'bitconcatenate' 'tmp_114_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1643 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 7, i3 %select_ln95_1, i3 0)" [test_conv/src/test.cpp:106]   --->   Operation 1643 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_1 = sub i13 %p_shl1_cast, %tmp_114_cast" [test_conv/src/test.cpp:106]   --->   Operation 1644 'sub' 'sub_ln1117_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1645 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_47 = add i9 %zext_ln96_3, %add_ln1117_4" [test_conv/src/test.cpp:106]   --->   Operation 1645 'add' 'add_ln1117_47' <Predicate = (!icmp_ln95)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i9 %add_ln1117_47 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1646 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1647 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_5 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_6" [test_conv/src/test.cpp:106]   --->   Operation 1647 'getelementptr' 'wt_buff_V_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1648 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln1117_50 = add i13 %zext_ln96_6, %sub_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 1648 'add' 'add_ln1117_50' <Predicate = (!icmp_ln95)> <Delay = 3.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i13 %add_ln1117_50 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1649 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1650 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_8 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_9" [test_conv/src/test.cpp:106]   --->   Operation 1650 'getelementptr' 'wt_buff_V_addr_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i16 %fm_in_buff_2_V_load to i32" [test_conv/src/test.cpp:106]   --->   Operation 1651 'sext' 'sext_ln1116_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1652 [1/2] (2.77ns)   --->   "%wt_buff_V_load_2 = load i16* %wt_buff_V_addr_2, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1652 'load' 'wt_buff_V_load_2' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_19 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %wt_buff_V_load_2 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1653 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1654 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_2" [test_conv/src/test.cpp:106]   --->   Operation 1654 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1655 'bitselect' 'tmp_131' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1656 [2/2] (2.77ns)   --->   "%wt_buff_V_load_5 = load i16* %wt_buff_V_addr_5, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1656 'load' 'wt_buff_V_load_5' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_19 : Operation 1657 [2/2] (2.77ns)   --->   "%wt_buff_V_load_8 = load i16* %wt_buff_V_addr_8, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1657 'load' 'wt_buff_V_load_8' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_19 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_39)   --->   "%or_ln340_127 = or i1 %and_ln786_78, %xor_ln785_79" [test_conv/src/test.cpp:106]   --->   Operation 1658 'or' 'or_ln340_127' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_39)   --->   "%or_ln340_126 = or i1 %or_ln340_127, %and_ln781_39" [test_conv/src/test.cpp:106]   --->   Operation 1659 'or' 'or_ln340_126' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1660 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_81 = select i1 %or_ln340_39, i16 32767, i16 %add_ln415_39" [test_conv/src/test.cpp:106]   --->   Operation 1660 'select' 'select_ln340_81' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_39)   --->   "%select_ln388_39 = select i1 %and_ln786_79, i16 -32768, i16 %add_ln415_39" [test_conv/src/test.cpp:106]   --->   Operation 1661 'select' 'select_ln388_39' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_39)   --->   "%select_ln340_82 = select i1 %or_ln340_126, i16 %select_ln340_81, i16 %select_ln388_39" [test_conv/src/test.cpp:106]   --->   Operation 1662 'select' 'select_ln340_82' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1663 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_39 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_82, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1663 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_19 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_40)   --->   "%sext_ln728_40 = sext i26 %shl_ln728_39 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1664 'sext' 'sext_ln728_40' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1665 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_40 = add i32 %mul_ln1118_40, %sext_ln728_40" [test_conv/src/test.cpp:106]   --->   Operation 1665 'add' 'add_ln1192_40' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_40, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1666 'bitselect' 'tmp_357' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_40, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1667 'partselect' 'trunc_ln708_39' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_40, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1668 'bitselect' 'tmp_358' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln415_40 = zext i1 %tmp_359 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1669 'zext' 'zext_ln415_40' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1670 [1/1] (1.54ns)   --->   "%add_ln415_40 = add i16 %trunc_ln708_39, %zext_ln415_40" [test_conv/src/test.cpp:106]   --->   Operation 1670 'add' 'add_ln415_40' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_40, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1671 'bitselect' 'tmp_360' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_40)   --->   "%xor_ln416_40 = xor i1 %tmp_360, true" [test_conv/src/test.cpp:106]   --->   Operation 1672 'xor' 'xor_ln416_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1673 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_40 = and i1 %tmp_358, %xor_ln416_40" [test_conv/src/test.cpp:106]   --->   Operation 1673 'and' 'and_ln416_40' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_40, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1674 'bitselect' 'tmp_361' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_94 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_40, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1675 'partselect' 'tmp_94' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1676 [1/1] (0.97ns)   --->   "%icmp_ln879_80 = icmp eq i5 %tmp_94, -1" [test_conv/src/test.cpp:106]   --->   Operation 1676 'icmp' 'icmp_ln879_80' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp_95 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_40, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1677 'partselect' 'tmp_95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1678 [1/1] (1.07ns)   --->   "%icmp_ln879_81 = icmp eq i6 %tmp_95, -1" [test_conv/src/test.cpp:106]   --->   Operation 1678 'icmp' 'icmp_ln879_81' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1679 [1/1] (1.07ns)   --->   "%icmp_ln768_40 = icmp eq i6 %tmp_95, 0" [test_conv/src/test.cpp:106]   --->   Operation 1679 'icmp' 'icmp_ln768_40' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_40)   --->   "%select_ln777_40 = select i1 %and_ln416_40, i1 %icmp_ln879_81, i1 %icmp_ln768_40" [test_conv/src/test.cpp:106]   --->   Operation 1680 'select' 'select_ln777_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_80)   --->   "%tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_40, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1681 'bitselect' 'tmp_362' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_80)   --->   "%xor_ln779_40 = xor i1 %tmp_362, true" [test_conv/src/test.cpp:106]   --->   Operation 1682 'xor' 'xor_ln779_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_80)   --->   "%and_ln779_40 = and i1 %icmp_ln879_80, %xor_ln779_40" [test_conv/src/test.cpp:106]   --->   Operation 1683 'and' 'and_ln779_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_80)   --->   "%select_ln416_40 = select i1 %and_ln416_40, i1 %and_ln779_40, i1 %icmp_ln879_81" [test_conv/src/test.cpp:106]   --->   Operation 1684 'select' 'select_ln416_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1685 [1/1] (0.80ns)   --->   "%and_ln781_40 = and i1 %and_ln416_40, %icmp_ln879_81" [test_conv/src/test.cpp:106]   --->   Operation 1685 'and' 'and_ln781_40' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_40)   --->   "%xor_ln785_80 = xor i1 %select_ln777_40, true" [test_conv/src/test.cpp:106]   --->   Operation 1686 'xor' 'xor_ln785_80' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_40)   --->   "%or_ln785_40 = or i1 %tmp_361, %xor_ln785_80" [test_conv/src/test.cpp:106]   --->   Operation 1687 'or' 'or_ln785_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1688 [1/1] (0.80ns)   --->   "%xor_ln785_81 = xor i1 %tmp_357, true" [test_conv/src/test.cpp:106]   --->   Operation 1688 'xor' 'xor_ln785_81' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_40)   --->   "%and_ln785_40 = and i1 %or_ln785_40, %xor_ln785_81" [test_conv/src/test.cpp:106]   --->   Operation 1689 'and' 'and_ln785_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1690 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_80 = and i1 %tmp_361, %select_ln416_40" [test_conv/src/test.cpp:106]   --->   Operation 1690 'and' 'and_ln786_80' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_81)   --->   "%or_ln786_40 = or i1 %and_ln781_40, %and_ln786_80" [test_conv/src/test.cpp:106]   --->   Operation 1691 'or' 'or_ln786_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_81)   --->   "%xor_ln786_40 = xor i1 %or_ln786_40, true" [test_conv/src/test.cpp:106]   --->   Operation 1692 'xor' 'xor_ln786_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1693 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_81 = and i1 %tmp_357, %xor_ln786_40" [test_conv/src/test.cpp:106]   --->   Operation 1693 'and' 'and_ln786_81' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1694 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_40 = or i1 %and_ln786_81, %and_ln785_40" [test_conv/src/test.cpp:106]   --->   Operation 1694 'or' 'or_ln340_40' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_42)   --->   "%or_ln340_133 = or i1 %and_ln786_84, %xor_ln785_85" [test_conv/src/test.cpp:106]   --->   Operation 1695 'or' 'or_ln340_133' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_42)   --->   "%or_ln340_132 = or i1 %or_ln340_133, %and_ln781_42" [test_conv/src/test.cpp:106]   --->   Operation 1696 'or' 'or_ln340_132' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1697 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_86 = select i1 %or_ln340_42, i16 32767, i16 %add_ln415_42" [test_conv/src/test.cpp:106]   --->   Operation 1697 'select' 'select_ln340_86' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_42)   --->   "%select_ln388_42 = select i1 %and_ln786_85, i16 -32768, i16 %add_ln415_42" [test_conv/src/test.cpp:106]   --->   Operation 1698 'select' 'select_ln388_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_42)   --->   "%select_ln340_87 = select i1 %or_ln340_132, i16 %select_ln340_86, i16 %select_ln388_42" [test_conv/src/test.cpp:106]   --->   Operation 1699 'select' 'select_ln340_87' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1700 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_42 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_87, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1700 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_19 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_43)   --->   "%sext_ln728_43 = sext i26 %shl_ln728_42 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1701 'sext' 'sext_ln728_43' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1702 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_43 = add i32 %mul_ln1118_43, %sext_ln728_43" [test_conv/src/test.cpp:106]   --->   Operation 1702 'add' 'add_ln1192_43' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_43, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1703 'bitselect' 'tmp_375' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1704 [1/1] (0.00ns)   --->   "%trunc_ln708_42 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_43, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1704 'partselect' 'trunc_ln708_42' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_43, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1705 'bitselect' 'tmp_376' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln415_43 = zext i1 %tmp_377 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1706 'zext' 'zext_ln415_43' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1707 [1/1] (1.54ns)   --->   "%add_ln415_43 = add i16 %trunc_ln708_42, %zext_ln415_43" [test_conv/src/test.cpp:106]   --->   Operation 1707 'add' 'add_ln415_43' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_43, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1708 'bitselect' 'tmp_378' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_43)   --->   "%xor_ln416_43 = xor i1 %tmp_378, true" [test_conv/src/test.cpp:106]   --->   Operation 1709 'xor' 'xor_ln416_43' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1710 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_43 = and i1 %tmp_376, %xor_ln416_43" [test_conv/src/test.cpp:106]   --->   Operation 1710 'and' 'and_ln416_43' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_43, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1711 'bitselect' 'tmp_379' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1712 [1/1] (0.00ns)   --->   "%tmp_101 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_43, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1712 'partselect' 'tmp_101' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1713 [1/1] (0.97ns)   --->   "%icmp_ln879_86 = icmp eq i5 %tmp_101, -1" [test_conv/src/test.cpp:106]   --->   Operation 1713 'icmp' 'icmp_ln879_86' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_102 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_43, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1714 'partselect' 'tmp_102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1715 [1/1] (1.07ns)   --->   "%icmp_ln879_87 = icmp eq i6 %tmp_102, -1" [test_conv/src/test.cpp:106]   --->   Operation 1715 'icmp' 'icmp_ln879_87' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1716 [1/1] (1.07ns)   --->   "%icmp_ln768_43 = icmp eq i6 %tmp_102, 0" [test_conv/src/test.cpp:106]   --->   Operation 1716 'icmp' 'icmp_ln768_43' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_43)   --->   "%select_ln777_43 = select i1 %and_ln416_43, i1 %icmp_ln879_87, i1 %icmp_ln768_43" [test_conv/src/test.cpp:106]   --->   Operation 1717 'select' 'select_ln777_43' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_86)   --->   "%tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_43, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1718 'bitselect' 'tmp_380' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_86)   --->   "%xor_ln779_43 = xor i1 %tmp_380, true" [test_conv/src/test.cpp:106]   --->   Operation 1719 'xor' 'xor_ln779_43' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_86)   --->   "%and_ln779_43 = and i1 %icmp_ln879_86, %xor_ln779_43" [test_conv/src/test.cpp:106]   --->   Operation 1720 'and' 'and_ln779_43' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_86)   --->   "%select_ln416_43 = select i1 %and_ln416_43, i1 %and_ln779_43, i1 %icmp_ln879_87" [test_conv/src/test.cpp:106]   --->   Operation 1721 'select' 'select_ln416_43' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1722 [1/1] (0.80ns)   --->   "%and_ln781_43 = and i1 %and_ln416_43, %icmp_ln879_87" [test_conv/src/test.cpp:106]   --->   Operation 1722 'and' 'and_ln781_43' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_43)   --->   "%xor_ln785_86 = xor i1 %select_ln777_43, true" [test_conv/src/test.cpp:106]   --->   Operation 1723 'xor' 'xor_ln785_86' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_43)   --->   "%or_ln785_43 = or i1 %tmp_379, %xor_ln785_86" [test_conv/src/test.cpp:106]   --->   Operation 1724 'or' 'or_ln785_43' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1725 [1/1] (0.80ns)   --->   "%xor_ln785_87 = xor i1 %tmp_375, true" [test_conv/src/test.cpp:106]   --->   Operation 1725 'xor' 'xor_ln785_87' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_43)   --->   "%and_ln785_43 = and i1 %or_ln785_43, %xor_ln785_87" [test_conv/src/test.cpp:106]   --->   Operation 1726 'and' 'and_ln785_43' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1727 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_86 = and i1 %tmp_379, %select_ln416_43" [test_conv/src/test.cpp:106]   --->   Operation 1727 'and' 'and_ln786_86' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_87)   --->   "%or_ln786_43 = or i1 %and_ln781_43, %and_ln786_86" [test_conv/src/test.cpp:106]   --->   Operation 1728 'or' 'or_ln786_43' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_87)   --->   "%xor_ln786_43 = xor i1 %or_ln786_43, true" [test_conv/src/test.cpp:106]   --->   Operation 1729 'xor' 'xor_ln786_43' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1730 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_87 = and i1 %tmp_375, %xor_ln786_43" [test_conv/src/test.cpp:106]   --->   Operation 1730 'and' 'and_ln786_87' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1731 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_43 = or i1 %and_ln786_87, %and_ln785_43" [test_conv/src/test.cpp:106]   --->   Operation 1731 'or' 'or_ln340_43' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1732 [1/2] (2.77ns)   --->   "%wt_buff_V_load_46 = load i16* %wt_buff_V_addr_46, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1732 'load' 'wt_buff_V_load_46' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_19 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i16 %wt_buff_V_load_46 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1733 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_19 : Operation 1734 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_46 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_46" [test_conv/src/test.cpp:106]   --->   Operation 1734 'mul' 'mul_ln1118_46' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_46, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1735 'bitselect' 'tmp_395' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.32>
ST_20 : Operation 1736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_9 = add i10 -485, %sext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 1736 'add' 'add_ln1117_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_12 = add i10 -338, %sext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 1737 'add' 'add_ln1117_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_30 = add i10 -333, %sext_ln1117_3" [test_conv/src/test.cpp:106]   --->   Operation 1738 'add' 'add_ln1117_30' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1739 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_53 = add i10 %zext_ln96_4, %add_ln1117_9" [test_conv/src/test.cpp:106]   --->   Operation 1739 'add' 'add_ln1117_53' <Predicate = (!icmp_ln95)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i10 %add_ln1117_53 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1740 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1741 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_11 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_12" [test_conv/src/test.cpp:106]   --->   Operation 1741 'getelementptr' 'wt_buff_V_addr_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1742 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_56 = add i10 %zext_ln96_4, %add_ln1117_12" [test_conv/src/test.cpp:106]   --->   Operation 1742 'add' 'add_ln1117_56' <Predicate = (!icmp_ln95)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1743 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i10 %add_ln1117_56 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1743 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1744 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_14 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_15" [test_conv/src/test.cpp:106]   --->   Operation 1744 'getelementptr' 'wt_buff_V_addr_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1745 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln1117_77 = add i10 %zext_ln96_4, %add_ln1117_30" [test_conv/src/test.cpp:106]   --->   Operation 1745 'add' 'add_ln1117_77' <Predicate = (!icmp_ln95)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_2)   --->   "%or_ln340_51 = or i1 %and_ln786_2, %xor_ln785_3" [test_conv/src/test.cpp:106]   --->   Operation 1746 'or' 'or_ln340_51' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_2)   --->   "%or_ln340_50 = or i1 %or_ln340_51, %and_ln781_1" [test_conv/src/test.cpp:106]   --->   Operation 1747 'or' 'or_ln340_50' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1748 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_1, i16 32767, i16 %add_ln415_1" [test_conv/src/test.cpp:106]   --->   Operation 1748 'select' 'select_ln340_3' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_2)   --->   "%select_ln388_1 = select i1 %and_ln786_3, i16 -32768, i16 %add_ln415_1" [test_conv/src/test.cpp:106]   --->   Operation 1749 'select' 'select_ln388_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_2)   --->   "%select_ln340_4 = select i1 %or_ln340_50, i16 %select_ln340_3, i16 %select_ln388_1" [test_conv/src/test.cpp:106]   --->   Operation 1750 'select' 'select_ln340_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1751 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_4, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1751 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_20 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_2)   --->   "%sext_ln728_2 = sext i26 %shl_ln728_2 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1752 'sext' 'sext_ln728_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1753 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_2 = add i32 %mul_ln1118_2, %sext_ln728_2" [test_conv/src/test.cpp:106]   --->   Operation 1753 'add' 'add_ln1192_2' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1754 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_2, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1754 'bitselect' 'tmp_129' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1755 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_2, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1755 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_2, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1756 'bitselect' 'tmp_130' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_131 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1757 'zext' 'zext_ln415_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1758 [1/1] (1.54ns)   --->   "%add_ln415_2 = add i16 %trunc_ln708_2, %zext_ln415_2" [test_conv/src/test.cpp:106]   --->   Operation 1758 'add' 'add_ln415_2' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1759 'bitselect' 'tmp_132' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%xor_ln416_2 = xor i1 %tmp_132, true" [test_conv/src/test.cpp:106]   --->   Operation 1760 'xor' 'xor_ln416_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1761 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_2 = and i1 %tmp_130, %xor_ln416_2" [test_conv/src/test.cpp:106]   --->   Operation 1761 'and' 'and_ln416_2' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1762 'bitselect' 'tmp_133' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_2, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1763 'partselect' 'tmp_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1764 [1/1] (0.97ns)   --->   "%icmp_ln879_4 = icmp eq i5 %tmp_6, -1" [test_conv/src/test.cpp:106]   --->   Operation 1764 'icmp' 'icmp_ln879_4' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1765 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_2, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1765 'partselect' 'tmp_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1766 [1/1] (1.07ns)   --->   "%icmp_ln879_5 = icmp eq i6 %tmp_7, -1" [test_conv/src/test.cpp:106]   --->   Operation 1766 'icmp' 'icmp_ln879_5' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1767 [1/1] (1.07ns)   --->   "%icmp_ln768_2 = icmp eq i6 %tmp_7, 0" [test_conv/src/test.cpp:106]   --->   Operation 1767 'icmp' 'icmp_ln768_2' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2" [test_conv/src/test.cpp:106]   --->   Operation 1768 'select' 'select_ln777_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_2, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1769 'bitselect' 'tmp_134' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_2 = xor i1 %tmp_134, true" [test_conv/src/test.cpp:106]   --->   Operation 1770 'xor' 'xor_ln779_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_2" [test_conv/src/test.cpp:106]   --->   Operation 1771 'and' 'and_ln779_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_2, i1 %icmp_ln879_5" [test_conv/src/test.cpp:106]   --->   Operation 1772 'select' 'select_ln416_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1773 [1/1] (0.80ns)   --->   "%and_ln781_2 = and i1 %and_ln416_2, %icmp_ln879_5" [test_conv/src/test.cpp:106]   --->   Operation 1773 'and' 'and_ln781_2' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%xor_ln785_4 = xor i1 %select_ln777_2, true" [test_conv/src/test.cpp:106]   --->   Operation 1774 'xor' 'xor_ln785_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%or_ln785_2 = or i1 %tmp_133, %xor_ln785_4" [test_conv/src/test.cpp:106]   --->   Operation 1775 'or' 'or_ln785_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1776 [1/1] (0.80ns)   --->   "%xor_ln785_5 = xor i1 %tmp_129, true" [test_conv/src/test.cpp:106]   --->   Operation 1776 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_5" [test_conv/src/test.cpp:106]   --->   Operation 1777 'and' 'and_ln785_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1778 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_133, %select_ln416_2" [test_conv/src/test.cpp:106]   --->   Operation 1778 'and' 'and_ln786_4' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln786_2 = or i1 %and_ln781_2, %and_ln786_4" [test_conv/src/test.cpp:106]   --->   Operation 1779 'or' 'or_ln786_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln786_2 = xor i1 %or_ln786_2, true" [test_conv/src/test.cpp:106]   --->   Operation 1780 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1781 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_129, %xor_ln786_2" [test_conv/src/test.cpp:106]   --->   Operation 1781 'and' 'and_ln786_5' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1782 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_2 = or i1 %and_ln786_5, %and_ln785_2" [test_conv/src/test.cpp:106]   --->   Operation 1782 'or' 'or_ln340_2' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1783 [1/2] (2.77ns)   --->   "%wt_buff_V_load_5 = load i16* %wt_buff_V_addr_5, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1783 'load' 'wt_buff_V_load_5' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_20 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %wt_buff_V_load_5 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1784 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1785 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_5" [test_conv/src/test.cpp:106]   --->   Operation 1785 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_5, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1786 'bitselect' 'tmp_149' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1787 [1/2] (2.77ns)   --->   "%wt_buff_V_load_8 = load i16* %wt_buff_V_addr_8, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1787 'load' 'wt_buff_V_load_8' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_20 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %wt_buff_V_load_8 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1788 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1789 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_8" [test_conv/src/test.cpp:106]   --->   Operation 1789 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_8, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1790 'bitselect' 'tmp_167' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1791 [2/2] (2.77ns)   --->   "%wt_buff_V_load_11 = load i16* %wt_buff_V_addr_11, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1791 'load' 'wt_buff_V_load_11' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_20 : Operation 1792 [2/2] (2.77ns)   --->   "%wt_buff_V_load_14 = load i16* %wt_buff_V_addr_14, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1792 'load' 'wt_buff_V_load_14' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_20 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_45)   --->   "%or_ln340_139 = or i1 %and_ln786_90, %xor_ln785_91" [test_conv/src/test.cpp:106]   --->   Operation 1793 'or' 'or_ln340_139' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_45)   --->   "%or_ln340_138 = or i1 %or_ln340_139, %and_ln781_45" [test_conv/src/test.cpp:106]   --->   Operation 1794 'or' 'or_ln340_138' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1795 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_91 = select i1 %or_ln340_45, i16 32767, i16 %add_ln415_45" [test_conv/src/test.cpp:106]   --->   Operation 1795 'select' 'select_ln340_91' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_45)   --->   "%select_ln388_45 = select i1 %and_ln786_91, i16 -32768, i16 %add_ln415_45" [test_conv/src/test.cpp:106]   --->   Operation 1796 'select' 'select_ln388_45' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_45)   --->   "%select_ln340_92 = select i1 %or_ln340_138, i16 %select_ln340_91, i16 %select_ln388_45" [test_conv/src/test.cpp:106]   --->   Operation 1797 'select' 'select_ln340_92' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1798 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_45 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_92, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1798 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_20 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_46)   --->   "%sext_ln728_46 = sext i26 %shl_ln728_45 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1799 'sext' 'sext_ln728_46' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1800 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_46 = add i32 %mul_ln1118_46, %sext_ln728_46" [test_conv/src/test.cpp:106]   --->   Operation 1800 'add' 'add_ln1192_46' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1801 [1/1] (0.00ns)   --->   "%tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_46, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1801 'bitselect' 'tmp_393' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1802 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_46, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1802 'partselect' 'trunc_ln708_45' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_46, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1803 'bitselect' 'tmp_394' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln415_46 = zext i1 %tmp_395 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1804 'zext' 'zext_ln415_46' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1805 [1/1] (1.54ns)   --->   "%add_ln415_46 = add i16 %trunc_ln708_45, %zext_ln415_46" [test_conv/src/test.cpp:106]   --->   Operation 1805 'add' 'add_ln415_46' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_46, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1806 'bitselect' 'tmp_396' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_46)   --->   "%xor_ln416_46 = xor i1 %tmp_396, true" [test_conv/src/test.cpp:106]   --->   Operation 1807 'xor' 'xor_ln416_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1808 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_46 = and i1 %tmp_394, %xor_ln416_46" [test_conv/src/test.cpp:106]   --->   Operation 1808 'and' 'and_ln416_46' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_46, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1809 'bitselect' 'tmp_397' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_108 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_46, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1810 'partselect' 'tmp_108' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1811 [1/1] (0.97ns)   --->   "%icmp_ln879_92 = icmp eq i5 %tmp_108, -1" [test_conv/src/test.cpp:106]   --->   Operation 1811 'icmp' 'icmp_ln879_92' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1812 [1/1] (0.00ns)   --->   "%tmp_109 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_46, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1812 'partselect' 'tmp_109' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1813 [1/1] (1.07ns)   --->   "%icmp_ln879_93 = icmp eq i6 %tmp_109, -1" [test_conv/src/test.cpp:106]   --->   Operation 1813 'icmp' 'icmp_ln879_93' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1814 [1/1] (1.07ns)   --->   "%icmp_ln768_46 = icmp eq i6 %tmp_109, 0" [test_conv/src/test.cpp:106]   --->   Operation 1814 'icmp' 'icmp_ln768_46' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%select_ln777_46 = select i1 %and_ln416_46, i1 %icmp_ln879_93, i1 %icmp_ln768_46" [test_conv/src/test.cpp:106]   --->   Operation 1815 'select' 'select_ln777_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_92)   --->   "%tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_46, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1816 'bitselect' 'tmp_398' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_20 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_92)   --->   "%xor_ln779_46 = xor i1 %tmp_398, true" [test_conv/src/test.cpp:106]   --->   Operation 1817 'xor' 'xor_ln779_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_92)   --->   "%and_ln779_46 = and i1 %icmp_ln879_92, %xor_ln779_46" [test_conv/src/test.cpp:106]   --->   Operation 1818 'and' 'and_ln779_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_92)   --->   "%select_ln416_46 = select i1 %and_ln416_46, i1 %and_ln779_46, i1 %icmp_ln879_93" [test_conv/src/test.cpp:106]   --->   Operation 1819 'select' 'select_ln416_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1820 [1/1] (0.80ns)   --->   "%and_ln781_46 = and i1 %and_ln416_46, %icmp_ln879_93" [test_conv/src/test.cpp:106]   --->   Operation 1820 'and' 'and_ln781_46' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%xor_ln785_92 = xor i1 %select_ln777_46, true" [test_conv/src/test.cpp:106]   --->   Operation 1821 'xor' 'xor_ln785_92' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%or_ln785_46 = or i1 %tmp_397, %xor_ln785_92" [test_conv/src/test.cpp:106]   --->   Operation 1822 'or' 'or_ln785_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1823 [1/1] (0.80ns)   --->   "%xor_ln785_93 = xor i1 %tmp_393, true" [test_conv/src/test.cpp:106]   --->   Operation 1823 'xor' 'xor_ln785_93' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%and_ln785_46 = and i1 %or_ln785_46, %xor_ln785_93" [test_conv/src/test.cpp:106]   --->   Operation 1824 'and' 'and_ln785_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1825 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_92 = and i1 %tmp_397, %select_ln416_46" [test_conv/src/test.cpp:106]   --->   Operation 1825 'and' 'and_ln786_92' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_93)   --->   "%or_ln786_46 = or i1 %and_ln781_46, %and_ln786_92" [test_conv/src/test.cpp:106]   --->   Operation 1826 'or' 'or_ln786_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_93)   --->   "%xor_ln786_46 = xor i1 %or_ln786_46, true" [test_conv/src/test.cpp:106]   --->   Operation 1827 'xor' 'xor_ln786_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1828 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_93 = and i1 %tmp_393, %xor_ln786_46" [test_conv/src/test.cpp:106]   --->   Operation 1828 'and' 'and_ln786_93' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1829 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_46 = or i1 %and_ln786_93, %and_ln785_46" [test_conv/src/test.cpp:106]   --->   Operation 1829 'or' 'or_ln340_46' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.32>
ST_21 : Operation 1830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_14 = add i9 -191, %sext_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 1830 'add' 'add_ln1117_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_17 = add i11 980, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 1831 'add' 'add_ln1117_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_33 = add i9 -186, %sext_ln1117_2" [test_conv/src/test.cpp:106]   --->   Operation 1832 'add' 'add_ln1117_33' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1833 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_59 = add i9 %zext_ln96_3, %add_ln1117_14" [test_conv/src/test.cpp:106]   --->   Operation 1833 'add' 'add_ln1117_59' <Predicate = (!icmp_ln95)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln1117_7 = sext i9 %add_ln1117_59 to i10" [test_conv/src/test.cpp:106]   --->   Operation 1834 'sext' 'sext_ln1117_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1835 [1/1] (0.00ns)   --->   "%zext_ln1117_18 = zext i10 %sext_ln1117_7 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1835 'zext' 'zext_ln1117_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1836 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_17 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_18" [test_conv/src/test.cpp:106]   --->   Operation 1836 'getelementptr' 'wt_buff_V_addr_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1837 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_62 = add i11 %zext_ln96_2, %add_ln1117_17" [test_conv/src/test.cpp:106]   --->   Operation 1837 'add' 'add_ln1117_62' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln1117_21 = zext i11 %add_ln1117_62 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1838 'zext' 'zext_ln1117_21' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1839 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_20 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_21" [test_conv/src/test.cpp:106]   --->   Operation 1839 'getelementptr' 'wt_buff_V_addr_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1840 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_80 = add i9 %zext_ln96_3, %add_ln1117_33" [test_conv/src/test.cpp:106]   --->   Operation 1840 'add' 'add_ln1117_80' <Predicate = (!icmp_ln95)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_53 = or i1 %and_ln786_4, %xor_ln785_5" [test_conv/src/test.cpp:106]   --->   Operation 1841 'or' 'or_ln340_53' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_52 = or i1 %or_ln340_53, %and_ln781_2" [test_conv/src/test.cpp:106]   --->   Operation 1842 'or' 'or_ln340_52' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1843 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_2, i16 32767, i16 %add_ln415_2" [test_conv/src/test.cpp:106]   --->   Operation 1843 'select' 'select_ln340_2' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%select_ln388_2 = select i1 %and_ln786_5, i16 -32768, i16 %add_ln415_2" [test_conv/src/test.cpp:106]   --->   Operation 1844 'select' 'select_ln388_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1845 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_52, i16 %select_ln340_2, i16 %select_ln388_2" [test_conv/src/test.cpp:106]   --->   Operation 1845 'select' 'select_ln340_6' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1846 [1/1] (2.77ns)   --->   "store i16 %select_ln340_6, i16* %fm_out_buff_V_addr, align 2" [test_conv/src/test.cpp:107]   --->   Operation 1846 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_21 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_5)   --->   "%or_ln340_57 = or i1 %and_ln786_8, %xor_ln785_9" [test_conv/src/test.cpp:106]   --->   Operation 1847 'or' 'or_ln340_57' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_5)   --->   "%or_ln340_56 = or i1 %or_ln340_57, %and_ln781_4" [test_conv/src/test.cpp:106]   --->   Operation 1848 'or' 'or_ln340_56' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1849 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_4, i16 32767, i16 %add_ln415_4" [test_conv/src/test.cpp:106]   --->   Operation 1849 'select' 'select_ln340_10' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_5)   --->   "%select_ln388_4 = select i1 %and_ln786_9, i16 -32768, i16 %add_ln415_4" [test_conv/src/test.cpp:106]   --->   Operation 1850 'select' 'select_ln388_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_5)   --->   "%select_ln340_12 = select i1 %or_ln340_56, i16 %select_ln340_10, i16 %select_ln388_4" [test_conv/src/test.cpp:106]   --->   Operation 1851 'select' 'select_ln340_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1852 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_5 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_12, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1852 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_21 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_5)   --->   "%sext_ln728_5 = sext i26 %shl_ln728_5 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1853 'sext' 'sext_ln728_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1854 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_5 = add i32 %mul_ln1118_5, %sext_ln728_5" [test_conv/src/test.cpp:106]   --->   Operation 1854 'add' 'add_ln1192_5' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_5, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1855 'bitselect' 'tmp_147' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1856 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_5, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1856 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_5, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1857 'bitselect' 'tmp_148' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1858 [1/1] (0.00ns)   --->   "%zext_ln415_5 = zext i1 %tmp_149 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1858 'zext' 'zext_ln415_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1859 [1/1] (1.54ns)   --->   "%add_ln415_5 = add i16 %trunc_ln708_5, %zext_ln415_5" [test_conv/src/test.cpp:106]   --->   Operation 1859 'add' 'add_ln415_5' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_5, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1860 'bitselect' 'tmp_150' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%xor_ln416_5 = xor i1 %tmp_150, true" [test_conv/src/test.cpp:106]   --->   Operation 1861 'xor' 'xor_ln416_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1862 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_5 = and i1 %tmp_148, %xor_ln416_5" [test_conv/src/test.cpp:106]   --->   Operation 1862 'and' 'and_ln416_5' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1863 [1/1] (0.00ns)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_5, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1863 'bitselect' 'tmp_151' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_5, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1864 'partselect' 'tmp_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1865 [1/1] (0.97ns)   --->   "%icmp_ln879_10 = icmp eq i5 %tmp_12, -1" [test_conv/src/test.cpp:106]   --->   Operation 1865 'icmp' 'icmp_ln879_10' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_13 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_5, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1866 'partselect' 'tmp_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1867 [1/1] (1.07ns)   --->   "%icmp_ln879_11 = icmp eq i6 %tmp_13, -1" [test_conv/src/test.cpp:106]   --->   Operation 1867 'icmp' 'icmp_ln879_11' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1868 [1/1] (1.07ns)   --->   "%icmp_ln768_5 = icmp eq i6 %tmp_13, 0" [test_conv/src/test.cpp:106]   --->   Operation 1868 'icmp' 'icmp_ln768_5' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_11, i1 %icmp_ln768_5" [test_conv/src/test.cpp:106]   --->   Operation 1869 'select' 'select_ln777_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_5, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1870 'bitselect' 'tmp_152' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln779_5 = xor i1 %tmp_152, true" [test_conv/src/test.cpp:106]   --->   Operation 1871 'xor' 'xor_ln779_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%and_ln779_5 = and i1 %icmp_ln879_10, %xor_ln779_5" [test_conv/src/test.cpp:106]   --->   Operation 1872 'and' 'and_ln779_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%select_ln416_5 = select i1 %and_ln416_5, i1 %and_ln779_5, i1 %icmp_ln879_11" [test_conv/src/test.cpp:106]   --->   Operation 1873 'select' 'select_ln416_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1874 [1/1] (0.80ns)   --->   "%and_ln781_5 = and i1 %and_ln416_5, %icmp_ln879_11" [test_conv/src/test.cpp:106]   --->   Operation 1874 'and' 'and_ln781_5' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%xor_ln785_10 = xor i1 %select_ln777_5, true" [test_conv/src/test.cpp:106]   --->   Operation 1875 'xor' 'xor_ln785_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%or_ln785_5 = or i1 %tmp_151, %xor_ln785_10" [test_conv/src/test.cpp:106]   --->   Operation 1876 'or' 'or_ln785_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1877 [1/1] (0.80ns)   --->   "%xor_ln785_11 = xor i1 %tmp_147, true" [test_conv/src/test.cpp:106]   --->   Operation 1877 'xor' 'xor_ln785_11' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%and_ln785_5 = and i1 %or_ln785_5, %xor_ln785_11" [test_conv/src/test.cpp:106]   --->   Operation 1878 'and' 'and_ln785_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1879 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %tmp_151, %select_ln416_5" [test_conv/src/test.cpp:106]   --->   Operation 1879 'and' 'and_ln786_10' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%or_ln786_5 = or i1 %and_ln781_5, %and_ln786_10" [test_conv/src/test.cpp:106]   --->   Operation 1880 'or' 'or_ln786_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%xor_ln786_5 = xor i1 %or_ln786_5, true" [test_conv/src/test.cpp:106]   --->   Operation 1881 'xor' 'xor_ln786_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1882 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %tmp_147, %xor_ln786_5" [test_conv/src/test.cpp:106]   --->   Operation 1882 'and' 'and_ln786_11' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1883 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_5 = or i1 %and_ln786_11, %and_ln785_5" [test_conv/src/test.cpp:106]   --->   Operation 1883 'or' 'or_ln340_5' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_8)   --->   "%or_ln340_63 = or i1 %and_ln786_14, %xor_ln785_15" [test_conv/src/test.cpp:106]   --->   Operation 1884 'or' 'or_ln340_63' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_8)   --->   "%or_ln340_62 = or i1 %or_ln340_63, %and_ln781_7" [test_conv/src/test.cpp:106]   --->   Operation 1885 'or' 'or_ln340_62' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1886 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_18 = select i1 %or_ln340_7, i16 32767, i16 %add_ln415_7" [test_conv/src/test.cpp:106]   --->   Operation 1886 'select' 'select_ln340_18' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_8)   --->   "%select_ln388_7 = select i1 %and_ln786_15, i16 -32768, i16 %add_ln415_7" [test_conv/src/test.cpp:106]   --->   Operation 1887 'select' 'select_ln388_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_8)   --->   "%select_ln340_19 = select i1 %or_ln340_62, i16 %select_ln340_18, i16 %select_ln388_7" [test_conv/src/test.cpp:106]   --->   Operation 1888 'select' 'select_ln340_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1889 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_8 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_19, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1889 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_21 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_8)   --->   "%sext_ln728_8 = sext i26 %shl_ln728_8 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1890 'sext' 'sext_ln728_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1891 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_8 = add i32 %mul_ln1118_8, %sext_ln728_8" [test_conv/src/test.cpp:106]   --->   Operation 1891 'add' 'add_ln1192_8' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1892 [1/1] (0.00ns)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_8, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1892 'bitselect' 'tmp_165' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1893 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_8, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1893 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_8, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1894 'bitselect' 'tmp_166' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln415_8 = zext i1 %tmp_167 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1895 'zext' 'zext_ln415_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1896 [1/1] (1.54ns)   --->   "%add_ln415_8 = add i16 %trunc_ln708_8, %zext_ln415_8" [test_conv/src/test.cpp:106]   --->   Operation 1896 'add' 'add_ln415_8' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_8, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1897 'bitselect' 'tmp_168' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%xor_ln416_8 = xor i1 %tmp_168, true" [test_conv/src/test.cpp:106]   --->   Operation 1898 'xor' 'xor_ln416_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1899 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_8 = and i1 %tmp_166, %xor_ln416_8" [test_conv/src/test.cpp:106]   --->   Operation 1899 'and' 'and_ln416_8' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_8, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1900 'bitselect' 'tmp_169' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_19 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_8, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1901 'partselect' 'tmp_19' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1902 [1/1] (0.97ns)   --->   "%icmp_ln879_16 = icmp eq i5 %tmp_19, -1" [test_conv/src/test.cpp:106]   --->   Operation 1902 'icmp' 'icmp_ln879_16' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1903 [1/1] (0.00ns)   --->   "%tmp_20 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_8, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1903 'partselect' 'tmp_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1904 [1/1] (1.07ns)   --->   "%icmp_ln879_17 = icmp eq i6 %tmp_20, -1" [test_conv/src/test.cpp:106]   --->   Operation 1904 'icmp' 'icmp_ln879_17' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1905 [1/1] (1.07ns)   --->   "%icmp_ln768_8 = icmp eq i6 %tmp_20, 0" [test_conv/src/test.cpp:106]   --->   Operation 1905 'icmp' 'icmp_ln768_8' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_17, i1 %icmp_ln768_8" [test_conv/src/test.cpp:106]   --->   Operation 1906 'select' 'select_ln777_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_8, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1907 'bitselect' 'tmp_170' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln779_8 = xor i1 %tmp_170, true" [test_conv/src/test.cpp:106]   --->   Operation 1908 'xor' 'xor_ln779_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%and_ln779_8 = and i1 %icmp_ln879_16, %xor_ln779_8" [test_conv/src/test.cpp:106]   --->   Operation 1909 'and' 'and_ln779_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%select_ln416_8 = select i1 %and_ln416_8, i1 %and_ln779_8, i1 %icmp_ln879_17" [test_conv/src/test.cpp:106]   --->   Operation 1910 'select' 'select_ln416_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1911 [1/1] (0.80ns)   --->   "%and_ln781_8 = and i1 %and_ln416_8, %icmp_ln879_17" [test_conv/src/test.cpp:106]   --->   Operation 1911 'and' 'and_ln781_8' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%xor_ln785_16 = xor i1 %select_ln777_8, true" [test_conv/src/test.cpp:106]   --->   Operation 1912 'xor' 'xor_ln785_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%or_ln785_8 = or i1 %tmp_169, %xor_ln785_16" [test_conv/src/test.cpp:106]   --->   Operation 1913 'or' 'or_ln785_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1914 [1/1] (0.80ns)   --->   "%xor_ln785_17 = xor i1 %tmp_165, true" [test_conv/src/test.cpp:106]   --->   Operation 1914 'xor' 'xor_ln785_17' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%and_ln785_8 = and i1 %or_ln785_8, %xor_ln785_17" [test_conv/src/test.cpp:106]   --->   Operation 1915 'and' 'and_ln785_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1916 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %tmp_169, %select_ln416_8" [test_conv/src/test.cpp:106]   --->   Operation 1916 'and' 'and_ln786_16' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%or_ln786_8 = or i1 %and_ln781_8, %and_ln786_16" [test_conv/src/test.cpp:106]   --->   Operation 1917 'or' 'or_ln786_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%xor_ln786_8 = xor i1 %or_ln786_8, true" [test_conv/src/test.cpp:106]   --->   Operation 1918 'xor' 'xor_ln786_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1919 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_17 = and i1 %tmp_165, %xor_ln786_8" [test_conv/src/test.cpp:106]   --->   Operation 1919 'and' 'and_ln786_17' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1920 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_8 = or i1 %and_ln786_17, %and_ln785_8" [test_conv/src/test.cpp:106]   --->   Operation 1920 'or' 'or_ln340_8' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1921 [1/2] (2.77ns)   --->   "%wt_buff_V_load_11 = load i16* %wt_buff_V_addr_11, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1921 'load' 'wt_buff_V_load_11' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_21 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i16 %wt_buff_V_load_11 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1922 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1923 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_11 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_11" [test_conv/src/test.cpp:106]   --->   Operation 1923 'mul' 'mul_ln1118_11' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_11, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1924 'bitselect' 'tmp_185' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1925 [1/2] (2.77ns)   --->   "%wt_buff_V_load_14 = load i16* %wt_buff_V_addr_14, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1925 'load' 'wt_buff_V_load_14' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_21 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i16 %wt_buff_V_load_14 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1926 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1927 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_14" [test_conv/src/test.cpp:106]   --->   Operation 1927 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_14, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 1928 'bitselect' 'tmp_203' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_21 : Operation 1929 [2/2] (2.77ns)   --->   "%wt_buff_V_load_17 = load i16* %wt_buff_V_addr_17, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1929 'load' 'wt_buff_V_load_17' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_21 : Operation 1930 [2/2] (2.77ns)   --->   "%wt_buff_V_load_20 = load i16* %wt_buff_V_addr_20, align 2" [test_conv/src/test.cpp:106]   --->   Operation 1930 'load' 'wt_buff_V_load_20' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 22 <SV = 21> <Delay = 8.32>
ST_22 : Operation 1931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_20 = add i11 -921, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 1931 'add' 'add_ln1117_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_22 = add i11 -774, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 1932 'add' 'add_ln1117_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_25 = add i11 -627, %sext_ln1117_1" [test_conv/src/test.cpp:106]   --->   Operation 1933 'add' 'add_ln1117_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1934 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_65 = add i11 %zext_ln96_2, %add_ln1117_20" [test_conv/src/test.cpp:106]   --->   Operation 1934 'add' 'add_ln1117_65' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln1117_24 = zext i11 %add_ln1117_65 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1935 'zext' 'zext_ln1117_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1936 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_23 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_24" [test_conv/src/test.cpp:106]   --->   Operation 1936 'getelementptr' 'wt_buff_V_addr_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1937 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_68 = add i11 %zext_ln96_2, %add_ln1117_22" [test_conv/src/test.cpp:106]   --->   Operation 1937 'add' 'add_ln1117_68' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1938 [1/1] (0.00ns)   --->   "%zext_ln1117_27 = zext i11 %add_ln1117_68 to i64" [test_conv/src/test.cpp:106]   --->   Operation 1938 'zext' 'zext_ln1117_27' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1939 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_26 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_27" [test_conv/src/test.cpp:106]   --->   Operation 1939 'getelementptr' 'wt_buff_V_addr_26' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1940 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln1117_71 = add i11 %zext_ln96_2, %add_ln1117_25" [test_conv/src/test.cpp:106]   --->   Operation 1940 'add' 'add_ln1117_71' <Predicate = (!icmp_ln95)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%or_ln340_59 = or i1 %and_ln786_10, %xor_ln785_11" [test_conv/src/test.cpp:106]   --->   Operation 1941 'or' 'or_ln340_59' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%or_ln340_58 = or i1 %or_ln340_59, %and_ln781_5" [test_conv/src/test.cpp:106]   --->   Operation 1942 'or' 'or_ln340_58' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1943 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_5, i16 32767, i16 %add_ln415_5" [test_conv/src/test.cpp:106]   --->   Operation 1943 'select' 'select_ln340_5' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%select_ln388_5 = select i1 %and_ln786_11, i16 -32768, i16 %add_ln415_5" [test_conv/src/test.cpp:106]   --->   Operation 1944 'select' 'select_ln388_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1945 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_13 = select i1 %or_ln340_58, i16 %select_ln340_5, i16 %select_ln388_5" [test_conv/src/test.cpp:106]   --->   Operation 1945 'select' 'select_ln340_13' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1946 [1/1] (2.77ns)   --->   "store i16 %select_ln340_13, i16* %fm_out_buff_V_addr_1, align 2" [test_conv/src/test.cpp:107]   --->   Operation 1946 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_22 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%or_ln340_65 = or i1 %and_ln786_16, %xor_ln785_17" [test_conv/src/test.cpp:106]   --->   Operation 1947 'or' 'or_ln340_65' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%or_ln340_64 = or i1 %or_ln340_65, %and_ln781_8" [test_conv/src/test.cpp:106]   --->   Operation 1948 'or' 'or_ln340_64' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1949 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_8, i16 32767, i16 %add_ln415_8" [test_conv/src/test.cpp:106]   --->   Operation 1949 'select' 'select_ln340_8' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%select_ln388_8 = select i1 %and_ln786_17, i16 -32768, i16 %add_ln415_8" [test_conv/src/test.cpp:106]   --->   Operation 1950 'select' 'select_ln388_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1951 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_21 = select i1 %or_ln340_64, i16 %select_ln340_8, i16 %select_ln388_8" [test_conv/src/test.cpp:106]   --->   Operation 1951 'select' 'select_ln340_21' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1952 [1/1] (2.77ns)   --->   "store i16 %select_ln340_21, i16* %fm_out_buff_V_addr_2, align 2" [test_conv/src/test.cpp:107]   --->   Operation 1952 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_22 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_10)   --->   "%or_ln340_69 = or i1 %and_ln786_20, %xor_ln785_21" [test_conv/src/test.cpp:106]   --->   Operation 1953 'or' 'or_ln340_69' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_10)   --->   "%or_ln340_68 = or i1 %or_ln340_69, %and_ln781_10" [test_conv/src/test.cpp:106]   --->   Operation 1954 'or' 'or_ln340_68' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1955 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_25 = select i1 %or_ln340_10, i16 32767, i16 %add_ln415_10" [test_conv/src/test.cpp:106]   --->   Operation 1955 'select' 'select_ln340_25' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_10)   --->   "%select_ln388_10 = select i1 %and_ln786_21, i16 -32768, i16 %add_ln415_10" [test_conv/src/test.cpp:106]   --->   Operation 1956 'select' 'select_ln388_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_10)   --->   "%select_ln340_27 = select i1 %or_ln340_68, i16 %select_ln340_25, i16 %select_ln388_10" [test_conv/src/test.cpp:106]   --->   Operation 1957 'select' 'select_ln340_27' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1958 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_10 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_27, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1958 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_22 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_11)   --->   "%sext_ln728_11 = sext i26 %shl_ln728_10 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1959 'sext' 'sext_ln728_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1960 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_11 = add i32 %mul_ln1118_11, %sext_ln728_11" [test_conv/src/test.cpp:106]   --->   Operation 1960 'add' 'add_ln1192_11' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1961 [1/1] (0.00ns)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_11, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1961 'bitselect' 'tmp_183' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1962 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_11, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1962 'partselect' 'trunc_ln708_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_11, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1963 'bitselect' 'tmp_184' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln415_11 = zext i1 %tmp_185 to i16" [test_conv/src/test.cpp:106]   --->   Operation 1964 'zext' 'zext_ln415_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1965 [1/1] (1.54ns)   --->   "%add_ln415_11 = add i16 %trunc_ln708_10, %zext_ln415_11" [test_conv/src/test.cpp:106]   --->   Operation 1965 'add' 'add_ln415_11' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_11, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1966 'bitselect' 'tmp_186' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%xor_ln416_11 = xor i1 %tmp_186, true" [test_conv/src/test.cpp:106]   --->   Operation 1967 'xor' 'xor_ln416_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1968 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_11 = and i1 %tmp_184, %xor_ln416_11" [test_conv/src/test.cpp:106]   --->   Operation 1968 'and' 'and_ln416_11' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1969 [1/1] (0.00ns)   --->   "%tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_11, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 1969 'bitselect' 'tmp_187' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp_26 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_11, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1970 'partselect' 'tmp_26' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1971 [1/1] (0.97ns)   --->   "%icmp_ln879_22 = icmp eq i5 %tmp_26, -1" [test_conv/src/test.cpp:106]   --->   Operation 1971 'icmp' 'icmp_ln879_22' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp_27 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_11, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1972 'partselect' 'tmp_27' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1973 [1/1] (1.07ns)   --->   "%icmp_ln879_23 = icmp eq i6 %tmp_27, -1" [test_conv/src/test.cpp:106]   --->   Operation 1973 'icmp' 'icmp_ln879_23' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1974 [1/1] (1.07ns)   --->   "%icmp_ln768_11 = icmp eq i6 %tmp_27, 0" [test_conv/src/test.cpp:106]   --->   Operation 1974 'icmp' 'icmp_ln768_11' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%select_ln777_11 = select i1 %and_ln416_11, i1 %icmp_ln879_23, i1 %icmp_ln768_11" [test_conv/src/test.cpp:106]   --->   Operation 1975 'select' 'select_ln777_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_11, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 1976 'bitselect' 'tmp_188' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%xor_ln779_11 = xor i1 %tmp_188, true" [test_conv/src/test.cpp:106]   --->   Operation 1977 'xor' 'xor_ln779_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%and_ln779_11 = and i1 %icmp_ln879_22, %xor_ln779_11" [test_conv/src/test.cpp:106]   --->   Operation 1978 'and' 'and_ln779_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%select_ln416_11 = select i1 %and_ln416_11, i1 %and_ln779_11, i1 %icmp_ln879_23" [test_conv/src/test.cpp:106]   --->   Operation 1979 'select' 'select_ln416_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1980 [1/1] (0.80ns)   --->   "%and_ln781_11 = and i1 %and_ln416_11, %icmp_ln879_23" [test_conv/src/test.cpp:106]   --->   Operation 1980 'and' 'and_ln781_11' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%xor_ln785_22 = xor i1 %select_ln777_11, true" [test_conv/src/test.cpp:106]   --->   Operation 1981 'xor' 'xor_ln785_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%or_ln785_11 = or i1 %tmp_187, %xor_ln785_22" [test_conv/src/test.cpp:106]   --->   Operation 1982 'or' 'or_ln785_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1983 [1/1] (0.80ns)   --->   "%xor_ln785_23 = xor i1 %tmp_183, true" [test_conv/src/test.cpp:106]   --->   Operation 1983 'xor' 'xor_ln785_23' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%and_ln785_11 = and i1 %or_ln785_11, %xor_ln785_23" [test_conv/src/test.cpp:106]   --->   Operation 1984 'and' 'and_ln785_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1985 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_22 = and i1 %tmp_187, %select_ln416_11" [test_conv/src/test.cpp:106]   --->   Operation 1985 'and' 'and_ln786_22' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%or_ln786_11 = or i1 %and_ln781_11, %and_ln786_22" [test_conv/src/test.cpp:106]   --->   Operation 1986 'or' 'or_ln786_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%xor_ln786_11 = xor i1 %or_ln786_11, true" [test_conv/src/test.cpp:106]   --->   Operation 1987 'xor' 'xor_ln786_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1988 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_23 = and i1 %tmp_183, %xor_ln786_11" [test_conv/src/test.cpp:106]   --->   Operation 1988 'and' 'and_ln786_23' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1989 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_11 = or i1 %and_ln786_23, %and_ln785_11" [test_conv/src/test.cpp:106]   --->   Operation 1989 'or' 'or_ln340_11' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_13)   --->   "%or_ln340_75 = or i1 %and_ln786_26, %xor_ln785_27" [test_conv/src/test.cpp:106]   --->   Operation 1990 'or' 'or_ln340_75' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_13)   --->   "%or_ln340_74 = or i1 %or_ln340_75, %and_ln781_13" [test_conv/src/test.cpp:106]   --->   Operation 1991 'or' 'or_ln340_74' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1992 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_33 = select i1 %or_ln340_13, i16 32767, i16 %add_ln415_13" [test_conv/src/test.cpp:106]   --->   Operation 1992 'select' 'select_ln340_33' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_13)   --->   "%select_ln388_13 = select i1 %and_ln786_27, i16 -32768, i16 %add_ln415_13" [test_conv/src/test.cpp:106]   --->   Operation 1993 'select' 'select_ln388_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_13)   --->   "%select_ln340_34 = select i1 %or_ln340_74, i16 %select_ln340_33, i16 %select_ln388_13" [test_conv/src/test.cpp:106]   --->   Operation 1994 'select' 'select_ln340_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1995 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_13 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_34, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 1995 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_22 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_14)   --->   "%sext_ln728_14 = sext i26 %shl_ln728_13 to i32" [test_conv/src/test.cpp:106]   --->   Operation 1996 'sext' 'sext_ln728_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1997 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_14 = add i32 %mul_ln1118_14, %sext_ln728_14" [test_conv/src/test.cpp:106]   --->   Operation 1997 'add' 'add_ln1192_14' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_14, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 1998 'bitselect' 'tmp_201' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 1999 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_14, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 1999 'partselect' 'trunc_ln708_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_14, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2000 'bitselect' 'tmp_202' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2001 [1/1] (0.00ns)   --->   "%zext_ln415_14 = zext i1 %tmp_203 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2001 'zext' 'zext_ln415_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2002 [1/1] (1.54ns)   --->   "%add_ln415_14 = add i16 %trunc_ln708_13, %zext_ln415_14" [test_conv/src/test.cpp:106]   --->   Operation 2002 'add' 'add_ln415_14' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_14, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2003 'bitselect' 'tmp_204' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%xor_ln416_14 = xor i1 %tmp_204, true" [test_conv/src/test.cpp:106]   --->   Operation 2004 'xor' 'xor_ln416_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2005 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_14 = and i1 %tmp_202, %xor_ln416_14" [test_conv/src/test.cpp:106]   --->   Operation 2005 'and' 'and_ln416_14' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_14, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2006 'bitselect' 'tmp_205' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_33 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_14, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2007 'partselect' 'tmp_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2008 [1/1] (0.97ns)   --->   "%icmp_ln879_28 = icmp eq i5 %tmp_33, -1" [test_conv/src/test.cpp:106]   --->   Operation 2008 'icmp' 'icmp_ln879_28' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2009 [1/1] (0.00ns)   --->   "%tmp_34 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_14, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2009 'partselect' 'tmp_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2010 [1/1] (1.07ns)   --->   "%icmp_ln879_29 = icmp eq i6 %tmp_34, -1" [test_conv/src/test.cpp:106]   --->   Operation 2010 'icmp' 'icmp_ln879_29' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2011 [1/1] (1.07ns)   --->   "%icmp_ln768_14 = icmp eq i6 %tmp_34, 0" [test_conv/src/test.cpp:106]   --->   Operation 2011 'icmp' 'icmp_ln768_14' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_14)   --->   "%select_ln777_14 = select i1 %and_ln416_14, i1 %icmp_ln879_29, i1 %icmp_ln768_14" [test_conv/src/test.cpp:106]   --->   Operation 2012 'select' 'select_ln777_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_14, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2013 'bitselect' 'tmp_206' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%xor_ln779_14 = xor i1 %tmp_206, true" [test_conv/src/test.cpp:106]   --->   Operation 2014 'xor' 'xor_ln779_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%and_ln779_14 = and i1 %icmp_ln879_28, %xor_ln779_14" [test_conv/src/test.cpp:106]   --->   Operation 2015 'and' 'and_ln779_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%select_ln416_14 = select i1 %and_ln416_14, i1 %and_ln779_14, i1 %icmp_ln879_29" [test_conv/src/test.cpp:106]   --->   Operation 2016 'select' 'select_ln416_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2017 [1/1] (0.80ns)   --->   "%and_ln781_14 = and i1 %and_ln416_14, %icmp_ln879_29" [test_conv/src/test.cpp:106]   --->   Operation 2017 'and' 'and_ln781_14' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_14)   --->   "%xor_ln785_28 = xor i1 %select_ln777_14, true" [test_conv/src/test.cpp:106]   --->   Operation 2018 'xor' 'xor_ln785_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_14)   --->   "%or_ln785_14 = or i1 %tmp_205, %xor_ln785_28" [test_conv/src/test.cpp:106]   --->   Operation 2019 'or' 'or_ln785_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2020 [1/1] (0.80ns)   --->   "%xor_ln785_29 = xor i1 %tmp_201, true" [test_conv/src/test.cpp:106]   --->   Operation 2020 'xor' 'xor_ln785_29' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_14)   --->   "%and_ln785_14 = and i1 %or_ln785_14, %xor_ln785_29" [test_conv/src/test.cpp:106]   --->   Operation 2021 'and' 'and_ln785_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2022 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_28 = and i1 %tmp_205, %select_ln416_14" [test_conv/src/test.cpp:106]   --->   Operation 2022 'and' 'and_ln786_28' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%or_ln786_14 = or i1 %and_ln781_14, %and_ln786_28" [test_conv/src/test.cpp:106]   --->   Operation 2023 'or' 'or_ln786_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%xor_ln786_14 = xor i1 %or_ln786_14, true" [test_conv/src/test.cpp:106]   --->   Operation 2024 'xor' 'xor_ln786_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2025 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_29 = and i1 %tmp_201, %xor_ln786_14" [test_conv/src/test.cpp:106]   --->   Operation 2025 'and' 'and_ln786_29' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2026 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_14 = or i1 %and_ln786_29, %and_ln785_14" [test_conv/src/test.cpp:106]   --->   Operation 2026 'or' 'or_ln340_14' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2027 [1/2] (2.77ns)   --->   "%wt_buff_V_load_17 = load i16* %wt_buff_V_addr_17, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2027 'load' 'wt_buff_V_load_17' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_22 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i16 %wt_buff_V_load_17 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2028 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2029 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_17" [test_conv/src/test.cpp:106]   --->   Operation 2029 'mul' 'mul_ln1118_17' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2030 [1/1] (0.00ns)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_17, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2030 'bitselect' 'tmp_221' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2031 [1/2] (2.77ns)   --->   "%wt_buff_V_load_20 = load i16* %wt_buff_V_addr_20, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2031 'load' 'wt_buff_V_load_20' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_22 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i16 %wt_buff_V_load_20 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2032 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2033 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_20" [test_conv/src/test.cpp:106]   --->   Operation 2033 'mul' 'mul_ln1118_20' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2034 [1/1] (0.00ns)   --->   "%tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_20, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2034 'bitselect' 'tmp_239' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_22 : Operation 2035 [2/2] (2.77ns)   --->   "%wt_buff_V_load_23 = load i16* %wt_buff_V_addr_23, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2035 'load' 'wt_buff_V_load_23' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_22 : Operation 2036 [2/2] (2.77ns)   --->   "%wt_buff_V_load_26 = load i16* %wt_buff_V_addr_26, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2036 'load' 'wt_buff_V_load_26' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 23 <SV = 22> <Delay = 8.32>
ST_23 : Operation 2037 [1/1] (0.00ns)   --->   "%tmp_117_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 28, i3 %select_ln95_1)" [test_conv/src/test.cpp:106]   --->   Operation 2037 'bitconcatenate' 'tmp_117_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2038 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i3.i3(i7 28, i3 %select_ln95_1, i3 0)" [test_conv/src/test.cpp:106]   --->   Operation 2038 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_4 = sub i13 %p_shl4_cast, %tmp_117_cast" [test_conv/src/test.cpp:106]   --->   Operation 2039 'sub' 'sub_ln1117_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln1117_30 = zext i11 %add_ln1117_71 to i64" [test_conv/src/test.cpp:106]   --->   Operation 2040 'zext' 'zext_ln1117_30' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2041 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_29 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_30" [test_conv/src/test.cpp:106]   --->   Operation 2041 'getelementptr' 'wt_buff_V_addr_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2042 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln1117_74 = add i13 %zext_ln96_6, %sub_ln1117_4" [test_conv/src/test.cpp:106]   --->   Operation 2042 'add' 'add_ln1117_74' <Predicate = (!icmp_ln95)> <Delay = 3.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln1117_33 = zext i13 %add_ln1117_74 to i64" [test_conv/src/test.cpp:106]   --->   Operation 2043 'zext' 'zext_ln1117_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2044 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_32 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_33" [test_conv/src/test.cpp:106]   --->   Operation 2044 'getelementptr' 'wt_buff_V_addr_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%or_ln340_71 = or i1 %and_ln786_22, %xor_ln785_23" [test_conv/src/test.cpp:106]   --->   Operation 2045 'or' 'or_ln340_71' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%or_ln340_70 = or i1 %or_ln340_71, %and_ln781_11" [test_conv/src/test.cpp:106]   --->   Operation 2046 'or' 'or_ln340_70' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2047 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_11, i16 32767, i16 %add_ln415_11" [test_conv/src/test.cpp:106]   --->   Operation 2047 'select' 'select_ln340_11' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%select_ln388_11 = select i1 %and_ln786_23, i16 -32768, i16 %add_ln415_11" [test_conv/src/test.cpp:106]   --->   Operation 2048 'select' 'select_ln388_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2049 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_28 = select i1 %or_ln340_70, i16 %select_ln340_11, i16 %select_ln388_11" [test_conv/src/test.cpp:106]   --->   Operation 2049 'select' 'select_ln340_28' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2050 [1/1] (2.77ns)   --->   "store i16 %select_ln340_28, i16* %fm_out_buff_V_addr_3, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2050 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_23 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_36)   --->   "%or_ln340_77 = or i1 %and_ln786_28, %xor_ln785_29" [test_conv/src/test.cpp:106]   --->   Operation 2051 'or' 'or_ln340_77' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_36)   --->   "%or_ln340_76 = or i1 %or_ln340_77, %and_ln781_14" [test_conv/src/test.cpp:106]   --->   Operation 2052 'or' 'or_ln340_76' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2053 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %or_ln340_14, i16 32767, i16 %add_ln415_14" [test_conv/src/test.cpp:106]   --->   Operation 2053 'select' 'select_ln340_14' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_36)   --->   "%select_ln388_14 = select i1 %and_ln786_29, i16 -32768, i16 %add_ln415_14" [test_conv/src/test.cpp:106]   --->   Operation 2054 'select' 'select_ln388_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2055 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_36 = select i1 %or_ln340_76, i16 %select_ln340_14, i16 %select_ln388_14" [test_conv/src/test.cpp:106]   --->   Operation 2055 'select' 'select_ln340_36' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2056 [1/1] (2.77ns)   --->   "store i16 %select_ln340_36, i16* %fm_out_buff_V_addr_4, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2056 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_23 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_16)   --->   "%or_ln340_81 = or i1 %and_ln786_32, %xor_ln785_33" [test_conv/src/test.cpp:106]   --->   Operation 2057 'or' 'or_ln340_81' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_16)   --->   "%or_ln340_80 = or i1 %or_ln340_81, %and_ln781_16" [test_conv/src/test.cpp:106]   --->   Operation 2058 'or' 'or_ln340_80' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2059 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_40 = select i1 %or_ln340_16, i16 32767, i16 %add_ln415_16" [test_conv/src/test.cpp:106]   --->   Operation 2059 'select' 'select_ln340_40' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_16)   --->   "%select_ln388_16 = select i1 %and_ln786_33, i16 -32768, i16 %add_ln415_16" [test_conv/src/test.cpp:106]   --->   Operation 2060 'select' 'select_ln388_16' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_16)   --->   "%select_ln340_42 = select i1 %or_ln340_80, i16 %select_ln340_40, i16 %select_ln388_16" [test_conv/src/test.cpp:106]   --->   Operation 2061 'select' 'select_ln340_42' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2062 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_16 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_42, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2062 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_23 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_17)   --->   "%sext_ln728_17 = sext i26 %shl_ln728_16 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2063 'sext' 'sext_ln728_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2064 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_17 = add i32 %mul_ln1118_17, %sext_ln728_17" [test_conv/src/test.cpp:106]   --->   Operation 2064 'add' 'add_ln1192_17' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2065 [1/1] (0.00ns)   --->   "%tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_17, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2065 'bitselect' 'tmp_219' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2066 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_17, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2066 'partselect' 'trunc_ln708_16' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_17, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2067 'bitselect' 'tmp_220' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln415_17 = zext i1 %tmp_221 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2068 'zext' 'zext_ln415_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2069 [1/1] (1.54ns)   --->   "%add_ln415_17 = add i16 %trunc_ln708_16, %zext_ln415_17" [test_conv/src/test.cpp:106]   --->   Operation 2069 'add' 'add_ln415_17' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2070 'bitselect' 'tmp_222' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%xor_ln416_17 = xor i1 %tmp_222, true" [test_conv/src/test.cpp:106]   --->   Operation 2071 'xor' 'xor_ln416_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2072 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_17 = and i1 %tmp_220, %xor_ln416_17" [test_conv/src/test.cpp:106]   --->   Operation 2072 'and' 'and_ln416_17' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2073 [1/1] (0.00ns)   --->   "%tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2073 'bitselect' 'tmp_223' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_40 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_17, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2074 'partselect' 'tmp_40' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2075 [1/1] (0.97ns)   --->   "%icmp_ln879_34 = icmp eq i5 %tmp_40, -1" [test_conv/src/test.cpp:106]   --->   Operation 2075 'icmp' 'icmp_ln879_34' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2076 [1/1] (0.00ns)   --->   "%tmp_41 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_17, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2076 'partselect' 'tmp_41' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2077 [1/1] (1.07ns)   --->   "%icmp_ln879_35 = icmp eq i6 %tmp_41, -1" [test_conv/src/test.cpp:106]   --->   Operation 2077 'icmp' 'icmp_ln879_35' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2078 [1/1] (1.07ns)   --->   "%icmp_ln768_17 = icmp eq i6 %tmp_41, 0" [test_conv/src/test.cpp:106]   --->   Operation 2078 'icmp' 'icmp_ln768_17' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_17)   --->   "%select_ln777_17 = select i1 %and_ln416_17, i1 %icmp_ln879_35, i1 %icmp_ln768_17" [test_conv/src/test.cpp:106]   --->   Operation 2079 'select' 'select_ln777_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_17, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2080 'bitselect' 'tmp_224' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%xor_ln779_17 = xor i1 %tmp_224, true" [test_conv/src/test.cpp:106]   --->   Operation 2081 'xor' 'xor_ln779_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%and_ln779_17 = and i1 %icmp_ln879_34, %xor_ln779_17" [test_conv/src/test.cpp:106]   --->   Operation 2082 'and' 'and_ln779_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%select_ln416_17 = select i1 %and_ln416_17, i1 %and_ln779_17, i1 %icmp_ln879_35" [test_conv/src/test.cpp:106]   --->   Operation 2083 'select' 'select_ln416_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2084 [1/1] (0.80ns)   --->   "%and_ln781_17 = and i1 %and_ln416_17, %icmp_ln879_35" [test_conv/src/test.cpp:106]   --->   Operation 2084 'and' 'and_ln781_17' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_17)   --->   "%xor_ln785_34 = xor i1 %select_ln777_17, true" [test_conv/src/test.cpp:106]   --->   Operation 2085 'xor' 'xor_ln785_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_17)   --->   "%or_ln785_17 = or i1 %tmp_223, %xor_ln785_34" [test_conv/src/test.cpp:106]   --->   Operation 2086 'or' 'or_ln785_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2087 [1/1] (0.80ns)   --->   "%xor_ln785_35 = xor i1 %tmp_219, true" [test_conv/src/test.cpp:106]   --->   Operation 2087 'xor' 'xor_ln785_35' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_17)   --->   "%and_ln785_17 = and i1 %or_ln785_17, %xor_ln785_35" [test_conv/src/test.cpp:106]   --->   Operation 2088 'and' 'and_ln785_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2089 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_34 = and i1 %tmp_223, %select_ln416_17" [test_conv/src/test.cpp:106]   --->   Operation 2089 'and' 'and_ln786_34' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_35)   --->   "%or_ln786_17 = or i1 %and_ln781_17, %and_ln786_34" [test_conv/src/test.cpp:106]   --->   Operation 2090 'or' 'or_ln786_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_35)   --->   "%xor_ln786_17 = xor i1 %or_ln786_17, true" [test_conv/src/test.cpp:106]   --->   Operation 2091 'xor' 'xor_ln786_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2092 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_35 = and i1 %tmp_219, %xor_ln786_17" [test_conv/src/test.cpp:106]   --->   Operation 2092 'and' 'and_ln786_35' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2093 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_17 = or i1 %and_ln786_35, %and_ln785_17" [test_conv/src/test.cpp:106]   --->   Operation 2093 'or' 'or_ln340_17' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_19)   --->   "%or_ln340_87 = or i1 %and_ln786_38, %xor_ln785_39" [test_conv/src/test.cpp:106]   --->   Operation 2094 'or' 'or_ln340_87' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_19)   --->   "%or_ln340_86 = or i1 %or_ln340_87, %and_ln781_19" [test_conv/src/test.cpp:106]   --->   Operation 2095 'or' 'or_ln340_86' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2096 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_48 = select i1 %or_ln340_19, i16 32767, i16 %add_ln415_19" [test_conv/src/test.cpp:106]   --->   Operation 2096 'select' 'select_ln340_48' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_19)   --->   "%select_ln388_19 = select i1 %and_ln786_39, i16 -32768, i16 %add_ln415_19" [test_conv/src/test.cpp:106]   --->   Operation 2097 'select' 'select_ln388_19' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_19)   --->   "%select_ln340_49 = select i1 %or_ln340_86, i16 %select_ln340_48, i16 %select_ln388_19" [test_conv/src/test.cpp:106]   --->   Operation 2098 'select' 'select_ln340_49' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2099 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_19 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_49, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2099 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_23 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_20)   --->   "%sext_ln728_20 = sext i26 %shl_ln728_19 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2100 'sext' 'sext_ln728_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2101 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_20 = add i32 %mul_ln1118_20, %sext_ln728_20" [test_conv/src/test.cpp:106]   --->   Operation 2101 'add' 'add_ln1192_20' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_20, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2102 'bitselect' 'tmp_237' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2103 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_20, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2103 'partselect' 'trunc_ln708_19' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_20, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2104 'bitselect' 'tmp_238' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2105 [1/1] (0.00ns)   --->   "%zext_ln415_20 = zext i1 %tmp_239 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2105 'zext' 'zext_ln415_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2106 [1/1] (1.54ns)   --->   "%add_ln415_20 = add i16 %trunc_ln708_19, %zext_ln415_20" [test_conv/src/test.cpp:106]   --->   Operation 2106 'add' 'add_ln415_20' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2107 'bitselect' 'tmp_240' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%xor_ln416_20 = xor i1 %tmp_240, true" [test_conv/src/test.cpp:106]   --->   Operation 2108 'xor' 'xor_ln416_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2109 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_20 = and i1 %tmp_238, %xor_ln416_20" [test_conv/src/test.cpp:106]   --->   Operation 2109 'and' 'and_ln416_20' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2110 [1/1] (0.00ns)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2110 'bitselect' 'tmp_241' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2111 [1/1] (0.00ns)   --->   "%tmp_47 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_20, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2111 'partselect' 'tmp_47' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2112 [1/1] (0.97ns)   --->   "%icmp_ln879_40 = icmp eq i5 %tmp_47, -1" [test_conv/src/test.cpp:106]   --->   Operation 2112 'icmp' 'icmp_ln879_40' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_48 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_20, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2113 'partselect' 'tmp_48' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2114 [1/1] (1.07ns)   --->   "%icmp_ln879_41 = icmp eq i6 %tmp_48, -1" [test_conv/src/test.cpp:106]   --->   Operation 2114 'icmp' 'icmp_ln879_41' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2115 [1/1] (1.07ns)   --->   "%icmp_ln768_20 = icmp eq i6 %tmp_48, 0" [test_conv/src/test.cpp:106]   --->   Operation 2115 'icmp' 'icmp_ln768_20' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%select_ln777_20 = select i1 %and_ln416_20, i1 %icmp_ln879_41, i1 %icmp_ln768_20" [test_conv/src/test.cpp:106]   --->   Operation 2116 'select' 'select_ln777_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_20, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2117 'bitselect' 'tmp_242' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%xor_ln779_20 = xor i1 %tmp_242, true" [test_conv/src/test.cpp:106]   --->   Operation 2118 'xor' 'xor_ln779_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%and_ln779_20 = and i1 %icmp_ln879_40, %xor_ln779_20" [test_conv/src/test.cpp:106]   --->   Operation 2119 'and' 'and_ln779_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%select_ln416_20 = select i1 %and_ln416_20, i1 %and_ln779_20, i1 %icmp_ln879_41" [test_conv/src/test.cpp:106]   --->   Operation 2120 'select' 'select_ln416_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2121 [1/1] (0.80ns)   --->   "%and_ln781_20 = and i1 %and_ln416_20, %icmp_ln879_41" [test_conv/src/test.cpp:106]   --->   Operation 2121 'and' 'and_ln781_20' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%xor_ln785_40 = xor i1 %select_ln777_20, true" [test_conv/src/test.cpp:106]   --->   Operation 2122 'xor' 'xor_ln785_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%or_ln785_20 = or i1 %tmp_241, %xor_ln785_40" [test_conv/src/test.cpp:106]   --->   Operation 2123 'or' 'or_ln785_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2124 [1/1] (0.80ns)   --->   "%xor_ln785_41 = xor i1 %tmp_237, true" [test_conv/src/test.cpp:106]   --->   Operation 2124 'xor' 'xor_ln785_41' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_20)   --->   "%and_ln785_20 = and i1 %or_ln785_20, %xor_ln785_41" [test_conv/src/test.cpp:106]   --->   Operation 2125 'and' 'and_ln785_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2126 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_40 = and i1 %tmp_241, %select_ln416_20" [test_conv/src/test.cpp:106]   --->   Operation 2126 'and' 'and_ln786_40' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_41)   --->   "%or_ln786_20 = or i1 %and_ln781_20, %and_ln786_40" [test_conv/src/test.cpp:106]   --->   Operation 2127 'or' 'or_ln786_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_41)   --->   "%xor_ln786_20 = xor i1 %or_ln786_20, true" [test_conv/src/test.cpp:106]   --->   Operation 2128 'xor' 'xor_ln786_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2129 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_41 = and i1 %tmp_237, %xor_ln786_20" [test_conv/src/test.cpp:106]   --->   Operation 2129 'and' 'and_ln786_41' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2130 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_20 = or i1 %and_ln786_41, %and_ln785_20" [test_conv/src/test.cpp:106]   --->   Operation 2130 'or' 'or_ln340_20' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2131 [1/2] (2.77ns)   --->   "%wt_buff_V_load_23 = load i16* %wt_buff_V_addr_23, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2131 'load' 'wt_buff_V_load_23' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_23 : Operation 2132 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %wt_buff_V_load_23 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2132 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2133 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_23" [test_conv/src/test.cpp:106]   --->   Operation 2133 'mul' 'mul_ln1118_23' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2134 [1/1] (0.00ns)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_23, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2134 'bitselect' 'tmp_257' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2135 [1/2] (2.77ns)   --->   "%wt_buff_V_load_26 = load i16* %wt_buff_V_addr_26, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2135 'load' 'wt_buff_V_load_26' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_23 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %wt_buff_V_load_26 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2136 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2137 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_26 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_26" [test_conv/src/test.cpp:106]   --->   Operation 2137 'mul' 'mul_ln1118_26' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_26, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2138 'bitselect' 'tmp_275' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_23 : Operation 2139 [2/2] (2.77ns)   --->   "%wt_buff_V_load_29 = load i16* %wt_buff_V_addr_29, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2139 'load' 'wt_buff_V_load_29' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_23 : Operation 2140 [2/2] (2.77ns)   --->   "%wt_buff_V_load_32 = load i16* %wt_buff_V_addr_32, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2140 'load' 'wt_buff_V_load_32' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 24 <SV = 23> <Delay = 8.32>
ST_24 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln1117_12 = sext i10 %add_ln1117_77 to i11" [test_conv/src/test.cpp:106]   --->   Operation 2141 'sext' 'sext_ln1117_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln1117_36 = zext i11 %sext_ln1117_12 to i64" [test_conv/src/test.cpp:106]   --->   Operation 2142 'zext' 'zext_ln1117_36' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2143 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_35 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_36" [test_conv/src/test.cpp:106]   --->   Operation 2143 'getelementptr' 'wt_buff_V_addr_35' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln1117_15 = sext i9 %add_ln1117_80 to i11" [test_conv/src/test.cpp:106]   --->   Operation 2144 'sext' 'sext_ln1117_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2145 [1/1] (0.00ns)   --->   "%zext_ln1117_39 = zext i11 %sext_ln1117_15 to i64" [test_conv/src/test.cpp:106]   --->   Operation 2145 'zext' 'zext_ln1117_39' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2146 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_38 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_39" [test_conv/src/test.cpp:106]   --->   Operation 2146 'getelementptr' 'wt_buff_V_addr_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_43)   --->   "%or_ln340_83 = or i1 %and_ln786_34, %xor_ln785_35" [test_conv/src/test.cpp:106]   --->   Operation 2147 'or' 'or_ln340_83' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_43)   --->   "%or_ln340_82 = or i1 %or_ln340_83, %and_ln781_17" [test_conv/src/test.cpp:106]   --->   Operation 2148 'or' 'or_ln340_82' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2149 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_17 = select i1 %or_ln340_17, i16 32767, i16 %add_ln415_17" [test_conv/src/test.cpp:106]   --->   Operation 2149 'select' 'select_ln340_17' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_43)   --->   "%select_ln388_17 = select i1 %and_ln786_35, i16 -32768, i16 %add_ln415_17" [test_conv/src/test.cpp:106]   --->   Operation 2150 'select' 'select_ln388_17' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2151 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_43 = select i1 %or_ln340_82, i16 %select_ln340_17, i16 %select_ln388_17" [test_conv/src/test.cpp:106]   --->   Operation 2151 'select' 'select_ln340_43' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2152 [1/1] (2.77ns)   --->   "store i16 %select_ln340_43, i16* %fm_out_buff_V_addr_5, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2152 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_24 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_50)   --->   "%or_ln340_89 = or i1 %and_ln786_40, %xor_ln785_41" [test_conv/src/test.cpp:106]   --->   Operation 2153 'or' 'or_ln340_89' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_50)   --->   "%or_ln340_88 = or i1 %or_ln340_89, %and_ln781_20" [test_conv/src/test.cpp:106]   --->   Operation 2154 'or' 'or_ln340_88' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2155 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_20 = select i1 %or_ln340_20, i16 32767, i16 %add_ln415_20" [test_conv/src/test.cpp:106]   --->   Operation 2155 'select' 'select_ln340_20' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_50)   --->   "%select_ln388_20 = select i1 %and_ln786_41, i16 -32768, i16 %add_ln415_20" [test_conv/src/test.cpp:106]   --->   Operation 2156 'select' 'select_ln388_20' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2157 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_50 = select i1 %or_ln340_88, i16 %select_ln340_20, i16 %select_ln388_20" [test_conv/src/test.cpp:106]   --->   Operation 2157 'select' 'select_ln340_50' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2158 [1/1] (2.77ns)   --->   "store i16 %select_ln340_50, i16* %fm_out_buff_V_addr_6, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2158 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_24 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_22)   --->   "%or_ln340_93 = or i1 %and_ln786_44, %xor_ln785_45" [test_conv/src/test.cpp:106]   --->   Operation 2159 'or' 'or_ln340_93' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_22)   --->   "%or_ln340_92 = or i1 %or_ln340_93, %and_ln781_22" [test_conv/src/test.cpp:106]   --->   Operation 2160 'or' 'or_ln340_92' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2161 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_53 = select i1 %or_ln340_22, i16 32767, i16 %add_ln415_22" [test_conv/src/test.cpp:106]   --->   Operation 2161 'select' 'select_ln340_53' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_22)   --->   "%select_ln388_22 = select i1 %and_ln786_45, i16 -32768, i16 %add_ln415_22" [test_conv/src/test.cpp:106]   --->   Operation 2162 'select' 'select_ln388_22' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_22)   --->   "%select_ln340_54 = select i1 %or_ln340_92, i16 %select_ln340_53, i16 %select_ln388_22" [test_conv/src/test.cpp:106]   --->   Operation 2163 'select' 'select_ln340_54' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2164 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_22 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_54, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2164 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_24 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_23)   --->   "%sext_ln728_23 = sext i26 %shl_ln728_22 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2165 'sext' 'sext_ln728_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2166 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_23 = add i32 %mul_ln1118_23, %sext_ln728_23" [test_conv/src/test.cpp:106]   --->   Operation 2166 'add' 'add_ln1192_23' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2167 [1/1] (0.00ns)   --->   "%tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_23, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2167 'bitselect' 'tmp_255' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2168 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_23, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2168 'partselect' 'trunc_ln708_22' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_23, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2169 'bitselect' 'tmp_256' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln415_23 = zext i1 %tmp_257 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2170 'zext' 'zext_ln415_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2171 [1/1] (1.54ns)   --->   "%add_ln415_23 = add i16 %trunc_ln708_22, %zext_ln415_23" [test_conv/src/test.cpp:106]   --->   Operation 2171 'add' 'add_ln415_23' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2172 'bitselect' 'tmp_258' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%xor_ln416_23 = xor i1 %tmp_258, true" [test_conv/src/test.cpp:106]   --->   Operation 2173 'xor' 'xor_ln416_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2174 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_23 = and i1 %tmp_256, %xor_ln416_23" [test_conv/src/test.cpp:106]   --->   Operation 2174 'and' 'and_ln416_23' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2175 [1/1] (0.00ns)   --->   "%tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2175 'bitselect' 'tmp_259' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_54 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_23, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2176 'partselect' 'tmp_54' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2177 [1/1] (0.97ns)   --->   "%icmp_ln879_46 = icmp eq i5 %tmp_54, -1" [test_conv/src/test.cpp:106]   --->   Operation 2177 'icmp' 'icmp_ln879_46' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2178 [1/1] (0.00ns)   --->   "%tmp_55 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_23, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2178 'partselect' 'tmp_55' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2179 [1/1] (1.07ns)   --->   "%icmp_ln879_47 = icmp eq i6 %tmp_55, -1" [test_conv/src/test.cpp:106]   --->   Operation 2179 'icmp' 'icmp_ln879_47' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2180 [1/1] (1.07ns)   --->   "%icmp_ln768_23 = icmp eq i6 %tmp_55, 0" [test_conv/src/test.cpp:106]   --->   Operation 2180 'icmp' 'icmp_ln768_23' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%select_ln777_23 = select i1 %and_ln416_23, i1 %icmp_ln879_47, i1 %icmp_ln768_23" [test_conv/src/test.cpp:106]   --->   Operation 2181 'select' 'select_ln777_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_46)   --->   "%tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_23, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2182 'bitselect' 'tmp_260' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_46)   --->   "%xor_ln779_23 = xor i1 %tmp_260, true" [test_conv/src/test.cpp:106]   --->   Operation 2183 'xor' 'xor_ln779_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_46)   --->   "%and_ln779_23 = and i1 %icmp_ln879_46, %xor_ln779_23" [test_conv/src/test.cpp:106]   --->   Operation 2184 'and' 'and_ln779_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_46)   --->   "%select_ln416_23 = select i1 %and_ln416_23, i1 %and_ln779_23, i1 %icmp_ln879_47" [test_conv/src/test.cpp:106]   --->   Operation 2185 'select' 'select_ln416_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2186 [1/1] (0.80ns)   --->   "%and_ln781_23 = and i1 %and_ln416_23, %icmp_ln879_47" [test_conv/src/test.cpp:106]   --->   Operation 2186 'and' 'and_ln781_23' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%xor_ln785_46 = xor i1 %select_ln777_23, true" [test_conv/src/test.cpp:106]   --->   Operation 2187 'xor' 'xor_ln785_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%or_ln785_23 = or i1 %tmp_259, %xor_ln785_46" [test_conv/src/test.cpp:106]   --->   Operation 2188 'or' 'or_ln785_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2189 [1/1] (0.80ns)   --->   "%xor_ln785_47 = xor i1 %tmp_255, true" [test_conv/src/test.cpp:106]   --->   Operation 2189 'xor' 'xor_ln785_47' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%and_ln785_23 = and i1 %or_ln785_23, %xor_ln785_47" [test_conv/src/test.cpp:106]   --->   Operation 2190 'and' 'and_ln785_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2191 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_46 = and i1 %tmp_259, %select_ln416_23" [test_conv/src/test.cpp:106]   --->   Operation 2191 'and' 'and_ln786_46' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_47)   --->   "%or_ln786_23 = or i1 %and_ln781_23, %and_ln786_46" [test_conv/src/test.cpp:106]   --->   Operation 2192 'or' 'or_ln786_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_47)   --->   "%xor_ln786_23 = xor i1 %or_ln786_23, true" [test_conv/src/test.cpp:106]   --->   Operation 2193 'xor' 'xor_ln786_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2194 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_47 = and i1 %tmp_255, %xor_ln786_23" [test_conv/src/test.cpp:106]   --->   Operation 2194 'and' 'and_ln786_47' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2195 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_23 = or i1 %and_ln786_47, %and_ln785_23" [test_conv/src/test.cpp:106]   --->   Operation 2195 'or' 'or_ln340_23' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_25)   --->   "%or_ln340_99 = or i1 %and_ln786_50, %xor_ln785_51" [test_conv/src/test.cpp:106]   --->   Operation 2196 'or' 'or_ln340_99' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_25)   --->   "%or_ln340_98 = or i1 %or_ln340_99, %and_ln781_25" [test_conv/src/test.cpp:106]   --->   Operation 2197 'or' 'or_ln340_98' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2198 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_58 = select i1 %or_ln340_25, i16 32767, i16 %add_ln415_25" [test_conv/src/test.cpp:106]   --->   Operation 2198 'select' 'select_ln340_58' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_25)   --->   "%select_ln388_25 = select i1 %and_ln786_51, i16 -32768, i16 %add_ln415_25" [test_conv/src/test.cpp:106]   --->   Operation 2199 'select' 'select_ln388_25' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_25)   --->   "%select_ln340_59 = select i1 %or_ln340_98, i16 %select_ln340_58, i16 %select_ln388_25" [test_conv/src/test.cpp:106]   --->   Operation 2200 'select' 'select_ln340_59' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2201 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_25 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_59, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2201 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_24 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_26)   --->   "%sext_ln728_26 = sext i26 %shl_ln728_25 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2202 'sext' 'sext_ln728_26' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2203 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_26 = add i32 %mul_ln1118_26, %sext_ln728_26" [test_conv/src/test.cpp:106]   --->   Operation 2203 'add' 'add_ln1192_26' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2204 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2204 'bitselect' 'tmp_273' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2205 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_26, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2205 'partselect' 'trunc_ln708_25' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_26, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2206 'bitselect' 'tmp_274' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln415_26 = zext i1 %tmp_275 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2207 'zext' 'zext_ln415_26' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2208 [1/1] (1.54ns)   --->   "%add_ln415_26 = add i16 %trunc_ln708_25, %zext_ln415_26" [test_conv/src/test.cpp:106]   --->   Operation 2208 'add' 'add_ln415_26' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_26, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2209 'bitselect' 'tmp_276' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%xor_ln416_26 = xor i1 %tmp_276, true" [test_conv/src/test.cpp:106]   --->   Operation 2210 'xor' 'xor_ln416_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2211 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_26 = and i1 %tmp_274, %xor_ln416_26" [test_conv/src/test.cpp:106]   --->   Operation 2211 'and' 'and_ln416_26' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_26, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2212 'bitselect' 'tmp_277' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_61 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_26, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2213 'partselect' 'tmp_61' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2214 [1/1] (0.97ns)   --->   "%icmp_ln879_52 = icmp eq i5 %tmp_61, -1" [test_conv/src/test.cpp:106]   --->   Operation 2214 'icmp' 'icmp_ln879_52' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_62 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_26, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2215 'partselect' 'tmp_62' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2216 [1/1] (1.07ns)   --->   "%icmp_ln879_53 = icmp eq i6 %tmp_62, -1" [test_conv/src/test.cpp:106]   --->   Operation 2216 'icmp' 'icmp_ln879_53' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2217 [1/1] (1.07ns)   --->   "%icmp_ln768_26 = icmp eq i6 %tmp_62, 0" [test_conv/src/test.cpp:106]   --->   Operation 2217 'icmp' 'icmp_ln768_26' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%select_ln777_26 = select i1 %and_ln416_26, i1 %icmp_ln879_53, i1 %icmp_ln768_26" [test_conv/src/test.cpp:106]   --->   Operation 2218 'select' 'select_ln777_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_26, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2219 'bitselect' 'tmp_278' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%xor_ln779_26 = xor i1 %tmp_278, true" [test_conv/src/test.cpp:106]   --->   Operation 2220 'xor' 'xor_ln779_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%and_ln779_26 = and i1 %icmp_ln879_52, %xor_ln779_26" [test_conv/src/test.cpp:106]   --->   Operation 2221 'and' 'and_ln779_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%select_ln416_26 = select i1 %and_ln416_26, i1 %and_ln779_26, i1 %icmp_ln879_53" [test_conv/src/test.cpp:106]   --->   Operation 2222 'select' 'select_ln416_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2223 [1/1] (0.80ns)   --->   "%and_ln781_26 = and i1 %and_ln416_26, %icmp_ln879_53" [test_conv/src/test.cpp:106]   --->   Operation 2223 'and' 'and_ln781_26' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%xor_ln785_52 = xor i1 %select_ln777_26, true" [test_conv/src/test.cpp:106]   --->   Operation 2224 'xor' 'xor_ln785_52' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%or_ln785_26 = or i1 %tmp_277, %xor_ln785_52" [test_conv/src/test.cpp:106]   --->   Operation 2225 'or' 'or_ln785_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2226 [1/1] (0.80ns)   --->   "%xor_ln785_53 = xor i1 %tmp_273, true" [test_conv/src/test.cpp:106]   --->   Operation 2226 'xor' 'xor_ln785_53' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%and_ln785_26 = and i1 %or_ln785_26, %xor_ln785_53" [test_conv/src/test.cpp:106]   --->   Operation 2227 'and' 'and_ln785_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2228 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_52 = and i1 %tmp_277, %select_ln416_26" [test_conv/src/test.cpp:106]   --->   Operation 2228 'and' 'and_ln786_52' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_53)   --->   "%or_ln786_26 = or i1 %and_ln781_26, %and_ln786_52" [test_conv/src/test.cpp:106]   --->   Operation 2229 'or' 'or_ln786_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_53)   --->   "%xor_ln786_26 = xor i1 %or_ln786_26, true" [test_conv/src/test.cpp:106]   --->   Operation 2230 'xor' 'xor_ln786_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2231 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_53 = and i1 %tmp_273, %xor_ln786_26" [test_conv/src/test.cpp:106]   --->   Operation 2231 'and' 'and_ln786_53' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2232 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_26 = or i1 %and_ln786_53, %and_ln785_26" [test_conv/src/test.cpp:106]   --->   Operation 2232 'or' 'or_ln340_26' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2233 [1/2] (2.77ns)   --->   "%wt_buff_V_load_29 = load i16* %wt_buff_V_addr_29, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2233 'load' 'wt_buff_V_load_29' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_24 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i16 %wt_buff_V_load_29 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2234 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2235 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_29 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_29" [test_conv/src/test.cpp:106]   --->   Operation 2235 'mul' 'mul_ln1118_29' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2236 [1/1] (0.00ns)   --->   "%tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_29, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2236 'bitselect' 'tmp_293' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2237 [1/2] (2.77ns)   --->   "%wt_buff_V_load_32 = load i16* %wt_buff_V_addr_32, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2237 'load' 'wt_buff_V_load_32' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_24 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i16 %wt_buff_V_load_32 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2238 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2239 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_32 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_32" [test_conv/src/test.cpp:106]   --->   Operation 2239 'mul' 'mul_ln1118_32' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2240 [1/1] (0.00ns)   --->   "%tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_32, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2240 'bitselect' 'tmp_311' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_24 : Operation 2241 [2/2] (2.77ns)   --->   "%wt_buff_V_load_35 = load i16* %wt_buff_V_addr_35, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2241 'load' 'wt_buff_V_load_35' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_24 : Operation 2242 [2/2] (2.77ns)   --->   "%wt_buff_V_load_38 = load i16* %wt_buff_V_addr_38, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2242 'load' 'wt_buff_V_load_38' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 25 <SV = 24> <Delay = 8.32>
ST_25 : Operation 2243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_35 = add i12 2009, %sext_ln1117" [test_conv/src/test.cpp:106]   --->   Operation 2243 'add' 'add_ln1117_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_38 = add i12 -1940, %sext_ln1117" [test_conv/src/test.cpp:106]   --->   Operation 2244 'add' 'add_ln1117_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_41 = add i12 -1793, %sext_ln1117" [test_conv/src/test.cpp:106]   --->   Operation 2245 'add' 'add_ln1117_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2246 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln1117_83 = add i12 %zext_ln96_1, %add_ln1117_35" [test_conv/src/test.cpp:106]   --->   Operation 2246 'add' 'add_ln1117_83' <Predicate = (!icmp_ln95)> <Delay = 3.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln1117_42 = zext i12 %add_ln1117_83 to i64" [test_conv/src/test.cpp:106]   --->   Operation 2247 'zext' 'zext_ln1117_42' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2248 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_41 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_42" [test_conv/src/test.cpp:106]   --->   Operation 2248 'getelementptr' 'wt_buff_V_addr_41' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2249 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln1117_86 = add i12 %zext_ln96_1, %add_ln1117_38" [test_conv/src/test.cpp:106]   --->   Operation 2249 'add' 'add_ln1117_86' <Predicate = (!icmp_ln95)> <Delay = 3.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2250 [1/1] (0.00ns)   --->   "%zext_ln1117_45 = zext i12 %add_ln1117_86 to i64" [test_conv/src/test.cpp:106]   --->   Operation 2250 'zext' 'zext_ln1117_45' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2251 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_44 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_45" [test_conv/src/test.cpp:106]   --->   Operation 2251 'getelementptr' 'wt_buff_V_addr_44' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2252 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln1117_89 = add i12 %zext_ln96_1, %add_ln1117_41" [test_conv/src/test.cpp:106]   --->   Operation 2252 'add' 'add_ln1117_89' <Predicate = (!icmp_ln95)> <Delay = 3.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_55)   --->   "%or_ln340_95 = or i1 %and_ln786_46, %xor_ln785_47" [test_conv/src/test.cpp:106]   --->   Operation 2253 'or' 'or_ln340_95' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_55)   --->   "%or_ln340_94 = or i1 %or_ln340_95, %and_ln781_23" [test_conv/src/test.cpp:106]   --->   Operation 2254 'or' 'or_ln340_94' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2255 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_23 = select i1 %or_ln340_23, i16 32767, i16 %add_ln415_23" [test_conv/src/test.cpp:106]   --->   Operation 2255 'select' 'select_ln340_23' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_55)   --->   "%select_ln388_23 = select i1 %and_ln786_47, i16 -32768, i16 %add_ln415_23" [test_conv/src/test.cpp:106]   --->   Operation 2256 'select' 'select_ln388_23' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2257 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_55 = select i1 %or_ln340_94, i16 %select_ln340_23, i16 %select_ln388_23" [test_conv/src/test.cpp:106]   --->   Operation 2257 'select' 'select_ln340_55' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2258 [1/1] (2.77ns)   --->   "store i16 %select_ln340_55, i16* %fm_out_buff_V_addr_7, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2258 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_25 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_60)   --->   "%or_ln340_101 = or i1 %and_ln786_52, %xor_ln785_53" [test_conv/src/test.cpp:106]   --->   Operation 2259 'or' 'or_ln340_101' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_60)   --->   "%or_ln340_100 = or i1 %or_ln340_101, %and_ln781_26" [test_conv/src/test.cpp:106]   --->   Operation 2260 'or' 'or_ln340_100' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2261 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_26 = select i1 %or_ln340_26, i16 32767, i16 %add_ln415_26" [test_conv/src/test.cpp:106]   --->   Operation 2261 'select' 'select_ln340_26' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_60)   --->   "%select_ln388_26 = select i1 %and_ln786_53, i16 -32768, i16 %add_ln415_26" [test_conv/src/test.cpp:106]   --->   Operation 2262 'select' 'select_ln388_26' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2263 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_60 = select i1 %or_ln340_100, i16 %select_ln340_26, i16 %select_ln388_26" [test_conv/src/test.cpp:106]   --->   Operation 2263 'select' 'select_ln340_60' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2264 [1/1] (2.77ns)   --->   "store i16 %select_ln340_60, i16* %fm_out_buff_V_addr_8, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2264 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_25 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_28)   --->   "%or_ln340_105 = or i1 %and_ln786_56, %xor_ln785_57" [test_conv/src/test.cpp:106]   --->   Operation 2265 'or' 'or_ln340_105' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_28)   --->   "%or_ln340_104 = or i1 %or_ln340_105, %and_ln781_28" [test_conv/src/test.cpp:106]   --->   Operation 2266 'or' 'or_ln340_104' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2267 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_63 = select i1 %or_ln340_28, i16 32767, i16 %add_ln415_28" [test_conv/src/test.cpp:106]   --->   Operation 2267 'select' 'select_ln340_63' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_28)   --->   "%select_ln388_28 = select i1 %and_ln786_57, i16 -32768, i16 %add_ln415_28" [test_conv/src/test.cpp:106]   --->   Operation 2268 'select' 'select_ln388_28' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_28)   --->   "%select_ln340_64 = select i1 %or_ln340_104, i16 %select_ln340_63, i16 %select_ln388_28" [test_conv/src/test.cpp:106]   --->   Operation 2269 'select' 'select_ln340_64' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2270 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_28 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_64, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2270 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_25 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_29)   --->   "%sext_ln728_29 = sext i26 %shl_ln728_28 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2271 'sext' 'sext_ln728_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2272 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_29 = add i32 %mul_ln1118_29, %sext_ln728_29" [test_conv/src/test.cpp:106]   --->   Operation 2272 'add' 'add_ln1192_29' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2273 [1/1] (0.00ns)   --->   "%tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_29, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2273 'bitselect' 'tmp_291' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2274 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_29, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2274 'partselect' 'trunc_ln708_28' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_29, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2275 'bitselect' 'tmp_292' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2276 [1/1] (0.00ns)   --->   "%zext_ln415_29 = zext i1 %tmp_293 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2276 'zext' 'zext_ln415_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2277 [1/1] (1.54ns)   --->   "%add_ln415_29 = add i16 %trunc_ln708_28, %zext_ln415_29" [test_conv/src/test.cpp:106]   --->   Operation 2277 'add' 'add_ln415_29' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_29, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2278 'bitselect' 'tmp_294' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%xor_ln416_29 = xor i1 %tmp_294, true" [test_conv/src/test.cpp:106]   --->   Operation 2279 'xor' 'xor_ln416_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2280 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_29 = and i1 %tmp_292, %xor_ln416_29" [test_conv/src/test.cpp:106]   --->   Operation 2280 'and' 'and_ln416_29' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2281 [1/1] (0.00ns)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_29, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2281 'bitselect' 'tmp_295' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2282 [1/1] (0.00ns)   --->   "%tmp_68 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_29, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2282 'partselect' 'tmp_68' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2283 [1/1] (0.97ns)   --->   "%icmp_ln879_58 = icmp eq i5 %tmp_68, -1" [test_conv/src/test.cpp:106]   --->   Operation 2283 'icmp' 'icmp_ln879_58' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_69 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_29, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2284 'partselect' 'tmp_69' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2285 [1/1] (1.07ns)   --->   "%icmp_ln879_59 = icmp eq i6 %tmp_69, -1" [test_conv/src/test.cpp:106]   --->   Operation 2285 'icmp' 'icmp_ln879_59' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2286 [1/1] (1.07ns)   --->   "%icmp_ln768_29 = icmp eq i6 %tmp_69, 0" [test_conv/src/test.cpp:106]   --->   Operation 2286 'icmp' 'icmp_ln768_29' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_29)   --->   "%select_ln777_29 = select i1 %and_ln416_29, i1 %icmp_ln879_59, i1 %icmp_ln768_29" [test_conv/src/test.cpp:106]   --->   Operation 2287 'select' 'select_ln777_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_58)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_29, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2288 'bitselect' 'tmp_296' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_58)   --->   "%xor_ln779_29 = xor i1 %tmp_296, true" [test_conv/src/test.cpp:106]   --->   Operation 2289 'xor' 'xor_ln779_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_58)   --->   "%and_ln779_29 = and i1 %icmp_ln879_58, %xor_ln779_29" [test_conv/src/test.cpp:106]   --->   Operation 2290 'and' 'and_ln779_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_58)   --->   "%select_ln416_29 = select i1 %and_ln416_29, i1 %and_ln779_29, i1 %icmp_ln879_59" [test_conv/src/test.cpp:106]   --->   Operation 2291 'select' 'select_ln416_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2292 [1/1] (0.80ns)   --->   "%and_ln781_29 = and i1 %and_ln416_29, %icmp_ln879_59" [test_conv/src/test.cpp:106]   --->   Operation 2292 'and' 'and_ln781_29' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_29)   --->   "%xor_ln785_58 = xor i1 %select_ln777_29, true" [test_conv/src/test.cpp:106]   --->   Operation 2293 'xor' 'xor_ln785_58' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_29)   --->   "%or_ln785_29 = or i1 %tmp_295, %xor_ln785_58" [test_conv/src/test.cpp:106]   --->   Operation 2294 'or' 'or_ln785_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2295 [1/1] (0.80ns)   --->   "%xor_ln785_59 = xor i1 %tmp_291, true" [test_conv/src/test.cpp:106]   --->   Operation 2295 'xor' 'xor_ln785_59' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_29)   --->   "%and_ln785_29 = and i1 %or_ln785_29, %xor_ln785_59" [test_conv/src/test.cpp:106]   --->   Operation 2296 'and' 'and_ln785_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2297 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_58 = and i1 %tmp_295, %select_ln416_29" [test_conv/src/test.cpp:106]   --->   Operation 2297 'and' 'and_ln786_58' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_59)   --->   "%or_ln786_29 = or i1 %and_ln781_29, %and_ln786_58" [test_conv/src/test.cpp:106]   --->   Operation 2298 'or' 'or_ln786_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_59)   --->   "%xor_ln786_29 = xor i1 %or_ln786_29, true" [test_conv/src/test.cpp:106]   --->   Operation 2299 'xor' 'xor_ln786_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2300 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_59 = and i1 %tmp_291, %xor_ln786_29" [test_conv/src/test.cpp:106]   --->   Operation 2300 'and' 'and_ln786_59' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2301 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_29 = or i1 %and_ln786_59, %and_ln785_29" [test_conv/src/test.cpp:106]   --->   Operation 2301 'or' 'or_ln340_29' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_31)   --->   "%or_ln340_111 = or i1 %and_ln786_62, %xor_ln785_63" [test_conv/src/test.cpp:106]   --->   Operation 2302 'or' 'or_ln340_111' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_31)   --->   "%or_ln340_110 = or i1 %or_ln340_111, %and_ln781_31" [test_conv/src/test.cpp:106]   --->   Operation 2303 'or' 'or_ln340_110' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2304 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_68 = select i1 %or_ln340_31, i16 32767, i16 %add_ln415_31" [test_conv/src/test.cpp:106]   --->   Operation 2304 'select' 'select_ln340_68' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_31)   --->   "%select_ln388_31 = select i1 %and_ln786_63, i16 -32768, i16 %add_ln415_31" [test_conv/src/test.cpp:106]   --->   Operation 2305 'select' 'select_ln388_31' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_31)   --->   "%select_ln340_69 = select i1 %or_ln340_110, i16 %select_ln340_68, i16 %select_ln388_31" [test_conv/src/test.cpp:106]   --->   Operation 2306 'select' 'select_ln340_69' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2307 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_31 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_69, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2307 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_25 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_32)   --->   "%sext_ln728_32 = sext i26 %shl_ln728_31 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2308 'sext' 'sext_ln728_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2309 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_32 = add i32 %mul_ln1118_32, %sext_ln728_32" [test_conv/src/test.cpp:106]   --->   Operation 2309 'add' 'add_ln1192_32' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2310 [1/1] (0.00ns)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_32, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2310 'bitselect' 'tmp_309' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2311 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_32, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2311 'partselect' 'trunc_ln708_31' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_32, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2312 'bitselect' 'tmp_310' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln415_32 = zext i1 %tmp_311 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2313 'zext' 'zext_ln415_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2314 [1/1] (1.54ns)   --->   "%add_ln415_32 = add i16 %trunc_ln708_31, %zext_ln415_32" [test_conv/src/test.cpp:106]   --->   Operation 2314 'add' 'add_ln415_32' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_32, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2315 'bitselect' 'tmp_312' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%xor_ln416_32 = xor i1 %tmp_312, true" [test_conv/src/test.cpp:106]   --->   Operation 2316 'xor' 'xor_ln416_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2317 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_32 = and i1 %tmp_310, %xor_ln416_32" [test_conv/src/test.cpp:106]   --->   Operation 2317 'and' 'and_ln416_32' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2318 [1/1] (0.00ns)   --->   "%tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_32, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2318 'bitselect' 'tmp_313' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2319 [1/1] (0.00ns)   --->   "%tmp_75 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_32, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2319 'partselect' 'tmp_75' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2320 [1/1] (0.97ns)   --->   "%icmp_ln879_64 = icmp eq i5 %tmp_75, -1" [test_conv/src/test.cpp:106]   --->   Operation 2320 'icmp' 'icmp_ln879_64' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_76 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_32, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2321 'partselect' 'tmp_76' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2322 [1/1] (1.07ns)   --->   "%icmp_ln879_65 = icmp eq i6 %tmp_76, -1" [test_conv/src/test.cpp:106]   --->   Operation 2322 'icmp' 'icmp_ln879_65' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2323 [1/1] (1.07ns)   --->   "%icmp_ln768_32 = icmp eq i6 %tmp_76, 0" [test_conv/src/test.cpp:106]   --->   Operation 2323 'icmp' 'icmp_ln768_32' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_32)   --->   "%select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_65, i1 %icmp_ln768_32" [test_conv/src/test.cpp:106]   --->   Operation 2324 'select' 'select_ln777_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_64)   --->   "%tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_32, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2325 'bitselect' 'tmp_314' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_64)   --->   "%xor_ln779_32 = xor i1 %tmp_314, true" [test_conv/src/test.cpp:106]   --->   Operation 2326 'xor' 'xor_ln779_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_64)   --->   "%and_ln779_32 = and i1 %icmp_ln879_64, %xor_ln779_32" [test_conv/src/test.cpp:106]   --->   Operation 2327 'and' 'and_ln779_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_64)   --->   "%select_ln416_32 = select i1 %and_ln416_32, i1 %and_ln779_32, i1 %icmp_ln879_65" [test_conv/src/test.cpp:106]   --->   Operation 2328 'select' 'select_ln416_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2329 [1/1] (0.80ns)   --->   "%and_ln781_32 = and i1 %and_ln416_32, %icmp_ln879_65" [test_conv/src/test.cpp:106]   --->   Operation 2329 'and' 'and_ln781_32' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_32)   --->   "%xor_ln785_64 = xor i1 %select_ln777_32, true" [test_conv/src/test.cpp:106]   --->   Operation 2330 'xor' 'xor_ln785_64' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_32)   --->   "%or_ln785_32 = or i1 %tmp_313, %xor_ln785_64" [test_conv/src/test.cpp:106]   --->   Operation 2331 'or' 'or_ln785_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2332 [1/1] (0.80ns)   --->   "%xor_ln785_65 = xor i1 %tmp_309, true" [test_conv/src/test.cpp:106]   --->   Operation 2332 'xor' 'xor_ln785_65' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_32)   --->   "%and_ln785_32 = and i1 %or_ln785_32, %xor_ln785_65" [test_conv/src/test.cpp:106]   --->   Operation 2333 'and' 'and_ln785_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2334 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_64 = and i1 %tmp_313, %select_ln416_32" [test_conv/src/test.cpp:106]   --->   Operation 2334 'and' 'and_ln786_64' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_65)   --->   "%or_ln786_32 = or i1 %and_ln781_32, %and_ln786_64" [test_conv/src/test.cpp:106]   --->   Operation 2335 'or' 'or_ln786_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_65)   --->   "%xor_ln786_32 = xor i1 %or_ln786_32, true" [test_conv/src/test.cpp:106]   --->   Operation 2336 'xor' 'xor_ln786_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2337 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_65 = and i1 %tmp_309, %xor_ln786_32" [test_conv/src/test.cpp:106]   --->   Operation 2337 'and' 'and_ln786_65' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2338 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_32 = or i1 %and_ln786_65, %and_ln785_32" [test_conv/src/test.cpp:106]   --->   Operation 2338 'or' 'or_ln340_32' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2339 [1/2] (2.77ns)   --->   "%wt_buff_V_load_35 = load i16* %wt_buff_V_addr_35, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2339 'load' 'wt_buff_V_load_35' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_25 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i16 %wt_buff_V_load_35 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2340 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2341 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_35 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_35" [test_conv/src/test.cpp:106]   --->   Operation 2341 'mul' 'mul_ln1118_35' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2342 [1/1] (0.00ns)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_35, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2342 'bitselect' 'tmp_329' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2343 [1/2] (2.77ns)   --->   "%wt_buff_V_load_38 = load i16* %wt_buff_V_addr_38, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2343 'load' 'wt_buff_V_load_38' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_25 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i16 %wt_buff_V_load_38 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2344 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2345 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_38 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_38" [test_conv/src/test.cpp:106]   --->   Operation 2345 'mul' 'mul_ln1118_38' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2346 [1/1] (0.00ns)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_38, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2346 'bitselect' 'tmp_347' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_25 : Operation 2347 [2/2] (2.77ns)   --->   "%wt_buff_V_load_41 = load i16* %wt_buff_V_addr_41, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2347 'load' 'wt_buff_V_load_41' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_25 : Operation 2348 [2/2] (2.77ns)   --->   "%wt_buff_V_load_44 = load i16* %wt_buff_V_addr_44, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2348 'load' 'wt_buff_V_load_44' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 26 <SV = 25> <Delay = 8.32>
ST_26 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln1117_48 = zext i12 %add_ln1117_89 to i64" [test_conv/src/test.cpp:106]   --->   Operation 2349 'zext' 'zext_ln1117_48' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2350 [1/1] (0.00ns)   --->   "%wt_buff_V_addr_47 = getelementptr [2352 x i16]* %wt_buff_V, i64 0, i64 %zext_ln1117_48" [test_conv/src/test.cpp:106]   --->   Operation 2350 'getelementptr' 'wt_buff_V_addr_47' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_65)   --->   "%or_ln340_107 = or i1 %and_ln786_58, %xor_ln785_59" [test_conv/src/test.cpp:106]   --->   Operation 2351 'or' 'or_ln340_107' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_65)   --->   "%or_ln340_106 = or i1 %or_ln340_107, %and_ln781_29" [test_conv/src/test.cpp:106]   --->   Operation 2352 'or' 'or_ln340_106' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2353 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_29 = select i1 %or_ln340_29, i16 32767, i16 %add_ln415_29" [test_conv/src/test.cpp:106]   --->   Operation 2353 'select' 'select_ln340_29' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_65)   --->   "%select_ln388_29 = select i1 %and_ln786_59, i16 -32768, i16 %add_ln415_29" [test_conv/src/test.cpp:106]   --->   Operation 2354 'select' 'select_ln388_29' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2355 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_65 = select i1 %or_ln340_106, i16 %select_ln340_29, i16 %select_ln388_29" [test_conv/src/test.cpp:106]   --->   Operation 2355 'select' 'select_ln340_65' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2356 [1/1] (2.77ns)   --->   "store i16 %select_ln340_65, i16* %fm_out_buff_V_addr_9, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2356 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_26 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_70)   --->   "%or_ln340_113 = or i1 %and_ln786_64, %xor_ln785_65" [test_conv/src/test.cpp:106]   --->   Operation 2357 'or' 'or_ln340_113' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_70)   --->   "%or_ln340_112 = or i1 %or_ln340_113, %and_ln781_32" [test_conv/src/test.cpp:106]   --->   Operation 2358 'or' 'or_ln340_112' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2359 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_32 = select i1 %or_ln340_32, i16 32767, i16 %add_ln415_32" [test_conv/src/test.cpp:106]   --->   Operation 2359 'select' 'select_ln340_32' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_70)   --->   "%select_ln388_32 = select i1 %and_ln786_65, i16 -32768, i16 %add_ln415_32" [test_conv/src/test.cpp:106]   --->   Operation 2360 'select' 'select_ln388_32' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2361 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_70 = select i1 %or_ln340_112, i16 %select_ln340_32, i16 %select_ln388_32" [test_conv/src/test.cpp:106]   --->   Operation 2361 'select' 'select_ln340_70' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2362 [1/1] (2.77ns)   --->   "store i16 %select_ln340_70, i16* %fm_out_buff_V_addr_10, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2362 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_26 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_34)   --->   "%or_ln340_117 = or i1 %and_ln786_68, %xor_ln785_69" [test_conv/src/test.cpp:106]   --->   Operation 2363 'or' 'or_ln340_117' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_34)   --->   "%or_ln340_116 = or i1 %or_ln340_117, %and_ln781_34" [test_conv/src/test.cpp:106]   --->   Operation 2364 'or' 'or_ln340_116' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2365 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_73 = select i1 %or_ln340_34, i16 32767, i16 %add_ln415_34" [test_conv/src/test.cpp:106]   --->   Operation 2365 'select' 'select_ln340_73' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_34)   --->   "%select_ln388_34 = select i1 %and_ln786_69, i16 -32768, i16 %add_ln415_34" [test_conv/src/test.cpp:106]   --->   Operation 2366 'select' 'select_ln388_34' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_34)   --->   "%select_ln340_74 = select i1 %or_ln340_116, i16 %select_ln340_73, i16 %select_ln388_34" [test_conv/src/test.cpp:106]   --->   Operation 2367 'select' 'select_ln340_74' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2368 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_34 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_74, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2368 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_26 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_35)   --->   "%sext_ln728_35 = sext i26 %shl_ln728_34 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2369 'sext' 'sext_ln728_35' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2370 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_35 = add i32 %mul_ln1118_35, %sext_ln728_35" [test_conv/src/test.cpp:106]   --->   Operation 2370 'add' 'add_ln1192_35' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2371 [1/1] (0.00ns)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_35, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2371 'bitselect' 'tmp_327' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2372 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_35, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2372 'partselect' 'trunc_ln708_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_35, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2373 'bitselect' 'tmp_328' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln415_35 = zext i1 %tmp_329 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2374 'zext' 'zext_ln415_35' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2375 [1/1] (1.54ns)   --->   "%add_ln415_35 = add i16 %trunc_ln708_34, %zext_ln415_35" [test_conv/src/test.cpp:106]   --->   Operation 2375 'add' 'add_ln415_35' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_35, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2376 'bitselect' 'tmp_330' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_35)   --->   "%xor_ln416_35 = xor i1 %tmp_330, true" [test_conv/src/test.cpp:106]   --->   Operation 2377 'xor' 'xor_ln416_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2378 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_35 = and i1 %tmp_328, %xor_ln416_35" [test_conv/src/test.cpp:106]   --->   Operation 2378 'and' 'and_ln416_35' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2379 [1/1] (0.00ns)   --->   "%tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_35, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2379 'bitselect' 'tmp_331' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2380 [1/1] (0.00ns)   --->   "%tmp_82 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_35, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2380 'partselect' 'tmp_82' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2381 [1/1] (0.97ns)   --->   "%icmp_ln879_70 = icmp eq i5 %tmp_82, -1" [test_conv/src/test.cpp:106]   --->   Operation 2381 'icmp' 'icmp_ln879_70' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_83 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_35, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2382 'partselect' 'tmp_83' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2383 [1/1] (1.07ns)   --->   "%icmp_ln879_71 = icmp eq i6 %tmp_83, -1" [test_conv/src/test.cpp:106]   --->   Operation 2383 'icmp' 'icmp_ln879_71' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2384 [1/1] (1.07ns)   --->   "%icmp_ln768_35 = icmp eq i6 %tmp_83, 0" [test_conv/src/test.cpp:106]   --->   Operation 2384 'icmp' 'icmp_ln768_35' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_35)   --->   "%select_ln777_35 = select i1 %and_ln416_35, i1 %icmp_ln879_71, i1 %icmp_ln768_35" [test_conv/src/test.cpp:106]   --->   Operation 2385 'select' 'select_ln777_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_70)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_35, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2386 'bitselect' 'tmp_332' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_70)   --->   "%xor_ln779_35 = xor i1 %tmp_332, true" [test_conv/src/test.cpp:106]   --->   Operation 2387 'xor' 'xor_ln779_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_70)   --->   "%and_ln779_35 = and i1 %icmp_ln879_70, %xor_ln779_35" [test_conv/src/test.cpp:106]   --->   Operation 2388 'and' 'and_ln779_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_70)   --->   "%select_ln416_35 = select i1 %and_ln416_35, i1 %and_ln779_35, i1 %icmp_ln879_71" [test_conv/src/test.cpp:106]   --->   Operation 2389 'select' 'select_ln416_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2390 [1/1] (0.80ns)   --->   "%and_ln781_35 = and i1 %and_ln416_35, %icmp_ln879_71" [test_conv/src/test.cpp:106]   --->   Operation 2390 'and' 'and_ln781_35' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_35)   --->   "%xor_ln785_70 = xor i1 %select_ln777_35, true" [test_conv/src/test.cpp:106]   --->   Operation 2391 'xor' 'xor_ln785_70' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_35)   --->   "%or_ln785_35 = or i1 %tmp_331, %xor_ln785_70" [test_conv/src/test.cpp:106]   --->   Operation 2392 'or' 'or_ln785_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2393 [1/1] (0.80ns)   --->   "%xor_ln785_71 = xor i1 %tmp_327, true" [test_conv/src/test.cpp:106]   --->   Operation 2393 'xor' 'xor_ln785_71' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_35)   --->   "%and_ln785_35 = and i1 %or_ln785_35, %xor_ln785_71" [test_conv/src/test.cpp:106]   --->   Operation 2394 'and' 'and_ln785_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2395 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_70 = and i1 %tmp_331, %select_ln416_35" [test_conv/src/test.cpp:106]   --->   Operation 2395 'and' 'and_ln786_70' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_71)   --->   "%or_ln786_35 = or i1 %and_ln781_35, %and_ln786_70" [test_conv/src/test.cpp:106]   --->   Operation 2396 'or' 'or_ln786_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_71)   --->   "%xor_ln786_35 = xor i1 %or_ln786_35, true" [test_conv/src/test.cpp:106]   --->   Operation 2397 'xor' 'xor_ln786_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2398 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_71 = and i1 %tmp_327, %xor_ln786_35" [test_conv/src/test.cpp:106]   --->   Operation 2398 'and' 'and_ln786_71' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2399 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_35 = or i1 %and_ln786_71, %and_ln785_35" [test_conv/src/test.cpp:106]   --->   Operation 2399 'or' 'or_ln340_35' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_37)   --->   "%or_ln340_123 = or i1 %and_ln786_74, %xor_ln785_75" [test_conv/src/test.cpp:106]   --->   Operation 2400 'or' 'or_ln340_123' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_37)   --->   "%or_ln340_122 = or i1 %or_ln340_123, %and_ln781_37" [test_conv/src/test.cpp:106]   --->   Operation 2401 'or' 'or_ln340_122' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2402 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_78 = select i1 %or_ln340_37, i16 32767, i16 %add_ln415_37" [test_conv/src/test.cpp:106]   --->   Operation 2402 'select' 'select_ln340_78' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_37)   --->   "%select_ln388_37 = select i1 %and_ln786_75, i16 -32768, i16 %add_ln415_37" [test_conv/src/test.cpp:106]   --->   Operation 2403 'select' 'select_ln388_37' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_37)   --->   "%select_ln340_79 = select i1 %or_ln340_122, i16 %select_ln340_78, i16 %select_ln388_37" [test_conv/src/test.cpp:106]   --->   Operation 2404 'select' 'select_ln340_79' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2405 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_37 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_79, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2405 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_26 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_38)   --->   "%sext_ln728_38 = sext i26 %shl_ln728_37 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2406 'sext' 'sext_ln728_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2407 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_38 = add i32 %mul_ln1118_38, %sext_ln728_38" [test_conv/src/test.cpp:106]   --->   Operation 2407 'add' 'add_ln1192_38' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2408 [1/1] (0.00ns)   --->   "%tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_38, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2408 'bitselect' 'tmp_345' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2409 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_38, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2409 'partselect' 'trunc_ln708_37' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_38, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2410 'bitselect' 'tmp_346' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln415_38 = zext i1 %tmp_347 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2411 'zext' 'zext_ln415_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2412 [1/1] (1.54ns)   --->   "%add_ln415_38 = add i16 %trunc_ln708_37, %zext_ln415_38" [test_conv/src/test.cpp:106]   --->   Operation 2412 'add' 'add_ln415_38' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_38, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2413 'bitselect' 'tmp_348' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_38)   --->   "%xor_ln416_38 = xor i1 %tmp_348, true" [test_conv/src/test.cpp:106]   --->   Operation 2414 'xor' 'xor_ln416_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2415 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_38 = and i1 %tmp_346, %xor_ln416_38" [test_conv/src/test.cpp:106]   --->   Operation 2415 'and' 'and_ln416_38' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2416 [1/1] (0.00ns)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_38, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2416 'bitselect' 'tmp_349' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_89 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_38, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2417 'partselect' 'tmp_89' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2418 [1/1] (0.97ns)   --->   "%icmp_ln879_76 = icmp eq i5 %tmp_89, -1" [test_conv/src/test.cpp:106]   --->   Operation 2418 'icmp' 'icmp_ln879_76' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2419 [1/1] (0.00ns)   --->   "%tmp_90 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_38, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2419 'partselect' 'tmp_90' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2420 [1/1] (1.07ns)   --->   "%icmp_ln879_77 = icmp eq i6 %tmp_90, -1" [test_conv/src/test.cpp:106]   --->   Operation 2420 'icmp' 'icmp_ln879_77' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2421 [1/1] (1.07ns)   --->   "%icmp_ln768_38 = icmp eq i6 %tmp_90, 0" [test_conv/src/test.cpp:106]   --->   Operation 2421 'icmp' 'icmp_ln768_38' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_38)   --->   "%select_ln777_38 = select i1 %and_ln416_38, i1 %icmp_ln879_77, i1 %icmp_ln768_38" [test_conv/src/test.cpp:106]   --->   Operation 2422 'select' 'select_ln777_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_76)   --->   "%tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_38, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2423 'bitselect' 'tmp_350' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_76)   --->   "%xor_ln779_38 = xor i1 %tmp_350, true" [test_conv/src/test.cpp:106]   --->   Operation 2424 'xor' 'xor_ln779_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_76)   --->   "%and_ln779_38 = and i1 %icmp_ln879_76, %xor_ln779_38" [test_conv/src/test.cpp:106]   --->   Operation 2425 'and' 'and_ln779_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_76)   --->   "%select_ln416_38 = select i1 %and_ln416_38, i1 %and_ln779_38, i1 %icmp_ln879_77" [test_conv/src/test.cpp:106]   --->   Operation 2426 'select' 'select_ln416_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2427 [1/1] (0.80ns)   --->   "%and_ln781_38 = and i1 %and_ln416_38, %icmp_ln879_77" [test_conv/src/test.cpp:106]   --->   Operation 2427 'and' 'and_ln781_38' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_38)   --->   "%xor_ln785_76 = xor i1 %select_ln777_38, true" [test_conv/src/test.cpp:106]   --->   Operation 2428 'xor' 'xor_ln785_76' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_38)   --->   "%or_ln785_38 = or i1 %tmp_349, %xor_ln785_76" [test_conv/src/test.cpp:106]   --->   Operation 2429 'or' 'or_ln785_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2430 [1/1] (0.80ns)   --->   "%xor_ln785_77 = xor i1 %tmp_345, true" [test_conv/src/test.cpp:106]   --->   Operation 2430 'xor' 'xor_ln785_77' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_38)   --->   "%and_ln785_38 = and i1 %or_ln785_38, %xor_ln785_77" [test_conv/src/test.cpp:106]   --->   Operation 2431 'and' 'and_ln785_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2432 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_76 = and i1 %tmp_349, %select_ln416_38" [test_conv/src/test.cpp:106]   --->   Operation 2432 'and' 'and_ln786_76' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_77)   --->   "%or_ln786_38 = or i1 %and_ln781_38, %and_ln786_76" [test_conv/src/test.cpp:106]   --->   Operation 2433 'or' 'or_ln786_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_77)   --->   "%xor_ln786_38 = xor i1 %or_ln786_38, true" [test_conv/src/test.cpp:106]   --->   Operation 2434 'xor' 'xor_ln786_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2435 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_77 = and i1 %tmp_345, %xor_ln786_38" [test_conv/src/test.cpp:106]   --->   Operation 2435 'and' 'and_ln786_77' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2436 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_38 = or i1 %and_ln786_77, %and_ln785_38" [test_conv/src/test.cpp:106]   --->   Operation 2436 'or' 'or_ln340_38' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2437 [1/2] (2.77ns)   --->   "%wt_buff_V_load_41 = load i16* %wt_buff_V_addr_41, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2437 'load' 'wt_buff_V_load_41' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_26 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i16 %wt_buff_V_load_41 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2438 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2439 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_41 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_41" [test_conv/src/test.cpp:106]   --->   Operation 2439 'mul' 'mul_ln1118_41' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2440 [1/1] (0.00ns)   --->   "%tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_41, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2440 'bitselect' 'tmp_365' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2441 [1/2] (2.77ns)   --->   "%wt_buff_V_load_44 = load i16* %wt_buff_V_addr_44, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2441 'load' 'wt_buff_V_load_44' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_26 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i16 %wt_buff_V_load_44 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2442 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2443 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_44 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_44" [test_conv/src/test.cpp:106]   --->   Operation 2443 'mul' 'mul_ln1118_44' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2444 [1/1] (0.00ns)   --->   "%tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_44, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2444 'bitselect' 'tmp_383' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 2445 [2/2] (2.77ns)   --->   "%wt_buff_V_load_47 = load i16* %wt_buff_V_addr_47, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2445 'load' 'wt_buff_V_load_47' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 27 <SV = 26> <Delay = 8.32>
ST_27 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_75)   --->   "%or_ln340_119 = or i1 %and_ln786_70, %xor_ln785_71" [test_conv/src/test.cpp:106]   --->   Operation 2446 'or' 'or_ln340_119' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_75)   --->   "%or_ln340_118 = or i1 %or_ln340_119, %and_ln781_35" [test_conv/src/test.cpp:106]   --->   Operation 2447 'or' 'or_ln340_118' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2448 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_35 = select i1 %or_ln340_35, i16 32767, i16 %add_ln415_35" [test_conv/src/test.cpp:106]   --->   Operation 2448 'select' 'select_ln340_35' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_75)   --->   "%select_ln388_35 = select i1 %and_ln786_71, i16 -32768, i16 %add_ln415_35" [test_conv/src/test.cpp:106]   --->   Operation 2449 'select' 'select_ln388_35' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2450 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_75 = select i1 %or_ln340_118, i16 %select_ln340_35, i16 %select_ln388_35" [test_conv/src/test.cpp:106]   --->   Operation 2450 'select' 'select_ln340_75' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%or_ln340_125 = or i1 %and_ln786_76, %xor_ln785_77" [test_conv/src/test.cpp:106]   --->   Operation 2451 'or' 'or_ln340_125' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%or_ln340_124 = or i1 %or_ln340_125, %and_ln781_38" [test_conv/src/test.cpp:106]   --->   Operation 2452 'or' 'or_ln340_124' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2453 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_38 = select i1 %or_ln340_38, i16 32767, i16 %add_ln415_38" [test_conv/src/test.cpp:106]   --->   Operation 2453 'select' 'select_ln340_38' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%select_ln388_38 = select i1 %and_ln786_77, i16 -32768, i16 %add_ln415_38" [test_conv/src/test.cpp:106]   --->   Operation 2454 'select' 'select_ln388_38' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2455 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_80 = select i1 %or_ln340_124, i16 %select_ln340_38, i16 %select_ln388_38" [test_conv/src/test.cpp:106]   --->   Operation 2455 'select' 'select_ln340_80' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_40)   --->   "%or_ln340_129 = or i1 %and_ln786_80, %xor_ln785_81" [test_conv/src/test.cpp:106]   --->   Operation 2456 'or' 'or_ln340_129' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_40)   --->   "%or_ln340_128 = or i1 %or_ln340_129, %and_ln781_40" [test_conv/src/test.cpp:106]   --->   Operation 2457 'or' 'or_ln340_128' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2458 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_83 = select i1 %or_ln340_40, i16 32767, i16 %add_ln415_40" [test_conv/src/test.cpp:106]   --->   Operation 2458 'select' 'select_ln340_83' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_40)   --->   "%select_ln388_40 = select i1 %and_ln786_81, i16 -32768, i16 %add_ln415_40" [test_conv/src/test.cpp:106]   --->   Operation 2459 'select' 'select_ln388_40' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_40)   --->   "%select_ln340_84 = select i1 %or_ln340_128, i16 %select_ln340_83, i16 %select_ln388_40" [test_conv/src/test.cpp:106]   --->   Operation 2460 'select' 'select_ln340_84' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2461 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_40 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_84, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2461 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_27 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_41)   --->   "%sext_ln728_41 = sext i26 %shl_ln728_40 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2462 'sext' 'sext_ln728_41' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2463 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_41 = add i32 %mul_ln1118_41, %sext_ln728_41" [test_conv/src/test.cpp:106]   --->   Operation 2463 'add' 'add_ln1192_41' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_41, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2464 'bitselect' 'tmp_363' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2465 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_41, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2465 'partselect' 'trunc_ln708_40' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_41, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2466 'bitselect' 'tmp_364' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln415_41 = zext i1 %tmp_365 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2467 'zext' 'zext_ln415_41' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2468 [1/1] (1.54ns)   --->   "%add_ln415_41 = add i16 %trunc_ln708_40, %zext_ln415_41" [test_conv/src/test.cpp:106]   --->   Operation 2468 'add' 'add_ln415_41' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_41, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2469 'bitselect' 'tmp_366' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_41)   --->   "%xor_ln416_41 = xor i1 %tmp_366, true" [test_conv/src/test.cpp:106]   --->   Operation 2470 'xor' 'xor_ln416_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2471 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_41 = and i1 %tmp_364, %xor_ln416_41" [test_conv/src/test.cpp:106]   --->   Operation 2471 'and' 'and_ln416_41' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2472 [1/1] (0.00ns)   --->   "%tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_41, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2472 'bitselect' 'tmp_367' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2473 [1/1] (0.00ns)   --->   "%tmp_96 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_41, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2473 'partselect' 'tmp_96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2474 [1/1] (0.97ns)   --->   "%icmp_ln879_82 = icmp eq i5 %tmp_96, -1" [test_conv/src/test.cpp:106]   --->   Operation 2474 'icmp' 'icmp_ln879_82' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2475 [1/1] (0.00ns)   --->   "%tmp_97 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_41, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2475 'partselect' 'tmp_97' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2476 [1/1] (1.07ns)   --->   "%icmp_ln879_83 = icmp eq i6 %tmp_97, -1" [test_conv/src/test.cpp:106]   --->   Operation 2476 'icmp' 'icmp_ln879_83' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2477 [1/1] (1.07ns)   --->   "%icmp_ln768_41 = icmp eq i6 %tmp_97, 0" [test_conv/src/test.cpp:106]   --->   Operation 2477 'icmp' 'icmp_ln768_41' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_41)   --->   "%select_ln777_41 = select i1 %and_ln416_41, i1 %icmp_ln879_83, i1 %icmp_ln768_41" [test_conv/src/test.cpp:106]   --->   Operation 2478 'select' 'select_ln777_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_82)   --->   "%tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_41, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2479 'bitselect' 'tmp_368' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_82)   --->   "%xor_ln779_41 = xor i1 %tmp_368, true" [test_conv/src/test.cpp:106]   --->   Operation 2480 'xor' 'xor_ln779_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_82)   --->   "%and_ln779_41 = and i1 %icmp_ln879_82, %xor_ln779_41" [test_conv/src/test.cpp:106]   --->   Operation 2481 'and' 'and_ln779_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_82)   --->   "%select_ln416_41 = select i1 %and_ln416_41, i1 %and_ln779_41, i1 %icmp_ln879_83" [test_conv/src/test.cpp:106]   --->   Operation 2482 'select' 'select_ln416_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2483 [1/1] (0.80ns)   --->   "%and_ln781_41 = and i1 %and_ln416_41, %icmp_ln879_83" [test_conv/src/test.cpp:106]   --->   Operation 2483 'and' 'and_ln781_41' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_41)   --->   "%xor_ln785_82 = xor i1 %select_ln777_41, true" [test_conv/src/test.cpp:106]   --->   Operation 2484 'xor' 'xor_ln785_82' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_41)   --->   "%or_ln785_41 = or i1 %tmp_367, %xor_ln785_82" [test_conv/src/test.cpp:106]   --->   Operation 2485 'or' 'or_ln785_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2486 [1/1] (0.80ns)   --->   "%xor_ln785_83 = xor i1 %tmp_363, true" [test_conv/src/test.cpp:106]   --->   Operation 2486 'xor' 'xor_ln785_83' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_41)   --->   "%and_ln785_41 = and i1 %or_ln785_41, %xor_ln785_83" [test_conv/src/test.cpp:106]   --->   Operation 2487 'and' 'and_ln785_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2488 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_82 = and i1 %tmp_367, %select_ln416_41" [test_conv/src/test.cpp:106]   --->   Operation 2488 'and' 'and_ln786_82' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_83)   --->   "%or_ln786_41 = or i1 %and_ln781_41, %and_ln786_82" [test_conv/src/test.cpp:106]   --->   Operation 2489 'or' 'or_ln786_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_83)   --->   "%xor_ln786_41 = xor i1 %or_ln786_41, true" [test_conv/src/test.cpp:106]   --->   Operation 2490 'xor' 'xor_ln786_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2491 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_83 = and i1 %tmp_363, %xor_ln786_41" [test_conv/src/test.cpp:106]   --->   Operation 2491 'and' 'and_ln786_83' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2492 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_41 = or i1 %and_ln786_83, %and_ln785_41" [test_conv/src/test.cpp:106]   --->   Operation 2492 'or' 'or_ln340_41' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_43)   --->   "%or_ln340_135 = or i1 %and_ln786_86, %xor_ln785_87" [test_conv/src/test.cpp:106]   --->   Operation 2493 'or' 'or_ln340_135' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_43)   --->   "%or_ln340_134 = or i1 %or_ln340_135, %and_ln781_43" [test_conv/src/test.cpp:106]   --->   Operation 2494 'or' 'or_ln340_134' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2495 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_88 = select i1 %or_ln340_43, i16 32767, i16 %add_ln415_43" [test_conv/src/test.cpp:106]   --->   Operation 2495 'select' 'select_ln340_88' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_43)   --->   "%select_ln388_43 = select i1 %and_ln786_87, i16 -32768, i16 %add_ln415_43" [test_conv/src/test.cpp:106]   --->   Operation 2496 'select' 'select_ln388_43' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_43)   --->   "%select_ln340_89 = select i1 %or_ln340_134, i16 %select_ln340_88, i16 %select_ln388_43" [test_conv/src/test.cpp:106]   --->   Operation 2497 'select' 'select_ln340_89' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2498 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_43 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_89, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2498 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_27 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_44)   --->   "%sext_ln728_44 = sext i26 %shl_ln728_43 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2499 'sext' 'sext_ln728_44' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2500 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_44 = add i32 %mul_ln1118_44, %sext_ln728_44" [test_conv/src/test.cpp:106]   --->   Operation 2500 'add' 'add_ln1192_44' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2501 [1/1] (0.00ns)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_44, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2501 'bitselect' 'tmp_381' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2502 [1/1] (0.00ns)   --->   "%trunc_ln708_43 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_44, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2502 'partselect' 'trunc_ln708_43' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_44, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2503 'bitselect' 'tmp_382' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln415_44 = zext i1 %tmp_383 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2504 'zext' 'zext_ln415_44' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2505 [1/1] (1.54ns)   --->   "%add_ln415_44 = add i16 %trunc_ln708_43, %zext_ln415_44" [test_conv/src/test.cpp:106]   --->   Operation 2505 'add' 'add_ln415_44' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_44, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2506 'bitselect' 'tmp_384' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_44)   --->   "%xor_ln416_44 = xor i1 %tmp_384, true" [test_conv/src/test.cpp:106]   --->   Operation 2507 'xor' 'xor_ln416_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2508 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_44 = and i1 %tmp_382, %xor_ln416_44" [test_conv/src/test.cpp:106]   --->   Operation 2508 'and' 'and_ln416_44' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_44, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2509 'bitselect' 'tmp_385' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2510 [1/1] (0.00ns)   --->   "%tmp_103 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_44, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2510 'partselect' 'tmp_103' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2511 [1/1] (0.97ns)   --->   "%icmp_ln879_88 = icmp eq i5 %tmp_103, -1" [test_conv/src/test.cpp:106]   --->   Operation 2511 'icmp' 'icmp_ln879_88' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_104 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_44, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2512 'partselect' 'tmp_104' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2513 [1/1] (1.07ns)   --->   "%icmp_ln879_89 = icmp eq i6 %tmp_104, -1" [test_conv/src/test.cpp:106]   --->   Operation 2513 'icmp' 'icmp_ln879_89' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2514 [1/1] (1.07ns)   --->   "%icmp_ln768_44 = icmp eq i6 %tmp_104, 0" [test_conv/src/test.cpp:106]   --->   Operation 2514 'icmp' 'icmp_ln768_44' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%select_ln777_44 = select i1 %and_ln416_44, i1 %icmp_ln879_89, i1 %icmp_ln768_44" [test_conv/src/test.cpp:106]   --->   Operation 2515 'select' 'select_ln777_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_88)   --->   "%tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_44, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2516 'bitselect' 'tmp_386' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_88)   --->   "%xor_ln779_44 = xor i1 %tmp_386, true" [test_conv/src/test.cpp:106]   --->   Operation 2517 'xor' 'xor_ln779_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_88)   --->   "%and_ln779_44 = and i1 %icmp_ln879_88, %xor_ln779_44" [test_conv/src/test.cpp:106]   --->   Operation 2518 'and' 'and_ln779_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_88)   --->   "%select_ln416_44 = select i1 %and_ln416_44, i1 %and_ln779_44, i1 %icmp_ln879_89" [test_conv/src/test.cpp:106]   --->   Operation 2519 'select' 'select_ln416_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2520 [1/1] (0.80ns)   --->   "%and_ln781_44 = and i1 %and_ln416_44, %icmp_ln879_89" [test_conv/src/test.cpp:106]   --->   Operation 2520 'and' 'and_ln781_44' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%xor_ln785_88 = xor i1 %select_ln777_44, true" [test_conv/src/test.cpp:106]   --->   Operation 2521 'xor' 'xor_ln785_88' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%or_ln785_44 = or i1 %tmp_385, %xor_ln785_88" [test_conv/src/test.cpp:106]   --->   Operation 2522 'or' 'or_ln785_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2523 [1/1] (0.80ns)   --->   "%xor_ln785_89 = xor i1 %tmp_381, true" [test_conv/src/test.cpp:106]   --->   Operation 2523 'xor' 'xor_ln785_89' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_44)   --->   "%and_ln785_44 = and i1 %or_ln785_44, %xor_ln785_89" [test_conv/src/test.cpp:106]   --->   Operation 2524 'and' 'and_ln785_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2525 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_88 = and i1 %tmp_385, %select_ln416_44" [test_conv/src/test.cpp:106]   --->   Operation 2525 'and' 'and_ln786_88' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_89)   --->   "%or_ln786_44 = or i1 %and_ln781_44, %and_ln786_88" [test_conv/src/test.cpp:106]   --->   Operation 2526 'or' 'or_ln786_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_89)   --->   "%xor_ln786_44 = xor i1 %or_ln786_44, true" [test_conv/src/test.cpp:106]   --->   Operation 2527 'xor' 'xor_ln786_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2528 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_89 = and i1 %tmp_381, %xor_ln786_44" [test_conv/src/test.cpp:106]   --->   Operation 2528 'and' 'and_ln786_89' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2529 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_44 = or i1 %and_ln786_89, %and_ln785_44" [test_conv/src/test.cpp:106]   --->   Operation 2529 'or' 'or_ln340_44' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2530 [1/2] (2.77ns)   --->   "%wt_buff_V_load_47 = load i16* %wt_buff_V_addr_47, align 2" [test_conv/src/test.cpp:106]   --->   Operation 2530 'load' 'wt_buff_V_load_47' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_27 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i16 %wt_buff_V_load_47 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2531 'sext' 'sext_ln1118_47' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 2532 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1118_47 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_47" [test_conv/src/test.cpp:106]   --->   Operation 2532 'mul' 'mul_ln1118_47' <Predicate = (!icmp_ln95)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2533 [1/1] (0.00ns)   --->   "%tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_47, i32 9)" [test_conv/src/test.cpp:106]   --->   Operation 2533 'bitselect' 'tmp_401' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 8.09>
ST_28 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%or_ln340_131 = or i1 %and_ln786_82, %xor_ln785_83" [test_conv/src/test.cpp:106]   --->   Operation 2534 'or' 'or_ln340_131' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%or_ln340_130 = or i1 %or_ln340_131, %and_ln781_41" [test_conv/src/test.cpp:106]   --->   Operation 2535 'or' 'or_ln340_130' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2536 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_41 = select i1 %or_ln340_41, i16 32767, i16 %add_ln415_41" [test_conv/src/test.cpp:106]   --->   Operation 2536 'select' 'select_ln340_41' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%select_ln388_41 = select i1 %and_ln786_83, i16 -32768, i16 %add_ln415_41" [test_conv/src/test.cpp:106]   --->   Operation 2537 'select' 'select_ln388_41' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2538 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_85 = select i1 %or_ln340_130, i16 %select_ln340_41, i16 %select_ln388_41" [test_conv/src/test.cpp:106]   --->   Operation 2538 'select' 'select_ln340_85' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%or_ln340_137 = or i1 %and_ln786_88, %xor_ln785_89" [test_conv/src/test.cpp:106]   --->   Operation 2539 'or' 'or_ln340_137' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%or_ln340_136 = or i1 %or_ln340_137, %and_ln781_44" [test_conv/src/test.cpp:106]   --->   Operation 2540 'or' 'or_ln340_136' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2541 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_44 = select i1 %or_ln340_44, i16 32767, i16 %add_ln415_44" [test_conv/src/test.cpp:106]   --->   Operation 2541 'select' 'select_ln340_44' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%select_ln388_44 = select i1 %and_ln786_89, i16 -32768, i16 %add_ln415_44" [test_conv/src/test.cpp:106]   --->   Operation 2542 'select' 'select_ln388_44' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2543 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_90 = select i1 %or_ln340_136, i16 %select_ln340_44, i16 %select_ln388_44" [test_conv/src/test.cpp:106]   --->   Operation 2543 'select' 'select_ln340_90' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_46)   --->   "%or_ln340_141 = or i1 %and_ln786_92, %xor_ln785_93" [test_conv/src/test.cpp:106]   --->   Operation 2544 'or' 'or_ln340_141' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_46)   --->   "%or_ln340_140 = or i1 %or_ln340_141, %and_ln781_46" [test_conv/src/test.cpp:106]   --->   Operation 2545 'or' 'or_ln340_140' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2546 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_93 = select i1 %or_ln340_46, i16 32767, i16 %add_ln415_46" [test_conv/src/test.cpp:106]   --->   Operation 2546 'select' 'select_ln340_93' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_46)   --->   "%select_ln388_46 = select i1 %and_ln786_93, i16 -32768, i16 %add_ln415_46" [test_conv/src/test.cpp:106]   --->   Operation 2547 'select' 'select_ln388_46' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node shl_ln728_46)   --->   "%select_ln340_94 = select i1 %or_ln340_140, i16 %select_ln340_93, i16 %select_ln388_46" [test_conv/src/test.cpp:106]   --->   Operation 2548 'select' 'select_ln340_94' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2549 [1/1] (0.80ns) (out node of the LUT)   --->   "%shl_ln728_46 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_94, i10 0)" [test_conv/src/test.cpp:106]   --->   Operation 2549 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln95)> <Delay = 0.80>
ST_28 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_47)   --->   "%sext_ln728_47 = sext i26 %shl_ln728_46 to i32" [test_conv/src/test.cpp:106]   --->   Operation 2550 'sext' 'sext_ln728_47' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_28 : Operation 2551 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln1192_47 = add i32 %mul_ln1118_47, %sext_ln728_47" [test_conv/src/test.cpp:106]   --->   Operation 2551 'add' 'add_ln1192_47' <Predicate = (!icmp_ln95)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2552 [1/1] (0.00ns)   --->   "%tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_47, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2552 'bitselect' 'tmp_399' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_28 : Operation 2553 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_47, i32 10, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2553 'partselect' 'trunc_ln708_46' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_28 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_47, i32 25)" [test_conv/src/test.cpp:106]   --->   Operation 2554 'bitselect' 'tmp_400' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_28 : Operation 2555 [1/1] (0.00ns)   --->   "%zext_ln415_47 = zext i1 %tmp_401 to i16" [test_conv/src/test.cpp:106]   --->   Operation 2555 'zext' 'zext_ln415_47' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_28 : Operation 2556 [1/1] (1.54ns)   --->   "%add_ln415_47 = add i16 %trunc_ln708_46, %zext_ln415_47" [test_conv/src/test.cpp:106]   --->   Operation 2556 'add' 'add_ln415_47' <Predicate = (!icmp_ln95)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_47, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2557 'bitselect' 'tmp_402' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_28 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_47)   --->   "%xor_ln416_47 = xor i1 %tmp_402, true" [test_conv/src/test.cpp:106]   --->   Operation 2558 'xor' 'xor_ln416_47' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2559 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln416_47 = and i1 %tmp_400, %xor_ln416_47" [test_conv/src/test.cpp:106]   --->   Operation 2559 'and' 'and_ln416_47' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2560 [1/1] (0.00ns)   --->   "%tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_47, i32 15)" [test_conv/src/test.cpp:106]   --->   Operation 2560 'bitselect' 'tmp_403' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_28 : Operation 2561 [1/1] (0.00ns)   --->   "%tmp_110 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_47, i32 27, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2561 'partselect' 'tmp_110' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_28 : Operation 2562 [1/1] (0.97ns)   --->   "%icmp_ln879_94 = icmp eq i5 %tmp_110, -1" [test_conv/src/test.cpp:106]   --->   Operation 2562 'icmp' 'icmp_ln879_94' <Predicate = (!icmp_ln95)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2563 [1/1] (0.00ns)   --->   "%tmp_111 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192_47, i32 26, i32 31)" [test_conv/src/test.cpp:106]   --->   Operation 2563 'partselect' 'tmp_111' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_28 : Operation 2564 [1/1] (1.07ns)   --->   "%icmp_ln879_95 = icmp eq i6 %tmp_111, -1" [test_conv/src/test.cpp:106]   --->   Operation 2564 'icmp' 'icmp_ln879_95' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2565 [1/1] (1.07ns)   --->   "%icmp_ln768_47 = icmp eq i6 %tmp_111, 0" [test_conv/src/test.cpp:106]   --->   Operation 2565 'icmp' 'icmp_ln768_47' <Predicate = (!icmp_ln95)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_47)   --->   "%select_ln777_47 = select i1 %and_ln416_47, i1 %icmp_ln879_95, i1 %icmp_ln768_47" [test_conv/src/test.cpp:106]   --->   Operation 2566 'select' 'select_ln777_47' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_94)   --->   "%tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_47, i32 26)" [test_conv/src/test.cpp:106]   --->   Operation 2567 'bitselect' 'tmp_404' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_28 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_94)   --->   "%xor_ln779_47 = xor i1 %tmp_404, true" [test_conv/src/test.cpp:106]   --->   Operation 2568 'xor' 'xor_ln779_47' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_94)   --->   "%and_ln779_47 = and i1 %icmp_ln879_94, %xor_ln779_47" [test_conv/src/test.cpp:106]   --->   Operation 2569 'and' 'and_ln779_47' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_94)   --->   "%select_ln416_47 = select i1 %and_ln416_47, i1 %and_ln779_47, i1 %icmp_ln879_95" [test_conv/src/test.cpp:106]   --->   Operation 2570 'select' 'select_ln416_47' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2571 [1/1] (0.80ns)   --->   "%and_ln781_47 = and i1 %and_ln416_47, %icmp_ln879_95" [test_conv/src/test.cpp:106]   --->   Operation 2571 'and' 'and_ln781_47' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_47)   --->   "%xor_ln785_94 = xor i1 %select_ln777_47, true" [test_conv/src/test.cpp:106]   --->   Operation 2572 'xor' 'xor_ln785_94' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_47)   --->   "%or_ln785_47 = or i1 %tmp_403, %xor_ln785_94" [test_conv/src/test.cpp:106]   --->   Operation 2573 'or' 'or_ln785_47' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2574 [1/1] (0.80ns)   --->   "%xor_ln785_95 = xor i1 %tmp_399, true" [test_conv/src/test.cpp:106]   --->   Operation 2574 'xor' 'xor_ln785_95' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_47)   --->   "%and_ln785_47 = and i1 %or_ln785_47, %xor_ln785_95" [test_conv/src/test.cpp:106]   --->   Operation 2575 'and' 'and_ln785_47' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2576 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786_94 = and i1 %tmp_403, %select_ln416_47" [test_conv/src/test.cpp:106]   --->   Operation 2576 'and' 'and_ln786_94' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_95)   --->   "%or_ln786_47 = or i1 %and_ln781_47, %and_ln786_94" [test_conv/src/test.cpp:106]   --->   Operation 2577 'or' 'or_ln786_47' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_95)   --->   "%xor_ln786_47 = xor i1 %or_ln786_47, true" [test_conv/src/test.cpp:106]   --->   Operation 2578 'xor' 'xor_ln786_47' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2579 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln786_95 = and i1 %tmp_399, %xor_ln786_47" [test_conv/src/test.cpp:106]   --->   Operation 2579 'and' 'and_ln786_95' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2580 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340_47 = or i1 %and_ln786_95, %and_ln785_47" [test_conv/src/test.cpp:106]   --->   Operation 2580 'or' 'or_ln340_47' <Predicate = (!icmp_ln95)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.42>
ST_29 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%or_ln340_143 = or i1 %and_ln786_94, %xor_ln785_95" [test_conv/src/test.cpp:106]   --->   Operation 2581 'or' 'or_ln340_143' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%or_ln340_142 = or i1 %or_ln340_143, %and_ln781_47" [test_conv/src/test.cpp:106]   --->   Operation 2582 'or' 'or_ln340_142' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2583 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340_47 = select i1 %or_ln340_47, i16 32767, i16 %add_ln415_47" [test_conv/src/test.cpp:106]   --->   Operation 2583 'select' 'select_ln340_47' <Predicate = (!icmp_ln95)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%select_ln388_47 = select i1 %and_ln786_95, i16 -32768, i16 %add_ln415_47" [test_conv/src/test.cpp:106]   --->   Operation 2584 'select' 'select_ln388_47' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2585 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_95 = select i1 %or_ln340_142, i16 %select_ln340_47, i16 %select_ln388_47" [test_conv/src/test.cpp:106]   --->   Operation 2585 'select' 'select_ln340_95' <Predicate = (!icmp_ln95)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.00>

State 32 <SV = 31> <Delay = 0.00>

State 33 <SV = 32> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 2.77>
ST_35 : Operation 2586 [1/1] (2.77ns)   --->   "store i16 %select_ln340_75, i16* %fm_out_buff_V_addr_11, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2586 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_35 : Operation 2587 [1/1] (2.77ns)   --->   "store i16 %select_ln340_80, i16* %fm_out_buff_V_addr_12, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2587 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 36 <SV = 35> <Delay = 2.77>
ST_36 : Operation 2588 [1/1] (2.77ns)   --->   "store i16 %select_ln340_85, i16* %fm_out_buff_V_addr_13, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2588 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_36 : Operation 2589 [1/1] (2.77ns)   --->   "store i16 %select_ln340_90, i16* %fm_out_buff_V_addr_14, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2589 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 37 <SV = 36> <Delay = 2.77>
ST_37 : Operation 2590 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 38416, i64 38416, i64 38416)"   --->   Operation 2590 'speclooptripcount' 'empty' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 2591 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [test_conv/src/test.cpp:98]   --->   Operation 2591 'specregionbegin' 'tmp' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 2592 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [test_conv/src/test.cpp:99]   --->   Operation 2592 'specpipeline' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 2593 [1/1] (2.77ns)   --->   "store i16 %select_ln340_95, i16* %fm_out_buff_V_addr_15, align 2" [test_conv/src/test.cpp:107]   --->   Operation 2593 'store' <Predicate = (!icmp_ln95)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_37 : Operation 2594 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [test_conv/src/test.cpp:110]   --->   Operation 2594 'specregionend' 'empty_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 2595 [1/1] (0.00ns)   --->   "br label %.preheader245" [test_conv/src/test.cpp:98]   --->   Operation 2595 'br' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 38 <SV = 2> <Delay = 0.00>
ST_38 : Operation 2596 [1/1] (0.00ns)   --->   "ret void" [test_conv/src/test.cpp:111]   --->   Operation 2596 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.28ns
The critical path consists of the following:
	wire read on port 'bias_buff_V_offset' (test_conv/src/test.cpp:92) [71]  (0 ns)
	'add' operation ('add_ln203', test_conv/src/test.cpp:103) [137]  (1.28 ns)

 <State 2>: 8.56ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten76', test_conv/src/test.cpp:96) with incoming values : ('select_ln96_4', test_conv/src/test.cpp:96) [156]  (0 ns)
	'icmp' operation ('icmp_ln96', test_conv/src/test.cpp:96) [172]  (1.9 ns)
	'xor' operation ('xor_ln95', test_conv/src/test.cpp:95) [246]  (0.8 ns)
	'and' operation ('and_ln95_1', test_conv/src/test.cpp:95) [250]  (0.8 ns)
	'or' operation ('or_ln96', test_conv/src/test.cpp:96) [252]  (0.8 ns)
	'select' operation ('select_ln96', test_conv/src/test.cpp:96) [253]  (0.976 ns)
	'add' operation ('i', test_conv/src/test.cpp:97) [425]  (1.02 ns)
	'add' operation ('add_ln106_2', test_conv/src/test.cpp:106) [430]  (1.28 ns)
	'select' operation ('select_ln97_1', test_conv/src/test.cpp:97) [431]  (0.972 ns)

 <State 3>: 8.32ns
The critical path consists of the following:
	'mul' operation of DSP[464] ('mul_ln1116', test_conv/src/test.cpp:106) [433]  (2.82 ns)
	'add' operation of DSP[464] ('add_ln1116', test_conv/src/test.cpp:106) [464]  (2.73 ns)
	'getelementptr' operation ('fm_in_buff_0_V_addr', test_conv/src/test.cpp:106) [466]  (0 ns)
	'load' operation ('fm_in_buff_0_V_load', test_conv/src/test.cpp:106) on array 'fm_in_buff_0_V' [520]  (2.77 ns)

 <State 4>: 8.32ns
The critical path consists of the following:
	'load' operation ('fm_in_buff_0_V_load', test_conv/src/test.cpp:106) on array 'fm_in_buff_0_V' [520]  (2.77 ns)
	'mul' operation of DSP[524] ('mul_ln1118', test_conv/src/test.cpp:106) [524]  (5.55 ns)

 <State 5>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_9', test_conv/src/test.cpp:106) on array 'wt_buff_V' [907]  (2.77 ns)
	'mul' operation of DSP[909] ('mul_ln1118_9', test_conv/src/test.cpp:106) [909]  (5.55 ns)

 <State 6>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_15', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1161]  (2.77 ns)
	'mul' operation of DSP[1163] ('mul_ln1118_15', test_conv/src/test.cpp:106) [1163]  (5.55 ns)

 <State 7>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_21', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1415]  (2.77 ns)
	'mul' operation of DSP[1417] ('mul_ln1118_21', test_conv/src/test.cpp:106) [1417]  (5.55 ns)

 <State 8>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_27', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1669]  (2.77 ns)
	'mul' operation of DSP[1671] ('mul_ln1118_27', test_conv/src/test.cpp:106) [1671]  (5.55 ns)

 <State 9>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_33', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1923]  (2.77 ns)
	'mul' operation of DSP[1925] ('mul_ln1118_33', test_conv/src/test.cpp:106) [1925]  (5.55 ns)

 <State 10>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_39', test_conv/src/test.cpp:106) on array 'wt_buff_V' [2177]  (2.77 ns)
	'mul' operation of DSP[2179] ('mul_ln1118_39', test_conv/src/test.cpp:106) [2179]  (5.55 ns)

 <State 11>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_1', test_conv/src/test.cpp:106) on array 'wt_buff_V' [563]  (2.77 ns)
	'mul' operation of DSP[565] ('mul_ln1118_1', test_conv/src/test.cpp:106) [565]  (5.55 ns)

 <State 12>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_4', test_conv/src/test.cpp:106) on array 'wt_buff_V' [692]  (2.77 ns)
	'mul' operation of DSP[694] ('mul_ln1118_4', test_conv/src/test.cpp:106) [694]  (5.55 ns)

 <State 13>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_10', test_conv/src/test.cpp:106) on array 'wt_buff_V' [946]  (2.77 ns)
	'mul' operation of DSP[948] ('mul_ln1118_10', test_conv/src/test.cpp:106) [948]  (5.55 ns)

 <State 14>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_16', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1200]  (2.77 ns)
	'mul' operation of DSP[1202] ('mul_ln1118_16', test_conv/src/test.cpp:106) [1202]  (5.55 ns)

 <State 15>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_22', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1454]  (2.77 ns)
	'mul' operation of DSP[1456] ('mul_ln1118_22', test_conv/src/test.cpp:106) [1456]  (5.55 ns)

 <State 16>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_28', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1708]  (2.77 ns)
	'mul' operation of DSP[1710] ('mul_ln1118_28', test_conv/src/test.cpp:106) [1710]  (5.55 ns)

 <State 17>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_34', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1962]  (2.77 ns)
	'mul' operation of DSP[1964] ('mul_ln1118_34', test_conv/src/test.cpp:106) [1964]  (5.55 ns)

 <State 18>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_40', test_conv/src/test.cpp:106) on array 'wt_buff_V' [2216]  (2.77 ns)
	'mul' operation of DSP[2218] ('mul_ln1118_40', test_conv/src/test.cpp:106) [2218]  (5.55 ns)

 <State 19>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_2', test_conv/src/test.cpp:106) on array 'wt_buff_V' [606]  (2.77 ns)
	'mul' operation of DSP[608] ('mul_ln1118_2', test_conv/src/test.cpp:106) [608]  (5.55 ns)

 <State 20>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_5', test_conv/src/test.cpp:106) on array 'wt_buff_V' [733]  (2.77 ns)
	'mul' operation of DSP[735] ('mul_ln1118_5', test_conv/src/test.cpp:106) [735]  (5.55 ns)

 <State 21>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_11', test_conv/src/test.cpp:106) on array 'wt_buff_V' [987]  (2.77 ns)
	'mul' operation of DSP[989] ('mul_ln1118_11', test_conv/src/test.cpp:106) [989]  (5.55 ns)

 <State 22>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_17', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1241]  (2.77 ns)
	'mul' operation of DSP[1243] ('mul_ln1118_17', test_conv/src/test.cpp:106) [1243]  (5.55 ns)

 <State 23>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_23', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1495]  (2.77 ns)
	'mul' operation of DSP[1497] ('mul_ln1118_23', test_conv/src/test.cpp:106) [1497]  (5.55 ns)

 <State 24>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_29', test_conv/src/test.cpp:106) on array 'wt_buff_V' [1749]  (2.77 ns)
	'mul' operation of DSP[1751] ('mul_ln1118_29', test_conv/src/test.cpp:106) [1751]  (5.55 ns)

 <State 25>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_35', test_conv/src/test.cpp:106) on array 'wt_buff_V' [2003]  (2.77 ns)
	'mul' operation of DSP[2005] ('mul_ln1118_35', test_conv/src/test.cpp:106) [2005]  (5.55 ns)

 <State 26>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_41', test_conv/src/test.cpp:106) on array 'wt_buff_V' [2257]  (2.77 ns)
	'mul' operation of DSP[2259] ('mul_ln1118_41', test_conv/src/test.cpp:106) [2259]  (5.55 ns)

 <State 27>: 8.32ns
The critical path consists of the following:
	'load' operation ('wt_buff_V_load_47', test_conv/src/test.cpp:106) on array 'wt_buff_V' [2511]  (2.77 ns)
	'mul' operation of DSP[2513] ('mul_ln1118_47', test_conv/src/test.cpp:106) [2513]  (5.55 ns)

 <State 28>: 8.09ns
The critical path consists of the following:
	'select' operation ('select_ln340_93', test_conv/src/test.cpp:106) [2514]  (0.627 ns)
	'select' operation ('select_ln340_94', test_conv/src/test.cpp:106) [2516]  (0 ns)
	'add' operation ('add_ln1192_47', test_conv/src/test.cpp:106) [2519]  (1.9 ns)
	'add' operation ('add_ln415_47', test_conv/src/test.cpp:106) [2525]  (1.54 ns)
	'xor' operation ('xor_ln416_47', test_conv/src/test.cpp:106) [2527]  (0 ns)
	'and' operation ('and_ln416_47', test_conv/src/test.cpp:106) [2528]  (0.8 ns)
	'select' operation ('select_ln416_47', test_conv/src/test.cpp:106) [2539]  (0 ns)
	'and' operation ('and_ln786_94', test_conv/src/test.cpp:106) [2545]  (0.813 ns)
	'or' operation ('or_ln786_47', test_conv/src/test.cpp:106) [2546]  (0 ns)
	'xor' operation ('xor_ln786_47', test_conv/src/test.cpp:106) [2547]  (0 ns)
	'and' operation ('and_ln786_95', test_conv/src/test.cpp:106) [2548]  (0.8 ns)
	'or' operation ('or_ln340_47', test_conv/src/test.cpp:106) [2549]  (0.813 ns)
	blocking operation 0.8 ns on control path)

 <State 29>: 1.43ns
The critical path consists of the following:
	'select' operation ('select_ln340_47', test_conv/src/test.cpp:106) [2552]  (0.627 ns)
	'select' operation ('select_ln340_95', test_conv/src/test.cpp:106) [2554]  (0.8 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln107', test_conv/src/test.cpp:107) of variable 'select_ln340_75', test_conv/src/test.cpp:106 on array 'fm_out_buff_V' [2047]  (2.77 ns)

 <State 36>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln107', test_conv/src/test.cpp:107) of variable 'select_ln340_85', test_conv/src/test.cpp:106 on array 'fm_out_buff_V' [2301]  (2.77 ns)

 <State 37>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln107', test_conv/src/test.cpp:107) of variable 'select_ln340_95', test_conv/src/test.cpp:106 on array 'fm_out_buff_V' [2555]  (2.77 ns)

 <State 38>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
