{:input (genetic.crossover/dumb-crossover 1685543820 (genetic.mutation/change-constant-value 1393649077 (genetic.mutation/change-constant-value 716779715 (genetic.mutation/change-constant-value 458763131 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))))) (genetic.mutation/change-constant-value 2076652196 (genetic.mutation/change-constant-value 682673944 (genetic.mutation/change-constant-value 1578356664 (genetic.representation/genetic-representation "examples/57485.8B27965C.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_5 , wire1_161, \\wire:missing_edge , \\wire8_:missing , \\wire10_:missing , \\wire11_:missing , \\wire:missing_19_17_26_31_12_29_22 , wire14_161, wire16_161);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_5 ;\n  wire \\wire0_:missing_5 ;\n  wire \\wire101_:missing_217 ;\n  wire wire104_194;\n  wire \\wire104_:missing_222 ;\n  wire \\wire105_:missing ;\n  wire wire106_161;\n  wire wire108_229;\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  wire \\wire112_207_:missing ;\n  wire \\wire115_:missing ;\n  wire \\wire116_:missing ;\n  wire \\wire119_:missing ;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  wire \\wire122_:missing ;\n  wire wire124_126;\n  wire wire125_161;\n  wire wire128_129;\n  wire wire131_133;\n  wire wire132_134;\n  wire wire137_169;\n  wire wire140_141;\n  wire wire143_145;\n  wire \\wire144_:missing ;\n  wire wire149_150;\n  output wire14_161;\n  wire wire14_161;\n  wire wire156_108;\n  wire wire156_109;\n  wire \\wire156_110_:missing ;\n  wire wire156_113;\n  wire wire156_116;\n  wire wire156_118;\n  wire wire156_120;\n  wire wire156_122;\n  wire wire156_123;\n  wire wire156_125;\n  wire wire156_131;\n  wire wire156_135;\n  wire wire156_136;\n  wire wire156_139;\n  wire wire156_144;\n  wire wire156_146;\n  wire wire156_147;\n  wire wire156_148;\n  wire wire156_151;\n  wire wire156_154;\n  wire wire156_155;\n  wire wire156_157;\n  wire wire156_158;\n  wire wire156_164;\n  wire wire156_170;\n  wire wire156_172;\n  wire wire156_173;\n  wire wire156_175;\n  wire wire156_179;\n  wire \\wire156_180_:missing ;\n  wire \\wire156_184_:missing ;\n  wire wire156_185_190;\n  wire \\wire156_189_:missing ;\n  wire wire156_192;\n  wire \\wire156_196_:missing ;\n  wire wire156_197;\n  wire \\wire156_199_:missing ;\n  wire wire156_20;\n  wire wire156_205;\n  wire wire156_206;\n  wire wire156_21;\n  wire wire156_211;\n  wire wire156_214;\n  wire wire156_218;\n  wire wire156_221;\n  wire wire156_223;\n  wire wire156_224;\n  wire wire156_228;\n  wire wire156_28;\n  wire wire156_37;\n  wire wire156_41;\n  wire wire156_45;\n  wire wire156_54;\n  wire wire156_6;\n  wire wire156_7;\n  wire wire156_70;\n  wire wire156_93;\n  wire wire156_98;\n  wire wire156_99;\n  wire \\wire156_:missing ;\n  wire \\wire156_:missing_186 ;\n  wire \\wire156_:missing_216 ;\n  wire \\wire156_:missing_220 ;\n  wire \\wire156_:missing_225 ;\n  wire \\wire156_:missing_5 ;\n  wire wire158_160;\n  wire \\wire159_:missing ;\n  wire \\wire160_:missing_181 ;\n  wire \\wire164_:missing ;\n  wire \\wire167_:missing ;\n  output wire16_161;\n  wire wire16_161;\n  wire \\wire170_188_:missing ;\n  wire \\wire171_:missing ;\n  wire \\wire175_:missing ;\n  wire wire176_177;\n  wire \\wire179_:missing ;\n  wire wire17_161;\n  wire wire182_183;\n  wire \\wire183_198_:missing ;\n  wire \\wire187_:missing ;\n  wire wire18_109;\n  wire \\wire191_:missing ;\n  wire wire192_204;\n  wire wire193_194;\n  wire wire19_161;\n  wire \\wire19_:missing ;\n  output wire1_161;\n  wire wire1_161;\n  wire \\wire201_:missing ;\n  wire wire202_203;\n  wire wire203_210;\n  wire wire208_209;\n  wire wire20_161;\n  wire \\wire211_:missing ;\n  wire wire212_213;\n  wire \\wire21_:missing ;\n  wire wire226_227;\n  wire wire22_161;\n  wire wire22_23;\n  wire wire23_161;\n  wire wire23_24;\n  wire \\wire24_:missing ;\n  wire \\wire25_:missing ;\n  wire \\wire25_:missing_134 ;\n  wire wire27_161;\n  wire \\wire27_:missing ;\n  wire wire28_111;\n  wire \\wire28_:missing ;\n  wire \\wire29_:missing ;\n  wire wire3;\n  wire wire31_161;\n  wire wire31_32;\n  wire wire32_161;\n  wire \\wire32_:missing ;\n  wire wire33_115;\n  wire \\wire33_:missing_117 ;\n  wire \\wire33_:missing_118 ;\n  wire wire34_119;\n  wire \\wire34_:missing_183 ;\n  wire wire35_36_151;\n  wire wire35_36_183;\n  wire \\wire35_:missing ;\n  wire wire36_149;\n  wire wire37_152;\n  wire wire37_155;\n  wire wire38_161;\n  wire wire39_162;\n  wire \\wire39_:missing ;\n  wire \\wire39_:missing_183 ;\n  wire wire40_166;\n  wire \\wire40_:missing ;\n  wire \\wire40_:missing_165 ;\n  wire wire41_167;\n  wire wire41_169;\n  wire wire42_161;\n  wire wire42_168;\n  wire wire43_161;\n  wire wire43_44_183;\n  wire \\wire43_:missing ;\n  wire wire44_161;\n  wire \\wire44_:missing ;\n  wire wire45_171;\n  wire wire46_161;\n  wire wire47_161;\n  wire wire47_176;\n  wire wire48_161;\n  wire wire48_49_180;\n  wire \\wire48_:missing ;\n  wire wire49_181;\n  wire \\wire49_:missing ;\n  wire wire4_6;\n  wire wire50_51_185;\n  wire \\wire50_:missing ;\n  wire \\wire51_:missing ;\n  wire wire52_187;\n  wire wire52_190;\n  wire wire53_161;\n  wire \\wire53_:missing ;\n  wire \\wire53_:missing_183 ;\n  wire wire54_161;\n  wire wire54_193;\n  wire wire55_200;\n  wire wire55_56;\n  wire wire56_198;\n  wire wire57_161;\n  wire \\wire57_:missing ;\n  wire wire58_161;\n  wire wire58_59_183;\n  wire \\wire58_:missing ;\n  wire \\wire59_:missing ;\n  wire wire60_161;\n  wire wire61_161;\n  wire \\wire61_:missing_183 ;\n  wire wire62_161;\n  wire \\wire62_:missing ;\n  wire wire63_161;\n  wire wire63_64_210;\n  wire \\wire63_:missing ;\n  wire wire65_66_215;\n  wire \\wire65_:missing ;\n  wire wire66_217;\n  wire wire67_68_127;\n  wire wire67_68_183;\n  wire wire68_124;\n  wire wire69_161;\n  wire \\wire69_:missing ;\n  wire \\wire6_:missing ;\n  wire \\wire70_:missing ;\n  wire wire71_225;\n  wire \\wire71_:missing ;\n  wire wire72_229;\n  wire wire73_74_183;\n  wire \\wire73_:missing ;\n  wire wire74_128;\n  wire \\wire75_:missing ;\n  wire \\wire75_:missing_183 ;\n  wire wire76_132;\n  wire wire77_140;\n  wire wire78_79_146;\n  wire wire78_79_183;\n  wire \\wire78_:missing ;\n  wire wire79_143;\n  wire \\wire80_:missing ;\n  wire \\wire81_161_:missing ;\n  wire wire81_87;\n  wire wire82_90;\n  wire wire83_161_162;\n  wire \\wire83_:missing ;\n  wire wire84_161_166;\n  wire \\wire85_:missing ;\n  wire \\wire86_161_:missing ;\n  wire wire86_92;\n  wire \\wire88_154_:missing ;\n  wire \\wire88_95_:missing ;\n  wire wire89_153_178;\n  wire \\wire89_:missing ;\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire92_:missing ;\n  wire \\wire93_:missing ;\n  wire \\wire94_:missing ;\n  wire \\wire95_101_:missing ;\n  wire wire97_102;\n  wire wire98_103;\n  wire wire99_105;\n  wire \\wire:missing_112 ;\n  wire \\wire:missing_113 ;\n  wire \\wire:missing_114 ;\n  wire \\wire:missing_121_156 ;\n  wire \\wire:missing_123 ;\n  wire \\wire:missing_126 ;\n  wire \\wire:missing_129 ;\n  wire \\wire:missing_133 ;\n  wire \\wire:missing_138 ;\n  wire \\wire:missing_139 ;\n  wire \\wire:missing_147 ;\n  wire \\wire:missing_148 ;\n  wire \\wire:missing_150_174 ;\n  wire \\wire:missing_163 ;\n  wire \\wire:missing_177 ;\n  wire \\wire:missing_178 ;\n  wire \\wire:missing_184 ;\n  wire \\wire:missing_196 ;\n  wire \\wire:missing_197 ;\n  input \\wire:missing_19_17_26_31_12_29_22 ;\n  wire \\wire:missing_19_17_26_31_12_29_22 ;\n  wire \\wire:missing_206_231 ;\n  wire \\wire:missing_209 ;\n  wire \\wire:missing_214 ;\n  wire \\wire:missing_219 ;\n  wire \\wire:missing_220 ;\n  wire \\wire:missing_221 ;\n  wire \\wire:missing_222 ;\n  wire \\wire:missing_223 ;\n  wire \\wire:missing_228 ;\n  wire \\wire:missing_230 ;\n  wire \\wire:missing_38_156 ;\n  wire \\wire:missing_42_183 ;\n  wire \\wire:missing_46_174 ;\n  wire \\wire:missing_52_189 ;\n  wire \\wire:missing_60_204 ;\n  wire \\wire:missing_69_183 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_71_183 ;\n  wire \\wire:missing_76_135 ;\n  wire \\wire:missing_77_142 ;\n  wire \\wire:missing_77_183 ;\n  wire \\wire:missing_80_183 ;\n  wire \\wire:missing_82_183_163 ;\n  wire \\wire:missing_85_141 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_6 = 2'h1 >> \\wire:missing_edge ;\n  assign wire22_23 = 4'h8 >> { \\wire:missing_19_17_26_31_12_29_22 , wire22_161 };\n  assign wire23_24 = 4'he >> { wire22_23, wire23_161 };\n  assign \\wire24_:missing  = 4'h6 >> { \\wire:missing_edge , wire23_24 };\n  assign \\wire25_:missing  = 4'h6 >> { \\wire25_:missing_134 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_19_17_26_31_12_29_22 , \\wire:missing_edge  };\n  assign \\wire27_:missing  = 4'he >> { \\wire:missing_edge , wire27_161 };\n  assign \\wire28_:missing  = 4'he >> { wire156_28, wire28_111 };\n  assign \\wire29_:missing  = 4'h8 >> { \\wire:missing_19_17_26_31_12_29_22 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'he >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire31_32 = 4'h8 >> { \\wire:missing_19_17_26_31_12_29_22 , wire31_161 };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire156_:missing_5 , \\wire0_:missing_5  };\n  assign \\wire32_:missing  = 4'he >> { wire31_32, wire32_161 };\n  assign wire33_115 = 4'h8 >> { \\wire33_:missing_118 , \\wire33_:missing_117  };\n  assign wire34_119 = 4'h8 >> { \\wire34_:missing_183 , \\wire34_:missing_183  };\n  assign \\wire35_:missing  = 4'h8 >> { wire35_36_151, wire35_36_183 };\n  assign wire36_149 = 4'h6 >> { wire35_36_151, wire35_36_183 };\n  assign wire37_152 = 4'he >> { wire156_37, wire37_155 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire38_161, \\wire:missing_38_156  };\n  assign \\wire39_:missing  = 4'h8 >> { \\wire39_:missing_183 , wire39_162 };\n  assign \\wire40_:missing  = 4'h8 >> { \\wire40_:missing_165 , wire40_166 };\n  assign wire41_167 = 4'he >> { wire156_41, wire41_169 };\n  assign \\wire6_:missing  = 4'h8 >> { wire4_6, wire156_6 };\n  assign wire42_168 = 4'h8 >> { wire42_161, \\wire:missing_42_183  };\n  assign \\wire43_:missing  = 4'h8 >> { wire43_44_183, wire43_161 };\n  assign \\wire44_:missing  = 4'h8 >> { wire44_161, wire43_44_183 };\n  assign wire45_171 = 4'he >> { wire156_45, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire46_161, \\wire:missing_46_174  };\n  assign wire47_176 = 4'h8 >> { wire47_161, \\wire:missing_edge  };\n  assign \\wire48_:missing  = 4'h8 >> { wire48_49_180, wire48_161 };\n  assign \\wire49_:missing  = 4'h8 >> { wire49_181, wire48_49_180 };\n  assign \\wire50_:missing  = 4'h8 >> { wire50_51_185, \\wire:missing_edge  };\n  assign \\wire51_:missing  = 4'h8 >> { \\wire:missing_edge , wire50_51_185 };\n  assign wire52_187 = 4'h8 >> { wire52_190, \\wire:missing_52_189  };\n  assign \\wire53_:missing  = 4'h8 >> { \\wire53_:missing_183 , wire53_161 };\n  assign wire54_193 = 4'he >> { wire156_54, wire54_161 };\n  assign wire55_56 = 4'h8 >> { \\wire:missing_edge , wire55_200 };\n  assign \\wire:missing_edge  = 4'he >> { wire55_56, wire56_198 };\n  assign \\wire57_:missing  = 4'h8 >> { wire57_161, \\wire:missing_edge  };\n  assign \\wire58_:missing  = 4'h8 >> { wire58_59_183, wire58_161 };\n  assign \\wire59_:missing  = 4'h8 >> { \\wire:missing_edge , wire58_59_183 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire60_161, \\wire:missing_60_204  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire61_:missing_183 , wire61_161 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_19_17_26_31_12_29_22 , wire17_161 };\n  assign \\wire62_:missing  = 4'he >> { \\wire:missing_edge , wire62_161 };\n  assign \\wire63_:missing  = 4'h8 >> { wire63_64_210, wire63_161 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire63_64_210 };\n  assign \\wire65_:missing  = 4'h8 >> { wire65_66_215, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire66_217, wire65_66_215 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire67_68_183, wire67_68_127 };\n  assign wire68_124 = 4'h6 >> { wire67_68_183, wire67_68_127 };\n  assign \\wire69_:missing  = 4'h8 >> { wire69_161, \\wire:missing_69_183  };\n  assign \\wire70_:missing  = 4'he >> { wire156_70, \\wire:missing_edge  };\n  assign \\wire71_:missing  = 4'h8 >> { wire71_225, \\wire:missing_71_183  };\n  assign \\wire:missing_edge  = 4'he >> { \\wire:missing_edge , wire18_109 };\n  assign \\wire:missing_edge  = 4'he >> { \\wire:missing_edge , wire72_229 };\n  assign \\wire73_:missing  = 4'h8 >> { wire73_74_183, wire73_74_183 };\n  assign wire74_128 = 4'h6 >> { wire73_74_183, wire73_74_183 };\n  assign \\wire75_:missing  = 4'h8 >> { \\wire75_:missing_183 , \\wire75_:missing_183  };\n  assign wire76_132 = 4'h6 >> { \\wire:missing_edge , \\wire:missing_76_135  };\n  assign wire77_140 = 4'h6 >> { \\wire:missing_77_183 , \\wire:missing_77_142  };\n  assign \\wire78_:missing  = 4'h8 >> { wire78_79_146, wire78_79_183 };\n  assign wire79_143 = 4'h6 >> { wire78_79_146, wire78_79_183 };\n  assign \\wire19_:missing  = 4'h8 >> { \\wire:missing_19_17_26_31_12_29_22 , wire19_161 };\n  assign \\wire:missing_edge  = 4'he >> { wire156_20, wire20_161 };\n  assign \\wire21_:missing  = 4'he >> { wire156_21, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire3 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_206_231 ;\n  assign \\wire:missing_230  = \\wire:missing_edge ;\n  assign wire72_229 = wire108_229;\n  assign \\wire:missing_228  = wire156_228;\n  assign \\wire:missing_edge  = wire226_227;\n  assign wire226_227 = \\wire:missing_edge ;\n  assign wire71_225 = \\wire156_:missing_225 ;\n  assign \\wire:missing_edge  = wire156_224;\n  assign \\wire:missing_223  = wire156_223;\n  assign \\wire:missing_222  = \\wire104_:missing_222 ;\n  assign \\wire:missing_221  = wire156_221;\n  assign \\wire:missing_220  = \\wire156_:missing_220 ;\n  assign \\wire:missing_219  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire156_218;\n  assign wire66_217 = \\wire101_:missing_217 ;\n  assign \\wire:missing_edge  = \\wire156_:missing_216 ;\n  assign wire65_66_215 = \\wire:missing_edge ;\n  assign \\wire:missing_214  = wire156_214;\n  assign \\wire:missing_edge  = wire212_213;\n  assign wire212_213 = \\wire:missing_edge ;\n  assign \\wire211_:missing  = wire156_211;\n  assign wire63_64_210 = wire203_210;\n  assign \\wire:missing_209  = wire208_209;\n  assign wire208_209 = \\wire:missing_edge ;\n  assign \\wire112_207_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_206_231  = wire156_206;\n  assign \\wire:missing_edge  = wire156_205;\n  assign \\wire:missing_60_204  = wire192_204;\n  assign wire203_210 = wire202_203;\n  assign wire202_203 = \\wire:missing_edge ;\n  assign \\wire201_:missing  = \\wire:missing_edge ;\n  assign wire55_200 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire156_199_:missing ;\n  assign wire56_198 = \\wire183_198_:missing ;\n  assign \\wire:missing_197  = wire156_197;\n  assign \\wire:missing_196  = \\wire156_196_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire104_194 = wire193_194;\n  assign wire193_194 = wire54_193;\n  assign wire192_204 = wire156_192;\n  assign \\wire191_:missing  = \\wire:missing_edge ;\n  assign wire52_190 = wire156_185_190;\n  assign \\wire:missing_52_189  = \\wire156_189_:missing ;\n  assign \\wire:missing_edge  = \\wire170_188_:missing ;\n  assign \\wire187_:missing  = wire52_187;\n  assign \\wire:missing_edge  = \\wire156_:missing_186 ;\n  assign wire50_51_185 = wire156_185_190;\n  assign \\wire:missing_184  = \\wire156_184_:missing ;\n  assign \\wire:missing_82_183_163  = wire182_183;\n  assign wire182_183 = \\wire:missing_edge ;\n  assign wire49_181 = \\wire160_:missing_181 ;\n  assign wire48_49_180 = \\wire156_180_:missing ;\n  assign \\wire179_:missing  = wire156_179;\n  assign \\wire:missing_178  = wire89_153_178;\n  assign \\wire:missing_177  = wire176_177;\n  assign wire176_177 = wire47_176;\n  assign \\wire175_:missing  = wire156_175;\n  assign \\wire:missing_46_174  = \\wire:missing_150_174 ;\n  assign \\wire:missing_edge  = wire156_173;\n  assign \\wire:missing_edge  = wire156_172;\n  assign \\wire171_:missing  = wire45_171;\n  assign \\wire170_188_:missing  = wire156_170;\n  assign wire41_169 = wire137_169;\n  assign \\wire:missing_edge  = wire42_168;\n  assign \\wire167_:missing  = wire41_167;\n  assign wire40_166 = wire84_161_166;\n  assign \\wire40_:missing_165  = \\wire:missing_edge ;\n  assign \\wire164_:missing  = wire156_164;\n  assign \\wire:missing_163  = \\wire:missing_82_183_163 ;\n  assign wire39_162 = wire83_161_162;\n  assign wire1_161 = wire125_161;\n  assign \\wire160_:missing_181  = wire158_160;\n  assign \\wire159_:missing  = \\wire:missing_edge ;\n  assign wire158_160 = wire156_158;\n  assign \\wire:missing_edge  = wire156_157;\n  assign \\wire156_:missing  = \\wire:missing_121_156 ;\n  assign wire37_155 = wire156_155;\n  assign \\wire88_154_:missing  = wire156_154;\n  assign wire89_153_178 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire37_152;\n  assign wire35_36_151 = wire156_151;\n  assign \\wire:missing_150_174  = wire149_150;\n  assign wire149_150 = wire36_149;\n  assign \\wire:missing_148  = wire156_148;\n  assign \\wire:missing_147  = wire156_147;\n  assign wire78_79_146 = wire156_146;\n  assign \\wire:missing_edge  = wire143_145;\n  assign \\wire144_:missing  = wire156_144;\n  assign wire143_145 = wire79_143;\n  assign \\wire:missing_77_142  = \\wire:missing_edge ;\n  assign \\wire:missing_85_141  = wire140_141;\n  assign wire140_141 = wire77_140;\n  assign \\wire:missing_139  = wire156_139;\n  assign \\wire:missing_138  = \\wire:missing_edge ;\n  assign wire137_169 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire156_136;\n  assign \\wire:missing_76_135  = wire156_135;\n  assign \\wire25_:missing_134  = wire132_134;\n  assign \\wire:missing_133  = wire131_133;\n  assign wire132_134 = wire76_132;\n  assign wire131_133 = wire156_131;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_129  = wire128_129;\n  assign wire128_129 = wire74_128;\n  assign wire67_68_127 = \\wire:missing_edge ;\n  assign \\wire:missing_126  = wire124_126;\n  assign wire125_161 = wire156_125;\n  assign wire124_126 = wire68_124;\n  assign \\wire:missing_123  = wire156_123;\n  assign \\wire122_:missing  = wire156_122;\n  assign \\wire:missing_121_156  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire156_120;\n  assign \\wire119_:missing  = wire34_119;\n  assign \\wire33_:missing_118  = wire156_118;\n  assign \\wire33_:missing_117  = \\wire:missing_edge ;\n  assign \\wire116_:missing  = wire156_116;\n  assign \\wire115_:missing  = wire33_115;\n  assign \\wire:missing_114  = \\wire:missing_edge ;\n  assign \\wire:missing_113  = wire156_113;\n  assign \\wire:missing_112  = \\wire112_207_:missing ;\n  assign wire28_111 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire156_110_:missing ;\n  assign wire18_109 = wire156_109;\n  assign wire108_229 = wire156_108;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire106_161;\n  assign \\wire105_:missing  = wire99_105;\n  assign \\wire104_:missing_222  = wire104_194;\n  assign \\wire:missing_edge  = wire98_103;\n  assign \\wire:missing_edge  = wire97_102;\n  assign \\wire101_:missing_217  = \\wire95_101_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire99_105 = wire156_99;\n  assign wire98_103 = wire156_98;\n  assign wire97_102 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire95_101_:missing  = \\wire88_95_:missing ;\n  assign \\wire94_:missing  = \\wire:missing_edge ;\n  assign \\wire93_:missing  = wire156_93;\n  assign \\wire92_:missing  = wire86_92;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire82_90;\n  assign \\wire89_:missing  = wire89_153_178;\n  assign \\wire88_95_:missing  = \\wire88_154_:missing ;\n  assign \\wire:missing_edge  = wire81_87;\n  assign wire86_92 = \\wire86_161_:missing ;\n  assign \\wire85_:missing  = \\wire:missing_85_141 ;\n  assign \\wire:missing_edge  = wire84_161_166;\n  assign \\wire83_:missing  = wire83_161_162;\n  assign wire82_90 = \\wire:missing_82_183_163 ;\n  assign wire81_87 = \\wire81_161_:missing ;\n  assign \\wire80_:missing  = \\wire:missing_80_183 ;\n  assign \\wire:missing_7  = wire156_7;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/C0863970.v:3.1-529.10\" *)\nmodule postsynth(\\wire0_:missing_5 , wire1_161, \\wire:missing_edge , \\wire8_:missing , \\wire10_:missing , \\wire11_:missing , \\wire:missing_19_17_26_31_12_29_22 , wire14_161, wire16_161);\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:5.9-5.26\" *)\n  input \\wire0_:missing_5 ;\n  wire \\wire0_:missing_5 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:11.8-11.19\" *)\n  wire wire106_161;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:13.9-13.25\" *)\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:15.8-15.29\" *)\n  wire \\wire112_207_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:19.9-19.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:23.8-23.19\" *)\n  wire wire125_161;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:27.8-27.19\" *)\n  wire wire137_169;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:29.8-29.19\" *)\n  wire wire143_145;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:32.10-32.20\" *)\n  output wire14_161;\n  wire wire14_161;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:36.8-36.29\" *)\n  wire \\wire156_110_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:40.8-40.19\" *)\n  wire wire156_120;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:43.8-43.19\" *)\n  wire wire156_125;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:46.8-46.19\" *)\n  wire wire156_136;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:55.8-55.19\" *)\n  wire wire156_157;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:58.8-58.19\" *)\n  wire wire156_170;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:59.8-59.19\" *)\n  wire wire156_172;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:60.8-60.19\" *)\n  wire wire156_173;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:70.8-70.29\" *)\n  wire \\wire156_199_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:72.8-72.19\" *)\n  wire wire156_205;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:73.8-73.19\" *)\n  wire wire156_206;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:77.8-77.19\" *)\n  wire wire156_218;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:80.8-80.19\" *)\n  wire wire156_224;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:91.8-91.18\" *)\n  wire wire156_98;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:93.8-93.25\" *)\n  wire \\wire156_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:94.8-94.29\" *)\n  wire \\wire156_:missing_186 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:95.8-95.29\" *)\n  wire \\wire156_:missing_216 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:100.8-100.25\" *)\n  wire \\wire159_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:104.10-104.20\" *)\n  output wire16_161;\n  wire wire16_161;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:106.8-106.29\" *)\n  wire \\wire170_188_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:112.8-112.19\" *)\n  wire wire182_183;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:116.8-116.25\" *)\n  wire \\wire191_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:121.10-121.19\" *)\n  output wire1_161;\n  wire wire1_161;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:123.8-123.25\" *)\n  wire \\wire201_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:124.8-124.19\" *)\n  wire wire202_203;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:125.8-125.19\" *)\n  wire wire203_210;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:126.8-126.19\" *)\n  wire wire208_209;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:129.8-129.19\" *)\n  wire wire212_213;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:131.8-131.19\" *)\n  wire wire226_227;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:141.8-141.18\" *)\n  wire wire28_111;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:144.8-144.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:150.8-150.28\" *)\n  wire \\wire33_:missing_117 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:158.8-158.18\" *)\n  wire wire37_152;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:164.8-164.18\" *)\n  wire wire40_166;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:165.8-165.24\" *)\n  wire \\wire40_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:166.8-166.28\" *)\n  wire \\wire40_:missing_165 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:168.8-168.18\" *)\n  wire wire41_169;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:170.8-170.18\" *)\n  wire wire42_168;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:185.8-185.15\" *)\n  wire wire4_6;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:196.8-196.18\" *)\n  wire wire55_200;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:197.8-197.17\" *)\n  wire wire55_56;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:211.8-211.21\" *)\n  wire wire63_64_210;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:213.8-213.21\" *)\n  wire wire65_66_215;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:214.8-214.24\" *)\n  wire \\wire65_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:216.8-216.21\" *)\n  wire wire67_68_127;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:236.8-236.18\" *)\n  wire wire79_143;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:238.8-238.28\" *)\n  wire \\wire81_161_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:239.8-239.17\" *)\n  wire wire81_87;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:240.8-240.17\" *)\n  wire wire82_90;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:243.8-243.22\" *)\n  wire wire84_161_166;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:249.8-249.22\" *)\n  wire wire89_153_178;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:250.8-250.24\" *)\n  wire \\wire89_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:251.9-251.24\" *)\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:255.8-255.24\" *)\n  wire \\wire94_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:257.8-257.18\" *)\n  wire wire97_102;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:258.8-258.18\" *)\n  wire wire98_103;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:260.8-260.25\" *)\n  wire \\wire:missing_112 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:262.8-262.25\" *)\n  wire \\wire:missing_114 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:263.8-263.29\" *)\n  wire \\wire:missing_121_156 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:268.8-268.25\" *)\n  wire \\wire:missing_138 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:273.8-273.25\" *)\n  wire \\wire:missing_163 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:275.8-275.25\" *)\n  wire \\wire:missing_178 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:279.9-279.43\" *)\n  input \\wire:missing_19_17_26_31_12_29_22 ;\n  wire \\wire:missing_19_17_26_31_12_29_22 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:281.8-281.29\" *)\n  wire \\wire:missing_206_231 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:282.8-282.25\" *)\n  wire \\wire:missing_209 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:284.8-284.25\" *)\n  wire \\wire:missing_219 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:290.8-290.25\" *)\n  wire \\wire:missing_230 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:300.8-300.28\" *)\n  wire \\wire:missing_77_142 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:303.8-303.32\" *)\n  wire \\wire:missing_82_183_163 ;\n  (* src = \"/tmp/fuzzmount731121EF/C0863970.v:305.9-305.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire106_161 = 1'h0;\n  assign \\wire112_207_:missing  = 1'h0;\n  assign wire125_161 = 1'hx;\n  assign wire137_169 = 1'h0;\n  assign wire143_145 = 1'h0;\n  assign wire14_161 = 1'hx;\n  assign \\wire156_110_:missing  = 1'h0;\n  assign wire156_120 = 1'h0;\n  assign wire156_125 = 1'hx;\n  assign wire156_136 = 1'h0;\n  assign wire156_157 = 1'h0;\n  assign wire156_170 = 1'h0;\n  assign wire156_172 = 1'h0;\n  assign wire156_173 = 1'h0;\n  assign \\wire156_199_:missing  = 1'h0;\n  assign wire156_205 = 1'h0;\n  assign wire156_206 = 1'h0;\n  assign wire156_218 = 1'h0;\n  assign wire156_224 = 1'h0;\n  assign wire156_98 = 1'h0;\n  assign \\wire156_:missing  = 1'h0;\n  assign \\wire156_:missing_186  = 1'h0;\n  assign \\wire156_:missing_216  = 1'h0;\n  assign \\wire159_:missing  = 1'h0;\n  assign wire16_161 = 1'hx;\n  assign \\wire170_188_:missing  = 1'h0;\n  assign wire182_183 = 1'h0;\n  assign \\wire191_:missing  = 1'h0;\n  assign wire1_161 = 1'hx;\n  assign \\wire201_:missing  = 1'h0;\n  assign wire202_203 = 1'h0;\n  assign wire203_210 = 1'h0;\n  assign wire208_209 = 1'h0;\n  assign wire212_213 = 1'h0;\n  assign wire226_227 = 1'h0;\n  assign wire28_111 = 1'h0;\n  assign wire3 = 1'h1;\n  assign \\wire33_:missing_117  = 1'h0;\n  assign wire37_152 = 1'h0;\n  assign wire40_166 = 1'h0;\n  assign \\wire40_:missing  = 1'h0;\n  assign \\wire40_:missing_165  = 1'h0;\n  assign wire41_169 = 1'h0;\n  assign wire42_168 = 1'h0;\n  assign wire4_6 = 1'h1;\n  assign wire55_200 = 1'h0;\n  assign wire55_56 = 1'h0;\n  assign wire63_64_210 = 1'h0;\n  assign wire65_66_215 = 1'h0;\n  assign \\wire65_:missing  = 1'h0;\n  assign wire67_68_127 = 1'h0;\n  assign wire79_143 = 1'h0;\n  assign \\wire81_161_:missing  = 1'h0;\n  assign wire81_87 = 1'h0;\n  assign wire82_90 = 1'h0;\n  assign wire84_161_166 = 1'h0;\n  assign wire89_153_178 = 1'h0;\n  assign \\wire89_:missing  = 1'h0;\n  assign \\wire94_:missing  = 1'h0;\n  assign wire97_102 = 1'h0;\n  assign wire98_103 = 1'h0;\n  assign \\wire:missing_112  = 1'h0;\n  assign \\wire:missing_114  = 1'h0;\n  assign \\wire:missing_121_156  = 1'h0;\n  assign \\wire:missing_138  = 1'h0;\n  assign \\wire:missing_163  = 1'h0;\n  assign \\wire:missing_178  = 1'h0;\n  assign \\wire:missing_206_231  = 1'h0;\n  assign \\wire:missing_209  = 1'h0;\n  assign \\wire:missing_219  = 1'h0;\n  assign \\wire:missing_230  = 1'h0;\n  assign \\wire:missing_77_142  = 1'h0;\n  assign \\wire:missing_82_183_163  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta/src/top.v'.\nSBY 15:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] Copy '/tmp/fuzzmount731121EF/C0863970.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta/src/C0863970.v'.\nSBY 15:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] Copy '/tmp/fuzzmount731121EF/C0863970.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta/src/C0863970.post.v'.\nSBY 15:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] engine_0: abc pdr\nSBY 15:28:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:362$92_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:362$92.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:361$91_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:361$91.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:356$86_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:356$86.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:355$85_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:355$85.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:350$80_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:350$80.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:349$79_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:349$79.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:348$78_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:348$78.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:344$74_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:344$74.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:369$99_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:369$99.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:334$64_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:334$64.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:330$60_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:330$60.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:325$55_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:325$55.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:324$54_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:324$54.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:318$48_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:318$48.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:371$101_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:371$101.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/C0863970.v:312$42_Y [0] between cell $shr$/tmp/fuzzmount731121EF/C0863970.v:312$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Wire presynth.\\wire1_161 is used but has no driver.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Wire presynth.\\wire16_161 is used but has no driver.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Wire presynth.\\wire14_161 is used but has no driver.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 15:28:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 15:28:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] base: finished (returncode=0)\nSBY 15:28:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:28:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] aig: Warning: Wire presynth.\\wire1_161 is used but has no driver.\nSBY 15:28:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] aig: Warning: Wire presynth.\\wire16_161 is used but has no driver.\nSBY 15:28:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] aig: Warning: Wire presynth.\\wire14_161 is used but has no driver.\nSBY 15:28:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 15:28:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] aig: finished (returncode=0)\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] engine_0: Warning: The network has no constraints.\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] engine_0: finished (returncode=0)\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] engine_0: Status returned by engine: FAIL\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta'.\nSBY 15:28:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcnu6s9ta] DONE (FAIL, rc=2)\n", :err ""}}}