package de.uni_potsdam.hpi.asg.drivestrength.verilogparserOld.model;

/*
 * Copyright (C) 2016 Norman Kluge
 * 
 * This file is part of ASGdelaymatch.
 * 
 * ASGdelaymatch is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 * 
 * ASGdelaymatch is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * You should have received a copy of the GNU General Public License
 * along with ASGdelaymatch.  If not, see <http://www.gnu.org/licenses/>.
 */

public class VerilogSignal {

    public enum Direction {
        input, output, wire
    }

    protected String    name;
    protected Direction dir;
    protected int       width;

    public VerilogSignal(String name, Direction dir) {
        this.name = name;
        this.dir = dir;
        this.width = 0;
    }

    public void setWidth(int width) {
        this.width = width;
    }

    public String getName() {
        return name;
    }

    public int getWidth() {
        return width;
    }

    @Override
    public String toString() {
        return name + ":" + dir + ",width:" + width;
    }

    public Direction getDirection() {
        return dir;
    }
}
