/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [21:0] _04_;
  wire [3:0] _05_;
  wire [6:0] _06_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [42:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [22:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [16:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_74z = celloutsig_0_37z[19] ? _00_ : celloutsig_0_16z[1];
  assign celloutsig_1_1z = in_data[145] ? celloutsig_1_0z[6] : in_data[147];
  assign celloutsig_0_10z = celloutsig_0_3z[1] ? _02_ : _01_;
  assign celloutsig_0_12z = _01_ ? celloutsig_0_11z : celloutsig_0_10z;
  assign celloutsig_0_15z = celloutsig_0_6z ? celloutsig_0_0z[2] : celloutsig_0_9z[2];
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_1_8z = ~((celloutsig_1_3z[1] | celloutsig_1_0z[2]) & celloutsig_1_6z[8]);
  assign celloutsig_1_10z = ~((celloutsig_1_6z[11] | celloutsig_1_6z[1]) & celloutsig_1_6z[8]);
  assign celloutsig_1_4z = in_data[101] | celloutsig_1_1z;
  assign celloutsig_1_9z = celloutsig_1_3z[3] | celloutsig_1_0z[10];
  reg [21:0] _17_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 22'h000000;
    else _17_ <= { celloutsig_0_29z[4], celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_13z };
  assign { _04_[21:5], _00_, _04_[3:0] } = _17_;
  reg [3:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _18_ <= 4'h0;
    else _18_ <= { celloutsig_0_3z, celloutsig_0_6z };
  assign { _05_[3], _01_, _05_[1:0] } = _18_;
  reg [6:0] _19_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _19_ <= 7'h00;
    else _19_ <= { in_data[45:43], celloutsig_0_0z };
  assign { _06_[6:5], _02_, _03_, _06_[2:0] } = _19_;
  assign celloutsig_0_5z = celloutsig_0_2z[7:5] == { _03_, _06_[2:1] };
  assign celloutsig_0_13z = { celloutsig_0_8z[15:7], celloutsig_0_6z } == { in_data[24:20], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_3z = celloutsig_1_0z[12:8] % { 1'h1, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_16z = celloutsig_0_2z[2:0] % { 1'h1, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_28z = { in_data[59], celloutsig_0_27z, celloutsig_0_6z } % { 1'h1, celloutsig_0_9z[2:0], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_10z, _05_[3], _01_, _05_[1:0] };
  assign celloutsig_0_29z = in_data[70:66] % { 1'h1, celloutsig_0_2z[4:1] };
  assign celloutsig_1_12z = celloutsig_1_6z[3] ? celloutsig_1_0z[8:5] : { celloutsig_1_3z[4:2], celloutsig_1_10z };
  assign celloutsig_0_9z = celloutsig_0_0z[1] ? celloutsig_0_8z[7:4] : { in_data[73:71], celloutsig_0_5z };
  assign celloutsig_0_23z = celloutsig_0_11z ? { celloutsig_0_8z[6:3], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_15z } : { celloutsig_0_8z[16:5], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_25z = celloutsig_0_4z ? { celloutsig_0_3z[2], celloutsig_0_18z } : { _05_[3], _01_, _05_[1:0] };
  assign celloutsig_0_37z = { _05_[3], _01_, _05_[1:0], celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_4z } | { _04_[13:9], celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_8z = { in_data[72:61], celloutsig_0_5z, celloutsig_0_0z } | { celloutsig_0_3z[1:0], celloutsig_0_5z, _06_[6:5], _02_, _03_, _06_[2:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_16z = celloutsig_1_0z | { celloutsig_1_6z[9:3], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_22z = celloutsig_0_8z[13:9] | { celloutsig_0_2z[3:1], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_6z = & { _03_, _02_, celloutsig_0_3z, _06_[5] };
  assign celloutsig_1_18z = & celloutsig_1_15z[3:0];
  assign celloutsig_0_11z = & { _03_, _02_, celloutsig_0_8z[10], celloutsig_0_3z, celloutsig_0_2z, _06_[6:5], _06_[2:0] };
  assign celloutsig_0_17z = & celloutsig_0_2z[6:0];
  assign celloutsig_0_26z = & in_data[37:32];
  assign celloutsig_0_4z = | { celloutsig_0_3z[1], celloutsig_0_0z };
  assign celloutsig_0_75z = | celloutsig_0_19z[17:8];
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[153:141] >> in_data[115:103];
  assign celloutsig_0_2z = { in_data[80:77], celloutsig_0_0z } >> { _03_, _06_[2:0], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[132:123], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } << { in_data[177:174], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_12z[2:0], celloutsig_1_4z, celloutsig_1_2z } << in_data[114:107];
  assign celloutsig_1_15z = in_data[122:118] << celloutsig_1_3z;
  assign celloutsig_0_27z = { celloutsig_0_0z[2:1], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_25z } << { _01_, _05_[1], celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z } ~^ { celloutsig_1_6z[7:5], celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_14z = { _05_[3], celloutsig_0_0z } ~^ in_data[28:24];
  assign celloutsig_0_18z = { celloutsig_0_14z[1:0], celloutsig_0_5z } ~^ { _06_[1], celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[57:54] ^ in_data[42:39];
  assign celloutsig_0_3z = in_data[89:87] ^ celloutsig_0_0z[3:1];
  assign celloutsig_1_2z = { in_data[165:163], celloutsig_1_1z } ^ celloutsig_1_0z[11:8];
  assign celloutsig_1_19z = { celloutsig_1_11z[2:0], celloutsig_1_5z, celloutsig_1_16z } ^ { celloutsig_1_6z[3:0], celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_19z = { in_data[87:69], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_17z } ^ { celloutsig_0_0z[0], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_9z, _05_[3], _01_, _05_[1:0], celloutsig_0_9z, celloutsig_0_10z, _06_[6:5], _02_, _03_, _06_[2:0], celloutsig_0_14z, celloutsig_0_11z };
  assign _04_[4] = _00_;
  assign _05_[2] = _01_;
  assign _06_[4:3] = { _02_, _03_ };
  assign { out_data[128], out_data[112:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
