$date
  Tue Sep  2 12:43:44 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_flipflop_jk $end
$var reg 1 ! clk $end
$var reg 1 " j $end
$var reg 1 # k $end
$var reg 1 $ q $end
$scope module dut $end
$var reg 1 % clk $end
$var reg 1 & j $end
$var reg 1 ' k $end
$var reg 1 ( q $end
$var reg 1 ) q_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
#10000000
1!
1%
#20000000
0!
1"
0%
1&
#30000000
1!
1$
1%
1(
1)
#40000000
0!
0"
1#
0%
0&
1'
#50000000
1!
0$
1%
0(
0)
#60000000
0!
1"
0%
1&
#70000000
1!
1$
1%
1(
1)
#80000000
0!
0%
#90000000
1!
0$
1%
0(
0)
#100000000
0!
0%
#110000000
1!
1$
1%
1(
1)
#120000000
0!
0%
#130000000
1!
0$
1%
0(
0)
#140000000
0!
0%
#150000000
1!
1$
1%
1(
1)
#160000000
