
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118505                       # Number of seconds simulated
sim_ticks                                118504615410                       # Number of ticks simulated
final_tick                               688335908544                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134558                       # Simulator instruction rate (inst/s)
host_op_rate                                   175029                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6934368                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892416                       # Number of bytes of host memory used
host_seconds                                 17089.46                       # Real time elapsed on the host
sim_insts                                  2299523442                       # Number of instructions simulated
sim_ops                                    2991153364                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2569472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1760640                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4333696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1162496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1162496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20074                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13755                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33857                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9082                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9082                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21682464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14857143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36569850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30244                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9809711                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9809711                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9809711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21682464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14857143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46379561                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               284183731                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21138432                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18775094                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829170                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11108880                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10826519                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339961                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52669                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228107184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119691904                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21138432                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12166480                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24191655                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5605211                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2566590                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13959970                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258632021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234440366     90.65%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096702      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2035969      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765148      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3583960      1.39%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4339294      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043261      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566662      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9760659      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258632021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074383                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421178                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226272207                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4418520                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24154523                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25032                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3761738                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061689                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4831                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134733049                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3761738                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226551544                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2254592                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1289055                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23892046                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       883044                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134602279                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87554                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567885                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177667984                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608563760                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608563760                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30956785                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18455                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9235                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2668072                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23470915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142661                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        72801                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       927633                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134100166                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127332315                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80194                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20402163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42713424                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258632021                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492330                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175306                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204123710     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22864835      8.84%     87.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11726483      4.53%     92.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6736850      2.60%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7502854      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3755398      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1504428      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350714      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66749      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258632021                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233859     47.52%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        183353     37.26%     84.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74879     15.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99934739     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005930      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22261250     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121176      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127332315                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448063                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             492091                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003865                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513868936                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154521084                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124376321                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127824406                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223890                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3945106                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113753                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3761738                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1575546                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        69057                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134118622                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23470915                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142661                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9235                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          569                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          300                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821871                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926498                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126214186                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21986462                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118129                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26107589                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19509908                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121127                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444129                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124410590                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124376321                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71121969                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164074990                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.437662                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433472                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21472779                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833581                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254870283                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441986                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.291705                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212657818     83.44%     83.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15995061      6.28%     89.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12507693      4.91%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470484      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114988      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056144      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4525521      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007077      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1535497      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254870283                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1535497                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387456777                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272005787                       # The number of ROB writes
system.switch_cpus0.timesIdled                6057465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25551710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.841837                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.841837                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.351885                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.351885                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584477927                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162196452                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142555670                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               284183731                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25411930                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20599410                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2337345                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10342682                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9629334                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2759399                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110767                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    220173463                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141676720                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25411930                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12388733                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31186280                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7123921                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5614386                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13602551                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2335154                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    261730523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.664885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.024127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       230544243     88.08%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2174025      0.83%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3943225      1.51%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3653305      1.40%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2321350      0.89%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1907714      0.73%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1092845      0.42%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1131366      0.43%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14962450      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    261730523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089421                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498539                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       217919210                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7888712                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31111675                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54745                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4756175                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4414211                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     173907068                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4756175                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       218476247                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1454795                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5144966                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30575382                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1322952                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     173762154                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        228442                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       565337                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    246457330                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    809419772                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    809419772                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    202957042                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43500281                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39967                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19984                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4855380                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16388371                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8492159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        98422                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1894517                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172631126                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39968                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        163067531                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       137650                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25986912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54583015                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    261730523                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.623036                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.296690                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191411270     73.13%     73.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29758450     11.37%     84.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16019273      6.12%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8117525      3.10%     93.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9677019      3.70%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3126831      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2934243      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       517025      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       168887      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    261730523                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         491285     59.66%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169382     20.57%     80.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162876     19.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    137126569     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2339073      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19983      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15116882      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8465024      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     163067531                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.573810                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             823543                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005050                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    588826778                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    198658249                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    159543829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     163891074                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       317914                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3157856                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       110892                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4756175                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         982672                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135611                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172671094                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9859                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16388371                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8492159                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19984                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          243                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1248074                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1299926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2548000                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    160717343                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14582715                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2350188                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23047553                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22689539                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8464838                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.565540                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             159543867                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            159543829                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92055688                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256436189                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.561411                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358981                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    118202067                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145541087                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27130397                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        39968                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2367103                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    256974348                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566364                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.366059                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195681949     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28215352     10.98%     87.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14635182      5.70%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4704957      1.83%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6459806      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2169256      0.84%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1249456      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1108860      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2749530      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    256974348                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    118202067                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145541087                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21611782                       # Number of memory references committed
system.switch_cpus1.commit.loads             13230515                       # Number of loads committed
system.switch_cpus1.commit.membars              19984                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21007464                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        131121142                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3001816                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2749530                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           426896302                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          350099186                       # The number of ROB writes
system.switch_cpus1.timesIdled                3406661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22453208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          118202067                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145541087                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    118202067                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.404220                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.404220                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.415935                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.415935                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       722861982                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      223257386                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160498610                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         39968                       # number of misc regfile writes
system.l20.replacements                         20094                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          123570                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22142                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.580797                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.894989                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.984047                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1740.296166                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           281.824799                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012156                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000480                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.849754                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.137610                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        31225                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  31225                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7026                       # number of Writeback hits
system.l20.Writeback_hits::total                 7026                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        31225                       # number of demand (read+write) hits
system.l20.demand_hits::total                   31225                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        31225                       # number of overall hits
system.l20.overall_hits::total                  31225                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20074                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20088                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20074                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20088                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20074                       # number of overall misses
system.l20.overall_misses::total                20088                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2975394                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4155071060                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4158046454                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2975394                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4155071060                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4158046454                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2975394                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4155071060                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4158046454                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51299                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51313                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7026                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7026                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51299                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51313                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51299                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51313                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.391314                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.391480                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.391314                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.391480                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.391314                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.391480                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212528.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206987.698515                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206991.559837                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212528.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206987.698515                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206991.559837                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212528.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206987.698515                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206991.559837                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2831                       # number of writebacks
system.l20.writebacks::total                     2831                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20074                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20088                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20074                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20088                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20074                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20088                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2137482                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2951108851                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2953246333                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2137482                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2951108851                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2953246333                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2137482                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2951108851                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2953246333                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.391314                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.391480                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.391314                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.391480                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.391314                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.391480                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 152677.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147011.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147015.448676                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 152677.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147011.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147015.448676                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 152677.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147011.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147015.448676                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13778                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          203951                       # Total number of references to valid blocks.
system.l21.sampled_refs                         15826                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.887085                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.948490                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.204124                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1569.725969                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           452.121416                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012182                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000588                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.766468                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.220762                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32294                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32294                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10567                       # number of Writeback hits
system.l21.Writeback_hits::total                10567                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32294                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32294                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32294                       # number of overall hits
system.l21.overall_hits::total                  32294                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13755                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13769                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13755                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13769                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13755                       # number of overall misses
system.l21.overall_misses::total                13769                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2684274                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2973344620                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2976028894                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2684274                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2973344620                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2976028894                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2684274                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2973344620                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2976028894                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46049                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46063                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10567                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10567                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46049                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46063                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46049                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46063                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.298704                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.298917                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.298704                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.298917                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.298704                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.298917                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 191733.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 216164.639767                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 216139.799114                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 191733.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 216164.639767                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 216139.799114                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 191733.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 216164.639767                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 216139.799114                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6251                       # number of writebacks
system.l21.writebacks::total                     6251                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13755                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13769                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13755                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13769                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13755                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13769                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1842381                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2146297257                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2148139638                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1842381                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2146297257                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2148139638                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1842381                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2146297257                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2148139638                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.298704                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.298917                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.298704                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.298917                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.298704                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.298917                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131598.642857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 156037.605016                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 156012.756046                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131598.642857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 156037.605016                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 156012.756046                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131598.642857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 156037.605016                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 156012.756046                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.985762                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013992071                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874292.182994                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.985762                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022413                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866964                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13959955                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13959955                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13959955                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13959955                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13959955                       # number of overall hits
system.cpu0.icache.overall_hits::total       13959955                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3421765                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3421765                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3421765                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3421765                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3421765                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3421765                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13959970                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13959970                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13959970                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13959970                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13959970                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13959970                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 228117.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 228117.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 228117.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 228117.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 228117.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 228117.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3091594                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3091594                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3091594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3091594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3091594                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3091594                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 220828.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 220828.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 220828.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 220828.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 220828.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 220828.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51299                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246979180                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51555                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4790.596062                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.958540                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.041460                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.808432                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.191568                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20069888                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20069888                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9238                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9238                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24080322                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24080322                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24080322                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24080322                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       197150                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       197150                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197150                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197150                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197150                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197150                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27299094662                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27299094662                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27299094662                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27299094662                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27299094662                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27299094662                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20267038                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20267038                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24277472                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24277472                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24277472                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24277472                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009728                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009728                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008121                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008121                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008121                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008121                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138468.651595                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138468.651595                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 138468.651595                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 138468.651595                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 138468.651595                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 138468.651595                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7026                       # number of writebacks
system.cpu0.dcache.writebacks::total             7026                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       145851                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       145851                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       145851                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       145851                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       145851                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       145851                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51299                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51299                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51299                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51299                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51299                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51299                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6358159026                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6358159026                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6358159026                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6358159026                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6358159026                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6358159026                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123943.137800                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123943.137800                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123943.137800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123943.137800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123943.137800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123943.137800                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997752                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094931553                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2364862.965443                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997752                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13602536                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13602536                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13602536                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13602536                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13602536                       # number of overall hits
system.cpu1.icache.overall_hits::total       13602536                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3229412                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3229412                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3229412                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3229412                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3229412                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3229412                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13602551                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13602551                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13602551                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13602551                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13602551                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13602551                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 215294.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 215294.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 215294.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 215294.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 215294.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 215294.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2800474                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2800474                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2800474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2800474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2800474                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2800474                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200033.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 200033.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 200033.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 200033.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 200033.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 200033.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46049                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183458804                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46305                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3961.965317                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.694615                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.305385                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908963                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091037                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10956171                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10956171                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8343316                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8343316                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19984                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19984                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19984                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19984                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19299487                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19299487                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19299487                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19299487                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       138546                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       138546                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138546                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138546                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138546                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138546                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18144569158                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18144569158                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18144569158                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18144569158                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18144569158                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18144569158                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11094717                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11094717                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8343316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8343316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19984                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19438033                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19438033                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19438033                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19438033                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012488                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007128                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007128                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007128                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007128                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 130964.222410                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 130964.222410                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 130964.222410                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130964.222410                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 130964.222410                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130964.222410                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10567                       # number of writebacks
system.cpu1.dcache.writebacks::total            10567                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92497                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92497                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92497                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92497                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92497                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92497                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46049                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46049                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46049                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46049                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46049                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46049                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5189489520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5189489520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5189489520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5189489520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5189489520                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5189489520                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112694.944950                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112694.944950                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 112694.944950                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112694.944950                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 112694.944950                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112694.944950                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
