
BMP280_sensor_reading_proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000836c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08008500  08008500  00009500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088f4  080088f4  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080088f4  080088f4  000098f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088fc  080088fc  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088fc  080088fc  000098fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008900  08008900  00009900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008904  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d4  2**0
                  CONTENTS
 10 .bss          000002c4  200001d4  200001d4  0000a1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000498  20000498  0000a1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011e04  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000247c  00000000  00000000  0001c008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001008  00000000  00000000  0001e488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c9c  00000000  00000000  0001f490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021662  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000141df  00000000  00000000  0004178e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c6791  00000000  00000000  0005596d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011c0fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054e0  00000000  00000000  0011c144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  00121624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080084e4 	.word	0x080084e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080084e4 	.word	0x080084e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_ldivmod>:
 8000ba8:	b97b      	cbnz	r3, 8000bca <__aeabi_ldivmod+0x22>
 8000baa:	b972      	cbnz	r2, 8000bca <__aeabi_ldivmod+0x22>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bfbe      	ittt	lt
 8000bb0:	2000      	movlt	r0, #0
 8000bb2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bb6:	e006      	blt.n	8000bc6 <__aeabi_ldivmod+0x1e>
 8000bb8:	bf08      	it	eq
 8000bba:	2800      	cmpeq	r0, #0
 8000bbc:	bf1c      	itt	ne
 8000bbe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc6:	f000 b9bb 	b.w	8000f40 <__aeabi_idiv0>
 8000bca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	db09      	blt.n	8000bea <__aeabi_ldivmod+0x42>
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	db1a      	blt.n	8000c10 <__aeabi_ldivmod+0x68>
 8000bda:	f000 f835 	bl	8000c48 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4770      	bx	lr
 8000bea:	4240      	negs	r0, r0
 8000bec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db1b      	blt.n	8000c2c <__aeabi_ldivmod+0x84>
 8000bf4:	f000 f828 	bl	8000c48 <__udivmoddi4>
 8000bf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c00:	b004      	add	sp, #16
 8000c02:	4240      	negs	r0, r0
 8000c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f817 	bl	8000c48 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4240      	negs	r0, r0
 8000c26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2a:	4770      	bx	lr
 8000c2c:	4252      	negs	r2, r2
 8000c2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c32:	f000 f809 	bl	8000c48 <__udivmoddi4>
 8000c36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3e:	b004      	add	sp, #16
 8000c40:	4252      	negs	r2, r2
 8000c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <read_register16>:
int16_t  dig_P9;
uint8_t  id;        /* Chip ID */

bmp280_params_t myParams;

static bool read_register16(uint8_t addr, uint16_t *value) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af04      	add	r7, sp, #16
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	6039      	str	r1, [r7, #0]
 8000f4e:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_buff[2];
    if (HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDRESS, addr, 1, rx_buff, 2, BMP280_RESPONCE_TIME) == HAL_OK) {
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000f58:	9302      	str	r3, [sp, #8]
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	9301      	str	r3, [sp, #4]
 8000f5e:	f107 030c 	add.w	r3, r7, #12
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2301      	movs	r3, #1
 8000f66:	21ec      	movs	r1, #236	@ 0xec
 8000f68:	480b      	ldr	r0, [pc, #44]	@ (8000f98 <read_register16+0x54>)
 8000f6a:	f001 fd87 	bl	8002a7c <HAL_I2C_Mem_Read>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d10c      	bne.n	8000f8e <read_register16+0x4a>
        *value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8000f74:	7b7b      	ldrb	r3, [r7, #13]
 8000f76:	b21b      	sxth	r3, r3
 8000f78:	021b      	lsls	r3, r3, #8
 8000f7a:	b21a      	sxth	r2, r3
 8000f7c:	7b3b      	ldrb	r3, [r7, #12]
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b21b      	sxth	r3, r3
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	801a      	strh	r2, [r3, #0]
        return true;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e000      	b.n	8000f90 <read_register16+0x4c>
    } else
        return false;
 8000f8e:	2300      	movs	r3, #0
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20000214 	.word	0x20000214

08000f9c <read_data>:

static inline int read_data(uint8_t addr, uint8_t *value, uint8_t len) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af04      	add	r7, sp, #16
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	6039      	str	r1, [r7, #0]
 8000fa6:	71fb      	strb	r3, [r7, #7]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDRESS, addr, 1, value, len, BMP280_RESPONCE_TIME) == HAL_OK)
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	79bb      	ldrb	r3, [r7, #6]
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000fb8:	9102      	str	r1, [sp, #8]
 8000fba:	9301      	str	r3, [sp, #4]
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	21ec      	movs	r1, #236	@ 0xec
 8000fc4:	4806      	ldr	r0, [pc, #24]	@ (8000fe0 <read_data+0x44>)
 8000fc6:	f001 fd59 	bl	8002a7c <HAL_I2C_Mem_Read>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d101      	bne.n	8000fd4 <read_data+0x38>
        return 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	e000      	b.n	8000fd6 <read_data+0x3a>
    else
        return 1;
 8000fd4:	2301      	movs	r3, #1
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000214 	.word	0x20000214

08000fe4 <read_calibration_data>:

static bool read_calibration_data(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0

    if (read_register16(0x88, &dig_T1) && read_register16(0x8a, (uint16_t *) &dig_T2)
 8000fe8:	492c      	ldr	r1, [pc, #176]	@ (800109c <read_calibration_data+0xb8>)
 8000fea:	2088      	movs	r0, #136	@ 0x88
 8000fec:	f7ff ffaa 	bl	8000f44 <read_register16>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d04e      	beq.n	8001094 <read_calibration_data+0xb0>
 8000ff6:	492a      	ldr	r1, [pc, #168]	@ (80010a0 <read_calibration_data+0xbc>)
 8000ff8:	208a      	movs	r0, #138	@ 0x8a
 8000ffa:	f7ff ffa3 	bl	8000f44 <read_register16>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d047      	beq.n	8001094 <read_calibration_data+0xb0>
            && read_register16(0x8c, (uint16_t *) &dig_T3) && read_register16(0x8e, &dig_P1)
 8001004:	4927      	ldr	r1, [pc, #156]	@ (80010a4 <read_calibration_data+0xc0>)
 8001006:	208c      	movs	r0, #140	@ 0x8c
 8001008:	f7ff ff9c 	bl	8000f44 <read_register16>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d040      	beq.n	8001094 <read_calibration_data+0xb0>
 8001012:	4925      	ldr	r1, [pc, #148]	@ (80010a8 <read_calibration_data+0xc4>)
 8001014:	208e      	movs	r0, #142	@ 0x8e
 8001016:	f7ff ff95 	bl	8000f44 <read_register16>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d039      	beq.n	8001094 <read_calibration_data+0xb0>
            && read_register16(0x90, (uint16_t *) &dig_P2) && read_register16(0x92, (uint16_t *) &dig_P3)
 8001020:	4922      	ldr	r1, [pc, #136]	@ (80010ac <read_calibration_data+0xc8>)
 8001022:	2090      	movs	r0, #144	@ 0x90
 8001024:	f7ff ff8e 	bl	8000f44 <read_register16>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d032      	beq.n	8001094 <read_calibration_data+0xb0>
 800102e:	4920      	ldr	r1, [pc, #128]	@ (80010b0 <read_calibration_data+0xcc>)
 8001030:	2092      	movs	r0, #146	@ 0x92
 8001032:	f7ff ff87 	bl	8000f44 <read_register16>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d02b      	beq.n	8001094 <read_calibration_data+0xb0>
            && read_register16(0x94, (uint16_t *) &dig_P4) && read_register16(0x96, (uint16_t *) &dig_P5)
 800103c:	491d      	ldr	r1, [pc, #116]	@ (80010b4 <read_calibration_data+0xd0>)
 800103e:	2094      	movs	r0, #148	@ 0x94
 8001040:	f7ff ff80 	bl	8000f44 <read_register16>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d024      	beq.n	8001094 <read_calibration_data+0xb0>
 800104a:	491b      	ldr	r1, [pc, #108]	@ (80010b8 <read_calibration_data+0xd4>)
 800104c:	2096      	movs	r0, #150	@ 0x96
 800104e:	f7ff ff79 	bl	8000f44 <read_register16>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d01d      	beq.n	8001094 <read_calibration_data+0xb0>
            && read_register16(0x98, (uint16_t *) &dig_P6) && read_register16(0x9a, (uint16_t *) &dig_P7)
 8001058:	4918      	ldr	r1, [pc, #96]	@ (80010bc <read_calibration_data+0xd8>)
 800105a:	2098      	movs	r0, #152	@ 0x98
 800105c:	f7ff ff72 	bl	8000f44 <read_register16>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d016      	beq.n	8001094 <read_calibration_data+0xb0>
 8001066:	4916      	ldr	r1, [pc, #88]	@ (80010c0 <read_calibration_data+0xdc>)
 8001068:	209a      	movs	r0, #154	@ 0x9a
 800106a:	f7ff ff6b 	bl	8000f44 <read_register16>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d00f      	beq.n	8001094 <read_calibration_data+0xb0>
            && read_register16(0x9c, (uint16_t *) &dig_P8) && read_register16(0x9e,    (uint16_t *) &dig_P9))
 8001074:	4913      	ldr	r1, [pc, #76]	@ (80010c4 <read_calibration_data+0xe0>)
 8001076:	209c      	movs	r0, #156	@ 0x9c
 8001078:	f7ff ff64 	bl	8000f44 <read_register16>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d008      	beq.n	8001094 <read_calibration_data+0xb0>
 8001082:	4911      	ldr	r1, [pc, #68]	@ (80010c8 <read_calibration_data+0xe4>)
 8001084:	209e      	movs	r0, #158	@ 0x9e
 8001086:	f7ff ff5d 	bl	8000f44 <read_register16>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <read_calibration_data+0xb0>
    {
        return true;
 8001090:	2301      	movs	r3, #1
 8001092:	e000      	b.n	8001096 <read_calibration_data+0xb2>
    }
    return false;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	200001f0 	.word	0x200001f0
 80010a0:	200001f2 	.word	0x200001f2
 80010a4:	200001f4 	.word	0x200001f4
 80010a8:	200001f6 	.word	0x200001f6
 80010ac:	200001f8 	.word	0x200001f8
 80010b0:	200001fa 	.word	0x200001fa
 80010b4:	200001fc 	.word	0x200001fc
 80010b8:	200001fe 	.word	0x200001fe
 80010bc:	20000200 	.word	0x20000200
 80010c0:	20000202 	.word	0x20000202
 80010c4:	20000204 	.word	0x20000204
 80010c8:	20000206 	.word	0x20000206

080010cc <write_register8>:

static int write_register8(uint8_t addr, uint8_t value) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af04      	add	r7, sp, #16
 80010d2:	4603      	mov	r3, r0
 80010d4:	460a      	mov	r2, r1
 80010d6:	71fb      	strb	r3, [r7, #7]
 80010d8:	4613      	mov	r3, r2
 80010da:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDRESS, addr, 1, &value, 1, BMP280_RESPONCE_TIME) == HAL_OK)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	b29a      	uxth	r2, r3
 80010e0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80010e4:	9302      	str	r3, [sp, #8]
 80010e6:	2301      	movs	r3, #1
 80010e8:	9301      	str	r3, [sp, #4]
 80010ea:	1dbb      	adds	r3, r7, #6
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	2301      	movs	r3, #1
 80010f0:	21ec      	movs	r1, #236	@ 0xec
 80010f2:	4806      	ldr	r0, [pc, #24]	@ (800110c <write_register8+0x40>)
 80010f4:	f001 fbae 	bl	8002854 <HAL_I2C_Mem_Write>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d101      	bne.n	8001102 <write_register8+0x36>
        return false;
 80010fe:	2300      	movs	r3, #0
 8001100:	e000      	b.n	8001104 <write_register8+0x38>
    else
        return true;
 8001102:	2301      	movs	r3, #1
}
 8001104:	4618      	mov	r0, r3
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20000214 	.word	0x20000214

08001110 <bmp280_init>:

bool bmp280_init(void) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 *      mode: NORAML
 *      filter: OFF
 *      oversampling: x4
 *      standby time: 250ms
 */
    myParams.mode = BMP280_MODE_NORMAL;
 8001116:	4b3d      	ldr	r3, [pc, #244]	@ (800120c <bmp280_init+0xfc>)
 8001118:	2203      	movs	r2, #3
 800111a:	701a      	strb	r2, [r3, #0]
    myParams.filter = BMP280_FILTER_16;
 800111c:	4b3b      	ldr	r3, [pc, #236]	@ (800120c <bmp280_init+0xfc>)
 800111e:	2204      	movs	r2, #4
 8001120:	705a      	strb	r2, [r3, #1]
    myParams.oversampling_pressure = BMP280_ULTRA_HIGH_RES;
 8001122:	4b3a      	ldr	r3, [pc, #232]	@ (800120c <bmp280_init+0xfc>)
 8001124:	2205      	movs	r2, #5
 8001126:	709a      	strb	r2, [r3, #2]
    myParams.oversampling_temperature = BMP280_ULTRA_HIGH_RES;
 8001128:	4b38      	ldr	r3, [pc, #224]	@ (800120c <bmp280_init+0xfc>)
 800112a:	2205      	movs	r2, #5
 800112c:	70da      	strb	r2, [r3, #3]
    myParams.standby = BMP280_STANDBY_250;
 800112e:	4b37      	ldr	r3, [pc, #220]	@ (800120c <bmp280_init+0xfc>)
 8001130:	2203      	movs	r2, #3
 8001132:	711a      	strb	r2, [r3, #4]

    if (read_data(BMP280_REG_ID, &id, 1)) {
 8001134:	2201      	movs	r2, #1
 8001136:	4936      	ldr	r1, [pc, #216]	@ (8001210 <bmp280_init+0x100>)
 8001138:	20d0      	movs	r0, #208	@ 0xd0
 800113a:	f7ff ff2f 	bl	8000f9c <read_data>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <bmp280_init+0x38>
        return false;
 8001144:	2300      	movs	r3, #0
 8001146:	e05c      	b.n	8001202 <bmp280_init+0xf2>
    }
    // Soft reset.
    if (write_register8(BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8001148:	21b6      	movs	r1, #182	@ 0xb6
 800114a:	20e0      	movs	r0, #224	@ 0xe0
 800114c:	f7ff ffbe 	bl	80010cc <write_register8>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <bmp280_init+0x4a>
        return false;
 8001156:	2300      	movs	r3, #0
 8001158:	e053      	b.n	8001202 <bmp280_init+0xf2>
    }
    // Wait until finished copying over the NVP data.
    while (1) {
        uint8_t status;
        if (!read_data(BMP280_REG_STATUS, &status, 1)    && (status & 1) == 0)
 800115a:	1d7b      	adds	r3, r7, #5
 800115c:	2201      	movs	r2, #1
 800115e:	4619      	mov	r1, r3
 8001160:	20f3      	movs	r0, #243	@ 0xf3
 8001162:	f7ff ff1b 	bl	8000f9c <read_data>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d1f6      	bne.n	800115a <bmp280_init+0x4a>
 800116c:	797b      	ldrb	r3, [r7, #5]
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1f1      	bne.n	800115a <bmp280_init+0x4a>
            break;
    }
    if (!read_calibration_data()) {
 8001176:	f7ff ff35 	bl	8000fe4 <read_calibration_data>
 800117a:	4603      	mov	r3, r0
 800117c:	f083 0301 	eor.w	r3, r3, #1
 8001180:	b2db      	uxtb	r3, r3
 8001182:	2b00      	cmp	r3, #0
 8001184:	d100      	bne.n	8001188 <bmp280_init+0x78>
 8001186:	e001      	b.n	800118c <bmp280_init+0x7c>
        return false;
 8001188:	2300      	movs	r3, #0
 800118a:	e03a      	b.n	8001202 <bmp280_init+0xf2>
    }

    uint8_t config = (myParams.standby << 5) | (myParams.filter << 2);
 800118c:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <bmp280_init+0xfc>)
 800118e:	791b      	ldrb	r3, [r3, #4]
 8001190:	b25b      	sxtb	r3, r3
 8001192:	015b      	lsls	r3, r3, #5
 8001194:	b25a      	sxtb	r2, r3
 8001196:	4b1d      	ldr	r3, [pc, #116]	@ (800120c <bmp280_init+0xfc>)
 8001198:	785b      	ldrb	r3, [r3, #1]
 800119a:	b25b      	sxtb	r3, r3
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	b25b      	sxtb	r3, r3
 80011a0:	4313      	orrs	r3, r2
 80011a2:	b25b      	sxtb	r3, r3
 80011a4:	71fb      	strb	r3, [r7, #7]
    if (write_register8(BMP280_REG_CONFIG, config)) {
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	4619      	mov	r1, r3
 80011aa:	20f5      	movs	r0, #245	@ 0xf5
 80011ac:	f7ff ff8e 	bl	80010cc <write_register8>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <bmp280_init+0xaa>
        return false;
 80011b6:	2300      	movs	r3, #0
 80011b8:	e023      	b.n	8001202 <bmp280_init+0xf2>
    }
    if (myParams.mode == BMP280_MODE_FORCED) {
 80011ba:	4b14      	ldr	r3, [pc, #80]	@ (800120c <bmp280_init+0xfc>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d102      	bne.n	80011c8 <bmp280_init+0xb8>
        myParams.mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80011c2:	4b12      	ldr	r3, [pc, #72]	@ (800120c <bmp280_init+0xfc>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	701a      	strb	r2, [r3, #0]
    }
    uint8_t ctrl = (myParams.oversampling_temperature << 5) | (myParams.oversampling_pressure << 2) | (myParams.mode);
 80011c8:	4b10      	ldr	r3, [pc, #64]	@ (800120c <bmp280_init+0xfc>)
 80011ca:	78db      	ldrb	r3, [r3, #3]
 80011cc:	b25b      	sxtb	r3, r3
 80011ce:	015b      	lsls	r3, r3, #5
 80011d0:	b25a      	sxtb	r2, r3
 80011d2:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <bmp280_init+0xfc>)
 80011d4:	789b      	ldrb	r3, [r3, #2]
 80011d6:	b25b      	sxtb	r3, r3
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b25a      	sxtb	r2, r3
 80011e0:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <bmp280_init+0xfc>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b25b      	sxtb	r3, r3
 80011e6:	4313      	orrs	r3, r2
 80011e8:	b25b      	sxtb	r3, r3
 80011ea:	71bb      	strb	r3, [r7, #6]
    if (write_register8(BMP280_REG_CTRL, ctrl)) {
 80011ec:	79bb      	ldrb	r3, [r7, #6]
 80011ee:	4619      	mov	r1, r3
 80011f0:	20f4      	movs	r0, #244	@ 0xf4
 80011f2:	f7ff ff6b 	bl	80010cc <write_register8>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <bmp280_init+0xf0>
        return false;
 80011fc:	2300      	movs	r3, #0
 80011fe:	e000      	b.n	8001202 <bmp280_init+0xf2>
    }
    return true;
 8001200:	2301      	movs	r3, #1
}
 8001202:	4618      	mov	r0, r3
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	2000020c 	.word	0x2000020c
 8001210:	20000208 	.word	0x20000208

08001214 <compensate_temperature>:
/**
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(int32_t adc_temp,    int32_t *fine_temp) {
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
    int32_t var1, var2;
    var1 = ((((adc_temp >> 3) - ((int32_t) dig_T1 << 1))) * (int32_t) dig_T2) >> 11;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	10da      	asrs	r2, r3, #3
 8001222:	4b18      	ldr	r3, [pc, #96]	@ (8001284 <compensate_temperature+0x70>)
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <compensate_temperature+0x74>)
 800122c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001230:	fb02 f303 	mul.w	r3, r2, r3
 8001234:	12db      	asrs	r3, r3, #11
 8001236:	60fb      	str	r3, [r7, #12]
    var2 = (((((adc_temp >> 4) - (int32_t) dig_T1)    * ((adc_temp >> 4) - (int32_t) dig_T1)) >> 12)    * (int32_t) dig_T3) >> 14;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	111b      	asrs	r3, r3, #4
 800123c:	4a11      	ldr	r2, [pc, #68]	@ (8001284 <compensate_temperature+0x70>)
 800123e:	8812      	ldrh	r2, [r2, #0]
 8001240:	1a9b      	subs	r3, r3, r2
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	1112      	asrs	r2, r2, #4
 8001246:	490f      	ldr	r1, [pc, #60]	@ (8001284 <compensate_temperature+0x70>)
 8001248:	8809      	ldrh	r1, [r1, #0]
 800124a:	1a52      	subs	r2, r2, r1
 800124c:	fb02 f303 	mul.w	r3, r2, r3
 8001250:	131b      	asrs	r3, r3, #12
 8001252:	4a0e      	ldr	r2, [pc, #56]	@ (800128c <compensate_temperature+0x78>)
 8001254:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001258:	fb02 f303 	mul.w	r3, r2, r3
 800125c:	139b      	asrs	r3, r3, #14
 800125e:	60bb      	str	r3, [r7, #8]
    *fine_temp = var1 + var2;
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	441a      	add	r2, r3
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	601a      	str	r2, [r3, #0]
    return (*fine_temp * 5 + 128) >> 8;
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	4613      	mov	r3, r2
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	4413      	add	r3, r2
 8001274:	3380      	adds	r3, #128	@ 0x80
 8001276:	121b      	asrs	r3, r3, #8
}
 8001278:	4618      	mov	r0, r3
 800127a:	3714      	adds	r7, #20
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	200001f0 	.word	0x200001f0
 8001288:	200001f2 	.word	0x200001f2
 800128c:	200001f4 	.word	0x200001f4

08001290 <compensate_pressure>:
/**
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(int32_t adc_press,    int32_t fine_temp) {
 8001290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001294:	b0ca      	sub	sp, #296	@ 0x128
 8001296:	af00      	add	r7, sp, #0
 8001298:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 800129c:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    int64_t var1, var2, p;
    var1 = (int64_t) fine_temp - 128000;
 80012a0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80012a4:	17da      	asrs	r2, r3, #31
 80012a6:	461c      	mov	r4, r3
 80012a8:	4615      	mov	r5, r2
 80012aa:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 80012ae:	f145 3bff 	adc.w	fp, r5, #4294967295
 80012b2:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
    var2 = var1 * var1 * (int64_t) dig_P6;
 80012b6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80012ba:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012be:	fb03 f102 	mul.w	r1, r3, r2
 80012c2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80012c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012ca:	fb02 f303 	mul.w	r3, r2, r3
 80012ce:	18ca      	adds	r2, r1, r3
 80012d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012d4:	fba3 8903 	umull	r8, r9, r3, r3
 80012d8:	eb02 0309 	add.w	r3, r2, r9
 80012dc:	4699      	mov	r9, r3
 80012de:	4ba0      	ldr	r3, [pc, #640]	@ (8001560 <compensate_pressure+0x2d0>)
 80012e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e4:	b21b      	sxth	r3, r3
 80012e6:	17da      	asrs	r2, r3, #31
 80012e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80012ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80012f0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80012f4:	4603      	mov	r3, r0
 80012f6:	fb03 f209 	mul.w	r2, r3, r9
 80012fa:	460b      	mov	r3, r1
 80012fc:	fb08 f303 	mul.w	r3, r8, r3
 8001300:	4413      	add	r3, r2
 8001302:	4602      	mov	r2, r0
 8001304:	fba8 1202 	umull	r1, r2, r8, r2
 8001308:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800130c:	460a      	mov	r2, r1
 800130e:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8001312:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001316:	4413      	add	r3, r2
 8001318:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800131c:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8001320:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8001324:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + ((var1 * (int64_t) dig_P5) << 17);
 8001328:	4b8e      	ldr	r3, [pc, #568]	@ (8001564 <compensate_pressure+0x2d4>)
 800132a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800132e:	b21b      	sxth	r3, r3
 8001330:	17da      	asrs	r2, r3, #31
 8001332:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001336:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800133a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800133e:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8001342:	462a      	mov	r2, r5
 8001344:	fb02 f203 	mul.w	r2, r2, r3
 8001348:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800134c:	4621      	mov	r1, r4
 800134e:	fb01 f303 	mul.w	r3, r1, r3
 8001352:	441a      	add	r2, r3
 8001354:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001358:	4621      	mov	r1, r4
 800135a:	fba3 1301 	umull	r1, r3, r3, r1
 800135e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001362:	460b      	mov	r3, r1
 8001364:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800136c:	18d3      	adds	r3, r2, r3
 800136e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001372:	f04f 0000 	mov.w	r0, #0
 8001376:	f04f 0100 	mov.w	r1, #0
 800137a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800137e:	462b      	mov	r3, r5
 8001380:	0459      	lsls	r1, r3, #17
 8001382:	4623      	mov	r3, r4
 8001384:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001388:	4623      	mov	r3, r4
 800138a:	0458      	lsls	r0, r3, #17
 800138c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001390:	1814      	adds	r4, r2, r0
 8001392:	643c      	str	r4, [r7, #64]	@ 0x40
 8001394:	414b      	adcs	r3, r1
 8001396:	647b      	str	r3, [r7, #68]	@ 0x44
 8001398:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800139c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + (((int64_t) dig_P4) << 35);
 80013a0:	4b71      	ldr	r3, [pc, #452]	@ (8001568 <compensate_pressure+0x2d8>)
 80013a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013a6:	b21b      	sxth	r3, r3
 80013a8:	17da      	asrs	r2, r3, #31
 80013aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80013ae:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80013b2:	f04f 0000 	mov.w	r0, #0
 80013b6:	f04f 0100 	mov.w	r1, #0
 80013ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80013be:	00d9      	lsls	r1, r3, #3
 80013c0:	2000      	movs	r0, #0
 80013c2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80013c6:	1814      	adds	r4, r2, r0
 80013c8:	63bc      	str	r4, [r7, #56]	@ 0x38
 80013ca:	414b      	adcs	r3, r1
 80013cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80013ce:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80013d2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var1 = ((var1 * var1 * (int64_t) dig_P3) >> 8)    + ((var1 * (int64_t) dig_P2) << 12);
 80013d6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80013da:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013de:	fb03 f102 	mul.w	r1, r3, r2
 80013e2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80013e6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013ea:	fb02 f303 	mul.w	r3, r2, r3
 80013ee:	18ca      	adds	r2, r1, r3
 80013f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013f4:	fba3 1303 	umull	r1, r3, r3, r3
 80013f8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80013fc:	460b      	mov	r3, r1
 80013fe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001402:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001406:	18d3      	adds	r3, r2, r3
 8001408:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800140c:	4b57      	ldr	r3, [pc, #348]	@ (800156c <compensate_pressure+0x2dc>)
 800140e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001412:	b21b      	sxth	r3, r3
 8001414:	17da      	asrs	r2, r3, #31
 8001416:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800141a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800141e:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001422:	462b      	mov	r3, r5
 8001424:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001428:	4642      	mov	r2, r8
 800142a:	fb02 f203 	mul.w	r2, r2, r3
 800142e:	464b      	mov	r3, r9
 8001430:	4621      	mov	r1, r4
 8001432:	fb01 f303 	mul.w	r3, r1, r3
 8001436:	4413      	add	r3, r2
 8001438:	4622      	mov	r2, r4
 800143a:	4641      	mov	r1, r8
 800143c:	fba2 1201 	umull	r1, r2, r2, r1
 8001440:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001444:	460a      	mov	r2, r1
 8001446:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800144a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800144e:	4413      	add	r3, r2
 8001450:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001454:	f04f 0000 	mov.w	r0, #0
 8001458:	f04f 0100 	mov.w	r1, #0
 800145c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001460:	4623      	mov	r3, r4
 8001462:	0a18      	lsrs	r0, r3, #8
 8001464:	462b      	mov	r3, r5
 8001466:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800146a:	462b      	mov	r3, r5
 800146c:	1219      	asrs	r1, r3, #8
 800146e:	4b40      	ldr	r3, [pc, #256]	@ (8001570 <compensate_pressure+0x2e0>)
 8001470:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001474:	b21b      	sxth	r3, r3
 8001476:	17da      	asrs	r2, r3, #31
 8001478:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800147c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001480:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001484:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001488:	464a      	mov	r2, r9
 800148a:	fb02 f203 	mul.w	r2, r2, r3
 800148e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001492:	4644      	mov	r4, r8
 8001494:	fb04 f303 	mul.w	r3, r4, r3
 8001498:	441a      	add	r2, r3
 800149a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800149e:	4644      	mov	r4, r8
 80014a0:	fba3 4304 	umull	r4, r3, r3, r4
 80014a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80014a8:	4623      	mov	r3, r4
 80014aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80014ae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80014b2:	18d3      	adds	r3, r2, r3
 80014b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	f04f 0300 	mov.w	r3, #0
 80014c0:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80014c4:	464c      	mov	r4, r9
 80014c6:	0323      	lsls	r3, r4, #12
 80014c8:	4644      	mov	r4, r8
 80014ca:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80014ce:	4644      	mov	r4, r8
 80014d0:	0322      	lsls	r2, r4, #12
 80014d2:	1884      	adds	r4, r0, r2
 80014d4:	633c      	str	r4, [r7, #48]	@ 0x30
 80014d6:	eb41 0303 	adc.w	r3, r1, r3
 80014da:	637b      	str	r3, [r7, #52]	@ 0x34
 80014dc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80014e0:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dig_P1) >> 33;
 80014e4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80014e8:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80014ec:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 80014f0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80014f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001574 <compensate_pressure+0x2e4>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	2200      	movs	r2, #0
 80014fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001500:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001504:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001508:	462b      	mov	r3, r5
 800150a:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800150e:	4642      	mov	r2, r8
 8001510:	fb02 f203 	mul.w	r2, r2, r3
 8001514:	464b      	mov	r3, r9
 8001516:	4621      	mov	r1, r4
 8001518:	fb01 f303 	mul.w	r3, r1, r3
 800151c:	4413      	add	r3, r2
 800151e:	4622      	mov	r2, r4
 8001520:	4641      	mov	r1, r8
 8001522:	fba2 1201 	umull	r1, r2, r2, r1
 8001526:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800152a:	460a      	mov	r2, r1
 800152c:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001530:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001534:	4413      	add	r3, r2
 8001536:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	f04f 0300 	mov.w	r3, #0
 8001542:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001546:	4629      	mov	r1, r5
 8001548:	104a      	asrs	r2, r1, #1
 800154a:	4629      	mov	r1, r5
 800154c:	17cb      	asrs	r3, r1, #31
 800154e:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    if (var1 == 0) {
 8001552:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001556:	4313      	orrs	r3, r2
 8001558:	d10e      	bne.n	8001578 <compensate_pressure+0x2e8>
        return 0;  // avoid exception caused by division by zero
 800155a:	2300      	movs	r3, #0
 800155c:	e152      	b.n	8001804 <compensate_pressure+0x574>
 800155e:	bf00      	nop
 8001560:	20000200 	.word	0x20000200
 8001564:	200001fe 	.word	0x200001fe
 8001568:	200001fc 	.word	0x200001fc
 800156c:	200001fa 	.word	0x200001fa
 8001570:	200001f8 	.word	0x200001f8
 8001574:	200001f6 	.word	0x200001f6
    }
    p = 1048576 - adc_press;
 8001578:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800157c:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001580:	17da      	asrs	r2, r3, #31
 8001582:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001584:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001586:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800158a:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p << 31) - var2) * 3125) / var1;
 800158e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001592:	105b      	asrs	r3, r3, #1
 8001594:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001598:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800159c:	07db      	lsls	r3, r3, #31
 800159e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80015a2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80015a6:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80015aa:	4621      	mov	r1, r4
 80015ac:	1a89      	subs	r1, r1, r2
 80015ae:	67b9      	str	r1, [r7, #120]	@ 0x78
 80015b0:	4629      	mov	r1, r5
 80015b2:	eb61 0303 	sbc.w	r3, r1, r3
 80015b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80015b8:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80015bc:	4622      	mov	r2, r4
 80015be:	462b      	mov	r3, r5
 80015c0:	1891      	adds	r1, r2, r2
 80015c2:	6239      	str	r1, [r7, #32]
 80015c4:	415b      	adcs	r3, r3
 80015c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80015c8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015cc:	4621      	mov	r1, r4
 80015ce:	1851      	adds	r1, r2, r1
 80015d0:	61b9      	str	r1, [r7, #24]
 80015d2:	4629      	mov	r1, r5
 80015d4:	414b      	adcs	r3, r1
 80015d6:	61fb      	str	r3, [r7, #28]
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	f04f 0300 	mov.w	r3, #0
 80015e0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80015e4:	4649      	mov	r1, r9
 80015e6:	018b      	lsls	r3, r1, #6
 80015e8:	4641      	mov	r1, r8
 80015ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015ee:	4641      	mov	r1, r8
 80015f0:	018a      	lsls	r2, r1, #6
 80015f2:	4641      	mov	r1, r8
 80015f4:	1889      	adds	r1, r1, r2
 80015f6:	6139      	str	r1, [r7, #16]
 80015f8:	4649      	mov	r1, r9
 80015fa:	eb43 0101 	adc.w	r1, r3, r1
 80015fe:	6179      	str	r1, [r7, #20]
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	f04f 0300 	mov.w	r3, #0
 8001608:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800160c:	4649      	mov	r1, r9
 800160e:	008b      	lsls	r3, r1, #2
 8001610:	4641      	mov	r1, r8
 8001612:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001616:	4641      	mov	r1, r8
 8001618:	008a      	lsls	r2, r1, #2
 800161a:	4610      	mov	r0, r2
 800161c:	4619      	mov	r1, r3
 800161e:	4603      	mov	r3, r0
 8001620:	4622      	mov	r2, r4
 8001622:	189b      	adds	r3, r3, r2
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	460b      	mov	r3, r1
 8001628:	462a      	mov	r2, r5
 800162a:	eb42 0303 	adc.w	r3, r2, r3
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	f04f 0200 	mov.w	r2, #0
 8001634:	f04f 0300 	mov.w	r3, #0
 8001638:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800163c:	4649      	mov	r1, r9
 800163e:	008b      	lsls	r3, r1, #2
 8001640:	4641      	mov	r1, r8
 8001642:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001646:	4641      	mov	r1, r8
 8001648:	008a      	lsls	r2, r1, #2
 800164a:	4610      	mov	r0, r2
 800164c:	4619      	mov	r1, r3
 800164e:	4603      	mov	r3, r0
 8001650:	4622      	mov	r2, r4
 8001652:	189b      	adds	r3, r3, r2
 8001654:	673b      	str	r3, [r7, #112]	@ 0x70
 8001656:	462b      	mov	r3, r5
 8001658:	460a      	mov	r2, r1
 800165a:	eb42 0303 	adc.w	r3, r2, r3
 800165e:	677b      	str	r3, [r7, #116]	@ 0x74
 8001660:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001664:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001668:	f7ff fa9e 	bl	8000ba8 <__aeabi_ldivmod>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
    var1 = ((int64_t) dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001674:	4b66      	ldr	r3, [pc, #408]	@ (8001810 <compensate_pressure+0x580>)
 8001676:	f9b3 3000 	ldrsh.w	r3, [r3]
 800167a:	b21b      	sxth	r3, r3
 800167c:	17da      	asrs	r2, r3, #31
 800167e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001680:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001682:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001686:	f04f 0000 	mov.w	r0, #0
 800168a:	f04f 0100 	mov.w	r1, #0
 800168e:	0b50      	lsrs	r0, r2, #13
 8001690:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001694:	1359      	asrs	r1, r3, #13
 8001696:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800169a:	462b      	mov	r3, r5
 800169c:	fb00 f203 	mul.w	r2, r0, r3
 80016a0:	4623      	mov	r3, r4
 80016a2:	fb03 f301 	mul.w	r3, r3, r1
 80016a6:	4413      	add	r3, r2
 80016a8:	4622      	mov	r2, r4
 80016aa:	fba2 1200 	umull	r1, r2, r2, r0
 80016ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80016b2:	460a      	mov	r2, r1
 80016b4:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80016b8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80016bc:	4413      	add	r3, r2
 80016be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80016c2:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80016c6:	f04f 0000 	mov.w	r0, #0
 80016ca:	f04f 0100 	mov.w	r1, #0
 80016ce:	0b50      	lsrs	r0, r2, #13
 80016d0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80016d4:	1359      	asrs	r1, r3, #13
 80016d6:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80016da:	462b      	mov	r3, r5
 80016dc:	fb00 f203 	mul.w	r2, r0, r3
 80016e0:	4623      	mov	r3, r4
 80016e2:	fb03 f301 	mul.w	r3, r3, r1
 80016e6:	4413      	add	r3, r2
 80016e8:	4622      	mov	r2, r4
 80016ea:	fba2 1200 	umull	r1, r2, r2, r0
 80016ee:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80016f2:	460a      	mov	r2, r1
 80016f4:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80016f8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80016fc:	4413      	add	r3, r2
 80016fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	f04f 0300 	mov.w	r3, #0
 800170a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800170e:	4621      	mov	r1, r4
 8001710:	0e4a      	lsrs	r2, r1, #25
 8001712:	4629      	mov	r1, r5
 8001714:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001718:	4629      	mov	r1, r5
 800171a:	164b      	asrs	r3, r1, #25
 800171c:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = ((int64_t) dig_P8 * p) >> 19;
 8001720:	4b3c      	ldr	r3, [pc, #240]	@ (8001814 <compensate_pressure+0x584>)
 8001722:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001726:	b21b      	sxth	r3, r3
 8001728:	17da      	asrs	r2, r3, #31
 800172a:	663b      	str	r3, [r7, #96]	@ 0x60
 800172c:	667a      	str	r2, [r7, #100]	@ 0x64
 800172e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001732:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001736:	462a      	mov	r2, r5
 8001738:	fb02 f203 	mul.w	r2, r2, r3
 800173c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001740:	4621      	mov	r1, r4
 8001742:	fb01 f303 	mul.w	r3, r1, r3
 8001746:	4413      	add	r3, r2
 8001748:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800174c:	4621      	mov	r1, r4
 800174e:	fba2 1201 	umull	r1, r2, r2, r1
 8001752:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001756:	460a      	mov	r2, r1
 8001758:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 800175c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001760:	4413      	add	r3, r2
 8001762:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001772:	4621      	mov	r1, r4
 8001774:	0cca      	lsrs	r2, r1, #19
 8001776:	4629      	mov	r1, r5
 8001778:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800177c:	4629      	mov	r1, r5
 800177e:	14cb      	asrs	r3, r1, #19
 8001780:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
    p = ((p + var1 + var2) >> 8) + ((int64_t) dig_P7 << 4);
 8001784:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001788:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800178c:	1884      	adds	r4, r0, r2
 800178e:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001790:	eb41 0303 	adc.w	r3, r1, r3
 8001794:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001796:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800179a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800179e:	4621      	mov	r1, r4
 80017a0:	1889      	adds	r1, r1, r2
 80017a2:	6539      	str	r1, [r7, #80]	@ 0x50
 80017a4:	4629      	mov	r1, r5
 80017a6:	eb43 0101 	adc.w	r1, r3, r1
 80017aa:	6579      	str	r1, [r7, #84]	@ 0x54
 80017ac:	f04f 0000 	mov.w	r0, #0
 80017b0:	f04f 0100 	mov.w	r1, #0
 80017b4:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80017b8:	4623      	mov	r3, r4
 80017ba:	0a18      	lsrs	r0, r3, #8
 80017bc:	462b      	mov	r3, r5
 80017be:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80017c2:	462b      	mov	r3, r5
 80017c4:	1219      	asrs	r1, r3, #8
 80017c6:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <compensate_pressure+0x588>)
 80017c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017cc:	b21b      	sxth	r3, r3
 80017ce:	17da      	asrs	r2, r3, #31
 80017d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80017d2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	f04f 0300 	mov.w	r3, #0
 80017dc:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80017e0:	464c      	mov	r4, r9
 80017e2:	0123      	lsls	r3, r4, #4
 80017e4:	4644      	mov	r4, r8
 80017e6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80017ea:	4644      	mov	r4, r8
 80017ec:	0122      	lsls	r2, r4, #4
 80017ee:	1884      	adds	r4, r0, r2
 80017f0:	603c      	str	r4, [r7, #0]
 80017f2:	eb41 0303 	adc.w	r3, r1, r3
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	e9d7 3400 	ldrd	r3, r4, [r7]
 80017fc:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    return p;
 8001800:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8001804:	4618      	mov	r0, r3
 8001806:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800180a:	46bd      	mov	sp, r7
 800180c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001810:	20000206 	.word	0x20000206
 8001814:	20000204 	.word	0x20000204
 8001818:	20000202 	.word	0x20000202

0800181c <bmp280_read_fixed>:

bool bmp280_read_fixed(int32_t *temperature, uint32_t *pressure) {
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
    int32_t adc_pressure;
    int32_t adc_temp;
    uint8_t data[6];

    if (read_data(BMP280_REG_PRESS_MSB, data, 6)) {
 8001826:	f107 0310 	add.w	r3, r7, #16
 800182a:	2206      	movs	r2, #6
 800182c:	4619      	mov	r1, r3
 800182e:	20f7      	movs	r0, #247	@ 0xf7
 8001830:	f7ff fbb4 	bl	8000f9c <read_data>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <bmp280_read_fixed+0x22>
        return false;
 800183a:	2300      	movs	r3, #0
 800183c:	e025      	b.n	800188a <bmp280_read_fixed+0x6e>
    }
    adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800183e:	7c3b      	ldrb	r3, [r7, #16]
 8001840:	031a      	lsls	r2, r3, #12
 8001842:	7c7b      	ldrb	r3, [r7, #17]
 8001844:	011b      	lsls	r3, r3, #4
 8001846:	4313      	orrs	r3, r2
 8001848:	7cba      	ldrb	r2, [r7, #18]
 800184a:	0912      	lsrs	r2, r2, #4
 800184c:	b2d2      	uxtb	r2, r2
 800184e:	4313      	orrs	r3, r2
 8001850:	61fb      	str	r3, [r7, #28]
    adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8001852:	7cfb      	ldrb	r3, [r7, #19]
 8001854:	031a      	lsls	r2, r3, #12
 8001856:	7d3b      	ldrb	r3, [r7, #20]
 8001858:	011b      	lsls	r3, r3, #4
 800185a:	4313      	orrs	r3, r2
 800185c:	7d7a      	ldrb	r2, [r7, #21]
 800185e:	0912      	lsrs	r2, r2, #4
 8001860:	b2d2      	uxtb	r2, r2
 8001862:	4313      	orrs	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]

    int32_t fine_temp;
    *temperature = compensate_temperature(adc_temp, &fine_temp);
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	4619      	mov	r1, r3
 800186c:	69b8      	ldr	r0, [r7, #24]
 800186e:	f7ff fcd1 	bl	8001214 <compensate_temperature>
 8001872:	4602      	mov	r2, r0
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	601a      	str	r2, [r3, #0]
    *pressure = compensate_pressure(adc_pressure, fine_temp);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	4619      	mov	r1, r3
 800187c:	69f8      	ldr	r0, [r7, #28]
 800187e:	f7ff fd07 	bl	8001290 <compensate_pressure>
 8001882:	4602      	mov	r2, r0
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	601a      	str	r2, [r3, #0]
    return true;
 8001888:	2301      	movs	r3, #1
}
 800188a:	4618      	mov	r0, r3
 800188c:	3720      	adds	r7, #32
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
	...

08001894 <bmp280_read_float>:

bool bmp280_read_float(float *temperature, float *pressure) {
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
    int32_t fixed_temperature;
    uint32_t fixed_pressure;
    uint32_t fixed_humidity;
    if (bmp280_read_fixed(&fixed_temperature, &fixed_pressure)) {
 800189e:	f107 0208 	add.w	r2, r7, #8
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	4611      	mov	r1, r2
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ffb7 	bl	800181c <bmp280_read_fixed>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d019      	beq.n	80018e8 <bmp280_read_float+0x54>
        *temperature = (float) fixed_temperature / 100.0;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	ee07 3a90 	vmov	s15, r3
 80018ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018be:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80018f4 <bmp280_read_float+0x60>
 80018c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	edc3 7a00 	vstr	s15, [r3]
        *pressure = (float) fixed_pressure / 25600.0;
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	ee07 3a90 	vmov	s15, r3
 80018d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018d6:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80018f8 <bmp280_read_float+0x64>
 80018da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	edc3 7a00 	vstr	s15, [r3]
        return true;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e000      	b.n	80018ea <bmp280_read_float+0x56>
    }
    return false;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	42c80000 	.word	0x42c80000
 80018f8:	46c80000 	.word	0x46c80000

080018fc <SensorReadValue>:
 *
 * Param:
 * temp, press, Sensor
 */
SensorVals SensorReadValue()
{
 80018fc:	b5b0      	push	{r4, r5, r7, lr}
 80018fe:	b088      	sub	sp, #32
 8001900:	af02      	add	r7, sp, #8
	SensorVals val;

	if (bmp280_read_float(&val.temp, &val.press))
 8001902:	f107 0308 	add.w	r3, r7, #8
 8001906:	1d1a      	adds	r2, r3, #4
 8001908:	f107 0308 	add.w	r3, r7, #8
 800190c:	4611      	mov	r1, r2
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff ffc0 	bl	8001894 <bmp280_read_float>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d013      	beq.n	8001942 <SensorReadValue+0x46>
	{
		printf("Temperature: %.2f C, Pressure: %.2f hPa\r\n", val.temp, val.press);
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	4618      	mov	r0, r3
 800191e:	f7fe fe13 	bl	8000548 <__aeabi_f2d>
 8001922:	4604      	mov	r4, r0
 8001924:	460d      	mov	r5, r1
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	4618      	mov	r0, r3
 800192a:	f7fe fe0d 	bl	8000548 <__aeabi_f2d>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	e9cd 2300 	strd	r2, r3, [sp]
 8001936:	4622      	mov	r2, r4
 8001938:	462b      	mov	r3, r5
 800193a:	4811      	ldr	r0, [pc, #68]	@ (8001980 <SensorReadValue+0x84>)
 800193c:	f004 fdf8 	bl	8006530 <iprintf>
 8001940:	e008      	b.n	8001954 <SensorReadValue+0x58>
	}
	else
	{
		val.temp = 0;
 8001942:	f04f 0300 	mov.w	r3, #0
 8001946:	60bb      	str	r3, [r7, #8]
		val.press = 0;
 8001948:	f04f 0300 	mov.w	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
		printf("BMP280 read failed!\r\n");
 800194e:	480d      	ldr	r0, [pc, #52]	@ (8001984 <SensorReadValue+0x88>)
 8001950:	f004 fe56 	bl	8006600 <puts>
	}

	return val;
 8001954:	f107 0310 	add.w	r3, r7, #16
 8001958:	f107 0208 	add.w	r2, r7, #8
 800195c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001960:	e883 0003 	stmia.w	r3, {r0, r1}
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	ee07 2a10 	vmov	s14, r2
 800196c:	ee07 3a90 	vmov	s15, r3
}
 8001970:	eeb0 0a47 	vmov.f32	s0, s14
 8001974:	eef0 0a67 	vmov.f32	s1, s15
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bdb0      	pop	{r4, r5, r7, pc}
 800197e:	bf00      	nop
 8001980:	08008500 	.word	0x08008500
 8001984:	0800852c 	.word	0x0800852c

08001988 <HAL_TIM_PeriodElapsedCallback>:
 *
 * Parameters:
 * htim, TIM3, Instance, SensorVals
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3) // check its TIM3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a08      	ldr	r2, [pc, #32]	@ (80019b8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d10a      	bne.n	80019b0 <HAL_TIM_PeriodElapsedCallback+0x28>
    {
    	// Declaring struct instance
        static SensorVals sensor;

        // Copies returned struct into instance
        sensor = SensorReadValue();
 800199a:	f7ff ffaf 	bl	80018fc <SensorReadValue>
 800199e:	eeb0 7a40 	vmov.f32	s14, s0
 80019a2:	eef0 7a60 	vmov.f32	s15, s1
 80019a6:	4b05      	ldr	r3, [pc, #20]	@ (80019bc <HAL_TIM_PeriodElapsedCallback+0x34>)
 80019a8:	ed83 7a00 	vstr	s14, [r3]
 80019ac:	edc3 7a01 	vstr	s15, [r3, #4]
    }
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40000400 	.word	0x40000400
 80019bc:	2000033c 	.word	0x2000033c

080019c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019c4:	f000 fba8 	bl	8002118 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019c8:	f000 f81a 	bl	8001a00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019cc:	f000 f932 	bl	8001c34 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80019d0:	f000 f900 	bl	8001bd4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80019d4:	f000 f86e 	bl	8001ab4 <MX_I2C1_Init>
  MX_TIM3_Init();
 80019d8:	f000 f8ac 	bl	8001b34 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  bmp280_init();
 80019dc:	f7ff fb98 	bl	8001110 <bmp280_init>
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);  // Highest priority (adjust if needed)
 80019e0:	2200      	movs	r2, #0
 80019e2:	2100      	movs	r1, #0
 80019e4:	201d      	movs	r0, #29
 80019e6:	f000 fcd8 	bl	800239a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019ea:	201d      	movs	r0, #29
 80019ec:	f000 fcf1 	bl	80023d2 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim3);
 80019f0:	4802      	ldr	r0, [pc, #8]	@ (80019fc <main+0x3c>)
 80019f2:	f003 f863 	bl	8004abc <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019f6:	bf00      	nop
 80019f8:	e7fd      	b.n	80019f6 <main+0x36>
 80019fa:	bf00      	nop
 80019fc:	20000268 	.word	0x20000268

08001a00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b096      	sub	sp, #88	@ 0x58
 8001a04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a06:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a0a:	2228      	movs	r2, #40	@ 0x28
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f004 fed6 	bl	80067c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a14:	f107 031c 	add.w	r3, r7, #28
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	605a      	str	r2, [r3, #4]
 8001a1e:	609a      	str	r2, [r3, #8]
 8001a20:	60da      	str	r2, [r3, #12]
 8001a22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a24:	463b      	mov	r3, r7
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	60da      	str	r2, [r3, #12]
 8001a30:	611a      	str	r2, [r3, #16]
 8001a32:	615a      	str	r2, [r3, #20]
 8001a34:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a36:	2302      	movs	r3, #2
 8001a38:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a3e:	2310      	movs	r3, #16
 8001a40:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a42:	2302      	movs	r3, #2
 8001a44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a46:	2300      	movs	r3, #0
 8001a48:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001a4a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001a4e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a50:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a54:	4618      	mov	r0, r3
 8001a56:	f001 fc85 	bl	8003364 <HAL_RCC_OscConfig>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001a60:	f000 f964 	bl	8001d2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a64:	230f      	movs	r3, #15
 8001a66:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a74:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a76:	2300      	movs	r3, #0
 8001a78:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a7a:	f107 031c 	add.w	r3, r7, #28
 8001a7e:	2102      	movs	r1, #2
 8001a80:	4618      	mov	r0, r3
 8001a82:	f002 fc7d 	bl	8004380 <HAL_RCC_ClockConfig>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001a8c:	f000 f94e 	bl	8001d2c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001a90:	2320      	movs	r3, #32
 8001a92:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001a94:	2300      	movs	r3, #0
 8001a96:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a98:	463b      	mov	r3, r7
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f002 fe82 	bl	80047a4 <HAL_RCCEx_PeriphCLKConfig>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001aa6:	f000 f941 	bl	8001d2c <Error_Handler>
  }
}
 8001aaa:	bf00      	nop
 8001aac:	3758      	adds	r7, #88	@ 0x58
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001aba:	4a1c      	ldr	r2, [pc, #112]	@ (8001b2c <MX_I2C1_Init+0x78>)
 8001abc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8001abe:	4b1a      	ldr	r3, [pc, #104]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001ac0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b30 <MX_I2C1_Init+0x7c>)
 8001ac2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001ac4:	4b18      	ldr	r3, [pc, #96]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aca:	4b17      	ldr	r3, [pc, #92]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ad0:	4b15      	ldr	r3, [pc, #84]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001ad6:	4b14      	ldr	r3, [pc, #80]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001adc:	4b12      	ldr	r3, [pc, #72]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ae2:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001aee:	480e      	ldr	r0, [pc, #56]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001af0:	f000 fe14 	bl	800271c <HAL_I2C_Init>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001afa:	f000 f917 	bl	8001d2c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001afe:	2100      	movs	r1, #0
 8001b00:	4809      	ldr	r0, [pc, #36]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001b02:	f001 fb97 	bl	8003234 <HAL_I2CEx_ConfigAnalogFilter>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001b0c:	f000 f90e 	bl	8001d2c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b10:	2100      	movs	r1, #0
 8001b12:	4805      	ldr	r0, [pc, #20]	@ (8001b28 <MX_I2C1_Init+0x74>)
 8001b14:	f001 fbd9 	bl	80032ca <HAL_I2CEx_ConfigDigitalFilter>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001b1e:	f000 f905 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20000214 	.word	0x20000214
 8001b2c:	40005400 	.word	0x40005400
 8001b30:	00201d2b 	.word	0x00201d2b

08001b34 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b088      	sub	sp, #32
 8001b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b3a:	f107 0310 	add.w	r3, r7, #16
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	605a      	str	r2, [r3, #4]
 8001b44:	609a      	str	r2, [r3, #8]
 8001b46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b52:	4b1e      	ldr	r3, [pc, #120]	@ (8001bcc <MX_TIM3_Init+0x98>)
 8001b54:	4a1e      	ldr	r2, [pc, #120]	@ (8001bd0 <MX_TIM3_Init+0x9c>)
 8001b56:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001b58:	4b1c      	ldr	r3, [pc, #112]	@ (8001bcc <MX_TIM3_Init+0x98>)
 8001b5a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001b5e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b60:	4b1a      	ldr	r3, [pc, #104]	@ (8001bcc <MX_TIM3_Init+0x98>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b66:	4b19      	ldr	r3, [pc, #100]	@ (8001bcc <MX_TIM3_Init+0x98>)
 8001b68:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b6c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6e:	4b17      	ldr	r3, [pc, #92]	@ (8001bcc <MX_TIM3_Init+0x98>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b74:	4b15      	ldr	r3, [pc, #84]	@ (8001bcc <MX_TIM3_Init+0x98>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b7a:	4814      	ldr	r0, [pc, #80]	@ (8001bcc <MX_TIM3_Init+0x98>)
 8001b7c:	f002 ff46 	bl	8004a0c <HAL_TIM_Base_Init>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001b86:	f000 f8d1 	bl	8001d2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b90:	f107 0310 	add.w	r3, r7, #16
 8001b94:	4619      	mov	r1, r3
 8001b96:	480d      	ldr	r0, [pc, #52]	@ (8001bcc <MX_TIM3_Init+0x98>)
 8001b98:	f003 f8ee 	bl	8004d78 <HAL_TIM_ConfigClockSource>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001ba2:	f000 f8c3 	bl	8001d2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bae:	1d3b      	adds	r3, r7, #4
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4806      	ldr	r0, [pc, #24]	@ (8001bcc <MX_TIM3_Init+0x98>)
 8001bb4:	f003 faf0 	bl	8005198 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001bbe:	f000 f8b5 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001bc2:	bf00      	nop
 8001bc4:	3720      	adds	r7, #32
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000268 	.word	0x20000268
 8001bd0:	40000400 	.word	0x40000400

08001bd4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bd8:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001bda:	4a15      	ldr	r2, [pc, #84]	@ (8001c30 <MX_USART2_UART_Init+0x5c>)
 8001bdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001bde:	4b13      	ldr	r3, [pc, #76]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001be0:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001be4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001be6:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c04:	4b09      	ldr	r3, [pc, #36]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c0a:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c10:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c16:	4805      	ldr	r0, [pc, #20]	@ (8001c2c <MX_USART2_UART_Init+0x58>)
 8001c18:	f003 fb4a 	bl	80052b0 <HAL_UART_Init>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c22:	f000 f883 	bl	8001d2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	200002b4 	.word	0x200002b4
 8001c30:	40004400 	.word	0x40004400

08001c34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3a:	f107 0314 	add.w	r3, r7, #20
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]
 8001c46:	60da      	str	r2, [r3, #12]
 8001c48:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	4a2a      	ldr	r2, [pc, #168]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c50:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001c54:	6153      	str	r3, [r2, #20]
 8001c56:	4b28      	ldr	r3, [pc, #160]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c58:	695b      	ldr	r3, [r3, #20]
 8001c5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c62:	4b25      	ldr	r3, [pc, #148]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	4a24      	ldr	r2, [pc, #144]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c6c:	6153      	str	r3, [r2, #20]
 8001c6e:	4b22      	ldr	r3, [pc, #136]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c7c:	695b      	ldr	r3, [r3, #20]
 8001c7e:	4a1e      	ldr	r2, [pc, #120]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c84:	6153      	str	r3, [r2, #20]
 8001c86:	4b1c      	ldr	r3, [pc, #112]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c88:	695b      	ldr	r3, [r3, #20]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c8e:	60bb      	str	r3, [r7, #8]
 8001c90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c92:	4b19      	ldr	r3, [pc, #100]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	4a18      	ldr	r2, [pc, #96]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001c98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c9c:	6153      	str	r3, [r2, #20]
 8001c9e:	4b16      	ldr	r3, [pc, #88]	@ (8001cf8 <MX_GPIO_Init+0xc4>)
 8001ca0:	695b      	ldr	r3, [r3, #20]
 8001ca2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ca6:	607b      	str	r3, [r7, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001caa:	2200      	movs	r2, #0
 8001cac:	2120      	movs	r1, #32
 8001cae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cb2:	f000 fd1b 	bl	80026ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001cb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cbc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001cc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001cc6:	f107 0314 	add.w	r3, r7, #20
 8001cca:	4619      	mov	r1, r3
 8001ccc:	480b      	ldr	r0, [pc, #44]	@ (8001cfc <MX_GPIO_Init+0xc8>)
 8001cce:	f000 fb9b 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001cd2:	2320      	movs	r3, #32
 8001cd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cec:	f000 fb8c 	bl	8002408 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001cf0:	bf00      	nop
 8001cf2:	3728      	adds	r7, #40	@ 0x28
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	48000800 	.word	0x48000800

08001d00 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	f04f 33ff 	mov.w	r3, #4294967295
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	4804      	ldr	r0, [pc, #16]	@ (8001d28 <_write+0x28>)
 8001d18:	f003 fb18 	bl	800534c <HAL_UART_Transmit>
    return len;
 8001d1c:	687b      	ldr	r3, [r7, #4]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3710      	adds	r7, #16
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	200002b4 	.word	0x200002b4

08001d2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d30:	b672      	cpsid	i
}
 8001d32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <Error_Handler+0x8>

08001d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d7c <HAL_MspInit+0x44>)
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	4a0e      	ldr	r2, [pc, #56]	@ (8001d7c <HAL_MspInit+0x44>)
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	6193      	str	r3, [r2, #24]
 8001d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d7c <HAL_MspInit+0x44>)
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	607b      	str	r3, [r7, #4]
 8001d54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d56:	4b09      	ldr	r3, [pc, #36]	@ (8001d7c <HAL_MspInit+0x44>)
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	4a08      	ldr	r2, [pc, #32]	@ (8001d7c <HAL_MspInit+0x44>)
 8001d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d60:	61d3      	str	r3, [r2, #28]
 8001d62:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <HAL_MspInit+0x44>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d6a:	603b      	str	r3, [r7, #0]
 8001d6c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d6e:	2007      	movs	r0, #7
 8001d70:	f000 fb08 	bl	8002384 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40021000 	.word	0x40021000

08001d80 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08a      	sub	sp, #40	@ 0x28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d88:	f107 0314 	add.w	r3, r7, #20
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	60da      	str	r2, [r3, #12]
 8001d96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a17      	ldr	r2, [pc, #92]	@ (8001dfc <HAL_I2C_MspInit+0x7c>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d128      	bne.n	8001df4 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	4b17      	ldr	r3, [pc, #92]	@ (8001e00 <HAL_I2C_MspInit+0x80>)
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	4a16      	ldr	r2, [pc, #88]	@ (8001e00 <HAL_I2C_MspInit+0x80>)
 8001da8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dac:	6153      	str	r3, [r2, #20]
 8001dae:	4b14      	ldr	r3, [pc, #80]	@ (8001e00 <HAL_I2C_MspInit+0x80>)
 8001db0:	695b      	ldr	r3, [r3, #20]
 8001db2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dc0:	2312      	movs	r3, #18
 8001dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dcc:	2304      	movs	r3, #4
 8001dce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	480b      	ldr	r0, [pc, #44]	@ (8001e04 <HAL_I2C_MspInit+0x84>)
 8001dd8:	f000 fb16 	bl	8002408 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ddc:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <HAL_I2C_MspInit+0x80>)
 8001dde:	69db      	ldr	r3, [r3, #28]
 8001de0:	4a07      	ldr	r2, [pc, #28]	@ (8001e00 <HAL_I2C_MspInit+0x80>)
 8001de2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001de6:	61d3      	str	r3, [r2, #28]
 8001de8:	4b05      	ldr	r3, [pc, #20]	@ (8001e00 <HAL_I2C_MspInit+0x80>)
 8001dea:	69db      	ldr	r3, [r3, #28]
 8001dec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001df4:	bf00      	nop
 8001df6:	3728      	adds	r7, #40	@ 0x28
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40005400 	.word	0x40005400
 8001e00:	40021000 	.word	0x40021000
 8001e04:	48000400 	.word	0x48000400

08001e08 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a0d      	ldr	r2, [pc, #52]	@ (8001e4c <HAL_TIM_Base_MspInit+0x44>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d113      	bne.n	8001e42 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e50 <HAL_TIM_Base_MspInit+0x48>)
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e50 <HAL_TIM_Base_MspInit+0x48>)
 8001e20:	f043 0302 	orr.w	r3, r3, #2
 8001e24:	61d3      	str	r3, [r2, #28]
 8001e26:	4b0a      	ldr	r3, [pc, #40]	@ (8001e50 <HAL_TIM_Base_MspInit+0x48>)
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	60fb      	str	r3, [r7, #12]
 8001e30:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2100      	movs	r1, #0
 8001e36:	201d      	movs	r0, #29
 8001e38:	f000 faaf 	bl	800239a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e3c:	201d      	movs	r0, #29
 8001e3e:	f000 fac8 	bl	80023d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40000400 	.word	0x40000400
 8001e50:	40021000 	.word	0x40021000

08001e54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08a      	sub	sp, #40	@ 0x28
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a17      	ldr	r2, [pc, #92]	@ (8001ed0 <HAL_UART_MspInit+0x7c>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d128      	bne.n	8001ec8 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e76:	4b17      	ldr	r3, [pc, #92]	@ (8001ed4 <HAL_UART_MspInit+0x80>)
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	4a16      	ldr	r2, [pc, #88]	@ (8001ed4 <HAL_UART_MspInit+0x80>)
 8001e7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e80:	61d3      	str	r3, [r2, #28]
 8001e82:	4b14      	ldr	r3, [pc, #80]	@ (8001ed4 <HAL_UART_MspInit+0x80>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e8a:	613b      	str	r3, [r7, #16]
 8001e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8e:	4b11      	ldr	r3, [pc, #68]	@ (8001ed4 <HAL_UART_MspInit+0x80>)
 8001e90:	695b      	ldr	r3, [r3, #20]
 8001e92:	4a10      	ldr	r2, [pc, #64]	@ (8001ed4 <HAL_UART_MspInit+0x80>)
 8001e94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e98:	6153      	str	r3, [r2, #20]
 8001e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed4 <HAL_UART_MspInit+0x80>)
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ea6:	230c      	movs	r3, #12
 8001ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001eb6:	2307      	movs	r3, #7
 8001eb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eba:	f107 0314 	add.w	r3, r7, #20
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ec4:	f000 faa0 	bl	8002408 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001ec8:	bf00      	nop
 8001eca:	3728      	adds	r7, #40	@ 0x28
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	40004400 	.word	0x40004400
 8001ed4:	40021000 	.word	0x40021000

08001ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001edc:	bf00      	nop
 8001ede:	e7fd      	b.n	8001edc <NMI_Handler+0x4>

08001ee0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee4:	bf00      	nop
 8001ee6:	e7fd      	b.n	8001ee4 <HardFault_Handler+0x4>

08001ee8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <MemManage_Handler+0x4>

08001ef0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef4:	bf00      	nop
 8001ef6:	e7fd      	b.n	8001ef4 <BusFault_Handler+0x4>

08001ef8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <UsageFault_Handler+0x4>

08001f00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f12:	bf00      	nop
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f20:	bf00      	nop
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f2e:	f000 f939 	bl	80021a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
	...

08001f38 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f3c:	4802      	ldr	r0, [pc, #8]	@ (8001f48 <TIM3_IRQHandler+0x10>)
 8001f3e:	f002 fe19 	bl	8004b74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000268 	.word	0x20000268

08001f4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  return 1;
 8001f50:	2301      	movs	r3, #1
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <_kill>:

int _kill(int pid, int sig)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f66:	f004 fc7d 	bl	8006864 <__errno>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2216      	movs	r2, #22
 8001f6e:	601a      	str	r2, [r3, #0]
  return -1;
 8001f70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <_exit>:

void _exit (int status)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f84:	f04f 31ff 	mov.w	r1, #4294967295
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f7ff ffe7 	bl	8001f5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f8e:	bf00      	nop
 8001f90:	e7fd      	b.n	8001f8e <_exit+0x12>

08001f92 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b086      	sub	sp, #24
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	60f8      	str	r0, [r7, #12]
 8001f9a:	60b9      	str	r1, [r7, #8]
 8001f9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	e00a      	b.n	8001fba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fa4:	f3af 8000 	nop.w
 8001fa8:	4601      	mov	r1, r0
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	60ba      	str	r2, [r7, #8]
 8001fb0:	b2ca      	uxtb	r2, r1
 8001fb2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	697a      	ldr	r2, [r7, #20]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	dbf0      	blt.n	8001fa4 <_read+0x12>
  }

  return len;
 8001fc2:	687b      	ldr	r3, [r7, #4]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3718      	adds	r7, #24
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <_close>:
  }
  return len;
}

int _close(int file)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ff4:	605a      	str	r2, [r3, #4]
  return 0;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <_isatty>:

int _isatty(int file)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800200c:	2301      	movs	r3, #1
}
 800200e:	4618      	mov	r0, r3
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800201a:	b480      	push	{r7}
 800201c:	b085      	sub	sp, #20
 800201e:	af00      	add	r7, sp, #0
 8002020:	60f8      	str	r0, [r7, #12]
 8002022:	60b9      	str	r1, [r7, #8]
 8002024:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800203c:	4a14      	ldr	r2, [pc, #80]	@ (8002090 <_sbrk+0x5c>)
 800203e:	4b15      	ldr	r3, [pc, #84]	@ (8002094 <_sbrk+0x60>)
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002048:	4b13      	ldr	r3, [pc, #76]	@ (8002098 <_sbrk+0x64>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d102      	bne.n	8002056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002050:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <_sbrk+0x64>)
 8002052:	4a12      	ldr	r2, [pc, #72]	@ (800209c <_sbrk+0x68>)
 8002054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002056:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <_sbrk+0x64>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4413      	add	r3, r2
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	429a      	cmp	r2, r3
 8002062:	d207      	bcs.n	8002074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002064:	f004 fbfe 	bl	8006864 <__errno>
 8002068:	4603      	mov	r3, r0
 800206a:	220c      	movs	r2, #12
 800206c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800206e:	f04f 33ff 	mov.w	r3, #4294967295
 8002072:	e009      	b.n	8002088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002074:	4b08      	ldr	r3, [pc, #32]	@ (8002098 <_sbrk+0x64>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800207a:	4b07      	ldr	r3, [pc, #28]	@ (8002098 <_sbrk+0x64>)
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	4a05      	ldr	r2, [pc, #20]	@ (8002098 <_sbrk+0x64>)
 8002084:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002086:	68fb      	ldr	r3, [r7, #12]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20003000 	.word	0x20003000
 8002094:	00000400 	.word	0x00000400
 8002098:	20000344 	.word	0x20000344
 800209c:	20000498 	.word	0x20000498

080020a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020a4:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <SystemInit+0x20>)
 80020a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020aa:	4a05      	ldr	r2, [pc, #20]	@ (80020c0 <SystemInit+0x20>)
 80020ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020b4:	bf00      	nop
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80020c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020fc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80020c8:	f7ff ffea 	bl	80020a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020cc:	480c      	ldr	r0, [pc, #48]	@ (8002100 <LoopForever+0x6>)
  ldr r1, =_edata
 80020ce:	490d      	ldr	r1, [pc, #52]	@ (8002104 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002108 <LoopForever+0xe>)
  movs r3, #0
 80020d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020d4:	e002      	b.n	80020dc <LoopCopyDataInit>

080020d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020da:	3304      	adds	r3, #4

080020dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020e0:	d3f9      	bcc.n	80020d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020e2:	4a0a      	ldr	r2, [pc, #40]	@ (800210c <LoopForever+0x12>)
  ldr r4, =_ebss
 80020e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002110 <LoopForever+0x16>)
  movs r3, #0
 80020e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020e8:	e001      	b.n	80020ee <LoopFillZerobss>

080020ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020ec:	3204      	adds	r2, #4

080020ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020f0:	d3fb      	bcc.n	80020ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020f2:	f004 fbbd 	bl	8006870 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020f6:	f7ff fc63 	bl	80019c0 <main>

080020fa <LoopForever>:

LoopForever:
    b LoopForever
 80020fa:	e7fe      	b.n	80020fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80020fc:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002100:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002104:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002108:	08008904 	.word	0x08008904
  ldr r2, =_sbss
 800210c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002110:	20000498 	.word	0x20000498

08002114 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002114:	e7fe      	b.n	8002114 <ADC1_2_IRQHandler>
	...

08002118 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800211c:	4b08      	ldr	r3, [pc, #32]	@ (8002140 <HAL_Init+0x28>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a07      	ldr	r2, [pc, #28]	@ (8002140 <HAL_Init+0x28>)
 8002122:	f043 0310 	orr.w	r3, r3, #16
 8002126:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002128:	2003      	movs	r0, #3
 800212a:	f000 f92b 	bl	8002384 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800212e:	2000      	movs	r0, #0
 8002130:	f000 f808 	bl	8002144 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002134:	f7ff fe00 	bl	8001d38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40022000 	.word	0x40022000

08002144 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800214c:	4b12      	ldr	r3, [pc, #72]	@ (8002198 <HAL_InitTick+0x54>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	4b12      	ldr	r3, [pc, #72]	@ (800219c <HAL_InitTick+0x58>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	4619      	mov	r1, r3
 8002156:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800215a:	fbb3 f3f1 	udiv	r3, r3, r1
 800215e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002162:	4618      	mov	r0, r3
 8002164:	f000 f943 	bl	80023ee <HAL_SYSTICK_Config>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e00e      	b.n	8002190 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b0f      	cmp	r3, #15
 8002176:	d80a      	bhi.n	800218e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002178:	2200      	movs	r2, #0
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	f04f 30ff 	mov.w	r0, #4294967295
 8002180:	f000 f90b 	bl	800239a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002184:	4a06      	ldr	r2, [pc, #24]	@ (80021a0 <HAL_InitTick+0x5c>)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800218a:	2300      	movs	r3, #0
 800218c:	e000      	b.n	8002190 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
}
 8002190:	4618      	mov	r0, r3
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	20000000 	.word	0x20000000
 800219c:	20000008 	.word	0x20000008
 80021a0:	20000004 	.word	0x20000004

080021a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021a8:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <HAL_IncTick+0x20>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	461a      	mov	r2, r3
 80021ae:	4b06      	ldr	r3, [pc, #24]	@ (80021c8 <HAL_IncTick+0x24>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4413      	add	r3, r2
 80021b4:	4a04      	ldr	r2, [pc, #16]	@ (80021c8 <HAL_IncTick+0x24>)
 80021b6:	6013      	str	r3, [r2, #0]
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	20000008 	.word	0x20000008
 80021c8:	20000348 	.word	0x20000348

080021cc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  return uwTick;  
 80021d0:	4b03      	ldr	r3, [pc, #12]	@ (80021e0 <HAL_GetTick+0x14>)
 80021d2:	681b      	ldr	r3, [r3, #0]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000348 	.word	0x20000348

080021e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <__NVIC_SetPriorityGrouping+0x44>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021fa:	68ba      	ldr	r2, [r7, #8]
 80021fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002200:	4013      	ands	r3, r2
 8002202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800220c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002216:	4a04      	ldr	r2, [pc, #16]	@ (8002228 <__NVIC_SetPriorityGrouping+0x44>)
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	60d3      	str	r3, [r2, #12]
}
 800221c:	bf00      	nop
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002230:	4b04      	ldr	r3, [pc, #16]	@ (8002244 <__NVIC_GetPriorityGrouping+0x18>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	0a1b      	lsrs	r3, r3, #8
 8002236:	f003 0307 	and.w	r3, r3, #7
}
 800223a:	4618      	mov	r0, r3
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002256:	2b00      	cmp	r3, #0
 8002258:	db0b      	blt.n	8002272 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	f003 021f 	and.w	r2, r3, #31
 8002260:	4907      	ldr	r1, [pc, #28]	@ (8002280 <__NVIC_EnableIRQ+0x38>)
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	095b      	lsrs	r3, r3, #5
 8002268:	2001      	movs	r0, #1
 800226a:	fa00 f202 	lsl.w	r2, r0, r2
 800226e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002272:	bf00      	nop
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	e000e100 	.word	0xe000e100

08002284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	6039      	str	r1, [r7, #0]
 800228e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002294:	2b00      	cmp	r3, #0
 8002296:	db0a      	blt.n	80022ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	b2da      	uxtb	r2, r3
 800229c:	490c      	ldr	r1, [pc, #48]	@ (80022d0 <__NVIC_SetPriority+0x4c>)
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	0112      	lsls	r2, r2, #4
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	440b      	add	r3, r1
 80022a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022ac:	e00a      	b.n	80022c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	4908      	ldr	r1, [pc, #32]	@ (80022d4 <__NVIC_SetPriority+0x50>)
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	f003 030f 	and.w	r3, r3, #15
 80022ba:	3b04      	subs	r3, #4
 80022bc:	0112      	lsls	r2, r2, #4
 80022be:	b2d2      	uxtb	r2, r2
 80022c0:	440b      	add	r3, r1
 80022c2:	761a      	strb	r2, [r3, #24]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	e000e100 	.word	0xe000e100
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d8:	b480      	push	{r7}
 80022da:	b089      	sub	sp, #36	@ 0x24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f1c3 0307 	rsb	r3, r3, #7
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	bf28      	it	cs
 80022f6:	2304      	movcs	r3, #4
 80022f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3304      	adds	r3, #4
 80022fe:	2b06      	cmp	r3, #6
 8002300:	d902      	bls.n	8002308 <NVIC_EncodePriority+0x30>
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	3b03      	subs	r3, #3
 8002306:	e000      	b.n	800230a <NVIC_EncodePriority+0x32>
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800230c:	f04f 32ff 	mov.w	r2, #4294967295
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43da      	mvns	r2, r3
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	401a      	ands	r2, r3
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002320:	f04f 31ff 	mov.w	r1, #4294967295
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	fa01 f303 	lsl.w	r3, r1, r3
 800232a:	43d9      	mvns	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002330:	4313      	orrs	r3, r2
         );
}
 8002332:	4618      	mov	r0, r3
 8002334:	3724      	adds	r7, #36	@ 0x24
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
	...

08002340 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	3b01      	subs	r3, #1
 800234c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002350:	d301      	bcc.n	8002356 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002352:	2301      	movs	r3, #1
 8002354:	e00f      	b.n	8002376 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002356:	4a0a      	ldr	r2, [pc, #40]	@ (8002380 <SysTick_Config+0x40>)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	3b01      	subs	r3, #1
 800235c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800235e:	210f      	movs	r1, #15
 8002360:	f04f 30ff 	mov.w	r0, #4294967295
 8002364:	f7ff ff8e 	bl	8002284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002368:	4b05      	ldr	r3, [pc, #20]	@ (8002380 <SysTick_Config+0x40>)
 800236a:	2200      	movs	r2, #0
 800236c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800236e:	4b04      	ldr	r3, [pc, #16]	@ (8002380 <SysTick_Config+0x40>)
 8002370:	2207      	movs	r2, #7
 8002372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	e000e010 	.word	0xe000e010

08002384 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f7ff ff29 	bl	80021e4 <__NVIC_SetPriorityGrouping>
}
 8002392:	bf00      	nop
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b086      	sub	sp, #24
 800239e:	af00      	add	r7, sp, #0
 80023a0:	4603      	mov	r3, r0
 80023a2:	60b9      	str	r1, [r7, #8]
 80023a4:	607a      	str	r2, [r7, #4]
 80023a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023ac:	f7ff ff3e 	bl	800222c <__NVIC_GetPriorityGrouping>
 80023b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	68b9      	ldr	r1, [r7, #8]
 80023b6:	6978      	ldr	r0, [r7, #20]
 80023b8:	f7ff ff8e 	bl	80022d8 <NVIC_EncodePriority>
 80023bc:	4602      	mov	r2, r0
 80023be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023c2:	4611      	mov	r1, r2
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff ff5d 	bl	8002284 <__NVIC_SetPriority>
}
 80023ca:	bf00      	nop
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b082      	sub	sp, #8
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	4603      	mov	r3, r0
 80023da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff ff31 	bl	8002248 <__NVIC_EnableIRQ>
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b082      	sub	sp, #8
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f7ff ffa2 	bl	8002340 <SysTick_Config>
 80023fc:	4603      	mov	r3, r0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
	...

08002408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002408:	b480      	push	{r7}
 800240a:	b087      	sub	sp, #28
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002416:	e14e      	b.n	80026b6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	2101      	movs	r1, #1
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	fa01 f303 	lsl.w	r3, r1, r3
 8002424:	4013      	ands	r3, r2
 8002426:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2b00      	cmp	r3, #0
 800242c:	f000 8140 	beq.w	80026b0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f003 0303 	and.w	r3, r3, #3
 8002438:	2b01      	cmp	r3, #1
 800243a:	d005      	beq.n	8002448 <HAL_GPIO_Init+0x40>
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f003 0303 	and.w	r3, r3, #3
 8002444:	2b02      	cmp	r3, #2
 8002446:	d130      	bne.n	80024aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	2203      	movs	r2, #3
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4013      	ands	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800247e:	2201      	movs	r2, #1
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43db      	mvns	r3, r3
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	4013      	ands	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	091b      	lsrs	r3, r3, #4
 8002494:	f003 0201 	and.w	r2, r3, #1
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f003 0303 	and.w	r3, r3, #3
 80024b2:	2b03      	cmp	r3, #3
 80024b4:	d017      	beq.n	80024e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	2203      	movs	r2, #3
 80024c2:	fa02 f303 	lsl.w	r3, r2, r3
 80024c6:	43db      	mvns	r3, r3
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	4013      	ands	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d123      	bne.n	800253a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	08da      	lsrs	r2, r3, #3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	3208      	adds	r2, #8
 80024fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	220f      	movs	r2, #15
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43db      	mvns	r3, r3
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4013      	ands	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	691a      	ldr	r2, [r3, #16]
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4313      	orrs	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	08da      	lsrs	r2, r3, #3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3208      	adds	r2, #8
 8002534:	6939      	ldr	r1, [r7, #16]
 8002536:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	2203      	movs	r2, #3
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	4013      	ands	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 0203 	and.w	r2, r3, #3
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 809a 	beq.w	80026b0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257c:	4b55      	ldr	r3, [pc, #340]	@ (80026d4 <HAL_GPIO_Init+0x2cc>)
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	4a54      	ldr	r2, [pc, #336]	@ (80026d4 <HAL_GPIO_Init+0x2cc>)
 8002582:	f043 0301 	orr.w	r3, r3, #1
 8002586:	6193      	str	r3, [r2, #24]
 8002588:	4b52      	ldr	r3, [pc, #328]	@ (80026d4 <HAL_GPIO_Init+0x2cc>)
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	60bb      	str	r3, [r7, #8]
 8002592:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002594:	4a50      	ldr	r2, [pc, #320]	@ (80026d8 <HAL_GPIO_Init+0x2d0>)
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	089b      	lsrs	r3, r3, #2
 800259a:	3302      	adds	r3, #2
 800259c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f003 0303 	and.w	r3, r3, #3
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	220f      	movs	r2, #15
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	43db      	mvns	r3, r3
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	4013      	ands	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80025be:	d013      	beq.n	80025e8 <HAL_GPIO_Init+0x1e0>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a46      	ldr	r2, [pc, #280]	@ (80026dc <HAL_GPIO_Init+0x2d4>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d00d      	beq.n	80025e4 <HAL_GPIO_Init+0x1dc>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a45      	ldr	r2, [pc, #276]	@ (80026e0 <HAL_GPIO_Init+0x2d8>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d007      	beq.n	80025e0 <HAL_GPIO_Init+0x1d8>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a44      	ldr	r2, [pc, #272]	@ (80026e4 <HAL_GPIO_Init+0x2dc>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d101      	bne.n	80025dc <HAL_GPIO_Init+0x1d4>
 80025d8:	2303      	movs	r3, #3
 80025da:	e006      	b.n	80025ea <HAL_GPIO_Init+0x1e2>
 80025dc:	2305      	movs	r3, #5
 80025de:	e004      	b.n	80025ea <HAL_GPIO_Init+0x1e2>
 80025e0:	2302      	movs	r3, #2
 80025e2:	e002      	b.n	80025ea <HAL_GPIO_Init+0x1e2>
 80025e4:	2301      	movs	r3, #1
 80025e6:	e000      	b.n	80025ea <HAL_GPIO_Init+0x1e2>
 80025e8:	2300      	movs	r3, #0
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	f002 0203 	and.w	r2, r2, #3
 80025f0:	0092      	lsls	r2, r2, #2
 80025f2:	4093      	lsls	r3, r2
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80025fa:	4937      	ldr	r1, [pc, #220]	@ (80026d8 <HAL_GPIO_Init+0x2d0>)
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	089b      	lsrs	r3, r3, #2
 8002600:	3302      	adds	r3, #2
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002608:	4b37      	ldr	r3, [pc, #220]	@ (80026e8 <HAL_GPIO_Init+0x2e0>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	43db      	mvns	r3, r3
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4013      	ands	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d003      	beq.n	800262c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	4313      	orrs	r3, r2
 800262a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800262c:	4a2e      	ldr	r2, [pc, #184]	@ (80026e8 <HAL_GPIO_Init+0x2e0>)
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002632:	4b2d      	ldr	r3, [pc, #180]	@ (80026e8 <HAL_GPIO_Init+0x2e0>)
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	43db      	mvns	r3, r3
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4013      	ands	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	4313      	orrs	r3, r2
 8002654:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002656:	4a24      	ldr	r2, [pc, #144]	@ (80026e8 <HAL_GPIO_Init+0x2e0>)
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800265c:	4b22      	ldr	r3, [pc, #136]	@ (80026e8 <HAL_GPIO_Init+0x2e0>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	43db      	mvns	r3, r3
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	4013      	ands	r3, r2
 800266a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d003      	beq.n	8002680 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	4313      	orrs	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002680:	4a19      	ldr	r2, [pc, #100]	@ (80026e8 <HAL_GPIO_Init+0x2e0>)
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002686:	4b18      	ldr	r3, [pc, #96]	@ (80026e8 <HAL_GPIO_Init+0x2e0>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	43db      	mvns	r3, r3
 8002690:	693a      	ldr	r2, [r7, #16]
 8002692:	4013      	ands	r3, r2
 8002694:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80026aa:	4a0f      	ldr	r2, [pc, #60]	@ (80026e8 <HAL_GPIO_Init+0x2e0>)
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	3301      	adds	r3, #1
 80026b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	fa22 f303 	lsr.w	r3, r2, r3
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f47f aea9 	bne.w	8002418 <HAL_GPIO_Init+0x10>
  }
}
 80026c6:	bf00      	nop
 80026c8:	bf00      	nop
 80026ca:	371c      	adds	r7, #28
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40010000 	.word	0x40010000
 80026dc:	48000400 	.word	0x48000400
 80026e0:	48000800 	.word	0x48000800
 80026e4:	48000c00 	.word	0x48000c00
 80026e8:	40010400 	.word	0x40010400

080026ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	460b      	mov	r3, r1
 80026f6:	807b      	strh	r3, [r7, #2]
 80026f8:	4613      	mov	r3, r2
 80026fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026fc:	787b      	ldrb	r3, [r7, #1]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002702:	887a      	ldrh	r2, [r7, #2]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002708:	e002      	b.n	8002710 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800270a:	887a      	ldrh	r2, [r7, #2]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e08d      	b.n	800284a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d106      	bne.n	8002748 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f7ff fb1c 	bl	8001d80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2224      	movs	r2, #36	@ 0x24
 800274c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 0201 	bic.w	r2, r2, #1
 800275e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800276c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800277c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d107      	bne.n	8002796 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002792:	609a      	str	r2, [r3, #8]
 8002794:	e006      	b.n	80027a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689a      	ldr	r2, [r3, #8]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80027a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d108      	bne.n	80027be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027ba:	605a      	str	r2, [r3, #4]
 80027bc:	e007      	b.n	80027ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68da      	ldr	r2, [r3, #12]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691a      	ldr	r2, [r3, #16]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	695b      	ldr	r3, [r3, #20]
 80027fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	69d9      	ldr	r1, [r3, #28]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a1a      	ldr	r2, [r3, #32]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0201 	orr.w	r2, r2, #1
 800282a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2220      	movs	r2, #32
 8002836:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
	...

08002854 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b088      	sub	sp, #32
 8002858:	af02      	add	r7, sp, #8
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	4608      	mov	r0, r1
 800285e:	4611      	mov	r1, r2
 8002860:	461a      	mov	r2, r3
 8002862:	4603      	mov	r3, r0
 8002864:	817b      	strh	r3, [r7, #10]
 8002866:	460b      	mov	r3, r1
 8002868:	813b      	strh	r3, [r7, #8]
 800286a:	4613      	mov	r3, r2
 800286c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b20      	cmp	r3, #32
 8002878:	f040 80f9 	bne.w	8002a6e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800287c:	6a3b      	ldr	r3, [r7, #32]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d002      	beq.n	8002888 <HAL_I2C_Mem_Write+0x34>
 8002882:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002884:	2b00      	cmp	r3, #0
 8002886:	d105      	bne.n	8002894 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800288e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e0ed      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800289a:	2b01      	cmp	r3, #1
 800289c:	d101      	bne.n	80028a2 <HAL_I2C_Mem_Write+0x4e>
 800289e:	2302      	movs	r3, #2
 80028a0:	e0e6      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2201      	movs	r2, #1
 80028a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028aa:	f7ff fc8f 	bl	80021cc <HAL_GetTick>
 80028ae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	2319      	movs	r3, #25
 80028b6:	2201      	movs	r2, #1
 80028b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 fac3 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e0d1      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2221      	movs	r2, #33	@ 0x21
 80028d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2240      	movs	r2, #64	@ 0x40
 80028d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6a3a      	ldr	r2, [r7, #32]
 80028e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80028ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028f4:	88f8      	ldrh	r0, [r7, #6]
 80028f6:	893a      	ldrh	r2, [r7, #8]
 80028f8:	8979      	ldrh	r1, [r7, #10]
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	9301      	str	r3, [sp, #4]
 80028fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	4603      	mov	r3, r0
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f000 f9d3 	bl	8002cb0 <I2C_RequestMemoryWrite>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d005      	beq.n	800291c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e0a9      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002920:	b29b      	uxth	r3, r3
 8002922:	2bff      	cmp	r3, #255	@ 0xff
 8002924:	d90e      	bls.n	8002944 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	22ff      	movs	r2, #255	@ 0xff
 800292a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002930:	b2da      	uxtb	r2, r3
 8002932:	8979      	ldrh	r1, [r7, #10]
 8002934:	2300      	movs	r3, #0
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f000 fc47 	bl	80031d0 <I2C_TransferConfig>
 8002942:	e00f      	b.n	8002964 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002948:	b29a      	uxth	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002952:	b2da      	uxtb	r2, r3
 8002954:	8979      	ldrh	r1, [r7, #10]
 8002956:	2300      	movs	r3, #0
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 fc36 	bl	80031d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 fac6 	bl	8002efa <I2C_WaitOnTXISFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e07b      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297c:	781a      	ldrb	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002988:	1c5a      	adds	r2, r3, #1
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002992:	b29b      	uxth	r3, r3
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a0:	3b01      	subs	r3, #1
 80029a2:	b29a      	uxth	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d034      	beq.n	8002a1c <HAL_I2C_Mem_Write+0x1c8>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d130      	bne.n	8002a1c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029c0:	2200      	movs	r2, #0
 80029c2:	2180      	movs	r1, #128	@ 0x80
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f000 fa3f 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e04d      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029d8:	b29b      	uxth	r3, r3
 80029da:	2bff      	cmp	r3, #255	@ 0xff
 80029dc:	d90e      	bls.n	80029fc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	22ff      	movs	r2, #255	@ 0xff
 80029e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e8:	b2da      	uxtb	r2, r3
 80029ea:	8979      	ldrh	r1, [r7, #10]
 80029ec:	2300      	movs	r3, #0
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029f4:	68f8      	ldr	r0, [r7, #12]
 80029f6:	f000 fbeb 	bl	80031d0 <I2C_TransferConfig>
 80029fa:	e00f      	b.n	8002a1c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0a:	b2da      	uxtb	r2, r3
 8002a0c:	8979      	ldrh	r1, [r7, #10]
 8002a0e:	2300      	movs	r3, #0
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 fbda 	bl	80031d0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d19e      	bne.n	8002964 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 faac 	bl	8002f88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e01a      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2220      	movs	r2, #32
 8002a40:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	6859      	ldr	r1, [r3, #4]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a78 <HAL_I2C_Mem_Write+0x224>)
 8002a4e:	400b      	ands	r3, r1
 8002a50:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2220      	movs	r2, #32
 8002a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	e000      	b.n	8002a70 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002a6e:	2302      	movs	r3, #2
  }
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	fe00e800 	.word	0xfe00e800

08002a7c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b088      	sub	sp, #32
 8002a80:	af02      	add	r7, sp, #8
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	4608      	mov	r0, r1
 8002a86:	4611      	mov	r1, r2
 8002a88:	461a      	mov	r2, r3
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	817b      	strh	r3, [r7, #10]
 8002a8e:	460b      	mov	r3, r1
 8002a90:	813b      	strh	r3, [r7, #8]
 8002a92:	4613      	mov	r3, r2
 8002a94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b20      	cmp	r3, #32
 8002aa0:	f040 80fd 	bne.w	8002c9e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aa4:	6a3b      	ldr	r3, [r7, #32]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d002      	beq.n	8002ab0 <HAL_I2C_Mem_Read+0x34>
 8002aaa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d105      	bne.n	8002abc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ab6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e0f1      	b.n	8002ca0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d101      	bne.n	8002aca <HAL_I2C_Mem_Read+0x4e>
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	e0ea      	b.n	8002ca0 <HAL_I2C_Mem_Read+0x224>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ad2:	f7ff fb7b 	bl	80021cc <HAL_GetTick>
 8002ad6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	2319      	movs	r3, #25
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ae4:	68f8      	ldr	r0, [r7, #12]
 8002ae6:	f000 f9af 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e0d5      	b.n	8002ca0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2222      	movs	r2, #34	@ 0x22
 8002af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2240      	movs	r2, #64	@ 0x40
 8002b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2200      	movs	r2, #0
 8002b08:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6a3a      	ldr	r2, [r7, #32]
 8002b0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002b14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b1c:	88f8      	ldrh	r0, [r7, #6]
 8002b1e:	893a      	ldrh	r2, [r7, #8]
 8002b20:	8979      	ldrh	r1, [r7, #10]
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	9301      	str	r3, [sp, #4]
 8002b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f000 f913 	bl	8002d58 <I2C_RequestMemoryRead>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d005      	beq.n	8002b44 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e0ad      	b.n	8002ca0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	2bff      	cmp	r3, #255	@ 0xff
 8002b4c:	d90e      	bls.n	8002b6c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2201      	movs	r2, #1
 8002b52:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	8979      	ldrh	r1, [r7, #10]
 8002b5c:	4b52      	ldr	r3, [pc, #328]	@ (8002ca8 <HAL_I2C_Mem_Read+0x22c>)
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b64:	68f8      	ldr	r0, [r7, #12]
 8002b66:	f000 fb33 	bl	80031d0 <I2C_TransferConfig>
 8002b6a:	e00f      	b.n	8002b8c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b7a:	b2da      	uxtb	r2, r3
 8002b7c:	8979      	ldrh	r1, [r7, #10]
 8002b7e:	4b4a      	ldr	r3, [pc, #296]	@ (8002ca8 <HAL_I2C_Mem_Read+0x22c>)
 8002b80:	9300      	str	r3, [sp, #0]
 8002b82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b86:	68f8      	ldr	r0, [r7, #12]
 8002b88:	f000 fb22 	bl	80031d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	9300      	str	r3, [sp, #0]
 8002b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b92:	2200      	movs	r2, #0
 8002b94:	2104      	movs	r1, #4
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 f956 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e07c      	b.n	8002ca0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb0:	b2d2      	uxtb	r2, r2
 8002bb2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb8:	1c5a      	adds	r2, r3, #1
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	b29a      	uxth	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d034      	beq.n	8002c4c <HAL_I2C_Mem_Read+0x1d0>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d130      	bne.n	8002c4c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	2180      	movs	r1, #128	@ 0x80
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 f927 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e04d      	b.n	8002ca0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	2bff      	cmp	r3, #255	@ 0xff
 8002c0c:	d90e      	bls.n	8002c2c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2201      	movs	r2, #1
 8002c12:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	8979      	ldrh	r1, [r7, #10]
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	9300      	str	r3, [sp, #0]
 8002c20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f000 fad3 	bl	80031d0 <I2C_TransferConfig>
 8002c2a:	e00f      	b.n	8002c4c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c3a:	b2da      	uxtb	r2, r3
 8002c3c:	8979      	ldrh	r1, [r7, #10]
 8002c3e:	2300      	movs	r3, #0
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 fac2 	bl	80031d0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d19a      	bne.n	8002b8c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f000 f994 	bl	8002f88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e01a      	b.n	8002ca0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2220      	movs	r2, #32
 8002c70:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6859      	ldr	r1, [r3, #4]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002cac <HAL_I2C_Mem_Read+0x230>)
 8002c7e:	400b      	ands	r3, r1
 8002c80:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2220      	movs	r2, #32
 8002c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	e000      	b.n	8002ca0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002c9e:	2302      	movs	r3, #2
  }
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3718      	adds	r7, #24
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	80002400 	.word	0x80002400
 8002cac:	fe00e800 	.word	0xfe00e800

08002cb0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af02      	add	r7, sp, #8
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	4608      	mov	r0, r1
 8002cba:	4611      	mov	r1, r2
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	817b      	strh	r3, [r7, #10]
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	813b      	strh	r3, [r7, #8]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002cca:	88fb      	ldrh	r3, [r7, #6]
 8002ccc:	b2da      	uxtb	r2, r3
 8002cce:	8979      	ldrh	r1, [r7, #10]
 8002cd0:	4b20      	ldr	r3, [pc, #128]	@ (8002d54 <I2C_RequestMemoryWrite+0xa4>)
 8002cd2:	9300      	str	r3, [sp, #0]
 8002cd4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cd8:	68f8      	ldr	r0, [r7, #12]
 8002cda:	f000 fa79 	bl	80031d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cde:	69fa      	ldr	r2, [r7, #28]
 8002ce0:	69b9      	ldr	r1, [r7, #24]
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 f909 	bl	8002efa <I2C_WaitOnTXISFlagUntilTimeout>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e02c      	b.n	8002d4c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002cf2:	88fb      	ldrh	r3, [r7, #6]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d105      	bne.n	8002d04 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cf8:	893b      	ldrh	r3, [r7, #8]
 8002cfa:	b2da      	uxtb	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d02:	e015      	b.n	8002d30 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002d04:	893b      	ldrh	r3, [r7, #8]
 8002d06:	0a1b      	lsrs	r3, r3, #8
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	b2da      	uxtb	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d12:	69fa      	ldr	r2, [r7, #28]
 8002d14:	69b9      	ldr	r1, [r7, #24]
 8002d16:	68f8      	ldr	r0, [r7, #12]
 8002d18:	f000 f8ef 	bl	8002efa <I2C_WaitOnTXISFlagUntilTimeout>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e012      	b.n	8002d4c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d26:	893b      	ldrh	r3, [r7, #8]
 8002d28:	b2da      	uxtb	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	2200      	movs	r2, #0
 8002d38:	2180      	movs	r1, #128	@ 0x80
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f000 f884 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e000      	b.n	8002d4c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	80002000 	.word	0x80002000

08002d58 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af02      	add	r7, sp, #8
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	4608      	mov	r0, r1
 8002d62:	4611      	mov	r1, r2
 8002d64:	461a      	mov	r2, r3
 8002d66:	4603      	mov	r3, r0
 8002d68:	817b      	strh	r3, [r7, #10]
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	813b      	strh	r3, [r7, #8]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002d72:	88fb      	ldrh	r3, [r7, #6]
 8002d74:	b2da      	uxtb	r2, r3
 8002d76:	8979      	ldrh	r1, [r7, #10]
 8002d78:	4b20      	ldr	r3, [pc, #128]	@ (8002dfc <I2C_RequestMemoryRead+0xa4>)
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 fa26 	bl	80031d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d84:	69fa      	ldr	r2, [r7, #28]
 8002d86:	69b9      	ldr	r1, [r7, #24]
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 f8b6 	bl	8002efa <I2C_WaitOnTXISFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e02c      	b.n	8002df2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d98:	88fb      	ldrh	r3, [r7, #6]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d105      	bne.n	8002daa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d9e:	893b      	ldrh	r3, [r7, #8]
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002da8:	e015      	b.n	8002dd6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002daa:	893b      	ldrh	r3, [r7, #8]
 8002dac:	0a1b      	lsrs	r3, r3, #8
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	b2da      	uxtb	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002db8:	69fa      	ldr	r2, [r7, #28]
 8002dba:	69b9      	ldr	r1, [r7, #24]
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f000 f89c 	bl	8002efa <I2C_WaitOnTXISFlagUntilTimeout>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d001      	beq.n	8002dcc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e012      	b.n	8002df2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002dcc:	893b      	ldrh	r3, [r7, #8]
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2140      	movs	r1, #64	@ 0x40
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f000 f831 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e000      	b.n	8002df2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	80002000 	.word	0x80002000

08002e00 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d103      	bne.n	8002e1e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	f003 0301 	and.w	r3, r3, #1
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d007      	beq.n	8002e3c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	699a      	ldr	r2, [r3, #24]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0201 	orr.w	r2, r2, #1
 8002e3a:	619a      	str	r2, [r3, #24]
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	603b      	str	r3, [r7, #0]
 8002e54:	4613      	mov	r3, r2
 8002e56:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e58:	e03b      	b.n	8002ed2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	6839      	ldr	r1, [r7, #0]
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 f8d6 	bl	8003010 <I2C_IsErrorOccurred>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e041      	b.n	8002ef2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e74:	d02d      	beq.n	8002ed2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e76:	f7ff f9a9 	bl	80021cc <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d302      	bcc.n	8002e8c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d122      	bne.n	8002ed2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	699a      	ldr	r2, [r3, #24]
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	4013      	ands	r3, r2
 8002e96:	68ba      	ldr	r2, [r7, #8]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	bf0c      	ite	eq
 8002e9c:	2301      	moveq	r3, #1
 8002e9e:	2300      	movne	r3, #0
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	79fb      	ldrb	r3, [r7, #7]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d113      	bne.n	8002ed2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eae:	f043 0220 	orr.w	r2, r3, #32
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2220      	movs	r2, #32
 8002eba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e00f      	b.n	8002ef2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	699a      	ldr	r2, [r3, #24]
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	4013      	ands	r3, r2
 8002edc:	68ba      	ldr	r2, [r7, #8]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	bf0c      	ite	eq
 8002ee2:	2301      	moveq	r3, #1
 8002ee4:	2300      	movne	r3, #0
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	461a      	mov	r2, r3
 8002eea:	79fb      	ldrb	r3, [r7, #7]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d0b4      	beq.n	8002e5a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3710      	adds	r7, #16
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b084      	sub	sp, #16
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	60f8      	str	r0, [r7, #12]
 8002f02:	60b9      	str	r1, [r7, #8]
 8002f04:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f06:	e033      	b.n	8002f70 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	68b9      	ldr	r1, [r7, #8]
 8002f0c:	68f8      	ldr	r0, [r7, #12]
 8002f0e:	f000 f87f 	bl	8003010 <I2C_IsErrorOccurred>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e031      	b.n	8002f80 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f22:	d025      	beq.n	8002f70 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f24:	f7ff f952 	bl	80021cc <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d302      	bcc.n	8002f3a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d11a      	bne.n	8002f70 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d013      	beq.n	8002f70 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4c:	f043 0220 	orr.w	r2, r3, #32
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2220      	movs	r2, #32
 8002f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e007      	b.n	8002f80 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d1c4      	bne.n	8002f08 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3710      	adds	r7, #16
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f94:	e02f      	b.n	8002ff6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	68b9      	ldr	r1, [r7, #8]
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f000 f838 	bl	8003010 <I2C_IsErrorOccurred>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e02d      	b.n	8003006 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002faa:	f7ff f90f 	bl	80021cc <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	68ba      	ldr	r2, [r7, #8]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d302      	bcc.n	8002fc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d11a      	bne.n	8002ff6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	f003 0320 	and.w	r3, r3, #32
 8002fca:	2b20      	cmp	r3, #32
 8002fcc:	d013      	beq.n	8002ff6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd2:	f043 0220 	orr.w	r2, r3, #32
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2220      	movs	r2, #32
 8002fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e007      	b.n	8003006 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	699b      	ldr	r3, [r3, #24]
 8002ffc:	f003 0320 	and.w	r3, r3, #32
 8003000:	2b20      	cmp	r3, #32
 8003002:	d1c8      	bne.n	8002f96 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
	...

08003010 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08a      	sub	sp, #40	@ 0x28
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800301c:	2300      	movs	r3, #0
 800301e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	699b      	ldr	r3, [r3, #24]
 8003028:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800302a:	2300      	movs	r3, #0
 800302c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	f003 0310 	and.w	r3, r3, #16
 8003038:	2b00      	cmp	r3, #0
 800303a:	d068      	beq.n	800310e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2210      	movs	r2, #16
 8003042:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003044:	e049      	b.n	80030da <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800304c:	d045      	beq.n	80030da <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800304e:	f7ff f8bd 	bl	80021cc <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	429a      	cmp	r2, r3
 800305c:	d302      	bcc.n	8003064 <I2C_IsErrorOccurred+0x54>
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d13a      	bne.n	80030da <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800306e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003076:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003082:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003086:	d121      	bne.n	80030cc <I2C_IsErrorOccurred+0xbc>
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800308e:	d01d      	beq.n	80030cc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003090:	7cfb      	ldrb	r3, [r7, #19]
 8003092:	2b20      	cmp	r3, #32
 8003094:	d01a      	beq.n	80030cc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030a4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80030a6:	f7ff f891 	bl	80021cc <HAL_GetTick>
 80030aa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ac:	e00e      	b.n	80030cc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80030ae:	f7ff f88d 	bl	80021cc <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	2b19      	cmp	r3, #25
 80030ba:	d907      	bls.n	80030cc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80030bc:	6a3b      	ldr	r3, [r7, #32]
 80030be:	f043 0320 	orr.w	r3, r3, #32
 80030c2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80030ca:	e006      	b.n	80030da <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	f003 0320 	and.w	r3, r3, #32
 80030d6:	2b20      	cmp	r3, #32
 80030d8:	d1e9      	bne.n	80030ae <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	f003 0320 	and.w	r3, r3, #32
 80030e4:	2b20      	cmp	r3, #32
 80030e6:	d003      	beq.n	80030f0 <I2C_IsErrorOccurred+0xe0>
 80030e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0aa      	beq.n	8003046 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80030f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d103      	bne.n	8003100 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2220      	movs	r2, #32
 80030fe:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	f043 0304 	orr.w	r3, r3, #4
 8003106:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	699b      	ldr	r3, [r3, #24]
 8003114:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00b      	beq.n	8003138 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003120:	6a3b      	ldr	r3, [r7, #32]
 8003122:	f043 0301 	orr.w	r3, r3, #1
 8003126:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003130:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00b      	beq.n	800315a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003142:	6a3b      	ldr	r3, [r7, #32]
 8003144:	f043 0308 	orr.w	r3, r3, #8
 8003148:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003152:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00b      	beq.n	800317c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003164:	6a3b      	ldr	r3, [r7, #32]
 8003166:	f043 0302 	orr.w	r3, r3, #2
 800316a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003174:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800317c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003180:	2b00      	cmp	r3, #0
 8003182:	d01c      	beq.n	80031be <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f7ff fe3b 	bl	8002e00 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	6859      	ldr	r1, [r3, #4]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	4b0d      	ldr	r3, [pc, #52]	@ (80031cc <I2C_IsErrorOccurred+0x1bc>)
 8003196:	400b      	ands	r3, r1
 8003198:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800319e:	6a3b      	ldr	r3, [r7, #32]
 80031a0:	431a      	orrs	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2220      	movs	r2, #32
 80031aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80031be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3728      	adds	r7, #40	@ 0x28
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	fe00e800 	.word	0xfe00e800

080031d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b087      	sub	sp, #28
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	607b      	str	r3, [r7, #4]
 80031da:	460b      	mov	r3, r1
 80031dc:	817b      	strh	r3, [r7, #10]
 80031de:	4613      	mov	r3, r2
 80031e0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031e2:	897b      	ldrh	r3, [r7, #10]
 80031e4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80031e8:	7a7b      	ldrb	r3, [r7, #9]
 80031ea:	041b      	lsls	r3, r3, #16
 80031ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031f0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031f6:	6a3b      	ldr	r3, [r7, #32]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031fe:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	685a      	ldr	r2, [r3, #4]
 8003206:	6a3b      	ldr	r3, [r7, #32]
 8003208:	0d5b      	lsrs	r3, r3, #21
 800320a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800320e:	4b08      	ldr	r3, [pc, #32]	@ (8003230 <I2C_TransferConfig+0x60>)
 8003210:	430b      	orrs	r3, r1
 8003212:	43db      	mvns	r3, r3
 8003214:	ea02 0103 	and.w	r1, r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	697a      	ldr	r2, [r7, #20]
 800321e:	430a      	orrs	r2, r1
 8003220:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003222:	bf00      	nop
 8003224:	371c      	adds	r7, #28
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	03ff63ff 	.word	0x03ff63ff

08003234 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b20      	cmp	r3, #32
 8003248:	d138      	bne.n	80032bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003250:	2b01      	cmp	r3, #1
 8003252:	d101      	bne.n	8003258 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003254:	2302      	movs	r3, #2
 8003256:	e032      	b.n	80032be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2224      	movs	r2, #36	@ 0x24
 8003264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f022 0201 	bic.w	r2, r2, #1
 8003276:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003286:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	6819      	ldr	r1, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	683a      	ldr	r2, [r7, #0]
 8003294:	430a      	orrs	r2, r1
 8003296:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2220      	movs	r2, #32
 80032ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032b8:	2300      	movs	r3, #0
 80032ba:	e000      	b.n	80032be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80032bc:	2302      	movs	r3, #2
  }
}
 80032be:	4618      	mov	r0, r3
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr

080032ca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80032ca:	b480      	push	{r7}
 80032cc:	b085      	sub	sp, #20
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
 80032d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b20      	cmp	r3, #32
 80032de:	d139      	bne.n	8003354 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d101      	bne.n	80032ee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032ea:	2302      	movs	r3, #2
 80032ec:	e033      	b.n	8003356 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2224      	movs	r2, #36	@ 0x24
 80032fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f022 0201 	bic.w	r2, r2, #1
 800330c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800331c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	021b      	lsls	r3, r3, #8
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	4313      	orrs	r3, r2
 8003326:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f042 0201 	orr.w	r2, r2, #1
 800333e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2220      	movs	r2, #32
 8003344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003350:	2300      	movs	r3, #0
 8003352:	e000      	b.n	8003356 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003354:	2302      	movs	r3, #2
  }
}
 8003356:	4618      	mov	r0, r3
 8003358:	3714      	adds	r7, #20
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
	...

08003364 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800336a:	af00      	add	r7, sp, #0
 800336c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003370:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003374:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003376:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800337a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d102      	bne.n	800338a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	f000 bff4 	b.w	8004372 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800338a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800338e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 816d 	beq.w	800367a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80033a0:	4bb4      	ldr	r3, [pc, #720]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f003 030c 	and.w	r3, r3, #12
 80033a8:	2b04      	cmp	r3, #4
 80033aa:	d00c      	beq.n	80033c6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033ac:	4bb1      	ldr	r3, [pc, #708]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f003 030c 	and.w	r3, r3, #12
 80033b4:	2b08      	cmp	r3, #8
 80033b6:	d157      	bne.n	8003468 <HAL_RCC_OscConfig+0x104>
 80033b8:	4bae      	ldr	r3, [pc, #696]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033c4:	d150      	bne.n	8003468 <HAL_RCC_OscConfig+0x104>
 80033c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033ca:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ce:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80033d2:	fa93 f3a3 	rbit	r3, r3
 80033d6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80033da:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033de:	fab3 f383 	clz	r3, r3
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80033e6:	d802      	bhi.n	80033ee <HAL_RCC_OscConfig+0x8a>
 80033e8:	4ba2      	ldr	r3, [pc, #648]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	e015      	b.n	800341a <HAL_RCC_OscConfig+0xb6>
 80033ee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033f2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80033fa:	fa93 f3a3 	rbit	r3, r3
 80033fe:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003402:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003406:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800340a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800340e:	fa93 f3a3 	rbit	r3, r3
 8003412:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003416:	4b97      	ldr	r3, [pc, #604]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 8003418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800341e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8003422:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003426:	fa92 f2a2 	rbit	r2, r2
 800342a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800342e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003432:	fab2 f282 	clz	r2, r2
 8003436:	b2d2      	uxtb	r2, r2
 8003438:	f042 0220 	orr.w	r2, r2, #32
 800343c:	b2d2      	uxtb	r2, r2
 800343e:	f002 021f 	and.w	r2, r2, #31
 8003442:	2101      	movs	r1, #1
 8003444:	fa01 f202 	lsl.w	r2, r1, r2
 8003448:	4013      	ands	r3, r2
 800344a:	2b00      	cmp	r3, #0
 800344c:	f000 8114 	beq.w	8003678 <HAL_RCC_OscConfig+0x314>
 8003450:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003454:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	f040 810b 	bne.w	8003678 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	f000 bf85 	b.w	8004372 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003468:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800346c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003478:	d106      	bne.n	8003488 <HAL_RCC_OscConfig+0x124>
 800347a:	4b7e      	ldr	r3, [pc, #504]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a7d      	ldr	r2, [pc, #500]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 8003480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003484:	6013      	str	r3, [r2, #0]
 8003486:	e036      	b.n	80034f6 <HAL_RCC_OscConfig+0x192>
 8003488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800348c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10c      	bne.n	80034b2 <HAL_RCC_OscConfig+0x14e>
 8003498:	4b76      	ldr	r3, [pc, #472]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a75      	ldr	r2, [pc, #468]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 800349e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034a2:	6013      	str	r3, [r2, #0]
 80034a4:	4b73      	ldr	r3, [pc, #460]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a72      	ldr	r2, [pc, #456]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034ae:	6013      	str	r3, [r2, #0]
 80034b0:	e021      	b.n	80034f6 <HAL_RCC_OscConfig+0x192>
 80034b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034c2:	d10c      	bne.n	80034de <HAL_RCC_OscConfig+0x17a>
 80034c4:	4b6b      	ldr	r3, [pc, #428]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a6a      	ldr	r2, [pc, #424]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034ce:	6013      	str	r3, [r2, #0]
 80034d0:	4b68      	ldr	r3, [pc, #416]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a67      	ldr	r2, [pc, #412]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034da:	6013      	str	r3, [r2, #0]
 80034dc:	e00b      	b.n	80034f6 <HAL_RCC_OscConfig+0x192>
 80034de:	4b65      	ldr	r3, [pc, #404]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a64      	ldr	r2, [pc, #400]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034e8:	6013      	str	r3, [r2, #0]
 80034ea:	4b62      	ldr	r3, [pc, #392]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a61      	ldr	r2, [pc, #388]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034f4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034f6:	4b5f      	ldr	r3, [pc, #380]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 80034f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fa:	f023 020f 	bic.w	r2, r3, #15
 80034fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003502:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	495a      	ldr	r1, [pc, #360]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 800350c:	4313      	orrs	r3, r2
 800350e:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003510:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003514:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d054      	beq.n	80035ca <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003520:	f7fe fe54 	bl	80021cc <HAL_GetTick>
 8003524:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003528:	e00a      	b.n	8003540 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800352a:	f7fe fe4f 	bl	80021cc <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b64      	cmp	r3, #100	@ 0x64
 8003538:	d902      	bls.n	8003540 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	f000 bf19 	b.w	8004372 <HAL_RCC_OscConfig+0x100e>
 8003540:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003544:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003548:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800354c:	fa93 f3a3 	rbit	r3, r3
 8003550:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003554:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003558:	fab3 f383 	clz	r3, r3
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003560:	d802      	bhi.n	8003568 <HAL_RCC_OscConfig+0x204>
 8003562:	4b44      	ldr	r3, [pc, #272]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	e015      	b.n	8003594 <HAL_RCC_OscConfig+0x230>
 8003568:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800356c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003570:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003574:	fa93 f3a3 	rbit	r3, r3
 8003578:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800357c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003580:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003584:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003588:	fa93 f3a3 	rbit	r3, r3
 800358c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003590:	4b38      	ldr	r3, [pc, #224]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 8003592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003594:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003598:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 800359c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80035a0:	fa92 f2a2 	rbit	r2, r2
 80035a4:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80035a8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80035ac:	fab2 f282 	clz	r2, r2
 80035b0:	b2d2      	uxtb	r2, r2
 80035b2:	f042 0220 	orr.w	r2, r2, #32
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	f002 021f 	and.w	r2, r2, #31
 80035bc:	2101      	movs	r1, #1
 80035be:	fa01 f202 	lsl.w	r2, r1, r2
 80035c2:	4013      	ands	r3, r2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d0b0      	beq.n	800352a <HAL_RCC_OscConfig+0x1c6>
 80035c8:	e057      	b.n	800367a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ca:	f7fe fdff 	bl	80021cc <HAL_GetTick>
 80035ce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035d2:	e00a      	b.n	80035ea <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035d4:	f7fe fdfa 	bl	80021cc <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b64      	cmp	r3, #100	@ 0x64
 80035e2:	d902      	bls.n	80035ea <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	f000 bec4 	b.w	8004372 <HAL_RCC_OscConfig+0x100e>
 80035ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035ee:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80035f6:	fa93 f3a3 	rbit	r3, r3
 80035fa:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80035fe:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003602:	fab3 f383 	clz	r3, r3
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b3f      	cmp	r3, #63	@ 0x3f
 800360a:	d802      	bhi.n	8003612 <HAL_RCC_OscConfig+0x2ae>
 800360c:	4b19      	ldr	r3, [pc, #100]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	e015      	b.n	800363e <HAL_RCC_OscConfig+0x2da>
 8003612:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003616:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800361e:	fa93 f3a3 	rbit	r3, r3
 8003622:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003626:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800362a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800362e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003632:	fa93 f3a3 	rbit	r3, r3
 8003636:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800363a:	4b0e      	ldr	r3, [pc, #56]	@ (8003674 <HAL_RCC_OscConfig+0x310>)
 800363c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003642:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003646:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800364a:	fa92 f2a2 	rbit	r2, r2
 800364e:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003652:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003656:	fab2 f282 	clz	r2, r2
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	f042 0220 	orr.w	r2, r2, #32
 8003660:	b2d2      	uxtb	r2, r2
 8003662:	f002 021f 	and.w	r2, r2, #31
 8003666:	2101      	movs	r1, #1
 8003668:	fa01 f202 	lsl.w	r2, r1, r2
 800366c:	4013      	ands	r3, r2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d1b0      	bne.n	80035d4 <HAL_RCC_OscConfig+0x270>
 8003672:	e002      	b.n	800367a <HAL_RCC_OscConfig+0x316>
 8003674:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003678:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800367a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800367e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b00      	cmp	r3, #0
 800368c:	f000 816c 	beq.w	8003968 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003690:	4bcc      	ldr	r3, [pc, #816]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 030c 	and.w	r3, r3, #12
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00b      	beq.n	80036b4 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800369c:	4bc9      	ldr	r3, [pc, #804]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f003 030c 	and.w	r3, r3, #12
 80036a4:	2b08      	cmp	r3, #8
 80036a6:	d16d      	bne.n	8003784 <HAL_RCC_OscConfig+0x420>
 80036a8:	4bc6      	ldr	r3, [pc, #792]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d167      	bne.n	8003784 <HAL_RCC_OscConfig+0x420>
 80036b4:	2302      	movs	r3, #2
 80036b6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ba:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80036be:	fa93 f3a3 	rbit	r3, r3
 80036c2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80036c6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ca:	fab3 f383 	clz	r3, r3
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80036d2:	d802      	bhi.n	80036da <HAL_RCC_OscConfig+0x376>
 80036d4:	4bbb      	ldr	r3, [pc, #748]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	e013      	b.n	8003702 <HAL_RCC_OscConfig+0x39e>
 80036da:	2302      	movs	r3, #2
 80036dc:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80036e4:	fa93 f3a3 	rbit	r3, r3
 80036e8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80036ec:	2302      	movs	r3, #2
 80036ee:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80036f2:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80036f6:	fa93 f3a3 	rbit	r3, r3
 80036fa:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80036fe:	4bb1      	ldr	r3, [pc, #708]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 8003700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003702:	2202      	movs	r2, #2
 8003704:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003708:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800370c:	fa92 f2a2 	rbit	r2, r2
 8003710:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003714:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003718:	fab2 f282 	clz	r2, r2
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	f042 0220 	orr.w	r2, r2, #32
 8003722:	b2d2      	uxtb	r2, r2
 8003724:	f002 021f 	and.w	r2, r2, #31
 8003728:	2101      	movs	r1, #1
 800372a:	fa01 f202 	lsl.w	r2, r1, r2
 800372e:	4013      	ands	r3, r2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00a      	beq.n	800374a <HAL_RCC_OscConfig+0x3e6>
 8003734:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003738:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d002      	beq.n	800374a <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	f000 be14 	b.w	8004372 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800374a:	4b9e      	ldr	r3, [pc, #632]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003752:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003756:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	21f8      	movs	r1, #248	@ 0xf8
 8003760:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003764:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003768:	fa91 f1a1 	rbit	r1, r1
 800376c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003770:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003774:	fab1 f181 	clz	r1, r1
 8003778:	b2c9      	uxtb	r1, r1
 800377a:	408b      	lsls	r3, r1
 800377c:	4991      	ldr	r1, [pc, #580]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 800377e:	4313      	orrs	r3, r2
 8003780:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003782:	e0f1      	b.n	8003968 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003788:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 8083 	beq.w	800389c <HAL_RCC_OscConfig+0x538>
 8003796:	2301      	movs	r3, #1
 8003798:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80037a0:	fa93 f3a3 	rbit	r3, r3
 80037a4:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80037a8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037ac:	fab3 f383 	clz	r3, r3
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80037b6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	461a      	mov	r2, r3
 80037be:	2301      	movs	r3, #1
 80037c0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c2:	f7fe fd03 	bl	80021cc <HAL_GetTick>
 80037c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037ca:	e00a      	b.n	80037e2 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037cc:	f7fe fcfe 	bl	80021cc <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d902      	bls.n	80037e2 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	f000 bdc8 	b.w	8004372 <HAL_RCC_OscConfig+0x100e>
 80037e2:	2302      	movs	r3, #2
 80037e4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80037ec:	fa93 f3a3 	rbit	r3, r3
 80037f0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80037f4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037f8:	fab3 f383 	clz	r3, r3
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8003800:	d802      	bhi.n	8003808 <HAL_RCC_OscConfig+0x4a4>
 8003802:	4b70      	ldr	r3, [pc, #448]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	e013      	b.n	8003830 <HAL_RCC_OscConfig+0x4cc>
 8003808:	2302      	movs	r3, #2
 800380a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003812:	fa93 f3a3 	rbit	r3, r3
 8003816:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800381a:	2302      	movs	r3, #2
 800381c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003820:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003824:	fa93 f3a3 	rbit	r3, r3
 8003828:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800382c:	4b65      	ldr	r3, [pc, #404]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 800382e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003830:	2202      	movs	r2, #2
 8003832:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003836:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800383a:	fa92 f2a2 	rbit	r2, r2
 800383e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003842:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003846:	fab2 f282 	clz	r2, r2
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	f042 0220 	orr.w	r2, r2, #32
 8003850:	b2d2      	uxtb	r2, r2
 8003852:	f002 021f 	and.w	r2, r2, #31
 8003856:	2101      	movs	r1, #1
 8003858:	fa01 f202 	lsl.w	r2, r1, r2
 800385c:	4013      	ands	r3, r2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d0b4      	beq.n	80037cc <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003862:	4b58      	ldr	r3, [pc, #352]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800386a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800386e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	21f8      	movs	r1, #248	@ 0xf8
 8003878:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003880:	fa91 f1a1 	rbit	r1, r1
 8003884:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003888:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800388c:	fab1 f181 	clz	r1, r1
 8003890:	b2c9      	uxtb	r1, r1
 8003892:	408b      	lsls	r3, r1
 8003894:	494b      	ldr	r1, [pc, #300]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 8003896:	4313      	orrs	r3, r2
 8003898:	600b      	str	r3, [r1, #0]
 800389a:	e065      	b.n	8003968 <HAL_RCC_OscConfig+0x604>
 800389c:	2301      	movs	r3, #1
 800389e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80038a6:	fa93 f3a3 	rbit	r3, r3
 80038aa:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80038ae:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038b2:	fab3 f383 	clz	r3, r3
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80038bc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	461a      	mov	r2, r3
 80038c4:	2300      	movs	r3, #0
 80038c6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c8:	f7fe fc80 	bl	80021cc <HAL_GetTick>
 80038cc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d0:	e00a      	b.n	80038e8 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038d2:	f7fe fc7b 	bl	80021cc <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d902      	bls.n	80038e8 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	f000 bd45 	b.w	8004372 <HAL_RCC_OscConfig+0x100e>
 80038e8:	2302      	movs	r3, #2
 80038ea:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ee:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80038f2:	fa93 f3a3 	rbit	r3, r3
 80038f6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80038fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038fe:	fab3 f383 	clz	r3, r3
 8003902:	b2db      	uxtb	r3, r3
 8003904:	2b3f      	cmp	r3, #63	@ 0x3f
 8003906:	d802      	bhi.n	800390e <HAL_RCC_OscConfig+0x5aa>
 8003908:	4b2e      	ldr	r3, [pc, #184]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	e013      	b.n	8003936 <HAL_RCC_OscConfig+0x5d2>
 800390e:	2302      	movs	r3, #2
 8003910:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003914:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003918:	fa93 f3a3 	rbit	r3, r3
 800391c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003920:	2302      	movs	r3, #2
 8003922:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003926:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800392a:	fa93 f3a3 	rbit	r3, r3
 800392e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003932:	4b24      	ldr	r3, [pc, #144]	@ (80039c4 <HAL_RCC_OscConfig+0x660>)
 8003934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003936:	2202      	movs	r2, #2
 8003938:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800393c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003940:	fa92 f2a2 	rbit	r2, r2
 8003944:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003948:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800394c:	fab2 f282 	clz	r2, r2
 8003950:	b2d2      	uxtb	r2, r2
 8003952:	f042 0220 	orr.w	r2, r2, #32
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	f002 021f 	and.w	r2, r2, #31
 800395c:	2101      	movs	r1, #1
 800395e:	fa01 f202 	lsl.w	r2, r1, r2
 8003962:	4013      	ands	r3, r2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1b4      	bne.n	80038d2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003968:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800396c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0308 	and.w	r3, r3, #8
 8003978:	2b00      	cmp	r3, #0
 800397a:	f000 8115 	beq.w	8003ba8 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800397e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003982:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d07e      	beq.n	8003a8c <HAL_RCC_OscConfig+0x728>
 800398e:	2301      	movs	r3, #1
 8003990:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003994:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003998:	fa93 f3a3 	rbit	r3, r3
 800399c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80039a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039a4:	fab3 f383 	clz	r3, r3
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	461a      	mov	r2, r3
 80039ac:	4b06      	ldr	r3, [pc, #24]	@ (80039c8 <HAL_RCC_OscConfig+0x664>)
 80039ae:	4413      	add	r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	461a      	mov	r2, r3
 80039b4:	2301      	movs	r3, #1
 80039b6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039b8:	f7fe fc08 	bl	80021cc <HAL_GetTick>
 80039bc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039c0:	e00f      	b.n	80039e2 <HAL_RCC_OscConfig+0x67e>
 80039c2:	bf00      	nop
 80039c4:	40021000 	.word	0x40021000
 80039c8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039cc:	f7fe fbfe 	bl	80021cc <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d902      	bls.n	80039e2 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	f000 bcc8 	b.w	8004372 <HAL_RCC_OscConfig+0x100e>
 80039e2:	2302      	movs	r3, #2
 80039e4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80039ec:	fa93 f3a3 	rbit	r3, r3
 80039f0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80039f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039f8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80039fc:	2202      	movs	r2, #2
 80039fe:	601a      	str	r2, [r3, #0]
 8003a00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a04:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	fa93 f2a3 	rbit	r2, r3
 8003a0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a12:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003a16:	601a      	str	r2, [r3, #0]
 8003a18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003a20:	2202      	movs	r2, #2
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	fa93 f2a3 	rbit	r2, r3
 8003a32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a36:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a3a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a3c:	4bb0      	ldr	r3, [pc, #704]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003a3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a44:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a48:	2102      	movs	r1, #2
 8003a4a:	6019      	str	r1, [r3, #0]
 8003a4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a50:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	fa93 f1a3 	rbit	r1, r3
 8003a5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a5e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003a62:	6019      	str	r1, [r3, #0]
  return result;
 8003a64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a68:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	fab3 f383 	clz	r3, r3
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	f003 031f 	and.w	r3, r3, #31
 8003a7e:	2101      	movs	r1, #1
 8003a80:	fa01 f303 	lsl.w	r3, r1, r3
 8003a84:	4013      	ands	r3, r2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0a0      	beq.n	80039cc <HAL_RCC_OscConfig+0x668>
 8003a8a:	e08d      	b.n	8003ba8 <HAL_RCC_OscConfig+0x844>
 8003a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a90:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003a94:	2201      	movs	r2, #1
 8003a96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a9c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	fa93 f2a3 	rbit	r2, r3
 8003aa6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aaa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003aae:	601a      	str	r2, [r3, #0]
  return result;
 8003ab0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ab4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003ab8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aba:	fab3 f383 	clz	r3, r3
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	4b90      	ldr	r3, [pc, #576]	@ (8003d04 <HAL_RCC_OscConfig+0x9a0>)
 8003ac4:	4413      	add	r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	461a      	mov	r2, r3
 8003aca:	2300      	movs	r3, #0
 8003acc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ace:	f7fe fb7d 	bl	80021cc <HAL_GetTick>
 8003ad2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ad6:	e00a      	b.n	8003aee <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ad8:	f7fe fb78 	bl	80021cc <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d902      	bls.n	8003aee <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	f000 bc42 	b.w	8004372 <HAL_RCC_OscConfig+0x100e>
 8003aee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003af2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003af6:	2202      	movs	r2, #2
 8003af8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003afe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	fa93 f2a3 	rbit	r2, r3
 8003b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b0c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003b10:	601a      	str	r2, [r3, #0]
 8003b12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b16:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	601a      	str	r2, [r3, #0]
 8003b1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b22:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	fa93 f2a3 	rbit	r2, r3
 8003b2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b30:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b3a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003b3e:	2202      	movs	r2, #2
 8003b40:	601a      	str	r2, [r3, #0]
 8003b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b46:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	fa93 f2a3 	rbit	r2, r3
 8003b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b54:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003b58:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b5a:	4b69      	ldr	r3, [pc, #420]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003b5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b62:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003b66:	2102      	movs	r1, #2
 8003b68:	6019      	str	r1, [r3, #0]
 8003b6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b6e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	fa93 f1a3 	rbit	r1, r3
 8003b78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b7c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b80:	6019      	str	r1, [r3, #0]
  return result;
 8003b82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b86:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	fab3 f383 	clz	r3, r3
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	f003 031f 	and.w	r3, r3, #31
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d197      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ba8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0304 	and.w	r3, r3, #4
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f000 819e 	beq.w	8003efa <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bc4:	4b4e      	ldr	r3, [pc, #312]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003bc6:	69db      	ldr	r3, [r3, #28]
 8003bc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d116      	bne.n	8003bfe <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bd0:	4b4b      	ldr	r3, [pc, #300]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003bd2:	69db      	ldr	r3, [r3, #28]
 8003bd4:	4a4a      	ldr	r2, [pc, #296]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003bd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bda:	61d3      	str	r3, [r2, #28]
 8003bdc:	4b48      	ldr	r3, [pc, #288]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003bde:	69db      	ldr	r3, [r3, #28]
 8003be0:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003be4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003be8:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003bec:	601a      	str	r2, [r3, #0]
 8003bee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bf2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003bf6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bfe:	4b42      	ldr	r3, [pc, #264]	@ (8003d08 <HAL_RCC_OscConfig+0x9a4>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d11a      	bne.n	8003c40 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c0a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d08 <HAL_RCC_OscConfig+0x9a4>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a3e      	ldr	r2, [pc, #248]	@ (8003d08 <HAL_RCC_OscConfig+0x9a4>)
 8003c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c14:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c16:	f7fe fad9 	bl	80021cc <HAL_GetTick>
 8003c1a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c1e:	e009      	b.n	8003c34 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c20:	f7fe fad4 	bl	80021cc <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b64      	cmp	r3, #100	@ 0x64
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e39e      	b.n	8004372 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c34:	4b34      	ldr	r3, [pc, #208]	@ (8003d08 <HAL_RCC_OscConfig+0x9a4>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d0ef      	beq.n	8003c20 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d106      	bne.n	8003c5e <HAL_RCC_OscConfig+0x8fa>
 8003c50:	4b2b      	ldr	r3, [pc, #172]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	4a2a      	ldr	r2, [pc, #168]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	6213      	str	r3, [r2, #32]
 8003c5c:	e035      	b.n	8003cca <HAL_RCC_OscConfig+0x966>
 8003c5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10c      	bne.n	8003c88 <HAL_RCC_OscConfig+0x924>
 8003c6e:	4b24      	ldr	r3, [pc, #144]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	4a23      	ldr	r2, [pc, #140]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003c74:	f023 0301 	bic.w	r3, r3, #1
 8003c78:	6213      	str	r3, [r2, #32]
 8003c7a:	4b21      	ldr	r3, [pc, #132]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	4a20      	ldr	r2, [pc, #128]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003c80:	f023 0304 	bic.w	r3, r3, #4
 8003c84:	6213      	str	r3, [r2, #32]
 8003c86:	e020      	b.n	8003cca <HAL_RCC_OscConfig+0x966>
 8003c88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c8c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	2b05      	cmp	r3, #5
 8003c96:	d10c      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x94e>
 8003c98:	4b19      	ldr	r3, [pc, #100]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	4a18      	ldr	r2, [pc, #96]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003c9e:	f043 0304 	orr.w	r3, r3, #4
 8003ca2:	6213      	str	r3, [r2, #32]
 8003ca4:	4b16      	ldr	r3, [pc, #88]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003ca6:	6a1b      	ldr	r3, [r3, #32]
 8003ca8:	4a15      	ldr	r2, [pc, #84]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003caa:	f043 0301 	orr.w	r3, r3, #1
 8003cae:	6213      	str	r3, [r2, #32]
 8003cb0:	e00b      	b.n	8003cca <HAL_RCC_OscConfig+0x966>
 8003cb2:	4b13      	ldr	r3, [pc, #76]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	4a12      	ldr	r2, [pc, #72]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003cb8:	f023 0301 	bic.w	r3, r3, #1
 8003cbc:	6213      	str	r3, [r2, #32]
 8003cbe:	4b10      	ldr	r3, [pc, #64]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	4a0f      	ldr	r2, [pc, #60]	@ (8003d00 <HAL_RCC_OscConfig+0x99c>)
 8003cc4:	f023 0304 	bic.w	r3, r3, #4
 8003cc8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 8087 	beq.w	8003dea <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cdc:	f7fe fa76 	bl	80021cc <HAL_GetTick>
 8003ce0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce4:	e012      	b.n	8003d0c <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ce6:	f7fe fa71 	bl	80021cc <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d908      	bls.n	8003d0c <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e339      	b.n	8004372 <HAL_RCC_OscConfig+0x100e>
 8003cfe:	bf00      	nop
 8003d00:	40021000 	.word	0x40021000
 8003d04:	10908120 	.word	0x10908120
 8003d08:	40007000 	.word	0x40007000
 8003d0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d10:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003d14:	2202      	movs	r2, #2
 8003d16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d1c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	fa93 f2a3 	rbit	r2, r3
 8003d26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d2a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003d2e:	601a      	str	r2, [r3, #0]
 8003d30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d34:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003d38:	2202      	movs	r2, #2
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d40:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	fa93 f2a3 	rbit	r2, r3
 8003d4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d4e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d52:	601a      	str	r2, [r3, #0]
  return result;
 8003d54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d58:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003d5c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d5e:	fab3 f383 	clz	r3, r3
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d102      	bne.n	8003d74 <HAL_RCC_OscConfig+0xa10>
 8003d6e:	4b98      	ldr	r3, [pc, #608]	@ (8003fd0 <HAL_RCC_OscConfig+0xc6c>)
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	e013      	b.n	8003d9c <HAL_RCC_OscConfig+0xa38>
 8003d74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d78:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d84:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	fa93 f2a3 	rbit	r2, r3
 8003d8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d92:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	4b8d      	ldr	r3, [pc, #564]	@ (8003fd0 <HAL_RCC_OscConfig+0xc6c>)
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003da0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003da4:	2102      	movs	r1, #2
 8003da6:	6011      	str	r1, [r2, #0]
 8003da8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003dac:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003db0:	6812      	ldr	r2, [r2, #0]
 8003db2:	fa92 f1a2 	rbit	r1, r2
 8003db6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003dba:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003dbe:	6011      	str	r1, [r2, #0]
  return result;
 8003dc0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003dc4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003dc8:	6812      	ldr	r2, [r2, #0]
 8003dca:	fab2 f282 	clz	r2, r2
 8003dce:	b2d2      	uxtb	r2, r2
 8003dd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003dd4:	b2d2      	uxtb	r2, r2
 8003dd6:	f002 021f 	and.w	r2, r2, #31
 8003dda:	2101      	movs	r1, #1
 8003ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8003de0:	4013      	ands	r3, r2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f43f af7f 	beq.w	8003ce6 <HAL_RCC_OscConfig+0x982>
 8003de8:	e07d      	b.n	8003ee6 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dea:	f7fe f9ef 	bl	80021cc <HAL_GetTick>
 8003dee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003df2:	e00b      	b.n	8003e0c <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003df4:	f7fe f9ea 	bl	80021cc <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d901      	bls.n	8003e0c <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e2b2      	b.n	8004372 <HAL_RCC_OscConfig+0x100e>
 8003e0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e10:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003e14:	2202      	movs	r2, #2
 8003e16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e1c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	fa93 f2a3 	rbit	r2, r3
 8003e26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e2a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e34:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003e38:	2202      	movs	r2, #2
 8003e3a:	601a      	str	r2, [r3, #0]
 8003e3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e40:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	fa93 f2a3 	rbit	r2, r3
 8003e4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e4e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003e52:	601a      	str	r2, [r3, #0]
  return result;
 8003e54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e58:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003e5c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e5e:	fab3 f383 	clz	r3, r3
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d102      	bne.n	8003e74 <HAL_RCC_OscConfig+0xb10>
 8003e6e:	4b58      	ldr	r3, [pc, #352]	@ (8003fd0 <HAL_RCC_OscConfig+0xc6c>)
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	e013      	b.n	8003e9c <HAL_RCC_OscConfig+0xb38>
 8003e74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e78:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003e7c:	2202      	movs	r2, #2
 8003e7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e84:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	fa93 f2a3 	rbit	r2, r3
 8003e8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e92:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003e96:	601a      	str	r2, [r3, #0]
 8003e98:	4b4d      	ldr	r3, [pc, #308]	@ (8003fd0 <HAL_RCC_OscConfig+0xc6c>)
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003ea0:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003ea4:	2102      	movs	r1, #2
 8003ea6:	6011      	str	r1, [r2, #0]
 8003ea8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003eac:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003eb0:	6812      	ldr	r2, [r2, #0]
 8003eb2:	fa92 f1a2 	rbit	r1, r2
 8003eb6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003eba:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003ebe:	6011      	str	r1, [r2, #0]
  return result;
 8003ec0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003ec4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003ec8:	6812      	ldr	r2, [r2, #0]
 8003eca:	fab2 f282 	clz	r2, r2
 8003ece:	b2d2      	uxtb	r2, r2
 8003ed0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	f002 021f 	and.w	r2, r2, #31
 8003eda:	2101      	movs	r1, #1
 8003edc:	fa01 f202 	lsl.w	r2, r1, r2
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d186      	bne.n	8003df4 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003ee6:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d105      	bne.n	8003efa <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003eee:	4b38      	ldr	r3, [pc, #224]	@ (8003fd0 <HAL_RCC_OscConfig+0xc6c>)
 8003ef0:	69db      	ldr	r3, [r3, #28]
 8003ef2:	4a37      	ldr	r2, [pc, #220]	@ (8003fd0 <HAL_RCC_OscConfig+0xc6c>)
 8003ef4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ef8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003efa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003efe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	69db      	ldr	r3, [r3, #28]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 8232 	beq.w	8004370 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f0c:	4b30      	ldr	r3, [pc, #192]	@ (8003fd0 <HAL_RCC_OscConfig+0xc6c>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f003 030c 	and.w	r3, r3, #12
 8003f14:	2b08      	cmp	r3, #8
 8003f16:	f000 8201 	beq.w	800431c <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	69db      	ldr	r3, [r3, #28]
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	f040 8157 	bne.w	80041da <HAL_RCC_OscConfig+0xe76>
 8003f2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f30:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003f34:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003f38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f3e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	fa93 f2a3 	rbit	r2, r3
 8003f48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f4c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003f50:	601a      	str	r2, [r3, #0]
  return result;
 8003f52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f56:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003f5a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5c:	fab3 f383 	clz	r3, r3
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003f66:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	2300      	movs	r3, #0
 8003f70:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f72:	f7fe f92b 	bl	80021cc <HAL_GetTick>
 8003f76:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f7a:	e009      	b.n	8003f90 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f7c:	f7fe f926 	bl	80021cc <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e1f0      	b.n	8004372 <HAL_RCC_OscConfig+0x100e>
 8003f90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f94:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003f98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	fa93 f2a3 	rbit	r2, r3
 8003fac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003fb4:	601a      	str	r2, [r3, #0]
  return result;
 8003fb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fba:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003fbe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fc0:	fab3 f383 	clz	r3, r3
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b3f      	cmp	r3, #63	@ 0x3f
 8003fc8:	d804      	bhi.n	8003fd4 <HAL_RCC_OscConfig+0xc70>
 8003fca:	4b01      	ldr	r3, [pc, #4]	@ (8003fd0 <HAL_RCC_OscConfig+0xc6c>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	e029      	b.n	8004024 <HAL_RCC_OscConfig+0xcc0>
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fd8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003fdc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003fe0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fe6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	fa93 f2a3 	rbit	r2, r3
 8003ff0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ff4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ffe:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004002:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004006:	601a      	str	r2, [r3, #0]
 8004008:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800400c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	fa93 f2a3 	rbit	r2, r3
 8004016:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800401a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	4bc3      	ldr	r3, [pc, #780]	@ (8004330 <HAL_RCC_OscConfig+0xfcc>)
 8004022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004024:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004028:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800402c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004030:	6011      	str	r1, [r2, #0]
 8004032:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004036:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800403a:	6812      	ldr	r2, [r2, #0]
 800403c:	fa92 f1a2 	rbit	r1, r2
 8004040:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004044:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004048:	6011      	str	r1, [r2, #0]
  return result;
 800404a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800404e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004052:	6812      	ldr	r2, [r2, #0]
 8004054:	fab2 f282 	clz	r2, r2
 8004058:	b2d2      	uxtb	r2, r2
 800405a:	f042 0220 	orr.w	r2, r2, #32
 800405e:	b2d2      	uxtb	r2, r2
 8004060:	f002 021f 	and.w	r2, r2, #31
 8004064:	2101      	movs	r1, #1
 8004066:	fa01 f202 	lsl.w	r2, r1, r2
 800406a:	4013      	ands	r3, r2
 800406c:	2b00      	cmp	r3, #0
 800406e:	d185      	bne.n	8003f7c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004070:	4baf      	ldr	r3, [pc, #700]	@ (8004330 <HAL_RCC_OscConfig+0xfcc>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004078:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800407c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004084:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004088:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	430b      	orrs	r3, r1
 8004092:	49a7      	ldr	r1, [pc, #668]	@ (8004330 <HAL_RCC_OscConfig+0xfcc>)
 8004094:	4313      	orrs	r3, r2
 8004096:	604b      	str	r3, [r1, #4]
 8004098:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800409c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80040a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80040a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040aa:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	fa93 f2a3 	rbit	r2, r3
 80040b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040b8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80040bc:	601a      	str	r2, [r3, #0]
  return result;
 80040be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040c2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80040c6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040c8:	fab3 f383 	clz	r3, r3
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80040d2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	461a      	mov	r2, r3
 80040da:	2301      	movs	r3, #1
 80040dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040de:	f7fe f875 	bl	80021cc <HAL_GetTick>
 80040e2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040e6:	e009      	b.n	80040fc <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040e8:	f7fe f870 	bl	80021cc <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d901      	bls.n	80040fc <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e13a      	b.n	8004372 <HAL_RCC_OscConfig+0x100e>
 80040fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004100:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004104:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004108:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800410a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800410e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	fa93 f2a3 	rbit	r2, r3
 8004118:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800411c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004120:	601a      	str	r2, [r3, #0]
  return result;
 8004122:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004126:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800412a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800412c:	fab3 f383 	clz	r3, r3
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b3f      	cmp	r3, #63	@ 0x3f
 8004134:	d802      	bhi.n	800413c <HAL_RCC_OscConfig+0xdd8>
 8004136:	4b7e      	ldr	r3, [pc, #504]	@ (8004330 <HAL_RCC_OscConfig+0xfcc>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	e027      	b.n	800418c <HAL_RCC_OscConfig+0xe28>
 800413c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004140:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004144:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004148:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800414a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800414e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	fa93 f2a3 	rbit	r2, r3
 8004158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800415c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004160:	601a      	str	r2, [r3, #0]
 8004162:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004166:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800416a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004174:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	fa93 f2a3 	rbit	r2, r3
 800417e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004182:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004186:	601a      	str	r2, [r3, #0]
 8004188:	4b69      	ldr	r3, [pc, #420]	@ (8004330 <HAL_RCC_OscConfig+0xfcc>)
 800418a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004190:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004194:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004198:	6011      	str	r1, [r2, #0]
 800419a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800419e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80041a2:	6812      	ldr	r2, [r2, #0]
 80041a4:	fa92 f1a2 	rbit	r1, r2
 80041a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041ac:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80041b0:	6011      	str	r1, [r2, #0]
  return result;
 80041b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041b6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80041ba:	6812      	ldr	r2, [r2, #0]
 80041bc:	fab2 f282 	clz	r2, r2
 80041c0:	b2d2      	uxtb	r2, r2
 80041c2:	f042 0220 	orr.w	r2, r2, #32
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	f002 021f 	and.w	r2, r2, #31
 80041cc:	2101      	movs	r1, #1
 80041ce:	fa01 f202 	lsl.w	r2, r1, r2
 80041d2:	4013      	ands	r3, r2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d087      	beq.n	80040e8 <HAL_RCC_OscConfig+0xd84>
 80041d8:	e0ca      	b.n	8004370 <HAL_RCC_OscConfig+0x100c>
 80041da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041de:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80041e2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80041e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ec:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	fa93 f2a3 	rbit	r2, r3
 80041f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041fa:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80041fe:	601a      	str	r2, [r3, #0]
  return result;
 8004200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004204:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004208:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800420a:	fab3 f383 	clz	r3, r3
 800420e:	b2db      	uxtb	r3, r3
 8004210:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004214:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	461a      	mov	r2, r3
 800421c:	2300      	movs	r3, #0
 800421e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004220:	f7fd ffd4 	bl	80021cc <HAL_GetTick>
 8004224:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004228:	e009      	b.n	800423e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800422a:	f7fd ffcf 	bl	80021cc <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e099      	b.n	8004372 <HAL_RCC_OscConfig+0x100e>
 800423e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004242:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004246:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800424a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800424c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004250:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	fa93 f2a3 	rbit	r2, r3
 800425a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800425e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004262:	601a      	str	r2, [r3, #0]
  return result;
 8004264:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004268:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800426c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800426e:	fab3 f383 	clz	r3, r3
 8004272:	b2db      	uxtb	r3, r3
 8004274:	2b3f      	cmp	r3, #63	@ 0x3f
 8004276:	d802      	bhi.n	800427e <HAL_RCC_OscConfig+0xf1a>
 8004278:	4b2d      	ldr	r3, [pc, #180]	@ (8004330 <HAL_RCC_OscConfig+0xfcc>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	e027      	b.n	80042ce <HAL_RCC_OscConfig+0xf6a>
 800427e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004282:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004286:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800428a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800428c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004290:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	fa93 f2a3 	rbit	r2, r3
 800429a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800429e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80042a2:	601a      	str	r2, [r3, #0]
 80042a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042a8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80042ac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042b0:	601a      	str	r2, [r3, #0]
 80042b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042b6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	fa93 f2a3 	rbit	r2, r3
 80042c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042c4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	4b19      	ldr	r3, [pc, #100]	@ (8004330 <HAL_RCC_OscConfig+0xfcc>)
 80042cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042d2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80042d6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80042da:	6011      	str	r1, [r2, #0]
 80042dc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042e0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80042e4:	6812      	ldr	r2, [r2, #0]
 80042e6:	fa92 f1a2 	rbit	r1, r2
 80042ea:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042ee:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80042f2:	6011      	str	r1, [r2, #0]
  return result;
 80042f4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042f8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80042fc:	6812      	ldr	r2, [r2, #0]
 80042fe:	fab2 f282 	clz	r2, r2
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	f042 0220 	orr.w	r2, r2, #32
 8004308:	b2d2      	uxtb	r2, r2
 800430a:	f002 021f 	and.w	r2, r2, #31
 800430e:	2101      	movs	r1, #1
 8004310:	fa01 f202 	lsl.w	r2, r1, r2
 8004314:	4013      	ands	r3, r2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d187      	bne.n	800422a <HAL_RCC_OscConfig+0xec6>
 800431a:	e029      	b.n	8004370 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800431c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004320:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	69db      	ldr	r3, [r3, #28]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d103      	bne.n	8004334 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e020      	b.n	8004372 <HAL_RCC_OscConfig+0x100e>
 8004330:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004334:	4b11      	ldr	r3, [pc, #68]	@ (800437c <HAL_RCC_OscConfig+0x1018>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800433c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004340:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004344:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004348:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	6a1b      	ldr	r3, [r3, #32]
 8004350:	429a      	cmp	r2, r3
 8004352:	d10b      	bne.n	800436c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004354:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004358:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800435c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004360:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004368:	429a      	cmp	r2, r3
 800436a:	d001      	beq.n	8004370 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e000      	b.n	8004372 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40021000 	.word	0x40021000

08004380 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b09e      	sub	sp, #120	@ 0x78
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800438a:	2300      	movs	r3, #0
 800438c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d101      	bne.n	8004398 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e154      	b.n	8004642 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004398:	4b89      	ldr	r3, [pc, #548]	@ (80045c0 <HAL_RCC_ClockConfig+0x240>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0307 	and.w	r3, r3, #7
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d910      	bls.n	80043c8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043a6:	4b86      	ldr	r3, [pc, #536]	@ (80045c0 <HAL_RCC_ClockConfig+0x240>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f023 0207 	bic.w	r2, r3, #7
 80043ae:	4984      	ldr	r1, [pc, #528]	@ (80045c0 <HAL_RCC_ClockConfig+0x240>)
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043b6:	4b82      	ldr	r3, [pc, #520]	@ (80045c0 <HAL_RCC_ClockConfig+0x240>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0307 	and.w	r3, r3, #7
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d001      	beq.n	80043c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e13c      	b.n	8004642 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0302 	and.w	r3, r3, #2
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d008      	beq.n	80043e6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043d4:	4b7b      	ldr	r3, [pc, #492]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	4978      	ldr	r1, [pc, #480]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 80cd 	beq.w	800458e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d137      	bne.n	800446c <HAL_RCC_ClockConfig+0xec>
 80043fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004400:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004402:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004404:	fa93 f3a3 	rbit	r3, r3
 8004408:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800440a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800440c:	fab3 f383 	clz	r3, r3
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b3f      	cmp	r3, #63	@ 0x3f
 8004414:	d802      	bhi.n	800441c <HAL_RCC_ClockConfig+0x9c>
 8004416:	4b6b      	ldr	r3, [pc, #428]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	e00f      	b.n	800443c <HAL_RCC_ClockConfig+0xbc>
 800441c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004420:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004422:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004424:	fa93 f3a3 	rbit	r3, r3
 8004428:	667b      	str	r3, [r7, #100]	@ 0x64
 800442a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800442e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004430:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004432:	fa93 f3a3 	rbit	r3, r3
 8004436:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004438:	4b62      	ldr	r3, [pc, #392]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 800443a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004440:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004442:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004444:	fa92 f2a2 	rbit	r2, r2
 8004448:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800444a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800444c:	fab2 f282 	clz	r2, r2
 8004450:	b2d2      	uxtb	r2, r2
 8004452:	f042 0220 	orr.w	r2, r2, #32
 8004456:	b2d2      	uxtb	r2, r2
 8004458:	f002 021f 	and.w	r2, r2, #31
 800445c:	2101      	movs	r1, #1
 800445e:	fa01 f202 	lsl.w	r2, r1, r2
 8004462:	4013      	ands	r3, r2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d171      	bne.n	800454c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e0ea      	b.n	8004642 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	2b02      	cmp	r3, #2
 8004472:	d137      	bne.n	80044e4 <HAL_RCC_ClockConfig+0x164>
 8004474:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004478:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800447c:	fa93 f3a3 	rbit	r3, r3
 8004480:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004484:	fab3 f383 	clz	r3, r3
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b3f      	cmp	r3, #63	@ 0x3f
 800448c:	d802      	bhi.n	8004494 <HAL_RCC_ClockConfig+0x114>
 800448e:	4b4d      	ldr	r3, [pc, #308]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	e00f      	b.n	80044b4 <HAL_RCC_ClockConfig+0x134>
 8004494:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004498:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800449a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800449c:	fa93 f3a3 	rbit	r3, r3
 80044a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80044a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80044a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044aa:	fa93 f3a3 	rbit	r3, r3
 80044ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044b0:	4b44      	ldr	r3, [pc, #272]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044b8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80044ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80044bc:	fa92 f2a2 	rbit	r2, r2
 80044c0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80044c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80044c4:	fab2 f282 	clz	r2, r2
 80044c8:	b2d2      	uxtb	r2, r2
 80044ca:	f042 0220 	orr.w	r2, r2, #32
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	f002 021f 	and.w	r2, r2, #31
 80044d4:	2101      	movs	r1, #1
 80044d6:	fa01 f202 	lsl.w	r2, r1, r2
 80044da:	4013      	ands	r3, r2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d135      	bne.n	800454c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e0ae      	b.n	8004642 <HAL_RCC_ClockConfig+0x2c2>
 80044e4:	2302      	movs	r3, #2
 80044e6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ea:	fa93 f3a3 	rbit	r3, r3
 80044ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80044f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f2:	fab3 f383 	clz	r3, r3
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80044fa:	d802      	bhi.n	8004502 <HAL_RCC_ClockConfig+0x182>
 80044fc:	4b31      	ldr	r3, [pc, #196]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	e00d      	b.n	800451e <HAL_RCC_ClockConfig+0x19e>
 8004502:	2302      	movs	r3, #2
 8004504:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004508:	fa93 f3a3 	rbit	r3, r3
 800450c:	627b      	str	r3, [r7, #36]	@ 0x24
 800450e:	2302      	movs	r3, #2
 8004510:	623b      	str	r3, [r7, #32]
 8004512:	6a3b      	ldr	r3, [r7, #32]
 8004514:	fa93 f3a3 	rbit	r3, r3
 8004518:	61fb      	str	r3, [r7, #28]
 800451a:	4b2a      	ldr	r3, [pc, #168]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 800451c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451e:	2202      	movs	r2, #2
 8004520:	61ba      	str	r2, [r7, #24]
 8004522:	69ba      	ldr	r2, [r7, #24]
 8004524:	fa92 f2a2 	rbit	r2, r2
 8004528:	617a      	str	r2, [r7, #20]
  return result;
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	fab2 f282 	clz	r2, r2
 8004530:	b2d2      	uxtb	r2, r2
 8004532:	f042 0220 	orr.w	r2, r2, #32
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	f002 021f 	and.w	r2, r2, #31
 800453c:	2101      	movs	r1, #1
 800453e:	fa01 f202 	lsl.w	r2, r1, r2
 8004542:	4013      	ands	r3, r2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d101      	bne.n	800454c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e07a      	b.n	8004642 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800454c:	4b1d      	ldr	r3, [pc, #116]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f023 0203 	bic.w	r2, r3, #3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	491a      	ldr	r1, [pc, #104]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 800455a:	4313      	orrs	r3, r2
 800455c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800455e:	f7fd fe35 	bl	80021cc <HAL_GetTick>
 8004562:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004564:	e00a      	b.n	800457c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004566:	f7fd fe31 	bl	80021cc <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004574:	4293      	cmp	r3, r2
 8004576:	d901      	bls.n	800457c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e062      	b.n	8004642 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800457c:	4b11      	ldr	r3, [pc, #68]	@ (80045c4 <HAL_RCC_ClockConfig+0x244>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f003 020c 	and.w	r2, r3, #12
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	429a      	cmp	r2, r3
 800458c:	d1eb      	bne.n	8004566 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800458e:	4b0c      	ldr	r3, [pc, #48]	@ (80045c0 <HAL_RCC_ClockConfig+0x240>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0307 	and.w	r3, r3, #7
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	429a      	cmp	r2, r3
 800459a:	d215      	bcs.n	80045c8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800459c:	4b08      	ldr	r3, [pc, #32]	@ (80045c0 <HAL_RCC_ClockConfig+0x240>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f023 0207 	bic.w	r2, r3, #7
 80045a4:	4906      	ldr	r1, [pc, #24]	@ (80045c0 <HAL_RCC_ClockConfig+0x240>)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ac:	4b04      	ldr	r3, [pc, #16]	@ (80045c0 <HAL_RCC_ClockConfig+0x240>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0307 	and.w	r3, r3, #7
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d006      	beq.n	80045c8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e041      	b.n	8004642 <HAL_RCC_ClockConfig+0x2c2>
 80045be:	bf00      	nop
 80045c0:	40022000 	.word	0x40022000
 80045c4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0304 	and.w	r3, r3, #4
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d008      	beq.n	80045e6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045d4:	4b1d      	ldr	r3, [pc, #116]	@ (800464c <HAL_RCC_ClockConfig+0x2cc>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	491a      	ldr	r1, [pc, #104]	@ (800464c <HAL_RCC_ClockConfig+0x2cc>)
 80045e2:	4313      	orrs	r3, r2
 80045e4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0308 	and.w	r3, r3, #8
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d009      	beq.n	8004606 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045f2:	4b16      	ldr	r3, [pc, #88]	@ (800464c <HAL_RCC_ClockConfig+0x2cc>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	00db      	lsls	r3, r3, #3
 8004600:	4912      	ldr	r1, [pc, #72]	@ (800464c <HAL_RCC_ClockConfig+0x2cc>)
 8004602:	4313      	orrs	r3, r2
 8004604:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004606:	f000 f829 	bl	800465c <HAL_RCC_GetSysClockFreq>
 800460a:	4601      	mov	r1, r0
 800460c:	4b0f      	ldr	r3, [pc, #60]	@ (800464c <HAL_RCC_ClockConfig+0x2cc>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004614:	22f0      	movs	r2, #240	@ 0xf0
 8004616:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	fa92 f2a2 	rbit	r2, r2
 800461e:	60fa      	str	r2, [r7, #12]
  return result;
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	fab2 f282 	clz	r2, r2
 8004626:	b2d2      	uxtb	r2, r2
 8004628:	40d3      	lsrs	r3, r2
 800462a:	4a09      	ldr	r2, [pc, #36]	@ (8004650 <HAL_RCC_ClockConfig+0x2d0>)
 800462c:	5cd3      	ldrb	r3, [r2, r3]
 800462e:	fa21 f303 	lsr.w	r3, r1, r3
 8004632:	4a08      	ldr	r2, [pc, #32]	@ (8004654 <HAL_RCC_ClockConfig+0x2d4>)
 8004634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004636:	4b08      	ldr	r3, [pc, #32]	@ (8004658 <HAL_RCC_ClockConfig+0x2d8>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7fd fd82 	bl	8002144 <HAL_InitTick>
  
  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3778      	adds	r7, #120	@ 0x78
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	40021000 	.word	0x40021000
 8004650:	08008544 	.word	0x08008544
 8004654:	20000000 	.word	0x20000000
 8004658:	20000004 	.word	0x20000004

0800465c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800465c:	b480      	push	{r7}
 800465e:	b087      	sub	sp, #28
 8004660:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004662:	2300      	movs	r3, #0
 8004664:	60fb      	str	r3, [r7, #12]
 8004666:	2300      	movs	r3, #0
 8004668:	60bb      	str	r3, [r7, #8]
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	2300      	movs	r3, #0
 8004670:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004672:	2300      	movs	r3, #0
 8004674:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004676:	4b1e      	ldr	r3, [pc, #120]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f003 030c 	and.w	r3, r3, #12
 8004682:	2b04      	cmp	r3, #4
 8004684:	d002      	beq.n	800468c <HAL_RCC_GetSysClockFreq+0x30>
 8004686:	2b08      	cmp	r3, #8
 8004688:	d003      	beq.n	8004692 <HAL_RCC_GetSysClockFreq+0x36>
 800468a:	e026      	b.n	80046da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800468c:	4b19      	ldr	r3, [pc, #100]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800468e:	613b      	str	r3, [r7, #16]
      break;
 8004690:	e026      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	0c9b      	lsrs	r3, r3, #18
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	4a17      	ldr	r2, [pc, #92]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800469c:	5cd3      	ldrb	r3, [r2, r3]
 800469e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80046a0:	4b13      	ldr	r3, [pc, #76]	@ (80046f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80046a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a4:	f003 030f 	and.w	r3, r3, #15
 80046a8:	4a14      	ldr	r2, [pc, #80]	@ (80046fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80046aa:	5cd3      	ldrb	r3, [r2, r3]
 80046ac:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d008      	beq.n	80046ca <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80046b8:	4a0e      	ldr	r2, [pc, #56]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	fb02 f303 	mul.w	r3, r2, r3
 80046c6:	617b      	str	r3, [r7, #20]
 80046c8:	e004      	b.n	80046d4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a0c      	ldr	r2, [pc, #48]	@ (8004700 <HAL_RCC_GetSysClockFreq+0xa4>)
 80046ce:	fb02 f303 	mul.w	r3, r2, r3
 80046d2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	613b      	str	r3, [r7, #16]
      break;
 80046d8:	e002      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80046da:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80046dc:	613b      	str	r3, [r7, #16]
      break;
 80046de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046e0:	693b      	ldr	r3, [r7, #16]
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	371c      	adds	r7, #28
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	40021000 	.word	0x40021000
 80046f4:	007a1200 	.word	0x007a1200
 80046f8:	0800855c 	.word	0x0800855c
 80046fc:	0800856c 	.word	0x0800856c
 8004700:	003d0900 	.word	0x003d0900

08004704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004708:	4b03      	ldr	r3, [pc, #12]	@ (8004718 <HAL_RCC_GetHCLKFreq+0x14>)
 800470a:	681b      	ldr	r3, [r3, #0]
}
 800470c:	4618      	mov	r0, r3
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	20000000 	.word	0x20000000

0800471c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004722:	f7ff ffef 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 8004726:	4601      	mov	r1, r0
 8004728:	4b0b      	ldr	r3, [pc, #44]	@ (8004758 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004730:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004734:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	fa92 f2a2 	rbit	r2, r2
 800473c:	603a      	str	r2, [r7, #0]
  return result;
 800473e:	683a      	ldr	r2, [r7, #0]
 8004740:	fab2 f282 	clz	r2, r2
 8004744:	b2d2      	uxtb	r2, r2
 8004746:	40d3      	lsrs	r3, r2
 8004748:	4a04      	ldr	r2, [pc, #16]	@ (800475c <HAL_RCC_GetPCLK1Freq+0x40>)
 800474a:	5cd3      	ldrb	r3, [r2, r3]
 800474c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004750:	4618      	mov	r0, r3
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40021000 	.word	0x40021000
 800475c:	08008554 	.word	0x08008554

08004760 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004766:	f7ff ffcd 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 800476a:	4601      	mov	r1, r0
 800476c:	4b0b      	ldr	r3, [pc, #44]	@ (800479c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004774:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004778:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	fa92 f2a2 	rbit	r2, r2
 8004780:	603a      	str	r2, [r7, #0]
  return result;
 8004782:	683a      	ldr	r2, [r7, #0]
 8004784:	fab2 f282 	clz	r2, r2
 8004788:	b2d2      	uxtb	r2, r2
 800478a:	40d3      	lsrs	r3, r2
 800478c:	4a04      	ldr	r2, [pc, #16]	@ (80047a0 <HAL_RCC_GetPCLK2Freq+0x40>)
 800478e:	5cd3      	ldrb	r3, [r2, r3]
 8004790:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004794:	4618      	mov	r0, r3
 8004796:	3708      	adds	r7, #8
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	40021000 	.word	0x40021000
 80047a0:	08008554 	.word	0x08008554

080047a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b092      	sub	sp, #72	@ 0x48
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047ac:	2300      	movs	r3, #0
 80047ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80047b0:	2300      	movs	r3, #0
 80047b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80047b4:	2300      	movs	r3, #0
 80047b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 80cb 	beq.w	800495e <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047c8:	4b8d      	ldr	r3, [pc, #564]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047ca:	69db      	ldr	r3, [r3, #28]
 80047cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d10e      	bne.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047d4:	4b8a      	ldr	r3, [pc, #552]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047d6:	69db      	ldr	r3, [r3, #28]
 80047d8:	4a89      	ldr	r2, [pc, #548]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047de:	61d3      	str	r3, [r2, #28]
 80047e0:	4b87      	ldr	r3, [pc, #540]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047e2:	69db      	ldr	r3, [r3, #28]
 80047e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047e8:	60bb      	str	r3, [r7, #8]
 80047ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047ec:	2301      	movs	r3, #1
 80047ee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f2:	4b84      	ldr	r3, [pc, #528]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d118      	bne.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047fe:	4b81      	ldr	r3, [pc, #516]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a80      	ldr	r2, [pc, #512]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004804:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004808:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800480a:	f7fd fcdf 	bl	80021cc <HAL_GetTick>
 800480e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004810:	e008      	b.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004812:	f7fd fcdb 	bl	80021cc <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b64      	cmp	r3, #100	@ 0x64
 800481e:	d901      	bls.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e0e8      	b.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x252>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004824:	4b77      	ldr	r3, [pc, #476]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800482c:	2b00      	cmp	r3, #0
 800482e:	d0f0      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004830:	4b73      	ldr	r3, [pc, #460]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004838:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800483a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800483c:	2b00      	cmp	r3, #0
 800483e:	d07b      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004848:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800484a:	429a      	cmp	r2, r3
 800484c:	d074      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800484e:	4b6c      	ldr	r3, [pc, #432]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004856:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004858:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800485c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800485e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004860:	fa93 f3a3 	rbit	r3, r3
 8004864:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004868:	fab3 f383 	clz	r3, r3
 800486c:	b2db      	uxtb	r3, r3
 800486e:	461a      	mov	r2, r3
 8004870:	4b65      	ldr	r3, [pc, #404]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004872:	4413      	add	r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	461a      	mov	r2, r3
 8004878:	2301      	movs	r3, #1
 800487a:	6013      	str	r3, [r2, #0]
 800487c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004880:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004884:	fa93 f3a3 	rbit	r3, r3
 8004888:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800488a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800488c:	fab3 f383 	clz	r3, r3
 8004890:	b2db      	uxtb	r3, r3
 8004892:	461a      	mov	r2, r3
 8004894:	4b5c      	ldr	r3, [pc, #368]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004896:	4413      	add	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	461a      	mov	r2, r3
 800489c:	2300      	movs	r3, #0
 800489e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80048a0:	4a57      	ldr	r2, [pc, #348]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80048a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048a4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80048a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d043      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048b0:	f7fd fc8c 	bl	80021cc <HAL_GetTick>
 80048b4:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048b6:	e00a      	b.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048b8:	f7fd fc88 	bl	80021cc <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d901      	bls.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e093      	b.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x252>
 80048ce:	2302      	movs	r3, #2
 80048d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d4:	fa93 f3a3 	rbit	r3, r3
 80048d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80048da:	2302      	movs	r3, #2
 80048dc:	623b      	str	r3, [r7, #32]
 80048de:	6a3b      	ldr	r3, [r7, #32]
 80048e0:	fa93 f3a3 	rbit	r3, r3
 80048e4:	61fb      	str	r3, [r7, #28]
  return result;
 80048e6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e8:	fab3 f383 	clz	r3, r3
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d102      	bne.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80048f8:	4b41      	ldr	r3, [pc, #260]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80048fa:	6a1b      	ldr	r3, [r3, #32]
 80048fc:	e007      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80048fe:	2302      	movs	r3, #2
 8004900:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	fa93 f3a3 	rbit	r3, r3
 8004908:	617b      	str	r3, [r7, #20]
 800490a:	4b3d      	ldr	r3, [pc, #244]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800490c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490e:	2202      	movs	r2, #2
 8004910:	613a      	str	r2, [r7, #16]
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	fa92 f2a2 	rbit	r2, r2
 8004918:	60fa      	str	r2, [r7, #12]
  return result;
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	fab2 f282 	clz	r2, r2
 8004920:	b2d2      	uxtb	r2, r2
 8004922:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004926:	b2d2      	uxtb	r2, r2
 8004928:	f002 021f 	and.w	r2, r2, #31
 800492c:	2101      	movs	r1, #1
 800492e:	fa01 f202 	lsl.w	r2, r1, r2
 8004932:	4013      	ands	r3, r2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0bf      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004938:	4b31      	ldr	r3, [pc, #196]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	492e      	ldr	r1, [pc, #184]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004946:	4313      	orrs	r3, r2
 8004948:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800494a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800494e:	2b01      	cmp	r3, #1
 8004950:	d105      	bne.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004952:	4b2b      	ldr	r3, [pc, #172]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	4a2a      	ldr	r2, [pc, #168]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004958:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800495c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	2b00      	cmp	r3, #0
 8004968:	d008      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800496a:	4b25      	ldr	r3, [pc, #148]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800496c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496e:	f023 0203 	bic.w	r2, r3, #3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	4922      	ldr	r1, [pc, #136]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004978:	4313      	orrs	r3, r2
 800497a:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0320 	and.w	r3, r3, #32
 8004984:	2b00      	cmp	r3, #0
 8004986:	d008      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004988:	4b1d      	ldr	r3, [pc, #116]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800498a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498c:	f023 0210 	bic.w	r2, r3, #16
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	491a      	ldr	r1, [pc, #104]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004996:	4313      	orrs	r3, r2
 8004998:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d008      	beq.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80049a6:	4b16      	ldr	r3, [pc, #88]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049aa:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	4913      	ldr	r1, [pc, #76]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d008      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80049c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	490b      	ldr	r1, [pc, #44]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d008      	beq.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80049e2:	4b07      	ldr	r3, [pc, #28]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	4904      	ldr	r1, [pc, #16]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3748      	adds	r7, #72	@ 0x48
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40021000 	.word	0x40021000
 8004a04:	40007000 	.word	0x40007000
 8004a08:	10908100 	.word	0x10908100

08004a0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d101      	bne.n	8004a1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e049      	b.n	8004ab2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d106      	bne.n	8004a38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f7fd f9e8 	bl	8001e08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	3304      	adds	r3, #4
 8004a48:	4619      	mov	r1, r3
 8004a4a:	4610      	mov	r0, r2
 8004a4c:	f000 fa86 	bl	8004f5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3708      	adds	r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
	...

08004abc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d001      	beq.n	8004ad4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e040      	b.n	8004b56 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68da      	ldr	r2, [r3, #12]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0201 	orr.w	r2, r2, #1
 8004aea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a1c      	ldr	r2, [pc, #112]	@ (8004b64 <HAL_TIM_Base_Start_IT+0xa8>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d00e      	beq.n	8004b14 <HAL_TIM_Base_Start_IT+0x58>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004afe:	d009      	beq.n	8004b14 <HAL_TIM_Base_Start_IT+0x58>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a18      	ldr	r2, [pc, #96]	@ (8004b68 <HAL_TIM_Base_Start_IT+0xac>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d004      	beq.n	8004b14 <HAL_TIM_Base_Start_IT+0x58>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a17      	ldr	r2, [pc, #92]	@ (8004b6c <HAL_TIM_Base_Start_IT+0xb0>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d115      	bne.n	8004b40 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	689a      	ldr	r2, [r3, #8]
 8004b1a:	4b15      	ldr	r3, [pc, #84]	@ (8004b70 <HAL_TIM_Base_Start_IT+0xb4>)
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2b06      	cmp	r3, #6
 8004b24:	d015      	beq.n	8004b52 <HAL_TIM_Base_Start_IT+0x96>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b2c:	d011      	beq.n	8004b52 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f042 0201 	orr.w	r2, r2, #1
 8004b3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b3e:	e008      	b.n	8004b52 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f042 0201 	orr.w	r2, r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]
 8004b50:	e000      	b.n	8004b54 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b52:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b54:	2300      	movs	r3, #0
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3714      	adds	r7, #20
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	40012c00 	.word	0x40012c00
 8004b68:	40000400 	.word	0x40000400
 8004b6c:	40014000 	.word	0x40014000
 8004b70:	00010007 	.word	0x00010007

08004b74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d020      	beq.n	8004bd8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d01b      	beq.n	8004bd8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0202 	mvn.w	r2, #2
 8004ba8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	f003 0303 	and.w	r3, r3, #3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d003      	beq.n	8004bc6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 f9ad 	bl	8004f1e <HAL_TIM_IC_CaptureCallback>
 8004bc4:	e005      	b.n	8004bd2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 f99f 	bl	8004f0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f000 f9b0 	bl	8004f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	f003 0304 	and.w	r3, r3, #4
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d020      	beq.n	8004c24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f003 0304 	and.w	r3, r3, #4
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d01b      	beq.n	8004c24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f06f 0204 	mvn.w	r2, #4
 8004bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 f987 	bl	8004f1e <HAL_TIM_IC_CaptureCallback>
 8004c10:	e005      	b.n	8004c1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f979 	bl	8004f0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 f98a 	bl	8004f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	f003 0308 	and.w	r3, r3, #8
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d020      	beq.n	8004c70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f003 0308 	and.w	r3, r3, #8
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d01b      	beq.n	8004c70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f06f 0208 	mvn.w	r2, #8
 8004c40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2204      	movs	r2, #4
 8004c46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	69db      	ldr	r3, [r3, #28]
 8004c4e:	f003 0303 	and.w	r3, r3, #3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d003      	beq.n	8004c5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 f961 	bl	8004f1e <HAL_TIM_IC_CaptureCallback>
 8004c5c:	e005      	b.n	8004c6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 f953 	bl	8004f0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 f964 	bl	8004f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f003 0310 	and.w	r3, r3, #16
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d020      	beq.n	8004cbc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f003 0310 	and.w	r3, r3, #16
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d01b      	beq.n	8004cbc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f06f 0210 	mvn.w	r2, #16
 8004c8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2208      	movs	r2, #8
 8004c92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	69db      	ldr	r3, [r3, #28]
 8004c9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d003      	beq.n	8004caa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 f93b 	bl	8004f1e <HAL_TIM_IC_CaptureCallback>
 8004ca8:	e005      	b.n	8004cb6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 f92d 	bl	8004f0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f93e 	bl	8004f32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00c      	beq.n	8004ce0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f003 0301 	and.w	r3, r3, #1
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d007      	beq.n	8004ce0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f06f 0201 	mvn.w	r2, #1
 8004cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7fc fe54 	bl	8001988 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00c      	beq.n	8004d04 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d007      	beq.n	8004d04 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 fac2 	bl	8005288 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00c      	beq.n	8004d28 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d007      	beq.n	8004d28 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 faba 	bl	800529c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00c      	beq.n	8004d4c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d007      	beq.n	8004d4c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 f8fd 	bl	8004f46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	f003 0320 	and.w	r3, r3, #32
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d00c      	beq.n	8004d70 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f003 0320 	and.w	r3, r3, #32
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d007      	beq.n	8004d70 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f06f 0220 	mvn.w	r2, #32
 8004d68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 fa82 	bl	8005274 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d70:	bf00      	nop
 8004d72:	3710      	adds	r7, #16
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d82:	2300      	movs	r3, #0
 8004d84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d101      	bne.n	8004d94 <HAL_TIM_ConfigClockSource+0x1c>
 8004d90:	2302      	movs	r3, #2
 8004d92:	e0b6      	b.n	8004f02 <HAL_TIM_ConfigClockSource+0x18a>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2202      	movs	r2, #2
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004db2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004db6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004dbe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68ba      	ldr	r2, [r7, #8]
 8004dc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dd0:	d03e      	beq.n	8004e50 <HAL_TIM_ConfigClockSource+0xd8>
 8004dd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dd6:	f200 8087 	bhi.w	8004ee8 <HAL_TIM_ConfigClockSource+0x170>
 8004dda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dde:	f000 8086 	beq.w	8004eee <HAL_TIM_ConfigClockSource+0x176>
 8004de2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004de6:	d87f      	bhi.n	8004ee8 <HAL_TIM_ConfigClockSource+0x170>
 8004de8:	2b70      	cmp	r3, #112	@ 0x70
 8004dea:	d01a      	beq.n	8004e22 <HAL_TIM_ConfigClockSource+0xaa>
 8004dec:	2b70      	cmp	r3, #112	@ 0x70
 8004dee:	d87b      	bhi.n	8004ee8 <HAL_TIM_ConfigClockSource+0x170>
 8004df0:	2b60      	cmp	r3, #96	@ 0x60
 8004df2:	d050      	beq.n	8004e96 <HAL_TIM_ConfigClockSource+0x11e>
 8004df4:	2b60      	cmp	r3, #96	@ 0x60
 8004df6:	d877      	bhi.n	8004ee8 <HAL_TIM_ConfigClockSource+0x170>
 8004df8:	2b50      	cmp	r3, #80	@ 0x50
 8004dfa:	d03c      	beq.n	8004e76 <HAL_TIM_ConfigClockSource+0xfe>
 8004dfc:	2b50      	cmp	r3, #80	@ 0x50
 8004dfe:	d873      	bhi.n	8004ee8 <HAL_TIM_ConfigClockSource+0x170>
 8004e00:	2b40      	cmp	r3, #64	@ 0x40
 8004e02:	d058      	beq.n	8004eb6 <HAL_TIM_ConfigClockSource+0x13e>
 8004e04:	2b40      	cmp	r3, #64	@ 0x40
 8004e06:	d86f      	bhi.n	8004ee8 <HAL_TIM_ConfigClockSource+0x170>
 8004e08:	2b30      	cmp	r3, #48	@ 0x30
 8004e0a:	d064      	beq.n	8004ed6 <HAL_TIM_ConfigClockSource+0x15e>
 8004e0c:	2b30      	cmp	r3, #48	@ 0x30
 8004e0e:	d86b      	bhi.n	8004ee8 <HAL_TIM_ConfigClockSource+0x170>
 8004e10:	2b20      	cmp	r3, #32
 8004e12:	d060      	beq.n	8004ed6 <HAL_TIM_ConfigClockSource+0x15e>
 8004e14:	2b20      	cmp	r3, #32
 8004e16:	d867      	bhi.n	8004ee8 <HAL_TIM_ConfigClockSource+0x170>
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d05c      	beq.n	8004ed6 <HAL_TIM_ConfigClockSource+0x15e>
 8004e1c:	2b10      	cmp	r3, #16
 8004e1e:	d05a      	beq.n	8004ed6 <HAL_TIM_ConfigClockSource+0x15e>
 8004e20:	e062      	b.n	8004ee8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e32:	f000 f991 	bl	8005158 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e44:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	609a      	str	r2, [r3, #8]
      break;
 8004e4e:	e04f      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e60:	f000 f97a 	bl	8005158 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	689a      	ldr	r2, [r3, #8]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e72:	609a      	str	r2, [r3, #8]
      break;
 8004e74:	e03c      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e82:	461a      	mov	r2, r3
 8004e84:	f000 f8ee 	bl	8005064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2150      	movs	r1, #80	@ 0x50
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f000 f947 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004e94:	e02c      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	f000 f90d 	bl	80050c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2160      	movs	r1, #96	@ 0x60
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 f937 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004eb4:	e01c      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	f000 f8ce 	bl	8005064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2140      	movs	r1, #64	@ 0x40
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f000 f927 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004ed4:	e00c      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4619      	mov	r1, r3
 8004ee0:	4610      	mov	r0, r2
 8004ee2:	f000 f91e 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004ee6:	e003      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	73fb      	strb	r3, [r7, #15]
      break;
 8004eec:	e000      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004eee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b083      	sub	sp, #12
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f12:	bf00      	nop
 8004f14:	370c      	adds	r7, #12
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f3a:	bf00      	nop
 8004f3c:	370c      	adds	r7, #12
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr

08004f46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b083      	sub	sp, #12
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f4e:	bf00      	nop
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
	...

08004f5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b085      	sub	sp, #20
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4a38      	ldr	r2, [pc, #224]	@ (8005050 <TIM_Base_SetConfig+0xf4>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d007      	beq.n	8004f84 <TIM_Base_SetConfig+0x28>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f7a:	d003      	beq.n	8004f84 <TIM_Base_SetConfig+0x28>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a35      	ldr	r2, [pc, #212]	@ (8005054 <TIM_Base_SetConfig+0xf8>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d108      	bne.n	8004f96 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a2d      	ldr	r2, [pc, #180]	@ (8005050 <TIM_Base_SetConfig+0xf4>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d013      	beq.n	8004fc6 <TIM_Base_SetConfig+0x6a>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fa4:	d00f      	beq.n	8004fc6 <TIM_Base_SetConfig+0x6a>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a2a      	ldr	r2, [pc, #168]	@ (8005054 <TIM_Base_SetConfig+0xf8>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d00b      	beq.n	8004fc6 <TIM_Base_SetConfig+0x6a>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a29      	ldr	r2, [pc, #164]	@ (8005058 <TIM_Base_SetConfig+0xfc>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d007      	beq.n	8004fc6 <TIM_Base_SetConfig+0x6a>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a28      	ldr	r2, [pc, #160]	@ (800505c <TIM_Base_SetConfig+0x100>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d003      	beq.n	8004fc6 <TIM_Base_SetConfig+0x6a>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a27      	ldr	r2, [pc, #156]	@ (8005060 <TIM_Base_SetConfig+0x104>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d108      	bne.n	8004fd8 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	689a      	ldr	r2, [r3, #8]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a14      	ldr	r2, [pc, #80]	@ (8005050 <TIM_Base_SetConfig+0xf4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d00b      	beq.n	800501c <TIM_Base_SetConfig+0xc0>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a14      	ldr	r2, [pc, #80]	@ (8005058 <TIM_Base_SetConfig+0xfc>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d007      	beq.n	800501c <TIM_Base_SetConfig+0xc0>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a13      	ldr	r2, [pc, #76]	@ (800505c <TIM_Base_SetConfig+0x100>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d003      	beq.n	800501c <TIM_Base_SetConfig+0xc0>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a12      	ldr	r2, [pc, #72]	@ (8005060 <TIM_Base_SetConfig+0x104>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d103      	bne.n	8005024 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	691a      	ldr	r2, [r3, #16]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b01      	cmp	r3, #1
 8005034:	d105      	bne.n	8005042 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	f023 0201 	bic.w	r2, r3, #1
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	611a      	str	r2, [r3, #16]
  }
}
 8005042:	bf00      	nop
 8005044:	3714      	adds	r7, #20
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	40012c00 	.word	0x40012c00
 8005054:	40000400 	.word	0x40000400
 8005058:	40014000 	.word	0x40014000
 800505c:	40014400 	.word	0x40014400
 8005060:	40014800 	.word	0x40014800

08005064 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005064:	b480      	push	{r7}
 8005066:	b087      	sub	sp, #28
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a1b      	ldr	r3, [r3, #32]
 800507a:	f023 0201 	bic.w	r2, r3, #1
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800508e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	011b      	lsls	r3, r3, #4
 8005094:	693a      	ldr	r2, [r7, #16]
 8005096:	4313      	orrs	r3, r2
 8005098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	f023 030a 	bic.w	r3, r3, #10
 80050a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	621a      	str	r2, [r3, #32]
}
 80050b6:	bf00      	nop
 80050b8:	371c      	adds	r7, #28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr

080050c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c2:	b480      	push	{r7}
 80050c4:	b087      	sub	sp, #28
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	60f8      	str	r0, [r7, #12]
 80050ca:	60b9      	str	r1, [r7, #8]
 80050cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	f023 0210 	bic.w	r2, r3, #16
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	031b      	lsls	r3, r3, #12
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80050fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	4313      	orrs	r3, r2
 8005108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	697a      	ldr	r2, [r7, #20]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005122:	b480      	push	{r7}
 8005124:	b085      	sub	sp, #20
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005138:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	4313      	orrs	r3, r2
 8005140:	f043 0307 	orr.w	r3, r3, #7
 8005144:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	609a      	str	r2, [r3, #8]
}
 800514c:	bf00      	nop
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
 8005164:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005172:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	021a      	lsls	r2, r3, #8
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	431a      	orrs	r2, r3
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	4313      	orrs	r3, r2
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	4313      	orrs	r3, r2
 8005184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	609a      	str	r2, [r3, #8]
}
 800518c:	bf00      	nop
 800518e:	371c      	adds	r7, #28
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d101      	bne.n	80051b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051ac:	2302      	movs	r3, #2
 80051ae:	e054      	b.n	800525a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a24      	ldr	r2, [pc, #144]	@ (8005268 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d108      	bne.n	80051ec <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80051e0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a17      	ldr	r2, [pc, #92]	@ (8005268 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d00e      	beq.n	800522e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005218:	d009      	beq.n	800522e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a13      	ldr	r2, [pc, #76]	@ (800526c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d004      	beq.n	800522e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a11      	ldr	r2, [pc, #68]	@ (8005270 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d10c      	bne.n	8005248 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005234:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	68ba      	ldr	r2, [r7, #8]
 800523c:	4313      	orrs	r3, r2
 800523e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68ba      	ldr	r2, [r7, #8]
 8005246:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005258:	2300      	movs	r3, #0
}
 800525a:	4618      	mov	r0, r3
 800525c:	3714      	adds	r7, #20
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop
 8005268:	40012c00 	.word	0x40012c00
 800526c:	40000400 	.word	0x40000400
 8005270:	40014000 	.word	0x40014000

08005274 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005288:	b480      	push	{r7}
 800528a:	b083      	sub	sp, #12
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005290:	bf00      	nop
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80052a4:	bf00      	nop
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e040      	b.n	8005344 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d106      	bne.n	80052d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f7fc fdbe 	bl	8001e54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2224      	movs	r2, #36	@ 0x24
 80052dc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0201 	bic.w	r2, r2, #1
 80052ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d002      	beq.n	80052fc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f9e8 	bl	80056cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 f8af 	bl	8005460 <UART_SetConfig>
 8005302:	4603      	mov	r3, r0
 8005304:	2b01      	cmp	r3, #1
 8005306:	d101      	bne.n	800530c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e01b      	b.n	8005344 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	685a      	ldr	r2, [r3, #4]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800531a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689a      	ldr	r2, [r3, #8]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800532a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f042 0201 	orr.w	r2, r2, #1
 800533a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 fa67 	bl	8005810 <UART_CheckIdleState>
 8005342:	4603      	mov	r3, r0
}
 8005344:	4618      	mov	r0, r3
 8005346:	3708      	adds	r7, #8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b08a      	sub	sp, #40	@ 0x28
 8005350:	af02      	add	r7, sp, #8
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	603b      	str	r3, [r7, #0]
 8005358:	4613      	mov	r3, r2
 800535a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005360:	2b20      	cmp	r3, #32
 8005362:	d177      	bne.n	8005454 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d002      	beq.n	8005370 <HAL_UART_Transmit+0x24>
 800536a:	88fb      	ldrh	r3, [r7, #6]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d101      	bne.n	8005374 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e070      	b.n	8005456 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2221      	movs	r2, #33	@ 0x21
 8005380:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005382:	f7fc ff23 	bl	80021cc <HAL_GetTick>
 8005386:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	88fa      	ldrh	r2, [r7, #6]
 800538c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	88fa      	ldrh	r2, [r7, #6]
 8005394:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053a0:	d108      	bne.n	80053b4 <HAL_UART_Transmit+0x68>
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d104      	bne.n	80053b4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80053aa:	2300      	movs	r3, #0
 80053ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	61bb      	str	r3, [r7, #24]
 80053b2:	e003      	b.n	80053bc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053b8:	2300      	movs	r3, #0
 80053ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053bc:	e02f      	b.n	800541e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	9300      	str	r3, [sp, #0]
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	2200      	movs	r2, #0
 80053c6:	2180      	movs	r1, #128	@ 0x80
 80053c8:	68f8      	ldr	r0, [r7, #12]
 80053ca:	f000 fac9 	bl	8005960 <UART_WaitOnFlagUntilTimeout>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d004      	beq.n	80053de <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2220      	movs	r2, #32
 80053d8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e03b      	b.n	8005456 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10b      	bne.n	80053fc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	881a      	ldrh	r2, [r3, #0]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053f0:	b292      	uxth	r2, r2
 80053f2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80053f4:	69bb      	ldr	r3, [r7, #24]
 80053f6:	3302      	adds	r3, #2
 80053f8:	61bb      	str	r3, [r7, #24]
 80053fa:	e007      	b.n	800540c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	781a      	ldrb	r2, [r3, #0]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	3301      	adds	r3, #1
 800540a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005412:	b29b      	uxth	r3, r3
 8005414:	3b01      	subs	r3, #1
 8005416:	b29a      	uxth	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005424:	b29b      	uxth	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1c9      	bne.n	80053be <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	9300      	str	r3, [sp, #0]
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	2200      	movs	r2, #0
 8005432:	2140      	movs	r1, #64	@ 0x40
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f000 fa93 	bl	8005960 <UART_WaitOnFlagUntilTimeout>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d004      	beq.n	800544a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2220      	movs	r2, #32
 8005444:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	e005      	b.n	8005456 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2220      	movs	r2, #32
 800544e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005450:	2300      	movs	r3, #0
 8005452:	e000      	b.n	8005456 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005454:	2302      	movs	r3, #2
  }
}
 8005456:	4618      	mov	r0, r3
 8005458:	3720      	adds	r7, #32
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
	...

08005460 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b088      	sub	sp, #32
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005468:	2300      	movs	r3, #0
 800546a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	431a      	orrs	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	695b      	ldr	r3, [r3, #20]
 800547a:	431a      	orrs	r2, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	69db      	ldr	r3, [r3, #28]
 8005480:	4313      	orrs	r3, r2
 8005482:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	4b8a      	ldr	r3, [pc, #552]	@ (80056b4 <UART_SetConfig+0x254>)
 800548c:	4013      	ands	r3, r2
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	6812      	ldr	r2, [r2, #0]
 8005492:	6979      	ldr	r1, [r7, #20]
 8005494:	430b      	orrs	r3, r1
 8005496:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	68da      	ldr	r2, [r3, #12]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a78      	ldr	r2, [pc, #480]	@ (80056b8 <UART_SetConfig+0x258>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d120      	bne.n	800551e <UART_SetConfig+0xbe>
 80054dc:	4b77      	ldr	r3, [pc, #476]	@ (80056bc <UART_SetConfig+0x25c>)
 80054de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e0:	f003 0303 	and.w	r3, r3, #3
 80054e4:	2b03      	cmp	r3, #3
 80054e6:	d817      	bhi.n	8005518 <UART_SetConfig+0xb8>
 80054e8:	a201      	add	r2, pc, #4	@ (adr r2, 80054f0 <UART_SetConfig+0x90>)
 80054ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ee:	bf00      	nop
 80054f0:	08005501 	.word	0x08005501
 80054f4:	0800550d 	.word	0x0800550d
 80054f8:	08005513 	.word	0x08005513
 80054fc:	08005507 	.word	0x08005507
 8005500:	2300      	movs	r3, #0
 8005502:	77fb      	strb	r3, [r7, #31]
 8005504:	e01d      	b.n	8005542 <UART_SetConfig+0xe2>
 8005506:	2302      	movs	r3, #2
 8005508:	77fb      	strb	r3, [r7, #31]
 800550a:	e01a      	b.n	8005542 <UART_SetConfig+0xe2>
 800550c:	2304      	movs	r3, #4
 800550e:	77fb      	strb	r3, [r7, #31]
 8005510:	e017      	b.n	8005542 <UART_SetConfig+0xe2>
 8005512:	2308      	movs	r3, #8
 8005514:	77fb      	strb	r3, [r7, #31]
 8005516:	e014      	b.n	8005542 <UART_SetConfig+0xe2>
 8005518:	2310      	movs	r3, #16
 800551a:	77fb      	strb	r3, [r7, #31]
 800551c:	e011      	b.n	8005542 <UART_SetConfig+0xe2>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a67      	ldr	r2, [pc, #412]	@ (80056c0 <UART_SetConfig+0x260>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d102      	bne.n	800552e <UART_SetConfig+0xce>
 8005528:	2300      	movs	r3, #0
 800552a:	77fb      	strb	r3, [r7, #31]
 800552c:	e009      	b.n	8005542 <UART_SetConfig+0xe2>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a64      	ldr	r2, [pc, #400]	@ (80056c4 <UART_SetConfig+0x264>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d102      	bne.n	800553e <UART_SetConfig+0xde>
 8005538:	2300      	movs	r3, #0
 800553a:	77fb      	strb	r3, [r7, #31]
 800553c:	e001      	b.n	8005542 <UART_SetConfig+0xe2>
 800553e:	2310      	movs	r3, #16
 8005540:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800554a:	d15a      	bne.n	8005602 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 800554c:	7ffb      	ldrb	r3, [r7, #31]
 800554e:	2b08      	cmp	r3, #8
 8005550:	d827      	bhi.n	80055a2 <UART_SetConfig+0x142>
 8005552:	a201      	add	r2, pc, #4	@ (adr r2, 8005558 <UART_SetConfig+0xf8>)
 8005554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005558:	0800557d 	.word	0x0800557d
 800555c:	08005585 	.word	0x08005585
 8005560:	0800558d 	.word	0x0800558d
 8005564:	080055a3 	.word	0x080055a3
 8005568:	08005593 	.word	0x08005593
 800556c:	080055a3 	.word	0x080055a3
 8005570:	080055a3 	.word	0x080055a3
 8005574:	080055a3 	.word	0x080055a3
 8005578:	0800559b 	.word	0x0800559b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800557c:	f7ff f8ce 	bl	800471c <HAL_RCC_GetPCLK1Freq>
 8005580:	61b8      	str	r0, [r7, #24]
        break;
 8005582:	e013      	b.n	80055ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005584:	f7ff f8ec 	bl	8004760 <HAL_RCC_GetPCLK2Freq>
 8005588:	61b8      	str	r0, [r7, #24]
        break;
 800558a:	e00f      	b.n	80055ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800558c:	4b4e      	ldr	r3, [pc, #312]	@ (80056c8 <UART_SetConfig+0x268>)
 800558e:	61bb      	str	r3, [r7, #24]
        break;
 8005590:	e00c      	b.n	80055ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005592:	f7ff f863 	bl	800465c <HAL_RCC_GetSysClockFreq>
 8005596:	61b8      	str	r0, [r7, #24]
        break;
 8005598:	e008      	b.n	80055ac <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800559a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800559e:	61bb      	str	r3, [r7, #24]
        break;
 80055a0:	e004      	b.n	80055ac <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80055a2:	2300      	movs	r3, #0
 80055a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	77bb      	strb	r3, [r7, #30]
        break;
 80055aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d074      	beq.n	800569c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	005a      	lsls	r2, r3, #1
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	085b      	lsrs	r3, r3, #1
 80055bc:	441a      	add	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	2b0f      	cmp	r3, #15
 80055cc:	d916      	bls.n	80055fc <UART_SetConfig+0x19c>
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055d4:	d212      	bcs.n	80055fc <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	b29b      	uxth	r3, r3
 80055da:	f023 030f 	bic.w	r3, r3, #15
 80055de:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	085b      	lsrs	r3, r3, #1
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	f003 0307 	and.w	r3, r3, #7
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	89fb      	ldrh	r3, [r7, #14]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	89fa      	ldrh	r2, [r7, #14]
 80055f8:	60da      	str	r2, [r3, #12]
 80055fa:	e04f      	b.n	800569c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	77bb      	strb	r3, [r7, #30]
 8005600:	e04c      	b.n	800569c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005602:	7ffb      	ldrb	r3, [r7, #31]
 8005604:	2b08      	cmp	r3, #8
 8005606:	d828      	bhi.n	800565a <UART_SetConfig+0x1fa>
 8005608:	a201      	add	r2, pc, #4	@ (adr r2, 8005610 <UART_SetConfig+0x1b0>)
 800560a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800560e:	bf00      	nop
 8005610:	08005635 	.word	0x08005635
 8005614:	0800563d 	.word	0x0800563d
 8005618:	08005645 	.word	0x08005645
 800561c:	0800565b 	.word	0x0800565b
 8005620:	0800564b 	.word	0x0800564b
 8005624:	0800565b 	.word	0x0800565b
 8005628:	0800565b 	.word	0x0800565b
 800562c:	0800565b 	.word	0x0800565b
 8005630:	08005653 	.word	0x08005653
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005634:	f7ff f872 	bl	800471c <HAL_RCC_GetPCLK1Freq>
 8005638:	61b8      	str	r0, [r7, #24]
        break;
 800563a:	e013      	b.n	8005664 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800563c:	f7ff f890 	bl	8004760 <HAL_RCC_GetPCLK2Freq>
 8005640:	61b8      	str	r0, [r7, #24]
        break;
 8005642:	e00f      	b.n	8005664 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005644:	4b20      	ldr	r3, [pc, #128]	@ (80056c8 <UART_SetConfig+0x268>)
 8005646:	61bb      	str	r3, [r7, #24]
        break;
 8005648:	e00c      	b.n	8005664 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800564a:	f7ff f807 	bl	800465c <HAL_RCC_GetSysClockFreq>
 800564e:	61b8      	str	r0, [r7, #24]
        break;
 8005650:	e008      	b.n	8005664 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005652:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005656:	61bb      	str	r3, [r7, #24]
        break;
 8005658:	e004      	b.n	8005664 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800565a:	2300      	movs	r3, #0
 800565c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	77bb      	strb	r3, [r7, #30]
        break;
 8005662:	bf00      	nop
    }

    if (pclk != 0U)
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d018      	beq.n	800569c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	085a      	lsrs	r2, r3, #1
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	441a      	add	r2, r3
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	fbb2 f3f3 	udiv	r3, r2, r3
 800567c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	2b0f      	cmp	r3, #15
 8005682:	d909      	bls.n	8005698 <UART_SetConfig+0x238>
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800568a:	d205      	bcs.n	8005698 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	b29a      	uxth	r2, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	60da      	str	r2, [r3, #12]
 8005696:	e001      	b.n	800569c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80056a8:	7fbb      	ldrb	r3, [r7, #30]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3720      	adds	r7, #32
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	efff69f3 	.word	0xefff69f3
 80056b8:	40013800 	.word	0x40013800
 80056bc:	40021000 	.word	0x40021000
 80056c0:	40004400 	.word	0x40004400
 80056c4:	40004800 	.word	0x40004800
 80056c8:	007a1200 	.word	0x007a1200

080056cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d8:	f003 0308 	and.w	r3, r3, #8
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00a      	beq.n	80056f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	430a      	orrs	r2, r1
 80056f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fa:	f003 0301 	and.w	r3, r3, #1
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00a      	beq.n	8005718 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	430a      	orrs	r2, r1
 8005716:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571c:	f003 0302 	and.w	r3, r3, #2
 8005720:	2b00      	cmp	r3, #0
 8005722:	d00a      	beq.n	800573a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	430a      	orrs	r2, r1
 8005738:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00a      	beq.n	800575c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005760:	f003 0310 	and.w	r3, r3, #16
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00a      	beq.n	800577e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	430a      	orrs	r2, r1
 800577c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005782:	f003 0320 	and.w	r3, r3, #32
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00a      	beq.n	80057a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	430a      	orrs	r2, r1
 800579e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d01a      	beq.n	80057e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	430a      	orrs	r2, r1
 80057c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057ca:	d10a      	bne.n	80057e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	430a      	orrs	r2, r1
 80057e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00a      	beq.n	8005804 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	430a      	orrs	r2, r1
 8005802:	605a      	str	r2, [r3, #4]
  }
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b098      	sub	sp, #96	@ 0x60
 8005814:	af02      	add	r7, sp, #8
 8005816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005820:	f7fc fcd4 	bl	80021cc <HAL_GetTick>
 8005824:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0308 	and.w	r3, r3, #8
 8005830:	2b08      	cmp	r3, #8
 8005832:	d12e      	bne.n	8005892 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005834:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800583c:	2200      	movs	r2, #0
 800583e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f88c 	bl	8005960 <UART_WaitOnFlagUntilTimeout>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d021      	beq.n	8005892 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005856:	e853 3f00 	ldrex	r3, [r3]
 800585a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800585c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800585e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005862:	653b      	str	r3, [r7, #80]	@ 0x50
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	461a      	mov	r2, r3
 800586a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800586c:	647b      	str	r3, [r7, #68]	@ 0x44
 800586e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005870:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005872:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005874:	e841 2300 	strex	r3, r2, [r1]
 8005878:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800587a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1e6      	bne.n	800584e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2220      	movs	r2, #32
 8005884:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e062      	b.n	8005958 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0304 	and.w	r3, r3, #4
 800589c:	2b04      	cmp	r3, #4
 800589e:	d149      	bne.n	8005934 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058a8:	2200      	movs	r2, #0
 80058aa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 f856 	bl	8005960 <UART_WaitOnFlagUntilTimeout>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d03c      	beq.n	8005934 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	e853 3f00 	ldrex	r3, [r3]
 80058c6:	623b      	str	r3, [r7, #32]
   return(result);
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	461a      	mov	r2, r3
 80058d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80058da:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058e0:	e841 2300 	strex	r3, r2, [r1]
 80058e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1e6      	bne.n	80058ba <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	3308      	adds	r3, #8
 80058f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	e853 3f00 	ldrex	r3, [r3]
 80058fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f023 0301 	bic.w	r3, r3, #1
 8005902:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	3308      	adds	r3, #8
 800590a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800590c:	61fa      	str	r2, [r7, #28]
 800590e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005910:	69b9      	ldr	r1, [r7, #24]
 8005912:	69fa      	ldr	r2, [r7, #28]
 8005914:	e841 2300 	strex	r3, r2, [r1]
 8005918:	617b      	str	r3, [r7, #20]
   return(result);
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1e5      	bne.n	80058ec <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2220      	movs	r2, #32
 8005924:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e011      	b.n	8005958 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2220      	movs	r2, #32
 8005938:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2220      	movs	r2, #32
 800593e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	3758      	adds	r7, #88	@ 0x58
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	603b      	str	r3, [r7, #0]
 800596c:	4613      	mov	r3, r2
 800596e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005970:	e04f      	b.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005978:	d04b      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800597a:	f7fc fc27 	bl	80021cc <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	429a      	cmp	r2, r3
 8005988:	d302      	bcc.n	8005990 <UART_WaitOnFlagUntilTimeout+0x30>
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d101      	bne.n	8005994 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e04e      	b.n	8005a32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0304 	and.w	r3, r3, #4
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d037      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	2b80      	cmp	r3, #128	@ 0x80
 80059a6:	d034      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	2b40      	cmp	r3, #64	@ 0x40
 80059ac:	d031      	beq.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69db      	ldr	r3, [r3, #28]
 80059b4:	f003 0308 	and.w	r3, r3, #8
 80059b8:	2b08      	cmp	r3, #8
 80059ba:	d110      	bne.n	80059de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2208      	movs	r2, #8
 80059c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059c4:	68f8      	ldr	r0, [r7, #12]
 80059c6:	f000 f838 	bl	8005a3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2208      	movs	r2, #8
 80059ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e029      	b.n	8005a32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059ec:	d111      	bne.n	8005a12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f000 f81e 	bl	8005a3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2220      	movs	r2, #32
 8005a02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e00f      	b.n	8005a32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	69da      	ldr	r2, [r3, #28]
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	68ba      	ldr	r2, [r7, #8]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	bf0c      	ite	eq
 8005a22:	2301      	moveq	r3, #1
 8005a24:	2300      	movne	r3, #0
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	461a      	mov	r2, r3
 8005a2a:	79fb      	ldrb	r3, [r7, #7]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d0a0      	beq.n	8005972 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3710      	adds	r7, #16
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b095      	sub	sp, #84	@ 0x54
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a4a:	e853 3f00 	ldrex	r3, [r3]
 8005a4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a60:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a62:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a68:	e841 2300 	strex	r3, r2, [r1]
 8005a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1e6      	bne.n	8005a42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	3308      	adds	r3, #8
 8005a7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	e853 3f00 	ldrex	r3, [r3]
 8005a82:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	f023 0301 	bic.w	r3, r3, #1
 8005a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	3308      	adds	r3, #8
 8005a92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a94:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a9c:	e841 2300 	strex	r3, r2, [r1]
 8005aa0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1e5      	bne.n	8005a74 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d118      	bne.n	8005ae2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	e853 3f00 	ldrex	r3, [r3]
 8005abc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	f023 0310 	bic.w	r3, r3, #16
 8005ac4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	461a      	mov	r2, r3
 8005acc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ace:	61bb      	str	r3, [r7, #24]
 8005ad0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad2:	6979      	ldr	r1, [r7, #20]
 8005ad4:	69ba      	ldr	r2, [r7, #24]
 8005ad6:	e841 2300 	strex	r3, r2, [r1]
 8005ada:	613b      	str	r3, [r7, #16]
   return(result);
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d1e6      	bne.n	8005ab0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005af6:	bf00      	nop
 8005af8:	3754      	adds	r7, #84	@ 0x54
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr

08005b02 <__cvt>:
 8005b02:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b06:	ec57 6b10 	vmov	r6, r7, d0
 8005b0a:	2f00      	cmp	r7, #0
 8005b0c:	460c      	mov	r4, r1
 8005b0e:	4619      	mov	r1, r3
 8005b10:	463b      	mov	r3, r7
 8005b12:	bfbb      	ittet	lt
 8005b14:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005b18:	461f      	movlt	r7, r3
 8005b1a:	2300      	movge	r3, #0
 8005b1c:	232d      	movlt	r3, #45	@ 0x2d
 8005b1e:	700b      	strb	r3, [r1, #0]
 8005b20:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b22:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005b26:	4691      	mov	r9, r2
 8005b28:	f023 0820 	bic.w	r8, r3, #32
 8005b2c:	bfbc      	itt	lt
 8005b2e:	4632      	movlt	r2, r6
 8005b30:	4616      	movlt	r6, r2
 8005b32:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b36:	d005      	beq.n	8005b44 <__cvt+0x42>
 8005b38:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005b3c:	d100      	bne.n	8005b40 <__cvt+0x3e>
 8005b3e:	3401      	adds	r4, #1
 8005b40:	2102      	movs	r1, #2
 8005b42:	e000      	b.n	8005b46 <__cvt+0x44>
 8005b44:	2103      	movs	r1, #3
 8005b46:	ab03      	add	r3, sp, #12
 8005b48:	9301      	str	r3, [sp, #4]
 8005b4a:	ab02      	add	r3, sp, #8
 8005b4c:	9300      	str	r3, [sp, #0]
 8005b4e:	ec47 6b10 	vmov	d0, r6, r7
 8005b52:	4653      	mov	r3, sl
 8005b54:	4622      	mov	r2, r4
 8005b56:	f000 ff3b 	bl	80069d0 <_dtoa_r>
 8005b5a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005b5e:	4605      	mov	r5, r0
 8005b60:	d119      	bne.n	8005b96 <__cvt+0x94>
 8005b62:	f019 0f01 	tst.w	r9, #1
 8005b66:	d00e      	beq.n	8005b86 <__cvt+0x84>
 8005b68:	eb00 0904 	add.w	r9, r0, r4
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	2300      	movs	r3, #0
 8005b70:	4630      	mov	r0, r6
 8005b72:	4639      	mov	r1, r7
 8005b74:	f7fa ffa8 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b78:	b108      	cbz	r0, 8005b7e <__cvt+0x7c>
 8005b7a:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b7e:	2230      	movs	r2, #48	@ 0x30
 8005b80:	9b03      	ldr	r3, [sp, #12]
 8005b82:	454b      	cmp	r3, r9
 8005b84:	d31e      	bcc.n	8005bc4 <__cvt+0xc2>
 8005b86:	9b03      	ldr	r3, [sp, #12]
 8005b88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b8a:	1b5b      	subs	r3, r3, r5
 8005b8c:	4628      	mov	r0, r5
 8005b8e:	6013      	str	r3, [r2, #0]
 8005b90:	b004      	add	sp, #16
 8005b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b96:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b9a:	eb00 0904 	add.w	r9, r0, r4
 8005b9e:	d1e5      	bne.n	8005b6c <__cvt+0x6a>
 8005ba0:	7803      	ldrb	r3, [r0, #0]
 8005ba2:	2b30      	cmp	r3, #48	@ 0x30
 8005ba4:	d10a      	bne.n	8005bbc <__cvt+0xba>
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	2300      	movs	r3, #0
 8005baa:	4630      	mov	r0, r6
 8005bac:	4639      	mov	r1, r7
 8005bae:	f7fa ff8b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005bb2:	b918      	cbnz	r0, 8005bbc <__cvt+0xba>
 8005bb4:	f1c4 0401 	rsb	r4, r4, #1
 8005bb8:	f8ca 4000 	str.w	r4, [sl]
 8005bbc:	f8da 3000 	ldr.w	r3, [sl]
 8005bc0:	4499      	add	r9, r3
 8005bc2:	e7d3      	b.n	8005b6c <__cvt+0x6a>
 8005bc4:	1c59      	adds	r1, r3, #1
 8005bc6:	9103      	str	r1, [sp, #12]
 8005bc8:	701a      	strb	r2, [r3, #0]
 8005bca:	e7d9      	b.n	8005b80 <__cvt+0x7e>

08005bcc <__exponent>:
 8005bcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bce:	2900      	cmp	r1, #0
 8005bd0:	bfba      	itte	lt
 8005bd2:	4249      	neglt	r1, r1
 8005bd4:	232d      	movlt	r3, #45	@ 0x2d
 8005bd6:	232b      	movge	r3, #43	@ 0x2b
 8005bd8:	2909      	cmp	r1, #9
 8005bda:	7002      	strb	r2, [r0, #0]
 8005bdc:	7043      	strb	r3, [r0, #1]
 8005bde:	dd29      	ble.n	8005c34 <__exponent+0x68>
 8005be0:	f10d 0307 	add.w	r3, sp, #7
 8005be4:	461d      	mov	r5, r3
 8005be6:	270a      	movs	r7, #10
 8005be8:	461a      	mov	r2, r3
 8005bea:	fbb1 f6f7 	udiv	r6, r1, r7
 8005bee:	fb07 1416 	mls	r4, r7, r6, r1
 8005bf2:	3430      	adds	r4, #48	@ 0x30
 8005bf4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005bf8:	460c      	mov	r4, r1
 8005bfa:	2c63      	cmp	r4, #99	@ 0x63
 8005bfc:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c00:	4631      	mov	r1, r6
 8005c02:	dcf1      	bgt.n	8005be8 <__exponent+0x1c>
 8005c04:	3130      	adds	r1, #48	@ 0x30
 8005c06:	1e94      	subs	r4, r2, #2
 8005c08:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c0c:	1c41      	adds	r1, r0, #1
 8005c0e:	4623      	mov	r3, r4
 8005c10:	42ab      	cmp	r3, r5
 8005c12:	d30a      	bcc.n	8005c2a <__exponent+0x5e>
 8005c14:	f10d 0309 	add.w	r3, sp, #9
 8005c18:	1a9b      	subs	r3, r3, r2
 8005c1a:	42ac      	cmp	r4, r5
 8005c1c:	bf88      	it	hi
 8005c1e:	2300      	movhi	r3, #0
 8005c20:	3302      	adds	r3, #2
 8005c22:	4403      	add	r3, r0
 8005c24:	1a18      	subs	r0, r3, r0
 8005c26:	b003      	add	sp, #12
 8005c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c2a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c2e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005c32:	e7ed      	b.n	8005c10 <__exponent+0x44>
 8005c34:	2330      	movs	r3, #48	@ 0x30
 8005c36:	3130      	adds	r1, #48	@ 0x30
 8005c38:	7083      	strb	r3, [r0, #2]
 8005c3a:	70c1      	strb	r1, [r0, #3]
 8005c3c:	1d03      	adds	r3, r0, #4
 8005c3e:	e7f1      	b.n	8005c24 <__exponent+0x58>

08005c40 <_printf_float>:
 8005c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c44:	b08d      	sub	sp, #52	@ 0x34
 8005c46:	460c      	mov	r4, r1
 8005c48:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005c4c:	4616      	mov	r6, r2
 8005c4e:	461f      	mov	r7, r3
 8005c50:	4605      	mov	r5, r0
 8005c52:	f000 fdbd 	bl	80067d0 <_localeconv_r>
 8005c56:	6803      	ldr	r3, [r0, #0]
 8005c58:	9304      	str	r3, [sp, #16]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fa fb08 	bl	8000270 <strlen>
 8005c60:	2300      	movs	r3, #0
 8005c62:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c64:	f8d8 3000 	ldr.w	r3, [r8]
 8005c68:	9005      	str	r0, [sp, #20]
 8005c6a:	3307      	adds	r3, #7
 8005c6c:	f023 0307 	bic.w	r3, r3, #7
 8005c70:	f103 0208 	add.w	r2, r3, #8
 8005c74:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c78:	f8d4 b000 	ldr.w	fp, [r4]
 8005c7c:	f8c8 2000 	str.w	r2, [r8]
 8005c80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c84:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005c88:	9307      	str	r3, [sp, #28]
 8005c8a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c8e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005c92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c96:	4b9c      	ldr	r3, [pc, #624]	@ (8005f08 <_printf_float+0x2c8>)
 8005c98:	f04f 32ff 	mov.w	r2, #4294967295
 8005c9c:	f7fa ff46 	bl	8000b2c <__aeabi_dcmpun>
 8005ca0:	bb70      	cbnz	r0, 8005d00 <_printf_float+0xc0>
 8005ca2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ca6:	4b98      	ldr	r3, [pc, #608]	@ (8005f08 <_printf_float+0x2c8>)
 8005ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8005cac:	f7fa ff20 	bl	8000af0 <__aeabi_dcmple>
 8005cb0:	bb30      	cbnz	r0, 8005d00 <_printf_float+0xc0>
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	4640      	mov	r0, r8
 8005cb8:	4649      	mov	r1, r9
 8005cba:	f7fa ff0f 	bl	8000adc <__aeabi_dcmplt>
 8005cbe:	b110      	cbz	r0, 8005cc6 <_printf_float+0x86>
 8005cc0:	232d      	movs	r3, #45	@ 0x2d
 8005cc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cc6:	4a91      	ldr	r2, [pc, #580]	@ (8005f0c <_printf_float+0x2cc>)
 8005cc8:	4b91      	ldr	r3, [pc, #580]	@ (8005f10 <_printf_float+0x2d0>)
 8005cca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005cce:	bf8c      	ite	hi
 8005cd0:	4690      	movhi	r8, r2
 8005cd2:	4698      	movls	r8, r3
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	6123      	str	r3, [r4, #16]
 8005cd8:	f02b 0304 	bic.w	r3, fp, #4
 8005cdc:	6023      	str	r3, [r4, #0]
 8005cde:	f04f 0900 	mov.w	r9, #0
 8005ce2:	9700      	str	r7, [sp, #0]
 8005ce4:	4633      	mov	r3, r6
 8005ce6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005ce8:	4621      	mov	r1, r4
 8005cea:	4628      	mov	r0, r5
 8005cec:	f000 f9d2 	bl	8006094 <_printf_common>
 8005cf0:	3001      	adds	r0, #1
 8005cf2:	f040 808d 	bne.w	8005e10 <_printf_float+0x1d0>
 8005cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8005cfa:	b00d      	add	sp, #52	@ 0x34
 8005cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d00:	4642      	mov	r2, r8
 8005d02:	464b      	mov	r3, r9
 8005d04:	4640      	mov	r0, r8
 8005d06:	4649      	mov	r1, r9
 8005d08:	f7fa ff10 	bl	8000b2c <__aeabi_dcmpun>
 8005d0c:	b140      	cbz	r0, 8005d20 <_printf_float+0xe0>
 8005d0e:	464b      	mov	r3, r9
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	bfbc      	itt	lt
 8005d14:	232d      	movlt	r3, #45	@ 0x2d
 8005d16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d1a:	4a7e      	ldr	r2, [pc, #504]	@ (8005f14 <_printf_float+0x2d4>)
 8005d1c:	4b7e      	ldr	r3, [pc, #504]	@ (8005f18 <_printf_float+0x2d8>)
 8005d1e:	e7d4      	b.n	8005cca <_printf_float+0x8a>
 8005d20:	6863      	ldr	r3, [r4, #4]
 8005d22:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005d26:	9206      	str	r2, [sp, #24]
 8005d28:	1c5a      	adds	r2, r3, #1
 8005d2a:	d13b      	bne.n	8005da4 <_printf_float+0x164>
 8005d2c:	2306      	movs	r3, #6
 8005d2e:	6063      	str	r3, [r4, #4]
 8005d30:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005d34:	2300      	movs	r3, #0
 8005d36:	6022      	str	r2, [r4, #0]
 8005d38:	9303      	str	r3, [sp, #12]
 8005d3a:	ab0a      	add	r3, sp, #40	@ 0x28
 8005d3c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005d40:	ab09      	add	r3, sp, #36	@ 0x24
 8005d42:	9300      	str	r3, [sp, #0]
 8005d44:	6861      	ldr	r1, [r4, #4]
 8005d46:	ec49 8b10 	vmov	d0, r8, r9
 8005d4a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005d4e:	4628      	mov	r0, r5
 8005d50:	f7ff fed7 	bl	8005b02 <__cvt>
 8005d54:	9b06      	ldr	r3, [sp, #24]
 8005d56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d58:	2b47      	cmp	r3, #71	@ 0x47
 8005d5a:	4680      	mov	r8, r0
 8005d5c:	d129      	bne.n	8005db2 <_printf_float+0x172>
 8005d5e:	1cc8      	adds	r0, r1, #3
 8005d60:	db02      	blt.n	8005d68 <_printf_float+0x128>
 8005d62:	6863      	ldr	r3, [r4, #4]
 8005d64:	4299      	cmp	r1, r3
 8005d66:	dd41      	ble.n	8005dec <_printf_float+0x1ac>
 8005d68:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d6c:	fa5f fa8a 	uxtb.w	sl, sl
 8005d70:	3901      	subs	r1, #1
 8005d72:	4652      	mov	r2, sl
 8005d74:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005d78:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d7a:	f7ff ff27 	bl	8005bcc <__exponent>
 8005d7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d80:	1813      	adds	r3, r2, r0
 8005d82:	2a01      	cmp	r2, #1
 8005d84:	4681      	mov	r9, r0
 8005d86:	6123      	str	r3, [r4, #16]
 8005d88:	dc02      	bgt.n	8005d90 <_printf_float+0x150>
 8005d8a:	6822      	ldr	r2, [r4, #0]
 8005d8c:	07d2      	lsls	r2, r2, #31
 8005d8e:	d501      	bpl.n	8005d94 <_printf_float+0x154>
 8005d90:	3301      	adds	r3, #1
 8005d92:	6123      	str	r3, [r4, #16]
 8005d94:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d0a2      	beq.n	8005ce2 <_printf_float+0xa2>
 8005d9c:	232d      	movs	r3, #45	@ 0x2d
 8005d9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005da2:	e79e      	b.n	8005ce2 <_printf_float+0xa2>
 8005da4:	9a06      	ldr	r2, [sp, #24]
 8005da6:	2a47      	cmp	r2, #71	@ 0x47
 8005da8:	d1c2      	bne.n	8005d30 <_printf_float+0xf0>
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1c0      	bne.n	8005d30 <_printf_float+0xf0>
 8005dae:	2301      	movs	r3, #1
 8005db0:	e7bd      	b.n	8005d2e <_printf_float+0xee>
 8005db2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005db6:	d9db      	bls.n	8005d70 <_printf_float+0x130>
 8005db8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005dbc:	d118      	bne.n	8005df0 <_printf_float+0x1b0>
 8005dbe:	2900      	cmp	r1, #0
 8005dc0:	6863      	ldr	r3, [r4, #4]
 8005dc2:	dd0b      	ble.n	8005ddc <_printf_float+0x19c>
 8005dc4:	6121      	str	r1, [r4, #16]
 8005dc6:	b913      	cbnz	r3, 8005dce <_printf_float+0x18e>
 8005dc8:	6822      	ldr	r2, [r4, #0]
 8005dca:	07d0      	lsls	r0, r2, #31
 8005dcc:	d502      	bpl.n	8005dd4 <_printf_float+0x194>
 8005dce:	3301      	adds	r3, #1
 8005dd0:	440b      	add	r3, r1
 8005dd2:	6123      	str	r3, [r4, #16]
 8005dd4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005dd6:	f04f 0900 	mov.w	r9, #0
 8005dda:	e7db      	b.n	8005d94 <_printf_float+0x154>
 8005ddc:	b913      	cbnz	r3, 8005de4 <_printf_float+0x1a4>
 8005dde:	6822      	ldr	r2, [r4, #0]
 8005de0:	07d2      	lsls	r2, r2, #31
 8005de2:	d501      	bpl.n	8005de8 <_printf_float+0x1a8>
 8005de4:	3302      	adds	r3, #2
 8005de6:	e7f4      	b.n	8005dd2 <_printf_float+0x192>
 8005de8:	2301      	movs	r3, #1
 8005dea:	e7f2      	b.n	8005dd2 <_printf_float+0x192>
 8005dec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005df0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005df2:	4299      	cmp	r1, r3
 8005df4:	db05      	blt.n	8005e02 <_printf_float+0x1c2>
 8005df6:	6823      	ldr	r3, [r4, #0]
 8005df8:	6121      	str	r1, [r4, #16]
 8005dfa:	07d8      	lsls	r0, r3, #31
 8005dfc:	d5ea      	bpl.n	8005dd4 <_printf_float+0x194>
 8005dfe:	1c4b      	adds	r3, r1, #1
 8005e00:	e7e7      	b.n	8005dd2 <_printf_float+0x192>
 8005e02:	2900      	cmp	r1, #0
 8005e04:	bfd4      	ite	le
 8005e06:	f1c1 0202 	rsble	r2, r1, #2
 8005e0a:	2201      	movgt	r2, #1
 8005e0c:	4413      	add	r3, r2
 8005e0e:	e7e0      	b.n	8005dd2 <_printf_float+0x192>
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	055a      	lsls	r2, r3, #21
 8005e14:	d407      	bmi.n	8005e26 <_printf_float+0x1e6>
 8005e16:	6923      	ldr	r3, [r4, #16]
 8005e18:	4642      	mov	r2, r8
 8005e1a:	4631      	mov	r1, r6
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	47b8      	blx	r7
 8005e20:	3001      	adds	r0, #1
 8005e22:	d12b      	bne.n	8005e7c <_printf_float+0x23c>
 8005e24:	e767      	b.n	8005cf6 <_printf_float+0xb6>
 8005e26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e2a:	f240 80dd 	bls.w	8005fe8 <_printf_float+0x3a8>
 8005e2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e32:	2200      	movs	r2, #0
 8005e34:	2300      	movs	r3, #0
 8005e36:	f7fa fe47 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e3a:	2800      	cmp	r0, #0
 8005e3c:	d033      	beq.n	8005ea6 <_printf_float+0x266>
 8005e3e:	4a37      	ldr	r2, [pc, #220]	@ (8005f1c <_printf_float+0x2dc>)
 8005e40:	2301      	movs	r3, #1
 8005e42:	4631      	mov	r1, r6
 8005e44:	4628      	mov	r0, r5
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	f43f af54 	beq.w	8005cf6 <_printf_float+0xb6>
 8005e4e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005e52:	4543      	cmp	r3, r8
 8005e54:	db02      	blt.n	8005e5c <_printf_float+0x21c>
 8005e56:	6823      	ldr	r3, [r4, #0]
 8005e58:	07d8      	lsls	r0, r3, #31
 8005e5a:	d50f      	bpl.n	8005e7c <_printf_float+0x23c>
 8005e5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e60:	4631      	mov	r1, r6
 8005e62:	4628      	mov	r0, r5
 8005e64:	47b8      	blx	r7
 8005e66:	3001      	adds	r0, #1
 8005e68:	f43f af45 	beq.w	8005cf6 <_printf_float+0xb6>
 8005e6c:	f04f 0900 	mov.w	r9, #0
 8005e70:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e74:	f104 0a1a 	add.w	sl, r4, #26
 8005e78:	45c8      	cmp	r8, r9
 8005e7a:	dc09      	bgt.n	8005e90 <_printf_float+0x250>
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	079b      	lsls	r3, r3, #30
 8005e80:	f100 8103 	bmi.w	800608a <_printf_float+0x44a>
 8005e84:	68e0      	ldr	r0, [r4, #12]
 8005e86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e88:	4298      	cmp	r0, r3
 8005e8a:	bfb8      	it	lt
 8005e8c:	4618      	movlt	r0, r3
 8005e8e:	e734      	b.n	8005cfa <_printf_float+0xba>
 8005e90:	2301      	movs	r3, #1
 8005e92:	4652      	mov	r2, sl
 8005e94:	4631      	mov	r1, r6
 8005e96:	4628      	mov	r0, r5
 8005e98:	47b8      	blx	r7
 8005e9a:	3001      	adds	r0, #1
 8005e9c:	f43f af2b 	beq.w	8005cf6 <_printf_float+0xb6>
 8005ea0:	f109 0901 	add.w	r9, r9, #1
 8005ea4:	e7e8      	b.n	8005e78 <_printf_float+0x238>
 8005ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	dc39      	bgt.n	8005f20 <_printf_float+0x2e0>
 8005eac:	4a1b      	ldr	r2, [pc, #108]	@ (8005f1c <_printf_float+0x2dc>)
 8005eae:	2301      	movs	r3, #1
 8005eb0:	4631      	mov	r1, r6
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	47b8      	blx	r7
 8005eb6:	3001      	adds	r0, #1
 8005eb8:	f43f af1d 	beq.w	8005cf6 <_printf_float+0xb6>
 8005ebc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005ec0:	ea59 0303 	orrs.w	r3, r9, r3
 8005ec4:	d102      	bne.n	8005ecc <_printf_float+0x28c>
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	07d9      	lsls	r1, r3, #31
 8005eca:	d5d7      	bpl.n	8005e7c <_printf_float+0x23c>
 8005ecc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ed0:	4631      	mov	r1, r6
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	47b8      	blx	r7
 8005ed6:	3001      	adds	r0, #1
 8005ed8:	f43f af0d 	beq.w	8005cf6 <_printf_float+0xb6>
 8005edc:	f04f 0a00 	mov.w	sl, #0
 8005ee0:	f104 0b1a 	add.w	fp, r4, #26
 8005ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ee6:	425b      	negs	r3, r3
 8005ee8:	4553      	cmp	r3, sl
 8005eea:	dc01      	bgt.n	8005ef0 <_printf_float+0x2b0>
 8005eec:	464b      	mov	r3, r9
 8005eee:	e793      	b.n	8005e18 <_printf_float+0x1d8>
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	465a      	mov	r2, fp
 8005ef4:	4631      	mov	r1, r6
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	47b8      	blx	r7
 8005efa:	3001      	adds	r0, #1
 8005efc:	f43f aefb 	beq.w	8005cf6 <_printf_float+0xb6>
 8005f00:	f10a 0a01 	add.w	sl, sl, #1
 8005f04:	e7ee      	b.n	8005ee4 <_printf_float+0x2a4>
 8005f06:	bf00      	nop
 8005f08:	7fefffff 	.word	0x7fefffff
 8005f0c:	08008580 	.word	0x08008580
 8005f10:	0800857c 	.word	0x0800857c
 8005f14:	08008588 	.word	0x08008588
 8005f18:	08008584 	.word	0x08008584
 8005f1c:	0800858c 	.word	0x0800858c
 8005f20:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f22:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f26:	4553      	cmp	r3, sl
 8005f28:	bfa8      	it	ge
 8005f2a:	4653      	movge	r3, sl
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	4699      	mov	r9, r3
 8005f30:	dc36      	bgt.n	8005fa0 <_printf_float+0x360>
 8005f32:	f04f 0b00 	mov.w	fp, #0
 8005f36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f3a:	f104 021a 	add.w	r2, r4, #26
 8005f3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f40:	9306      	str	r3, [sp, #24]
 8005f42:	eba3 0309 	sub.w	r3, r3, r9
 8005f46:	455b      	cmp	r3, fp
 8005f48:	dc31      	bgt.n	8005fae <_printf_float+0x36e>
 8005f4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f4c:	459a      	cmp	sl, r3
 8005f4e:	dc3a      	bgt.n	8005fc6 <_printf_float+0x386>
 8005f50:	6823      	ldr	r3, [r4, #0]
 8005f52:	07da      	lsls	r2, r3, #31
 8005f54:	d437      	bmi.n	8005fc6 <_printf_float+0x386>
 8005f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f58:	ebaa 0903 	sub.w	r9, sl, r3
 8005f5c:	9b06      	ldr	r3, [sp, #24]
 8005f5e:	ebaa 0303 	sub.w	r3, sl, r3
 8005f62:	4599      	cmp	r9, r3
 8005f64:	bfa8      	it	ge
 8005f66:	4699      	movge	r9, r3
 8005f68:	f1b9 0f00 	cmp.w	r9, #0
 8005f6c:	dc33      	bgt.n	8005fd6 <_printf_float+0x396>
 8005f6e:	f04f 0800 	mov.w	r8, #0
 8005f72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f76:	f104 0b1a 	add.w	fp, r4, #26
 8005f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f7c:	ebaa 0303 	sub.w	r3, sl, r3
 8005f80:	eba3 0309 	sub.w	r3, r3, r9
 8005f84:	4543      	cmp	r3, r8
 8005f86:	f77f af79 	ble.w	8005e7c <_printf_float+0x23c>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	465a      	mov	r2, fp
 8005f8e:	4631      	mov	r1, r6
 8005f90:	4628      	mov	r0, r5
 8005f92:	47b8      	blx	r7
 8005f94:	3001      	adds	r0, #1
 8005f96:	f43f aeae 	beq.w	8005cf6 <_printf_float+0xb6>
 8005f9a:	f108 0801 	add.w	r8, r8, #1
 8005f9e:	e7ec      	b.n	8005f7a <_printf_float+0x33a>
 8005fa0:	4642      	mov	r2, r8
 8005fa2:	4631      	mov	r1, r6
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	47b8      	blx	r7
 8005fa8:	3001      	adds	r0, #1
 8005faa:	d1c2      	bne.n	8005f32 <_printf_float+0x2f2>
 8005fac:	e6a3      	b.n	8005cf6 <_printf_float+0xb6>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	4631      	mov	r1, r6
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	9206      	str	r2, [sp, #24]
 8005fb6:	47b8      	blx	r7
 8005fb8:	3001      	adds	r0, #1
 8005fba:	f43f ae9c 	beq.w	8005cf6 <_printf_float+0xb6>
 8005fbe:	9a06      	ldr	r2, [sp, #24]
 8005fc0:	f10b 0b01 	add.w	fp, fp, #1
 8005fc4:	e7bb      	b.n	8005f3e <_printf_float+0x2fe>
 8005fc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fca:	4631      	mov	r1, r6
 8005fcc:	4628      	mov	r0, r5
 8005fce:	47b8      	blx	r7
 8005fd0:	3001      	adds	r0, #1
 8005fd2:	d1c0      	bne.n	8005f56 <_printf_float+0x316>
 8005fd4:	e68f      	b.n	8005cf6 <_printf_float+0xb6>
 8005fd6:	9a06      	ldr	r2, [sp, #24]
 8005fd8:	464b      	mov	r3, r9
 8005fda:	4442      	add	r2, r8
 8005fdc:	4631      	mov	r1, r6
 8005fde:	4628      	mov	r0, r5
 8005fe0:	47b8      	blx	r7
 8005fe2:	3001      	adds	r0, #1
 8005fe4:	d1c3      	bne.n	8005f6e <_printf_float+0x32e>
 8005fe6:	e686      	b.n	8005cf6 <_printf_float+0xb6>
 8005fe8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005fec:	f1ba 0f01 	cmp.w	sl, #1
 8005ff0:	dc01      	bgt.n	8005ff6 <_printf_float+0x3b6>
 8005ff2:	07db      	lsls	r3, r3, #31
 8005ff4:	d536      	bpl.n	8006064 <_printf_float+0x424>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	4631      	mov	r1, r6
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	47b8      	blx	r7
 8006000:	3001      	adds	r0, #1
 8006002:	f43f ae78 	beq.w	8005cf6 <_printf_float+0xb6>
 8006006:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800600a:	4631      	mov	r1, r6
 800600c:	4628      	mov	r0, r5
 800600e:	47b8      	blx	r7
 8006010:	3001      	adds	r0, #1
 8006012:	f43f ae70 	beq.w	8005cf6 <_printf_float+0xb6>
 8006016:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800601a:	2200      	movs	r2, #0
 800601c:	2300      	movs	r3, #0
 800601e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006022:	f7fa fd51 	bl	8000ac8 <__aeabi_dcmpeq>
 8006026:	b9c0      	cbnz	r0, 800605a <_printf_float+0x41a>
 8006028:	4653      	mov	r3, sl
 800602a:	f108 0201 	add.w	r2, r8, #1
 800602e:	4631      	mov	r1, r6
 8006030:	4628      	mov	r0, r5
 8006032:	47b8      	blx	r7
 8006034:	3001      	adds	r0, #1
 8006036:	d10c      	bne.n	8006052 <_printf_float+0x412>
 8006038:	e65d      	b.n	8005cf6 <_printf_float+0xb6>
 800603a:	2301      	movs	r3, #1
 800603c:	465a      	mov	r2, fp
 800603e:	4631      	mov	r1, r6
 8006040:	4628      	mov	r0, r5
 8006042:	47b8      	blx	r7
 8006044:	3001      	adds	r0, #1
 8006046:	f43f ae56 	beq.w	8005cf6 <_printf_float+0xb6>
 800604a:	f108 0801 	add.w	r8, r8, #1
 800604e:	45d0      	cmp	r8, sl
 8006050:	dbf3      	blt.n	800603a <_printf_float+0x3fa>
 8006052:	464b      	mov	r3, r9
 8006054:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006058:	e6df      	b.n	8005e1a <_printf_float+0x1da>
 800605a:	f04f 0800 	mov.w	r8, #0
 800605e:	f104 0b1a 	add.w	fp, r4, #26
 8006062:	e7f4      	b.n	800604e <_printf_float+0x40e>
 8006064:	2301      	movs	r3, #1
 8006066:	4642      	mov	r2, r8
 8006068:	e7e1      	b.n	800602e <_printf_float+0x3ee>
 800606a:	2301      	movs	r3, #1
 800606c:	464a      	mov	r2, r9
 800606e:	4631      	mov	r1, r6
 8006070:	4628      	mov	r0, r5
 8006072:	47b8      	blx	r7
 8006074:	3001      	adds	r0, #1
 8006076:	f43f ae3e 	beq.w	8005cf6 <_printf_float+0xb6>
 800607a:	f108 0801 	add.w	r8, r8, #1
 800607e:	68e3      	ldr	r3, [r4, #12]
 8006080:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006082:	1a5b      	subs	r3, r3, r1
 8006084:	4543      	cmp	r3, r8
 8006086:	dcf0      	bgt.n	800606a <_printf_float+0x42a>
 8006088:	e6fc      	b.n	8005e84 <_printf_float+0x244>
 800608a:	f04f 0800 	mov.w	r8, #0
 800608e:	f104 0919 	add.w	r9, r4, #25
 8006092:	e7f4      	b.n	800607e <_printf_float+0x43e>

08006094 <_printf_common>:
 8006094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006098:	4616      	mov	r6, r2
 800609a:	4698      	mov	r8, r3
 800609c:	688a      	ldr	r2, [r1, #8]
 800609e:	690b      	ldr	r3, [r1, #16]
 80060a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060a4:	4293      	cmp	r3, r2
 80060a6:	bfb8      	it	lt
 80060a8:	4613      	movlt	r3, r2
 80060aa:	6033      	str	r3, [r6, #0]
 80060ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80060b0:	4607      	mov	r7, r0
 80060b2:	460c      	mov	r4, r1
 80060b4:	b10a      	cbz	r2, 80060ba <_printf_common+0x26>
 80060b6:	3301      	adds	r3, #1
 80060b8:	6033      	str	r3, [r6, #0]
 80060ba:	6823      	ldr	r3, [r4, #0]
 80060bc:	0699      	lsls	r1, r3, #26
 80060be:	bf42      	ittt	mi
 80060c0:	6833      	ldrmi	r3, [r6, #0]
 80060c2:	3302      	addmi	r3, #2
 80060c4:	6033      	strmi	r3, [r6, #0]
 80060c6:	6825      	ldr	r5, [r4, #0]
 80060c8:	f015 0506 	ands.w	r5, r5, #6
 80060cc:	d106      	bne.n	80060dc <_printf_common+0x48>
 80060ce:	f104 0a19 	add.w	sl, r4, #25
 80060d2:	68e3      	ldr	r3, [r4, #12]
 80060d4:	6832      	ldr	r2, [r6, #0]
 80060d6:	1a9b      	subs	r3, r3, r2
 80060d8:	42ab      	cmp	r3, r5
 80060da:	dc26      	bgt.n	800612a <_printf_common+0x96>
 80060dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80060e0:	6822      	ldr	r2, [r4, #0]
 80060e2:	3b00      	subs	r3, #0
 80060e4:	bf18      	it	ne
 80060e6:	2301      	movne	r3, #1
 80060e8:	0692      	lsls	r2, r2, #26
 80060ea:	d42b      	bmi.n	8006144 <_printf_common+0xb0>
 80060ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80060f0:	4641      	mov	r1, r8
 80060f2:	4638      	mov	r0, r7
 80060f4:	47c8      	blx	r9
 80060f6:	3001      	adds	r0, #1
 80060f8:	d01e      	beq.n	8006138 <_printf_common+0xa4>
 80060fa:	6823      	ldr	r3, [r4, #0]
 80060fc:	6922      	ldr	r2, [r4, #16]
 80060fe:	f003 0306 	and.w	r3, r3, #6
 8006102:	2b04      	cmp	r3, #4
 8006104:	bf02      	ittt	eq
 8006106:	68e5      	ldreq	r5, [r4, #12]
 8006108:	6833      	ldreq	r3, [r6, #0]
 800610a:	1aed      	subeq	r5, r5, r3
 800610c:	68a3      	ldr	r3, [r4, #8]
 800610e:	bf0c      	ite	eq
 8006110:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006114:	2500      	movne	r5, #0
 8006116:	4293      	cmp	r3, r2
 8006118:	bfc4      	itt	gt
 800611a:	1a9b      	subgt	r3, r3, r2
 800611c:	18ed      	addgt	r5, r5, r3
 800611e:	2600      	movs	r6, #0
 8006120:	341a      	adds	r4, #26
 8006122:	42b5      	cmp	r5, r6
 8006124:	d11a      	bne.n	800615c <_printf_common+0xc8>
 8006126:	2000      	movs	r0, #0
 8006128:	e008      	b.n	800613c <_printf_common+0xa8>
 800612a:	2301      	movs	r3, #1
 800612c:	4652      	mov	r2, sl
 800612e:	4641      	mov	r1, r8
 8006130:	4638      	mov	r0, r7
 8006132:	47c8      	blx	r9
 8006134:	3001      	adds	r0, #1
 8006136:	d103      	bne.n	8006140 <_printf_common+0xac>
 8006138:	f04f 30ff 	mov.w	r0, #4294967295
 800613c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006140:	3501      	adds	r5, #1
 8006142:	e7c6      	b.n	80060d2 <_printf_common+0x3e>
 8006144:	18e1      	adds	r1, r4, r3
 8006146:	1c5a      	adds	r2, r3, #1
 8006148:	2030      	movs	r0, #48	@ 0x30
 800614a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800614e:	4422      	add	r2, r4
 8006150:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006154:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006158:	3302      	adds	r3, #2
 800615a:	e7c7      	b.n	80060ec <_printf_common+0x58>
 800615c:	2301      	movs	r3, #1
 800615e:	4622      	mov	r2, r4
 8006160:	4641      	mov	r1, r8
 8006162:	4638      	mov	r0, r7
 8006164:	47c8      	blx	r9
 8006166:	3001      	adds	r0, #1
 8006168:	d0e6      	beq.n	8006138 <_printf_common+0xa4>
 800616a:	3601      	adds	r6, #1
 800616c:	e7d9      	b.n	8006122 <_printf_common+0x8e>
	...

08006170 <_printf_i>:
 8006170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006174:	7e0f      	ldrb	r7, [r1, #24]
 8006176:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006178:	2f78      	cmp	r7, #120	@ 0x78
 800617a:	4691      	mov	r9, r2
 800617c:	4680      	mov	r8, r0
 800617e:	460c      	mov	r4, r1
 8006180:	469a      	mov	sl, r3
 8006182:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006186:	d807      	bhi.n	8006198 <_printf_i+0x28>
 8006188:	2f62      	cmp	r7, #98	@ 0x62
 800618a:	d80a      	bhi.n	80061a2 <_printf_i+0x32>
 800618c:	2f00      	cmp	r7, #0
 800618e:	f000 80d1 	beq.w	8006334 <_printf_i+0x1c4>
 8006192:	2f58      	cmp	r7, #88	@ 0x58
 8006194:	f000 80b8 	beq.w	8006308 <_printf_i+0x198>
 8006198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800619c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80061a0:	e03a      	b.n	8006218 <_printf_i+0xa8>
 80061a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80061a6:	2b15      	cmp	r3, #21
 80061a8:	d8f6      	bhi.n	8006198 <_printf_i+0x28>
 80061aa:	a101      	add	r1, pc, #4	@ (adr r1, 80061b0 <_printf_i+0x40>)
 80061ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061b0:	08006209 	.word	0x08006209
 80061b4:	0800621d 	.word	0x0800621d
 80061b8:	08006199 	.word	0x08006199
 80061bc:	08006199 	.word	0x08006199
 80061c0:	08006199 	.word	0x08006199
 80061c4:	08006199 	.word	0x08006199
 80061c8:	0800621d 	.word	0x0800621d
 80061cc:	08006199 	.word	0x08006199
 80061d0:	08006199 	.word	0x08006199
 80061d4:	08006199 	.word	0x08006199
 80061d8:	08006199 	.word	0x08006199
 80061dc:	0800631b 	.word	0x0800631b
 80061e0:	08006247 	.word	0x08006247
 80061e4:	080062d5 	.word	0x080062d5
 80061e8:	08006199 	.word	0x08006199
 80061ec:	08006199 	.word	0x08006199
 80061f0:	0800633d 	.word	0x0800633d
 80061f4:	08006199 	.word	0x08006199
 80061f8:	08006247 	.word	0x08006247
 80061fc:	08006199 	.word	0x08006199
 8006200:	08006199 	.word	0x08006199
 8006204:	080062dd 	.word	0x080062dd
 8006208:	6833      	ldr	r3, [r6, #0]
 800620a:	1d1a      	adds	r2, r3, #4
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6032      	str	r2, [r6, #0]
 8006210:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006214:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006218:	2301      	movs	r3, #1
 800621a:	e09c      	b.n	8006356 <_printf_i+0x1e6>
 800621c:	6833      	ldr	r3, [r6, #0]
 800621e:	6820      	ldr	r0, [r4, #0]
 8006220:	1d19      	adds	r1, r3, #4
 8006222:	6031      	str	r1, [r6, #0]
 8006224:	0606      	lsls	r6, r0, #24
 8006226:	d501      	bpl.n	800622c <_printf_i+0xbc>
 8006228:	681d      	ldr	r5, [r3, #0]
 800622a:	e003      	b.n	8006234 <_printf_i+0xc4>
 800622c:	0645      	lsls	r5, r0, #25
 800622e:	d5fb      	bpl.n	8006228 <_printf_i+0xb8>
 8006230:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006234:	2d00      	cmp	r5, #0
 8006236:	da03      	bge.n	8006240 <_printf_i+0xd0>
 8006238:	232d      	movs	r3, #45	@ 0x2d
 800623a:	426d      	negs	r5, r5
 800623c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006240:	4858      	ldr	r0, [pc, #352]	@ (80063a4 <_printf_i+0x234>)
 8006242:	230a      	movs	r3, #10
 8006244:	e011      	b.n	800626a <_printf_i+0xfa>
 8006246:	6821      	ldr	r1, [r4, #0]
 8006248:	6833      	ldr	r3, [r6, #0]
 800624a:	0608      	lsls	r0, r1, #24
 800624c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006250:	d402      	bmi.n	8006258 <_printf_i+0xe8>
 8006252:	0649      	lsls	r1, r1, #25
 8006254:	bf48      	it	mi
 8006256:	b2ad      	uxthmi	r5, r5
 8006258:	2f6f      	cmp	r7, #111	@ 0x6f
 800625a:	4852      	ldr	r0, [pc, #328]	@ (80063a4 <_printf_i+0x234>)
 800625c:	6033      	str	r3, [r6, #0]
 800625e:	bf14      	ite	ne
 8006260:	230a      	movne	r3, #10
 8006262:	2308      	moveq	r3, #8
 8006264:	2100      	movs	r1, #0
 8006266:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800626a:	6866      	ldr	r6, [r4, #4]
 800626c:	60a6      	str	r6, [r4, #8]
 800626e:	2e00      	cmp	r6, #0
 8006270:	db05      	blt.n	800627e <_printf_i+0x10e>
 8006272:	6821      	ldr	r1, [r4, #0]
 8006274:	432e      	orrs	r6, r5
 8006276:	f021 0104 	bic.w	r1, r1, #4
 800627a:	6021      	str	r1, [r4, #0]
 800627c:	d04b      	beq.n	8006316 <_printf_i+0x1a6>
 800627e:	4616      	mov	r6, r2
 8006280:	fbb5 f1f3 	udiv	r1, r5, r3
 8006284:	fb03 5711 	mls	r7, r3, r1, r5
 8006288:	5dc7      	ldrb	r7, [r0, r7]
 800628a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800628e:	462f      	mov	r7, r5
 8006290:	42bb      	cmp	r3, r7
 8006292:	460d      	mov	r5, r1
 8006294:	d9f4      	bls.n	8006280 <_printf_i+0x110>
 8006296:	2b08      	cmp	r3, #8
 8006298:	d10b      	bne.n	80062b2 <_printf_i+0x142>
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	07df      	lsls	r7, r3, #31
 800629e:	d508      	bpl.n	80062b2 <_printf_i+0x142>
 80062a0:	6923      	ldr	r3, [r4, #16]
 80062a2:	6861      	ldr	r1, [r4, #4]
 80062a4:	4299      	cmp	r1, r3
 80062a6:	bfde      	ittt	le
 80062a8:	2330      	movle	r3, #48	@ 0x30
 80062aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80062b2:	1b92      	subs	r2, r2, r6
 80062b4:	6122      	str	r2, [r4, #16]
 80062b6:	f8cd a000 	str.w	sl, [sp]
 80062ba:	464b      	mov	r3, r9
 80062bc:	aa03      	add	r2, sp, #12
 80062be:	4621      	mov	r1, r4
 80062c0:	4640      	mov	r0, r8
 80062c2:	f7ff fee7 	bl	8006094 <_printf_common>
 80062c6:	3001      	adds	r0, #1
 80062c8:	d14a      	bne.n	8006360 <_printf_i+0x1f0>
 80062ca:	f04f 30ff 	mov.w	r0, #4294967295
 80062ce:	b004      	add	sp, #16
 80062d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062d4:	6823      	ldr	r3, [r4, #0]
 80062d6:	f043 0320 	orr.w	r3, r3, #32
 80062da:	6023      	str	r3, [r4, #0]
 80062dc:	4832      	ldr	r0, [pc, #200]	@ (80063a8 <_printf_i+0x238>)
 80062de:	2778      	movs	r7, #120	@ 0x78
 80062e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80062e4:	6823      	ldr	r3, [r4, #0]
 80062e6:	6831      	ldr	r1, [r6, #0]
 80062e8:	061f      	lsls	r7, r3, #24
 80062ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80062ee:	d402      	bmi.n	80062f6 <_printf_i+0x186>
 80062f0:	065f      	lsls	r7, r3, #25
 80062f2:	bf48      	it	mi
 80062f4:	b2ad      	uxthmi	r5, r5
 80062f6:	6031      	str	r1, [r6, #0]
 80062f8:	07d9      	lsls	r1, r3, #31
 80062fa:	bf44      	itt	mi
 80062fc:	f043 0320 	orrmi.w	r3, r3, #32
 8006300:	6023      	strmi	r3, [r4, #0]
 8006302:	b11d      	cbz	r5, 800630c <_printf_i+0x19c>
 8006304:	2310      	movs	r3, #16
 8006306:	e7ad      	b.n	8006264 <_printf_i+0xf4>
 8006308:	4826      	ldr	r0, [pc, #152]	@ (80063a4 <_printf_i+0x234>)
 800630a:	e7e9      	b.n	80062e0 <_printf_i+0x170>
 800630c:	6823      	ldr	r3, [r4, #0]
 800630e:	f023 0320 	bic.w	r3, r3, #32
 8006312:	6023      	str	r3, [r4, #0]
 8006314:	e7f6      	b.n	8006304 <_printf_i+0x194>
 8006316:	4616      	mov	r6, r2
 8006318:	e7bd      	b.n	8006296 <_printf_i+0x126>
 800631a:	6833      	ldr	r3, [r6, #0]
 800631c:	6825      	ldr	r5, [r4, #0]
 800631e:	6961      	ldr	r1, [r4, #20]
 8006320:	1d18      	adds	r0, r3, #4
 8006322:	6030      	str	r0, [r6, #0]
 8006324:	062e      	lsls	r6, r5, #24
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	d501      	bpl.n	800632e <_printf_i+0x1be>
 800632a:	6019      	str	r1, [r3, #0]
 800632c:	e002      	b.n	8006334 <_printf_i+0x1c4>
 800632e:	0668      	lsls	r0, r5, #25
 8006330:	d5fb      	bpl.n	800632a <_printf_i+0x1ba>
 8006332:	8019      	strh	r1, [r3, #0]
 8006334:	2300      	movs	r3, #0
 8006336:	6123      	str	r3, [r4, #16]
 8006338:	4616      	mov	r6, r2
 800633a:	e7bc      	b.n	80062b6 <_printf_i+0x146>
 800633c:	6833      	ldr	r3, [r6, #0]
 800633e:	1d1a      	adds	r2, r3, #4
 8006340:	6032      	str	r2, [r6, #0]
 8006342:	681e      	ldr	r6, [r3, #0]
 8006344:	6862      	ldr	r2, [r4, #4]
 8006346:	2100      	movs	r1, #0
 8006348:	4630      	mov	r0, r6
 800634a:	f7f9 ff41 	bl	80001d0 <memchr>
 800634e:	b108      	cbz	r0, 8006354 <_printf_i+0x1e4>
 8006350:	1b80      	subs	r0, r0, r6
 8006352:	6060      	str	r0, [r4, #4]
 8006354:	6863      	ldr	r3, [r4, #4]
 8006356:	6123      	str	r3, [r4, #16]
 8006358:	2300      	movs	r3, #0
 800635a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800635e:	e7aa      	b.n	80062b6 <_printf_i+0x146>
 8006360:	6923      	ldr	r3, [r4, #16]
 8006362:	4632      	mov	r2, r6
 8006364:	4649      	mov	r1, r9
 8006366:	4640      	mov	r0, r8
 8006368:	47d0      	blx	sl
 800636a:	3001      	adds	r0, #1
 800636c:	d0ad      	beq.n	80062ca <_printf_i+0x15a>
 800636e:	6823      	ldr	r3, [r4, #0]
 8006370:	079b      	lsls	r3, r3, #30
 8006372:	d413      	bmi.n	800639c <_printf_i+0x22c>
 8006374:	68e0      	ldr	r0, [r4, #12]
 8006376:	9b03      	ldr	r3, [sp, #12]
 8006378:	4298      	cmp	r0, r3
 800637a:	bfb8      	it	lt
 800637c:	4618      	movlt	r0, r3
 800637e:	e7a6      	b.n	80062ce <_printf_i+0x15e>
 8006380:	2301      	movs	r3, #1
 8006382:	4632      	mov	r2, r6
 8006384:	4649      	mov	r1, r9
 8006386:	4640      	mov	r0, r8
 8006388:	47d0      	blx	sl
 800638a:	3001      	adds	r0, #1
 800638c:	d09d      	beq.n	80062ca <_printf_i+0x15a>
 800638e:	3501      	adds	r5, #1
 8006390:	68e3      	ldr	r3, [r4, #12]
 8006392:	9903      	ldr	r1, [sp, #12]
 8006394:	1a5b      	subs	r3, r3, r1
 8006396:	42ab      	cmp	r3, r5
 8006398:	dcf2      	bgt.n	8006380 <_printf_i+0x210>
 800639a:	e7eb      	b.n	8006374 <_printf_i+0x204>
 800639c:	2500      	movs	r5, #0
 800639e:	f104 0619 	add.w	r6, r4, #25
 80063a2:	e7f5      	b.n	8006390 <_printf_i+0x220>
 80063a4:	0800858e 	.word	0x0800858e
 80063a8:	0800859f 	.word	0x0800859f

080063ac <std>:
 80063ac:	2300      	movs	r3, #0
 80063ae:	b510      	push	{r4, lr}
 80063b0:	4604      	mov	r4, r0
 80063b2:	e9c0 3300 	strd	r3, r3, [r0]
 80063b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063ba:	6083      	str	r3, [r0, #8]
 80063bc:	8181      	strh	r1, [r0, #12]
 80063be:	6643      	str	r3, [r0, #100]	@ 0x64
 80063c0:	81c2      	strh	r2, [r0, #14]
 80063c2:	6183      	str	r3, [r0, #24]
 80063c4:	4619      	mov	r1, r3
 80063c6:	2208      	movs	r2, #8
 80063c8:	305c      	adds	r0, #92	@ 0x5c
 80063ca:	f000 f9f9 	bl	80067c0 <memset>
 80063ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006404 <std+0x58>)
 80063d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80063d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006408 <std+0x5c>)
 80063d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063d6:	4b0d      	ldr	r3, [pc, #52]	@ (800640c <std+0x60>)
 80063d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063da:	4b0d      	ldr	r3, [pc, #52]	@ (8006410 <std+0x64>)
 80063dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80063de:	4b0d      	ldr	r3, [pc, #52]	@ (8006414 <std+0x68>)
 80063e0:	6224      	str	r4, [r4, #32]
 80063e2:	429c      	cmp	r4, r3
 80063e4:	d006      	beq.n	80063f4 <std+0x48>
 80063e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80063ea:	4294      	cmp	r4, r2
 80063ec:	d002      	beq.n	80063f4 <std+0x48>
 80063ee:	33d0      	adds	r3, #208	@ 0xd0
 80063f0:	429c      	cmp	r4, r3
 80063f2:	d105      	bne.n	8006400 <std+0x54>
 80063f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80063f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063fc:	f000 ba5c 	b.w	80068b8 <__retarget_lock_init_recursive>
 8006400:	bd10      	pop	{r4, pc}
 8006402:	bf00      	nop
 8006404:	08006611 	.word	0x08006611
 8006408:	08006633 	.word	0x08006633
 800640c:	0800666b 	.word	0x0800666b
 8006410:	0800668f 	.word	0x0800668f
 8006414:	2000034c 	.word	0x2000034c

08006418 <stdio_exit_handler>:
 8006418:	4a02      	ldr	r2, [pc, #8]	@ (8006424 <stdio_exit_handler+0xc>)
 800641a:	4903      	ldr	r1, [pc, #12]	@ (8006428 <stdio_exit_handler+0x10>)
 800641c:	4803      	ldr	r0, [pc, #12]	@ (800642c <stdio_exit_handler+0x14>)
 800641e:	f000 b869 	b.w	80064f4 <_fwalk_sglue>
 8006422:	bf00      	nop
 8006424:	2000000c 	.word	0x2000000c
 8006428:	080081f1 	.word	0x080081f1
 800642c:	2000001c 	.word	0x2000001c

08006430 <cleanup_stdio>:
 8006430:	6841      	ldr	r1, [r0, #4]
 8006432:	4b0c      	ldr	r3, [pc, #48]	@ (8006464 <cleanup_stdio+0x34>)
 8006434:	4299      	cmp	r1, r3
 8006436:	b510      	push	{r4, lr}
 8006438:	4604      	mov	r4, r0
 800643a:	d001      	beq.n	8006440 <cleanup_stdio+0x10>
 800643c:	f001 fed8 	bl	80081f0 <_fflush_r>
 8006440:	68a1      	ldr	r1, [r4, #8]
 8006442:	4b09      	ldr	r3, [pc, #36]	@ (8006468 <cleanup_stdio+0x38>)
 8006444:	4299      	cmp	r1, r3
 8006446:	d002      	beq.n	800644e <cleanup_stdio+0x1e>
 8006448:	4620      	mov	r0, r4
 800644a:	f001 fed1 	bl	80081f0 <_fflush_r>
 800644e:	68e1      	ldr	r1, [r4, #12]
 8006450:	4b06      	ldr	r3, [pc, #24]	@ (800646c <cleanup_stdio+0x3c>)
 8006452:	4299      	cmp	r1, r3
 8006454:	d004      	beq.n	8006460 <cleanup_stdio+0x30>
 8006456:	4620      	mov	r0, r4
 8006458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800645c:	f001 bec8 	b.w	80081f0 <_fflush_r>
 8006460:	bd10      	pop	{r4, pc}
 8006462:	bf00      	nop
 8006464:	2000034c 	.word	0x2000034c
 8006468:	200003b4 	.word	0x200003b4
 800646c:	2000041c 	.word	0x2000041c

08006470 <global_stdio_init.part.0>:
 8006470:	b510      	push	{r4, lr}
 8006472:	4b0b      	ldr	r3, [pc, #44]	@ (80064a0 <global_stdio_init.part.0+0x30>)
 8006474:	4c0b      	ldr	r4, [pc, #44]	@ (80064a4 <global_stdio_init.part.0+0x34>)
 8006476:	4a0c      	ldr	r2, [pc, #48]	@ (80064a8 <global_stdio_init.part.0+0x38>)
 8006478:	601a      	str	r2, [r3, #0]
 800647a:	4620      	mov	r0, r4
 800647c:	2200      	movs	r2, #0
 800647e:	2104      	movs	r1, #4
 8006480:	f7ff ff94 	bl	80063ac <std>
 8006484:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006488:	2201      	movs	r2, #1
 800648a:	2109      	movs	r1, #9
 800648c:	f7ff ff8e 	bl	80063ac <std>
 8006490:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006494:	2202      	movs	r2, #2
 8006496:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800649a:	2112      	movs	r1, #18
 800649c:	f7ff bf86 	b.w	80063ac <std>
 80064a0:	20000484 	.word	0x20000484
 80064a4:	2000034c 	.word	0x2000034c
 80064a8:	08006419 	.word	0x08006419

080064ac <__sfp_lock_acquire>:
 80064ac:	4801      	ldr	r0, [pc, #4]	@ (80064b4 <__sfp_lock_acquire+0x8>)
 80064ae:	f000 ba04 	b.w	80068ba <__retarget_lock_acquire_recursive>
 80064b2:	bf00      	nop
 80064b4:	2000048d 	.word	0x2000048d

080064b8 <__sfp_lock_release>:
 80064b8:	4801      	ldr	r0, [pc, #4]	@ (80064c0 <__sfp_lock_release+0x8>)
 80064ba:	f000 b9ff 	b.w	80068bc <__retarget_lock_release_recursive>
 80064be:	bf00      	nop
 80064c0:	2000048d 	.word	0x2000048d

080064c4 <__sinit>:
 80064c4:	b510      	push	{r4, lr}
 80064c6:	4604      	mov	r4, r0
 80064c8:	f7ff fff0 	bl	80064ac <__sfp_lock_acquire>
 80064cc:	6a23      	ldr	r3, [r4, #32]
 80064ce:	b11b      	cbz	r3, 80064d8 <__sinit+0x14>
 80064d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064d4:	f7ff bff0 	b.w	80064b8 <__sfp_lock_release>
 80064d8:	4b04      	ldr	r3, [pc, #16]	@ (80064ec <__sinit+0x28>)
 80064da:	6223      	str	r3, [r4, #32]
 80064dc:	4b04      	ldr	r3, [pc, #16]	@ (80064f0 <__sinit+0x2c>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1f5      	bne.n	80064d0 <__sinit+0xc>
 80064e4:	f7ff ffc4 	bl	8006470 <global_stdio_init.part.0>
 80064e8:	e7f2      	b.n	80064d0 <__sinit+0xc>
 80064ea:	bf00      	nop
 80064ec:	08006431 	.word	0x08006431
 80064f0:	20000484 	.word	0x20000484

080064f4 <_fwalk_sglue>:
 80064f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064f8:	4607      	mov	r7, r0
 80064fa:	4688      	mov	r8, r1
 80064fc:	4614      	mov	r4, r2
 80064fe:	2600      	movs	r6, #0
 8006500:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006504:	f1b9 0901 	subs.w	r9, r9, #1
 8006508:	d505      	bpl.n	8006516 <_fwalk_sglue+0x22>
 800650a:	6824      	ldr	r4, [r4, #0]
 800650c:	2c00      	cmp	r4, #0
 800650e:	d1f7      	bne.n	8006500 <_fwalk_sglue+0xc>
 8006510:	4630      	mov	r0, r6
 8006512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006516:	89ab      	ldrh	r3, [r5, #12]
 8006518:	2b01      	cmp	r3, #1
 800651a:	d907      	bls.n	800652c <_fwalk_sglue+0x38>
 800651c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006520:	3301      	adds	r3, #1
 8006522:	d003      	beq.n	800652c <_fwalk_sglue+0x38>
 8006524:	4629      	mov	r1, r5
 8006526:	4638      	mov	r0, r7
 8006528:	47c0      	blx	r8
 800652a:	4306      	orrs	r6, r0
 800652c:	3568      	adds	r5, #104	@ 0x68
 800652e:	e7e9      	b.n	8006504 <_fwalk_sglue+0x10>

08006530 <iprintf>:
 8006530:	b40f      	push	{r0, r1, r2, r3}
 8006532:	b507      	push	{r0, r1, r2, lr}
 8006534:	4906      	ldr	r1, [pc, #24]	@ (8006550 <iprintf+0x20>)
 8006536:	ab04      	add	r3, sp, #16
 8006538:	6808      	ldr	r0, [r1, #0]
 800653a:	f853 2b04 	ldr.w	r2, [r3], #4
 800653e:	6881      	ldr	r1, [r0, #8]
 8006540:	9301      	str	r3, [sp, #4]
 8006542:	f001 fcb9 	bl	8007eb8 <_vfiprintf_r>
 8006546:	b003      	add	sp, #12
 8006548:	f85d eb04 	ldr.w	lr, [sp], #4
 800654c:	b004      	add	sp, #16
 800654e:	4770      	bx	lr
 8006550:	20000018 	.word	0x20000018

08006554 <_puts_r>:
 8006554:	6a03      	ldr	r3, [r0, #32]
 8006556:	b570      	push	{r4, r5, r6, lr}
 8006558:	6884      	ldr	r4, [r0, #8]
 800655a:	4605      	mov	r5, r0
 800655c:	460e      	mov	r6, r1
 800655e:	b90b      	cbnz	r3, 8006564 <_puts_r+0x10>
 8006560:	f7ff ffb0 	bl	80064c4 <__sinit>
 8006564:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006566:	07db      	lsls	r3, r3, #31
 8006568:	d405      	bmi.n	8006576 <_puts_r+0x22>
 800656a:	89a3      	ldrh	r3, [r4, #12]
 800656c:	0598      	lsls	r0, r3, #22
 800656e:	d402      	bmi.n	8006576 <_puts_r+0x22>
 8006570:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006572:	f000 f9a2 	bl	80068ba <__retarget_lock_acquire_recursive>
 8006576:	89a3      	ldrh	r3, [r4, #12]
 8006578:	0719      	lsls	r1, r3, #28
 800657a:	d502      	bpl.n	8006582 <_puts_r+0x2e>
 800657c:	6923      	ldr	r3, [r4, #16]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d135      	bne.n	80065ee <_puts_r+0x9a>
 8006582:	4621      	mov	r1, r4
 8006584:	4628      	mov	r0, r5
 8006586:	f000 f8c5 	bl	8006714 <__swsetup_r>
 800658a:	b380      	cbz	r0, 80065ee <_puts_r+0x9a>
 800658c:	f04f 35ff 	mov.w	r5, #4294967295
 8006590:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006592:	07da      	lsls	r2, r3, #31
 8006594:	d405      	bmi.n	80065a2 <_puts_r+0x4e>
 8006596:	89a3      	ldrh	r3, [r4, #12]
 8006598:	059b      	lsls	r3, r3, #22
 800659a:	d402      	bmi.n	80065a2 <_puts_r+0x4e>
 800659c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800659e:	f000 f98d 	bl	80068bc <__retarget_lock_release_recursive>
 80065a2:	4628      	mov	r0, r5
 80065a4:	bd70      	pop	{r4, r5, r6, pc}
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	da04      	bge.n	80065b4 <_puts_r+0x60>
 80065aa:	69a2      	ldr	r2, [r4, #24]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	dc17      	bgt.n	80065e0 <_puts_r+0x8c>
 80065b0:	290a      	cmp	r1, #10
 80065b2:	d015      	beq.n	80065e0 <_puts_r+0x8c>
 80065b4:	6823      	ldr	r3, [r4, #0]
 80065b6:	1c5a      	adds	r2, r3, #1
 80065b8:	6022      	str	r2, [r4, #0]
 80065ba:	7019      	strb	r1, [r3, #0]
 80065bc:	68a3      	ldr	r3, [r4, #8]
 80065be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80065c2:	3b01      	subs	r3, #1
 80065c4:	60a3      	str	r3, [r4, #8]
 80065c6:	2900      	cmp	r1, #0
 80065c8:	d1ed      	bne.n	80065a6 <_puts_r+0x52>
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	da11      	bge.n	80065f2 <_puts_r+0x9e>
 80065ce:	4622      	mov	r2, r4
 80065d0:	210a      	movs	r1, #10
 80065d2:	4628      	mov	r0, r5
 80065d4:	f000 f85f 	bl	8006696 <__swbuf_r>
 80065d8:	3001      	adds	r0, #1
 80065da:	d0d7      	beq.n	800658c <_puts_r+0x38>
 80065dc:	250a      	movs	r5, #10
 80065de:	e7d7      	b.n	8006590 <_puts_r+0x3c>
 80065e0:	4622      	mov	r2, r4
 80065e2:	4628      	mov	r0, r5
 80065e4:	f000 f857 	bl	8006696 <__swbuf_r>
 80065e8:	3001      	adds	r0, #1
 80065ea:	d1e7      	bne.n	80065bc <_puts_r+0x68>
 80065ec:	e7ce      	b.n	800658c <_puts_r+0x38>
 80065ee:	3e01      	subs	r6, #1
 80065f0:	e7e4      	b.n	80065bc <_puts_r+0x68>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	1c5a      	adds	r2, r3, #1
 80065f6:	6022      	str	r2, [r4, #0]
 80065f8:	220a      	movs	r2, #10
 80065fa:	701a      	strb	r2, [r3, #0]
 80065fc:	e7ee      	b.n	80065dc <_puts_r+0x88>
	...

08006600 <puts>:
 8006600:	4b02      	ldr	r3, [pc, #8]	@ (800660c <puts+0xc>)
 8006602:	4601      	mov	r1, r0
 8006604:	6818      	ldr	r0, [r3, #0]
 8006606:	f7ff bfa5 	b.w	8006554 <_puts_r>
 800660a:	bf00      	nop
 800660c:	20000018 	.word	0x20000018

08006610 <__sread>:
 8006610:	b510      	push	{r4, lr}
 8006612:	460c      	mov	r4, r1
 8006614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006618:	f000 f900 	bl	800681c <_read_r>
 800661c:	2800      	cmp	r0, #0
 800661e:	bfab      	itete	ge
 8006620:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006622:	89a3      	ldrhlt	r3, [r4, #12]
 8006624:	181b      	addge	r3, r3, r0
 8006626:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800662a:	bfac      	ite	ge
 800662c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800662e:	81a3      	strhlt	r3, [r4, #12]
 8006630:	bd10      	pop	{r4, pc}

08006632 <__swrite>:
 8006632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006636:	461f      	mov	r7, r3
 8006638:	898b      	ldrh	r3, [r1, #12]
 800663a:	05db      	lsls	r3, r3, #23
 800663c:	4605      	mov	r5, r0
 800663e:	460c      	mov	r4, r1
 8006640:	4616      	mov	r6, r2
 8006642:	d505      	bpl.n	8006650 <__swrite+0x1e>
 8006644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006648:	2302      	movs	r3, #2
 800664a:	2200      	movs	r2, #0
 800664c:	f000 f8d4 	bl	80067f8 <_lseek_r>
 8006650:	89a3      	ldrh	r3, [r4, #12]
 8006652:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006656:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800665a:	81a3      	strh	r3, [r4, #12]
 800665c:	4632      	mov	r2, r6
 800665e:	463b      	mov	r3, r7
 8006660:	4628      	mov	r0, r5
 8006662:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006666:	f000 b8eb 	b.w	8006840 <_write_r>

0800666a <__sseek>:
 800666a:	b510      	push	{r4, lr}
 800666c:	460c      	mov	r4, r1
 800666e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006672:	f000 f8c1 	bl	80067f8 <_lseek_r>
 8006676:	1c43      	adds	r3, r0, #1
 8006678:	89a3      	ldrh	r3, [r4, #12]
 800667a:	bf15      	itete	ne
 800667c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800667e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006682:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006686:	81a3      	strheq	r3, [r4, #12]
 8006688:	bf18      	it	ne
 800668a:	81a3      	strhne	r3, [r4, #12]
 800668c:	bd10      	pop	{r4, pc}

0800668e <__sclose>:
 800668e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006692:	f000 b8a1 	b.w	80067d8 <_close_r>

08006696 <__swbuf_r>:
 8006696:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006698:	460e      	mov	r6, r1
 800669a:	4614      	mov	r4, r2
 800669c:	4605      	mov	r5, r0
 800669e:	b118      	cbz	r0, 80066a8 <__swbuf_r+0x12>
 80066a0:	6a03      	ldr	r3, [r0, #32]
 80066a2:	b90b      	cbnz	r3, 80066a8 <__swbuf_r+0x12>
 80066a4:	f7ff ff0e 	bl	80064c4 <__sinit>
 80066a8:	69a3      	ldr	r3, [r4, #24]
 80066aa:	60a3      	str	r3, [r4, #8]
 80066ac:	89a3      	ldrh	r3, [r4, #12]
 80066ae:	071a      	lsls	r2, r3, #28
 80066b0:	d501      	bpl.n	80066b6 <__swbuf_r+0x20>
 80066b2:	6923      	ldr	r3, [r4, #16]
 80066b4:	b943      	cbnz	r3, 80066c8 <__swbuf_r+0x32>
 80066b6:	4621      	mov	r1, r4
 80066b8:	4628      	mov	r0, r5
 80066ba:	f000 f82b 	bl	8006714 <__swsetup_r>
 80066be:	b118      	cbz	r0, 80066c8 <__swbuf_r+0x32>
 80066c0:	f04f 37ff 	mov.w	r7, #4294967295
 80066c4:	4638      	mov	r0, r7
 80066c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	6922      	ldr	r2, [r4, #16]
 80066cc:	1a98      	subs	r0, r3, r2
 80066ce:	6963      	ldr	r3, [r4, #20]
 80066d0:	b2f6      	uxtb	r6, r6
 80066d2:	4283      	cmp	r3, r0
 80066d4:	4637      	mov	r7, r6
 80066d6:	dc05      	bgt.n	80066e4 <__swbuf_r+0x4e>
 80066d8:	4621      	mov	r1, r4
 80066da:	4628      	mov	r0, r5
 80066dc:	f001 fd88 	bl	80081f0 <_fflush_r>
 80066e0:	2800      	cmp	r0, #0
 80066e2:	d1ed      	bne.n	80066c0 <__swbuf_r+0x2a>
 80066e4:	68a3      	ldr	r3, [r4, #8]
 80066e6:	3b01      	subs	r3, #1
 80066e8:	60a3      	str	r3, [r4, #8]
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	1c5a      	adds	r2, r3, #1
 80066ee:	6022      	str	r2, [r4, #0]
 80066f0:	701e      	strb	r6, [r3, #0]
 80066f2:	6962      	ldr	r2, [r4, #20]
 80066f4:	1c43      	adds	r3, r0, #1
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d004      	beq.n	8006704 <__swbuf_r+0x6e>
 80066fa:	89a3      	ldrh	r3, [r4, #12]
 80066fc:	07db      	lsls	r3, r3, #31
 80066fe:	d5e1      	bpl.n	80066c4 <__swbuf_r+0x2e>
 8006700:	2e0a      	cmp	r6, #10
 8006702:	d1df      	bne.n	80066c4 <__swbuf_r+0x2e>
 8006704:	4621      	mov	r1, r4
 8006706:	4628      	mov	r0, r5
 8006708:	f001 fd72 	bl	80081f0 <_fflush_r>
 800670c:	2800      	cmp	r0, #0
 800670e:	d0d9      	beq.n	80066c4 <__swbuf_r+0x2e>
 8006710:	e7d6      	b.n	80066c0 <__swbuf_r+0x2a>
	...

08006714 <__swsetup_r>:
 8006714:	b538      	push	{r3, r4, r5, lr}
 8006716:	4b29      	ldr	r3, [pc, #164]	@ (80067bc <__swsetup_r+0xa8>)
 8006718:	4605      	mov	r5, r0
 800671a:	6818      	ldr	r0, [r3, #0]
 800671c:	460c      	mov	r4, r1
 800671e:	b118      	cbz	r0, 8006728 <__swsetup_r+0x14>
 8006720:	6a03      	ldr	r3, [r0, #32]
 8006722:	b90b      	cbnz	r3, 8006728 <__swsetup_r+0x14>
 8006724:	f7ff fece 	bl	80064c4 <__sinit>
 8006728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800672c:	0719      	lsls	r1, r3, #28
 800672e:	d422      	bmi.n	8006776 <__swsetup_r+0x62>
 8006730:	06da      	lsls	r2, r3, #27
 8006732:	d407      	bmi.n	8006744 <__swsetup_r+0x30>
 8006734:	2209      	movs	r2, #9
 8006736:	602a      	str	r2, [r5, #0]
 8006738:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800673c:	81a3      	strh	r3, [r4, #12]
 800673e:	f04f 30ff 	mov.w	r0, #4294967295
 8006742:	e033      	b.n	80067ac <__swsetup_r+0x98>
 8006744:	0758      	lsls	r0, r3, #29
 8006746:	d512      	bpl.n	800676e <__swsetup_r+0x5a>
 8006748:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800674a:	b141      	cbz	r1, 800675e <__swsetup_r+0x4a>
 800674c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006750:	4299      	cmp	r1, r3
 8006752:	d002      	beq.n	800675a <__swsetup_r+0x46>
 8006754:	4628      	mov	r0, r5
 8006756:	f000 ff0b 	bl	8007570 <_free_r>
 800675a:	2300      	movs	r3, #0
 800675c:	6363      	str	r3, [r4, #52]	@ 0x34
 800675e:	89a3      	ldrh	r3, [r4, #12]
 8006760:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006764:	81a3      	strh	r3, [r4, #12]
 8006766:	2300      	movs	r3, #0
 8006768:	6063      	str	r3, [r4, #4]
 800676a:	6923      	ldr	r3, [r4, #16]
 800676c:	6023      	str	r3, [r4, #0]
 800676e:	89a3      	ldrh	r3, [r4, #12]
 8006770:	f043 0308 	orr.w	r3, r3, #8
 8006774:	81a3      	strh	r3, [r4, #12]
 8006776:	6923      	ldr	r3, [r4, #16]
 8006778:	b94b      	cbnz	r3, 800678e <__swsetup_r+0x7a>
 800677a:	89a3      	ldrh	r3, [r4, #12]
 800677c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006784:	d003      	beq.n	800678e <__swsetup_r+0x7a>
 8006786:	4621      	mov	r1, r4
 8006788:	4628      	mov	r0, r5
 800678a:	f001 fd7f 	bl	800828c <__smakebuf_r>
 800678e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006792:	f013 0201 	ands.w	r2, r3, #1
 8006796:	d00a      	beq.n	80067ae <__swsetup_r+0x9a>
 8006798:	2200      	movs	r2, #0
 800679a:	60a2      	str	r2, [r4, #8]
 800679c:	6962      	ldr	r2, [r4, #20]
 800679e:	4252      	negs	r2, r2
 80067a0:	61a2      	str	r2, [r4, #24]
 80067a2:	6922      	ldr	r2, [r4, #16]
 80067a4:	b942      	cbnz	r2, 80067b8 <__swsetup_r+0xa4>
 80067a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80067aa:	d1c5      	bne.n	8006738 <__swsetup_r+0x24>
 80067ac:	bd38      	pop	{r3, r4, r5, pc}
 80067ae:	0799      	lsls	r1, r3, #30
 80067b0:	bf58      	it	pl
 80067b2:	6962      	ldrpl	r2, [r4, #20]
 80067b4:	60a2      	str	r2, [r4, #8]
 80067b6:	e7f4      	b.n	80067a2 <__swsetup_r+0x8e>
 80067b8:	2000      	movs	r0, #0
 80067ba:	e7f7      	b.n	80067ac <__swsetup_r+0x98>
 80067bc:	20000018 	.word	0x20000018

080067c0 <memset>:
 80067c0:	4402      	add	r2, r0
 80067c2:	4603      	mov	r3, r0
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d100      	bne.n	80067ca <memset+0xa>
 80067c8:	4770      	bx	lr
 80067ca:	f803 1b01 	strb.w	r1, [r3], #1
 80067ce:	e7f9      	b.n	80067c4 <memset+0x4>

080067d0 <_localeconv_r>:
 80067d0:	4800      	ldr	r0, [pc, #0]	@ (80067d4 <_localeconv_r+0x4>)
 80067d2:	4770      	bx	lr
 80067d4:	20000158 	.word	0x20000158

080067d8 <_close_r>:
 80067d8:	b538      	push	{r3, r4, r5, lr}
 80067da:	4d06      	ldr	r5, [pc, #24]	@ (80067f4 <_close_r+0x1c>)
 80067dc:	2300      	movs	r3, #0
 80067de:	4604      	mov	r4, r0
 80067e0:	4608      	mov	r0, r1
 80067e2:	602b      	str	r3, [r5, #0]
 80067e4:	f7fb fbf2 	bl	8001fcc <_close>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	d102      	bne.n	80067f2 <_close_r+0x1a>
 80067ec:	682b      	ldr	r3, [r5, #0]
 80067ee:	b103      	cbz	r3, 80067f2 <_close_r+0x1a>
 80067f0:	6023      	str	r3, [r4, #0]
 80067f2:	bd38      	pop	{r3, r4, r5, pc}
 80067f4:	20000488 	.word	0x20000488

080067f8 <_lseek_r>:
 80067f8:	b538      	push	{r3, r4, r5, lr}
 80067fa:	4d07      	ldr	r5, [pc, #28]	@ (8006818 <_lseek_r+0x20>)
 80067fc:	4604      	mov	r4, r0
 80067fe:	4608      	mov	r0, r1
 8006800:	4611      	mov	r1, r2
 8006802:	2200      	movs	r2, #0
 8006804:	602a      	str	r2, [r5, #0]
 8006806:	461a      	mov	r2, r3
 8006808:	f7fb fc07 	bl	800201a <_lseek>
 800680c:	1c43      	adds	r3, r0, #1
 800680e:	d102      	bne.n	8006816 <_lseek_r+0x1e>
 8006810:	682b      	ldr	r3, [r5, #0]
 8006812:	b103      	cbz	r3, 8006816 <_lseek_r+0x1e>
 8006814:	6023      	str	r3, [r4, #0]
 8006816:	bd38      	pop	{r3, r4, r5, pc}
 8006818:	20000488 	.word	0x20000488

0800681c <_read_r>:
 800681c:	b538      	push	{r3, r4, r5, lr}
 800681e:	4d07      	ldr	r5, [pc, #28]	@ (800683c <_read_r+0x20>)
 8006820:	4604      	mov	r4, r0
 8006822:	4608      	mov	r0, r1
 8006824:	4611      	mov	r1, r2
 8006826:	2200      	movs	r2, #0
 8006828:	602a      	str	r2, [r5, #0]
 800682a:	461a      	mov	r2, r3
 800682c:	f7fb fbb1 	bl	8001f92 <_read>
 8006830:	1c43      	adds	r3, r0, #1
 8006832:	d102      	bne.n	800683a <_read_r+0x1e>
 8006834:	682b      	ldr	r3, [r5, #0]
 8006836:	b103      	cbz	r3, 800683a <_read_r+0x1e>
 8006838:	6023      	str	r3, [r4, #0]
 800683a:	bd38      	pop	{r3, r4, r5, pc}
 800683c:	20000488 	.word	0x20000488

08006840 <_write_r>:
 8006840:	b538      	push	{r3, r4, r5, lr}
 8006842:	4d07      	ldr	r5, [pc, #28]	@ (8006860 <_write_r+0x20>)
 8006844:	4604      	mov	r4, r0
 8006846:	4608      	mov	r0, r1
 8006848:	4611      	mov	r1, r2
 800684a:	2200      	movs	r2, #0
 800684c:	602a      	str	r2, [r5, #0]
 800684e:	461a      	mov	r2, r3
 8006850:	f7fb fa56 	bl	8001d00 <_write>
 8006854:	1c43      	adds	r3, r0, #1
 8006856:	d102      	bne.n	800685e <_write_r+0x1e>
 8006858:	682b      	ldr	r3, [r5, #0]
 800685a:	b103      	cbz	r3, 800685e <_write_r+0x1e>
 800685c:	6023      	str	r3, [r4, #0]
 800685e:	bd38      	pop	{r3, r4, r5, pc}
 8006860:	20000488 	.word	0x20000488

08006864 <__errno>:
 8006864:	4b01      	ldr	r3, [pc, #4]	@ (800686c <__errno+0x8>)
 8006866:	6818      	ldr	r0, [r3, #0]
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	20000018 	.word	0x20000018

08006870 <__libc_init_array>:
 8006870:	b570      	push	{r4, r5, r6, lr}
 8006872:	4d0d      	ldr	r5, [pc, #52]	@ (80068a8 <__libc_init_array+0x38>)
 8006874:	4c0d      	ldr	r4, [pc, #52]	@ (80068ac <__libc_init_array+0x3c>)
 8006876:	1b64      	subs	r4, r4, r5
 8006878:	10a4      	asrs	r4, r4, #2
 800687a:	2600      	movs	r6, #0
 800687c:	42a6      	cmp	r6, r4
 800687e:	d109      	bne.n	8006894 <__libc_init_array+0x24>
 8006880:	4d0b      	ldr	r5, [pc, #44]	@ (80068b0 <__libc_init_array+0x40>)
 8006882:	4c0c      	ldr	r4, [pc, #48]	@ (80068b4 <__libc_init_array+0x44>)
 8006884:	f001 fe2e 	bl	80084e4 <_init>
 8006888:	1b64      	subs	r4, r4, r5
 800688a:	10a4      	asrs	r4, r4, #2
 800688c:	2600      	movs	r6, #0
 800688e:	42a6      	cmp	r6, r4
 8006890:	d105      	bne.n	800689e <__libc_init_array+0x2e>
 8006892:	bd70      	pop	{r4, r5, r6, pc}
 8006894:	f855 3b04 	ldr.w	r3, [r5], #4
 8006898:	4798      	blx	r3
 800689a:	3601      	adds	r6, #1
 800689c:	e7ee      	b.n	800687c <__libc_init_array+0xc>
 800689e:	f855 3b04 	ldr.w	r3, [r5], #4
 80068a2:	4798      	blx	r3
 80068a4:	3601      	adds	r6, #1
 80068a6:	e7f2      	b.n	800688e <__libc_init_array+0x1e>
 80068a8:	080088fc 	.word	0x080088fc
 80068ac:	080088fc 	.word	0x080088fc
 80068b0:	080088fc 	.word	0x080088fc
 80068b4:	08008900 	.word	0x08008900

080068b8 <__retarget_lock_init_recursive>:
 80068b8:	4770      	bx	lr

080068ba <__retarget_lock_acquire_recursive>:
 80068ba:	4770      	bx	lr

080068bc <__retarget_lock_release_recursive>:
 80068bc:	4770      	bx	lr

080068be <quorem>:
 80068be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068c2:	6903      	ldr	r3, [r0, #16]
 80068c4:	690c      	ldr	r4, [r1, #16]
 80068c6:	42a3      	cmp	r3, r4
 80068c8:	4607      	mov	r7, r0
 80068ca:	db7e      	blt.n	80069ca <quorem+0x10c>
 80068cc:	3c01      	subs	r4, #1
 80068ce:	f101 0814 	add.w	r8, r1, #20
 80068d2:	00a3      	lsls	r3, r4, #2
 80068d4:	f100 0514 	add.w	r5, r0, #20
 80068d8:	9300      	str	r3, [sp, #0]
 80068da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068de:	9301      	str	r3, [sp, #4]
 80068e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80068e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068e8:	3301      	adds	r3, #1
 80068ea:	429a      	cmp	r2, r3
 80068ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80068f4:	d32e      	bcc.n	8006954 <quorem+0x96>
 80068f6:	f04f 0a00 	mov.w	sl, #0
 80068fa:	46c4      	mov	ip, r8
 80068fc:	46ae      	mov	lr, r5
 80068fe:	46d3      	mov	fp, sl
 8006900:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006904:	b298      	uxth	r0, r3
 8006906:	fb06 a000 	mla	r0, r6, r0, sl
 800690a:	0c02      	lsrs	r2, r0, #16
 800690c:	0c1b      	lsrs	r3, r3, #16
 800690e:	fb06 2303 	mla	r3, r6, r3, r2
 8006912:	f8de 2000 	ldr.w	r2, [lr]
 8006916:	b280      	uxth	r0, r0
 8006918:	b292      	uxth	r2, r2
 800691a:	1a12      	subs	r2, r2, r0
 800691c:	445a      	add	r2, fp
 800691e:	f8de 0000 	ldr.w	r0, [lr]
 8006922:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006926:	b29b      	uxth	r3, r3
 8006928:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800692c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006930:	b292      	uxth	r2, r2
 8006932:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006936:	45e1      	cmp	r9, ip
 8006938:	f84e 2b04 	str.w	r2, [lr], #4
 800693c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006940:	d2de      	bcs.n	8006900 <quorem+0x42>
 8006942:	9b00      	ldr	r3, [sp, #0]
 8006944:	58eb      	ldr	r3, [r5, r3]
 8006946:	b92b      	cbnz	r3, 8006954 <quorem+0x96>
 8006948:	9b01      	ldr	r3, [sp, #4]
 800694a:	3b04      	subs	r3, #4
 800694c:	429d      	cmp	r5, r3
 800694e:	461a      	mov	r2, r3
 8006950:	d32f      	bcc.n	80069b2 <quorem+0xf4>
 8006952:	613c      	str	r4, [r7, #16]
 8006954:	4638      	mov	r0, r7
 8006956:	f001 f97d 	bl	8007c54 <__mcmp>
 800695a:	2800      	cmp	r0, #0
 800695c:	db25      	blt.n	80069aa <quorem+0xec>
 800695e:	4629      	mov	r1, r5
 8006960:	2000      	movs	r0, #0
 8006962:	f858 2b04 	ldr.w	r2, [r8], #4
 8006966:	f8d1 c000 	ldr.w	ip, [r1]
 800696a:	fa1f fe82 	uxth.w	lr, r2
 800696e:	fa1f f38c 	uxth.w	r3, ip
 8006972:	eba3 030e 	sub.w	r3, r3, lr
 8006976:	4403      	add	r3, r0
 8006978:	0c12      	lsrs	r2, r2, #16
 800697a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800697e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006982:	b29b      	uxth	r3, r3
 8006984:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006988:	45c1      	cmp	r9, r8
 800698a:	f841 3b04 	str.w	r3, [r1], #4
 800698e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006992:	d2e6      	bcs.n	8006962 <quorem+0xa4>
 8006994:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006998:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800699c:	b922      	cbnz	r2, 80069a8 <quorem+0xea>
 800699e:	3b04      	subs	r3, #4
 80069a0:	429d      	cmp	r5, r3
 80069a2:	461a      	mov	r2, r3
 80069a4:	d30b      	bcc.n	80069be <quorem+0x100>
 80069a6:	613c      	str	r4, [r7, #16]
 80069a8:	3601      	adds	r6, #1
 80069aa:	4630      	mov	r0, r6
 80069ac:	b003      	add	sp, #12
 80069ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b2:	6812      	ldr	r2, [r2, #0]
 80069b4:	3b04      	subs	r3, #4
 80069b6:	2a00      	cmp	r2, #0
 80069b8:	d1cb      	bne.n	8006952 <quorem+0x94>
 80069ba:	3c01      	subs	r4, #1
 80069bc:	e7c6      	b.n	800694c <quorem+0x8e>
 80069be:	6812      	ldr	r2, [r2, #0]
 80069c0:	3b04      	subs	r3, #4
 80069c2:	2a00      	cmp	r2, #0
 80069c4:	d1ef      	bne.n	80069a6 <quorem+0xe8>
 80069c6:	3c01      	subs	r4, #1
 80069c8:	e7ea      	b.n	80069a0 <quorem+0xe2>
 80069ca:	2000      	movs	r0, #0
 80069cc:	e7ee      	b.n	80069ac <quorem+0xee>
	...

080069d0 <_dtoa_r>:
 80069d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d4:	69c7      	ldr	r7, [r0, #28]
 80069d6:	b097      	sub	sp, #92	@ 0x5c
 80069d8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80069dc:	ec55 4b10 	vmov	r4, r5, d0
 80069e0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80069e2:	9107      	str	r1, [sp, #28]
 80069e4:	4681      	mov	r9, r0
 80069e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80069e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80069ea:	b97f      	cbnz	r7, 8006a0c <_dtoa_r+0x3c>
 80069ec:	2010      	movs	r0, #16
 80069ee:	f000 fe09 	bl	8007604 <malloc>
 80069f2:	4602      	mov	r2, r0
 80069f4:	f8c9 001c 	str.w	r0, [r9, #28]
 80069f8:	b920      	cbnz	r0, 8006a04 <_dtoa_r+0x34>
 80069fa:	4ba9      	ldr	r3, [pc, #676]	@ (8006ca0 <_dtoa_r+0x2d0>)
 80069fc:	21ef      	movs	r1, #239	@ 0xef
 80069fe:	48a9      	ldr	r0, [pc, #676]	@ (8006ca4 <_dtoa_r+0x2d4>)
 8006a00:	f001 fcc0 	bl	8008384 <__assert_func>
 8006a04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006a08:	6007      	str	r7, [r0, #0]
 8006a0a:	60c7      	str	r7, [r0, #12]
 8006a0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a10:	6819      	ldr	r1, [r3, #0]
 8006a12:	b159      	cbz	r1, 8006a2c <_dtoa_r+0x5c>
 8006a14:	685a      	ldr	r2, [r3, #4]
 8006a16:	604a      	str	r2, [r1, #4]
 8006a18:	2301      	movs	r3, #1
 8006a1a:	4093      	lsls	r3, r2
 8006a1c:	608b      	str	r3, [r1, #8]
 8006a1e:	4648      	mov	r0, r9
 8006a20:	f000 fee6 	bl	80077f0 <_Bfree>
 8006a24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	601a      	str	r2, [r3, #0]
 8006a2c:	1e2b      	subs	r3, r5, #0
 8006a2e:	bfb9      	ittee	lt
 8006a30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006a34:	9305      	strlt	r3, [sp, #20]
 8006a36:	2300      	movge	r3, #0
 8006a38:	6033      	strge	r3, [r6, #0]
 8006a3a:	9f05      	ldr	r7, [sp, #20]
 8006a3c:	4b9a      	ldr	r3, [pc, #616]	@ (8006ca8 <_dtoa_r+0x2d8>)
 8006a3e:	bfbc      	itt	lt
 8006a40:	2201      	movlt	r2, #1
 8006a42:	6032      	strlt	r2, [r6, #0]
 8006a44:	43bb      	bics	r3, r7
 8006a46:	d112      	bne.n	8006a6e <_dtoa_r+0x9e>
 8006a48:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006a4e:	6013      	str	r3, [r2, #0]
 8006a50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006a54:	4323      	orrs	r3, r4
 8006a56:	f000 855a 	beq.w	800750e <_dtoa_r+0xb3e>
 8006a5a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a5c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006cbc <_dtoa_r+0x2ec>
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f000 855c 	beq.w	800751e <_dtoa_r+0xb4e>
 8006a66:	f10a 0303 	add.w	r3, sl, #3
 8006a6a:	f000 bd56 	b.w	800751a <_dtoa_r+0xb4a>
 8006a6e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006a72:	2200      	movs	r2, #0
 8006a74:	ec51 0b17 	vmov	r0, r1, d7
 8006a78:	2300      	movs	r3, #0
 8006a7a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006a7e:	f7fa f823 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a82:	4680      	mov	r8, r0
 8006a84:	b158      	cbz	r0, 8006a9e <_dtoa_r+0xce>
 8006a86:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a88:	2301      	movs	r3, #1
 8006a8a:	6013      	str	r3, [r2, #0]
 8006a8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a8e:	b113      	cbz	r3, 8006a96 <_dtoa_r+0xc6>
 8006a90:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006a92:	4b86      	ldr	r3, [pc, #536]	@ (8006cac <_dtoa_r+0x2dc>)
 8006a94:	6013      	str	r3, [r2, #0]
 8006a96:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006cc0 <_dtoa_r+0x2f0>
 8006a9a:	f000 bd40 	b.w	800751e <_dtoa_r+0xb4e>
 8006a9e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006aa2:	aa14      	add	r2, sp, #80	@ 0x50
 8006aa4:	a915      	add	r1, sp, #84	@ 0x54
 8006aa6:	4648      	mov	r0, r9
 8006aa8:	f001 f984 	bl	8007db4 <__d2b>
 8006aac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006ab0:	9002      	str	r0, [sp, #8]
 8006ab2:	2e00      	cmp	r6, #0
 8006ab4:	d078      	beq.n	8006ba8 <_dtoa_r+0x1d8>
 8006ab6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ab8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006abc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ac0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ac4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006ac8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006acc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	4b76      	ldr	r3, [pc, #472]	@ (8006cb0 <_dtoa_r+0x2e0>)
 8006ad6:	f7f9 fbd7 	bl	8000288 <__aeabi_dsub>
 8006ada:	a36b      	add	r3, pc, #428	@ (adr r3, 8006c88 <_dtoa_r+0x2b8>)
 8006adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae0:	f7f9 fd8a 	bl	80005f8 <__aeabi_dmul>
 8006ae4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006c90 <_dtoa_r+0x2c0>)
 8006ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aea:	f7f9 fbcf 	bl	800028c <__adddf3>
 8006aee:	4604      	mov	r4, r0
 8006af0:	4630      	mov	r0, r6
 8006af2:	460d      	mov	r5, r1
 8006af4:	f7f9 fd16 	bl	8000524 <__aeabi_i2d>
 8006af8:	a367      	add	r3, pc, #412	@ (adr r3, 8006c98 <_dtoa_r+0x2c8>)
 8006afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afe:	f7f9 fd7b 	bl	80005f8 <__aeabi_dmul>
 8006b02:	4602      	mov	r2, r0
 8006b04:	460b      	mov	r3, r1
 8006b06:	4620      	mov	r0, r4
 8006b08:	4629      	mov	r1, r5
 8006b0a:	f7f9 fbbf 	bl	800028c <__adddf3>
 8006b0e:	4604      	mov	r4, r0
 8006b10:	460d      	mov	r5, r1
 8006b12:	f7fa f821 	bl	8000b58 <__aeabi_d2iz>
 8006b16:	2200      	movs	r2, #0
 8006b18:	4607      	mov	r7, r0
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	4620      	mov	r0, r4
 8006b1e:	4629      	mov	r1, r5
 8006b20:	f7f9 ffdc 	bl	8000adc <__aeabi_dcmplt>
 8006b24:	b140      	cbz	r0, 8006b38 <_dtoa_r+0x168>
 8006b26:	4638      	mov	r0, r7
 8006b28:	f7f9 fcfc 	bl	8000524 <__aeabi_i2d>
 8006b2c:	4622      	mov	r2, r4
 8006b2e:	462b      	mov	r3, r5
 8006b30:	f7f9 ffca 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b34:	b900      	cbnz	r0, 8006b38 <_dtoa_r+0x168>
 8006b36:	3f01      	subs	r7, #1
 8006b38:	2f16      	cmp	r7, #22
 8006b3a:	d852      	bhi.n	8006be2 <_dtoa_r+0x212>
 8006b3c:	4b5d      	ldr	r3, [pc, #372]	@ (8006cb4 <_dtoa_r+0x2e4>)
 8006b3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b4a:	f7f9 ffc7 	bl	8000adc <__aeabi_dcmplt>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	d049      	beq.n	8006be6 <_dtoa_r+0x216>
 8006b52:	3f01      	subs	r7, #1
 8006b54:	2300      	movs	r3, #0
 8006b56:	9310      	str	r3, [sp, #64]	@ 0x40
 8006b58:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b5a:	1b9b      	subs	r3, r3, r6
 8006b5c:	1e5a      	subs	r2, r3, #1
 8006b5e:	bf45      	ittet	mi
 8006b60:	f1c3 0301 	rsbmi	r3, r3, #1
 8006b64:	9300      	strmi	r3, [sp, #0]
 8006b66:	2300      	movpl	r3, #0
 8006b68:	2300      	movmi	r3, #0
 8006b6a:	9206      	str	r2, [sp, #24]
 8006b6c:	bf54      	ite	pl
 8006b6e:	9300      	strpl	r3, [sp, #0]
 8006b70:	9306      	strmi	r3, [sp, #24]
 8006b72:	2f00      	cmp	r7, #0
 8006b74:	db39      	blt.n	8006bea <_dtoa_r+0x21a>
 8006b76:	9b06      	ldr	r3, [sp, #24]
 8006b78:	970d      	str	r7, [sp, #52]	@ 0x34
 8006b7a:	443b      	add	r3, r7
 8006b7c:	9306      	str	r3, [sp, #24]
 8006b7e:	2300      	movs	r3, #0
 8006b80:	9308      	str	r3, [sp, #32]
 8006b82:	9b07      	ldr	r3, [sp, #28]
 8006b84:	2b09      	cmp	r3, #9
 8006b86:	d863      	bhi.n	8006c50 <_dtoa_r+0x280>
 8006b88:	2b05      	cmp	r3, #5
 8006b8a:	bfc4      	itt	gt
 8006b8c:	3b04      	subgt	r3, #4
 8006b8e:	9307      	strgt	r3, [sp, #28]
 8006b90:	9b07      	ldr	r3, [sp, #28]
 8006b92:	f1a3 0302 	sub.w	r3, r3, #2
 8006b96:	bfcc      	ite	gt
 8006b98:	2400      	movgt	r4, #0
 8006b9a:	2401      	movle	r4, #1
 8006b9c:	2b03      	cmp	r3, #3
 8006b9e:	d863      	bhi.n	8006c68 <_dtoa_r+0x298>
 8006ba0:	e8df f003 	tbb	[pc, r3]
 8006ba4:	2b375452 	.word	0x2b375452
 8006ba8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006bac:	441e      	add	r6, r3
 8006bae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006bb2:	2b20      	cmp	r3, #32
 8006bb4:	bfc1      	itttt	gt
 8006bb6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006bba:	409f      	lslgt	r7, r3
 8006bbc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006bc0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006bc4:	bfd6      	itet	le
 8006bc6:	f1c3 0320 	rsble	r3, r3, #32
 8006bca:	ea47 0003 	orrgt.w	r0, r7, r3
 8006bce:	fa04 f003 	lslle.w	r0, r4, r3
 8006bd2:	f7f9 fc97 	bl	8000504 <__aeabi_ui2d>
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006bdc:	3e01      	subs	r6, #1
 8006bde:	9212      	str	r2, [sp, #72]	@ 0x48
 8006be0:	e776      	b.n	8006ad0 <_dtoa_r+0x100>
 8006be2:	2301      	movs	r3, #1
 8006be4:	e7b7      	b.n	8006b56 <_dtoa_r+0x186>
 8006be6:	9010      	str	r0, [sp, #64]	@ 0x40
 8006be8:	e7b6      	b.n	8006b58 <_dtoa_r+0x188>
 8006bea:	9b00      	ldr	r3, [sp, #0]
 8006bec:	1bdb      	subs	r3, r3, r7
 8006bee:	9300      	str	r3, [sp, #0]
 8006bf0:	427b      	negs	r3, r7
 8006bf2:	9308      	str	r3, [sp, #32]
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	930d      	str	r3, [sp, #52]	@ 0x34
 8006bf8:	e7c3      	b.n	8006b82 <_dtoa_r+0x1b2>
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c00:	eb07 0b03 	add.w	fp, r7, r3
 8006c04:	f10b 0301 	add.w	r3, fp, #1
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	9303      	str	r3, [sp, #12]
 8006c0c:	bfb8      	it	lt
 8006c0e:	2301      	movlt	r3, #1
 8006c10:	e006      	b.n	8006c20 <_dtoa_r+0x250>
 8006c12:	2301      	movs	r3, #1
 8006c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	dd28      	ble.n	8006c6e <_dtoa_r+0x29e>
 8006c1c:	469b      	mov	fp, r3
 8006c1e:	9303      	str	r3, [sp, #12]
 8006c20:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006c24:	2100      	movs	r1, #0
 8006c26:	2204      	movs	r2, #4
 8006c28:	f102 0514 	add.w	r5, r2, #20
 8006c2c:	429d      	cmp	r5, r3
 8006c2e:	d926      	bls.n	8006c7e <_dtoa_r+0x2ae>
 8006c30:	6041      	str	r1, [r0, #4]
 8006c32:	4648      	mov	r0, r9
 8006c34:	f000 fd9c 	bl	8007770 <_Balloc>
 8006c38:	4682      	mov	sl, r0
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	d142      	bne.n	8006cc4 <_dtoa_r+0x2f4>
 8006c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8006cb8 <_dtoa_r+0x2e8>)
 8006c40:	4602      	mov	r2, r0
 8006c42:	f240 11af 	movw	r1, #431	@ 0x1af
 8006c46:	e6da      	b.n	80069fe <_dtoa_r+0x2e>
 8006c48:	2300      	movs	r3, #0
 8006c4a:	e7e3      	b.n	8006c14 <_dtoa_r+0x244>
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	e7d5      	b.n	8006bfc <_dtoa_r+0x22c>
 8006c50:	2401      	movs	r4, #1
 8006c52:	2300      	movs	r3, #0
 8006c54:	9307      	str	r3, [sp, #28]
 8006c56:	9409      	str	r4, [sp, #36]	@ 0x24
 8006c58:	f04f 3bff 	mov.w	fp, #4294967295
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c62:	2312      	movs	r3, #18
 8006c64:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c66:	e7db      	b.n	8006c20 <_dtoa_r+0x250>
 8006c68:	2301      	movs	r3, #1
 8006c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c6c:	e7f4      	b.n	8006c58 <_dtoa_r+0x288>
 8006c6e:	f04f 0b01 	mov.w	fp, #1
 8006c72:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c76:	465b      	mov	r3, fp
 8006c78:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006c7c:	e7d0      	b.n	8006c20 <_dtoa_r+0x250>
 8006c7e:	3101      	adds	r1, #1
 8006c80:	0052      	lsls	r2, r2, #1
 8006c82:	e7d1      	b.n	8006c28 <_dtoa_r+0x258>
 8006c84:	f3af 8000 	nop.w
 8006c88:	636f4361 	.word	0x636f4361
 8006c8c:	3fd287a7 	.word	0x3fd287a7
 8006c90:	8b60c8b3 	.word	0x8b60c8b3
 8006c94:	3fc68a28 	.word	0x3fc68a28
 8006c98:	509f79fb 	.word	0x509f79fb
 8006c9c:	3fd34413 	.word	0x3fd34413
 8006ca0:	080085bd 	.word	0x080085bd
 8006ca4:	080085d4 	.word	0x080085d4
 8006ca8:	7ff00000 	.word	0x7ff00000
 8006cac:	0800858d 	.word	0x0800858d
 8006cb0:	3ff80000 	.word	0x3ff80000
 8006cb4:	08008728 	.word	0x08008728
 8006cb8:	0800862c 	.word	0x0800862c
 8006cbc:	080085b9 	.word	0x080085b9
 8006cc0:	0800858c 	.word	0x0800858c
 8006cc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006cc8:	6018      	str	r0, [r3, #0]
 8006cca:	9b03      	ldr	r3, [sp, #12]
 8006ccc:	2b0e      	cmp	r3, #14
 8006cce:	f200 80a1 	bhi.w	8006e14 <_dtoa_r+0x444>
 8006cd2:	2c00      	cmp	r4, #0
 8006cd4:	f000 809e 	beq.w	8006e14 <_dtoa_r+0x444>
 8006cd8:	2f00      	cmp	r7, #0
 8006cda:	dd33      	ble.n	8006d44 <_dtoa_r+0x374>
 8006cdc:	4b9c      	ldr	r3, [pc, #624]	@ (8006f50 <_dtoa_r+0x580>)
 8006cde:	f007 020f 	and.w	r2, r7, #15
 8006ce2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ce6:	ed93 7b00 	vldr	d7, [r3]
 8006cea:	05f8      	lsls	r0, r7, #23
 8006cec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006cf0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006cf4:	d516      	bpl.n	8006d24 <_dtoa_r+0x354>
 8006cf6:	4b97      	ldr	r3, [pc, #604]	@ (8006f54 <_dtoa_r+0x584>)
 8006cf8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006cfc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d00:	f7f9 fda4 	bl	800084c <__aeabi_ddiv>
 8006d04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d08:	f004 040f 	and.w	r4, r4, #15
 8006d0c:	2603      	movs	r6, #3
 8006d0e:	4d91      	ldr	r5, [pc, #580]	@ (8006f54 <_dtoa_r+0x584>)
 8006d10:	b954      	cbnz	r4, 8006d28 <_dtoa_r+0x358>
 8006d12:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d1a:	f7f9 fd97 	bl	800084c <__aeabi_ddiv>
 8006d1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d22:	e028      	b.n	8006d76 <_dtoa_r+0x3a6>
 8006d24:	2602      	movs	r6, #2
 8006d26:	e7f2      	b.n	8006d0e <_dtoa_r+0x33e>
 8006d28:	07e1      	lsls	r1, r4, #31
 8006d2a:	d508      	bpl.n	8006d3e <_dtoa_r+0x36e>
 8006d2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d30:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d34:	f7f9 fc60 	bl	80005f8 <__aeabi_dmul>
 8006d38:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d3c:	3601      	adds	r6, #1
 8006d3e:	1064      	asrs	r4, r4, #1
 8006d40:	3508      	adds	r5, #8
 8006d42:	e7e5      	b.n	8006d10 <_dtoa_r+0x340>
 8006d44:	f000 80af 	beq.w	8006ea6 <_dtoa_r+0x4d6>
 8006d48:	427c      	negs	r4, r7
 8006d4a:	4b81      	ldr	r3, [pc, #516]	@ (8006f50 <_dtoa_r+0x580>)
 8006d4c:	4d81      	ldr	r5, [pc, #516]	@ (8006f54 <_dtoa_r+0x584>)
 8006d4e:	f004 020f 	and.w	r2, r4, #15
 8006d52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d5e:	f7f9 fc4b 	bl	80005f8 <__aeabi_dmul>
 8006d62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d66:	1124      	asrs	r4, r4, #4
 8006d68:	2300      	movs	r3, #0
 8006d6a:	2602      	movs	r6, #2
 8006d6c:	2c00      	cmp	r4, #0
 8006d6e:	f040 808f 	bne.w	8006e90 <_dtoa_r+0x4c0>
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1d3      	bne.n	8006d1e <_dtoa_r+0x34e>
 8006d76:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d78:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	f000 8094 	beq.w	8006eaa <_dtoa_r+0x4da>
 8006d82:	4b75      	ldr	r3, [pc, #468]	@ (8006f58 <_dtoa_r+0x588>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	4620      	mov	r0, r4
 8006d88:	4629      	mov	r1, r5
 8006d8a:	f7f9 fea7 	bl	8000adc <__aeabi_dcmplt>
 8006d8e:	2800      	cmp	r0, #0
 8006d90:	f000 808b 	beq.w	8006eaa <_dtoa_r+0x4da>
 8006d94:	9b03      	ldr	r3, [sp, #12]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f000 8087 	beq.w	8006eaa <_dtoa_r+0x4da>
 8006d9c:	f1bb 0f00 	cmp.w	fp, #0
 8006da0:	dd34      	ble.n	8006e0c <_dtoa_r+0x43c>
 8006da2:	4620      	mov	r0, r4
 8006da4:	4b6d      	ldr	r3, [pc, #436]	@ (8006f5c <_dtoa_r+0x58c>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	4629      	mov	r1, r5
 8006daa:	f7f9 fc25 	bl	80005f8 <__aeabi_dmul>
 8006dae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006db2:	f107 38ff 	add.w	r8, r7, #4294967295
 8006db6:	3601      	adds	r6, #1
 8006db8:	465c      	mov	r4, fp
 8006dba:	4630      	mov	r0, r6
 8006dbc:	f7f9 fbb2 	bl	8000524 <__aeabi_i2d>
 8006dc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dc4:	f7f9 fc18 	bl	80005f8 <__aeabi_dmul>
 8006dc8:	4b65      	ldr	r3, [pc, #404]	@ (8006f60 <_dtoa_r+0x590>)
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f7f9 fa5e 	bl	800028c <__adddf3>
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006dd6:	2c00      	cmp	r4, #0
 8006dd8:	d16a      	bne.n	8006eb0 <_dtoa_r+0x4e0>
 8006dda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dde:	4b61      	ldr	r3, [pc, #388]	@ (8006f64 <_dtoa_r+0x594>)
 8006de0:	2200      	movs	r2, #0
 8006de2:	f7f9 fa51 	bl	8000288 <__aeabi_dsub>
 8006de6:	4602      	mov	r2, r0
 8006de8:	460b      	mov	r3, r1
 8006dea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006dee:	462a      	mov	r2, r5
 8006df0:	4633      	mov	r3, r6
 8006df2:	f7f9 fe91 	bl	8000b18 <__aeabi_dcmpgt>
 8006df6:	2800      	cmp	r0, #0
 8006df8:	f040 8298 	bne.w	800732c <_dtoa_r+0x95c>
 8006dfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e00:	462a      	mov	r2, r5
 8006e02:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006e06:	f7f9 fe69 	bl	8000adc <__aeabi_dcmplt>
 8006e0a:	bb38      	cbnz	r0, 8006e5c <_dtoa_r+0x48c>
 8006e0c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006e10:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006e14:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	f2c0 8157 	blt.w	80070ca <_dtoa_r+0x6fa>
 8006e1c:	2f0e      	cmp	r7, #14
 8006e1e:	f300 8154 	bgt.w	80070ca <_dtoa_r+0x6fa>
 8006e22:	4b4b      	ldr	r3, [pc, #300]	@ (8006f50 <_dtoa_r+0x580>)
 8006e24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e28:	ed93 7b00 	vldr	d7, [r3]
 8006e2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	ed8d 7b00 	vstr	d7, [sp]
 8006e34:	f280 80e5 	bge.w	8007002 <_dtoa_r+0x632>
 8006e38:	9b03      	ldr	r3, [sp, #12]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	f300 80e1 	bgt.w	8007002 <_dtoa_r+0x632>
 8006e40:	d10c      	bne.n	8006e5c <_dtoa_r+0x48c>
 8006e42:	4b48      	ldr	r3, [pc, #288]	@ (8006f64 <_dtoa_r+0x594>)
 8006e44:	2200      	movs	r2, #0
 8006e46:	ec51 0b17 	vmov	r0, r1, d7
 8006e4a:	f7f9 fbd5 	bl	80005f8 <__aeabi_dmul>
 8006e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e52:	f7f9 fe57 	bl	8000b04 <__aeabi_dcmpge>
 8006e56:	2800      	cmp	r0, #0
 8006e58:	f000 8266 	beq.w	8007328 <_dtoa_r+0x958>
 8006e5c:	2400      	movs	r4, #0
 8006e5e:	4625      	mov	r5, r4
 8006e60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e62:	4656      	mov	r6, sl
 8006e64:	ea6f 0803 	mvn.w	r8, r3
 8006e68:	2700      	movs	r7, #0
 8006e6a:	4621      	mov	r1, r4
 8006e6c:	4648      	mov	r0, r9
 8006e6e:	f000 fcbf 	bl	80077f0 <_Bfree>
 8006e72:	2d00      	cmp	r5, #0
 8006e74:	f000 80bd 	beq.w	8006ff2 <_dtoa_r+0x622>
 8006e78:	b12f      	cbz	r7, 8006e86 <_dtoa_r+0x4b6>
 8006e7a:	42af      	cmp	r7, r5
 8006e7c:	d003      	beq.n	8006e86 <_dtoa_r+0x4b6>
 8006e7e:	4639      	mov	r1, r7
 8006e80:	4648      	mov	r0, r9
 8006e82:	f000 fcb5 	bl	80077f0 <_Bfree>
 8006e86:	4629      	mov	r1, r5
 8006e88:	4648      	mov	r0, r9
 8006e8a:	f000 fcb1 	bl	80077f0 <_Bfree>
 8006e8e:	e0b0      	b.n	8006ff2 <_dtoa_r+0x622>
 8006e90:	07e2      	lsls	r2, r4, #31
 8006e92:	d505      	bpl.n	8006ea0 <_dtoa_r+0x4d0>
 8006e94:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e98:	f7f9 fbae 	bl	80005f8 <__aeabi_dmul>
 8006e9c:	3601      	adds	r6, #1
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	1064      	asrs	r4, r4, #1
 8006ea2:	3508      	adds	r5, #8
 8006ea4:	e762      	b.n	8006d6c <_dtoa_r+0x39c>
 8006ea6:	2602      	movs	r6, #2
 8006ea8:	e765      	b.n	8006d76 <_dtoa_r+0x3a6>
 8006eaa:	9c03      	ldr	r4, [sp, #12]
 8006eac:	46b8      	mov	r8, r7
 8006eae:	e784      	b.n	8006dba <_dtoa_r+0x3ea>
 8006eb0:	4b27      	ldr	r3, [pc, #156]	@ (8006f50 <_dtoa_r+0x580>)
 8006eb2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006eb4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006eb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ebc:	4454      	add	r4, sl
 8006ebe:	2900      	cmp	r1, #0
 8006ec0:	d054      	beq.n	8006f6c <_dtoa_r+0x59c>
 8006ec2:	4929      	ldr	r1, [pc, #164]	@ (8006f68 <_dtoa_r+0x598>)
 8006ec4:	2000      	movs	r0, #0
 8006ec6:	f7f9 fcc1 	bl	800084c <__aeabi_ddiv>
 8006eca:	4633      	mov	r3, r6
 8006ecc:	462a      	mov	r2, r5
 8006ece:	f7f9 f9db 	bl	8000288 <__aeabi_dsub>
 8006ed2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006ed6:	4656      	mov	r6, sl
 8006ed8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006edc:	f7f9 fe3c 	bl	8000b58 <__aeabi_d2iz>
 8006ee0:	4605      	mov	r5, r0
 8006ee2:	f7f9 fb1f 	bl	8000524 <__aeabi_i2d>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	460b      	mov	r3, r1
 8006eea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006eee:	f7f9 f9cb 	bl	8000288 <__aeabi_dsub>
 8006ef2:	3530      	adds	r5, #48	@ 0x30
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	460b      	mov	r3, r1
 8006ef8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006efc:	f806 5b01 	strb.w	r5, [r6], #1
 8006f00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f04:	f7f9 fdea 	bl	8000adc <__aeabi_dcmplt>
 8006f08:	2800      	cmp	r0, #0
 8006f0a:	d172      	bne.n	8006ff2 <_dtoa_r+0x622>
 8006f0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f10:	4911      	ldr	r1, [pc, #68]	@ (8006f58 <_dtoa_r+0x588>)
 8006f12:	2000      	movs	r0, #0
 8006f14:	f7f9 f9b8 	bl	8000288 <__aeabi_dsub>
 8006f18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f1c:	f7f9 fdde 	bl	8000adc <__aeabi_dcmplt>
 8006f20:	2800      	cmp	r0, #0
 8006f22:	f040 80b4 	bne.w	800708e <_dtoa_r+0x6be>
 8006f26:	42a6      	cmp	r6, r4
 8006f28:	f43f af70 	beq.w	8006e0c <_dtoa_r+0x43c>
 8006f2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f30:	4b0a      	ldr	r3, [pc, #40]	@ (8006f5c <_dtoa_r+0x58c>)
 8006f32:	2200      	movs	r2, #0
 8006f34:	f7f9 fb60 	bl	80005f8 <__aeabi_dmul>
 8006f38:	4b08      	ldr	r3, [pc, #32]	@ (8006f5c <_dtoa_r+0x58c>)
 8006f3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f3e:	2200      	movs	r2, #0
 8006f40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f44:	f7f9 fb58 	bl	80005f8 <__aeabi_dmul>
 8006f48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f4c:	e7c4      	b.n	8006ed8 <_dtoa_r+0x508>
 8006f4e:	bf00      	nop
 8006f50:	08008728 	.word	0x08008728
 8006f54:	08008700 	.word	0x08008700
 8006f58:	3ff00000 	.word	0x3ff00000
 8006f5c:	40240000 	.word	0x40240000
 8006f60:	401c0000 	.word	0x401c0000
 8006f64:	40140000 	.word	0x40140000
 8006f68:	3fe00000 	.word	0x3fe00000
 8006f6c:	4631      	mov	r1, r6
 8006f6e:	4628      	mov	r0, r5
 8006f70:	f7f9 fb42 	bl	80005f8 <__aeabi_dmul>
 8006f74:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f78:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006f7a:	4656      	mov	r6, sl
 8006f7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f80:	f7f9 fdea 	bl	8000b58 <__aeabi_d2iz>
 8006f84:	4605      	mov	r5, r0
 8006f86:	f7f9 facd 	bl	8000524 <__aeabi_i2d>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f92:	f7f9 f979 	bl	8000288 <__aeabi_dsub>
 8006f96:	3530      	adds	r5, #48	@ 0x30
 8006f98:	f806 5b01 	strb.w	r5, [r6], #1
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	42a6      	cmp	r6, r4
 8006fa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006fa6:	f04f 0200 	mov.w	r2, #0
 8006faa:	d124      	bne.n	8006ff6 <_dtoa_r+0x626>
 8006fac:	4baf      	ldr	r3, [pc, #700]	@ (800726c <_dtoa_r+0x89c>)
 8006fae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006fb2:	f7f9 f96b 	bl	800028c <__adddf3>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	460b      	mov	r3, r1
 8006fba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fbe:	f7f9 fdab 	bl	8000b18 <__aeabi_dcmpgt>
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d163      	bne.n	800708e <_dtoa_r+0x6be>
 8006fc6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006fca:	49a8      	ldr	r1, [pc, #672]	@ (800726c <_dtoa_r+0x89c>)
 8006fcc:	2000      	movs	r0, #0
 8006fce:	f7f9 f95b 	bl	8000288 <__aeabi_dsub>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	460b      	mov	r3, r1
 8006fd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fda:	f7f9 fd7f 	bl	8000adc <__aeabi_dcmplt>
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	f43f af14 	beq.w	8006e0c <_dtoa_r+0x43c>
 8006fe4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006fe6:	1e73      	subs	r3, r6, #1
 8006fe8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006fee:	2b30      	cmp	r3, #48	@ 0x30
 8006ff0:	d0f8      	beq.n	8006fe4 <_dtoa_r+0x614>
 8006ff2:	4647      	mov	r7, r8
 8006ff4:	e03b      	b.n	800706e <_dtoa_r+0x69e>
 8006ff6:	4b9e      	ldr	r3, [pc, #632]	@ (8007270 <_dtoa_r+0x8a0>)
 8006ff8:	f7f9 fafe 	bl	80005f8 <__aeabi_dmul>
 8006ffc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007000:	e7bc      	b.n	8006f7c <_dtoa_r+0x5ac>
 8007002:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007006:	4656      	mov	r6, sl
 8007008:	e9dd 2300 	ldrd	r2, r3, [sp]
 800700c:	4620      	mov	r0, r4
 800700e:	4629      	mov	r1, r5
 8007010:	f7f9 fc1c 	bl	800084c <__aeabi_ddiv>
 8007014:	f7f9 fda0 	bl	8000b58 <__aeabi_d2iz>
 8007018:	4680      	mov	r8, r0
 800701a:	f7f9 fa83 	bl	8000524 <__aeabi_i2d>
 800701e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007022:	f7f9 fae9 	bl	80005f8 <__aeabi_dmul>
 8007026:	4602      	mov	r2, r0
 8007028:	460b      	mov	r3, r1
 800702a:	4620      	mov	r0, r4
 800702c:	4629      	mov	r1, r5
 800702e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007032:	f7f9 f929 	bl	8000288 <__aeabi_dsub>
 8007036:	f806 4b01 	strb.w	r4, [r6], #1
 800703a:	9d03      	ldr	r5, [sp, #12]
 800703c:	eba6 040a 	sub.w	r4, r6, sl
 8007040:	42a5      	cmp	r5, r4
 8007042:	4602      	mov	r2, r0
 8007044:	460b      	mov	r3, r1
 8007046:	d133      	bne.n	80070b0 <_dtoa_r+0x6e0>
 8007048:	f7f9 f920 	bl	800028c <__adddf3>
 800704c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007050:	4604      	mov	r4, r0
 8007052:	460d      	mov	r5, r1
 8007054:	f7f9 fd60 	bl	8000b18 <__aeabi_dcmpgt>
 8007058:	b9c0      	cbnz	r0, 800708c <_dtoa_r+0x6bc>
 800705a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800705e:	4620      	mov	r0, r4
 8007060:	4629      	mov	r1, r5
 8007062:	f7f9 fd31 	bl	8000ac8 <__aeabi_dcmpeq>
 8007066:	b110      	cbz	r0, 800706e <_dtoa_r+0x69e>
 8007068:	f018 0f01 	tst.w	r8, #1
 800706c:	d10e      	bne.n	800708c <_dtoa_r+0x6bc>
 800706e:	9902      	ldr	r1, [sp, #8]
 8007070:	4648      	mov	r0, r9
 8007072:	f000 fbbd 	bl	80077f0 <_Bfree>
 8007076:	2300      	movs	r3, #0
 8007078:	7033      	strb	r3, [r6, #0]
 800707a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800707c:	3701      	adds	r7, #1
 800707e:	601f      	str	r7, [r3, #0]
 8007080:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007082:	2b00      	cmp	r3, #0
 8007084:	f000 824b 	beq.w	800751e <_dtoa_r+0xb4e>
 8007088:	601e      	str	r6, [r3, #0]
 800708a:	e248      	b.n	800751e <_dtoa_r+0xb4e>
 800708c:	46b8      	mov	r8, r7
 800708e:	4633      	mov	r3, r6
 8007090:	461e      	mov	r6, r3
 8007092:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007096:	2a39      	cmp	r2, #57	@ 0x39
 8007098:	d106      	bne.n	80070a8 <_dtoa_r+0x6d8>
 800709a:	459a      	cmp	sl, r3
 800709c:	d1f8      	bne.n	8007090 <_dtoa_r+0x6c0>
 800709e:	2230      	movs	r2, #48	@ 0x30
 80070a0:	f108 0801 	add.w	r8, r8, #1
 80070a4:	f88a 2000 	strb.w	r2, [sl]
 80070a8:	781a      	ldrb	r2, [r3, #0]
 80070aa:	3201      	adds	r2, #1
 80070ac:	701a      	strb	r2, [r3, #0]
 80070ae:	e7a0      	b.n	8006ff2 <_dtoa_r+0x622>
 80070b0:	4b6f      	ldr	r3, [pc, #444]	@ (8007270 <_dtoa_r+0x8a0>)
 80070b2:	2200      	movs	r2, #0
 80070b4:	f7f9 faa0 	bl	80005f8 <__aeabi_dmul>
 80070b8:	2200      	movs	r2, #0
 80070ba:	2300      	movs	r3, #0
 80070bc:	4604      	mov	r4, r0
 80070be:	460d      	mov	r5, r1
 80070c0:	f7f9 fd02 	bl	8000ac8 <__aeabi_dcmpeq>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	d09f      	beq.n	8007008 <_dtoa_r+0x638>
 80070c8:	e7d1      	b.n	800706e <_dtoa_r+0x69e>
 80070ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070cc:	2a00      	cmp	r2, #0
 80070ce:	f000 80ea 	beq.w	80072a6 <_dtoa_r+0x8d6>
 80070d2:	9a07      	ldr	r2, [sp, #28]
 80070d4:	2a01      	cmp	r2, #1
 80070d6:	f300 80cd 	bgt.w	8007274 <_dtoa_r+0x8a4>
 80070da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80070dc:	2a00      	cmp	r2, #0
 80070de:	f000 80c1 	beq.w	8007264 <_dtoa_r+0x894>
 80070e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80070e6:	9c08      	ldr	r4, [sp, #32]
 80070e8:	9e00      	ldr	r6, [sp, #0]
 80070ea:	9a00      	ldr	r2, [sp, #0]
 80070ec:	441a      	add	r2, r3
 80070ee:	9200      	str	r2, [sp, #0]
 80070f0:	9a06      	ldr	r2, [sp, #24]
 80070f2:	2101      	movs	r1, #1
 80070f4:	441a      	add	r2, r3
 80070f6:	4648      	mov	r0, r9
 80070f8:	9206      	str	r2, [sp, #24]
 80070fa:	f000 fc2d 	bl	8007958 <__i2b>
 80070fe:	4605      	mov	r5, r0
 8007100:	b166      	cbz	r6, 800711c <_dtoa_r+0x74c>
 8007102:	9b06      	ldr	r3, [sp, #24]
 8007104:	2b00      	cmp	r3, #0
 8007106:	dd09      	ble.n	800711c <_dtoa_r+0x74c>
 8007108:	42b3      	cmp	r3, r6
 800710a:	9a00      	ldr	r2, [sp, #0]
 800710c:	bfa8      	it	ge
 800710e:	4633      	movge	r3, r6
 8007110:	1ad2      	subs	r2, r2, r3
 8007112:	9200      	str	r2, [sp, #0]
 8007114:	9a06      	ldr	r2, [sp, #24]
 8007116:	1af6      	subs	r6, r6, r3
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	9306      	str	r3, [sp, #24]
 800711c:	9b08      	ldr	r3, [sp, #32]
 800711e:	b30b      	cbz	r3, 8007164 <_dtoa_r+0x794>
 8007120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007122:	2b00      	cmp	r3, #0
 8007124:	f000 80c6 	beq.w	80072b4 <_dtoa_r+0x8e4>
 8007128:	2c00      	cmp	r4, #0
 800712a:	f000 80c0 	beq.w	80072ae <_dtoa_r+0x8de>
 800712e:	4629      	mov	r1, r5
 8007130:	4622      	mov	r2, r4
 8007132:	4648      	mov	r0, r9
 8007134:	f000 fcc8 	bl	8007ac8 <__pow5mult>
 8007138:	9a02      	ldr	r2, [sp, #8]
 800713a:	4601      	mov	r1, r0
 800713c:	4605      	mov	r5, r0
 800713e:	4648      	mov	r0, r9
 8007140:	f000 fc20 	bl	8007984 <__multiply>
 8007144:	9902      	ldr	r1, [sp, #8]
 8007146:	4680      	mov	r8, r0
 8007148:	4648      	mov	r0, r9
 800714a:	f000 fb51 	bl	80077f0 <_Bfree>
 800714e:	9b08      	ldr	r3, [sp, #32]
 8007150:	1b1b      	subs	r3, r3, r4
 8007152:	9308      	str	r3, [sp, #32]
 8007154:	f000 80b1 	beq.w	80072ba <_dtoa_r+0x8ea>
 8007158:	9a08      	ldr	r2, [sp, #32]
 800715a:	4641      	mov	r1, r8
 800715c:	4648      	mov	r0, r9
 800715e:	f000 fcb3 	bl	8007ac8 <__pow5mult>
 8007162:	9002      	str	r0, [sp, #8]
 8007164:	2101      	movs	r1, #1
 8007166:	4648      	mov	r0, r9
 8007168:	f000 fbf6 	bl	8007958 <__i2b>
 800716c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800716e:	4604      	mov	r4, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	f000 81d8 	beq.w	8007526 <_dtoa_r+0xb56>
 8007176:	461a      	mov	r2, r3
 8007178:	4601      	mov	r1, r0
 800717a:	4648      	mov	r0, r9
 800717c:	f000 fca4 	bl	8007ac8 <__pow5mult>
 8007180:	9b07      	ldr	r3, [sp, #28]
 8007182:	2b01      	cmp	r3, #1
 8007184:	4604      	mov	r4, r0
 8007186:	f300 809f 	bgt.w	80072c8 <_dtoa_r+0x8f8>
 800718a:	9b04      	ldr	r3, [sp, #16]
 800718c:	2b00      	cmp	r3, #0
 800718e:	f040 8097 	bne.w	80072c0 <_dtoa_r+0x8f0>
 8007192:	9b05      	ldr	r3, [sp, #20]
 8007194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007198:	2b00      	cmp	r3, #0
 800719a:	f040 8093 	bne.w	80072c4 <_dtoa_r+0x8f4>
 800719e:	9b05      	ldr	r3, [sp, #20]
 80071a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80071a4:	0d1b      	lsrs	r3, r3, #20
 80071a6:	051b      	lsls	r3, r3, #20
 80071a8:	b133      	cbz	r3, 80071b8 <_dtoa_r+0x7e8>
 80071aa:	9b00      	ldr	r3, [sp, #0]
 80071ac:	3301      	adds	r3, #1
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	9b06      	ldr	r3, [sp, #24]
 80071b2:	3301      	adds	r3, #1
 80071b4:	9306      	str	r3, [sp, #24]
 80071b6:	2301      	movs	r3, #1
 80071b8:	9308      	str	r3, [sp, #32]
 80071ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071bc:	2b00      	cmp	r3, #0
 80071be:	f000 81b8 	beq.w	8007532 <_dtoa_r+0xb62>
 80071c2:	6923      	ldr	r3, [r4, #16]
 80071c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80071c8:	6918      	ldr	r0, [r3, #16]
 80071ca:	f000 fb79 	bl	80078c0 <__hi0bits>
 80071ce:	f1c0 0020 	rsb	r0, r0, #32
 80071d2:	9b06      	ldr	r3, [sp, #24]
 80071d4:	4418      	add	r0, r3
 80071d6:	f010 001f 	ands.w	r0, r0, #31
 80071da:	f000 8082 	beq.w	80072e2 <_dtoa_r+0x912>
 80071de:	f1c0 0320 	rsb	r3, r0, #32
 80071e2:	2b04      	cmp	r3, #4
 80071e4:	dd73      	ble.n	80072ce <_dtoa_r+0x8fe>
 80071e6:	9b00      	ldr	r3, [sp, #0]
 80071e8:	f1c0 001c 	rsb	r0, r0, #28
 80071ec:	4403      	add	r3, r0
 80071ee:	9300      	str	r3, [sp, #0]
 80071f0:	9b06      	ldr	r3, [sp, #24]
 80071f2:	4403      	add	r3, r0
 80071f4:	4406      	add	r6, r0
 80071f6:	9306      	str	r3, [sp, #24]
 80071f8:	9b00      	ldr	r3, [sp, #0]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	dd05      	ble.n	800720a <_dtoa_r+0x83a>
 80071fe:	9902      	ldr	r1, [sp, #8]
 8007200:	461a      	mov	r2, r3
 8007202:	4648      	mov	r0, r9
 8007204:	f000 fcba 	bl	8007b7c <__lshift>
 8007208:	9002      	str	r0, [sp, #8]
 800720a:	9b06      	ldr	r3, [sp, #24]
 800720c:	2b00      	cmp	r3, #0
 800720e:	dd05      	ble.n	800721c <_dtoa_r+0x84c>
 8007210:	4621      	mov	r1, r4
 8007212:	461a      	mov	r2, r3
 8007214:	4648      	mov	r0, r9
 8007216:	f000 fcb1 	bl	8007b7c <__lshift>
 800721a:	4604      	mov	r4, r0
 800721c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800721e:	2b00      	cmp	r3, #0
 8007220:	d061      	beq.n	80072e6 <_dtoa_r+0x916>
 8007222:	9802      	ldr	r0, [sp, #8]
 8007224:	4621      	mov	r1, r4
 8007226:	f000 fd15 	bl	8007c54 <__mcmp>
 800722a:	2800      	cmp	r0, #0
 800722c:	da5b      	bge.n	80072e6 <_dtoa_r+0x916>
 800722e:	2300      	movs	r3, #0
 8007230:	9902      	ldr	r1, [sp, #8]
 8007232:	220a      	movs	r2, #10
 8007234:	4648      	mov	r0, r9
 8007236:	f000 fafd 	bl	8007834 <__multadd>
 800723a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800723c:	9002      	str	r0, [sp, #8]
 800723e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 8177 	beq.w	8007536 <_dtoa_r+0xb66>
 8007248:	4629      	mov	r1, r5
 800724a:	2300      	movs	r3, #0
 800724c:	220a      	movs	r2, #10
 800724e:	4648      	mov	r0, r9
 8007250:	f000 faf0 	bl	8007834 <__multadd>
 8007254:	f1bb 0f00 	cmp.w	fp, #0
 8007258:	4605      	mov	r5, r0
 800725a:	dc6f      	bgt.n	800733c <_dtoa_r+0x96c>
 800725c:	9b07      	ldr	r3, [sp, #28]
 800725e:	2b02      	cmp	r3, #2
 8007260:	dc49      	bgt.n	80072f6 <_dtoa_r+0x926>
 8007262:	e06b      	b.n	800733c <_dtoa_r+0x96c>
 8007264:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007266:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800726a:	e73c      	b.n	80070e6 <_dtoa_r+0x716>
 800726c:	3fe00000 	.word	0x3fe00000
 8007270:	40240000 	.word	0x40240000
 8007274:	9b03      	ldr	r3, [sp, #12]
 8007276:	1e5c      	subs	r4, r3, #1
 8007278:	9b08      	ldr	r3, [sp, #32]
 800727a:	42a3      	cmp	r3, r4
 800727c:	db09      	blt.n	8007292 <_dtoa_r+0x8c2>
 800727e:	1b1c      	subs	r4, r3, r4
 8007280:	9b03      	ldr	r3, [sp, #12]
 8007282:	2b00      	cmp	r3, #0
 8007284:	f6bf af30 	bge.w	80070e8 <_dtoa_r+0x718>
 8007288:	9b00      	ldr	r3, [sp, #0]
 800728a:	9a03      	ldr	r2, [sp, #12]
 800728c:	1a9e      	subs	r6, r3, r2
 800728e:	2300      	movs	r3, #0
 8007290:	e72b      	b.n	80070ea <_dtoa_r+0x71a>
 8007292:	9b08      	ldr	r3, [sp, #32]
 8007294:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007296:	9408      	str	r4, [sp, #32]
 8007298:	1ae3      	subs	r3, r4, r3
 800729a:	441a      	add	r2, r3
 800729c:	9e00      	ldr	r6, [sp, #0]
 800729e:	9b03      	ldr	r3, [sp, #12]
 80072a0:	920d      	str	r2, [sp, #52]	@ 0x34
 80072a2:	2400      	movs	r4, #0
 80072a4:	e721      	b.n	80070ea <_dtoa_r+0x71a>
 80072a6:	9c08      	ldr	r4, [sp, #32]
 80072a8:	9e00      	ldr	r6, [sp, #0]
 80072aa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80072ac:	e728      	b.n	8007100 <_dtoa_r+0x730>
 80072ae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80072b2:	e751      	b.n	8007158 <_dtoa_r+0x788>
 80072b4:	9a08      	ldr	r2, [sp, #32]
 80072b6:	9902      	ldr	r1, [sp, #8]
 80072b8:	e750      	b.n	800715c <_dtoa_r+0x78c>
 80072ba:	f8cd 8008 	str.w	r8, [sp, #8]
 80072be:	e751      	b.n	8007164 <_dtoa_r+0x794>
 80072c0:	2300      	movs	r3, #0
 80072c2:	e779      	b.n	80071b8 <_dtoa_r+0x7e8>
 80072c4:	9b04      	ldr	r3, [sp, #16]
 80072c6:	e777      	b.n	80071b8 <_dtoa_r+0x7e8>
 80072c8:	2300      	movs	r3, #0
 80072ca:	9308      	str	r3, [sp, #32]
 80072cc:	e779      	b.n	80071c2 <_dtoa_r+0x7f2>
 80072ce:	d093      	beq.n	80071f8 <_dtoa_r+0x828>
 80072d0:	9a00      	ldr	r2, [sp, #0]
 80072d2:	331c      	adds	r3, #28
 80072d4:	441a      	add	r2, r3
 80072d6:	9200      	str	r2, [sp, #0]
 80072d8:	9a06      	ldr	r2, [sp, #24]
 80072da:	441a      	add	r2, r3
 80072dc:	441e      	add	r6, r3
 80072de:	9206      	str	r2, [sp, #24]
 80072e0:	e78a      	b.n	80071f8 <_dtoa_r+0x828>
 80072e2:	4603      	mov	r3, r0
 80072e4:	e7f4      	b.n	80072d0 <_dtoa_r+0x900>
 80072e6:	9b03      	ldr	r3, [sp, #12]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	46b8      	mov	r8, r7
 80072ec:	dc20      	bgt.n	8007330 <_dtoa_r+0x960>
 80072ee:	469b      	mov	fp, r3
 80072f0:	9b07      	ldr	r3, [sp, #28]
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	dd1e      	ble.n	8007334 <_dtoa_r+0x964>
 80072f6:	f1bb 0f00 	cmp.w	fp, #0
 80072fa:	f47f adb1 	bne.w	8006e60 <_dtoa_r+0x490>
 80072fe:	4621      	mov	r1, r4
 8007300:	465b      	mov	r3, fp
 8007302:	2205      	movs	r2, #5
 8007304:	4648      	mov	r0, r9
 8007306:	f000 fa95 	bl	8007834 <__multadd>
 800730a:	4601      	mov	r1, r0
 800730c:	4604      	mov	r4, r0
 800730e:	9802      	ldr	r0, [sp, #8]
 8007310:	f000 fca0 	bl	8007c54 <__mcmp>
 8007314:	2800      	cmp	r0, #0
 8007316:	f77f ada3 	ble.w	8006e60 <_dtoa_r+0x490>
 800731a:	4656      	mov	r6, sl
 800731c:	2331      	movs	r3, #49	@ 0x31
 800731e:	f806 3b01 	strb.w	r3, [r6], #1
 8007322:	f108 0801 	add.w	r8, r8, #1
 8007326:	e59f      	b.n	8006e68 <_dtoa_r+0x498>
 8007328:	9c03      	ldr	r4, [sp, #12]
 800732a:	46b8      	mov	r8, r7
 800732c:	4625      	mov	r5, r4
 800732e:	e7f4      	b.n	800731a <_dtoa_r+0x94a>
 8007330:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007336:	2b00      	cmp	r3, #0
 8007338:	f000 8101 	beq.w	800753e <_dtoa_r+0xb6e>
 800733c:	2e00      	cmp	r6, #0
 800733e:	dd05      	ble.n	800734c <_dtoa_r+0x97c>
 8007340:	4629      	mov	r1, r5
 8007342:	4632      	mov	r2, r6
 8007344:	4648      	mov	r0, r9
 8007346:	f000 fc19 	bl	8007b7c <__lshift>
 800734a:	4605      	mov	r5, r0
 800734c:	9b08      	ldr	r3, [sp, #32]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d05c      	beq.n	800740c <_dtoa_r+0xa3c>
 8007352:	6869      	ldr	r1, [r5, #4]
 8007354:	4648      	mov	r0, r9
 8007356:	f000 fa0b 	bl	8007770 <_Balloc>
 800735a:	4606      	mov	r6, r0
 800735c:	b928      	cbnz	r0, 800736a <_dtoa_r+0x99a>
 800735e:	4b82      	ldr	r3, [pc, #520]	@ (8007568 <_dtoa_r+0xb98>)
 8007360:	4602      	mov	r2, r0
 8007362:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007366:	f7ff bb4a 	b.w	80069fe <_dtoa_r+0x2e>
 800736a:	692a      	ldr	r2, [r5, #16]
 800736c:	3202      	adds	r2, #2
 800736e:	0092      	lsls	r2, r2, #2
 8007370:	f105 010c 	add.w	r1, r5, #12
 8007374:	300c      	adds	r0, #12
 8007376:	f000 fff7 	bl	8008368 <memcpy>
 800737a:	2201      	movs	r2, #1
 800737c:	4631      	mov	r1, r6
 800737e:	4648      	mov	r0, r9
 8007380:	f000 fbfc 	bl	8007b7c <__lshift>
 8007384:	f10a 0301 	add.w	r3, sl, #1
 8007388:	9300      	str	r3, [sp, #0]
 800738a:	eb0a 030b 	add.w	r3, sl, fp
 800738e:	9308      	str	r3, [sp, #32]
 8007390:	9b04      	ldr	r3, [sp, #16]
 8007392:	f003 0301 	and.w	r3, r3, #1
 8007396:	462f      	mov	r7, r5
 8007398:	9306      	str	r3, [sp, #24]
 800739a:	4605      	mov	r5, r0
 800739c:	9b00      	ldr	r3, [sp, #0]
 800739e:	9802      	ldr	r0, [sp, #8]
 80073a0:	4621      	mov	r1, r4
 80073a2:	f103 3bff 	add.w	fp, r3, #4294967295
 80073a6:	f7ff fa8a 	bl	80068be <quorem>
 80073aa:	4603      	mov	r3, r0
 80073ac:	3330      	adds	r3, #48	@ 0x30
 80073ae:	9003      	str	r0, [sp, #12]
 80073b0:	4639      	mov	r1, r7
 80073b2:	9802      	ldr	r0, [sp, #8]
 80073b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80073b6:	f000 fc4d 	bl	8007c54 <__mcmp>
 80073ba:	462a      	mov	r2, r5
 80073bc:	9004      	str	r0, [sp, #16]
 80073be:	4621      	mov	r1, r4
 80073c0:	4648      	mov	r0, r9
 80073c2:	f000 fc63 	bl	8007c8c <__mdiff>
 80073c6:	68c2      	ldr	r2, [r0, #12]
 80073c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073ca:	4606      	mov	r6, r0
 80073cc:	bb02      	cbnz	r2, 8007410 <_dtoa_r+0xa40>
 80073ce:	4601      	mov	r1, r0
 80073d0:	9802      	ldr	r0, [sp, #8]
 80073d2:	f000 fc3f 	bl	8007c54 <__mcmp>
 80073d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073d8:	4602      	mov	r2, r0
 80073da:	4631      	mov	r1, r6
 80073dc:	4648      	mov	r0, r9
 80073de:	920c      	str	r2, [sp, #48]	@ 0x30
 80073e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80073e2:	f000 fa05 	bl	80077f0 <_Bfree>
 80073e6:	9b07      	ldr	r3, [sp, #28]
 80073e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80073ea:	9e00      	ldr	r6, [sp, #0]
 80073ec:	ea42 0103 	orr.w	r1, r2, r3
 80073f0:	9b06      	ldr	r3, [sp, #24]
 80073f2:	4319      	orrs	r1, r3
 80073f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073f6:	d10d      	bne.n	8007414 <_dtoa_r+0xa44>
 80073f8:	2b39      	cmp	r3, #57	@ 0x39
 80073fa:	d027      	beq.n	800744c <_dtoa_r+0xa7c>
 80073fc:	9a04      	ldr	r2, [sp, #16]
 80073fe:	2a00      	cmp	r2, #0
 8007400:	dd01      	ble.n	8007406 <_dtoa_r+0xa36>
 8007402:	9b03      	ldr	r3, [sp, #12]
 8007404:	3331      	adds	r3, #49	@ 0x31
 8007406:	f88b 3000 	strb.w	r3, [fp]
 800740a:	e52e      	b.n	8006e6a <_dtoa_r+0x49a>
 800740c:	4628      	mov	r0, r5
 800740e:	e7b9      	b.n	8007384 <_dtoa_r+0x9b4>
 8007410:	2201      	movs	r2, #1
 8007412:	e7e2      	b.n	80073da <_dtoa_r+0xa0a>
 8007414:	9904      	ldr	r1, [sp, #16]
 8007416:	2900      	cmp	r1, #0
 8007418:	db04      	blt.n	8007424 <_dtoa_r+0xa54>
 800741a:	9807      	ldr	r0, [sp, #28]
 800741c:	4301      	orrs	r1, r0
 800741e:	9806      	ldr	r0, [sp, #24]
 8007420:	4301      	orrs	r1, r0
 8007422:	d120      	bne.n	8007466 <_dtoa_r+0xa96>
 8007424:	2a00      	cmp	r2, #0
 8007426:	ddee      	ble.n	8007406 <_dtoa_r+0xa36>
 8007428:	9902      	ldr	r1, [sp, #8]
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	2201      	movs	r2, #1
 800742e:	4648      	mov	r0, r9
 8007430:	f000 fba4 	bl	8007b7c <__lshift>
 8007434:	4621      	mov	r1, r4
 8007436:	9002      	str	r0, [sp, #8]
 8007438:	f000 fc0c 	bl	8007c54 <__mcmp>
 800743c:	2800      	cmp	r0, #0
 800743e:	9b00      	ldr	r3, [sp, #0]
 8007440:	dc02      	bgt.n	8007448 <_dtoa_r+0xa78>
 8007442:	d1e0      	bne.n	8007406 <_dtoa_r+0xa36>
 8007444:	07da      	lsls	r2, r3, #31
 8007446:	d5de      	bpl.n	8007406 <_dtoa_r+0xa36>
 8007448:	2b39      	cmp	r3, #57	@ 0x39
 800744a:	d1da      	bne.n	8007402 <_dtoa_r+0xa32>
 800744c:	2339      	movs	r3, #57	@ 0x39
 800744e:	f88b 3000 	strb.w	r3, [fp]
 8007452:	4633      	mov	r3, r6
 8007454:	461e      	mov	r6, r3
 8007456:	3b01      	subs	r3, #1
 8007458:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800745c:	2a39      	cmp	r2, #57	@ 0x39
 800745e:	d04e      	beq.n	80074fe <_dtoa_r+0xb2e>
 8007460:	3201      	adds	r2, #1
 8007462:	701a      	strb	r2, [r3, #0]
 8007464:	e501      	b.n	8006e6a <_dtoa_r+0x49a>
 8007466:	2a00      	cmp	r2, #0
 8007468:	dd03      	ble.n	8007472 <_dtoa_r+0xaa2>
 800746a:	2b39      	cmp	r3, #57	@ 0x39
 800746c:	d0ee      	beq.n	800744c <_dtoa_r+0xa7c>
 800746e:	3301      	adds	r3, #1
 8007470:	e7c9      	b.n	8007406 <_dtoa_r+0xa36>
 8007472:	9a00      	ldr	r2, [sp, #0]
 8007474:	9908      	ldr	r1, [sp, #32]
 8007476:	f802 3c01 	strb.w	r3, [r2, #-1]
 800747a:	428a      	cmp	r2, r1
 800747c:	d028      	beq.n	80074d0 <_dtoa_r+0xb00>
 800747e:	9902      	ldr	r1, [sp, #8]
 8007480:	2300      	movs	r3, #0
 8007482:	220a      	movs	r2, #10
 8007484:	4648      	mov	r0, r9
 8007486:	f000 f9d5 	bl	8007834 <__multadd>
 800748a:	42af      	cmp	r7, r5
 800748c:	9002      	str	r0, [sp, #8]
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	f04f 020a 	mov.w	r2, #10
 8007496:	4639      	mov	r1, r7
 8007498:	4648      	mov	r0, r9
 800749a:	d107      	bne.n	80074ac <_dtoa_r+0xadc>
 800749c:	f000 f9ca 	bl	8007834 <__multadd>
 80074a0:	4607      	mov	r7, r0
 80074a2:	4605      	mov	r5, r0
 80074a4:	9b00      	ldr	r3, [sp, #0]
 80074a6:	3301      	adds	r3, #1
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	e777      	b.n	800739c <_dtoa_r+0x9cc>
 80074ac:	f000 f9c2 	bl	8007834 <__multadd>
 80074b0:	4629      	mov	r1, r5
 80074b2:	4607      	mov	r7, r0
 80074b4:	2300      	movs	r3, #0
 80074b6:	220a      	movs	r2, #10
 80074b8:	4648      	mov	r0, r9
 80074ba:	f000 f9bb 	bl	8007834 <__multadd>
 80074be:	4605      	mov	r5, r0
 80074c0:	e7f0      	b.n	80074a4 <_dtoa_r+0xad4>
 80074c2:	f1bb 0f00 	cmp.w	fp, #0
 80074c6:	bfcc      	ite	gt
 80074c8:	465e      	movgt	r6, fp
 80074ca:	2601      	movle	r6, #1
 80074cc:	4456      	add	r6, sl
 80074ce:	2700      	movs	r7, #0
 80074d0:	9902      	ldr	r1, [sp, #8]
 80074d2:	9300      	str	r3, [sp, #0]
 80074d4:	2201      	movs	r2, #1
 80074d6:	4648      	mov	r0, r9
 80074d8:	f000 fb50 	bl	8007b7c <__lshift>
 80074dc:	4621      	mov	r1, r4
 80074de:	9002      	str	r0, [sp, #8]
 80074e0:	f000 fbb8 	bl	8007c54 <__mcmp>
 80074e4:	2800      	cmp	r0, #0
 80074e6:	dcb4      	bgt.n	8007452 <_dtoa_r+0xa82>
 80074e8:	d102      	bne.n	80074f0 <_dtoa_r+0xb20>
 80074ea:	9b00      	ldr	r3, [sp, #0]
 80074ec:	07db      	lsls	r3, r3, #31
 80074ee:	d4b0      	bmi.n	8007452 <_dtoa_r+0xa82>
 80074f0:	4633      	mov	r3, r6
 80074f2:	461e      	mov	r6, r3
 80074f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074f8:	2a30      	cmp	r2, #48	@ 0x30
 80074fa:	d0fa      	beq.n	80074f2 <_dtoa_r+0xb22>
 80074fc:	e4b5      	b.n	8006e6a <_dtoa_r+0x49a>
 80074fe:	459a      	cmp	sl, r3
 8007500:	d1a8      	bne.n	8007454 <_dtoa_r+0xa84>
 8007502:	2331      	movs	r3, #49	@ 0x31
 8007504:	f108 0801 	add.w	r8, r8, #1
 8007508:	f88a 3000 	strb.w	r3, [sl]
 800750c:	e4ad      	b.n	8006e6a <_dtoa_r+0x49a>
 800750e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007510:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800756c <_dtoa_r+0xb9c>
 8007514:	b11b      	cbz	r3, 800751e <_dtoa_r+0xb4e>
 8007516:	f10a 0308 	add.w	r3, sl, #8
 800751a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800751c:	6013      	str	r3, [r2, #0]
 800751e:	4650      	mov	r0, sl
 8007520:	b017      	add	sp, #92	@ 0x5c
 8007522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007526:	9b07      	ldr	r3, [sp, #28]
 8007528:	2b01      	cmp	r3, #1
 800752a:	f77f ae2e 	ble.w	800718a <_dtoa_r+0x7ba>
 800752e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007530:	9308      	str	r3, [sp, #32]
 8007532:	2001      	movs	r0, #1
 8007534:	e64d      	b.n	80071d2 <_dtoa_r+0x802>
 8007536:	f1bb 0f00 	cmp.w	fp, #0
 800753a:	f77f aed9 	ble.w	80072f0 <_dtoa_r+0x920>
 800753e:	4656      	mov	r6, sl
 8007540:	9802      	ldr	r0, [sp, #8]
 8007542:	4621      	mov	r1, r4
 8007544:	f7ff f9bb 	bl	80068be <quorem>
 8007548:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800754c:	f806 3b01 	strb.w	r3, [r6], #1
 8007550:	eba6 020a 	sub.w	r2, r6, sl
 8007554:	4593      	cmp	fp, r2
 8007556:	ddb4      	ble.n	80074c2 <_dtoa_r+0xaf2>
 8007558:	9902      	ldr	r1, [sp, #8]
 800755a:	2300      	movs	r3, #0
 800755c:	220a      	movs	r2, #10
 800755e:	4648      	mov	r0, r9
 8007560:	f000 f968 	bl	8007834 <__multadd>
 8007564:	9002      	str	r0, [sp, #8]
 8007566:	e7eb      	b.n	8007540 <_dtoa_r+0xb70>
 8007568:	0800862c 	.word	0x0800862c
 800756c:	080085b0 	.word	0x080085b0

08007570 <_free_r>:
 8007570:	b538      	push	{r3, r4, r5, lr}
 8007572:	4605      	mov	r5, r0
 8007574:	2900      	cmp	r1, #0
 8007576:	d041      	beq.n	80075fc <_free_r+0x8c>
 8007578:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800757c:	1f0c      	subs	r4, r1, #4
 800757e:	2b00      	cmp	r3, #0
 8007580:	bfb8      	it	lt
 8007582:	18e4      	addlt	r4, r4, r3
 8007584:	f000 f8e8 	bl	8007758 <__malloc_lock>
 8007588:	4a1d      	ldr	r2, [pc, #116]	@ (8007600 <_free_r+0x90>)
 800758a:	6813      	ldr	r3, [r2, #0]
 800758c:	b933      	cbnz	r3, 800759c <_free_r+0x2c>
 800758e:	6063      	str	r3, [r4, #4]
 8007590:	6014      	str	r4, [r2, #0]
 8007592:	4628      	mov	r0, r5
 8007594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007598:	f000 b8e4 	b.w	8007764 <__malloc_unlock>
 800759c:	42a3      	cmp	r3, r4
 800759e:	d908      	bls.n	80075b2 <_free_r+0x42>
 80075a0:	6820      	ldr	r0, [r4, #0]
 80075a2:	1821      	adds	r1, r4, r0
 80075a4:	428b      	cmp	r3, r1
 80075a6:	bf01      	itttt	eq
 80075a8:	6819      	ldreq	r1, [r3, #0]
 80075aa:	685b      	ldreq	r3, [r3, #4]
 80075ac:	1809      	addeq	r1, r1, r0
 80075ae:	6021      	streq	r1, [r4, #0]
 80075b0:	e7ed      	b.n	800758e <_free_r+0x1e>
 80075b2:	461a      	mov	r2, r3
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	b10b      	cbz	r3, 80075bc <_free_r+0x4c>
 80075b8:	42a3      	cmp	r3, r4
 80075ba:	d9fa      	bls.n	80075b2 <_free_r+0x42>
 80075bc:	6811      	ldr	r1, [r2, #0]
 80075be:	1850      	adds	r0, r2, r1
 80075c0:	42a0      	cmp	r0, r4
 80075c2:	d10b      	bne.n	80075dc <_free_r+0x6c>
 80075c4:	6820      	ldr	r0, [r4, #0]
 80075c6:	4401      	add	r1, r0
 80075c8:	1850      	adds	r0, r2, r1
 80075ca:	4283      	cmp	r3, r0
 80075cc:	6011      	str	r1, [r2, #0]
 80075ce:	d1e0      	bne.n	8007592 <_free_r+0x22>
 80075d0:	6818      	ldr	r0, [r3, #0]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	6053      	str	r3, [r2, #4]
 80075d6:	4408      	add	r0, r1
 80075d8:	6010      	str	r0, [r2, #0]
 80075da:	e7da      	b.n	8007592 <_free_r+0x22>
 80075dc:	d902      	bls.n	80075e4 <_free_r+0x74>
 80075de:	230c      	movs	r3, #12
 80075e0:	602b      	str	r3, [r5, #0]
 80075e2:	e7d6      	b.n	8007592 <_free_r+0x22>
 80075e4:	6820      	ldr	r0, [r4, #0]
 80075e6:	1821      	adds	r1, r4, r0
 80075e8:	428b      	cmp	r3, r1
 80075ea:	bf04      	itt	eq
 80075ec:	6819      	ldreq	r1, [r3, #0]
 80075ee:	685b      	ldreq	r3, [r3, #4]
 80075f0:	6063      	str	r3, [r4, #4]
 80075f2:	bf04      	itt	eq
 80075f4:	1809      	addeq	r1, r1, r0
 80075f6:	6021      	streq	r1, [r4, #0]
 80075f8:	6054      	str	r4, [r2, #4]
 80075fa:	e7ca      	b.n	8007592 <_free_r+0x22>
 80075fc:	bd38      	pop	{r3, r4, r5, pc}
 80075fe:	bf00      	nop
 8007600:	20000494 	.word	0x20000494

08007604 <malloc>:
 8007604:	4b02      	ldr	r3, [pc, #8]	@ (8007610 <malloc+0xc>)
 8007606:	4601      	mov	r1, r0
 8007608:	6818      	ldr	r0, [r3, #0]
 800760a:	f000 b825 	b.w	8007658 <_malloc_r>
 800760e:	bf00      	nop
 8007610:	20000018 	.word	0x20000018

08007614 <sbrk_aligned>:
 8007614:	b570      	push	{r4, r5, r6, lr}
 8007616:	4e0f      	ldr	r6, [pc, #60]	@ (8007654 <sbrk_aligned+0x40>)
 8007618:	460c      	mov	r4, r1
 800761a:	6831      	ldr	r1, [r6, #0]
 800761c:	4605      	mov	r5, r0
 800761e:	b911      	cbnz	r1, 8007626 <sbrk_aligned+0x12>
 8007620:	f000 fe92 	bl	8008348 <_sbrk_r>
 8007624:	6030      	str	r0, [r6, #0]
 8007626:	4621      	mov	r1, r4
 8007628:	4628      	mov	r0, r5
 800762a:	f000 fe8d 	bl	8008348 <_sbrk_r>
 800762e:	1c43      	adds	r3, r0, #1
 8007630:	d103      	bne.n	800763a <sbrk_aligned+0x26>
 8007632:	f04f 34ff 	mov.w	r4, #4294967295
 8007636:	4620      	mov	r0, r4
 8007638:	bd70      	pop	{r4, r5, r6, pc}
 800763a:	1cc4      	adds	r4, r0, #3
 800763c:	f024 0403 	bic.w	r4, r4, #3
 8007640:	42a0      	cmp	r0, r4
 8007642:	d0f8      	beq.n	8007636 <sbrk_aligned+0x22>
 8007644:	1a21      	subs	r1, r4, r0
 8007646:	4628      	mov	r0, r5
 8007648:	f000 fe7e 	bl	8008348 <_sbrk_r>
 800764c:	3001      	adds	r0, #1
 800764e:	d1f2      	bne.n	8007636 <sbrk_aligned+0x22>
 8007650:	e7ef      	b.n	8007632 <sbrk_aligned+0x1e>
 8007652:	bf00      	nop
 8007654:	20000490 	.word	0x20000490

08007658 <_malloc_r>:
 8007658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800765c:	1ccd      	adds	r5, r1, #3
 800765e:	f025 0503 	bic.w	r5, r5, #3
 8007662:	3508      	adds	r5, #8
 8007664:	2d0c      	cmp	r5, #12
 8007666:	bf38      	it	cc
 8007668:	250c      	movcc	r5, #12
 800766a:	2d00      	cmp	r5, #0
 800766c:	4606      	mov	r6, r0
 800766e:	db01      	blt.n	8007674 <_malloc_r+0x1c>
 8007670:	42a9      	cmp	r1, r5
 8007672:	d904      	bls.n	800767e <_malloc_r+0x26>
 8007674:	230c      	movs	r3, #12
 8007676:	6033      	str	r3, [r6, #0]
 8007678:	2000      	movs	r0, #0
 800767a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800767e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007754 <_malloc_r+0xfc>
 8007682:	f000 f869 	bl	8007758 <__malloc_lock>
 8007686:	f8d8 3000 	ldr.w	r3, [r8]
 800768a:	461c      	mov	r4, r3
 800768c:	bb44      	cbnz	r4, 80076e0 <_malloc_r+0x88>
 800768e:	4629      	mov	r1, r5
 8007690:	4630      	mov	r0, r6
 8007692:	f7ff ffbf 	bl	8007614 <sbrk_aligned>
 8007696:	1c43      	adds	r3, r0, #1
 8007698:	4604      	mov	r4, r0
 800769a:	d158      	bne.n	800774e <_malloc_r+0xf6>
 800769c:	f8d8 4000 	ldr.w	r4, [r8]
 80076a0:	4627      	mov	r7, r4
 80076a2:	2f00      	cmp	r7, #0
 80076a4:	d143      	bne.n	800772e <_malloc_r+0xd6>
 80076a6:	2c00      	cmp	r4, #0
 80076a8:	d04b      	beq.n	8007742 <_malloc_r+0xea>
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	4639      	mov	r1, r7
 80076ae:	4630      	mov	r0, r6
 80076b0:	eb04 0903 	add.w	r9, r4, r3
 80076b4:	f000 fe48 	bl	8008348 <_sbrk_r>
 80076b8:	4581      	cmp	r9, r0
 80076ba:	d142      	bne.n	8007742 <_malloc_r+0xea>
 80076bc:	6821      	ldr	r1, [r4, #0]
 80076be:	1a6d      	subs	r5, r5, r1
 80076c0:	4629      	mov	r1, r5
 80076c2:	4630      	mov	r0, r6
 80076c4:	f7ff ffa6 	bl	8007614 <sbrk_aligned>
 80076c8:	3001      	adds	r0, #1
 80076ca:	d03a      	beq.n	8007742 <_malloc_r+0xea>
 80076cc:	6823      	ldr	r3, [r4, #0]
 80076ce:	442b      	add	r3, r5
 80076d0:	6023      	str	r3, [r4, #0]
 80076d2:	f8d8 3000 	ldr.w	r3, [r8]
 80076d6:	685a      	ldr	r2, [r3, #4]
 80076d8:	bb62      	cbnz	r2, 8007734 <_malloc_r+0xdc>
 80076da:	f8c8 7000 	str.w	r7, [r8]
 80076de:	e00f      	b.n	8007700 <_malloc_r+0xa8>
 80076e0:	6822      	ldr	r2, [r4, #0]
 80076e2:	1b52      	subs	r2, r2, r5
 80076e4:	d420      	bmi.n	8007728 <_malloc_r+0xd0>
 80076e6:	2a0b      	cmp	r2, #11
 80076e8:	d917      	bls.n	800771a <_malloc_r+0xc2>
 80076ea:	1961      	adds	r1, r4, r5
 80076ec:	42a3      	cmp	r3, r4
 80076ee:	6025      	str	r5, [r4, #0]
 80076f0:	bf18      	it	ne
 80076f2:	6059      	strne	r1, [r3, #4]
 80076f4:	6863      	ldr	r3, [r4, #4]
 80076f6:	bf08      	it	eq
 80076f8:	f8c8 1000 	streq.w	r1, [r8]
 80076fc:	5162      	str	r2, [r4, r5]
 80076fe:	604b      	str	r3, [r1, #4]
 8007700:	4630      	mov	r0, r6
 8007702:	f000 f82f 	bl	8007764 <__malloc_unlock>
 8007706:	f104 000b 	add.w	r0, r4, #11
 800770a:	1d23      	adds	r3, r4, #4
 800770c:	f020 0007 	bic.w	r0, r0, #7
 8007710:	1ac2      	subs	r2, r0, r3
 8007712:	bf1c      	itt	ne
 8007714:	1a1b      	subne	r3, r3, r0
 8007716:	50a3      	strne	r3, [r4, r2]
 8007718:	e7af      	b.n	800767a <_malloc_r+0x22>
 800771a:	6862      	ldr	r2, [r4, #4]
 800771c:	42a3      	cmp	r3, r4
 800771e:	bf0c      	ite	eq
 8007720:	f8c8 2000 	streq.w	r2, [r8]
 8007724:	605a      	strne	r2, [r3, #4]
 8007726:	e7eb      	b.n	8007700 <_malloc_r+0xa8>
 8007728:	4623      	mov	r3, r4
 800772a:	6864      	ldr	r4, [r4, #4]
 800772c:	e7ae      	b.n	800768c <_malloc_r+0x34>
 800772e:	463c      	mov	r4, r7
 8007730:	687f      	ldr	r7, [r7, #4]
 8007732:	e7b6      	b.n	80076a2 <_malloc_r+0x4a>
 8007734:	461a      	mov	r2, r3
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	42a3      	cmp	r3, r4
 800773a:	d1fb      	bne.n	8007734 <_malloc_r+0xdc>
 800773c:	2300      	movs	r3, #0
 800773e:	6053      	str	r3, [r2, #4]
 8007740:	e7de      	b.n	8007700 <_malloc_r+0xa8>
 8007742:	230c      	movs	r3, #12
 8007744:	6033      	str	r3, [r6, #0]
 8007746:	4630      	mov	r0, r6
 8007748:	f000 f80c 	bl	8007764 <__malloc_unlock>
 800774c:	e794      	b.n	8007678 <_malloc_r+0x20>
 800774e:	6005      	str	r5, [r0, #0]
 8007750:	e7d6      	b.n	8007700 <_malloc_r+0xa8>
 8007752:	bf00      	nop
 8007754:	20000494 	.word	0x20000494

08007758 <__malloc_lock>:
 8007758:	4801      	ldr	r0, [pc, #4]	@ (8007760 <__malloc_lock+0x8>)
 800775a:	f7ff b8ae 	b.w	80068ba <__retarget_lock_acquire_recursive>
 800775e:	bf00      	nop
 8007760:	2000048c 	.word	0x2000048c

08007764 <__malloc_unlock>:
 8007764:	4801      	ldr	r0, [pc, #4]	@ (800776c <__malloc_unlock+0x8>)
 8007766:	f7ff b8a9 	b.w	80068bc <__retarget_lock_release_recursive>
 800776a:	bf00      	nop
 800776c:	2000048c 	.word	0x2000048c

08007770 <_Balloc>:
 8007770:	b570      	push	{r4, r5, r6, lr}
 8007772:	69c6      	ldr	r6, [r0, #28]
 8007774:	4604      	mov	r4, r0
 8007776:	460d      	mov	r5, r1
 8007778:	b976      	cbnz	r6, 8007798 <_Balloc+0x28>
 800777a:	2010      	movs	r0, #16
 800777c:	f7ff ff42 	bl	8007604 <malloc>
 8007780:	4602      	mov	r2, r0
 8007782:	61e0      	str	r0, [r4, #28]
 8007784:	b920      	cbnz	r0, 8007790 <_Balloc+0x20>
 8007786:	4b18      	ldr	r3, [pc, #96]	@ (80077e8 <_Balloc+0x78>)
 8007788:	4818      	ldr	r0, [pc, #96]	@ (80077ec <_Balloc+0x7c>)
 800778a:	216b      	movs	r1, #107	@ 0x6b
 800778c:	f000 fdfa 	bl	8008384 <__assert_func>
 8007790:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007794:	6006      	str	r6, [r0, #0]
 8007796:	60c6      	str	r6, [r0, #12]
 8007798:	69e6      	ldr	r6, [r4, #28]
 800779a:	68f3      	ldr	r3, [r6, #12]
 800779c:	b183      	cbz	r3, 80077c0 <_Balloc+0x50>
 800779e:	69e3      	ldr	r3, [r4, #28]
 80077a0:	68db      	ldr	r3, [r3, #12]
 80077a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80077a6:	b9b8      	cbnz	r0, 80077d8 <_Balloc+0x68>
 80077a8:	2101      	movs	r1, #1
 80077aa:	fa01 f605 	lsl.w	r6, r1, r5
 80077ae:	1d72      	adds	r2, r6, #5
 80077b0:	0092      	lsls	r2, r2, #2
 80077b2:	4620      	mov	r0, r4
 80077b4:	f000 fe04 	bl	80083c0 <_calloc_r>
 80077b8:	b160      	cbz	r0, 80077d4 <_Balloc+0x64>
 80077ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80077be:	e00e      	b.n	80077de <_Balloc+0x6e>
 80077c0:	2221      	movs	r2, #33	@ 0x21
 80077c2:	2104      	movs	r1, #4
 80077c4:	4620      	mov	r0, r4
 80077c6:	f000 fdfb 	bl	80083c0 <_calloc_r>
 80077ca:	69e3      	ldr	r3, [r4, #28]
 80077cc:	60f0      	str	r0, [r6, #12]
 80077ce:	68db      	ldr	r3, [r3, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d1e4      	bne.n	800779e <_Balloc+0x2e>
 80077d4:	2000      	movs	r0, #0
 80077d6:	bd70      	pop	{r4, r5, r6, pc}
 80077d8:	6802      	ldr	r2, [r0, #0]
 80077da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80077de:	2300      	movs	r3, #0
 80077e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80077e4:	e7f7      	b.n	80077d6 <_Balloc+0x66>
 80077e6:	bf00      	nop
 80077e8:	080085bd 	.word	0x080085bd
 80077ec:	0800863d 	.word	0x0800863d

080077f0 <_Bfree>:
 80077f0:	b570      	push	{r4, r5, r6, lr}
 80077f2:	69c6      	ldr	r6, [r0, #28]
 80077f4:	4605      	mov	r5, r0
 80077f6:	460c      	mov	r4, r1
 80077f8:	b976      	cbnz	r6, 8007818 <_Bfree+0x28>
 80077fa:	2010      	movs	r0, #16
 80077fc:	f7ff ff02 	bl	8007604 <malloc>
 8007800:	4602      	mov	r2, r0
 8007802:	61e8      	str	r0, [r5, #28]
 8007804:	b920      	cbnz	r0, 8007810 <_Bfree+0x20>
 8007806:	4b09      	ldr	r3, [pc, #36]	@ (800782c <_Bfree+0x3c>)
 8007808:	4809      	ldr	r0, [pc, #36]	@ (8007830 <_Bfree+0x40>)
 800780a:	218f      	movs	r1, #143	@ 0x8f
 800780c:	f000 fdba 	bl	8008384 <__assert_func>
 8007810:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007814:	6006      	str	r6, [r0, #0]
 8007816:	60c6      	str	r6, [r0, #12]
 8007818:	b13c      	cbz	r4, 800782a <_Bfree+0x3a>
 800781a:	69eb      	ldr	r3, [r5, #28]
 800781c:	6862      	ldr	r2, [r4, #4]
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007824:	6021      	str	r1, [r4, #0]
 8007826:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800782a:	bd70      	pop	{r4, r5, r6, pc}
 800782c:	080085bd 	.word	0x080085bd
 8007830:	0800863d 	.word	0x0800863d

08007834 <__multadd>:
 8007834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007838:	690d      	ldr	r5, [r1, #16]
 800783a:	4607      	mov	r7, r0
 800783c:	460c      	mov	r4, r1
 800783e:	461e      	mov	r6, r3
 8007840:	f101 0c14 	add.w	ip, r1, #20
 8007844:	2000      	movs	r0, #0
 8007846:	f8dc 3000 	ldr.w	r3, [ip]
 800784a:	b299      	uxth	r1, r3
 800784c:	fb02 6101 	mla	r1, r2, r1, r6
 8007850:	0c1e      	lsrs	r6, r3, #16
 8007852:	0c0b      	lsrs	r3, r1, #16
 8007854:	fb02 3306 	mla	r3, r2, r6, r3
 8007858:	b289      	uxth	r1, r1
 800785a:	3001      	adds	r0, #1
 800785c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007860:	4285      	cmp	r5, r0
 8007862:	f84c 1b04 	str.w	r1, [ip], #4
 8007866:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800786a:	dcec      	bgt.n	8007846 <__multadd+0x12>
 800786c:	b30e      	cbz	r6, 80078b2 <__multadd+0x7e>
 800786e:	68a3      	ldr	r3, [r4, #8]
 8007870:	42ab      	cmp	r3, r5
 8007872:	dc19      	bgt.n	80078a8 <__multadd+0x74>
 8007874:	6861      	ldr	r1, [r4, #4]
 8007876:	4638      	mov	r0, r7
 8007878:	3101      	adds	r1, #1
 800787a:	f7ff ff79 	bl	8007770 <_Balloc>
 800787e:	4680      	mov	r8, r0
 8007880:	b928      	cbnz	r0, 800788e <__multadd+0x5a>
 8007882:	4602      	mov	r2, r0
 8007884:	4b0c      	ldr	r3, [pc, #48]	@ (80078b8 <__multadd+0x84>)
 8007886:	480d      	ldr	r0, [pc, #52]	@ (80078bc <__multadd+0x88>)
 8007888:	21ba      	movs	r1, #186	@ 0xba
 800788a:	f000 fd7b 	bl	8008384 <__assert_func>
 800788e:	6922      	ldr	r2, [r4, #16]
 8007890:	3202      	adds	r2, #2
 8007892:	f104 010c 	add.w	r1, r4, #12
 8007896:	0092      	lsls	r2, r2, #2
 8007898:	300c      	adds	r0, #12
 800789a:	f000 fd65 	bl	8008368 <memcpy>
 800789e:	4621      	mov	r1, r4
 80078a0:	4638      	mov	r0, r7
 80078a2:	f7ff ffa5 	bl	80077f0 <_Bfree>
 80078a6:	4644      	mov	r4, r8
 80078a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80078ac:	3501      	adds	r5, #1
 80078ae:	615e      	str	r6, [r3, #20]
 80078b0:	6125      	str	r5, [r4, #16]
 80078b2:	4620      	mov	r0, r4
 80078b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078b8:	0800862c 	.word	0x0800862c
 80078bc:	0800863d 	.word	0x0800863d

080078c0 <__hi0bits>:
 80078c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80078c4:	4603      	mov	r3, r0
 80078c6:	bf36      	itet	cc
 80078c8:	0403      	lslcc	r3, r0, #16
 80078ca:	2000      	movcs	r0, #0
 80078cc:	2010      	movcc	r0, #16
 80078ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078d2:	bf3c      	itt	cc
 80078d4:	021b      	lslcc	r3, r3, #8
 80078d6:	3008      	addcc	r0, #8
 80078d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078dc:	bf3c      	itt	cc
 80078de:	011b      	lslcc	r3, r3, #4
 80078e0:	3004      	addcc	r0, #4
 80078e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078e6:	bf3c      	itt	cc
 80078e8:	009b      	lslcc	r3, r3, #2
 80078ea:	3002      	addcc	r0, #2
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	db05      	blt.n	80078fc <__hi0bits+0x3c>
 80078f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80078f4:	f100 0001 	add.w	r0, r0, #1
 80078f8:	bf08      	it	eq
 80078fa:	2020      	moveq	r0, #32
 80078fc:	4770      	bx	lr

080078fe <__lo0bits>:
 80078fe:	6803      	ldr	r3, [r0, #0]
 8007900:	4602      	mov	r2, r0
 8007902:	f013 0007 	ands.w	r0, r3, #7
 8007906:	d00b      	beq.n	8007920 <__lo0bits+0x22>
 8007908:	07d9      	lsls	r1, r3, #31
 800790a:	d421      	bmi.n	8007950 <__lo0bits+0x52>
 800790c:	0798      	lsls	r0, r3, #30
 800790e:	bf49      	itett	mi
 8007910:	085b      	lsrmi	r3, r3, #1
 8007912:	089b      	lsrpl	r3, r3, #2
 8007914:	2001      	movmi	r0, #1
 8007916:	6013      	strmi	r3, [r2, #0]
 8007918:	bf5c      	itt	pl
 800791a:	6013      	strpl	r3, [r2, #0]
 800791c:	2002      	movpl	r0, #2
 800791e:	4770      	bx	lr
 8007920:	b299      	uxth	r1, r3
 8007922:	b909      	cbnz	r1, 8007928 <__lo0bits+0x2a>
 8007924:	0c1b      	lsrs	r3, r3, #16
 8007926:	2010      	movs	r0, #16
 8007928:	b2d9      	uxtb	r1, r3
 800792a:	b909      	cbnz	r1, 8007930 <__lo0bits+0x32>
 800792c:	3008      	adds	r0, #8
 800792e:	0a1b      	lsrs	r3, r3, #8
 8007930:	0719      	lsls	r1, r3, #28
 8007932:	bf04      	itt	eq
 8007934:	091b      	lsreq	r3, r3, #4
 8007936:	3004      	addeq	r0, #4
 8007938:	0799      	lsls	r1, r3, #30
 800793a:	bf04      	itt	eq
 800793c:	089b      	lsreq	r3, r3, #2
 800793e:	3002      	addeq	r0, #2
 8007940:	07d9      	lsls	r1, r3, #31
 8007942:	d403      	bmi.n	800794c <__lo0bits+0x4e>
 8007944:	085b      	lsrs	r3, r3, #1
 8007946:	f100 0001 	add.w	r0, r0, #1
 800794a:	d003      	beq.n	8007954 <__lo0bits+0x56>
 800794c:	6013      	str	r3, [r2, #0]
 800794e:	4770      	bx	lr
 8007950:	2000      	movs	r0, #0
 8007952:	4770      	bx	lr
 8007954:	2020      	movs	r0, #32
 8007956:	4770      	bx	lr

08007958 <__i2b>:
 8007958:	b510      	push	{r4, lr}
 800795a:	460c      	mov	r4, r1
 800795c:	2101      	movs	r1, #1
 800795e:	f7ff ff07 	bl	8007770 <_Balloc>
 8007962:	4602      	mov	r2, r0
 8007964:	b928      	cbnz	r0, 8007972 <__i2b+0x1a>
 8007966:	4b05      	ldr	r3, [pc, #20]	@ (800797c <__i2b+0x24>)
 8007968:	4805      	ldr	r0, [pc, #20]	@ (8007980 <__i2b+0x28>)
 800796a:	f240 1145 	movw	r1, #325	@ 0x145
 800796e:	f000 fd09 	bl	8008384 <__assert_func>
 8007972:	2301      	movs	r3, #1
 8007974:	6144      	str	r4, [r0, #20]
 8007976:	6103      	str	r3, [r0, #16]
 8007978:	bd10      	pop	{r4, pc}
 800797a:	bf00      	nop
 800797c:	0800862c 	.word	0x0800862c
 8007980:	0800863d 	.word	0x0800863d

08007984 <__multiply>:
 8007984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007988:	4617      	mov	r7, r2
 800798a:	690a      	ldr	r2, [r1, #16]
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	429a      	cmp	r2, r3
 8007990:	bfa8      	it	ge
 8007992:	463b      	movge	r3, r7
 8007994:	4689      	mov	r9, r1
 8007996:	bfa4      	itt	ge
 8007998:	460f      	movge	r7, r1
 800799a:	4699      	movge	r9, r3
 800799c:	693d      	ldr	r5, [r7, #16]
 800799e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	6879      	ldr	r1, [r7, #4]
 80079a6:	eb05 060a 	add.w	r6, r5, sl
 80079aa:	42b3      	cmp	r3, r6
 80079ac:	b085      	sub	sp, #20
 80079ae:	bfb8      	it	lt
 80079b0:	3101      	addlt	r1, #1
 80079b2:	f7ff fedd 	bl	8007770 <_Balloc>
 80079b6:	b930      	cbnz	r0, 80079c6 <__multiply+0x42>
 80079b8:	4602      	mov	r2, r0
 80079ba:	4b41      	ldr	r3, [pc, #260]	@ (8007ac0 <__multiply+0x13c>)
 80079bc:	4841      	ldr	r0, [pc, #260]	@ (8007ac4 <__multiply+0x140>)
 80079be:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80079c2:	f000 fcdf 	bl	8008384 <__assert_func>
 80079c6:	f100 0414 	add.w	r4, r0, #20
 80079ca:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80079ce:	4623      	mov	r3, r4
 80079d0:	2200      	movs	r2, #0
 80079d2:	4573      	cmp	r3, lr
 80079d4:	d320      	bcc.n	8007a18 <__multiply+0x94>
 80079d6:	f107 0814 	add.w	r8, r7, #20
 80079da:	f109 0114 	add.w	r1, r9, #20
 80079de:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80079e2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80079e6:	9302      	str	r3, [sp, #8]
 80079e8:	1beb      	subs	r3, r5, r7
 80079ea:	3b15      	subs	r3, #21
 80079ec:	f023 0303 	bic.w	r3, r3, #3
 80079f0:	3304      	adds	r3, #4
 80079f2:	3715      	adds	r7, #21
 80079f4:	42bd      	cmp	r5, r7
 80079f6:	bf38      	it	cc
 80079f8:	2304      	movcc	r3, #4
 80079fa:	9301      	str	r3, [sp, #4]
 80079fc:	9b02      	ldr	r3, [sp, #8]
 80079fe:	9103      	str	r1, [sp, #12]
 8007a00:	428b      	cmp	r3, r1
 8007a02:	d80c      	bhi.n	8007a1e <__multiply+0x9a>
 8007a04:	2e00      	cmp	r6, #0
 8007a06:	dd03      	ble.n	8007a10 <__multiply+0x8c>
 8007a08:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d055      	beq.n	8007abc <__multiply+0x138>
 8007a10:	6106      	str	r6, [r0, #16]
 8007a12:	b005      	add	sp, #20
 8007a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a18:	f843 2b04 	str.w	r2, [r3], #4
 8007a1c:	e7d9      	b.n	80079d2 <__multiply+0x4e>
 8007a1e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007a22:	f1ba 0f00 	cmp.w	sl, #0
 8007a26:	d01f      	beq.n	8007a68 <__multiply+0xe4>
 8007a28:	46c4      	mov	ip, r8
 8007a2a:	46a1      	mov	r9, r4
 8007a2c:	2700      	movs	r7, #0
 8007a2e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a32:	f8d9 3000 	ldr.w	r3, [r9]
 8007a36:	fa1f fb82 	uxth.w	fp, r2
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007a40:	443b      	add	r3, r7
 8007a42:	f8d9 7000 	ldr.w	r7, [r9]
 8007a46:	0c12      	lsrs	r2, r2, #16
 8007a48:	0c3f      	lsrs	r7, r7, #16
 8007a4a:	fb0a 7202 	mla	r2, sl, r2, r7
 8007a4e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a58:	4565      	cmp	r5, ip
 8007a5a:	f849 3b04 	str.w	r3, [r9], #4
 8007a5e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007a62:	d8e4      	bhi.n	8007a2e <__multiply+0xaa>
 8007a64:	9b01      	ldr	r3, [sp, #4]
 8007a66:	50e7      	str	r7, [r4, r3]
 8007a68:	9b03      	ldr	r3, [sp, #12]
 8007a6a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007a6e:	3104      	adds	r1, #4
 8007a70:	f1b9 0f00 	cmp.w	r9, #0
 8007a74:	d020      	beq.n	8007ab8 <__multiply+0x134>
 8007a76:	6823      	ldr	r3, [r4, #0]
 8007a78:	4647      	mov	r7, r8
 8007a7a:	46a4      	mov	ip, r4
 8007a7c:	f04f 0a00 	mov.w	sl, #0
 8007a80:	f8b7 b000 	ldrh.w	fp, [r7]
 8007a84:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007a88:	fb09 220b 	mla	r2, r9, fp, r2
 8007a8c:	4452      	add	r2, sl
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a94:	f84c 3b04 	str.w	r3, [ip], #4
 8007a98:	f857 3b04 	ldr.w	r3, [r7], #4
 8007a9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007aa0:	f8bc 3000 	ldrh.w	r3, [ip]
 8007aa4:	fb09 330a 	mla	r3, r9, sl, r3
 8007aa8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007aac:	42bd      	cmp	r5, r7
 8007aae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ab2:	d8e5      	bhi.n	8007a80 <__multiply+0xfc>
 8007ab4:	9a01      	ldr	r2, [sp, #4]
 8007ab6:	50a3      	str	r3, [r4, r2]
 8007ab8:	3404      	adds	r4, #4
 8007aba:	e79f      	b.n	80079fc <__multiply+0x78>
 8007abc:	3e01      	subs	r6, #1
 8007abe:	e7a1      	b.n	8007a04 <__multiply+0x80>
 8007ac0:	0800862c 	.word	0x0800862c
 8007ac4:	0800863d 	.word	0x0800863d

08007ac8 <__pow5mult>:
 8007ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007acc:	4615      	mov	r5, r2
 8007ace:	f012 0203 	ands.w	r2, r2, #3
 8007ad2:	4607      	mov	r7, r0
 8007ad4:	460e      	mov	r6, r1
 8007ad6:	d007      	beq.n	8007ae8 <__pow5mult+0x20>
 8007ad8:	4c25      	ldr	r4, [pc, #148]	@ (8007b70 <__pow5mult+0xa8>)
 8007ada:	3a01      	subs	r2, #1
 8007adc:	2300      	movs	r3, #0
 8007ade:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ae2:	f7ff fea7 	bl	8007834 <__multadd>
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	10ad      	asrs	r5, r5, #2
 8007aea:	d03d      	beq.n	8007b68 <__pow5mult+0xa0>
 8007aec:	69fc      	ldr	r4, [r7, #28]
 8007aee:	b97c      	cbnz	r4, 8007b10 <__pow5mult+0x48>
 8007af0:	2010      	movs	r0, #16
 8007af2:	f7ff fd87 	bl	8007604 <malloc>
 8007af6:	4602      	mov	r2, r0
 8007af8:	61f8      	str	r0, [r7, #28]
 8007afa:	b928      	cbnz	r0, 8007b08 <__pow5mult+0x40>
 8007afc:	4b1d      	ldr	r3, [pc, #116]	@ (8007b74 <__pow5mult+0xac>)
 8007afe:	481e      	ldr	r0, [pc, #120]	@ (8007b78 <__pow5mult+0xb0>)
 8007b00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007b04:	f000 fc3e 	bl	8008384 <__assert_func>
 8007b08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b0c:	6004      	str	r4, [r0, #0]
 8007b0e:	60c4      	str	r4, [r0, #12]
 8007b10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007b14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b18:	b94c      	cbnz	r4, 8007b2e <__pow5mult+0x66>
 8007b1a:	f240 2171 	movw	r1, #625	@ 0x271
 8007b1e:	4638      	mov	r0, r7
 8007b20:	f7ff ff1a 	bl	8007958 <__i2b>
 8007b24:	2300      	movs	r3, #0
 8007b26:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b2a:	4604      	mov	r4, r0
 8007b2c:	6003      	str	r3, [r0, #0]
 8007b2e:	f04f 0900 	mov.w	r9, #0
 8007b32:	07eb      	lsls	r3, r5, #31
 8007b34:	d50a      	bpl.n	8007b4c <__pow5mult+0x84>
 8007b36:	4631      	mov	r1, r6
 8007b38:	4622      	mov	r2, r4
 8007b3a:	4638      	mov	r0, r7
 8007b3c:	f7ff ff22 	bl	8007984 <__multiply>
 8007b40:	4631      	mov	r1, r6
 8007b42:	4680      	mov	r8, r0
 8007b44:	4638      	mov	r0, r7
 8007b46:	f7ff fe53 	bl	80077f0 <_Bfree>
 8007b4a:	4646      	mov	r6, r8
 8007b4c:	106d      	asrs	r5, r5, #1
 8007b4e:	d00b      	beq.n	8007b68 <__pow5mult+0xa0>
 8007b50:	6820      	ldr	r0, [r4, #0]
 8007b52:	b938      	cbnz	r0, 8007b64 <__pow5mult+0x9c>
 8007b54:	4622      	mov	r2, r4
 8007b56:	4621      	mov	r1, r4
 8007b58:	4638      	mov	r0, r7
 8007b5a:	f7ff ff13 	bl	8007984 <__multiply>
 8007b5e:	6020      	str	r0, [r4, #0]
 8007b60:	f8c0 9000 	str.w	r9, [r0]
 8007b64:	4604      	mov	r4, r0
 8007b66:	e7e4      	b.n	8007b32 <__pow5mult+0x6a>
 8007b68:	4630      	mov	r0, r6
 8007b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b6e:	bf00      	nop
 8007b70:	080086f0 	.word	0x080086f0
 8007b74:	080085bd 	.word	0x080085bd
 8007b78:	0800863d 	.word	0x0800863d

08007b7c <__lshift>:
 8007b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b80:	460c      	mov	r4, r1
 8007b82:	6849      	ldr	r1, [r1, #4]
 8007b84:	6923      	ldr	r3, [r4, #16]
 8007b86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b8a:	68a3      	ldr	r3, [r4, #8]
 8007b8c:	4607      	mov	r7, r0
 8007b8e:	4691      	mov	r9, r2
 8007b90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b94:	f108 0601 	add.w	r6, r8, #1
 8007b98:	42b3      	cmp	r3, r6
 8007b9a:	db0b      	blt.n	8007bb4 <__lshift+0x38>
 8007b9c:	4638      	mov	r0, r7
 8007b9e:	f7ff fde7 	bl	8007770 <_Balloc>
 8007ba2:	4605      	mov	r5, r0
 8007ba4:	b948      	cbnz	r0, 8007bba <__lshift+0x3e>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	4b28      	ldr	r3, [pc, #160]	@ (8007c4c <__lshift+0xd0>)
 8007baa:	4829      	ldr	r0, [pc, #164]	@ (8007c50 <__lshift+0xd4>)
 8007bac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007bb0:	f000 fbe8 	bl	8008384 <__assert_func>
 8007bb4:	3101      	adds	r1, #1
 8007bb6:	005b      	lsls	r3, r3, #1
 8007bb8:	e7ee      	b.n	8007b98 <__lshift+0x1c>
 8007bba:	2300      	movs	r3, #0
 8007bbc:	f100 0114 	add.w	r1, r0, #20
 8007bc0:	f100 0210 	add.w	r2, r0, #16
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	4553      	cmp	r3, sl
 8007bc8:	db33      	blt.n	8007c32 <__lshift+0xb6>
 8007bca:	6920      	ldr	r0, [r4, #16]
 8007bcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007bd0:	f104 0314 	add.w	r3, r4, #20
 8007bd4:	f019 091f 	ands.w	r9, r9, #31
 8007bd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007be0:	d02b      	beq.n	8007c3a <__lshift+0xbe>
 8007be2:	f1c9 0e20 	rsb	lr, r9, #32
 8007be6:	468a      	mov	sl, r1
 8007be8:	2200      	movs	r2, #0
 8007bea:	6818      	ldr	r0, [r3, #0]
 8007bec:	fa00 f009 	lsl.w	r0, r0, r9
 8007bf0:	4310      	orrs	r0, r2
 8007bf2:	f84a 0b04 	str.w	r0, [sl], #4
 8007bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bfa:	459c      	cmp	ip, r3
 8007bfc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c00:	d8f3      	bhi.n	8007bea <__lshift+0x6e>
 8007c02:	ebac 0304 	sub.w	r3, ip, r4
 8007c06:	3b15      	subs	r3, #21
 8007c08:	f023 0303 	bic.w	r3, r3, #3
 8007c0c:	3304      	adds	r3, #4
 8007c0e:	f104 0015 	add.w	r0, r4, #21
 8007c12:	4560      	cmp	r0, ip
 8007c14:	bf88      	it	hi
 8007c16:	2304      	movhi	r3, #4
 8007c18:	50ca      	str	r2, [r1, r3]
 8007c1a:	b10a      	cbz	r2, 8007c20 <__lshift+0xa4>
 8007c1c:	f108 0602 	add.w	r6, r8, #2
 8007c20:	3e01      	subs	r6, #1
 8007c22:	4638      	mov	r0, r7
 8007c24:	612e      	str	r6, [r5, #16]
 8007c26:	4621      	mov	r1, r4
 8007c28:	f7ff fde2 	bl	80077f0 <_Bfree>
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c32:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c36:	3301      	adds	r3, #1
 8007c38:	e7c5      	b.n	8007bc6 <__lshift+0x4a>
 8007c3a:	3904      	subs	r1, #4
 8007c3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c40:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c44:	459c      	cmp	ip, r3
 8007c46:	d8f9      	bhi.n	8007c3c <__lshift+0xc0>
 8007c48:	e7ea      	b.n	8007c20 <__lshift+0xa4>
 8007c4a:	bf00      	nop
 8007c4c:	0800862c 	.word	0x0800862c
 8007c50:	0800863d 	.word	0x0800863d

08007c54 <__mcmp>:
 8007c54:	690a      	ldr	r2, [r1, #16]
 8007c56:	4603      	mov	r3, r0
 8007c58:	6900      	ldr	r0, [r0, #16]
 8007c5a:	1a80      	subs	r0, r0, r2
 8007c5c:	b530      	push	{r4, r5, lr}
 8007c5e:	d10e      	bne.n	8007c7e <__mcmp+0x2a>
 8007c60:	3314      	adds	r3, #20
 8007c62:	3114      	adds	r1, #20
 8007c64:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c68:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007c6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c74:	4295      	cmp	r5, r2
 8007c76:	d003      	beq.n	8007c80 <__mcmp+0x2c>
 8007c78:	d205      	bcs.n	8007c86 <__mcmp+0x32>
 8007c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c7e:	bd30      	pop	{r4, r5, pc}
 8007c80:	42a3      	cmp	r3, r4
 8007c82:	d3f3      	bcc.n	8007c6c <__mcmp+0x18>
 8007c84:	e7fb      	b.n	8007c7e <__mcmp+0x2a>
 8007c86:	2001      	movs	r0, #1
 8007c88:	e7f9      	b.n	8007c7e <__mcmp+0x2a>
	...

08007c8c <__mdiff>:
 8007c8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c90:	4689      	mov	r9, r1
 8007c92:	4606      	mov	r6, r0
 8007c94:	4611      	mov	r1, r2
 8007c96:	4648      	mov	r0, r9
 8007c98:	4614      	mov	r4, r2
 8007c9a:	f7ff ffdb 	bl	8007c54 <__mcmp>
 8007c9e:	1e05      	subs	r5, r0, #0
 8007ca0:	d112      	bne.n	8007cc8 <__mdiff+0x3c>
 8007ca2:	4629      	mov	r1, r5
 8007ca4:	4630      	mov	r0, r6
 8007ca6:	f7ff fd63 	bl	8007770 <_Balloc>
 8007caa:	4602      	mov	r2, r0
 8007cac:	b928      	cbnz	r0, 8007cba <__mdiff+0x2e>
 8007cae:	4b3f      	ldr	r3, [pc, #252]	@ (8007dac <__mdiff+0x120>)
 8007cb0:	f240 2137 	movw	r1, #567	@ 0x237
 8007cb4:	483e      	ldr	r0, [pc, #248]	@ (8007db0 <__mdiff+0x124>)
 8007cb6:	f000 fb65 	bl	8008384 <__assert_func>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007cc0:	4610      	mov	r0, r2
 8007cc2:	b003      	add	sp, #12
 8007cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cc8:	bfbc      	itt	lt
 8007cca:	464b      	movlt	r3, r9
 8007ccc:	46a1      	movlt	r9, r4
 8007cce:	4630      	mov	r0, r6
 8007cd0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007cd4:	bfba      	itte	lt
 8007cd6:	461c      	movlt	r4, r3
 8007cd8:	2501      	movlt	r5, #1
 8007cda:	2500      	movge	r5, #0
 8007cdc:	f7ff fd48 	bl	8007770 <_Balloc>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	b918      	cbnz	r0, 8007cec <__mdiff+0x60>
 8007ce4:	4b31      	ldr	r3, [pc, #196]	@ (8007dac <__mdiff+0x120>)
 8007ce6:	f240 2145 	movw	r1, #581	@ 0x245
 8007cea:	e7e3      	b.n	8007cb4 <__mdiff+0x28>
 8007cec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007cf0:	6926      	ldr	r6, [r4, #16]
 8007cf2:	60c5      	str	r5, [r0, #12]
 8007cf4:	f109 0310 	add.w	r3, r9, #16
 8007cf8:	f109 0514 	add.w	r5, r9, #20
 8007cfc:	f104 0e14 	add.w	lr, r4, #20
 8007d00:	f100 0b14 	add.w	fp, r0, #20
 8007d04:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007d08:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007d0c:	9301      	str	r3, [sp, #4]
 8007d0e:	46d9      	mov	r9, fp
 8007d10:	f04f 0c00 	mov.w	ip, #0
 8007d14:	9b01      	ldr	r3, [sp, #4]
 8007d16:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007d1a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007d1e:	9301      	str	r3, [sp, #4]
 8007d20:	fa1f f38a 	uxth.w	r3, sl
 8007d24:	4619      	mov	r1, r3
 8007d26:	b283      	uxth	r3, r0
 8007d28:	1acb      	subs	r3, r1, r3
 8007d2a:	0c00      	lsrs	r0, r0, #16
 8007d2c:	4463      	add	r3, ip
 8007d2e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007d32:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d3c:	4576      	cmp	r6, lr
 8007d3e:	f849 3b04 	str.w	r3, [r9], #4
 8007d42:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d46:	d8e5      	bhi.n	8007d14 <__mdiff+0x88>
 8007d48:	1b33      	subs	r3, r6, r4
 8007d4a:	3b15      	subs	r3, #21
 8007d4c:	f023 0303 	bic.w	r3, r3, #3
 8007d50:	3415      	adds	r4, #21
 8007d52:	3304      	adds	r3, #4
 8007d54:	42a6      	cmp	r6, r4
 8007d56:	bf38      	it	cc
 8007d58:	2304      	movcc	r3, #4
 8007d5a:	441d      	add	r5, r3
 8007d5c:	445b      	add	r3, fp
 8007d5e:	461e      	mov	r6, r3
 8007d60:	462c      	mov	r4, r5
 8007d62:	4544      	cmp	r4, r8
 8007d64:	d30e      	bcc.n	8007d84 <__mdiff+0xf8>
 8007d66:	f108 0103 	add.w	r1, r8, #3
 8007d6a:	1b49      	subs	r1, r1, r5
 8007d6c:	f021 0103 	bic.w	r1, r1, #3
 8007d70:	3d03      	subs	r5, #3
 8007d72:	45a8      	cmp	r8, r5
 8007d74:	bf38      	it	cc
 8007d76:	2100      	movcc	r1, #0
 8007d78:	440b      	add	r3, r1
 8007d7a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d7e:	b191      	cbz	r1, 8007da6 <__mdiff+0x11a>
 8007d80:	6117      	str	r7, [r2, #16]
 8007d82:	e79d      	b.n	8007cc0 <__mdiff+0x34>
 8007d84:	f854 1b04 	ldr.w	r1, [r4], #4
 8007d88:	46e6      	mov	lr, ip
 8007d8a:	0c08      	lsrs	r0, r1, #16
 8007d8c:	fa1c fc81 	uxtah	ip, ip, r1
 8007d90:	4471      	add	r1, lr
 8007d92:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d96:	b289      	uxth	r1, r1
 8007d98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d9c:	f846 1b04 	str.w	r1, [r6], #4
 8007da0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007da4:	e7dd      	b.n	8007d62 <__mdiff+0xd6>
 8007da6:	3f01      	subs	r7, #1
 8007da8:	e7e7      	b.n	8007d7a <__mdiff+0xee>
 8007daa:	bf00      	nop
 8007dac:	0800862c 	.word	0x0800862c
 8007db0:	0800863d 	.word	0x0800863d

08007db4 <__d2b>:
 8007db4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007db8:	460f      	mov	r7, r1
 8007dba:	2101      	movs	r1, #1
 8007dbc:	ec59 8b10 	vmov	r8, r9, d0
 8007dc0:	4616      	mov	r6, r2
 8007dc2:	f7ff fcd5 	bl	8007770 <_Balloc>
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	b930      	cbnz	r0, 8007dd8 <__d2b+0x24>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	4b23      	ldr	r3, [pc, #140]	@ (8007e5c <__d2b+0xa8>)
 8007dce:	4824      	ldr	r0, [pc, #144]	@ (8007e60 <__d2b+0xac>)
 8007dd0:	f240 310f 	movw	r1, #783	@ 0x30f
 8007dd4:	f000 fad6 	bl	8008384 <__assert_func>
 8007dd8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ddc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007de0:	b10d      	cbz	r5, 8007de6 <__d2b+0x32>
 8007de2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007de6:	9301      	str	r3, [sp, #4]
 8007de8:	f1b8 0300 	subs.w	r3, r8, #0
 8007dec:	d023      	beq.n	8007e36 <__d2b+0x82>
 8007dee:	4668      	mov	r0, sp
 8007df0:	9300      	str	r3, [sp, #0]
 8007df2:	f7ff fd84 	bl	80078fe <__lo0bits>
 8007df6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007dfa:	b1d0      	cbz	r0, 8007e32 <__d2b+0x7e>
 8007dfc:	f1c0 0320 	rsb	r3, r0, #32
 8007e00:	fa02 f303 	lsl.w	r3, r2, r3
 8007e04:	430b      	orrs	r3, r1
 8007e06:	40c2      	lsrs	r2, r0
 8007e08:	6163      	str	r3, [r4, #20]
 8007e0a:	9201      	str	r2, [sp, #4]
 8007e0c:	9b01      	ldr	r3, [sp, #4]
 8007e0e:	61a3      	str	r3, [r4, #24]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	bf0c      	ite	eq
 8007e14:	2201      	moveq	r2, #1
 8007e16:	2202      	movne	r2, #2
 8007e18:	6122      	str	r2, [r4, #16]
 8007e1a:	b1a5      	cbz	r5, 8007e46 <__d2b+0x92>
 8007e1c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007e20:	4405      	add	r5, r0
 8007e22:	603d      	str	r5, [r7, #0]
 8007e24:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007e28:	6030      	str	r0, [r6, #0]
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	b003      	add	sp, #12
 8007e2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e32:	6161      	str	r1, [r4, #20]
 8007e34:	e7ea      	b.n	8007e0c <__d2b+0x58>
 8007e36:	a801      	add	r0, sp, #4
 8007e38:	f7ff fd61 	bl	80078fe <__lo0bits>
 8007e3c:	9b01      	ldr	r3, [sp, #4]
 8007e3e:	6163      	str	r3, [r4, #20]
 8007e40:	3020      	adds	r0, #32
 8007e42:	2201      	movs	r2, #1
 8007e44:	e7e8      	b.n	8007e18 <__d2b+0x64>
 8007e46:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e4a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007e4e:	6038      	str	r0, [r7, #0]
 8007e50:	6918      	ldr	r0, [r3, #16]
 8007e52:	f7ff fd35 	bl	80078c0 <__hi0bits>
 8007e56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e5a:	e7e5      	b.n	8007e28 <__d2b+0x74>
 8007e5c:	0800862c 	.word	0x0800862c
 8007e60:	0800863d 	.word	0x0800863d

08007e64 <__sfputc_r>:
 8007e64:	6893      	ldr	r3, [r2, #8]
 8007e66:	3b01      	subs	r3, #1
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	b410      	push	{r4}
 8007e6c:	6093      	str	r3, [r2, #8]
 8007e6e:	da08      	bge.n	8007e82 <__sfputc_r+0x1e>
 8007e70:	6994      	ldr	r4, [r2, #24]
 8007e72:	42a3      	cmp	r3, r4
 8007e74:	db01      	blt.n	8007e7a <__sfputc_r+0x16>
 8007e76:	290a      	cmp	r1, #10
 8007e78:	d103      	bne.n	8007e82 <__sfputc_r+0x1e>
 8007e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e7e:	f7fe bc0a 	b.w	8006696 <__swbuf_r>
 8007e82:	6813      	ldr	r3, [r2, #0]
 8007e84:	1c58      	adds	r0, r3, #1
 8007e86:	6010      	str	r0, [r2, #0]
 8007e88:	7019      	strb	r1, [r3, #0]
 8007e8a:	4608      	mov	r0, r1
 8007e8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e90:	4770      	bx	lr

08007e92 <__sfputs_r>:
 8007e92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e94:	4606      	mov	r6, r0
 8007e96:	460f      	mov	r7, r1
 8007e98:	4614      	mov	r4, r2
 8007e9a:	18d5      	adds	r5, r2, r3
 8007e9c:	42ac      	cmp	r4, r5
 8007e9e:	d101      	bne.n	8007ea4 <__sfputs_r+0x12>
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	e007      	b.n	8007eb4 <__sfputs_r+0x22>
 8007ea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ea8:	463a      	mov	r2, r7
 8007eaa:	4630      	mov	r0, r6
 8007eac:	f7ff ffda 	bl	8007e64 <__sfputc_r>
 8007eb0:	1c43      	adds	r3, r0, #1
 8007eb2:	d1f3      	bne.n	8007e9c <__sfputs_r+0xa>
 8007eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007eb8 <_vfiprintf_r>:
 8007eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ebc:	460d      	mov	r5, r1
 8007ebe:	b09d      	sub	sp, #116	@ 0x74
 8007ec0:	4614      	mov	r4, r2
 8007ec2:	4698      	mov	r8, r3
 8007ec4:	4606      	mov	r6, r0
 8007ec6:	b118      	cbz	r0, 8007ed0 <_vfiprintf_r+0x18>
 8007ec8:	6a03      	ldr	r3, [r0, #32]
 8007eca:	b90b      	cbnz	r3, 8007ed0 <_vfiprintf_r+0x18>
 8007ecc:	f7fe fafa 	bl	80064c4 <__sinit>
 8007ed0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ed2:	07d9      	lsls	r1, r3, #31
 8007ed4:	d405      	bmi.n	8007ee2 <_vfiprintf_r+0x2a>
 8007ed6:	89ab      	ldrh	r3, [r5, #12]
 8007ed8:	059a      	lsls	r2, r3, #22
 8007eda:	d402      	bmi.n	8007ee2 <_vfiprintf_r+0x2a>
 8007edc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ede:	f7fe fcec 	bl	80068ba <__retarget_lock_acquire_recursive>
 8007ee2:	89ab      	ldrh	r3, [r5, #12]
 8007ee4:	071b      	lsls	r3, r3, #28
 8007ee6:	d501      	bpl.n	8007eec <_vfiprintf_r+0x34>
 8007ee8:	692b      	ldr	r3, [r5, #16]
 8007eea:	b99b      	cbnz	r3, 8007f14 <_vfiprintf_r+0x5c>
 8007eec:	4629      	mov	r1, r5
 8007eee:	4630      	mov	r0, r6
 8007ef0:	f7fe fc10 	bl	8006714 <__swsetup_r>
 8007ef4:	b170      	cbz	r0, 8007f14 <_vfiprintf_r+0x5c>
 8007ef6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ef8:	07dc      	lsls	r4, r3, #31
 8007efa:	d504      	bpl.n	8007f06 <_vfiprintf_r+0x4e>
 8007efc:	f04f 30ff 	mov.w	r0, #4294967295
 8007f00:	b01d      	add	sp, #116	@ 0x74
 8007f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f06:	89ab      	ldrh	r3, [r5, #12]
 8007f08:	0598      	lsls	r0, r3, #22
 8007f0a:	d4f7      	bmi.n	8007efc <_vfiprintf_r+0x44>
 8007f0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f0e:	f7fe fcd5 	bl	80068bc <__retarget_lock_release_recursive>
 8007f12:	e7f3      	b.n	8007efc <_vfiprintf_r+0x44>
 8007f14:	2300      	movs	r3, #0
 8007f16:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f18:	2320      	movs	r3, #32
 8007f1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f22:	2330      	movs	r3, #48	@ 0x30
 8007f24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80080d4 <_vfiprintf_r+0x21c>
 8007f28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f2c:	f04f 0901 	mov.w	r9, #1
 8007f30:	4623      	mov	r3, r4
 8007f32:	469a      	mov	sl, r3
 8007f34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f38:	b10a      	cbz	r2, 8007f3e <_vfiprintf_r+0x86>
 8007f3a:	2a25      	cmp	r2, #37	@ 0x25
 8007f3c:	d1f9      	bne.n	8007f32 <_vfiprintf_r+0x7a>
 8007f3e:	ebba 0b04 	subs.w	fp, sl, r4
 8007f42:	d00b      	beq.n	8007f5c <_vfiprintf_r+0xa4>
 8007f44:	465b      	mov	r3, fp
 8007f46:	4622      	mov	r2, r4
 8007f48:	4629      	mov	r1, r5
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	f7ff ffa1 	bl	8007e92 <__sfputs_r>
 8007f50:	3001      	adds	r0, #1
 8007f52:	f000 80a7 	beq.w	80080a4 <_vfiprintf_r+0x1ec>
 8007f56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f58:	445a      	add	r2, fp
 8007f5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f5c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	f000 809f 	beq.w	80080a4 <_vfiprintf_r+0x1ec>
 8007f66:	2300      	movs	r3, #0
 8007f68:	f04f 32ff 	mov.w	r2, #4294967295
 8007f6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f70:	f10a 0a01 	add.w	sl, sl, #1
 8007f74:	9304      	str	r3, [sp, #16]
 8007f76:	9307      	str	r3, [sp, #28]
 8007f78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f7e:	4654      	mov	r4, sl
 8007f80:	2205      	movs	r2, #5
 8007f82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f86:	4853      	ldr	r0, [pc, #332]	@ (80080d4 <_vfiprintf_r+0x21c>)
 8007f88:	f7f8 f922 	bl	80001d0 <memchr>
 8007f8c:	9a04      	ldr	r2, [sp, #16]
 8007f8e:	b9d8      	cbnz	r0, 8007fc8 <_vfiprintf_r+0x110>
 8007f90:	06d1      	lsls	r1, r2, #27
 8007f92:	bf44      	itt	mi
 8007f94:	2320      	movmi	r3, #32
 8007f96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f9a:	0713      	lsls	r3, r2, #28
 8007f9c:	bf44      	itt	mi
 8007f9e:	232b      	movmi	r3, #43	@ 0x2b
 8007fa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fa4:	f89a 3000 	ldrb.w	r3, [sl]
 8007fa8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007faa:	d015      	beq.n	8007fd8 <_vfiprintf_r+0x120>
 8007fac:	9a07      	ldr	r2, [sp, #28]
 8007fae:	4654      	mov	r4, sl
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	f04f 0c0a 	mov.w	ip, #10
 8007fb6:	4621      	mov	r1, r4
 8007fb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fbc:	3b30      	subs	r3, #48	@ 0x30
 8007fbe:	2b09      	cmp	r3, #9
 8007fc0:	d94b      	bls.n	800805a <_vfiprintf_r+0x1a2>
 8007fc2:	b1b0      	cbz	r0, 8007ff2 <_vfiprintf_r+0x13a>
 8007fc4:	9207      	str	r2, [sp, #28]
 8007fc6:	e014      	b.n	8007ff2 <_vfiprintf_r+0x13a>
 8007fc8:	eba0 0308 	sub.w	r3, r0, r8
 8007fcc:	fa09 f303 	lsl.w	r3, r9, r3
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	9304      	str	r3, [sp, #16]
 8007fd4:	46a2      	mov	sl, r4
 8007fd6:	e7d2      	b.n	8007f7e <_vfiprintf_r+0xc6>
 8007fd8:	9b03      	ldr	r3, [sp, #12]
 8007fda:	1d19      	adds	r1, r3, #4
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	9103      	str	r1, [sp, #12]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	bfbb      	ittet	lt
 8007fe4:	425b      	neglt	r3, r3
 8007fe6:	f042 0202 	orrlt.w	r2, r2, #2
 8007fea:	9307      	strge	r3, [sp, #28]
 8007fec:	9307      	strlt	r3, [sp, #28]
 8007fee:	bfb8      	it	lt
 8007ff0:	9204      	strlt	r2, [sp, #16]
 8007ff2:	7823      	ldrb	r3, [r4, #0]
 8007ff4:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ff6:	d10a      	bne.n	800800e <_vfiprintf_r+0x156>
 8007ff8:	7863      	ldrb	r3, [r4, #1]
 8007ffa:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ffc:	d132      	bne.n	8008064 <_vfiprintf_r+0x1ac>
 8007ffe:	9b03      	ldr	r3, [sp, #12]
 8008000:	1d1a      	adds	r2, r3, #4
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	9203      	str	r2, [sp, #12]
 8008006:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800800a:	3402      	adds	r4, #2
 800800c:	9305      	str	r3, [sp, #20]
 800800e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80080e4 <_vfiprintf_r+0x22c>
 8008012:	7821      	ldrb	r1, [r4, #0]
 8008014:	2203      	movs	r2, #3
 8008016:	4650      	mov	r0, sl
 8008018:	f7f8 f8da 	bl	80001d0 <memchr>
 800801c:	b138      	cbz	r0, 800802e <_vfiprintf_r+0x176>
 800801e:	9b04      	ldr	r3, [sp, #16]
 8008020:	eba0 000a 	sub.w	r0, r0, sl
 8008024:	2240      	movs	r2, #64	@ 0x40
 8008026:	4082      	lsls	r2, r0
 8008028:	4313      	orrs	r3, r2
 800802a:	3401      	adds	r4, #1
 800802c:	9304      	str	r3, [sp, #16]
 800802e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008032:	4829      	ldr	r0, [pc, #164]	@ (80080d8 <_vfiprintf_r+0x220>)
 8008034:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008038:	2206      	movs	r2, #6
 800803a:	f7f8 f8c9 	bl	80001d0 <memchr>
 800803e:	2800      	cmp	r0, #0
 8008040:	d03f      	beq.n	80080c2 <_vfiprintf_r+0x20a>
 8008042:	4b26      	ldr	r3, [pc, #152]	@ (80080dc <_vfiprintf_r+0x224>)
 8008044:	bb1b      	cbnz	r3, 800808e <_vfiprintf_r+0x1d6>
 8008046:	9b03      	ldr	r3, [sp, #12]
 8008048:	3307      	adds	r3, #7
 800804a:	f023 0307 	bic.w	r3, r3, #7
 800804e:	3308      	adds	r3, #8
 8008050:	9303      	str	r3, [sp, #12]
 8008052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008054:	443b      	add	r3, r7
 8008056:	9309      	str	r3, [sp, #36]	@ 0x24
 8008058:	e76a      	b.n	8007f30 <_vfiprintf_r+0x78>
 800805a:	fb0c 3202 	mla	r2, ip, r2, r3
 800805e:	460c      	mov	r4, r1
 8008060:	2001      	movs	r0, #1
 8008062:	e7a8      	b.n	8007fb6 <_vfiprintf_r+0xfe>
 8008064:	2300      	movs	r3, #0
 8008066:	3401      	adds	r4, #1
 8008068:	9305      	str	r3, [sp, #20]
 800806a:	4619      	mov	r1, r3
 800806c:	f04f 0c0a 	mov.w	ip, #10
 8008070:	4620      	mov	r0, r4
 8008072:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008076:	3a30      	subs	r2, #48	@ 0x30
 8008078:	2a09      	cmp	r2, #9
 800807a:	d903      	bls.n	8008084 <_vfiprintf_r+0x1cc>
 800807c:	2b00      	cmp	r3, #0
 800807e:	d0c6      	beq.n	800800e <_vfiprintf_r+0x156>
 8008080:	9105      	str	r1, [sp, #20]
 8008082:	e7c4      	b.n	800800e <_vfiprintf_r+0x156>
 8008084:	fb0c 2101 	mla	r1, ip, r1, r2
 8008088:	4604      	mov	r4, r0
 800808a:	2301      	movs	r3, #1
 800808c:	e7f0      	b.n	8008070 <_vfiprintf_r+0x1b8>
 800808e:	ab03      	add	r3, sp, #12
 8008090:	9300      	str	r3, [sp, #0]
 8008092:	462a      	mov	r2, r5
 8008094:	4b12      	ldr	r3, [pc, #72]	@ (80080e0 <_vfiprintf_r+0x228>)
 8008096:	a904      	add	r1, sp, #16
 8008098:	4630      	mov	r0, r6
 800809a:	f7fd fdd1 	bl	8005c40 <_printf_float>
 800809e:	4607      	mov	r7, r0
 80080a0:	1c78      	adds	r0, r7, #1
 80080a2:	d1d6      	bne.n	8008052 <_vfiprintf_r+0x19a>
 80080a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080a6:	07d9      	lsls	r1, r3, #31
 80080a8:	d405      	bmi.n	80080b6 <_vfiprintf_r+0x1fe>
 80080aa:	89ab      	ldrh	r3, [r5, #12]
 80080ac:	059a      	lsls	r2, r3, #22
 80080ae:	d402      	bmi.n	80080b6 <_vfiprintf_r+0x1fe>
 80080b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080b2:	f7fe fc03 	bl	80068bc <__retarget_lock_release_recursive>
 80080b6:	89ab      	ldrh	r3, [r5, #12]
 80080b8:	065b      	lsls	r3, r3, #25
 80080ba:	f53f af1f 	bmi.w	8007efc <_vfiprintf_r+0x44>
 80080be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080c0:	e71e      	b.n	8007f00 <_vfiprintf_r+0x48>
 80080c2:	ab03      	add	r3, sp, #12
 80080c4:	9300      	str	r3, [sp, #0]
 80080c6:	462a      	mov	r2, r5
 80080c8:	4b05      	ldr	r3, [pc, #20]	@ (80080e0 <_vfiprintf_r+0x228>)
 80080ca:	a904      	add	r1, sp, #16
 80080cc:	4630      	mov	r0, r6
 80080ce:	f7fe f84f 	bl	8006170 <_printf_i>
 80080d2:	e7e4      	b.n	800809e <_vfiprintf_r+0x1e6>
 80080d4:	08008696 	.word	0x08008696
 80080d8:	080086a0 	.word	0x080086a0
 80080dc:	08005c41 	.word	0x08005c41
 80080e0:	08007e93 	.word	0x08007e93
 80080e4:	0800869c 	.word	0x0800869c

080080e8 <__sflush_r>:
 80080e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080f0:	0716      	lsls	r6, r2, #28
 80080f2:	4605      	mov	r5, r0
 80080f4:	460c      	mov	r4, r1
 80080f6:	d454      	bmi.n	80081a2 <__sflush_r+0xba>
 80080f8:	684b      	ldr	r3, [r1, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	dc02      	bgt.n	8008104 <__sflush_r+0x1c>
 80080fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008100:	2b00      	cmp	r3, #0
 8008102:	dd48      	ble.n	8008196 <__sflush_r+0xae>
 8008104:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008106:	2e00      	cmp	r6, #0
 8008108:	d045      	beq.n	8008196 <__sflush_r+0xae>
 800810a:	2300      	movs	r3, #0
 800810c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008110:	682f      	ldr	r7, [r5, #0]
 8008112:	6a21      	ldr	r1, [r4, #32]
 8008114:	602b      	str	r3, [r5, #0]
 8008116:	d030      	beq.n	800817a <__sflush_r+0x92>
 8008118:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800811a:	89a3      	ldrh	r3, [r4, #12]
 800811c:	0759      	lsls	r1, r3, #29
 800811e:	d505      	bpl.n	800812c <__sflush_r+0x44>
 8008120:	6863      	ldr	r3, [r4, #4]
 8008122:	1ad2      	subs	r2, r2, r3
 8008124:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008126:	b10b      	cbz	r3, 800812c <__sflush_r+0x44>
 8008128:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800812a:	1ad2      	subs	r2, r2, r3
 800812c:	2300      	movs	r3, #0
 800812e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008130:	6a21      	ldr	r1, [r4, #32]
 8008132:	4628      	mov	r0, r5
 8008134:	47b0      	blx	r6
 8008136:	1c43      	adds	r3, r0, #1
 8008138:	89a3      	ldrh	r3, [r4, #12]
 800813a:	d106      	bne.n	800814a <__sflush_r+0x62>
 800813c:	6829      	ldr	r1, [r5, #0]
 800813e:	291d      	cmp	r1, #29
 8008140:	d82b      	bhi.n	800819a <__sflush_r+0xb2>
 8008142:	4a2a      	ldr	r2, [pc, #168]	@ (80081ec <__sflush_r+0x104>)
 8008144:	40ca      	lsrs	r2, r1
 8008146:	07d6      	lsls	r6, r2, #31
 8008148:	d527      	bpl.n	800819a <__sflush_r+0xb2>
 800814a:	2200      	movs	r2, #0
 800814c:	6062      	str	r2, [r4, #4]
 800814e:	04d9      	lsls	r1, r3, #19
 8008150:	6922      	ldr	r2, [r4, #16]
 8008152:	6022      	str	r2, [r4, #0]
 8008154:	d504      	bpl.n	8008160 <__sflush_r+0x78>
 8008156:	1c42      	adds	r2, r0, #1
 8008158:	d101      	bne.n	800815e <__sflush_r+0x76>
 800815a:	682b      	ldr	r3, [r5, #0]
 800815c:	b903      	cbnz	r3, 8008160 <__sflush_r+0x78>
 800815e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008160:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008162:	602f      	str	r7, [r5, #0]
 8008164:	b1b9      	cbz	r1, 8008196 <__sflush_r+0xae>
 8008166:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800816a:	4299      	cmp	r1, r3
 800816c:	d002      	beq.n	8008174 <__sflush_r+0x8c>
 800816e:	4628      	mov	r0, r5
 8008170:	f7ff f9fe 	bl	8007570 <_free_r>
 8008174:	2300      	movs	r3, #0
 8008176:	6363      	str	r3, [r4, #52]	@ 0x34
 8008178:	e00d      	b.n	8008196 <__sflush_r+0xae>
 800817a:	2301      	movs	r3, #1
 800817c:	4628      	mov	r0, r5
 800817e:	47b0      	blx	r6
 8008180:	4602      	mov	r2, r0
 8008182:	1c50      	adds	r0, r2, #1
 8008184:	d1c9      	bne.n	800811a <__sflush_r+0x32>
 8008186:	682b      	ldr	r3, [r5, #0]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d0c6      	beq.n	800811a <__sflush_r+0x32>
 800818c:	2b1d      	cmp	r3, #29
 800818e:	d001      	beq.n	8008194 <__sflush_r+0xac>
 8008190:	2b16      	cmp	r3, #22
 8008192:	d11e      	bne.n	80081d2 <__sflush_r+0xea>
 8008194:	602f      	str	r7, [r5, #0]
 8008196:	2000      	movs	r0, #0
 8008198:	e022      	b.n	80081e0 <__sflush_r+0xf8>
 800819a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800819e:	b21b      	sxth	r3, r3
 80081a0:	e01b      	b.n	80081da <__sflush_r+0xf2>
 80081a2:	690f      	ldr	r7, [r1, #16]
 80081a4:	2f00      	cmp	r7, #0
 80081a6:	d0f6      	beq.n	8008196 <__sflush_r+0xae>
 80081a8:	0793      	lsls	r3, r2, #30
 80081aa:	680e      	ldr	r6, [r1, #0]
 80081ac:	bf08      	it	eq
 80081ae:	694b      	ldreq	r3, [r1, #20]
 80081b0:	600f      	str	r7, [r1, #0]
 80081b2:	bf18      	it	ne
 80081b4:	2300      	movne	r3, #0
 80081b6:	eba6 0807 	sub.w	r8, r6, r7
 80081ba:	608b      	str	r3, [r1, #8]
 80081bc:	f1b8 0f00 	cmp.w	r8, #0
 80081c0:	dde9      	ble.n	8008196 <__sflush_r+0xae>
 80081c2:	6a21      	ldr	r1, [r4, #32]
 80081c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80081c6:	4643      	mov	r3, r8
 80081c8:	463a      	mov	r2, r7
 80081ca:	4628      	mov	r0, r5
 80081cc:	47b0      	blx	r6
 80081ce:	2800      	cmp	r0, #0
 80081d0:	dc08      	bgt.n	80081e4 <__sflush_r+0xfc>
 80081d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081da:	81a3      	strh	r3, [r4, #12]
 80081dc:	f04f 30ff 	mov.w	r0, #4294967295
 80081e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e4:	4407      	add	r7, r0
 80081e6:	eba8 0800 	sub.w	r8, r8, r0
 80081ea:	e7e7      	b.n	80081bc <__sflush_r+0xd4>
 80081ec:	20400001 	.word	0x20400001

080081f0 <_fflush_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	690b      	ldr	r3, [r1, #16]
 80081f4:	4605      	mov	r5, r0
 80081f6:	460c      	mov	r4, r1
 80081f8:	b913      	cbnz	r3, 8008200 <_fflush_r+0x10>
 80081fa:	2500      	movs	r5, #0
 80081fc:	4628      	mov	r0, r5
 80081fe:	bd38      	pop	{r3, r4, r5, pc}
 8008200:	b118      	cbz	r0, 800820a <_fflush_r+0x1a>
 8008202:	6a03      	ldr	r3, [r0, #32]
 8008204:	b90b      	cbnz	r3, 800820a <_fflush_r+0x1a>
 8008206:	f7fe f95d 	bl	80064c4 <__sinit>
 800820a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d0f3      	beq.n	80081fa <_fflush_r+0xa>
 8008212:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008214:	07d0      	lsls	r0, r2, #31
 8008216:	d404      	bmi.n	8008222 <_fflush_r+0x32>
 8008218:	0599      	lsls	r1, r3, #22
 800821a:	d402      	bmi.n	8008222 <_fflush_r+0x32>
 800821c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800821e:	f7fe fb4c 	bl	80068ba <__retarget_lock_acquire_recursive>
 8008222:	4628      	mov	r0, r5
 8008224:	4621      	mov	r1, r4
 8008226:	f7ff ff5f 	bl	80080e8 <__sflush_r>
 800822a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800822c:	07da      	lsls	r2, r3, #31
 800822e:	4605      	mov	r5, r0
 8008230:	d4e4      	bmi.n	80081fc <_fflush_r+0xc>
 8008232:	89a3      	ldrh	r3, [r4, #12]
 8008234:	059b      	lsls	r3, r3, #22
 8008236:	d4e1      	bmi.n	80081fc <_fflush_r+0xc>
 8008238:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800823a:	f7fe fb3f 	bl	80068bc <__retarget_lock_release_recursive>
 800823e:	e7dd      	b.n	80081fc <_fflush_r+0xc>

08008240 <__swhatbuf_r>:
 8008240:	b570      	push	{r4, r5, r6, lr}
 8008242:	460c      	mov	r4, r1
 8008244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008248:	2900      	cmp	r1, #0
 800824a:	b096      	sub	sp, #88	@ 0x58
 800824c:	4615      	mov	r5, r2
 800824e:	461e      	mov	r6, r3
 8008250:	da0d      	bge.n	800826e <__swhatbuf_r+0x2e>
 8008252:	89a3      	ldrh	r3, [r4, #12]
 8008254:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008258:	f04f 0100 	mov.w	r1, #0
 800825c:	bf14      	ite	ne
 800825e:	2340      	movne	r3, #64	@ 0x40
 8008260:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008264:	2000      	movs	r0, #0
 8008266:	6031      	str	r1, [r6, #0]
 8008268:	602b      	str	r3, [r5, #0]
 800826a:	b016      	add	sp, #88	@ 0x58
 800826c:	bd70      	pop	{r4, r5, r6, pc}
 800826e:	466a      	mov	r2, sp
 8008270:	f000 f848 	bl	8008304 <_fstat_r>
 8008274:	2800      	cmp	r0, #0
 8008276:	dbec      	blt.n	8008252 <__swhatbuf_r+0x12>
 8008278:	9901      	ldr	r1, [sp, #4]
 800827a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800827e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008282:	4259      	negs	r1, r3
 8008284:	4159      	adcs	r1, r3
 8008286:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800828a:	e7eb      	b.n	8008264 <__swhatbuf_r+0x24>

0800828c <__smakebuf_r>:
 800828c:	898b      	ldrh	r3, [r1, #12]
 800828e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008290:	079d      	lsls	r5, r3, #30
 8008292:	4606      	mov	r6, r0
 8008294:	460c      	mov	r4, r1
 8008296:	d507      	bpl.n	80082a8 <__smakebuf_r+0x1c>
 8008298:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800829c:	6023      	str	r3, [r4, #0]
 800829e:	6123      	str	r3, [r4, #16]
 80082a0:	2301      	movs	r3, #1
 80082a2:	6163      	str	r3, [r4, #20]
 80082a4:	b003      	add	sp, #12
 80082a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082a8:	ab01      	add	r3, sp, #4
 80082aa:	466a      	mov	r2, sp
 80082ac:	f7ff ffc8 	bl	8008240 <__swhatbuf_r>
 80082b0:	9f00      	ldr	r7, [sp, #0]
 80082b2:	4605      	mov	r5, r0
 80082b4:	4639      	mov	r1, r7
 80082b6:	4630      	mov	r0, r6
 80082b8:	f7ff f9ce 	bl	8007658 <_malloc_r>
 80082bc:	b948      	cbnz	r0, 80082d2 <__smakebuf_r+0x46>
 80082be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082c2:	059a      	lsls	r2, r3, #22
 80082c4:	d4ee      	bmi.n	80082a4 <__smakebuf_r+0x18>
 80082c6:	f023 0303 	bic.w	r3, r3, #3
 80082ca:	f043 0302 	orr.w	r3, r3, #2
 80082ce:	81a3      	strh	r3, [r4, #12]
 80082d0:	e7e2      	b.n	8008298 <__smakebuf_r+0xc>
 80082d2:	89a3      	ldrh	r3, [r4, #12]
 80082d4:	6020      	str	r0, [r4, #0]
 80082d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082da:	81a3      	strh	r3, [r4, #12]
 80082dc:	9b01      	ldr	r3, [sp, #4]
 80082de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80082e2:	b15b      	cbz	r3, 80082fc <__smakebuf_r+0x70>
 80082e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082e8:	4630      	mov	r0, r6
 80082ea:	f000 f81d 	bl	8008328 <_isatty_r>
 80082ee:	b128      	cbz	r0, 80082fc <__smakebuf_r+0x70>
 80082f0:	89a3      	ldrh	r3, [r4, #12]
 80082f2:	f023 0303 	bic.w	r3, r3, #3
 80082f6:	f043 0301 	orr.w	r3, r3, #1
 80082fa:	81a3      	strh	r3, [r4, #12]
 80082fc:	89a3      	ldrh	r3, [r4, #12]
 80082fe:	431d      	orrs	r5, r3
 8008300:	81a5      	strh	r5, [r4, #12]
 8008302:	e7cf      	b.n	80082a4 <__smakebuf_r+0x18>

08008304 <_fstat_r>:
 8008304:	b538      	push	{r3, r4, r5, lr}
 8008306:	4d07      	ldr	r5, [pc, #28]	@ (8008324 <_fstat_r+0x20>)
 8008308:	2300      	movs	r3, #0
 800830a:	4604      	mov	r4, r0
 800830c:	4608      	mov	r0, r1
 800830e:	4611      	mov	r1, r2
 8008310:	602b      	str	r3, [r5, #0]
 8008312:	f7f9 fe67 	bl	8001fe4 <_fstat>
 8008316:	1c43      	adds	r3, r0, #1
 8008318:	d102      	bne.n	8008320 <_fstat_r+0x1c>
 800831a:	682b      	ldr	r3, [r5, #0]
 800831c:	b103      	cbz	r3, 8008320 <_fstat_r+0x1c>
 800831e:	6023      	str	r3, [r4, #0]
 8008320:	bd38      	pop	{r3, r4, r5, pc}
 8008322:	bf00      	nop
 8008324:	20000488 	.word	0x20000488

08008328 <_isatty_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	4d06      	ldr	r5, [pc, #24]	@ (8008344 <_isatty_r+0x1c>)
 800832c:	2300      	movs	r3, #0
 800832e:	4604      	mov	r4, r0
 8008330:	4608      	mov	r0, r1
 8008332:	602b      	str	r3, [r5, #0]
 8008334:	f7f9 fe66 	bl	8002004 <_isatty>
 8008338:	1c43      	adds	r3, r0, #1
 800833a:	d102      	bne.n	8008342 <_isatty_r+0x1a>
 800833c:	682b      	ldr	r3, [r5, #0]
 800833e:	b103      	cbz	r3, 8008342 <_isatty_r+0x1a>
 8008340:	6023      	str	r3, [r4, #0]
 8008342:	bd38      	pop	{r3, r4, r5, pc}
 8008344:	20000488 	.word	0x20000488

08008348 <_sbrk_r>:
 8008348:	b538      	push	{r3, r4, r5, lr}
 800834a:	4d06      	ldr	r5, [pc, #24]	@ (8008364 <_sbrk_r+0x1c>)
 800834c:	2300      	movs	r3, #0
 800834e:	4604      	mov	r4, r0
 8008350:	4608      	mov	r0, r1
 8008352:	602b      	str	r3, [r5, #0]
 8008354:	f7f9 fe6e 	bl	8002034 <_sbrk>
 8008358:	1c43      	adds	r3, r0, #1
 800835a:	d102      	bne.n	8008362 <_sbrk_r+0x1a>
 800835c:	682b      	ldr	r3, [r5, #0]
 800835e:	b103      	cbz	r3, 8008362 <_sbrk_r+0x1a>
 8008360:	6023      	str	r3, [r4, #0]
 8008362:	bd38      	pop	{r3, r4, r5, pc}
 8008364:	20000488 	.word	0x20000488

08008368 <memcpy>:
 8008368:	440a      	add	r2, r1
 800836a:	4291      	cmp	r1, r2
 800836c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008370:	d100      	bne.n	8008374 <memcpy+0xc>
 8008372:	4770      	bx	lr
 8008374:	b510      	push	{r4, lr}
 8008376:	f811 4b01 	ldrb.w	r4, [r1], #1
 800837a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800837e:	4291      	cmp	r1, r2
 8008380:	d1f9      	bne.n	8008376 <memcpy+0xe>
 8008382:	bd10      	pop	{r4, pc}

08008384 <__assert_func>:
 8008384:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008386:	4614      	mov	r4, r2
 8008388:	461a      	mov	r2, r3
 800838a:	4b09      	ldr	r3, [pc, #36]	@ (80083b0 <__assert_func+0x2c>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4605      	mov	r5, r0
 8008390:	68d8      	ldr	r0, [r3, #12]
 8008392:	b14c      	cbz	r4, 80083a8 <__assert_func+0x24>
 8008394:	4b07      	ldr	r3, [pc, #28]	@ (80083b4 <__assert_func+0x30>)
 8008396:	9100      	str	r1, [sp, #0]
 8008398:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800839c:	4906      	ldr	r1, [pc, #24]	@ (80083b8 <__assert_func+0x34>)
 800839e:	462b      	mov	r3, r5
 80083a0:	f000 f842 	bl	8008428 <fiprintf>
 80083a4:	f000 f852 	bl	800844c <abort>
 80083a8:	4b04      	ldr	r3, [pc, #16]	@ (80083bc <__assert_func+0x38>)
 80083aa:	461c      	mov	r4, r3
 80083ac:	e7f3      	b.n	8008396 <__assert_func+0x12>
 80083ae:	bf00      	nop
 80083b0:	20000018 	.word	0x20000018
 80083b4:	080086b1 	.word	0x080086b1
 80083b8:	080086be 	.word	0x080086be
 80083bc:	080086ec 	.word	0x080086ec

080083c0 <_calloc_r>:
 80083c0:	b570      	push	{r4, r5, r6, lr}
 80083c2:	fba1 5402 	umull	r5, r4, r1, r2
 80083c6:	b934      	cbnz	r4, 80083d6 <_calloc_r+0x16>
 80083c8:	4629      	mov	r1, r5
 80083ca:	f7ff f945 	bl	8007658 <_malloc_r>
 80083ce:	4606      	mov	r6, r0
 80083d0:	b928      	cbnz	r0, 80083de <_calloc_r+0x1e>
 80083d2:	4630      	mov	r0, r6
 80083d4:	bd70      	pop	{r4, r5, r6, pc}
 80083d6:	220c      	movs	r2, #12
 80083d8:	6002      	str	r2, [r0, #0]
 80083da:	2600      	movs	r6, #0
 80083dc:	e7f9      	b.n	80083d2 <_calloc_r+0x12>
 80083de:	462a      	mov	r2, r5
 80083e0:	4621      	mov	r1, r4
 80083e2:	f7fe f9ed 	bl	80067c0 <memset>
 80083e6:	e7f4      	b.n	80083d2 <_calloc_r+0x12>

080083e8 <__ascii_mbtowc>:
 80083e8:	b082      	sub	sp, #8
 80083ea:	b901      	cbnz	r1, 80083ee <__ascii_mbtowc+0x6>
 80083ec:	a901      	add	r1, sp, #4
 80083ee:	b142      	cbz	r2, 8008402 <__ascii_mbtowc+0x1a>
 80083f0:	b14b      	cbz	r3, 8008406 <__ascii_mbtowc+0x1e>
 80083f2:	7813      	ldrb	r3, [r2, #0]
 80083f4:	600b      	str	r3, [r1, #0]
 80083f6:	7812      	ldrb	r2, [r2, #0]
 80083f8:	1e10      	subs	r0, r2, #0
 80083fa:	bf18      	it	ne
 80083fc:	2001      	movne	r0, #1
 80083fe:	b002      	add	sp, #8
 8008400:	4770      	bx	lr
 8008402:	4610      	mov	r0, r2
 8008404:	e7fb      	b.n	80083fe <__ascii_mbtowc+0x16>
 8008406:	f06f 0001 	mvn.w	r0, #1
 800840a:	e7f8      	b.n	80083fe <__ascii_mbtowc+0x16>

0800840c <__ascii_wctomb>:
 800840c:	4603      	mov	r3, r0
 800840e:	4608      	mov	r0, r1
 8008410:	b141      	cbz	r1, 8008424 <__ascii_wctomb+0x18>
 8008412:	2aff      	cmp	r2, #255	@ 0xff
 8008414:	d904      	bls.n	8008420 <__ascii_wctomb+0x14>
 8008416:	228a      	movs	r2, #138	@ 0x8a
 8008418:	601a      	str	r2, [r3, #0]
 800841a:	f04f 30ff 	mov.w	r0, #4294967295
 800841e:	4770      	bx	lr
 8008420:	700a      	strb	r2, [r1, #0]
 8008422:	2001      	movs	r0, #1
 8008424:	4770      	bx	lr
	...

08008428 <fiprintf>:
 8008428:	b40e      	push	{r1, r2, r3}
 800842a:	b503      	push	{r0, r1, lr}
 800842c:	4601      	mov	r1, r0
 800842e:	ab03      	add	r3, sp, #12
 8008430:	4805      	ldr	r0, [pc, #20]	@ (8008448 <fiprintf+0x20>)
 8008432:	f853 2b04 	ldr.w	r2, [r3], #4
 8008436:	6800      	ldr	r0, [r0, #0]
 8008438:	9301      	str	r3, [sp, #4]
 800843a:	f7ff fd3d 	bl	8007eb8 <_vfiprintf_r>
 800843e:	b002      	add	sp, #8
 8008440:	f85d eb04 	ldr.w	lr, [sp], #4
 8008444:	b003      	add	sp, #12
 8008446:	4770      	bx	lr
 8008448:	20000018 	.word	0x20000018

0800844c <abort>:
 800844c:	b508      	push	{r3, lr}
 800844e:	2006      	movs	r0, #6
 8008450:	f000 f82c 	bl	80084ac <raise>
 8008454:	2001      	movs	r0, #1
 8008456:	f7f9 fd91 	bl	8001f7c <_exit>

0800845a <_raise_r>:
 800845a:	291f      	cmp	r1, #31
 800845c:	b538      	push	{r3, r4, r5, lr}
 800845e:	4605      	mov	r5, r0
 8008460:	460c      	mov	r4, r1
 8008462:	d904      	bls.n	800846e <_raise_r+0x14>
 8008464:	2316      	movs	r3, #22
 8008466:	6003      	str	r3, [r0, #0]
 8008468:	f04f 30ff 	mov.w	r0, #4294967295
 800846c:	bd38      	pop	{r3, r4, r5, pc}
 800846e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008470:	b112      	cbz	r2, 8008478 <_raise_r+0x1e>
 8008472:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008476:	b94b      	cbnz	r3, 800848c <_raise_r+0x32>
 8008478:	4628      	mov	r0, r5
 800847a:	f000 f831 	bl	80084e0 <_getpid_r>
 800847e:	4622      	mov	r2, r4
 8008480:	4601      	mov	r1, r0
 8008482:	4628      	mov	r0, r5
 8008484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008488:	f000 b818 	b.w	80084bc <_kill_r>
 800848c:	2b01      	cmp	r3, #1
 800848e:	d00a      	beq.n	80084a6 <_raise_r+0x4c>
 8008490:	1c59      	adds	r1, r3, #1
 8008492:	d103      	bne.n	800849c <_raise_r+0x42>
 8008494:	2316      	movs	r3, #22
 8008496:	6003      	str	r3, [r0, #0]
 8008498:	2001      	movs	r0, #1
 800849a:	e7e7      	b.n	800846c <_raise_r+0x12>
 800849c:	2100      	movs	r1, #0
 800849e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80084a2:	4620      	mov	r0, r4
 80084a4:	4798      	blx	r3
 80084a6:	2000      	movs	r0, #0
 80084a8:	e7e0      	b.n	800846c <_raise_r+0x12>
	...

080084ac <raise>:
 80084ac:	4b02      	ldr	r3, [pc, #8]	@ (80084b8 <raise+0xc>)
 80084ae:	4601      	mov	r1, r0
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	f7ff bfd2 	b.w	800845a <_raise_r>
 80084b6:	bf00      	nop
 80084b8:	20000018 	.word	0x20000018

080084bc <_kill_r>:
 80084bc:	b538      	push	{r3, r4, r5, lr}
 80084be:	4d07      	ldr	r5, [pc, #28]	@ (80084dc <_kill_r+0x20>)
 80084c0:	2300      	movs	r3, #0
 80084c2:	4604      	mov	r4, r0
 80084c4:	4608      	mov	r0, r1
 80084c6:	4611      	mov	r1, r2
 80084c8:	602b      	str	r3, [r5, #0]
 80084ca:	f7f9 fd47 	bl	8001f5c <_kill>
 80084ce:	1c43      	adds	r3, r0, #1
 80084d0:	d102      	bne.n	80084d8 <_kill_r+0x1c>
 80084d2:	682b      	ldr	r3, [r5, #0]
 80084d4:	b103      	cbz	r3, 80084d8 <_kill_r+0x1c>
 80084d6:	6023      	str	r3, [r4, #0]
 80084d8:	bd38      	pop	{r3, r4, r5, pc}
 80084da:	bf00      	nop
 80084dc:	20000488 	.word	0x20000488

080084e0 <_getpid_r>:
 80084e0:	f7f9 bd34 	b.w	8001f4c <_getpid>

080084e4 <_init>:
 80084e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084e6:	bf00      	nop
 80084e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ea:	bc08      	pop	{r3}
 80084ec:	469e      	mov	lr, r3
 80084ee:	4770      	bx	lr

080084f0 <_fini>:
 80084f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f2:	bf00      	nop
 80084f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084f6:	bc08      	pop	{r3}
 80084f8:	469e      	mov	lr, r3
 80084fa:	4770      	bx	lr
