# libs
../slvtypes.vhd
../memlib/memlib.vhd
rblib.vhd
# components
[sim]../memlib/ram_2swsr_wfirst_gen.vbom
[xst,vsyn]../memlib/ram_2swsr_wfirst_gen_unisim.vbom
# design
rbd_eyemon.vhd
