# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab5.srcs/sources_1/new/BSR.v" \
"../../../../Lab5.srcs/sources_1/imports/new/EdgeDetector.v" \
"../../../../Lab5.srcs/sources_1/imports/sources_1/new/Game_Counter.v" \
"../../../../Lab5.srcs/sources_1/imports/sources_1/new/LFSR.v" \
"../../../../Lab5.srcs/sources_1/imports/sources_1/imports/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/new/RingCounter.v" \
"../../../../Lab5.srcs/sources_1/imports/sources_1/imports/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/new/Selector.v" \
"../../../../Lab5.srcs/sources_1/imports/sources_1/new/StateMachine.v" \
"../../../../Lab5.srcs/sources_1/imports/sources_1/new/Time_Counter.v" \
"../../../../Lab5.srcs/sources_1/imports/sources_1/imports/new/countUD5L.v" \
"../../../../Lab5.srcs/sources_1/new/dsec.v" \
"../../../../Lab5.srcs/sources_1/imports/sources_1/imports/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/imports/new/hex7seg.v" \
"../../../../Lab5.srcs/sources_1/imports/Downloads/qsec_clks.v" \
"../../../../Lab5.srcs/sources_1/imports/sources_1/new/top.v" \
"../../../../Lab5.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
