#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 25 15:37:38 2020
# Process ID: 41700
# Current directory: E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fir/xsim_script.tcl}
# Log file: E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/xsim.log
# Journal file: E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source fir.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set y_group [add_wave_group y(wire) -into $coutputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/y_ap_vld -into $y_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/y -into $y_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set x_group [add_wave_group x(wire) -into $cinputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/x -into $x_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_start -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_done -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_idle -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fir_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/LENGTH_y -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_top/LENGTH_x -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_y_group [add_wave_group y(wire) -into $tbcoutputgroup]
## add_wave /apatb_fir_top/y_ap_vld -into $tb_y_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/y -into $tb_y_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_x_group [add_wave_group x(wire) -into $tbcinputgroup]
## add_wave /apatb_fir_top/x -into $tb_x_group -radix hex
## save_wave_config fir.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 128 [0.00%] @ "125000"
// RTL Simulation : 1 / 128 [100.00%] @ "575000"
// RTL Simulation : 2 / 128 [100.00%] @ "1015000"
// RTL Simulation : 3 / 128 [100.00%] @ "1455000"
// RTL Simulation : 4 / 128 [100.00%] @ "1895000"
// RTL Simulation : 5 / 128 [100.00%] @ "2335000"
// RTL Simulation : 6 / 128 [100.00%] @ "2775000"
// RTL Simulation : 7 / 128 [100.00%] @ "3215000"
// RTL Simulation : 8 / 128 [100.00%] @ "3655000"
// RTL Simulation : 9 / 128 [100.00%] @ "4095000"
// RTL Simulation : 10 / 128 [100.00%] @ "4535000"
// RTL Simulation : 11 / 128 [100.00%] @ "4975000"
// RTL Simulation : 12 / 128 [100.00%] @ "5415000"
// RTL Simulation : 13 / 128 [100.00%] @ "5855000"
// RTL Simulation : 14 / 128 [100.00%] @ "6295000"
// RTL Simulation : 15 / 128 [100.00%] @ "6735000"
// RTL Simulation : 16 / 128 [100.00%] @ "7175000"
// RTL Simulation : 17 / 128 [100.00%] @ "7615000"
// RTL Simulation : 18 / 128 [100.00%] @ "8055000"
// RTL Simulation : 19 / 128 [100.00%] @ "8495000"
// RTL Simulation : 20 / 128 [100.00%] @ "8935000"
// RTL Simulation : 21 / 128 [100.00%] @ "9375000"
// RTL Simulation : 22 / 128 [100.00%] @ "9815000"
// RTL Simulation : 23 / 128 [100.00%] @ "10255000"
// RTL Simulation : 24 / 128 [100.00%] @ "10695000"
// RTL Simulation : 25 / 128 [100.00%] @ "11135000"
// RTL Simulation : 26 / 128 [100.00%] @ "11575000"
// RTL Simulation : 27 / 128 [100.00%] @ "12015000"
// RTL Simulation : 28 / 128 [100.00%] @ "12455000"
// RTL Simulation : 29 / 128 [100.00%] @ "12895000"
// RTL Simulation : 30 / 128 [100.00%] @ "13335000"
// RTL Simulation : 31 / 128 [100.00%] @ "13775000"
// RTL Simulation : 32 / 128 [100.00%] @ "14215000"
// RTL Simulation : 33 / 128 [100.00%] @ "14655000"
// RTL Simulation : 34 / 128 [100.00%] @ "15095000"
// RTL Simulation : 35 / 128 [100.00%] @ "15535000"
// RTL Simulation : 36 / 128 [100.00%] @ "15975000"
// RTL Simulation : 37 / 128 [100.00%] @ "16415000"
// RTL Simulation : 38 / 128 [100.00%] @ "16855000"
// RTL Simulation : 39 / 128 [100.00%] @ "17295000"
// RTL Simulation : 40 / 128 [100.00%] @ "17735000"
// RTL Simulation : 41 / 128 [100.00%] @ "18175000"
// RTL Simulation : 42 / 128 [100.00%] @ "18615000"
// RTL Simulation : 43 / 128 [100.00%] @ "19055000"
// RTL Simulation : 44 / 128 [100.00%] @ "19495000"
// RTL Simulation : 45 / 128 [100.00%] @ "19935000"
// RTL Simulation : 46 / 128 [100.00%] @ "20375000"
// RTL Simulation : 47 / 128 [100.00%] @ "20815000"
// RTL Simulation : 48 / 128 [100.00%] @ "21255000"
// RTL Simulation : 49 / 128 [100.00%] @ "21695000"
// RTL Simulation : 50 / 128 [100.00%] @ "22135000"
// RTL Simulation : 51 / 128 [100.00%] @ "22575000"
// RTL Simulation : 52 / 128 [100.00%] @ "23015000"
// RTL Simulation : 53 / 128 [100.00%] @ "23455000"
// RTL Simulation : 54 / 128 [100.00%] @ "23895000"
// RTL Simulation : 55 / 128 [100.00%] @ "24335000"
// RTL Simulation : 56 / 128 [100.00%] @ "24775000"
// RTL Simulation : 57 / 128 [100.00%] @ "25215000"
// RTL Simulation : 58 / 128 [100.00%] @ "25655000"
// RTL Simulation : 59 / 128 [100.00%] @ "26095000"
// RTL Simulation : 60 / 128 [100.00%] @ "26535000"
// RTL Simulation : 61 / 128 [100.00%] @ "26975000"
// RTL Simulation : 62 / 128 [100.00%] @ "27415000"
// RTL Simulation : 63 / 128 [100.00%] @ "27855000"
// RTL Simulation : 64 / 128 [100.00%] @ "28295000"
// RTL Simulation : 65 / 128 [100.00%] @ "28735000"
// RTL Simulation : 66 / 128 [100.00%] @ "29175000"
// RTL Simulation : 67 / 128 [100.00%] @ "29615000"
// RTL Simulation : 68 / 128 [100.00%] @ "30055000"
// RTL Simulation : 69 / 128 [100.00%] @ "30495000"
// RTL Simulation : 70 / 128 [100.00%] @ "30935000"
// RTL Simulation : 71 / 128 [100.00%] @ "31375000"
// RTL Simulation : 72 / 128 [100.00%] @ "31815000"
// RTL Simulation : 73 / 128 [100.00%] @ "32255000"
// RTL Simulation : 74 / 128 [100.00%] @ "32695000"
// RTL Simulation : 75 / 128 [100.00%] @ "33135000"
// RTL Simulation : 76 / 128 [100.00%] @ "33575000"
// RTL Simulation : 77 / 128 [100.00%] @ "34015000"
// RTL Simulation : 78 / 128 [100.00%] @ "34455000"
// RTL Simulation : 79 / 128 [100.00%] @ "34895000"
// RTL Simulation : 80 / 128 [100.00%] @ "35335000"
// RTL Simulation : 81 / 128 [100.00%] @ "35775000"
// RTL Simulation : 82 / 128 [100.00%] @ "36215000"
// RTL Simulation : 83 / 128 [100.00%] @ "36655000"
// RTL Simulation : 84 / 128 [100.00%] @ "37095000"
// RTL Simulation : 85 / 128 [100.00%] @ "37535000"
// RTL Simulation : 86 / 128 [100.00%] @ "37975000"
// RTL Simulation : 87 / 128 [100.00%] @ "38415000"
// RTL Simulation : 88 / 128 [100.00%] @ "38855000"
// RTL Simulation : 89 / 128 [100.00%] @ "39295000"
// RTL Simulation : 90 / 128 [100.00%] @ "39735000"
// RTL Simulation : 91 / 128 [100.00%] @ "40175000"
// RTL Simulation : 92 / 128 [100.00%] @ "40615000"
// RTL Simulation : 93 / 128 [100.00%] @ "41055000"
// RTL Simulation : 94 / 128 [100.00%] @ "41495000"
// RTL Simulation : 95 / 128 [100.00%] @ "41935000"
// RTL Simulation : 96 / 128 [100.00%] @ "42375000"
// RTL Simulation : 97 / 128 [100.00%] @ "42815000"
// RTL Simulation : 98 / 128 [100.00%] @ "43255000"
// RTL Simulation : 99 / 128 [100.00%] @ "43695000"
// RTL Simulation : 100 / 128 [100.00%] @ "44135000"
// RTL Simulation : 101 / 128 [100.00%] @ "44575000"
// RTL Simulation : 102 / 128 [100.00%] @ "45015000"
// RTL Simulation : 103 / 128 [100.00%] @ "45455000"
// RTL Simulation : 104 / 128 [100.00%] @ "45895000"
// RTL Simulation : 105 / 128 [100.00%] @ "46335000"
// RTL Simulation : 106 / 128 [100.00%] @ "46775000"
// RTL Simulation : 107 / 128 [100.00%] @ "47215000"
// RTL Simulation : 108 / 128 [100.00%] @ "47655000"
// RTL Simulation : 109 / 128 [100.00%] @ "48095000"
// RTL Simulation : 110 / 128 [100.00%] @ "48535000"
// RTL Simulation : 111 / 128 [100.00%] @ "48975000"
// RTL Simulation : 112 / 128 [100.00%] @ "49415000"
// RTL Simulation : 113 / 128 [100.00%] @ "49855000"
// RTL Simulation : 114 / 128 [100.00%] @ "50295000"
// RTL Simulation : 115 / 128 [100.00%] @ "50735000"
// RTL Simulation : 116 / 128 [100.00%] @ "51175000"
// RTL Simulation : 117 / 128 [100.00%] @ "51615000"
// RTL Simulation : 118 / 128 [100.00%] @ "52055000"
// RTL Simulation : 119 / 128 [100.00%] @ "52495000"
// RTL Simulation : 120 / 128 [100.00%] @ "52935000"
// RTL Simulation : 121 / 128 [100.00%] @ "53375000"
// RTL Simulation : 122 / 128 [100.00%] @ "53815000"
// RTL Simulation : 123 / 128 [100.00%] @ "54255000"
// RTL Simulation : 124 / 128 [100.00%] @ "54695000"
// RTL Simulation : 125 / 128 [100.00%] @ "55135000"
// RTL Simulation : 126 / 128 [100.00%] @ "55575000"
// RTL Simulation : 127 / 128 [100.00%] @ "56015000"
// RTL Simulation : 128 / 128 [100.00%] @ "56455000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 56495 ns : File "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/fir.autotb.v" Line 284
## quit
INFO: [Common 17-206] Exiting xsim at Tue Aug 25 15:37:42 2020...
