// Seed: 2197787564
module module_0;
  always @(1 or posedge 1) id_1 <= 1'h0;
  initial begin
    id_1 = 1;
    id_1 <= id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_6) id_2 <= id_1[1 : 1];
  module_0();
endmodule
