$date
	Sat Jul 13 12:52:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fa_tb $end
$var wire 1 ! c_out $end
$var wire 1 " s $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1000
1"
1%
#2000
0%
1$
#3000
1!
0"
1%
#4000
1"
0!
0%
0$
1#
#5000
0"
1%
#6000
0%
1$
#7000
1"
1%
