============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 06 2022  02:01:47 pm
  Module:                 uart_top
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 	 External Delays & Exceptions
	 ---------------------------- 
                                           Rise      Fall                  Ext Delay                Exception  
            Port             Dir  Clock   Delay     Delay                   Object                 Object/Type 
---------------------------------------------------------------------------------------------------------------
 clk_a                       in   clk_a       0.0  no_value  create_clock_delay_domain_1_clk_a_R_0         N/A 
                                  clk_a  no_value       0.0  create_clock_delay_domain_1_clk_a_F_0             
 reset_a                     in   N/A         N/A       N/A  N/A                                           N/A 
 tx_parallel_data_in_a[31]   in   clk_a    6000.0    6000.0  in_del                                        N/A 
 tx_parallel_data_in_a[30]   in   clk_a    6000.0    6000.0  in_del_1_1                                    N/A 
 tx_parallel_data_in_a[29]   in   clk_a    6000.0    6000.0  in_del_2_1                                    N/A 
 tx_parallel_data_in_a[28]   in   clk_a    6000.0    6000.0  in_del_3_1                                    N/A 
 tx_parallel_data_in_a[27]   in   clk_a    6000.0    6000.0  in_del_4_1                                    N/A 
 tx_parallel_data_in_a[26]   in   clk_a    6000.0    6000.0  in_del_5_1                                    N/A 
 tx_parallel_data_in_a[25]   in   clk_a    6000.0    6000.0  in_del_6_1                                    N/A 
 tx_parallel_data_in_a[24]   in   clk_a    6000.0    6000.0  in_del_7_1                                    N/A 
 tx_parallel_data_in_a[23]   in   clk_a    6000.0    6000.0  in_del_8_1                                    N/A 
 tx_parallel_data_in_a[22]   in   clk_a    6000.0    6000.0  in_del_9_1                                    N/A 
 tx_parallel_data_in_a[21]   in   clk_a    6000.0    6000.0  in_del_10_1                                   N/A 
 tx_parallel_data_in_a[20]   in   clk_a    6000.0    6000.0  in_del_11_1                                   N/A 
 tx_parallel_data_in_a[19]   in   clk_a    6000.0    6000.0  in_del_12_1                                   N/A 
 tx_parallel_data_in_a[18]   in   clk_a    6000.0    6000.0  in_del_13_1                                   N/A 
 tx_parallel_data_in_a[17]   in   clk_a    6000.0    6000.0  in_del_14_1                                   N/A 
 tx_parallel_data_in_a[16]   in   clk_a    6000.0    6000.0  in_del_15_1                                   N/A 
 tx_parallel_data_in_a[15]   in   clk_a    6000.0    6000.0  in_del_16_1                                   N/A 
 tx_parallel_data_in_a[14]   in   clk_a    6000.0    6000.0  in_del_17_1                                   N/A 
 tx_parallel_data_in_a[13]   in   clk_a    6000.0    6000.0  in_del_18_1                                   N/A 
 tx_parallel_data_in_a[12]   in   clk_a    6000.0    6000.0  in_del_19_1                                   N/A 
 tx_parallel_data_in_a[11]   in   clk_a    6000.0    6000.0  in_del_20_1                                   N/A 
 tx_parallel_data_in_a[10]   in   clk_a    6000.0    6000.0  in_del_21_1                                   N/A 
 tx_parallel_data_in_a[9]    in   clk_a    6000.0    6000.0  in_del_22_1                                   N/A 
 tx_parallel_data_in_a[8]    in   clk_a    6000.0    6000.0  in_del_23_1                                   N/A 
 tx_parallel_data_in_a[7]    in   clk_a    6000.0    6000.0  in_del_24_1                                   N/A 
 tx_parallel_data_in_a[6]    in   clk_a    6000.0    6000.0  in_del_25_1                                   N/A 
 tx_parallel_data_in_a[5]    in   clk_a    6000.0    6000.0  in_del_26_1                                   N/A 
 tx_parallel_data_in_a[4]    in   clk_a    6000.0    6000.0  in_del_27_1                                   N/A 
 tx_parallel_data_in_a[3]    in   clk_a    6000.0    6000.0  in_del_28_1                                   N/A 
 tx_parallel_data_in_a[2]    in   clk_a    6000.0    6000.0  in_del_29_1                                   N/A 
 tx_parallel_data_in_a[1]    in   clk_a    6000.0    6000.0  in_del_30_1                                   N/A 
 tx_parallel_data_in_a[0]    in   clk_a    6000.0    6000.0  in_del_31_1                                   N/A 
 tx_data_wr_enable_in_a      in   clk_a    6000.0    6000.0  in_del_32_1                                   N/A 
 rx_data_rd_enable_in_a      in   clk_a    6000.0    6000.0  in_del_33_1                                   N/A 
 clk_b                       in   clk_b       0.0  no_value  create_clock_delay_domain_1_clk_b_R_0         N/A 
                                  clk_b  no_value       0.0  create_clock_delay_domain_1_clk_b_F_0             
 reset_b                     in   N/A         N/A       N/A  N/A                                           N/A 
 tx_parallel_data_in_b[31]   in   clk_b    6000.0    6000.0  in_del_34_1                                   N/A 
 tx_parallel_data_in_b[30]   in   clk_b    6000.0    6000.0  in_del_35_1                                   N/A 
 tx_parallel_data_in_b[29]   in   clk_b    6000.0    6000.0  in_del_36_1                                   N/A 
 tx_parallel_data_in_b[28]   in   clk_b    6000.0    6000.0  in_del_37_1                                   N/A 
 tx_parallel_data_in_b[27]   in   clk_b    6000.0    6000.0  in_del_38_1                                   N/A 
 tx_parallel_data_in_b[26]   in   clk_b    6000.0    6000.0  in_del_39_1                                   N/A 
 tx_parallel_data_in_b[25]   in   clk_b    6000.0    6000.0  in_del_40_1                                   N/A 
 tx_parallel_data_in_b[24]   in   clk_b    6000.0    6000.0  in_del_41_1                                   N/A 
 tx_parallel_data_in_b[23]   in   clk_b    6000.0    6000.0  in_del_42_1                                   N/A 
 tx_parallel_data_in_b[22]   in   clk_b    6000.0    6000.0  in_del_43_1                                   N/A 
 tx_parallel_data_in_b[21]   in   clk_b    6000.0    6000.0  in_del_44_1                                   N/A 
 tx_parallel_data_in_b[20]   in   clk_b    6000.0    6000.0  in_del_45_1                                   N/A 
 tx_parallel_data_in_b[19]   in   clk_b    6000.0    6000.0  in_del_46_1                                   N/A 
 tx_parallel_data_in_b[18]   in   clk_b    6000.0    6000.0  in_del_47_1                                   N/A 
 tx_parallel_data_in_b[17]   in   clk_b    6000.0    6000.0  in_del_48_1                                   N/A 
 tx_parallel_data_in_b[16]   in   clk_b    6000.0    6000.0  in_del_49_1                                   N/A 
 tx_parallel_data_in_b[15]   in   clk_b    6000.0    6000.0  in_del_50_1                                   N/A 
 tx_parallel_data_in_b[14]   in   clk_b    6000.0    6000.0  in_del_51_1                                   N/A 
 tx_parallel_data_in_b[13]   in   clk_b    6000.0    6000.0  in_del_52_1                                   N/A 
 tx_parallel_data_in_b[12]   in   clk_b    6000.0    6000.0  in_del_53_1                                   N/A 
 tx_parallel_data_in_b[11]   in   clk_b    6000.0    6000.0  in_del_54_1                                   N/A 
 tx_parallel_data_in_b[10]   in   clk_b    6000.0    6000.0  in_del_55_1                                   N/A 
 tx_parallel_data_in_b[9]    in   clk_b    6000.0    6000.0  in_del_56_1                                   N/A 
 tx_parallel_data_in_b[8]    in   clk_b    6000.0    6000.0  in_del_57_1                                   N/A 
 tx_parallel_data_in_b[7]    in   clk_b    6000.0    6000.0  in_del_58_1                                   N/A 
 tx_parallel_data_in_b[6]    in   clk_b    6000.0    6000.0  in_del_59_1                                   N/A 
 tx_parallel_data_in_b[5]    in   clk_b    6000.0    6000.0  in_del_60_1                                   N/A 
 tx_parallel_data_in_b[4]    in   clk_b    6000.0    6000.0  in_del_61_1                                   N/A 
 tx_parallel_data_in_b[3]    in   clk_b    6000.0    6000.0  in_del_62_1                                   N/A 
 tx_parallel_data_in_b[2]    in   clk_b    6000.0    6000.0  in_del_63_1                                   N/A 
 tx_parallel_data_in_b[1]    in   clk_b    6000.0    6000.0  in_del_64_1                                   N/A 
 tx_parallel_data_in_b[0]    in   clk_b    6000.0    6000.0  in_del_65_1                                   N/A 
 tx_data_wr_enable_in_b      in   clk_b    6000.0    6000.0  in_del_66_1                                   N/A 
 rx_data_rd_enable_in_b      in   clk_b    6000.0    6000.0  in_del_67_1                                   N/A 
 tx_busy_out_a               out  clk_a    6000.0    6000.0  ou_del                                        N/A 
 rx_full_a                   out  clk_b    6000.0    6000.0  ou_del_104_1                                  N/A 
 rx_parallel_data_out_a[31]  out  clk_a    6000.0    6000.0  ou_del_69_1                                   N/A 
 rx_parallel_data_out_a[30]  out  clk_a    6000.0    6000.0  ou_del_70_1                                   N/A 
 rx_parallel_data_out_a[29]  out  clk_a    6000.0    6000.0  ou_del_71_1                                   N/A 
 rx_parallel_data_out_a[28]  out  clk_a    6000.0    6000.0  ou_del_72_1                                   N/A 
 rx_parallel_data_out_a[27]  out  clk_a    6000.0    6000.0  ou_del_73_1                                   N/A 
 rx_parallel_data_out_a[26]  out  clk_a    6000.0    6000.0  ou_del_74_1                                   N/A 
 rx_parallel_data_out_a[25]  out  clk_a    6000.0    6000.0  ou_del_75_1                                   N/A 
 rx_parallel_data_out_a[24]  out  clk_a    6000.0    6000.0  ou_del_76_1                                   N/A 
 rx_parallel_data_out_a[23]  out  clk_a    6000.0    6000.0  ou_del_77_1                                   N/A 
 rx_parallel_data_out_a[22]  out  clk_a    6000.0    6000.0  ou_del_78_1                                   N/A 
 rx_parallel_data_out_a[21]  out  clk_a    6000.0    6000.0  ou_del_79_1                                   N/A 
 rx_parallel_data_out_a[20]  out  clk_a    6000.0    6000.0  ou_del_80_1                                   N/A 
 rx_parallel_data_out_a[19]  out  clk_a    6000.0    6000.0  ou_del_81_1                                   N/A 
 rx_parallel_data_out_a[18]  out  clk_a    6000.0    6000.0  ou_del_82_1                                   N/A 
 rx_parallel_data_out_a[17]  out  clk_a    6000.0    6000.0  ou_del_83_1                                   N/A 
 rx_parallel_data_out_a[16]  out  clk_a    6000.0    6000.0  ou_del_84_1                                   N/A 
 rx_parallel_data_out_a[15]  out  clk_a    6000.0    6000.0  ou_del_85_1                                   N/A 
 rx_parallel_data_out_a[14]  out  clk_a    6000.0    6000.0  ou_del_86_1                                   N/A 
 rx_parallel_data_out_a[13]  out  clk_a    6000.0    6000.0  ou_del_87_1                                   N/A 
 rx_parallel_data_out_a[12]  out  clk_a    6000.0    6000.0  ou_del_88_1                                   N/A 
 rx_parallel_data_out_a[11]  out  clk_a    6000.0    6000.0  ou_del_89_1                                   N/A 
 rx_parallel_data_out_a[10]  out  clk_a    6000.0    6000.0  ou_del_90_1                                   N/A 
 rx_parallel_data_out_a[9]   out  clk_a    6000.0    6000.0  ou_del_91_1                                   N/A 
 rx_parallel_data_out_a[8]   out  clk_a    6000.0    6000.0  ou_del_92_1                                   N/A 
 rx_parallel_data_out_a[7]   out  clk_a    6000.0    6000.0  ou_del_93_1                                   N/A 
 rx_parallel_data_out_a[6]   out  clk_a    6000.0    6000.0  ou_del_94_1                                   N/A 
 rx_parallel_data_out_a[5]   out  clk_a    6000.0    6000.0  ou_del_95_1                                   N/A 
 rx_parallel_data_out_a[4]   out  clk_a    6000.0    6000.0  ou_del_96_1                                   N/A 
 rx_parallel_data_out_a[3]   out  clk_a    6000.0    6000.0  ou_del_97_1                                   N/A 
 rx_parallel_data_out_a[2]   out  clk_a    6000.0    6000.0  ou_del_98_1                                   N/A 
 rx_parallel_data_out_a[1]   out  clk_a    6000.0    6000.0  ou_del_99_1                                   N/A 
 rx_parallel_data_out_a[0]   out  clk_a    6000.0    6000.0  ou_del_100_1                                  N/A 
 rx_parity_error_a           out  clk_a    6000.0    6000.0  ou_del_101_1                                  N/A 
 rx_stop_bit_error_a         out  clk_a    6000.0    6000.0  ou_del_102_1                                  N/A 
 tx_busy_out_b               out  clk_b    6000.0    6000.0  ou_del_103_1                                  N/A 
 rx_full_b                   out  N/A         N/A       N/A  N/A                                           N/A 
 rx_parallel_data_out_b[31]  out  clk_b    6000.0    6000.0  ou_del_105_1                                  N/A 
 rx_parallel_data_out_b[30]  out  clk_b    6000.0    6000.0  ou_del_106_1                                  N/A 
 rx_parallel_data_out_b[29]  out  clk_b    6000.0    6000.0  ou_del_107_1                                  N/A 
 rx_parallel_data_out_b[28]  out  clk_b    6000.0    6000.0  ou_del_108_1                                  N/A 
 rx_parallel_data_out_b[27]  out  clk_b    6000.0    6000.0  ou_del_109_1                                  N/A 
 rx_parallel_data_out_b[26]  out  clk_b    6000.0    6000.0  ou_del_110_1                                  N/A 
 rx_parallel_data_out_b[25]  out  clk_b    6000.0    6000.0  ou_del_111_1                                  N/A 
 rx_parallel_data_out_b[24]  out  clk_b    6000.0    6000.0  ou_del_112_1                                  N/A 
 rx_parallel_data_out_b[23]  out  clk_b    6000.0    6000.0  ou_del_113_1                                  N/A 
 rx_parallel_data_out_b[22]  out  clk_b    6000.0    6000.0  ou_del_114_1                                  N/A 
 rx_parallel_data_out_b[21]  out  clk_b    6000.0    6000.0  ou_del_115_1                                  N/A 
 rx_parallel_data_out_b[20]  out  clk_b    6000.0    6000.0  ou_del_116_1                                  N/A 
 rx_parallel_data_out_b[19]  out  clk_b    6000.0    6000.0  ou_del_117_1                                  N/A 
 rx_parallel_data_out_b[18]  out  clk_b    6000.0    6000.0  ou_del_118_1                                  N/A 
 rx_parallel_data_out_b[17]  out  clk_b    6000.0    6000.0  ou_del_119_1                                  N/A 
 rx_parallel_data_out_b[16]  out  clk_b    6000.0    6000.0  ou_del_120_1                                  N/A 
 rx_parallel_data_out_b[15]  out  clk_b    6000.0    6000.0  ou_del_121_1                                  N/A 
 rx_parallel_data_out_b[14]  out  clk_b    6000.0    6000.0  ou_del_122_1                                  N/A 
 rx_parallel_data_out_b[13]  out  clk_b    6000.0    6000.0  ou_del_123_1                                  N/A 
 rx_parallel_data_out_b[12]  out  clk_b    6000.0    6000.0  ou_del_124_1                                  N/A 
 rx_parallel_data_out_b[11]  out  clk_b    6000.0    6000.0  ou_del_125_1                                  N/A 
 rx_parallel_data_out_b[10]  out  clk_b    6000.0    6000.0  ou_del_126_1                                  N/A 
 rx_parallel_data_out_b[9]   out  clk_b    6000.0    6000.0  ou_del_127_1                                  N/A 
 rx_parallel_data_out_b[8]   out  clk_b    6000.0    6000.0  ou_del_128_1                                  N/A 
 rx_parallel_data_out_b[7]   out  clk_b    6000.0    6000.0  ou_del_129_1                                  N/A 
 rx_parallel_data_out_b[6]   out  clk_b    6000.0    6000.0  ou_del_130_1                                  N/A 
 rx_parallel_data_out_b[5]   out  clk_b    6000.0    6000.0  ou_del_131_1                                  N/A 
 rx_parallel_data_out_b[4]   out  clk_b    6000.0    6000.0  ou_del_132_1                                  N/A 
 rx_parallel_data_out_b[3]   out  clk_b    6000.0    6000.0  ou_del_133_1                                  N/A 
 rx_parallel_data_out_b[2]   out  clk_b    6000.0    6000.0  ou_del_134_1                                  N/A 
 rx_parallel_data_out_b[1]   out  clk_b    6000.0    6000.0  ou_del_135_1                                  N/A 
 rx_parallel_data_out_b[0]   out  clk_b    6000.0    6000.0  ou_del_136_1                                  N/A 
 rx_parity_error_b           out  clk_b    6000.0    6000.0  ou_del_137_1                                  N/A 
 rx_stop_bit_error_b         out  clk_b    6000.0    6000.0  ou_del_138_1                                  N/A 


 	 External Loads 
	 -------------- 
                                       Pin       Wire Fanout 
            Port             Dir       Cap       Cap   Load  
-------------------------------------------------------------
 clk_a                       in            45.9   0.0        
 reset_a                     in     47.2r/44.3f  73.2        
 tx_parallel_data_in_a[31]   in             0.3   1.6        
 tx_parallel_data_in_a[30]   in             0.3   1.6        
 tx_parallel_data_in_a[29]   in             0.3   1.6        
 tx_parallel_data_in_a[28]   in             0.3   1.6        
 tx_parallel_data_in_a[27]   in             0.3   1.6        
 tx_parallel_data_in_a[26]   in             0.3   1.6        
 tx_parallel_data_in_a[25]   in             0.3   1.6        
 tx_parallel_data_in_a[24]   in             0.3   1.6        
 tx_parallel_data_in_a[23]   in             0.3   1.6        
 tx_parallel_data_in_a[22]   in             0.3   1.6        
 tx_parallel_data_in_a[21]   in             0.3   1.6        
 tx_parallel_data_in_a[20]   in             0.3   1.6        
 tx_parallel_data_in_a[19]   in             0.3   1.6        
 tx_parallel_data_in_a[18]   in             0.3   1.6        
 tx_parallel_data_in_a[17]   in             0.3   1.6        
 tx_parallel_data_in_a[16]   in             0.3   1.6        
 tx_parallel_data_in_a[15]   in             0.3   1.6        
 tx_parallel_data_in_a[14]   in             0.3   1.6        
 tx_parallel_data_in_a[13]   in             0.3   1.6        
 tx_parallel_data_in_a[12]   in             0.3   1.6        
 tx_parallel_data_in_a[11]   in             0.3   1.6        
 tx_parallel_data_in_a[10]   in             0.3   1.6        
 tx_parallel_data_in_a[9]    in             0.3   1.6        
 tx_parallel_data_in_a[8]    in             0.3   1.6        
 tx_parallel_data_in_a[7]    in             0.3   1.6        
 tx_parallel_data_in_a[6]    in             0.3   1.6        
 tx_parallel_data_in_a[5]    in             0.3   1.6        
 tx_parallel_data_in_a[4]    in             0.3   1.6        
 tx_parallel_data_in_a[3]    in             0.3   1.6        
 tx_parallel_data_in_a[2]    in             0.3   1.6        
 tx_parallel_data_in_a[1]    in             0.3   1.6        
 tx_parallel_data_in_a[0]    in             0.3   1.6        
 tx_data_wr_enable_in_a      in       4.2r/3.6f   8.7        
 rx_data_rd_enable_in_a      in             0.3   1.6        
 clk_b                       in            45.9   0.0        
 reset_b                     in     47.2r/44.3f  73.2        
 tx_parallel_data_in_b[31]   in             0.3   1.6        
 tx_parallel_data_in_b[30]   in             0.3   1.6        
 tx_parallel_data_in_b[29]   in             0.3   1.6        
 tx_parallel_data_in_b[28]   in             0.3   1.6        
 tx_parallel_data_in_b[27]   in             0.3   1.6        
 tx_parallel_data_in_b[26]   in             0.3   1.6        
 tx_parallel_data_in_b[25]   in             0.3   1.6        
 tx_parallel_data_in_b[24]   in             0.3   1.6        
 tx_parallel_data_in_b[23]   in             0.3   1.6        
 tx_parallel_data_in_b[22]   in             0.3   1.6        
 tx_parallel_data_in_b[21]   in             0.3   1.6        
 tx_parallel_data_in_b[20]   in             0.3   1.6        
 tx_parallel_data_in_b[19]   in             0.3   1.6        
 tx_parallel_data_in_b[18]   in             0.3   1.6        
 tx_parallel_data_in_b[17]   in             0.3   1.6        
 tx_parallel_data_in_b[16]   in             0.3   1.6        
 tx_parallel_data_in_b[15]   in             0.3   1.6        
 tx_parallel_data_in_b[14]   in             0.3   1.6        
 tx_parallel_data_in_b[13]   in             0.3   1.6        
 tx_parallel_data_in_b[12]   in             0.3   1.6        
 tx_parallel_data_in_b[11]   in             0.3   1.6        
 tx_parallel_data_in_b[10]   in             0.3   1.6        
 tx_parallel_data_in_b[9]    in             0.3   1.6        
 tx_parallel_data_in_b[8]    in             0.3   1.6        
 tx_parallel_data_in_b[7]    in             0.3   1.6        
 tx_parallel_data_in_b[6]    in             0.3   1.6        
 tx_parallel_data_in_b[5]    in             0.3   1.6        
 tx_parallel_data_in_b[4]    in             0.3   1.6        
 tx_parallel_data_in_b[3]    in             0.3   1.6        
 tx_parallel_data_in_b[2]    in             0.3   1.6        
 tx_parallel_data_in_b[1]    in             0.3   1.6        
 tx_parallel_data_in_b[0]    in             0.3   1.6        
 tx_data_wr_enable_in_b      in       4.2r/3.6f   8.7        
 rx_data_rd_enable_in_b      in             0.3   1.6        
 tx_busy_out_a               out  200.5r/200.4f   2.4    2.0 
 rx_full_a                   out          200.0   1.6    2.0 
 rx_parallel_data_out_a[31]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[30]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[29]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[28]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[27]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[26]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[25]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[24]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[23]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[22]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[21]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[20]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[19]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[18]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[17]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[16]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[15]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[14]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[13]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[12]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[11]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[10]  out          200.3   2.4    2.0 
 rx_parallel_data_out_a[9]   out          200.3   2.4    2.0 
 rx_parallel_data_out_a[8]   out          200.3   2.4    2.0 
 rx_parallel_data_out_a[7]   out          200.3   2.4    2.0 
 rx_parallel_data_out_a[6]   out          200.3   2.4    2.0 
 rx_parallel_data_out_a[5]   out          200.3   2.4    2.0 
 rx_parallel_data_out_a[4]   out          200.3   2.4    2.0 
 rx_parallel_data_out_a[3]   out          200.3   2.4    2.0 
 rx_parallel_data_out_a[2]   out          200.3   2.4    2.0 
 rx_parallel_data_out_a[1]   out          200.3   2.4    2.0 
 rx_parallel_data_out_a[0]   out          200.3   2.4    2.0 
 rx_parity_error_a           out  200.5r/200.4f   2.4    2.0 
 rx_stop_bit_error_a         out  200.5r/200.4f   2.4    2.0 
 tx_busy_out_b               out  200.5r/200.4f   2.4    2.0 
 rx_full_b                   out          200.0   1.6    2.0 
 rx_parallel_data_out_b[31]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[30]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[29]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[28]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[27]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[26]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[25]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[24]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[23]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[22]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[21]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[20]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[19]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[18]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[17]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[16]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[15]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[14]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[13]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[12]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[11]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[10]  out          200.3   2.4    2.0 
 rx_parallel_data_out_b[9]   out          200.3   2.4    2.0 
 rx_parallel_data_out_b[8]   out          200.3   2.4    2.0 
 rx_parallel_data_out_b[7]   out          200.3   2.4    2.0 
 rx_parallel_data_out_b[6]   out          200.3   2.4    2.0 
 rx_parallel_data_out_b[5]   out          200.3   2.4    2.0 
 rx_parallel_data_out_b[4]   out          200.3   2.4    2.0 
 rx_parallel_data_out_b[3]   out          200.3   2.4    2.0 
 rx_parallel_data_out_b[2]   out          200.3   2.4    2.0 
 rx_parallel_data_out_b[1]   out          200.3   2.4    2.0 
 rx_parallel_data_out_b[0]   out          200.3   2.4    2.0 
 rx_parity_error_b           out  200.5r/200.4f   2.4    2.0 
 rx_stop_bit_error_b         out  200.5r/200.4f   2.4    2.0 


 	 External Driver/Slew
	 -------------------- 
                                 External External                   Timing 
                                  Driver   Driver    Slew     Slew    Case   Ideal  
            Port             Dir Max-Rise Max-Fall Max-Rise Max-Fall  Value  Driver 
------------------------------------------------------------------------------------
 clk_a                       in                         0.0      0.0         false  
 reset_a                     in                         0.0      0.0         false  
 tx_parallel_data_in_a[31]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[30]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[29]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[28]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[27]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[26]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[25]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[24]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[23]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[22]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[21]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[20]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[19]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[18]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[17]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[16]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[15]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[14]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[13]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[12]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[11]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[10]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[9]    in                         0.0      0.0         false  
 tx_parallel_data_in_a[8]    in                         0.0      0.0         false  
 tx_parallel_data_in_a[7]    in                         0.0      0.0         false  
 tx_parallel_data_in_a[6]    in                         0.0      0.0         false  
 tx_parallel_data_in_a[5]    in                         0.0      0.0         false  
 tx_parallel_data_in_a[4]    in                         0.0      0.0         false  
 tx_parallel_data_in_a[3]    in                         0.0      0.0         false  
 tx_parallel_data_in_a[2]    in                         0.0      0.0         false  
 tx_parallel_data_in_a[1]    in                         0.0      0.0         false  
 tx_parallel_data_in_a[0]    in                         0.0      0.0         false  
 tx_data_wr_enable_in_a      in                         0.0      0.0         false  
 rx_data_rd_enable_in_a      in                         0.0      0.0         false  
 clk_b                       in                         0.0      0.0         false  
 reset_b                     in                         0.0      0.0         false  
 tx_parallel_data_in_b[31]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[30]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[29]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[28]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[27]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[26]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[25]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[24]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[23]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[22]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[21]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[20]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[19]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[18]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[17]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[16]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[15]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[14]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[13]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[12]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[11]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[10]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[9]    in                         0.0      0.0         false  
 tx_parallel_data_in_b[8]    in                         0.0      0.0         false  
 tx_parallel_data_in_b[7]    in                         0.0      0.0         false  
 tx_parallel_data_in_b[6]    in                         0.0      0.0         false  
 tx_parallel_data_in_b[5]    in                         0.0      0.0         false  
 tx_parallel_data_in_b[4]    in                         0.0      0.0         false  
 tx_parallel_data_in_b[3]    in                         0.0      0.0         false  
 tx_parallel_data_in_b[2]    in                         0.0      0.0         false  
 tx_parallel_data_in_b[1]    in                         0.0      0.0         false  
 tx_parallel_data_in_b[0]    in                         0.0      0.0         false  
 tx_data_wr_enable_in_b      in                         0.0      0.0         false  
 rx_data_rd_enable_in_b      in                         0.0      0.0         false  
 tx_busy_out_a               out                      181.9    200.7         false  
 rx_full_a                   out                      242.2    260.5         false  
 rx_parallel_data_out_a[31]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[30]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[29]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[28]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[27]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[26]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[25]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[24]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[23]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[22]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[21]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[20]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[19]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[18]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[17]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[16]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[15]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[14]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[13]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[12]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[11]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[10]  out                      181.7    200.6         false  
 rx_parallel_data_out_a[9]   out                      181.7    200.6         false  
 rx_parallel_data_out_a[8]   out                      181.7    200.6         false  
 rx_parallel_data_out_a[7]   out                      181.7    200.6         false  
 rx_parallel_data_out_a[6]   out                      181.7    200.6         false  
 rx_parallel_data_out_a[5]   out                      181.7    200.6         false  
 rx_parallel_data_out_a[4]   out                      181.7    200.6         false  
 rx_parallel_data_out_a[3]   out                      181.7    200.6         false  
 rx_parallel_data_out_a[2]   out                      181.7    200.6         false  
 rx_parallel_data_out_a[1]   out                      181.7    200.6         false  
 rx_parallel_data_out_a[0]   out                      181.7    200.6         false  
 rx_parity_error_a           out                      181.9    200.7         false  
 rx_stop_bit_error_a         out                      181.9    200.7         false  
 tx_busy_out_b               out                      181.9    200.7         false  
 rx_full_b                   out                      242.2    260.5         false  
 rx_parallel_data_out_b[31]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[30]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[29]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[28]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[27]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[26]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[25]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[24]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[23]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[22]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[21]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[20]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[19]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[18]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[17]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[16]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[15]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[14]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[13]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[12]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[11]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[10]  out                      181.7    200.6         false  
 rx_parallel_data_out_b[9]   out                      181.7    200.6         false  
 rx_parallel_data_out_b[8]   out                      181.7    200.6         false  
 rx_parallel_data_out_b[7]   out                      181.7    200.6         false  
 rx_parallel_data_out_b[6]   out                      181.7    200.6         false  
 rx_parallel_data_out_b[5]   out                      181.7    200.6         false  
 rx_parallel_data_out_b[4]   out                      181.7    200.6         false  
 rx_parallel_data_out_b[3]   out                      181.7    200.6         false  
 rx_parallel_data_out_b[2]   out                      181.7    200.6         false  
 rx_parallel_data_out_b[1]   out                      181.7    200.6         false  
 rx_parallel_data_out_b[0]   out                      181.7    200.6         false  
 rx_parity_error_b           out                      181.9    200.7         false  
 rx_stop_bit_error_b         out                      181.9    200.7         false  
