#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7ffff397b550 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7ffff399aa00 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7ffff399aa40 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7ffff399aa80 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7ffff399aac0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000100000000000000>;
P_0x7ffff399ab00 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7ffff399ab40 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001001>;
P_0x7ffff399ab80 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010011>;
P_0x7ffff399abc0 .param/str "TRACE_FILE" 0 2 37, "helloc++.mem";
P_0x7ffff399ac00 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7ffff39f5340_0 .var/i "address_file", 31 0;
v0x7ffff39f5440_0 .var "address_in", 31 0;
v0x7ffff39f5530_0 .var "clk", 0 0;
v0x7ffff39f5600_0 .var "data_in", 31 0;
v0x7ffff39f56a0_0 .net "data_out", 31 0, v0x7ffff39f4770_0;  1 drivers
v0x7ffff39f5740_0 .var "enable", 0 0;
v0x7ffff39f5830_0 .net "hit", 0 0, L_0x7ffff39f70d0;  1 drivers
v0x7ffff39f58d0_0 .var/i "miss_count", 31 0;
v0x7ffff39f5970_0 .var "rst", 0 0;
v0x7ffff39f5aa0_0 .var/i "scan_file", 31 0;
v0x7ffff39f5b80_0 .var/i "total_count", 31 0;
E_0x7ffff39957b0 .event negedge, v0x7ffff39f01f0_0;
S_0x7ffff39c5650 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7ffff397b550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7ffff39af890 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7ffff39af8d0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7ffff39af910 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7ffff39af950 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7ffff39af990 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7ffff39af9d0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001001>;
P_0x7ffff39afa10 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010011>;
P_0x7ffff39afa50 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7ffff39f4280_0 .net *"_ivl_5", 9 0, L_0x7ffff39f7210;  1 drivers
v0x7ffff39f4360_0 .net "address_in", 31 0, v0x7ffff39f5440_0;  1 drivers
v0x7ffff39f4440_0 .net "clk", 0 0, v0x7ffff39f5530_0;  1 drivers
v0x7ffff39f4510 .array "data", 0 1;
v0x7ffff39f4510_0 .net v0x7ffff39f4510 0, 31 0, L_0x7ffff39cc830; 1 drivers
v0x7ffff39f4510_1 .net v0x7ffff39f4510 1, 31 0, L_0x7ffff39f6ed0; 1 drivers
v0x7ffff39f4630_0 .net "data_in", 31 0, v0x7ffff39f5600_0;  1 drivers
v0x7ffff39f4770_0 .var "data_out", 31 0;
v0x7ffff39f4830_0 .net "enable", 0 0, v0x7ffff39f5740_0;  1 drivers
v0x7ffff39f48d0_0 .var "enables", 1 0;
v0x7ffff39f4990_0 .net "hit_out", 0 0, L_0x7ffff39f70d0;  alias, 1 drivers
v0x7ffff39f4a50_0 .var "hits", 1 0;
v0x7ffff39f4b10_0 .net "match", 1 0, v0x7ffff39f4150_0;  1 drivers
v0x7ffff39f4bb0_0 .net "rst", 0 0, v0x7ffff39f5970_0;  1 drivers
v0x7ffff39f4c50_0 .net "set_idx", 8 0, L_0x7ffff39f7300;  1 drivers
v0x7ffff39f4d10_0 .net "tag", 18 0, L_0x7ffff39f73f0;  1 drivers
v0x7ffff39f4e20 .array "tags", 0 1;
v0x7ffff39f4e20_0 .net v0x7ffff39f4e20 0, 18 0, L_0x7ffff39d4c10; 1 drivers
v0x7ffff39f4e20_1 .net v0x7ffff39f4e20 1, 18 0, L_0x7ffff39c3680; 1 drivers
v0x7ffff39f4f00 .array "valids", 0 1;
v0x7ffff39f4f00_0 .net v0x7ffff39f4f00 0, 0 0, L_0x7ffff39d3910; 1 drivers
v0x7ffff39f4f00_1 .net v0x7ffff39f4f00 1, 0 0, L_0x7ffff39c85e0; 1 drivers
v0x7ffff39f5000_0 .var/i "w", 31 0;
v0x7ffff39f51b0_0 .net "way", 1 0, L_0x7ffff39f5c60;  1 drivers
E_0x7ffff3993980 .event edge, v0x7ffff39f0110_0, v0x7ffff39d4d70_0;
E_0x7ffff398eb60 .event edge, v0x7ffff39f02b0_0, v0x7ffff39f1d70_0;
L_0x7ffff39f6580 .part v0x7ffff39f48d0_0, 0, 1;
L_0x7ffff39f6fe0 .part v0x7ffff39f48d0_0, 1, 1;
L_0x7ffff39f70d0 .reduce/or v0x7ffff39f4a50_0;
L_0x7ffff39f7210 .part v0x7ffff39f5440_0, 4, 10;
L_0x7ffff39f7300 .part L_0x7ffff39f7210, 0, 9;
L_0x7ffff39f73f0 .part v0x7ffff39f5440_0, 13, 19;
S_0x7ffff39c6320 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7ffff39c5650;
 .timescale -9 -12;
S_0x7ffff39c7080 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7ffff39c6320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7ffff3955620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7ffff3955660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000001001>;
P_0x7ffff39556a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7ffff39a8700_0 .net "clk", 0 0, v0x7ffff39f5530_0;  alias, 1 drivers
v0x7ffff39d2fc0 .array/i "counts", 1023 0, 31 0;
v0x7ffff39d4d70_0 .net "enable", 0 0, v0x7ffff39f5740_0;  alias, 1 drivers
v0x7ffff39cc9d0_0 .var/i "i", 31 0;
v0x7ffff39c78e0_0 .var/i "j", 31 0;
v0x7ffff39c2980_0 .var "min_idx", 8 0;
v0x7ffff39f0030_0 .var "new_idx", 8 0;
v0x7ffff39f0110_0 .net "next_out", 1 0, L_0x7ffff39f5c60;  alias, 1 drivers
v0x7ffff39f01f0_0 .net "rst", 0 0, v0x7ffff39f5970_0;  alias, 1 drivers
v0x7ffff39f02b0_0 .net "set_in", 8 0, L_0x7ffff39f7300;  alias, 1 drivers
v0x7ffff39f0390_0 .var/i "tick", 31 0;
v0x7ffff39f0470_0 .net "way_in", 1 0, v0x7ffff39f4150_0;  alias, 1 drivers
E_0x7ffff39d4ce0 .event edge, v0x7ffff39d4d70_0, v0x7ffff39f0470_0, v0x7ffff39f02b0_0;
E_0x7ffff39c4500 .event posedge, v0x7ffff39a8700_0;
L_0x7ffff39f5c60 .part v0x7ffff39f0030_0, 0, 2;
S_0x7ffff39f0610 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7ffff39c5650;
 .timescale -9 -12;
P_0x7ffff39f07e0 .param/l "i" 0 3 90, +C4<00>;
S_0x7ffff39f08a0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7ffff39f0610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7ffff39f0a80 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7ffff39f0ac0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7ffff39f0b00 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7ffff39d3910 .functor BUFZ 1, L_0x7ffff39f5d00, C4<0>, C4<0>, C4<0>;
L_0x7ffff39d4c10 .functor BUFZ 19, L_0x7ffff39f6010, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7ffff39cc830 .functor BUFZ 32, L_0x7ffff39f62c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff39f0c70_0 .net *"_ivl_0", 0 0, L_0x7ffff39f5d00;  1 drivers
v0x7ffff39f0f10_0 .net *"_ivl_10", 10 0, L_0x7ffff39f60b0;  1 drivers
L_0x7fea996f0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff39f0ff0_0 .net *"_ivl_13", 1 0, L_0x7fea996f0060;  1 drivers
v0x7ffff39f10e0_0 .net *"_ivl_16", 31 0, L_0x7ffff39f62c0;  1 drivers
v0x7ffff39f11c0_0 .net *"_ivl_18", 10 0, L_0x7ffff39f6360;  1 drivers
v0x7ffff39f12f0_0 .net *"_ivl_2", 10 0, L_0x7ffff39f5e20;  1 drivers
L_0x7fea996f00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff39f13d0_0 .net *"_ivl_21", 1 0, L_0x7fea996f00a8;  1 drivers
L_0x7fea996f0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff39f14b0_0 .net *"_ivl_5", 1 0, L_0x7fea996f0018;  1 drivers
v0x7ffff39f1590_0 .net *"_ivl_8", 18 0, L_0x7ffff39f6010;  1 drivers
v0x7ffff39f1670_0 .var/i "block", 31 0;
v0x7ffff39f1750_0 .net "clk", 0 0, v0x7ffff39f5530_0;  alias, 1 drivers
v0x7ffff39f17f0 .array "data", 0 511, 31 0;
v0x7ffff39f1890_0 .net "data_in", 31 0, v0x7ffff39f5600_0;  alias, 1 drivers
v0x7ffff39f1970_0 .net "data_out", 31 0, L_0x7ffff39cc830;  alias, 1 drivers
v0x7ffff39f1a50_0 .net "enable", 0 0, L_0x7ffff39f6580;  1 drivers
v0x7ffff39f1b10_0 .net "index_in", 8 0, L_0x7ffff39f7300;  alias, 1 drivers
v0x7ffff39f1c00_0 .net "rst", 0 0, v0x7ffff39f5970_0;  alias, 1 drivers
v0x7ffff39f1cd0 .array "tag", 0 511, 18 0;
v0x7ffff39f1d70_0 .net "tag_in", 18 0, L_0x7ffff39f73f0;  alias, 1 drivers
v0x7ffff39f1e30_0 .net "tag_out", 18 0, L_0x7ffff39d4c10;  alias, 1 drivers
v0x7ffff39f1f10 .array "valid", 0 511, 0 0;
v0x7ffff39f1fb0_0 .net "valid_out", 0 0, L_0x7ffff39d3910;  alias, 1 drivers
E_0x7ffff3977b90 .event posedge, v0x7ffff39f1a50_0;
L_0x7ffff39f5d00 .array/port v0x7ffff39f1f10, L_0x7ffff39f5e20;
L_0x7ffff39f5e20 .concat [ 9 2 0 0], L_0x7ffff39f7300, L_0x7fea996f0018;
L_0x7ffff39f6010 .array/port v0x7ffff39f1cd0, L_0x7ffff39f60b0;
L_0x7ffff39f60b0 .concat [ 9 2 0 0], L_0x7ffff39f7300, L_0x7fea996f0060;
L_0x7ffff39f62c0 .array/port v0x7ffff39f17f0, L_0x7ffff39f6360;
L_0x7ffff39f6360 .concat [ 9 2 0 0], L_0x7ffff39f7300, L_0x7fea996f00a8;
S_0x7ffff39f2190 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7ffff39c5650;
 .timescale -9 -12;
P_0x7ffff39f2370 .param/l "i" 0 3 90, +C4<01>;
S_0x7ffff39f2430 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7ffff39f2190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7ffff39f2610 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7ffff39f2650 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7ffff39f2690 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7ffff39c85e0 .functor BUFZ 1, L_0x7ffff39f6620, C4<0>, C4<0>, C4<0>;
L_0x7ffff39c3680 .functor BUFZ 19, L_0x7ffff39f68a0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7ffff39f6ed0 .functor BUFZ 32, L_0x7ffff39f6cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff39f2830_0 .net *"_ivl_0", 0 0, L_0x7ffff39f6620;  1 drivers
v0x7ffff39f2ad0_0 .net *"_ivl_10", 10 0, L_0x7ffff39f6940;  1 drivers
L_0x7fea996f0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff39f2bb0_0 .net *"_ivl_13", 1 0, L_0x7fea996f0138;  1 drivers
v0x7ffff39f2ca0_0 .net *"_ivl_16", 31 0, L_0x7ffff39f6cb0;  1 drivers
v0x7ffff39f2d80_0 .net *"_ivl_18", 10 0, L_0x7ffff39f6d50;  1 drivers
v0x7ffff39f2eb0_0 .net *"_ivl_2", 10 0, L_0x7ffff39f66c0;  1 drivers
L_0x7fea996f0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff39f2f90_0 .net *"_ivl_21", 1 0, L_0x7fea996f0180;  1 drivers
L_0x7fea996f00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff39f3070_0 .net *"_ivl_5", 1 0, L_0x7fea996f00f0;  1 drivers
v0x7ffff39f3150_0 .net *"_ivl_8", 18 0, L_0x7ffff39f68a0;  1 drivers
v0x7ffff39f3230_0 .var/i "block", 31 0;
v0x7ffff39f3310_0 .net "clk", 0 0, v0x7ffff39f5530_0;  alias, 1 drivers
v0x7ffff39f33b0 .array "data", 0 511, 31 0;
v0x7ffff39f3470_0 .net "data_in", 31 0, v0x7ffff39f5600_0;  alias, 1 drivers
v0x7ffff39f3530_0 .net "data_out", 31 0, L_0x7ffff39f6ed0;  alias, 1 drivers
v0x7ffff39f35f0_0 .net "enable", 0 0, L_0x7ffff39f6fe0;  1 drivers
v0x7ffff39f36b0_0 .net "index_in", 8 0, L_0x7ffff39f7300;  alias, 1 drivers
v0x7ffff39f37c0_0 .net "rst", 0 0, v0x7ffff39f5970_0;  alias, 1 drivers
v0x7ffff39f38b0 .array "tag", 0 511, 18 0;
v0x7ffff39f3970_0 .net "tag_in", 18 0, L_0x7ffff39f73f0;  alias, 1 drivers
v0x7ffff39f3a30_0 .net "tag_out", 18 0, L_0x7ffff39c3680;  alias, 1 drivers
v0x7ffff39f3af0 .array "valid", 0 511, 0 0;
v0x7ffff39f3b90_0 .net "valid_out", 0 0, L_0x7ffff39c85e0;  alias, 1 drivers
E_0x7ffff399e3b0 .event posedge, v0x7ffff39f35f0_0;
L_0x7ffff39f6620 .array/port v0x7ffff39f3af0, L_0x7ffff39f66c0;
L_0x7ffff39f66c0 .concat [ 9 2 0 0], L_0x7ffff39f7300, L_0x7fea996f00f0;
L_0x7ffff39f68a0 .array/port v0x7ffff39f38b0, L_0x7ffff39f6940;
L_0x7ffff39f6940 .concat [ 9 2 0 0], L_0x7ffff39f7300, L_0x7fea996f0138;
L_0x7ffff39f6cb0 .array/port v0x7ffff39f33b0, L_0x7ffff39f6d50;
L_0x7ffff39f6d50 .concat [ 9 2 0 0], L_0x7ffff39f7300, L_0x7fea996f0180;
S_0x7ffff39f3dc0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7ffff39c5650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7ffff39d3ec0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7ffff39d3f00 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7ffff39f4050_0 .net "in", 1 0, v0x7ffff39f4a50_0;  1 drivers
v0x7ffff39f4150_0 .var "out", 1 0;
E_0x7ffff3986f50 .event edge, v0x7ffff39f4050_0;
    .scope S_0x7ffff39c7080;
T_0 ;
    %wait E_0x7ffff39c4500;
    %load/vec4 v0x7ffff39f01f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39f0390_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7ffff39f0030_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39cc9d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7ffff39cc9d0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39c78e0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7ffff39c78e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ffff39cc9d0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7ffff39c78e0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7ffff39d2fc0, 4, 0;
    %load/vec4 v0x7ffff39c78e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff39c78e0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7ffff39cc9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff39cc9d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff39f0390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff39f0390_0, 0, 32;
    %load/vec4 v0x7ffff39f0470_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7ffff39f0390_0;
    %load/vec4 v0x7ffff39f02b0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7ffff39f0470_0;
    %pad/u 3;
    %pad/u 15;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7ffff39d2fc0, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff39c7080;
T_1 ;
    %wait E_0x7ffff39d4ce0;
    %load/vec4 v0x7ffff39d4d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ffff39f0470_0;
    %pad/u 9;
    %store/vec4 v0x7ffff39f0030_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7ffff39c2980_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39cc9d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7ffff39cc9d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7ffff39f02b0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7ffff39cc9d0_0;
    %pad/s 15;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7ffff39d2fc0, 4;
    %load/vec4 v0x7ffff39f02b0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7ffff39c2980_0;
    %pad/u 15;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7ffff39d2fc0, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7ffff39cc9d0_0;
    %pad/s 9;
    %store/vec4 v0x7ffff39c2980_0, 0, 9;
T_1.4 ;
    %load/vec4 v0x7ffff39cc9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff39cc9d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7ffff39f0390_0;
    %load/vec4 v0x7ffff39f02b0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7ffff39c2980_0;
    %pad/u 15;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39d2fc0, 0, 4;
    %load/vec4 v0x7ffff39c2980_0;
    %assign/vec4 v0x7ffff39f0030_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffff39f08a0;
T_2 ;
    %wait E_0x7ffff39c4500;
    %load/vec4 v0x7ffff39f1c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39f1670_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7ffff39f1670_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7ffff39f1670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f1f10, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7ffff39f1670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f1cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff39f1670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f17f0, 0, 4;
    %load/vec4 v0x7ffff39f1670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff39f1670_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff39f08a0;
T_3 ;
    %wait E_0x7ffff3977b90;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7ffff39f1b10_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f1f10, 0, 4;
    %load/vec4 v0x7ffff39f1d70_0;
    %load/vec4 v0x7ffff39f1b10_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f1cd0, 0, 4;
    %load/vec4 v0x7ffff39f1890_0;
    %load/vec4 v0x7ffff39f1b10_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f17f0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff39f2430;
T_4 ;
    %wait E_0x7ffff39c4500;
    %load/vec4 v0x7ffff39f37c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39f3230_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7ffff39f3230_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7ffff39f3230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f3af0, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7ffff39f3230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f38b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff39f3230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f33b0, 0, 4;
    %load/vec4 v0x7ffff39f3230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff39f3230_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffff39f2430;
T_5 ;
    %wait E_0x7ffff399e3b0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7ffff39f36b0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f3af0, 0, 4;
    %load/vec4 v0x7ffff39f3970_0;
    %load/vec4 v0x7ffff39f36b0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f38b0, 0, 4;
    %load/vec4 v0x7ffff39f3470_0;
    %load/vec4 v0x7ffff39f36b0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff39f33b0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffff39f3dc0;
T_6 ;
    %wait E_0x7ffff3986f50;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff39f4150_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7ffff39f4150_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7ffff39f4050_0;
    %load/vec4 v0x7ffff39f4150_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7ffff39f4150_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7ffff39f4150_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff39c5650;
T_7 ;
    %wait E_0x7ffff39c4500;
    %load/vec4 v0x7ffff39f4bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff39f4a50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff39f48d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff39f4770_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffff39f4830_0;
    %pad/u 2;
    %ix/getv 4, v0x7ffff39f51b0_0;
    %shiftl 4;
    %assign/vec4 v0x7ffff39f48d0_0, 0;
    %load/vec4 v0x7ffff39f4830_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7ffff39f51b0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7ffff39f4b10_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7ffff39f4510, 4;
    %assign/vec4 v0x7ffff39f4770_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39f5000_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7ffff39f5000_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7ffff39f4d10_0;
    %ix/getv/s 4, v0x7ffff39f5000_0;
    %load/vec4a v0x7ffff39f4e20, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7ffff39f5000_0;
    %load/vec4a v0x7ffff39f4f00, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7ffff39f5000_0;
    %store/vec4 v0x7ffff39f4a50_0, 4, 1;
    %load/vec4 v0x7ffff39f5000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff39f5000_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffff39c5650;
T_8 ;
    %wait E_0x7ffff398eb60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39f5000_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7ffff39f5000_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7ffff39f4d10_0;
    %ix/getv/s 4, v0x7ffff39f5000_0;
    %load/vec4a v0x7ffff39f4e20, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7ffff39f5000_0;
    %load/vec4a v0x7ffff39f4f00, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7ffff39f5000_0;
    %store/vec4 v0x7ffff39f4a50_0, 4, 1;
    %load/vec4 v0x7ffff39f5000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff39f5000_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ffff39c5650;
T_9 ;
    %wait E_0x7ffff3993980;
    %load/vec4 v0x7ffff39f4830_0;
    %pad/u 2;
    %ix/getv 4, v0x7ffff39f51b0_0;
    %shiftl 4;
    %assign/vec4 v0x7ffff39f48d0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffff397b550;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39f58d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff39f5b80_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7ffff397b550;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff39c5650 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7ffff397b550;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff39f5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff39f5970_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff39f5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff39f5970_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff39f5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff39f5970_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7ffff39f5530_0;
    %inv;
    %store/vec4 v0x7ffff39f5530_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7ffff397b550;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7ffff399abc0, "r" {0 0 0};
    %store/vec4 v0x7ffff39f5340_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7ffff39f5340_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7ffff39f5340_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7ffff397b550;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff39f5740_0, 0;
    %wait E_0x7ffff39957b0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7ffff39f5340_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7ffff39f58d0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7ffff39f5b80_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7ffff39f58d0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7ffff39f5b80_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7ffff39afa50 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7ffff39af9d0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7ffff39afa10 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7ffff399aa40 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000100000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7ffff399ab00 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7ffff39f5340_0, "%x\012", v0x7ffff39f5440_0 {0 0 0};
    %store/vec4 v0x7ffff39f5aa0_0, 0, 32;
    %wait E_0x7ffff39c4500;
    %load/vec4 v0x7ffff39f5b80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffff39f5b80_0, 0;
    %load/vec4 v0x7ffff39f5830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7ffff39f58d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffff39f58d0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7ffff39f5600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff39f5740_0, 0;
T_14.3 ;
    %wait E_0x7ffff39c4500;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff39f5740_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
