
centos-preinstalled/more:     file format elf32-littlearm


Disassembly of section .init:

00011430 <_init@@Base>:
   11430:	push	{r3, lr}
   11434:	bl	12150 <tigetstr@plt+0x91c>
   11438:	pop	{r3, pc}

Disassembly of section .plt:

0001143c <raise@plt-0x14>:
   1143c:	push	{lr}		; (str lr, [sp, #-4]!)
   11440:	ldr	lr, [pc, #4]	; 1144c <_init@@Base+0x1c>
   11444:	add	lr, pc, lr
   11448:	ldr	pc, [lr, #8]!
   1144c:			; <UNDEFINED> instruction: 0x00016bb4

00011450 <raise@plt>:
   11450:	add	ip, pc, #0, 12
   11454:	add	ip, ip, #90112	; 0x16000
   11458:	ldr	pc, [ip, #2996]!	; 0xbb4

0001145c <strcmp@plt>:
   1145c:	add	ip, pc, #0, 12
   11460:	add	ip, ip, #90112	; 0x16000
   11464:	ldr	pc, [ip, #2988]!	; 0xbac

00011468 <setupterm@plt>:
   11468:	add	ip, pc, #0, 12
   1146c:	add	ip, ip, #90112	; 0x16000
   11470:	ldr	pc, [ip, #2980]!	; 0xba4

00011474 <regerror@plt>:
   11474:	add	ip, pc, #0, 12
   11478:	add	ip, ip, #90112	; 0x16000
   1147c:	ldr	pc, [ip, #2972]!	; 0xb9c

00011480 <read@plt>:
   11480:	add	ip, pc, #0, 12
   11484:	add	ip, ip, #90112	; 0x16000
   11488:	ldr	pc, [ip, #2964]!	; 0xb94

0001148c <tputs@plt>:
   1148c:	add	ip, pc, #0, 12
   11490:	add	ip, ip, #90112	; 0x16000
   11494:	ldr	pc, [ip, #2956]!	; 0xb8c

00011498 <fflush@plt>:
   11498:	add	ip, pc, #0, 12
   1149c:	add	ip, ip, #90112	; 0x16000
   114a0:	ldr	pc, [ip, #2948]!	; 0xb84

000114a4 <wcwidth@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #90112	; 0x16000
   114ac:	ldr	pc, [ip, #2940]!	; 0xb7c

000114b0 <sigprocmask@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #90112	; 0x16000
   114b8:	ldr	pc, [ip, #2932]!	; 0xb74

000114bc <__memmove_chk@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #90112	; 0x16000
   114c4:	ldr	pc, [ip, #2924]!	; 0xb6c

000114c8 <free@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #90112	; 0x16000
   114d0:	ldr	pc, [ip, #2916]!	; 0xb64

000114d4 <ferror@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #90112	; 0x16000
   114dc:	ldr	pc, [ip, #2908]!	; 0xb5c

000114e0 <_exit@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #90112	; 0x16000
   114e8:	ldr	pc, [ip, #2900]!	; 0xb54

000114ec <execvp@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #90112	; 0x16000
   114f4:	ldr	pc, [ip, #2892]!	; 0xb4c

000114f8 <signal@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #90112	; 0x16000
   11500:	ldr	pc, [ip, #2884]!	; 0xb44

00011504 <_IO_getc@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #90112	; 0x16000
   1150c:	ldr	pc, [ip, #2876]!	; 0xb3c

00011510 <sleep@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #90112	; 0x16000
   11518:	ldr	pc, [ip, #2868]!	; 0xb34

0001151c <dcgettext@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #90112	; 0x16000
   11524:	ldr	pc, [ip, #2860]!	; 0xb2c

00011528 <__stack_chk_fail@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #90112	; 0x16000
   11530:	ldr	pc, [ip, #2852]!	; 0xb24

00011534 <cfgetispeed@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #90112	; 0x16000
   1153c:	ldr	pc, [ip, #2844]!	; 0xb1c

00011540 <realloc@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #90112	; 0x16000
   11548:	ldr	pc, [ip, #2836]!	; 0xb14

0001154c <regexec@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #90112	; 0x16000
   11554:	ldr	pc, [ip, #2828]!	; 0xb0c

00011558 <wait@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #90112	; 0x16000
   11560:	ldr	pc, [ip, #2820]!	; 0xb04

00011564 <textdomain@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #90112	; 0x16000
   1156c:	ldr	pc, [ip, #2812]!	; 0xafc

00011570 <tparm@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #90112	; 0x16000
   11578:	ldr	pc, [ip, #2804]!	; 0xaf4

0001157c <err@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #90112	; 0x16000
   11584:	ldr	pc, [ip, #2796]!	; 0xaec

00011588 <perror@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #90112	; 0x16000
   11590:	ldr	pc, [ip, #2788]!	; 0xae4

00011594 <tigetflag@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #90112	; 0x16000
   1159c:	ldr	pc, [ip, #2780]!	; 0xadc

000115a0 <__memcpy_chk@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #90112	; 0x16000
   115a8:	ldr	pc, [ip, #2772]!	; 0xad4

000115ac <_IO_putc@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #90112	; 0x16000
   115b4:	ldr	pc, [ip, #2764]!	; 0xacc

000115b8 <fwrite@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #90112	; 0x16000
   115c0:	ldr	pc, [ip, #2756]!	; 0xac4

000115c4 <ioctl@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #90112	; 0x16000
   115cc:	ldr	pc, [ip, #2748]!	; 0xabc

000115d0 <regfree@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #90112	; 0x16000
   115d8:	ldr	pc, [ip, #2740]!	; 0xab4

000115dc <__ctype_get_mb_cur_max@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #90112	; 0x16000
   115e4:	ldr	pc, [ip, #2732]!	; 0xaac

000115e8 <tcsetattr@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #90112	; 0x16000
   115f0:	ldr	pc, [ip, #2724]!	; 0xaa4

000115f4 <strcpy@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #90112	; 0x16000
   115fc:	ldr	pc, [ip, #2716]!	; 0xa9c

00011600 <fread@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #90112	; 0x16000
   11608:	ldr	pc, [ip, #2708]!	; 0xa94

0001160c <__fpending@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #90112	; 0x16000
   11614:	ldr	pc, [ip, #2700]!	; 0xa8c

00011618 <mbrtowc@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #90112	; 0x16000
   11620:	ldr	pc, [ip, #2692]!	; 0xa84

00011624 <open64@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #90112	; 0x16000
   1162c:	ldr	pc, [ip, #2684]!	; 0xa7c

00011630 <getenv@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #90112	; 0x16000
   11638:	ldr	pc, [ip, #2676]!	; 0xa74

0001163c <puts@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #90112	; 0x16000
   11644:	ldr	pc, [ip, #2668]!	; 0xa6c

00011648 <malloc@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #90112	; 0x16000
   11650:	ldr	pc, [ip, #2660]!	; 0xa64

00011654 <sigaddset@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #90112	; 0x16000
   1165c:	ldr	pc, [ip, #2652]!	; 0xa5c

00011660 <__libc_start_main@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #90112	; 0x16000
   11668:	ldr	pc, [ip, #2644]!	; 0xa54

0001166c <__gmon_start__@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #90112	; 0x16000
   11674:	ldr	pc, [ip, #2636]!	; 0xa4c

00011678 <kill@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #90112	; 0x16000
   11680:	ldr	pc, [ip, #2628]!	; 0xa44

00011684 <__ctype_b_loc@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #90112	; 0x16000
   1168c:	ldr	pc, [ip, #2620]!	; 0xa3c

00011690 <exit@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #90112	; 0x16000
   11698:	ldr	pc, [ip, #2612]!	; 0xa34

0001169c <feof@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #90112	; 0x16000
   116a4:	ldr	pc, [ip, #2604]!	; 0xa2c

000116a8 <strlen@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #90112	; 0x16000
   116b0:	ldr	pc, [ip, #2596]!	; 0xa24

000116b4 <warnx@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #90112	; 0x16000
   116bc:	ldr	pc, [ip, #2588]!	; 0xa1c

000116c0 <ungetc@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #90112	; 0x16000
   116c8:	ldr	pc, [ip, #2580]!	; 0xa14

000116cc <fcntl@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #90112	; 0x16000
   116d4:	ldr	pc, [ip, #2572]!	; 0xa0c

000116d8 <__errno_location@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #90112	; 0x16000
   116e0:	ldr	pc, [ip, #2564]!	; 0xa04

000116e4 <__sprintf_chk@plt>:
   116e4:	add	ip, pc, #0, 12
   116e8:	add	ip, ip, #90112	; 0x16000
   116ec:	ldr	pc, [ip, #2556]!	; 0x9fc

000116f0 <__cxa_atexit@plt>:
   116f0:	add	ip, pc, #0, 12
   116f4:	add	ip, ip, #90112	; 0x16000
   116f8:	ldr	pc, [ip, #2548]!	; 0x9f4

000116fc <__strdup@plt>:
   116fc:	add	ip, pc, #0, 12
   11700:	add	ip, ip, #90112	; 0x16000
   11704:	ldr	pc, [ip, #2540]!	; 0x9ec

00011708 <putchar@plt>:
   11708:	add	ip, pc, #0, 12
   1170c:	add	ip, ip, #90112	; 0x16000
   11710:	ldr	pc, [ip, #2532]!	; 0x9e4

00011714 <strncpy@plt>:
   11714:	add	ip, pc, #0, 12
   11718:	add	ip, ip, #90112	; 0x16000
   1171c:	ldr	pc, [ip, #2524]!	; 0x9dc

00011720 <__printf_chk@plt>:
   11720:	add	ip, pc, #0, 12
   11724:	add	ip, ip, #90112	; 0x16000
   11728:	ldr	pc, [ip, #2516]!	; 0x9d4

0001172c <fileno@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #90112	; 0x16000
   11734:	ldr	pc, [ip, #2508]!	; 0x9cc

00011738 <__fprintf_chk@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #90112	; 0x16000
   11740:	ldr	pc, [ip, #2500]!	; 0x9c4

00011744 <fclose@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #90112	; 0x16000
   1174c:	ldr	pc, [ip, #2492]!	; 0x9bc

00011750 <__longjmp_chk@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #90112	; 0x16000
   11758:	ldr	pc, [ip, #2484]!	; 0x9b4

0001175c <setlocale@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #90112	; 0x16000
   11764:	ldr	pc, [ip, #2476]!	; 0x9ac

00011768 <sigemptyset@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #90112	; 0x16000
   11770:	ldr	pc, [ip, #2468]!	; 0x9a4

00011774 <fork@plt>:
   11774:	add	ip, pc, #0, 12
   11778:	add	ip, ip, #90112	; 0x16000
   1177c:	ldr	pc, [ip, #2460]!	; 0x99c

00011780 <strrchr@plt>:
   11780:	add	ip, pc, #0, 12
   11784:	add	ip, ip, #90112	; 0x16000
   11788:	ldr	pc, [ip, #2452]!	; 0x994

0001178c <warn@plt>:
   1178c:	add	ip, pc, #0, 12
   11790:	add	ip, ip, #90112	; 0x16000
   11794:	ldr	pc, [ip, #2444]!	; 0x98c

00011798 <__sigsetjmp@plt>:
   11798:	add	ip, pc, #0, 12
   1179c:	add	ip, ip, #90112	; 0x16000
   117a0:	ldr	pc, [ip, #2436]!	; 0x984

000117a4 <fputc@plt>:
   117a4:	add	ip, pc, #0, 12
   117a8:	add	ip, ip, #90112	; 0x16000
   117ac:	ldr	pc, [ip, #2428]!	; 0x97c

000117b0 <regcomp@plt>:
   117b0:	add	ip, pc, #0, 12
   117b4:	add	ip, ip, #90112	; 0x16000
   117b8:	ldr	pc, [ip, #2420]!	; 0x974

000117bc <fopen64@plt>:
   117bc:	add	ip, pc, #0, 12
   117c0:	add	ip, ip, #90112	; 0x16000
   117c4:	ldr	pc, [ip, #2412]!	; 0x96c

000117c8 <bindtextdomain@plt>:
   117c8:	add	ip, pc, #0, 12
   117cc:	add	ip, ip, #90112	; 0x16000
   117d0:	ldr	pc, [ip, #2404]!	; 0x964

000117d4 <fseek@plt>:
   117d4:	add	ip, pc, #0, 12
   117d8:	add	ip, ip, #90112	; 0x16000
   117dc:	ldr	pc, [ip, #2396]!	; 0x95c

000117e0 <__xstat64@plt>:
   117e0:	add	ip, pc, #0, 12
   117e4:	add	ip, ip, #90112	; 0x16000
   117e8:	ldr	pc, [ip, #2388]!	; 0x954

000117ec <isatty@plt>:
   117ec:	add	ip, pc, #0, 12
   117f0:	add	ip, ip, #90112	; 0x16000
   117f4:	ldr	pc, [ip, #2380]!	; 0x94c

000117f8 <fputs@plt>:
   117f8:	add	ip, pc, #0, 12
   117fc:	add	ip, ip, #90112	; 0x16000
   11800:	ldr	pc, [ip, #2372]!	; 0x944

00011804 <tigetnum@plt>:
   11804:	add	ip, pc, #0, 12
   11808:	add	ip, ip, #90112	; 0x16000
   1180c:	ldr	pc, [ip, #2364]!	; 0x93c

00011810 <abort@plt>:
   11810:	add	ip, pc, #0, 12
   11814:	add	ip, ip, #90112	; 0x16000
   11818:	ldr	pc, [ip, #2356]!	; 0x934

0001181c <close@plt>:
   1181c:	add	ip, pc, #0, 12
   11820:	add	ip, ip, #90112	; 0x16000
   11824:	ldr	pc, [ip, #2348]!	; 0x92c

00011828 <tcgetattr@plt>:
   11828:	add	ip, pc, #0, 12
   1182c:	add	ip, ip, #90112	; 0x16000
   11830:	ldr	pc, [ip, #2340]!	; 0x924

00011834 <tigetstr@plt>:
   11834:	add	ip, pc, #0, 12
   11838:	add	ip, ip, #90112	; 0x16000
   1183c:	ldr	pc, [ip, #2332]!	; 0x91c

Disassembly of section .text:

00011840 <.text>:
   11840:	movw	r3, #33184	; 0x81a0
   11844:	movt	r3, #2
   11848:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1184c:	movw	r5, #27408	; 0x6b10
   11850:	ldr	r3, [r3]
   11854:	movt	r5, #1
   11858:	sub	sp, sp, #48	; 0x30
   1185c:	movw	r4, #29516	; 0x734c
   11860:	movt	r4, #1
   11864:	mov	r7, r0
   11868:	mov	r6, r1
   1186c:	mov	r0, #6
   11870:	mov	r1, r5
   11874:	str	r3, [sp, #44]	; 0x2c
   11878:	mov	r3, #0
   1187c:	str	r3, [sp, #40]	; 0x28
   11880:	bl	1175c <setlocale@plt>
   11884:	mov	r0, r4
   11888:	movw	r1, #29528	; 0x7358
   1188c:	movt	r1, #1
   11890:	bl	117c8 <bindtextdomain@plt>
   11894:	mov	r0, r4
   11898:	bl	11564 <textdomain@plt>
   1189c:	movw	r4, #33208	; 0x81b8
   118a0:	movw	r0, #10056	; 0x2748
   118a4:	movt	r4, #2
   118a8:	movt	r0, #1
   118ac:	bl	167ac <tigetstr@plt+0x4f78>
   118b0:	mov	r1, r5
   118b4:	mov	r0, #6
   118b8:	str	r7, [r4, #432]	; 0x1b0
   118bc:	str	r6, [r4, #444]	; 0x1bc
   118c0:	bl	1175c <setlocale@plt>
   118c4:	bl	13ccc <tigetstr@plt+0x2498>
   118c8:	movw	r3, #33176	; 0x8198
   118cc:	movt	r3, #2
   118d0:	movw	r1, #29548	; 0x736c
   118d4:	movt	r1, #1
   118d8:	ldr	r0, [r3]
   118dc:	bl	1145c <strcmp@plt>
   118e0:	cmp	r0, #0
   118e4:	ldreq	r3, [r4, #576]	; 0x240
   118e8:	addeq	r3, r3, #1
   118ec:	streq	r3, [r4, #576]	; 0x240
   118f0:	bl	12e50 <tigetstr@plt+0x161c>
   118f4:	movw	r3, #33128	; 0x8168
   118f8:	movt	r3, #2
   118fc:	movw	r0, #29556	; 0x7374
   11900:	movt	r0, #1
   11904:	ldr	r2, [r3, #8]
   11908:	add	r2, r2, r2, lsr #31
   1190c:	asr	r2, r2, #1
   11910:	sub	r2, r2, #1
   11914:	cmp	r2, #0
   11918:	movle	r2, #1
   1191c:	str	r2, [r3, #12]
   11920:	bl	11630 <getenv@plt>
   11924:	cmp	r0, #0
   11928:	beq	11930 <tigetstr@plt+0xfc>
   1192c:	bl	12884 <tigetstr@plt+0x1050>
   11930:	movw	r8, #33208	; 0x81b8
   11934:	movt	r8, #2
   11938:	mov	r0, #0
   1193c:	mvn	r6, #0
   11940:	ldr	r7, [r8, #432]	; 0x1b0
   11944:	mov	r5, r0
   11948:	mov	r9, r0
   1194c:	str	r0, [sp, #20]
   11950:	str	r0, [sp, #16]
   11954:	str	r0, [sp, #24]
   11958:	str	r0, [sp, #32]
   1195c:	sub	r7, r7, #1
   11960:	str	r7, [r8, #432]	; 0x1b0
   11964:	cmp	r7, #0
   11968:	ble	11a04 <tigetstr@plt+0x1d0>
   1196c:	ldr	r3, [r8, #444]	; 0x1bc
   11970:	add	r2, r3, #4
   11974:	str	r2, [r8, #444]	; 0x1bc
   11978:	ldr	r0, [r3, #4]
   1197c:	ldrsb	r3, [r0]
   11980:	cmp	r3, #45	; 0x2d
   11984:	beq	11dc4 <tigetstr@plt+0x590>
   11988:	cmp	r3, #43	; 0x2b
   1198c:	bne	11a04 <tigetstr@plt+0x1d0>
   11990:	ldrb	r4, [r0, #1]
   11994:	add	sl, r0, #1
   11998:	cmp	r4, #47	; 0x2f
   1199c:	beq	11dd4 <tigetstr@plt+0x5a0>
   119a0:	cmp	r4, #0
   119a4:	add	r9, r9, #1
   119a8:	beq	11eb8 <tigetstr@plt+0x684>
   119ac:	bl	11684 <__ctype_b_loc@plt>
   119b0:	mov	r3, sl
   119b4:	mov	r1, r5
   119b8:	ldr	r0, [r0]
   119bc:	sxtb	r2, r4
   119c0:	sxth	r2, r2
   119c4:	lsl	r2, r2, #1
   119c8:	ldrh	r2, [r0, r2]
   119cc:	tst	r2, #2048	; 0x800
   119d0:	addne	r1, r1, r1, lsl #2
   119d4:	sxtbne	r4, r4
   119d8:	addne	r1, r4, r1, lsl #1
   119dc:	ldrb	r4, [r3, #1]!
   119e0:	subne	r1, r1, #48	; 0x30
   119e4:	cmp	r4, #0
   119e8:	bne	119bc <tigetstr@plt+0x188>
   119ec:	sub	r7, r7, #1
   119f0:	sub	r1, r1, #1
   119f4:	cmp	r7, #0
   119f8:	str	r1, [sp, #16]
   119fc:	str	r7, [r8, #432]	; 0x1b0
   11a00:	bgt	1196c <tigetstr@plt+0x138>
   11a04:	movw	r3, #33208	; 0x81b8
   11a08:	movt	r3, #2
   11a0c:	str	r9, [sp, #32]
   11a10:	ldr	r2, [r3, #440]	; 0x1b8
   11a14:	cmp	r2, #0
   11a18:	beq	11a6c <tigetstr@plt+0x238>
   11a1c:	ldr	r2, [r3, #664]	; 0x298
   11a20:	cmp	r2, #0
   11a24:	beq	11f58 <tigetstr@plt+0x724>
   11a28:	ldrsb	r2, [r2]
   11a2c:	cmp	r2, #0
   11a30:	beq	11f58 <tigetstr@plt+0x724>
   11a34:	ldr	r2, [r3, #424]	; 0x1a8
   11a38:	cmp	r2, #0
   11a3c:	beq	11f58 <tigetstr@plt+0x724>
   11a40:	ldrsb	r2, [r2]
   11a44:	cmp	r2, #0
   11a48:	beq	11f58 <tigetstr@plt+0x724>
   11a4c:	ldr	r2, [r3, #632]	; 0x278
   11a50:	cmp	r2, #0
   11a54:	beq	11f58 <tigetstr@plt+0x724>
   11a58:	ldrsb	r2, [r2]
   11a5c:	cmp	r2, #0
   11a60:	movne	r2, #1
   11a64:	strne	r2, [r3, #576]	; 0x240
   11a68:	beq	11f58 <tigetstr@plt+0x724>
   11a6c:	movw	r3, #33208	; 0x81b8
   11a70:	movt	r3, #2
   11a74:	ldr	r2, [r3, #412]	; 0x19c
   11a78:	cmp	r2, #0
   11a7c:	movweq	r2, #33128	; 0x8168
   11a80:	movteq	r2, #2
   11a84:	ldreq	r2, [r2, #8]
   11a88:	subeq	r2, r2, #1
   11a8c:	streq	r2, [r3, #412]	; 0x19c
   11a90:	movw	r3, #33208	; 0x81b8
   11a94:	movt	r3, #2
   11a98:	cmp	r7, #1
   11a9c:	ldr	r2, [r3, #628]	; 0x274
   11aa0:	movle	r5, #0
   11aa4:	ldr	r3, [r3, #412]	; 0x19c
   11aa8:	movgt	r5, #1
   11aac:	cmp	r2, #0
   11ab0:	str	r5, [sp, #36]	; 0x24
   11ab4:	str	r3, [sp, #8]
   11ab8:	bne	11ac4 <tigetstr@plt+0x290>
   11abc:	cmp	r7, #0
   11ac0:	beq	1206c <tigetstr@plt+0x838>
   11ac4:	movw	r4, #33208	; 0x81b8
   11ac8:	movt	r4, #2
   11acc:	movw	r3, #33192	; 0x81a8
   11ad0:	movt	r3, #2
   11ad4:	ldr	r2, [r4, #636]	; 0x27c
   11ad8:	ldr	r6, [r3]
   11adc:	cmp	r2, #0
   11ae0:	beq	11f80 <tigetstr@plt+0x74c>
   11ae4:	movw	r4, #33208	; 0x81b8
   11ae8:	movt	r4, #2
   11aec:	ldr	r3, [r4, #628]	; 0x274
   11af0:	cmp	r3, #0
   11af4:	bne	11f14 <tigetstr@plt+0x6e0>
   11af8:	movw	r2, #33208	; 0x81b8
   11afc:	movt	r2, #2
   11b00:	ldr	r3, [r2, #428]	; 0x1ac
   11b04:	ldr	r1, [r2, #432]	; 0x1b0
   11b08:	cmp	r3, r1
   11b0c:	bge	11e84 <tigetstr@plt+0x650>
   11b10:	movw	r0, #33128	; 0x8168
   11b14:	movw	r1, #33200	; 0x81b0
   11b18:	movt	r0, #2
   11b1c:	movw	r2, #29564	; 0x737c
   11b20:	movt	r1, #2
   11b24:	movt	r2, #1
   11b28:	str	r0, [sp]
   11b2c:	str	r1, [sp, #12]
   11b30:	str	r2, [sp, #28]
   11b34:	b	11d2c <tigetstr@plt+0x4f8>
   11b38:	movw	r3, #33208	; 0x81b8
   11b3c:	movt	r3, #2
   11b40:	ldr	r2, [r3, #428]	; 0x1ac
   11b44:	ldr	r3, [r3, #432]	; 0x1b0
   11b48:	cmp	r2, r3
   11b4c:	bge	11b64 <tigetstr@plt+0x330>
   11b50:	movw	ip, #33208	; 0x81b8
   11b54:	movt	ip, #2
   11b58:	ldr	r3, [ip, #636]	; 0x27c
   11b5c:	cmp	r3, #0
   11b60:	beq	11ecc <tigetstr@plt+0x698>
   11b64:	ldr	r1, [sp, #8]
   11b68:	cmp	r1, #0
   11b6c:	beq	11cbc <tigetstr@plt+0x488>
   11b70:	movw	r2, #33208	; 0x81b8
   11b74:	movt	r2, #2
   11b78:	ldr	r3, [r2, #576]	; 0x240
   11b7c:	cmp	r3, #0
   11b80:	bne	11b90 <tigetstr@plt+0x35c>
   11b84:	ldr	r3, [sp, #40]	; 0x28
   11b88:	cmp	r3, #0
   11b8c:	beq	11bb8 <tigetstr@plt+0x384>
   11b90:	movw	ip, #33208	; 0x81b8
   11b94:	movt	ip, #2
   11b98:	ldr	r3, [ip, #592]	; 0x250
   11b9c:	cmn	r3, #-2147483647	; 0x80000001
   11ba0:	beq	11bb8 <tigetstr@plt+0x384>
   11ba4:	ldr	r3, [ip, #440]	; 0x1b8
   11ba8:	cmp	r3, #0
   11bac:	beq	11e7c <tigetstr@plt+0x648>
   11bb0:	ldr	r0, [ip, #664]	; 0x298
   11bb4:	bl	122d0 <tigetstr@plt+0xa9c>
   11bb8:	ldr	r0, [sp, #36]	; 0x24
   11bbc:	cmp	r0, #0
   11bc0:	beq	11ca0 <tigetstr@plt+0x46c>
   11bc4:	movw	r1, #33208	; 0x81b8
   11bc8:	movt	r1, #2
   11bcc:	ldr	r3, [r1, #676]	; 0x2a4
   11bd0:	cmp	r3, #0
   11bd4:	beq	11be4 <tigetstr@plt+0x3b0>
   11bd8:	ldr	r3, [r1, #408]	; 0x198
   11bdc:	cmp	r3, #0
   11be0:	bne	11f6c <tigetstr@plt+0x738>
   11be4:	movw	r2, #33208	; 0x81b8
   11be8:	movt	r2, #2
   11bec:	ldr	r3, [r2, #440]	; 0x1b8
   11bf0:	cmp	r3, #0
   11bf4:	bne	11f08 <tigetstr@plt+0x6d4>
   11bf8:	ldr	ip, [sp, #12]
   11bfc:	mov	r1, #1
   11c00:	ldr	r0, [sp, #28]
   11c04:	mov	r2, #14
   11c08:	ldr	r3, [ip]
   11c0c:	bl	115b8 <fwrite@plt>
   11c10:	movw	r0, #33208	; 0x81b8
   11c14:	movt	r0, #2
   11c18:	ldr	r3, [r0, #408]	; 0x198
   11c1c:	cmp	r3, #14
   11c20:	ble	11c2c <tigetstr@plt+0x3f8>
   11c24:	mov	r0, #14
   11c28:	bl	124e8 <tigetstr@plt+0xcb4>
   11c2c:	ldr	r2, [sp, #12]
   11c30:	mov	r0, #10
   11c34:	ldr	r1, [r2]
   11c38:	bl	115ac <_IO_putc@plt>
   11c3c:	movw	ip, #33208	; 0x81b8
   11c40:	movt	ip, #2
   11c44:	ldr	r3, [ip, #440]	; 0x1b8
   11c48:	cmp	r3, #0
   11c4c:	bne	11efc <tigetstr@plt+0x6c8>
   11c50:	movw	r0, #33208	; 0x81b8
   11c54:	movt	r0, #2
   11c58:	ldr	r3, [r0, #444]	; 0x1bc
   11c5c:	ldr	r2, [r0, #428]	; 0x1ac
   11c60:	ldr	r0, [r3, r2, lsl #2]
   11c64:	bl	1163c <puts@plt>
   11c68:	movw	r1, #33208	; 0x81b8
   11c6c:	movt	r1, #2
   11c70:	ldr	r3, [r1, #440]	; 0x1b8
   11c74:	cmp	r3, #0
   11c78:	bne	11ec0 <tigetstr@plt+0x68c>
   11c7c:	ldr	r0, [sp, #28]
   11c80:	bl	1163c <puts@plt>
   11c84:	ldr	r2, [sp]
   11c88:	ldr	ip, [sp, #8]
   11c8c:	ldr	r3, [r2, #8]
   11c90:	sub	r2, r3, #3
   11c94:	cmp	ip, r2
   11c98:	subge	r3, r3, #4
   11c9c:	strge	r3, [sp, #8]
   11ca0:	movw	r0, #33208	; 0x81b8
   11ca4:	movt	r0, #2
   11ca8:	ldr	r4, [r0, #636]	; 0x27c
   11cac:	cmp	r4, #0
   11cb0:	beq	11df4 <tigetstr@plt+0x5c0>
   11cb4:	ldr	r0, [sp, #4]
   11cb8:	bl	12e20 <tigetstr@plt+0x15ec>
   11cbc:	ldr	r0, [pc, #1096]	; 1210c <tigetstr@plt+0x8d8>
   11cc0:	mov	r1, #1
   11cc4:	bl	11798 <__sigsetjmp@plt>
   11cc8:	ldr	ip, [sp, #12]
   11ccc:	ldr	r0, [ip]
   11cd0:	bl	11498 <fflush@plt>
   11cd4:	ldr	r0, [sp, #4]
   11cd8:	bl	11744 <fclose@plt>
   11cdc:	movw	r0, #33208	; 0x81b8
   11ce0:	movt	r0, #2
   11ce4:	mov	r3, #0
   11ce8:	str	r3, [r0, #1772]	; 0x6ec
   11cec:	str	r3, [r0, #1776]	; 0x6f0
   11cf0:	str	r3, [r0, #1756]	; 0x6dc
   11cf4:	str	r3, [r0, #1760]	; 0x6e0
   11cf8:	movw	r1, #33208	; 0x81b8
   11cfc:	movt	r1, #2
   11d00:	movw	ip, #33208	; 0x81b8
   11d04:	movt	ip, #2
   11d08:	ldr	r3, [r1, #428]	; 0x1ac
   11d0c:	mov	r1, #0
   11d10:	ldr	r2, [ip, #432]	; 0x1b0
   11d14:	add	r3, r3, #1
   11d18:	ldr	r0, [sp]
   11d1c:	cmp	r2, r3
   11d20:	str	r3, [ip, #428]	; 0x1ac
   11d24:	str	r1, [r0, #40]	; 0x28
   11d28:	ble	11e84 <tigetstr@plt+0x650>
   11d2c:	movw	ip, #33208	; 0x81b8
   11d30:	movt	ip, #2
   11d34:	add	r1, sp, #40	; 0x28
   11d38:	ldr	r2, [ip, #444]	; 0x1bc
   11d3c:	ldr	r0, [r2, r3, lsl #2]
   11d40:	bl	12bcc <tigetstr@plt+0x1398>
   11d44:	cmp	r0, #0
   11d48:	str	r0, [sp, #4]
   11d4c:	beq	11cf8 <tigetstr@plt+0x4c4>
   11d50:	ldr	r0, [sp]
   11d54:	mov	r3, #0
   11d58:	movw	r1, #33208	; 0x81b8
   11d5c:	movt	r1, #2
   11d60:	ldr	r2, [r0, #40]	; 0x28
   11d64:	str	r3, [r1, #1756]	; 0x6dc
   11d68:	cmp	r2, r3
   11d6c:	str	r3, [r1, #1760]	; 0x6e0
   11d70:	str	r3, [r1, #584]	; 0x248
   11d74:	beq	11b38 <tigetstr@plt+0x304>
   11d78:	add	r0, r1, #8
   11d7c:	mov	r1, #1
   11d80:	bl	11798 <__sigsetjmp@plt>
   11d84:	ldr	r2, [sp]
   11d88:	ldr	r3, [r2, #40]	; 0x28
   11d8c:	cmp	r3, #0
   11d90:	beq	11b38 <tigetstr@plt+0x304>
   11d94:	ldr	r3, [sp, #24]
   11d98:	cmp	r3, #0
   11d9c:	mov	r3, #0
   11da0:	str	r3, [r2, #40]	; 0x28
   11da4:	bne	11e28 <tigetstr@plt+0x5f4>
   11da8:	ldr	r1, [sp, #32]
   11dac:	cmp	r1, #0
   11db0:	beq	11b64 <tigetstr@plt+0x330>
   11db4:	ldr	r0, [sp, #16]
   11db8:	ldr	r1, [sp, #4]
   11dbc:	bl	13c5c <tigetstr@plt+0x2428>
   11dc0:	b	11b64 <tigetstr@plt+0x330>
   11dc4:	add	r0, r0, #1
   11dc8:	bl	12884 <tigetstr@plt+0x1050>
   11dcc:	ldr	r7, [r8, #432]	; 0x1b0
   11dd0:	b	1195c <tigetstr@plt+0x128>
   11dd4:	ldr	r1, [sp, #24]
   11dd8:	add	r0, r0, #2
   11ddc:	add	r1, r1, #1
   11de0:	str	r1, [sp, #24]
   11de4:	bl	124b8 <tigetstr@plt+0xc84>
   11de8:	ldr	r7, [r8, #432]	; 0x1b0
   11dec:	str	r0, [sp, #20]
   11df0:	b	1195c <tigetstr@plt+0x128>
   11df4:	movw	r1, #33208	; 0x81b8
   11df8:	movt	r1, #2
   11dfc:	movw	r2, #33208	; 0x81b8
   11e00:	movt	r2, #2
   11e04:	ldr	r3, [r1, #436]	; 0x1b4
   11e08:	ldmib	sp, {r0, r1}
   11e0c:	add	r3, r3, #1
   11e10:	str	r3, [r2, #436]	; 0x1b4
   11e14:	bl	161a4 <tigetstr@plt+0x4970>
   11e18:	movw	r3, #33208	; 0x81b8
   11e1c:	movt	r3, #2
   11e20:	str	r4, [r3, #436]	; 0x1b4
   11e24:	b	11cbc <tigetstr@plt+0x488>
   11e28:	movw	ip, #33208	; 0x81b8
   11e2c:	movt	ip, #2
   11e30:	ldr	r0, [ip, #640]	; 0x280
   11e34:	bl	114c8 <free@plt>
   11e38:	ldr	r0, [sp, #20]
   11e3c:	bl	124b8 <tigetstr@plt+0xc84>
   11e40:	movw	r3, #33208	; 0x81b8
   11e44:	movt	r3, #2
   11e48:	ldr	r1, [sp, #4]
   11e4c:	mov	r2, #1
   11e50:	str	r0, [r3, #640]	; 0x280
   11e54:	ldr	r0, [sp, #20]
   11e58:	bl	153a0 <tigetstr@plt+0x3b6c>
   11e5c:	movw	ip, #33208	; 0x81b8
   11e60:	movt	ip, #2
   11e64:	ldr	r3, [ip, #576]	; 0x240
   11e68:	cmp	r3, #0
   11e6c:	ldrne	r0, [sp, #8]
   11e70:	subne	r0, r0, #1
   11e74:	strne	r0, [sp, #8]
   11e78:	b	11b64 <tigetstr@plt+0x330>
   11e7c:	bl	13c08 <tigetstr@plt+0x23d4>
   11e80:	b	11bb8 <tigetstr@plt+0x384>
   11e84:	movw	r4, #33208	; 0x81b8
   11e88:	movt	r4, #2
   11e8c:	ldr	r0, [r4, #640]	; 0x280
   11e90:	bl	114c8 <free@plt>
   11e94:	ldr	r0, [sp, #20]
   11e98:	bl	114c8 <free@plt>
   11e9c:	ldr	r0, [r4, #600]	; 0x258
   11ea0:	bl	114c8 <free@plt>
   11ea4:	ldr	r3, [r4, #636]	; 0x27c
   11ea8:	cmp	r3, #0
   11eac:	beq	11f78 <tigetstr@plt+0x744>
   11eb0:	mov	r0, #0
   11eb4:	bl	11690 <exit@plt>
   11eb8:	str	r6, [sp, #16]
   11ebc:	b	1195c <tigetstr@plt+0x128>
   11ec0:	ldr	r0, [r1, #424]	; 0x1a8
   11ec4:	bl	122d0 <tigetstr@plt+0xa9c>
   11ec8:	b	11c7c <tigetstr@plt+0x448>
   11ecc:	add	r0, ip, #8
   11ed0:	mov	r1, #1
   11ed4:	bl	11798 <__sigsetjmp@plt>
   11ed8:	movw	r0, #33208	; 0x81b8
   11edc:	movt	r0, #2
   11ee0:	ldr	r2, [r0, #428]	; 0x1ac
   11ee4:	ldr	r3, [r0, #444]	; 0x1bc
   11ee8:	ldr	r0, [r3, r2, lsl #2]
   11eec:	ldr	r1, [sp, #4]
   11ef0:	bl	1565c <tigetstr@plt+0x3e28>
   11ef4:	str	r0, [sp, #8]
   11ef8:	b	11b64 <tigetstr@plt+0x330>
   11efc:	ldr	r0, [ip, #424]	; 0x1a8
   11f00:	bl	122d0 <tigetstr@plt+0xa9c>
   11f04:	b	11c50 <tigetstr@plt+0x41c>
   11f08:	ldr	r0, [r2, #424]	; 0x1a8
   11f0c:	bl	122d0 <tigetstr@plt+0xa9c>
   11f10:	b	11bf8 <tigetstr@plt+0x3c4>
   11f14:	ldr	r3, [r4, #636]	; 0x27c
   11f18:	cmp	r3, #0
   11f1c:	beq	11fe4 <tigetstr@plt+0x7b0>
   11f20:	movw	r3, #33192	; 0x81a8
   11f24:	movt	r3, #2
   11f28:	ldr	r0, [r3]
   11f2c:	bl	12e20 <tigetstr@plt+0x15ec>
   11f30:	movw	r2, #33208	; 0x81b8
   11f34:	movw	r3, #33128	; 0x8168
   11f38:	movt	r2, #2
   11f3c:	movt	r3, #2
   11f40:	mov	r1, #0
   11f44:	add	r5, r5, #1
   11f48:	str	r1, [r2, #628]	; 0x274
   11f4c:	str	r5, [sp, #36]	; 0x24
   11f50:	str	r1, [r3, #40]	; 0x28
   11f54:	b	11af8 <tigetstr@plt+0x2c4>
   11f58:	movw	r3, #33208	; 0x81b8
   11f5c:	movt	r3, #2
   11f60:	mov	r2, #0
   11f64:	str	r2, [r3, #440]	; 0x1b8
   11f68:	b	11a6c <tigetstr@plt+0x238>
   11f6c:	mov	r0, #0
   11f70:	bl	124e8 <tigetstr@plt+0xcb4>
   11f74:	b	11be4 <tigetstr@plt+0x3b0>
   11f78:	bl	126b4 <tigetstr@plt+0xe80>
   11f7c:	b	11eb0 <tigetstr@plt+0x67c>
   11f80:	movw	r1, #8960	; 0x2300
   11f84:	mov	r0, #3
   11f88:	movt	r1, #1
   11f8c:	bl	114f8 <signal@plt>
   11f90:	movw	r1, #14344	; 0x3808
   11f94:	mov	r0, #2
   11f98:	movt	r1, #1
   11f9c:	bl	114f8 <signal@plt>
   11fa0:	movw	r1, #9200	; 0x23f0
   11fa4:	mov	r0, #28
   11fa8:	movt	r1, #1
   11fac:	bl	114f8 <signal@plt>
   11fb0:	mov	r0, #20
   11fb4:	mov	r1, #1
   11fb8:	bl	114f8 <signal@plt>
   11fbc:	cmp	r0, #0
   11fc0:	beq	120ec <tigetstr@plt+0x8b8>
   11fc4:	movw	r3, #33188	; 0x81a4
   11fc8:	movt	r3, #2
   11fcc:	ldr	r0, [r3]
   11fd0:	bl	1172c <fileno@plt>
   11fd4:	mov	r1, #0
   11fd8:	ldr	r2, [pc, #304]	; 12110 <tigetstr@plt+0x8dc>
   11fdc:	bl	115e8 <tcsetattr@plt>
   11fe0:	b	11ae4 <tigetstr@plt+0x2b0>
   11fe4:	ldr	r3, [r4, #588]	; 0x24c
   11fe8:	mov	r0, r6
   11fec:	add	r3, r3, #1
   11ff0:	str	r3, [r4, #588]	; 0x24c
   11ff4:	bl	11504 <_IO_getc@plt>
   11ff8:	cmp	r0, #12
   11ffc:	mov	r7, r0
   12000:	beq	12038 <tigetstr@plt+0x804>
   12004:	ldr	r3, [r4, #588]	; 0x24c
   12008:	mov	r1, r6
   1200c:	sub	r3, r3, #1
   12010:	str	r3, [r4, #588]	; 0x24c
   12014:	bl	116c0 <ungetc@plt>
   12018:	ldr	r3, [r4, #576]	; 0x240
   1201c:	cmp	r3, #0
   12020:	beq	1203c <tigetstr@plt+0x808>
   12024:	cmn	r7, #1
   12028:	beq	1203c <tigetstr@plt+0x808>
   1202c:	ldr	r3, [r4, #440]	; 0x1b8
   12030:	cmp	r3, #0
   12034:	bne	120e0 <tigetstr@plt+0x8ac>
   12038:	bl	13c08 <tigetstr@plt+0x23d4>
   1203c:	ldr	r2, [sp, #24]
   12040:	cmp	r2, #0
   12044:	bne	1207c <tigetstr@plt+0x848>
   12048:	ldr	ip, [sp, #32]
   1204c:	cmp	ip, #0
   12050:	bne	120c8 <tigetstr@plt+0x894>
   12054:	movw	r3, #33192	; 0x81a8
   12058:	movt	r3, #2
   1205c:	ldr	r1, [sp, #8]
   12060:	ldr	r0, [r3]
   12064:	bl	161a4 <tigetstr@plt+0x4970>
   12068:	b	11f30 <tigetstr@plt+0x6fc>
   1206c:	movw	r3, #33188	; 0x81a4
   12070:	movt	r3, #2
   12074:	ldr	r0, [r3]
   12078:	bl	12248 <tigetstr@plt+0xa14>
   1207c:	movw	r4, #33208	; 0x81b8
   12080:	movt	r4, #2
   12084:	ldr	r0, [r4, #640]	; 0x280
   12088:	bl	114c8 <free@plt>
   1208c:	ldr	r0, [sp, #20]
   12090:	bl	124b8 <tigetstr@plt+0xc84>
   12094:	movw	r3, #33192	; 0x81a8
   12098:	movt	r3, #2
   1209c:	mov	r2, #1
   120a0:	ldr	r1, [r3]
   120a4:	str	r0, [r4, #640]	; 0x280
   120a8:	ldr	r0, [sp, #20]
   120ac:	bl	153a0 <tigetstr@plt+0x3b6c>
   120b0:	ldr	r3, [r4, #576]	; 0x240
   120b4:	cmp	r3, #0
   120b8:	ldrne	r3, [sp, #8]
   120bc:	subne	r3, r3, #1
   120c0:	strne	r3, [sp, #8]
   120c4:	b	12054 <tigetstr@plt+0x820>
   120c8:	movw	r3, #33192	; 0x81a8
   120cc:	movt	r3, #2
   120d0:	ldr	r0, [sp, #16]
   120d4:	ldr	r1, [r3]
   120d8:	bl	13c5c <tigetstr@plt+0x2428>
   120dc:	b	12054 <tigetstr@plt+0x820>
   120e0:	ldr	r0, [r4, #664]	; 0x298
   120e4:	bl	122d0 <tigetstr@plt+0xa9c>
   120e8:	b	1203c <tigetstr@plt+0x808>
   120ec:	movw	r1, #21012	; 0x5214
   120f0:	mov	r0, #20
   120f4:	movt	r1, #1
   120f8:	bl	114f8 <signal@plt>
   120fc:	ldr	r3, [r4, #1744]	; 0x6d0
   12100:	add	r3, r3, #1
   12104:	str	r3, [r4, #1744]	; 0x6d0
   12108:	b	11fc4 <tigetstr@plt+0x790>
   1210c:	andeq	r8, r2, r0, asr #3
   12110:	andeq	r8, r2, r0, lsl #7
   12114:	mov	fp, #0
   12118:	mov	lr, #0
   1211c:	pop	{r1}		; (ldr r1, [sp], #4)
   12120:	mov	r2, sp
   12124:	push	{r2}		; (str r2, [sp, #-4]!)
   12128:	push	{r0}		; (str r0, [sp, #-4]!)
   1212c:	ldr	ip, [pc, #16]	; 12144 <tigetstr@plt+0x910>
   12130:	push	{ip}		; (str ip, [sp, #-4]!)
   12134:	ldr	r0, [pc, #12]	; 12148 <tigetstr@plt+0x914>
   12138:	ldr	r3, [pc, #12]	; 1214c <tigetstr@plt+0x918>
   1213c:	bl	11660 <__libc_start_main@plt>
   12140:	bl	11810 <abort@plt>
   12144:	andeq	r6, r1, r8, lsr #15
   12148:	andeq	r1, r1, r0, asr #16
   1214c:	andeq	r6, r1, r4, asr #14
   12150:	ldr	r3, [pc, #20]	; 1216c <tigetstr@plt+0x938>
   12154:	ldr	r2, [pc, #20]	; 12170 <tigetstr@plt+0x93c>
   12158:	add	r3, pc, r3
   1215c:	ldr	r2, [r3, r2]
   12160:	cmp	r2, #0
   12164:	bxeq	lr
   12168:	b	1166c <__gmon_start__@plt>
   1216c:	andeq	r5, r1, r0, lsr #29
   12170:	andeq	r0, r0, ip, asr r1
   12174:	push	{r3, lr}
   12178:	movw	r0, #33172	; 0x8194
   1217c:	ldr	r3, [pc, #36]	; 121a8 <tigetstr@plt+0x974>
   12180:	movt	r0, #2
   12184:	rsb	r3, r0, r3
   12188:	cmp	r3, #6
   1218c:	popls	{r3, pc}
   12190:	movw	r3, #0
   12194:	movt	r3, #0
   12198:	cmp	r3, #0
   1219c:	popeq	{r3, pc}
   121a0:	blx	r3
   121a4:	pop	{r3, pc}
   121a8:	muleq	r2, r7, r1
   121ac:	push	{r3, lr}
   121b0:	movw	r0, #33172	; 0x8194
   121b4:	movw	r3, #33172	; 0x8194
   121b8:	movt	r0, #2
   121bc:	movt	r3, #2
   121c0:	rsb	r3, r0, r3
   121c4:	asr	r3, r3, #2
   121c8:	add	r3, r3, r3, lsr #31
   121cc:	asrs	r1, r3, #1
   121d0:	popeq	{r3, pc}
   121d4:	movw	r2, #0
   121d8:	movt	r2, #0
   121dc:	cmp	r2, #0
   121e0:	popeq	{r3, pc}
   121e4:	blx	r2
   121e8:	pop	{r3, pc}
   121ec:	push	{r4, lr}
   121f0:	movw	r4, #33205	; 0x81b5
   121f4:	movt	r4, #2
   121f8:	ldrb	r3, [r4]
   121fc:	cmp	r3, #0
   12200:	popne	{r4, pc}
   12204:	bl	12174 <tigetstr@plt+0x940>
   12208:	mov	r3, #1
   1220c:	strb	r3, [r4]
   12210:	pop	{r4, pc}
   12214:	movw	r0, #32508	; 0x7efc
   12218:	movt	r0, #2
   1221c:	push	{r3, lr}
   12220:	ldr	r3, [r0]
   12224:	cmp	r3, #0
   12228:	beq	12240 <tigetstr@plt+0xa0c>
   1222c:	movw	r3, #0
   12230:	movt	r3, #0
   12234:	cmp	r3, #0
   12238:	beq	12240 <tigetstr@plt+0xa0c>
   1223c:	blx	r3
   12240:	pop	{r3, lr}
   12244:	b	121ac <tigetstr@plt+0x978>
   12248:	push	{r4, lr}
   1224c:	mov	r2, #5
   12250:	mov	r4, r0
   12254:	movw	r1, #26600	; 0x67e8
   12258:	mov	r0, #0
   1225c:	movt	r1, #1
   12260:	bl	1151c <dcgettext@plt>
   12264:	movw	r3, #33176	; 0x8198
   12268:	movt	r3, #2
   1226c:	mov	r1, #1
   12270:	ldr	r3, [r3]
   12274:	mov	r2, r0
   12278:	mov	r0, r4
   1227c:	bl	11738 <__fprintf_chk@plt>
   12280:	mov	r2, #5
   12284:	movw	r1, #26632	; 0x6808
   12288:	mov	r0, #0
   1228c:	movt	r1, #1
   12290:	bl	1151c <dcgettext@plt>
   12294:	mov	r1, #1
   12298:	mov	r2, r0
   1229c:	mov	r0, r4
   122a0:	bl	11738 <__fprintf_chk@plt>
   122a4:	movw	r3, #33188	; 0x81a4
   122a8:	movt	r3, #2
   122ac:	ldr	r0, [r3]
   122b0:	subs	r3, r4, r0
   122b4:	rsbs	r0, r3, #0
   122b8:	adcs	r0, r0, r3
   122bc:	bl	11690 <exit@plt>
   122c0:	movw	r3, #33200	; 0x81b0
   122c4:	movt	r3, #2
   122c8:	ldr	r1, [r3]
   122cc:	b	115ac <_IO_putc@plt>
   122d0:	movw	r3, #33200	; 0x81b0
   122d4:	movt	r3, #2
   122d8:	push	{r4, lr}
   122dc:	mov	r4, r0
   122e0:	ldr	r0, [r3]
   122e4:	bl	1172c <fileno@plt>
   122e8:	movw	r2, #5896	; 0x1708
   122ec:	movt	r2, #1
   122f0:	mov	r1, r0
   122f4:	mov	r0, r4
   122f8:	pop	{r4, lr}
   122fc:	b	1148c <tputs@plt>
   12300:	push	{r3, r4, r5, r6, r7, lr}
   12304:	movw	r4, #33208	; 0x81b8
   12308:	movt	r4, #2
   1230c:	mov	r0, #3
   12310:	mov	r1, #1
   12314:	bl	114f8 <signal@plt>
   12318:	ldr	r3, [r4]
   1231c:	cmp	r3, #0
   12320:	beq	12358 <tigetstr@plt+0xb24>
   12324:	ldr	r6, [r4, #404]	; 0x194
   12328:	cmp	r6, #0
   1232c:	bne	12344 <tigetstr@plt+0xb10>
   12330:	movw	r5, #33128	; 0x8168
   12334:	movt	r5, #2
   12338:	ldr	r3, [r5, #4]
   1233c:	cmp	r3, #0
   12340:	bne	12390 <tigetstr@plt+0xb5c>
   12344:	movw	r1, #8960	; 0x2300
   12348:	mov	r0, #3
   1234c:	movt	r1, #1
   12350:	pop	{r3, r4, r5, r6, r7, lr}
   12354:	b	114f8 <signal@plt>
   12358:	movw	r3, #33200	; 0x81b0
   1235c:	movt	r3, #2
   12360:	mov	r0, #10
   12364:	ldr	r1, [r3]
   12368:	bl	115ac <_IO_putc@plt>
   1236c:	movw	r3, #33128	; 0x8168
   12370:	movt	r3, #2
   12374:	ldr	r3, [r3]
   12378:	cmp	r3, #0
   1237c:	beq	123d4 <tigetstr@plt+0xba0>
   12380:	ldr	r3, [r4, #400]	; 0x190
   12384:	add	r3, r3, #1
   12388:	str	r3, [r4, #400]	; 0x190
   1238c:	b	12344 <tigetstr@plt+0xb10>
   12390:	movw	r3, #33188	; 0x81a4
   12394:	movt	r3, #2
   12398:	mov	r2, #5
   1239c:	movw	r1, #27204	; 0x6a44
   123a0:	mov	r0, r6
   123a4:	movt	r1, #1
   123a8:	ldr	r7, [r3]
   123ac:	bl	1151c <dcgettext@plt>
   123b0:	mov	r1, #1
   123b4:	mov	r2, r0
   123b8:	mov	r0, r7
   123bc:	bl	11738 <__fprintf_chk@plt>
   123c0:	ldr	r3, [r4, #408]	; 0x198
   123c4:	str	r6, [r5, #4]
   123c8:	add	r0, r3, r0
   123cc:	str	r0, [r4, #408]	; 0x198
   123d0:	b	12344 <tigetstr@plt+0xb10>
   123d4:	movw	r1, #8960	; 0x2300
   123d8:	mov	r0, #3
   123dc:	movt	r1, #1
   123e0:	bl	114f8 <signal@plt>
   123e4:	add	r0, r4, #8
   123e8:	mov	r1, #1
   123ec:	bl	11750 <__longjmp_chk@plt>
   123f0:	push	{r4, lr}
   123f4:	movw	r4, #33184	; 0x81a0
   123f8:	movt	r4, #2
   123fc:	sub	sp, sp, #16
   12400:	mov	r1, #1
   12404:	mov	r0, #28
   12408:	ldr	r3, [r4]
   1240c:	str	r3, [sp, #12]
   12410:	bl	114f8 <signal@plt>
   12414:	movw	r3, #33200	; 0x81b0
   12418:	movt	r3, #2
   1241c:	ldr	r0, [r3]
   12420:	bl	1172c <fileno@plt>
   12424:	movw	r1, #21523	; 0x5413
   12428:	add	r2, sp, #4
   1242c:	bl	115c4 <ioctl@plt>
   12430:	cmn	r0, #1
   12434:	beq	12458 <tigetstr@plt+0xc24>
   12438:	ldrh	r3, [sp, #4]
   1243c:	cmp	r3, #0
   12440:	bne	12480 <tigetstr@plt+0xc4c>
   12444:	ldrh	r3, [sp, #6]
   12448:	cmp	r3, #0
   1244c:	movwne	r2, #33128	; 0x8168
   12450:	movtne	r2, #2
   12454:	strne	r3, [r2, #16]
   12458:	movw	r1, #9200	; 0x23f0
   1245c:	mov	r0, #28
   12460:	movt	r1, #1
   12464:	bl	114f8 <signal@plt>
   12468:	ldr	r2, [sp, #12]
   1246c:	ldr	r3, [r4]
   12470:	cmp	r2, r3
   12474:	bne	124b4 <tigetstr@plt+0xc80>
   12478:	add	sp, sp, #16
   1247c:	pop	{r4, pc}
   12480:	asr	r1, r3, #1
   12484:	movw	r2, #33128	; 0x8168
   12488:	sub	r1, r1, #1
   1248c:	movt	r2, #2
   12490:	cmp	r1, #0
   12494:	str	r3, [r2, #8]
   12498:	sub	r3, r3, #1
   1249c:	movle	r1, #1
   124a0:	str	r1, [r2, #12]
   124a4:	movw	r2, #33208	; 0x81b8
   124a8:	movt	r2, #2
   124ac:	str	r3, [r2, #412]	; 0x19c
   124b0:	b	12444 <tigetstr@plt+0xc10>
   124b4:	bl	11528 <__stack_chk_fail@plt>
   124b8:	push	{r3, lr}
   124bc:	subs	r3, r0, #0
   124c0:	beq	124e0 <tigetstr@plt+0xcac>
   124c4:	bl	116fc <__strdup@plt>
   124c8:	cmp	r0, #0
   124cc:	popne	{r3, pc}
   124d0:	movw	r1, #27228	; 0x6a5c
   124d4:	mov	r0, #1
   124d8:	movt	r1, #1
   124dc:	bl	1157c <err@plt>
   124e0:	mov	r0, r3
   124e4:	pop	{r3, pc}
   124e8:	push	{r4, r5, r6, lr}
   124ec:	movw	r6, #33208	; 0x81b8
   124f0:	movt	r6, #2
   124f4:	mov	r4, r0
   124f8:	ldr	r3, [r6, #416]	; 0x1a0
   124fc:	cmp	r3, #0
   12500:	bne	1256c <tigetstr@plt+0xd38>
   12504:	cmp	r0, #0
   12508:	beq	12584 <tigetstr@plt+0xd50>
   1250c:	ldr	r2, [r6, #420]	; 0x1a4
   12510:	movw	r3, #33208	; 0x81b8
   12514:	movt	r3, #2
   12518:	cmp	r2, #0
   1251c:	beq	12558 <tigetstr@plt+0xd24>
   12520:	ldr	r3, [r6, #408]	; 0x198
   12524:	rsb	r4, r4, r3
   12528:	cmp	r4, #0
   1252c:	ble	1254c <tigetstr@plt+0xd18>
   12530:	movw	r5, #33200	; 0x81b0
   12534:	movt	r5, #2
   12538:	mov	r0, #32
   1253c:	ldr	r1, [r5]
   12540:	bl	115ac <_IO_putc@plt>
   12544:	subs	r4, r4, #1
   12548:	bne	12538 <tigetstr@plt+0xd04>
   1254c:	mov	r3, #0
   12550:	str	r3, [r6, #408]	; 0x198
   12554:	pop	{r4, r5, r6, pc}
   12558:	ldr	r0, [r3, #424]	; 0x1a8
   1255c:	cmp	r0, #0
   12560:	beq	12520 <tigetstr@plt+0xcec>
   12564:	bl	122d0 <tigetstr@plt+0xa9c>
   12568:	b	1254c <tigetstr@plt+0xd18>
   1256c:	movw	r3, #33200	; 0x81b0
   12570:	movt	r3, #2
   12574:	mov	r0, #10
   12578:	ldr	r1, [r3]
   1257c:	bl	115ac <_IO_putc@plt>
   12580:	b	1254c <tigetstr@plt+0xd18>
   12584:	movw	r5, #33200	; 0x81b0
   12588:	movt	r5, #2
   1258c:	mov	r0, #13
   12590:	ldr	r1, [r5]
   12594:	bl	115ac <_IO_putc@plt>
   12598:	b	1250c <tigetstr@plt+0xcd8>
   1259c:	push	{r4, r5, r6, lr}
   125a0:	subs	r5, r0, #0
   125a4:	movw	r4, #33208	; 0x81b8
   125a8:	movt	r4, #2
   125ac:	ble	12698 <tigetstr@plt+0xe64>
   125b0:	ldr	r2, [r4, #428]	; 0x1ac
   125b4:	ldr	r1, [r4, #432]	; 0x1b0
   125b8:	add	r3, r5, r2
   125bc:	cmp	r3, r1
   125c0:	bge	12670 <tigetstr@plt+0xe3c>
   125c4:	cmp	r3, #0
   125c8:	mov	r2, #5
   125cc:	movw	r1, #27252	; 0x6a74
   125d0:	mov	r0, #0
   125d4:	movt	r1, #1
   125d8:	movlt	r3, #0
   125dc:	str	r3, [r4, #428]	; 0x1ac
   125e0:	bl	1151c <dcgettext@plt>
   125e4:	bl	1163c <puts@plt>
   125e8:	ldr	r2, [r4, #440]	; 0x1b8
   125ec:	movw	r3, #33208	; 0x81b8
   125f0:	movt	r3, #2
   125f4:	cmp	r2, #0
   125f8:	bne	1268c <tigetstr@plt+0xe58>
   125fc:	cmp	r5, #0
   12600:	movw	r5, #33200	; 0x81b0
   12604:	movt	r5, #2
   12608:	mov	r2, #5
   1260c:	movwgt	r1, #27268	; 0x6a84
   12610:	movwle	r1, #27292	; 0x6a9c
   12614:	movtgt	r1, #1
   12618:	movtle	r1, #1
   1261c:	movgt	r0, #0
   12620:	movle	r0, #0
   12624:	bl	1151c <dcgettext@plt>
   12628:	ldr	r1, [r5]
   1262c:	bl	117f8 <fputs@plt>
   12630:	ldr	r3, [r4, #444]	; 0x1bc
   12634:	ldr	r2, [r4, #428]	; 0x1ac
   12638:	movw	r6, #33208	; 0x81b8
   1263c:	movt	r6, #2
   12640:	ldr	r0, [r3, r2, lsl #2]
   12644:	bl	1163c <puts@plt>
   12648:	ldr	r3, [r4, #440]	; 0x1b8
   1264c:	cmp	r3, #0
   12650:	bne	12680 <tigetstr@plt+0xe4c>
   12654:	ldr	r1, [r5]
   12658:	mov	r0, #10
   1265c:	bl	115ac <_IO_putc@plt>
   12660:	ldr	r3, [r4, #428]	; 0x1ac
   12664:	sub	r3, r3, #1
   12668:	str	r3, [r4, #428]	; 0x1ac
   1266c:	pop	{r4, r5, r6, pc}
   12670:	rsb	r5, r2, r1
   12674:	sub	r5, r5, #1
   12678:	add	r3, r2, r5
   1267c:	b	125c4 <tigetstr@plt+0xd90>
   12680:	ldr	r0, [r6, #424]	; 0x1a8
   12684:	bl	122d0 <tigetstr@plt+0xa9c>
   12688:	b	12654 <tigetstr@plt+0xe20>
   1268c:	ldr	r0, [r3, #424]	; 0x1a8
   12690:	bl	122d0 <tigetstr@plt+0xa9c>
   12694:	b	125fc <tigetstr@plt+0xdc8>
   12698:	ldr	r3, [r4, #436]	; 0x1b4
   1269c:	cmp	r3, #0
   126a0:	ldr	r3, [r4, #428]	; 0x1ac
   126a4:	addne	r3, r3, #1
   126a8:	strne	r3, [r4, #428]	; 0x1ac
   126ac:	add	r3, r5, r3
   126b0:	b	125c4 <tigetstr@plt+0xd90>
   126b4:	push	{r4, r5, r6, lr}
   126b8:	movw	r4, #33208	; 0x81b8
   126bc:	movt	r4, #2
   126c0:	ldr	r3, [r4, #448]	; 0x1c0
   126c4:	cmp	r3, #0
   126c8:	bne	12708 <tigetstr@plt+0xed4>
   126cc:	ldrb	r1, [r4, #539]	; 0x21b
   126d0:	movw	r3, #33188	; 0x81a4
   126d4:	ldrb	r2, [r4, #538]	; 0x21a
   126d8:	movt	r3, #2
   126dc:	ldr	ip, [r4, #468]	; 0x1d4
   126e0:	ldr	r0, [r3]
   126e4:	strb	r1, [r4, #479]	; 0x1df
   126e8:	orr	r3, ip, #10
   126ec:	strb	r2, [r4, #478]	; 0x1de
   126f0:	str	r3, [r4, #468]	; 0x1d4
   126f4:	bl	1172c <fileno@plt>
   126f8:	mov	r1, #0
   126fc:	ldr	r2, [pc, #64]	; 12744 <tigetstr@plt+0xf10>
   12700:	pop	{r4, r5, r6, lr}
   12704:	b	115e8 <tcsetattr@plt>
   12708:	movw	r5, #33200	; 0x81b0
   1270c:	movt	r5, #2
   12710:	ldr	r6, [r4, #452]	; 0x1c4
   12714:	ldr	r0, [r5]
   12718:	bl	1172c <fileno@plt>
   1271c:	movw	r2, #8896	; 0x22c0
   12720:	movt	r2, #1
   12724:	mov	r1, r0
   12728:	mov	r0, r6
   1272c:	bl	1148c <tputs@plt>
   12730:	ldr	r0, [r5]
   12734:	bl	11498 <fflush@plt>
   12738:	mov	r3, #0
   1273c:	str	r3, [r4, #448]	; 0x1c0
   12740:	b	126cc <tigetstr@plt+0xe98>
   12744:			; <UNDEFINED> instruction: 0x000283bc
   12748:	movw	r3, #33200	; 0x81b0
   1274c:	movt	r3, #2
   12750:	push	{r4, r5, r6, lr}
   12754:	ldr	r4, [r3]
   12758:	mov	r0, r4
   1275c:	bl	1160c <__fpending@plt>
   12760:	mov	r6, r0
   12764:	mov	r0, r4
   12768:	bl	114d4 <ferror@plt>
   1276c:	mov	r5, r0
   12770:	mov	r0, r4
   12774:	bl	11744 <fclose@plt>
   12778:	adds	r4, r0, #0
   1277c:	movne	r4, #1
   12780:	cmp	r5, #0
   12784:	bne	127fc <tigetstr@plt+0xfc8>
   12788:	cmp	r4, #0
   1278c:	beq	127a8 <tigetstr@plt+0xf74>
   12790:	cmp	r6, #0
   12794:	beq	1284c <tigetstr@plt+0x1018>
   12798:	bl	116d8 <__errno_location@plt>
   1279c:	ldr	r3, [r0]
   127a0:	cmp	r3, #32
   127a4:	bne	12860 <tigetstr@plt+0x102c>
   127a8:	movw	r3, #33188	; 0x81a4
   127ac:	movt	r3, #2
   127b0:	ldr	r4, [r3]
   127b4:	mov	r0, r4
   127b8:	bl	1160c <__fpending@plt>
   127bc:	mov	r6, r0
   127c0:	mov	r0, r4
   127c4:	bl	114d4 <ferror@plt>
   127c8:	mov	r5, r0
   127cc:	mov	r0, r4
   127d0:	bl	11744 <fclose@plt>
   127d4:	adds	r4, r0, #0
   127d8:	movne	r4, #1
   127dc:	cmp	r5, #0
   127e0:	beq	12828 <tigetstr@plt+0xff4>
   127e4:	cmp	r4, #0
   127e8:	bne	127f4 <tigetstr@plt+0xfc0>
   127ec:	bl	116d8 <__errno_location@plt>
   127f0:	str	r4, [r0]
   127f4:	mov	r0, #1
   127f8:	bl	114e0 <_exit@plt>
   127fc:	cmp	r4, #0
   12800:	bne	12798 <tigetstr@plt+0xf64>
   12804:	bl	116d8 <__errno_location@plt>
   12808:	str	r4, [r0]
   1280c:	mov	r2, #5
   12810:	movw	r1, #27320	; 0x6ab8
   12814:	mov	r0, #0
   12818:	movt	r1, #1
   1281c:	bl	1151c <dcgettext@plt>
   12820:	bl	116b4 <warnx@plt>
   12824:	b	127f4 <tigetstr@plt+0xfc0>
   12828:	cmp	r4, #0
   1282c:	popeq	{r4, r5, r6, pc}
   12830:	cmp	r6, #0
   12834:	bne	127f4 <tigetstr@plt+0xfc0>
   12838:	bl	116d8 <__errno_location@plt>
   1283c:	ldr	r3, [r0]
   12840:	cmp	r3, #9
   12844:	bne	127f4 <tigetstr@plt+0xfc0>
   12848:	pop	{r4, r5, r6, pc}
   1284c:	bl	116d8 <__errno_location@plt>
   12850:	ldr	r3, [r0]
   12854:	cmp	r3, #9
   12858:	bne	127a0 <tigetstr@plt+0xf6c>
   1285c:	b	127a8 <tigetstr@plt+0xf74>
   12860:	cmp	r3, #0
   12864:	beq	1280c <tigetstr@plt+0xfd8>
   12868:	mov	r2, #5
   1286c:	movw	r1, #27320	; 0x6ab8
   12870:	mov	r0, #0
   12874:	movt	r1, #1
   12878:	bl	1151c <dcgettext@plt>
   1287c:	bl	1178c <warn@plt>
   12880:	b	127f4 <tigetstr@plt+0xfc0>
   12884:	push	{r3, r4, r5, r6, r7, lr}
   12888:	ldrb	r3, [r0]
   1288c:	cmp	r3, #0
   12890:	popeq	{r3, r4, r5, r6, r7, pc}
   12894:	mov	ip, #0
   12898:	movw	r1, #33128	; 0x8168
   1289c:	movw	r2, #33208	; 0x81b8
   128a0:	movt	r1, #2
   128a4:	movt	r2, #2
   128a8:	mov	r4, r0
   128ac:	mov	r5, #1
   128b0:	mov	r0, ip
   128b4:	sxtb	r3, r3
   128b8:	sub	r3, r3, #9
   128bc:	cmp	r3, #108	; 0x6c
   128c0:	ldrls	pc, [pc, r3, lsl #2]
   128c4:	b	12ba0 <tigetstr@plt+0x136c>
   128c8:			; <UNDEFINED> instruction: 0x00012ab8
   128cc:	andeq	r2, r1, r0, lsr #23
   128d0:	andeq	r2, r1, r0, lsr #23
   128d4:	andeq	r2, r1, r0, lsr #23
   128d8:	andeq	r2, r1, r0, lsr #23
   128dc:	andeq	r2, r1, r0, lsr #23
   128e0:	andeq	r2, r1, r0, lsr #23
   128e4:	andeq	r2, r1, r0, lsr #23
   128e8:	andeq	r2, r1, r0, lsr #23
   128ec:	andeq	r2, r1, r0, lsr #23
   128f0:	andeq	r2, r1, r0, lsr #23
   128f4:	andeq	r2, r1, r0, lsr #23
   128f8:	andeq	r2, r1, r0, lsr #23
   128fc:	andeq	r2, r1, r0, lsr #23
   12900:	andeq	r2, r1, r0, lsr #23
   12904:	andeq	r2, r1, r0, lsr #23
   12908:	andeq	r2, r1, r0, lsr #23
   1290c:	andeq	r2, r1, r0, lsr #23
   12910:	andeq	r2, r1, r0, lsr #23
   12914:	andeq	r2, r1, r0, lsr #23
   12918:	andeq	r2, r1, r0, lsr #23
   1291c:	andeq	r2, r1, r0, lsr #23
   12920:	andeq	r2, r1, r0, lsr #23
   12924:			; <UNDEFINED> instruction: 0x00012ab8
   12928:	andeq	r2, r1, r0, lsr #23
   1292c:	andeq	r2, r1, r0, lsr #23
   12930:	andeq	r2, r1, r0, lsr #23
   12934:	andeq	r2, r1, r0, lsr #23
   12938:	andeq	r2, r1, r0, lsr #23
   1293c:	andeq	r2, r1, r0, lsr #23
   12940:	andeq	r2, r1, r0, lsr #23
   12944:	andeq	r2, r1, r0, lsr #23
   12948:	andeq	r2, r1, r0, lsr #23
   1294c:	andeq	r2, r1, r0, lsr #23
   12950:	andeq	r2, r1, r0, lsr #23
   12954:	andeq	r2, r1, r0, lsr #23
   12958:			; <UNDEFINED> instruction: 0x00012ab8
   1295c:	andeq	r2, r1, r0, lsr #23
   12960:	andeq	r2, r1, r0, lsr #23
   12964:	andeq	r2, r1, ip, ror sl
   12968:	andeq	r2, r1, ip, ror sl
   1296c:	andeq	r2, r1, ip, ror sl
   12970:	andeq	r2, r1, ip, ror sl
   12974:	andeq	r2, r1, ip, ror sl
   12978:	andeq	r2, r1, ip, ror sl
   1297c:	andeq	r2, r1, ip, ror sl
   12980:	andeq	r2, r1, ip, ror sl
   12984:	andeq	r2, r1, ip, ror sl
   12988:	andeq	r2, r1, ip, ror sl
   1298c:	andeq	r2, r1, r0, lsr #23
   12990:	andeq	r2, r1, r0, lsr #23
   12994:	andeq	r2, r1, r0, lsr #23
   12998:	andeq	r2, r1, r0, lsr #23
   1299c:	andeq	r2, r1, r0, lsr #23
   129a0:	andeq	r2, r1, r0, lsr #23
   129a4:	andeq	r2, r1, r0, lsr #23
   129a8:	andeq	r2, r1, r0, lsr #23
   129ac:	andeq	r2, r1, r0, lsr #23
   129b0:	andeq	r2, r1, r0, lsr #23
   129b4:	andeq	r2, r1, r0, lsr #23
   129b8:	andeq	r2, r1, r0, lsr #23
   129bc:	andeq	r2, r1, r0, lsr #23
   129c0:	andeq	r2, r1, r0, lsr #23
   129c4:	andeq	r2, r1, r0, lsr #23
   129c8:	andeq	r2, r1, r0, lsr #23
   129cc:	andeq	r2, r1, r0, lsr #23
   129d0:	andeq	r2, r1, r0, lsr #23
   129d4:	andeq	r2, r1, r0, lsr #23
   129d8:	andeq	r2, r1, r0, lsr #23
   129dc:	andeq	r2, r1, r0, lsr #23
   129e0:	andeq	r2, r1, r0, lsr #23
   129e4:	andeq	r2, r1, r0, lsr #23
   129e8:	andeq	r2, r1, r0, lsr #23
   129ec:	andeq	r2, r1, r0, lsr #23
   129f0:	andeq	r2, r1, r0, lsr #23
   129f4:	andeq	r2, r1, r0, lsr #23
   129f8:	andeq	r2, r1, r0, lsr #23
   129fc:	andeq	r2, r1, r4, ror #22
   12a00:	andeq	r2, r1, r0, lsr #23
   12a04:	andeq	r2, r1, r0, lsr #23
   12a08:	andeq	r2, r1, r0, lsr #23
   12a0c:	andeq	r2, r1, r0, lsr #23
   12a10:	andeq	r2, r1, r0, lsr #23
   12a14:	andeq	r2, r1, r0, lsr #23
   12a18:	andeq	r2, r1, r0, lsr #23
   12a1c:	andeq	r2, r1, r0, lsr #23
   12a20:	andeq	r2, r1, r0, lsr #23
   12a24:	andeq	r2, r1, r0, lsr #23
   12a28:	andeq	r2, r1, r0, lsr #23
   12a2c:	andeq	r2, r1, r0, lsr #23
   12a30:	andeq	r2, r1, r8, asr #22
   12a34:	andeq	r2, r1, r4, lsr fp
   12a38:	andeq	r2, r1, r0, lsr #23
   12a3c:	andeq	r2, r1, r0, lsr #22
   12a40:	andeq	r2, r1, r0, lsr #23
   12a44:	andeq	r2, r1, r0, lsr #23
   12a48:	andeq	r2, r1, r0, lsr #23
   12a4c:	andeq	r2, r1, r0, lsr #23
   12a50:	andeq	r2, r1, r0, lsr #23
   12a54:	andeq	r2, r1, ip, lsl #22
   12a58:	andeq	r2, r1, r0, lsr #23
   12a5c:	andeq	r2, r1, r0, lsr #23
   12a60:	andeq	r2, r1, r0, lsr #23
   12a64:	strdeq	r2, [r1], -r0
   12a68:	andeq	r2, r1, r0, lsr #23
   12a6c:	andeq	r2, r1, r0, lsr #23
   12a70:	ldrdeq	r2, [r1], -ip
   12a74:	andeq	r2, r1, r0, lsr #23
   12a78:	andeq	r2, r1, r8, asr #21
   12a7c:	cmp	ip, #0
   12a80:	streq	ip, [r2, #412]	; 0x19c
   12a84:	ldrsb	r7, [r4]
   12a88:	ldrne	r6, [r2, #412]	; 0x19c
   12a8c:	movwne	r3, #33208	; 0x81b8
   12a90:	movweq	r3, #33208	; 0x81b8
   12a94:	movtne	r3, #2
   12a98:	movteq	r3, #2
   12a9c:	moveq	r6, ip
   12aa0:	addne	r6, r6, r6, lsl #2
   12aa4:	mov	ip, #1
   12aa8:	lslne	r6, r6, #1
   12aac:	add	r6, r7, r6
   12ab0:	sub	r6, r6, #48	; 0x30
   12ab4:	str	r6, [r3, #412]	; 0x19c
   12ab8:	ldrb	r3, [r4, #1]!
   12abc:	cmp	r3, #0
   12ac0:	bne	128b4 <tigetstr@plt+0x1080>
   12ac4:	pop	{r3, r4, r5, r6, r7, pc}
   12ac8:	str	r0, [r1, #28]
   12acc:	ldrb	r3, [r4, #1]!
   12ad0:	cmp	r3, #0
   12ad4:	bne	128b4 <tigetstr@plt+0x1080>
   12ad8:	b	12ac4 <tigetstr@plt+0x1290>
   12adc:	str	r5, [r2, #580]	; 0x244
   12ae0:	ldrb	r3, [r4, #1]!
   12ae4:	cmp	r3, #0
   12ae8:	bne	128b4 <tigetstr@plt+0x1080>
   12aec:	b	12ac4 <tigetstr@plt+0x1290>
   12af0:	ldr	r3, [r2, #576]	; 0x240
   12af4:	add	r3, r3, #1
   12af8:	str	r3, [r2, #576]	; 0x240
   12afc:	ldrb	r3, [r4, #1]!
   12b00:	cmp	r3, #0
   12b04:	bne	128b4 <tigetstr@plt+0x1080>
   12b08:	b	12ac4 <tigetstr@plt+0x1290>
   12b0c:	str	r0, [r1, #20]
   12b10:	ldrb	r3, [r4, #1]!
   12b14:	cmp	r3, #0
   12b18:	bne	128b4 <tigetstr@plt+0x1080>
   12b1c:	b	12ac4 <tigetstr@plt+0x1290>
   12b20:	str	r0, [r1, #24]
   12b24:	ldrb	r3, [r4, #1]!
   12b28:	cmp	r3, #0
   12b2c:	bne	128b4 <tigetstr@plt+0x1080>
   12b30:	b	12ac4 <tigetstr@plt+0x1290>
   12b34:	str	r5, [r2, #404]	; 0x194
   12b38:	ldrb	r3, [r4, #1]!
   12b3c:	cmp	r3, #0
   12b40:	bne	128b4 <tigetstr@plt+0x1080>
   12b44:	b	12ac4 <tigetstr@plt+0x1290>
   12b48:	ldr	r3, [r2, #440]	; 0x1b8
   12b4c:	add	r3, r3, #1
   12b50:	str	r3, [r2, #440]	; 0x1b8
   12b54:	ldrb	r3, [r4, #1]!
   12b58:	cmp	r3, #0
   12b5c:	bne	128b4 <tigetstr@plt+0x1080>
   12b60:	b	12ac4 <tigetstr@plt+0x1290>
   12b64:	mov	r2, #5
   12b68:	movw	r1, #27332	; 0x6ac4
   12b6c:	mov	r0, #0
   12b70:	movt	r1, #1
   12b74:	bl	1151c <dcgettext@plt>
   12b78:	movw	r2, #33176	; 0x8198
   12b7c:	movt	r2, #2
   12b80:	movw	r3, #27344	; 0x6ad0
   12b84:	movt	r3, #1
   12b88:	ldr	r2, [r2]
   12b8c:	mov	r1, r0
   12b90:	mov	r0, #1
   12b94:	bl	11720 <__printf_chk@plt>
   12b98:	mov	r0, #0
   12b9c:	bl	11690 <exit@plt>
   12ba0:	mov	r2, #5
   12ba4:	movw	r1, #27364	; 0x6ae4
   12ba8:	mov	r0, #0
   12bac:	movt	r1, #1
   12bb0:	bl	1151c <dcgettext@plt>
   12bb4:	mov	r1, r4
   12bb8:	bl	116b4 <warnx@plt>
   12bbc:	movw	r3, #33188	; 0x81a4
   12bc0:	movt	r3, #2
   12bc4:	ldr	r0, [r3]
   12bc8:	bl	12248 <tigetstr@plt+0xa14>
   12bcc:	push	{r4, r5, r6, r7, r8, r9, lr}
   12bd0:	movw	r6, #33184	; 0x81a0
   12bd4:	movt	r6, #2
   12bd8:	sub	sp, sp, #116	; 0x74
   12bdc:	mov	r8, r0
   12be0:	mov	r9, r1
   12be4:	ldr	r3, [r6]
   12be8:	mov	r1, r0
   12bec:	mov	r2, sp
   12bf0:	mov	r0, #3
   12bf4:	str	r3, [sp, #108]	; 0x6c
   12bf8:	bl	117e0 <__xstat64@plt>
   12bfc:	cmn	r0, #1
   12c00:	beq	12de0 <tigetstr@plt+0x15ac>
   12c04:	ldr	r3, [sp, #16]
   12c08:	and	r3, r3, #61440	; 0xf000
   12c0c:	cmp	r3, #16384	; 0x4000
   12c10:	beq	12d94 <tigetstr@plt+0x1560>
   12c14:	movw	r4, #33208	; 0x81b8
   12c18:	movt	r4, #2
   12c1c:	movw	r1, #27612	; 0x6bdc
   12c20:	mov	r0, r8
   12c24:	movt	r1, #1
   12c28:	mov	r7, #0
   12c2c:	str	r7, [r4, #584]	; 0x248
   12c30:	str	r7, [r4, #588]	; 0x24c
   12c34:	bl	117bc <fopen64@plt>
   12c38:	subs	r5, r0, #0
   12c3c:	beq	12dc0 <tigetstr@plt+0x158c>
   12c40:	mov	r1, r7
   12c44:	mov	r2, r7
   12c48:	bl	117d4 <fseek@plt>
   12c4c:	cmp	r0, #0
   12c50:	beq	12ce4 <tigetstr@plt+0x14b0>
   12c54:	mov	r0, r5
   12c58:	movw	r7, #33208	; 0x81b8
   12c5c:	bl	1172c <fileno@plt>
   12c60:	mov	r1, #2
   12c64:	mov	r2, #1
   12c68:	movt	r7, #2
   12c6c:	bl	116cc <fcntl@plt>
   12c70:	ldr	r3, [r4, #588]	; 0x24c
   12c74:	mov	r0, r5
   12c78:	add	r3, r3, #1
   12c7c:	str	r3, [r4, #588]	; 0x24c
   12c80:	bl	11504 <_IO_getc@plt>
   12c84:	ldr	r3, [r4, #588]	; 0x24c
   12c88:	mov	r1, r5
   12c8c:	sub	r3, r3, #1
   12c90:	subs	ip, r0, #12
   12c94:	rsbs	r2, ip, #0
   12c98:	adcs	r2, r2, ip
   12c9c:	str	r2, [r9]
   12ca0:	str	r3, [r4, #588]	; 0x24c
   12ca4:	bl	116c0 <ungetc@plt>
   12ca8:	ldr	r3, [sp, #48]	; 0x30
   12cac:	cmp	r3, #0
   12cb0:	strne	r3, [r7, #592]	; 0x250
   12cb4:	movne	r0, r5
   12cb8:	beq	12cd4 <tigetstr@plt+0x14a0>
   12cbc:	ldr	r2, [sp, #108]	; 0x6c
   12cc0:	ldr	r3, [r6]
   12cc4:	cmp	r2, r3
   12cc8:	bne	12e1c <tigetstr@plt+0x15e8>
   12ccc:	add	sp, sp, #116	; 0x74
   12cd0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12cd4:	mvn	r3, #-2147483648	; 0x80000000
   12cd8:	mov	r0, r5
   12cdc:	str	r3, [r7, #592]	; 0x250
   12ce0:	b	12cbc <tigetstr@plt+0x1488>
   12ce4:	add	r0, sp, #104	; 0x68
   12ce8:	mov	r1, #2
   12cec:	mov	r2, #1
   12cf0:	mov	r3, r5
   12cf4:	bl	11600 <fread@plt>
   12cf8:	cmp	r0, #1
   12cfc:	beq	12d14 <tigetstr@plt+0x14e0>
   12d00:	mov	r1, #0
   12d04:	mov	r0, r5
   12d08:	mov	r2, r1
   12d0c:	bl	117d4 <fseek@plt>
   12d10:	b	12c54 <tigetstr@plt+0x1420>
   12d14:	ldrsb	r1, [sp, #105]	; 0x69
   12d18:	movw	r2, #265	; 0x109
   12d1c:	ldrsb	r3, [sp, #104]	; 0x68
   12d20:	add	r3, r3, r1, lsl #8
   12d24:	cmp	r3, r2
   12d28:	bgt	12d78 <tigetstr@plt+0x1544>
   12d2c:	movw	r2, #263	; 0x107
   12d30:	cmp	r3, r2
   12d34:	bge	12d44 <tigetstr@plt+0x1510>
   12d38:	movw	r2, #261	; 0x105
   12d3c:	cmp	r3, r2
   12d40:	bne	12d00 <tigetstr@plt+0x14cc>
   12d44:	mov	r2, #5
   12d48:	movw	r1, #27412	; 0x6b14
   12d4c:	mov	r0, #0
   12d50:	movt	r1, #1
   12d54:	bl	1151c <dcgettext@plt>
   12d58:	mov	r2, r8
   12d5c:	mov	r1, r0
   12d60:	mov	r0, #1
   12d64:	bl	11720 <__printf_chk@plt>
   12d68:	mov	r0, r5
   12d6c:	bl	11744 <fclose@plt>
   12d70:	mov	r0, #0
   12d74:	b	12cbc <tigetstr@plt+0x1488>
   12d78:	movw	r2, #267	; 0x10b
   12d7c:	cmp	r3, r2
   12d80:	beq	12d44 <tigetstr@plt+0x1510>
   12d84:	movw	r2, #17791	; 0x457f
   12d88:	cmp	r3, r2
   12d8c:	bne	12d00 <tigetstr@plt+0x14cc>
   12d90:	b	12d44 <tigetstr@plt+0x1510>
   12d94:	mov	r2, #5
   12d98:	movw	r1, #27384	; 0x6af8
   12d9c:	mov	r0, #0
   12da0:	movt	r1, #1
   12da4:	bl	1151c <dcgettext@plt>
   12da8:	mov	r2, r8
   12dac:	mov	r1, r0
   12db0:	mov	r0, #1
   12db4:	bl	11720 <__printf_chk@plt>
   12db8:	mov	r0, #0
   12dbc:	b	12cbc <tigetstr@plt+0x1488>
   12dc0:	movw	r3, #33200	; 0x81b0
   12dc4:	movt	r3, #2
   12dc8:	ldr	r0, [r3]
   12dcc:	bl	11498 <fflush@plt>
   12dd0:	mov	r0, r8
   12dd4:	bl	11588 <perror@plt>
   12dd8:	mov	r0, r5
   12ddc:	b	12cbc <tigetstr@plt+0x1488>
   12de0:	movw	r3, #33200	; 0x81b0
   12de4:	movt	r3, #2
   12de8:	ldr	r0, [r3]
   12dec:	bl	11498 <fflush@plt>
   12df0:	movw	r3, #33208	; 0x81b8
   12df4:	movt	r3, #2
   12df8:	ldr	r2, [r3, #440]	; 0x1b8
   12dfc:	cmp	r2, #0
   12e00:	beq	12e0c <tigetstr@plt+0x15d8>
   12e04:	ldr	r0, [r3, #424]	; 0x1a8
   12e08:	bl	122d0 <tigetstr@plt+0xa9c>
   12e0c:	mov	r0, r8
   12e10:	bl	11588 <perror@plt>
   12e14:	mov	r0, #0
   12e18:	b	12cbc <tigetstr@plt+0x1488>
   12e1c:	bl	11528 <__stack_chk_fail@plt>
   12e20:	push	{r3, r4, r5, lr}
   12e24:	movw	r4, #33200	; 0x81b0
   12e28:	mov	r5, r0
   12e2c:	movt	r4, #2
   12e30:	b	12e3c <tigetstr@plt+0x1608>
   12e34:	ldr	r1, [r4]
   12e38:	bl	115ac <_IO_putc@plt>
   12e3c:	mov	r0, r5
   12e40:	bl	11504 <_IO_getc@plt>
   12e44:	cmn	r0, #1
   12e48:	bne	12e34 <tigetstr@plt+0x1600>
   12e4c:	pop	{r3, r4, r5, pc}
   12e50:	push	{r3, r4, r5, lr}
   12e54:	movw	r3, #33128	; 0x8168
   12e58:	movt	r3, #2
   12e5c:	movw	r4, #33208	; 0x81b8
   12e60:	movt	r4, #2
   12e64:	ldr	r5, [r3, #16]
   12e68:	ldr	r3, [r4, #596]	; 0x254
   12e6c:	lsl	r5, r5, #2
   12e70:	cmp	r5, r3
   12e74:	popls	{r3, r4, r5, pc}
   12e78:	cmp	r5, #255	; 0xff
   12e7c:	ldr	r0, [r4, #600]	; 0x258
   12e80:	movls	r5, #256	; 0x100
   12e84:	mov	r1, r5
   12e88:	bl	11540 <realloc@plt>
   12e8c:	cmp	r0, #0
   12e90:	strne	r0, [r4, #600]	; 0x258
   12e94:	strne	r5, [r4, #596]	; 0x254
   12e98:	popne	{r3, r4, r5, pc}
   12e9c:	movw	r1, #27456	; 0x6b40
   12ea0:	mov	r2, r5
   12ea4:	mov	r0, #1
   12ea8:	movt	r1, #1
   12eac:	bl	1157c <err@plt>
   12eb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12eb4:	sub	sp, sp, #84	; 0x54
   12eb8:	movw	ip, #33184	; 0x81a0
   12ebc:	movt	ip, #2
   12ec0:	str	ip, [sp, #24]
   12ec4:	add	ip, sp, #44	; 0x2c
   12ec8:	str	ip, [sp, #12]
   12ecc:	movw	r5, #33208	; 0x81b8
   12ed0:	ldr	ip, [sp, #24]
   12ed4:	movt	r5, #2
   12ed8:	mov	r3, #0
   12edc:	mov	sl, r0
   12ee0:	str	r1, [sp, #32]
   12ee4:	ldr	r2, [ip]
   12ee8:	ldr	ip, [r5, #588]	; 0x24c
   12eec:	str	r3, [sp, #48]	; 0x30
   12ef0:	str	r2, [sp, #76]	; 0x4c
   12ef4:	str	ip, [sp, #36]	; 0x24
   12ef8:	str	r3, [sp, #44]	; 0x2c
   12efc:	bl	12e50 <tigetstr@plt+0x161c>
   12f00:	ldr	r3, [r5, #588]	; 0x24c
   12f04:	mov	r0, sl
   12f08:	ldr	r4, [r5, #600]	; 0x258
   12f0c:	add	r3, r3, #1
   12f10:	str	r3, [r5, #588]	; 0x24c
   12f14:	bl	11504 <_IO_getc@plt>
   12f18:	ldr	r2, [r5, #604]	; 0x25c
   12f1c:	cmp	r2, #0
   12f20:	mov	r3, r0
   12f24:	beq	12f30 <tigetstr@plt+0x16fc>
   12f28:	cmp	r0, #10
   12f2c:	beq	13488 <tigetstr@plt+0x1c54>
   12f30:	movw	r7, #33128	; 0x8168
   12f34:	movt	r7, #2
   12f38:	mov	ip, #0
   12f3c:	str	ip, [sp, #16]
   12f40:	mov	ip, #0
   12f44:	mov	fp, r7
   12f48:	str	ip, [sp, #28]
   12f4c:	mov	r6, ip
   12f50:	mov	r8, r3
   12f54:	movw	ip, #33208	; 0x81b8
   12f58:	movt	ip, #2
   12f5c:	str	ip, [sp, #20]
   12f60:	b	12ffc <tigetstr@plt+0x17c8>
   12f64:	cmp	r6, #0
   12f68:	movle	r3, #0
   12f6c:	movgt	r3, #1
   12f70:	cmp	r8, #8
   12f74:	movne	r3, #0
   12f78:	cmp	r3, #0
   12f7c:	subne	r6, r6, #1
   12f80:	movne	r4, ip
   12f84:	bne	12fcc <tigetstr@plt+0x1798>
   12f88:	cmp	r8, #13
   12f8c:	beq	133ac <tigetstr@plt+0x1b78>
   12f90:	cmp	r8, #12
   12f94:	beq	131b4 <tigetstr@plt+0x1980>
   12f98:	ldr	r3, [r7, #24]
   12f9c:	cmp	r3, #0
   12fa0:	bne	132c4 <tigetstr@plt+0x1a90>
   12fa4:	str	ip, [sp, #4]
   12fa8:	bl	11684 <__ctype_b_loc@plt>
   12fac:	lsl	r8, r8, #1
   12fb0:	ldr	ip, [sp, #4]
   12fb4:	ldr	r3, [r0]
   12fb8:	ldrh	r3, [r3, r8]
   12fbc:	tst	r3, #16384	; 0x4000
   12fc0:	addne	r6, r6, #1
   12fc4:	movne	r4, ip
   12fc8:	moveq	r4, ip
   12fcc:	ldr	r3, [r7, #16]
   12fd0:	cmp	r6, r3
   12fd4:	blt	12fe4 <tigetstr@plt+0x17b0>
   12fd8:	ldr	r2, [fp, #24]
   12fdc:	cmp	r2, #0
   12fe0:	bne	1324c <tigetstr@plt+0x1a18>
   12fe4:	ldr	r3, [r5, #588]	; 0x24c
   12fe8:	mov	r0, sl
   12fec:	add	r3, r3, #1
   12ff0:	str	r3, [r5, #588]	; 0x24c
   12ff4:	bl	11504 <_IO_getc@plt>
   12ff8:	mov	r8, r0
   12ffc:	ldr	r3, [r5, #596]	; 0x254
   13000:	ldr	r2, [r5, #600]	; 0x258
   13004:	sub	r3, r3, #1
   13008:	add	r3, r2, r3
   1300c:	cmp	r4, r3
   13010:	bcs	1339c <tigetstr@plt+0x1b68>
   13014:	ldr	r3, [r7, #24]
   13018:	cmp	r3, #0
   1301c:	beq	1302c <tigetstr@plt+0x17f8>
   13020:	ldr	ip, [sp, #16]
   13024:	cmp	ip, #0
   13028:	bne	130ec <tigetstr@plt+0x18b8>
   1302c:	cmn	r8, #1
   13030:	beq	134b0 <tigetstr@plt+0x1c7c>
   13034:	cmp	r8, #10
   13038:	beq	13390 <tigetstr@plt+0x1b5c>
   1303c:	cmp	r8, #9
   13040:	uxtb	r9, r8
   13044:	add	ip, r4, #1
   13048:	strb	r9, [r4]
   1304c:	bne	12f64 <tigetstr@plt+0x1730>
   13050:	ldr	r3, [r5, #608]	; 0x260
   13054:	cmp	r3, #0
   13058:	beq	13094 <tigetstr@plt+0x1860>
   1305c:	ldr	r1, [sp, #20]
   13060:	ldr	r3, [r1, #408]	; 0x198
   13064:	cmp	r6, r3
   13068:	bge	130dc <tigetstr@plt+0x18a8>
   1306c:	ldr	r3, [r1, #416]	; 0x1a0
   13070:	cmp	r3, #0
   13074:	bne	130dc <tigetstr@plt+0x18a8>
   13078:	ldr	r0, [r1, #424]	; 0x1a8
   1307c:	cmp	r0, #0
   13080:	beq	13094 <tigetstr@plt+0x1860>
   13084:	ldr	r2, [sp, #20]
   13088:	ldr	r8, [r2, #420]	; 0x1a4
   1308c:	cmp	r8, #0
   13090:	beq	13444 <tigetstr@plt+0x1c10>
   13094:	mov	r1, #32
   13098:	b	130ac <tigetstr@plt+0x1878>
   1309c:	add	r6, r6, #1
   130a0:	strb	r1, [r4], #1
   130a4:	tst	r6, #7
   130a8:	beq	130c4 <tigetstr@plt+0x1890>
   130ac:	ldr	r3, [r5, #596]	; 0x254
   130b0:	ldr	r2, [r5, #600]	; 0x258
   130b4:	sub	r3, r3, #1
   130b8:	add	r3, r2, r3
   130bc:	cmp	r4, r3
   130c0:	bcc	1309c <tigetstr@plt+0x1868>
   130c4:	ldr	r3, [r5, #408]	; 0x198
   130c8:	cmp	r6, r3
   130cc:	ldrge	ip, [sp, #20]
   130d0:	movge	r1, #0
   130d4:	strge	r1, [ip, #408]	; 0x198
   130d8:	b	12fcc <tigetstr@plt+0x1798>
   130dc:	orr	r6, r6, #7
   130e0:	mov	r4, ip
   130e4:	add	r6, r6, #1
   130e8:	b	12fcc <tigetstr@plt+0x1798>
   130ec:	bl	115dc <__ctype_get_mb_cur_max@plt>
   130f0:	cmp	r0, #1
   130f4:	bls	1302c <tigetstr@plt+0x17f8>
   130f8:	ldr	ip, [sp, #12]
   130fc:	ldr	r2, [sp, #28]
   13100:	ldm	ip, {r0, r1}
   13104:	add	ip, sp, #52	; 0x34
   13108:	str	ip, [sp, #16]
   1310c:	add	ip, sp, #80	; 0x50
   13110:	add	r3, ip, r2
   13114:	ldr	ip, [sp, #16]
   13118:	add	r9, r2, #1
   1311c:	strb	r8, [r3, #-20]	; 0xffffffec
   13120:	stm	ip, {r0, r1}
   13124:	add	r0, sp, #40	; 0x28
   13128:	add	r1, sp, #60	; 0x3c
   1312c:	mov	r2, r9
   13130:	add	r3, sp, #44	; 0x2c
   13134:	bl	11618 <mbrtowc@plt>
   13138:	cmn	r0, #2
   1313c:	beq	1334c <tigetstr@plt+0x1b18>
   13140:	cmn	r0, #1
   13144:	bne	131ec <tigetstr@plt+0x19b8>
   13148:	ldr	ip, [sp, #16]
   1314c:	add	r6, r6, #1
   13150:	ldrb	r3, [sp, #60]	; 0x3c
   13154:	movw	r8, #33128	; 0x8168
   13158:	movt	r8, #2
   1315c:	ldm	ip, {r0, r1}
   13160:	ldr	ip, [sp, #36]	; 0x24
   13164:	strb	r3, [r4], #1
   13168:	ldr	r3, [r7, #16]
   1316c:	add	ip, ip, #1
   13170:	str	ip, [sp, #36]	; 0x24
   13174:	ldr	ip, [sp, #12]
   13178:	cmp	r6, r3
   1317c:	stm	ip, {r0, r1}
   13180:	bge	13538 <tigetstr@plt+0x1d04>
   13184:	sub	r9, r9, #1
   13188:	add	r0, sp, #60	; 0x3c
   1318c:	add	r1, sp, #61	; 0x3d
   13190:	mov	r3, #16
   13194:	mov	r2, r9
   13198:	bl	114bc <__memmove_chk@plt>
   1319c:	cmp	r9, #0
   131a0:	beq	1355c <tigetstr@plt+0x1d28>
   131a4:	add	r1, sp, #60	; 0x3c
   131a8:	mov	lr, #0
   131ac:	strb	lr, [r1, r9]
   131b0:	b	13124 <tigetstr@plt+0x18f0>
   131b4:	ldr	r3, [r7, #20]
   131b8:	cmp	r3, #0
   131bc:	beq	12f98 <tigetstr@plt+0x1764>
   131c0:	mov	r3, r4
   131c4:	mov	r2, #94	; 0x5e
   131c8:	strb	r2, [r3], #2
   131cc:	mov	r2, #76	; 0x4c
   131d0:	strb	r2, [r4, #1]
   131d4:	add	r6, r6, #2
   131d8:	ldr	r2, [r5, #400]	; 0x190
   131dc:	mov	r4, r3
   131e0:	add	r3, r2, #1
   131e4:	str	r3, [r5, #400]	; 0x190
   131e8:	b	12fcc <tigetstr@plt+0x1798>
   131ec:	ldr	r0, [sp, #40]	; 0x28
   131f0:	bl	114a4 <wcwidth@plt>
   131f4:	ldr	r3, [r7, #16]
   131f8:	add	r1, r6, r0
   131fc:	cmp	r1, r3
   13200:	bgt	13510 <tigetstr@plt+0x1cdc>
   13204:	cmp	r9, #0
   13208:	movne	r3, #0
   1320c:	beq	13234 <tigetstr@plt+0x1a00>
   13210:	add	ip, sp, #60	; 0x3c
   13214:	ldrb	ip, [ip, r3]
   13218:	uxtb	r2, ip
   1321c:	strb	r2, [r4, r3]
   13220:	add	r3, r3, #1
   13224:	cmp	r3, r9
   13228:	bne	13210 <tigetstr@plt+0x19dc>
   1322c:	ldr	r3, [r7, #16]
   13230:	add	r4, r4, r9
   13234:	cmp	r0, #0
   13238:	mov	ip, #0
   1323c:	str	ip, [sp, #16]
   13240:	movgt	r6, r1
   13244:	cmp	r6, r3
   13248:	blt	13370 <tigetstr@plt+0x1b3c>
   1324c:	cmp	r3, #0
   13250:	ldrle	r3, [r7, #16]
   13254:	ble	1327c <tigetstr@plt+0x1a48>
   13258:	ldr	r2, [r7, #32]
   1325c:	movw	r3, #33128	; 0x8168
   13260:	movt	r3, #2
   13264:	cmp	r2, #0
   13268:	moveq	r2, #10
   1326c:	ldrne	r3, [r3, #16]
   13270:	strbeq	r2, [r4]
   13274:	addeq	r4, r4, #1
   13278:	ldreq	r3, [r3, #16]
   1327c:	cmp	r6, r3
   13280:	beq	13404 <tigetstr@plt+0x1bd0>
   13284:	mov	r3, #0
   13288:	str	r3, [r5, #604]	; 0x25c
   1328c:	ldr	ip, [sp, #32]
   13290:	mov	r0, r6
   13294:	ldr	r2, [r5, #600]	; 0x258
   13298:	mov	r3, #0
   1329c:	rsb	r2, r2, r4
   132a0:	str	r2, [ip]
   132a4:	strb	r3, [r4]
   132a8:	ldr	ip, [sp, #24]
   132ac:	ldr	r2, [sp, #76]	; 0x4c
   132b0:	ldr	r3, [ip]
   132b4:	cmp	r2, r3
   132b8:	bne	13588 <tigetstr@plt+0x1d54>
   132bc:	add	sp, sp, #84	; 0x54
   132c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   132c4:	str	ip, [sp, #4]
   132c8:	bl	115dc <__ctype_get_mb_cur_max@plt>
   132cc:	ldr	ip, [sp, #4]
   132d0:	cmp	r0, #1
   132d4:	bls	12fa4 <tigetstr@plt+0x1770>
   132d8:	ldr	r2, [sp, #12]
   132dc:	add	r8, sp, #52	; 0x34
   132e0:	add	r3, sp, #44	; 0x2c
   132e4:	mov	lr, #0
   132e8:	str	lr, [sp, #60]	; 0x3c
   132ec:	ldm	r2, {r0, r1}
   132f0:	mov	r2, #1
   132f4:	str	lr, [sp, #64]	; 0x40
   132f8:	str	lr, [sp, #68]	; 0x44
   132fc:	stm	r8, {r0, r1}
   13300:	add	r0, sp, #40	; 0x28
   13304:	add	r1, sp, #60	; 0x3c
   13308:	str	ip, [sp, #4]
   1330c:	str	lr, [sp, #72]	; 0x48
   13310:	strb	r9, [sp, #60]	; 0x3c
   13314:	bl	11618 <mbrtowc@plt>
   13318:	ldr	ip, [sp, #4]
   1331c:	cmn	r0, #2
   13320:	beq	13460 <tigetstr@plt+0x1c2c>
   13324:	cmn	r0, #1
   13328:	bne	134e4 <tigetstr@plt+0x1cb0>
   1332c:	ldm	r8, {r0, r1}
   13330:	mov	r4, ip
   13334:	ldr	ip, [sp, #12]
   13338:	mov	r2, #1
   1333c:	add	r6, r6, #1
   13340:	str	r2, [sp, #28]
   13344:	stm	ip, {r0, r1}
   13348:	b	12fcc <tigetstr@plt+0x1798>
   1334c:	ldr	ip, [sp, #16]
   13350:	ldr	r3, [r7, #16]
   13354:	ldm	ip, {r0, r1}
   13358:	mov	ip, #1
   1335c:	str	ip, [sp, #16]
   13360:	cmp	r6, r3
   13364:	ldr	ip, [sp, #12]
   13368:	stm	ip, {r0, r1}
   1336c:	bge	1324c <tigetstr@plt+0x1a18>
   13370:	ldr	r3, [r5, #588]	; 0x24c
   13374:	mov	r0, sl
   13378:	str	r9, [sp, #28]
   1337c:	add	r3, r3, #1
   13380:	str	r3, [r5, #588]	; 0x24c
   13384:	bl	11504 <_IO_getc@plt>
   13388:	mov	r8, r0
   1338c:	b	12ffc <tigetstr@plt+0x17c8>
   13390:	ldr	r3, [r5, #584]	; 0x248
   13394:	add	r3, r3, #1
   13398:	str	r3, [r5, #584]	; 0x248
   1339c:	ldr	r3, [r7, #16]
   133a0:	cmp	r6, r3
   133a4:	blt	13284 <tigetstr@plt+0x1a50>
   133a8:	b	1324c <tigetstr@plt+0x1a18>
   133ac:	ldr	r2, [r5, #588]	; 0x24c
   133b0:	mov	r0, sl
   133b4:	str	r3, [sp, #8]
   133b8:	movw	r8, #33208	; 0x81b8
   133bc:	add	r2, r2, #1
   133c0:	str	ip, [sp, #4]
   133c4:	str	r2, [r5, #588]	; 0x24c
   133c8:	bl	11504 <_IO_getc@plt>
   133cc:	movt	r8, #2
   133d0:	ldr	r3, [sp, #8]
   133d4:	ldr	ip, [sp, #4]
   133d8:	cmp	r0, #10
   133dc:	beq	13564 <tigetstr@plt+0x1d30>
   133e0:	ldr	lr, [sp, #20]
   133e4:	mov	r1, sl
   133e8:	mov	r6, r3
   133ec:	mov	r4, ip
   133f0:	ldr	r2, [lr, #588]	; 0x24c
   133f4:	sub	r3, r2, #1
   133f8:	str	r3, [lr, #588]	; 0x24c
   133fc:	bl	116c0 <ungetc@plt>
   13400:	b	12fcc <tigetstr@plt+0x1798>
   13404:	ldr	r2, [r7, #24]
   13408:	movw	r3, #33128	; 0x8168
   1340c:	movt	r3, #2
   13410:	cmp	r2, #0
   13414:	beq	13284 <tigetstr@plt+0x1a50>
   13418:	ldr	r2, [r5, #612]	; 0x264
   1341c:	mov	r1, #1
   13420:	str	r1, [r5, #604]	; 0x25c
   13424:	cmp	r2, #0
   13428:	beq	1328c <tigetstr@plt+0x1a58>
   1342c:	ldr	r3, [r3, #32]
   13430:	cmp	r3, #0
   13434:	movne	r3, #10
   13438:	strbne	r3, [r4]
   1343c:	addne	r4, r4, #1
   13440:	b	1328c <tigetstr@plt+0x1a58>
   13444:	mov	r4, ip
   13448:	bl	122d0 <tigetstr@plt+0xa9c>
   1344c:	ldr	ip, [sp, #20]
   13450:	orr	r6, r6, #7
   13454:	add	r6, r6, #1
   13458:	str	r8, [ip, #408]	; 0x198
   1345c:	b	12fcc <tigetstr@plt+0x1798>
   13460:	mov	ip, #1
   13464:	ldm	r8, {r0, r1}
   13468:	str	ip, [sp, #16]
   1346c:	str	ip, [sp, #28]
   13470:	ldr	ip, [sp, #12]
   13474:	ldr	r3, [r5, #588]	; 0x24c
   13478:	stm	ip, {r0, r1}
   1347c:	sub	r3, r3, #1
   13480:	str	r3, [sp, #36]	; 0x24
   13484:	b	12fcc <tigetstr@plt+0x1798>
   13488:	ldr	r2, [r5, #584]	; 0x248
   1348c:	mov	r0, sl
   13490:	ldr	r3, [r5, #588]	; 0x24c
   13494:	add	r2, r2, #1
   13498:	str	r2, [r5, #584]	; 0x248
   1349c:	add	r3, r3, #1
   134a0:	str	r3, [r5, #588]	; 0x24c
   134a4:	bl	11504 <_IO_getc@plt>
   134a8:	mov	r3, r0
   134ac:	b	12f30 <tigetstr@plt+0x16fc>
   134b0:	ldr	r1, [r5, #600]	; 0x258
   134b4:	movw	r2, #33208	; 0x81b8
   134b8:	movt	r2, #2
   134bc:	cmp	r1, r4
   134c0:	bcs	13574 <tigetstr@plt+0x1d40>
   134c4:	ldr	ip, [sp, #32]
   134c8:	mov	r3, #0
   134cc:	strb	r3, [r4]
   134d0:	mov	r0, r6
   134d4:	ldr	r3, [r2, #600]	; 0x258
   134d8:	rsb	r4, r3, r4
   134dc:	str	r4, [ip]
   134e0:	b	132a8 <tigetstr@plt+0x1a74>
   134e4:	ldr	r0, [sp, #40]	; 0x28
   134e8:	str	ip, [sp, #4]
   134ec:	bl	114a4 <wcwidth@plt>
   134f0:	ldr	ip, [sp, #4]
   134f4:	cmp	r0, #0
   134f8:	ble	13528 <tigetstr@plt+0x1cf4>
   134fc:	mov	r2, #1
   13500:	add	r6, r6, r0
   13504:	mov	r4, ip
   13508:	str	r2, [sp, #28]
   1350c:	b	12fcc <tigetstr@plt+0x1798>
   13510:	ldr	r1, [sp, #36]	; 0x24
   13514:	mov	r0, sl
   13518:	mov	r2, #0
   1351c:	str	r1, [r5, #588]	; 0x24c
   13520:	bl	117d4 <fseek@plt>
   13524:	b	1339c <tigetstr@plt+0x1b68>
   13528:	mov	r3, #1
   1352c:	mov	r4, ip
   13530:	str	r3, [sp, #28]
   13534:	b	12fcc <tigetstr@plt+0x1798>
   13538:	ldr	r1, [sp, #36]	; 0x24
   1353c:	mov	r0, sl
   13540:	mov	r2, #0
   13544:	str	r1, [r5, #588]	; 0x24c
   13548:	bl	117d4 <fseek@plt>
   1354c:	mov	ip, #0
   13550:	ldr	r3, [r8, #16]
   13554:	str	ip, [sp, #16]
   13558:	b	13244 <tigetstr@plt+0x1a10>
   1355c:	str	r9, [sp, #16]
   13560:	b	13370 <tigetstr@plt+0x1b3c>
   13564:	ldr	r3, [r8, #584]	; 0x248
   13568:	add	r3, r3, #1
   1356c:	str	r3, [r8, #584]	; 0x248
   13570:	b	1339c <tigetstr@plt+0x1b68>
   13574:	ldr	ip, [sp, #32]
   13578:	rsb	r1, r1, r4
   1357c:	mov	r0, r8
   13580:	str	r1, [ip]
   13584:	b	132a8 <tigetstr@plt+0x1a74>
   13588:	bl	11528 <__stack_chk_fail@plt>
   1358c:	movw	r3, #33208	; 0x81b8
   13590:	movt	r3, #2
   13594:	ldr	r3, [r3, #408]	; 0x198
   13598:	cmp	r3, #0
   1359c:	bxeq	lr
   135a0:	b	124e8 <tigetstr@plt+0xcb4>
   135a4:	push	{r4, lr}
   135a8:	movw	r4, #33208	; 0x81b8
   135ac:	movt	r4, #2
   135b0:	ldr	r3, [r4, #408]	; 0x198
   135b4:	cmp	r3, #0
   135b8:	bne	135f4 <tigetstr@plt+0x1dc0>
   135bc:	ldr	r2, [r4, #424]	; 0x1a8
   135c0:	movw	r3, #33208	; 0x81b8
   135c4:	movt	r3, #2
   135c8:	cmp	r2, #0
   135cc:	beq	135dc <tigetstr@plt+0x1da8>
   135d0:	ldr	r3, [r3, #420]	; 0x1a4
   135d4:	cmp	r3, #0
   135d8:	popeq	{r4, pc}
   135dc:	movw	r3, #33200	; 0x81b0
   135e0:	movt	r3, #2
   135e4:	mov	r0, #13
   135e8:	ldr	r1, [r3]
   135ec:	pop	{r4, lr}
   135f0:	b	115ac <_IO_putc@plt>
   135f4:	mov	r0, #0
   135f8:	bl	124e8 <tigetstr@plt+0xcb4>
   135fc:	b	135bc <tigetstr@plt+0x1d88>
   13600:	push	{r4, r5, r6, lr}
   13604:	movw	r4, #33208	; 0x81b8
   13608:	movt	r4, #2
   1360c:	mov	r6, r0
   13610:	ldr	r3, [r4, #440]	; 0x1b8
   13614:	cmp	r3, #0
   13618:	bne	137c0 <tigetstr@plt+0x1f8c>
   1361c:	ldr	r3, [r4, #408]	; 0x198
   13620:	cmp	r3, #0
   13624:	ble	1362c <tigetstr@plt+0x1df8>
   13628:	bl	135a4 <tigetstr@plt+0x1d70>
   1362c:	ldr	r3, [r4, #416]	; 0x1a0
   13630:	movw	r5, #33208	; 0x81b8
   13634:	movt	r5, #2
   13638:	cmp	r3, #0
   1363c:	bne	137a8 <tigetstr@plt+0x1f74>
   13640:	ldr	r0, [r5, #616]	; 0x268
   13644:	str	r3, [r5, #408]	; 0x198
   13648:	cmp	r0, #0
   1364c:	beq	13670 <tigetstr@plt+0x1e3c>
   13650:	ldr	r3, [r5, #620]	; 0x26c
   13654:	cmp	r3, #0
   13658:	beq	13670 <tigetstr@plt+0x1e3c>
   1365c:	bl	122d0 <tigetstr@plt+0xa9c>
   13660:	ldr	r2, [r5, #624]	; 0x270
   13664:	ldr	r3, [r5, #408]	; 0x198
   13668:	add	r3, r3, r2, lsl #1
   1366c:	str	r3, [r5, #408]	; 0x198
   13670:	ldr	r2, [r4, #440]	; 0x1b8
   13674:	movw	r3, #33208	; 0x81b8
   13678:	movt	r3, #2
   1367c:	cmp	r2, #0
   13680:	bne	137fc <tigetstr@plt+0x1fc8>
   13684:	mov	r2, #5
   13688:	movw	r1, #27484	; 0x6b5c
   1368c:	mov	r0, #0
   13690:	movt	r1, #1
   13694:	bl	1151c <dcgettext@plt>
   13698:	movw	r5, #33208	; 0x81b8
   1369c:	movt	r5, #2
   136a0:	mov	r1, r0
   136a4:	mov	r0, #1
   136a8:	bl	11720 <__printf_chk@plt>
   136ac:	ldr	r3, [r4, #408]	; 0x198
   136b0:	cmp	r6, #0
   136b4:	add	r0, r3, r0
   136b8:	str	r0, [r4, #408]	; 0x198
   136bc:	beq	13764 <tigetstr@plt+0x1f30>
   136c0:	mov	r2, #5
   136c4:	movw	r1, #27496	; 0x6b68
   136c8:	mov	r0, #0
   136cc:	movt	r1, #1
   136d0:	bl	1151c <dcgettext@plt>
   136d4:	mov	r2, r6
   136d8:	mov	r1, r0
   136dc:	mov	r0, #1
   136e0:	bl	11720 <__printf_chk@plt>
   136e4:	ldr	r3, [r5, #408]	; 0x198
   136e8:	add	r0, r3, r0
   136ec:	str	r0, [r5, #408]	; 0x198
   136f0:	ldr	r3, [r4, #404]	; 0x194
   136f4:	movw	r5, #33208	; 0x81b8
   136f8:	movt	r5, #2
   136fc:	cmp	r3, #0
   13700:	bne	137cc <tigetstr@plt+0x1f98>
   13704:	ldr	r2, [r4, #616]	; 0x268
   13708:	movw	r3, #33208	; 0x81b8
   1370c:	movt	r3, #2
   13710:	cmp	r2, #0
   13714:	beq	13728 <tigetstr@plt+0x1ef4>
   13718:	ldr	r0, [r3, #620]	; 0x26c
   1371c:	cmp	r0, #0
   13720:	beq	13728 <tigetstr@plt+0x1ef4>
   13724:	bl	122d0 <tigetstr@plt+0xa9c>
   13728:	ldr	r2, [r4, #440]	; 0x1b8
   1372c:	movw	r3, #33208	; 0x81b8
   13730:	movt	r3, #2
   13734:	cmp	r2, #0
   13738:	beq	13744 <tigetstr@plt+0x1f10>
   1373c:	ldr	r0, [r3, #632]	; 0x278
   13740:	bl	122d0 <tigetstr@plt+0xa9c>
   13744:	movw	r3, #33200	; 0x81b0
   13748:	movt	r3, #2
   1374c:	ldr	r0, [r3]
   13750:	bl	11498 <fflush@plt>
   13754:	ldr	r3, [r4]
   13758:	add	r3, r3, #1
   1375c:	str	r3, [r4]
   13760:	pop	{r4, r5, r6, pc}
   13764:	ldr	r3, [r5, #628]	; 0x274
   13768:	cmp	r3, #0
   1376c:	bne	136f0 <tigetstr@plt+0x1ebc>
   13770:	ldr	r3, [r5, #588]	; 0x24c
   13774:	mov	r0, #100	; 0x64
   13778:	ldr	r1, [r5, #592]	; 0x250
   1377c:	mul	r0, r0, r3
   13780:	bl	164f4 <tigetstr@plt+0x4cc0>
   13784:	movw	r1, #27512	; 0x6b78
   13788:	movt	r1, #1
   1378c:	mov	r2, r0
   13790:	mov	r0, #1
   13794:	bl	11720 <__printf_chk@plt>
   13798:	ldr	r3, [r5, #408]	; 0x198
   1379c:	add	r0, r3, r0
   137a0:	str	r0, [r5, #408]	; 0x198
   137a4:	b	136f0 <tigetstr@plt+0x1ebc>
   137a8:	movw	r3, #33188	; 0x81a4
   137ac:	movt	r3, #2
   137b0:	mov	r0, #7
   137b4:	ldr	r1, [r3]
   137b8:	bl	117a4 <fputc@plt>
   137bc:	b	13754 <tigetstr@plt+0x1f20>
   137c0:	ldr	r0, [r4, #424]	; 0x1a8
   137c4:	bl	122d0 <tigetstr@plt+0xa9c>
   137c8:	b	1362c <tigetstr@plt+0x1df8>
   137cc:	mov	r2, #5
   137d0:	movw	r1, #27520	; 0x6b80
   137d4:	mov	r0, #0
   137d8:	movt	r1, #1
   137dc:	bl	1151c <dcgettext@plt>
   137e0:	mov	r1, r0
   137e4:	mov	r0, #1
   137e8:	bl	11720 <__printf_chk@plt>
   137ec:	ldr	r3, [r5, #408]	; 0x198
   137f0:	add	r0, r3, r0
   137f4:	str	r0, [r5, #408]	; 0x198
   137f8:	b	13704 <tigetstr@plt+0x1ed0>
   137fc:	ldr	r0, [r3, #424]	; 0x1a8
   13800:	bl	122d0 <tigetstr@plt+0xa9c>
   13804:	b	13684 <tigetstr@plt+0x1e50>
   13808:	push	{r4, r5, r6, lr}
   1380c:	movw	r4, #33208	; 0x81b8
   13810:	movt	r4, #2
   13814:	mov	r0, #2
   13818:	mov	r1, #1
   1381c:	bl	114f8 <signal@plt>
   13820:	ldr	r3, [r4, #636]	; 0x27c
   13824:	cmp	r3, #0
   13828:	beq	138b8 <tigetstr@plt+0x2084>
   1382c:	ldr	r3, [r4, #440]	; 0x1b8
   13830:	movw	r5, #33208	; 0x81b8
   13834:	movt	r5, #2
   13838:	cmp	r3, #0
   1383c:	bne	13890 <tigetstr@plt+0x205c>
   13840:	ldr	r3, [r5, #408]	; 0x198
   13844:	cmp	r3, #0
   13848:	ble	13878 <tigetstr@plt+0x2044>
   1384c:	bl	135a4 <tigetstr@plt+0x1d70>
   13850:	movw	r3, #33200	; 0x81b0
   13854:	movt	r3, #2
   13858:	ldr	r0, [r3]
   1385c:	bl	11498 <fflush@plt>
   13860:	ldr	r0, [r4, #640]	; 0x280
   13864:	bl	114c8 <free@plt>
   13868:	ldr	r0, [r4, #600]	; 0x258
   1386c:	bl	114c8 <free@plt>
   13870:	mov	r0, #0
   13874:	bl	114e0 <_exit@plt>
   13878:	movw	r3, #33188	; 0x81a4
   1387c:	movt	r3, #2
   13880:	mov	r0, #10
   13884:	ldr	r1, [r3]
   13888:	bl	117a4 <fputc@plt>
   1388c:	b	13860 <tigetstr@plt+0x202c>
   13890:	movw	r6, #33200	; 0x81b0
   13894:	movt	r6, #2
   13898:	mov	r0, #13
   1389c:	ldr	r1, [r6]
   138a0:	bl	115ac <_IO_putc@plt>
   138a4:	ldr	r0, [r5, #632]	; 0x278
   138a8:	bl	122d0 <tigetstr@plt+0xa9c>
   138ac:	ldr	r0, [r6]
   138b0:	bl	11498 <fflush@plt>
   138b4:	b	13860 <tigetstr@plt+0x202c>
   138b8:	bl	126b4 <tigetstr@plt+0xe80>
   138bc:	b	1382c <tigetstr@plt+0x1ff8>
   138c0:	movw	r3, #33208	; 0x81b8
   138c4:	movt	r3, #2
   138c8:	ldr	r0, [r3, #424]	; 0x1a8
   138cc:	b	122d0 <tigetstr@plt+0xa9c>
   138d0:	movw	r3, #33208	; 0x81b8
   138d4:	movt	r3, #2
   138d8:	ldr	r0, [r3, #632]	; 0x278
   138dc:	b	122d0 <tigetstr@plt+0xa9c>
   138e0:	movw	ip, #33184	; 0x81a0
   138e4:	movt	ip, #2
   138e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   138ec:	movw	fp, #33128	; 0x8168
   138f0:	ldr	r3, [ip]
   138f4:	sub	sp, sp, #36	; 0x24
   138f8:	movw	r6, #33200	; 0x81b0
   138fc:	movt	fp, #2
   13900:	movt	r6, #2
   13904:	mov	r7, r0
   13908:	mov	r5, r1
   1390c:	str	ip, [sp, #12]
   13910:	str	r3, [sp, #28]
   13914:	movw	ip, #33208	; 0x81b8
   13918:	movt	ip, #2
   1391c:	str	ip, [sp, #8]
   13920:	subs	r3, r5, #1
   13924:	bmi	13aa0 <tigetstr@plt+0x226c>
   13928:	ldr	r2, [fp, #28]
   1392c:	cmp	r2, #0
   13930:	beq	13ae4 <tigetstr@plt+0x22b0>
   13934:	ldrsb	r8, [r7]
   13938:	cmp	r8, #32
   1393c:	beq	13b1c <tigetstr@plt+0x22e8>
   13940:	ldr	ip, [sp, #8]
   13944:	cmp	r3, #1
   13948:	movw	sl, #33208	; 0x81b8
   1394c:	movt	sl, #2
   13950:	ldr	r2, [ip, #448]	; 0x1c0
   13954:	ble	1396c <tigetstr@plt+0x2138>
   13958:	cmp	r8, #95	; 0x5f
   1395c:	beq	13b48 <tigetstr@plt+0x2314>
   13960:	ldrsb	r1, [r7, #1]
   13964:	cmp	r1, #8
   13968:	beq	13b68 <tigetstr@plt+0x2334>
   1396c:	add	r4, r7, #1
   13970:	mov	r9, #0
   13974:	cmp	r2, r9
   13978:	beq	139d0 <tigetstr@plt+0x219c>
   1397c:	eor	r2, r9, #1
   13980:	cmp	r8, #32
   13984:	movne	r2, #0
   13988:	andeq	r2, r2, #1
   1398c:	cmp	r2, #0
   13990:	beq	13b00 <tigetstr@plt+0x22cc>
   13994:	ldr	r2, [sl, #644]	; 0x284
   13998:	cmp	r2, #0
   1399c:	beq	139c0 <tigetstr@plt+0x218c>
   139a0:	cmp	r3, #2
   139a4:	ble	139c0 <tigetstr@plt+0x218c>
   139a8:	ldrsb	r2, [r4]
   139ac:	cmp	r2, #95	; 0x5f
   139b0:	ldrsb	r2, [r4, #1]
   139b4:	beq	13be4 <tigetstr@plt+0x23b0>
   139b8:	cmp	r2, #8
   139bc:	beq	13bc8 <tigetstr@plt+0x2394>
   139c0:	ldr	r0, [sl, #452]	; 0x1c4
   139c4:	str	r3, [sp]
   139c8:	bl	122d0 <tigetstr@plt+0xa9c>
   139cc:	ldr	r3, [sp]
   139d0:	cmp	r8, #32
   139d4:	bne	13a04 <tigetstr@plt+0x21d0>
   139d8:	ldr	r2, [sl, #448]	; 0x1c0
   139dc:	cmp	r2, #0
   139e0:	beq	13a04 <tigetstr@plt+0x21d0>
   139e4:	cmp	r9, #0
   139e8:	bne	13bd4 <tigetstr@plt+0x23a0>
   139ec:	ldr	ip, [sp, #8]
   139f0:	ldr	r2, [ip, #644]	; 0x284
   139f4:	cmp	r2, #0
   139f8:	movne	r5, r3
   139fc:	movne	r7, r4
   13a00:	bne	13a94 <tigetstr@plt+0x2260>
   13a04:	sub	r7, r4, #1
   13a08:	add	r3, r3, #1
   13a0c:	str	r3, [sp, #4]
   13a10:	add	r0, sp, #16
   13a14:	add	r3, sp, #20
   13a18:	ldr	r2, [sp, #4]
   13a1c:	mov	r1, r7
   13a20:	mov	ip, #0
   13a24:	str	ip, [sp, #20]
   13a28:	str	ip, [sp, #24]
   13a2c:	bl	11618 <mbrtowc@plt>
   13a30:	add	r3, r0, #2
   13a34:	cmp	r3, #1
   13a38:	bls	13b40 <tigetstr@plt+0x230c>
   13a3c:	cmp	r0, #0
   13a40:	sub	r8, r0, #1
   13a44:	beq	13a70 <tigetstr@plt+0x223c>
   13a48:	mov	r5, r7
   13a4c:	ldrsb	r0, [r5], #1
   13a50:	ldr	r1, [r6]
   13a54:	bl	115ac <_IO_putc@plt>
   13a58:	rsb	r3, r5, r4
   13a5c:	add	r3, r3, r8
   13a60:	cmp	r3, #0
   13a64:	bne	13a4c <tigetstr@plt+0x2218>
   13a68:	add	r8, r8, #1
   13a6c:	add	r7, r7, r8
   13a70:	ldr	ip, [sp, #4]
   13a74:	cmp	r9, #0
   13a78:	sub	r5, ip, #1
   13a7c:	beq	13a94 <tigetstr@plt+0x2260>
   13a80:	ldr	r3, [sl, #652]	; 0x28c
   13a84:	ldrsb	r3, [r3]
   13a88:	cmp	r3, #0
   13a8c:	moveq	r9, #1
   13a90:	bne	13abc <tigetstr@plt+0x2288>
   13a94:	str	r9, [sl, #448]	; 0x1c0
   13a98:	subs	r3, r5, #1
   13a9c:	bpl	13928 <tigetstr@plt+0x20f4>
   13aa0:	ldr	ip, [sp, #12]
   13aa4:	ldr	r2, [sp, #28]
   13aa8:	ldr	r3, [ip]
   13aac:	cmp	r2, r3
   13ab0:	bne	13c04 <tigetstr@plt+0x23d0>
   13ab4:	add	sp, sp, #36	; 0x24
   13ab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13abc:	ldr	ip, [sp, #8]
   13ac0:	mov	r9, #1
   13ac4:	ldr	r1, [r6]
   13ac8:	ldr	r0, [ip, #656]	; 0x290
   13acc:	bl	117f8 <fputs@plt>
   13ad0:	ldr	ip, [sp, #8]
   13ad4:	ldr	r0, [ip, #652]	; 0x28c
   13ad8:	bl	122d0 <tigetstr@plt+0xa9c>
   13adc:	str	r9, [sl, #448]	; 0x1c0
   13ae0:	b	13a98 <tigetstr@plt+0x2264>
   13ae4:	add	r2, r7, #1
   13ae8:	ldrsb	r0, [r7]
   13aec:	ldr	r1, [r6]
   13af0:	mov	r5, r3
   13af4:	mov	r7, r2
   13af8:	bl	115ac <_IO_putc@plt>
   13afc:	b	13920 <tigetstr@plt+0x20ec>
   13b00:	cmp	r9, #0
   13b04:	beq	139c0 <tigetstr@plt+0x218c>
   13b08:	ldr	r0, [sl, #648]	; 0x288
   13b0c:	str	r3, [sp]
   13b10:	bl	122d0 <tigetstr@plt+0xa9c>
   13b14:	ldr	r3, [sp]
   13b18:	b	139d0 <tigetstr@plt+0x219c>
   13b1c:	ldr	ip, [sp, #8]
   13b20:	movw	sl, #33208	; 0x81b8
   13b24:	movt	sl, #2
   13b28:	ldr	r2, [ip, #448]	; 0x1c0
   13b2c:	cmp	r2, #0
   13b30:	beq	13b84 <tigetstr@plt+0x2350>
   13b34:	cmp	r3, #1
   13b38:	bgt	13960 <tigetstr@plt+0x212c>
   13b3c:	b	1396c <tigetstr@plt+0x2138>
   13b40:	mov	r8, #0
   13b44:	b	13a48 <tigetstr@plt+0x2214>
   13b48:	ldrsb	r1, [r7, #1]
   13b4c:	cmp	r1, #8
   13b50:	bne	1396c <tigetstr@plt+0x2138>
   13b54:	ldrsb	r8, [r7, #2]
   13b58:	sub	r3, r5, #3
   13b5c:	add	r4, r7, #3
   13b60:	mov	r9, #1
   13b64:	b	13974 <tigetstr@plt+0x2140>
   13b68:	ldrsb	r1, [r7, #2]
   13b6c:	cmp	r1, #95	; 0x5f
   13b70:	bne	1396c <tigetstr@plt+0x2138>
   13b74:	sub	r3, r5, #3
   13b78:	add	r4, r7, #3
   13b7c:	mov	r9, #1
   13b80:	b	13974 <tigetstr@plt+0x2140>
   13b84:	ldr	r1, [sl, #644]	; 0x284
   13b88:	cmp	r1, #0
   13b8c:	beq	13bdc <tigetstr@plt+0x23a8>
   13b90:	cmp	r3, #2
   13b94:	ble	13b34 <tigetstr@plt+0x2300>
   13b98:	ldrsb	r1, [r7, #1]
   13b9c:	cmp	r1, #95	; 0x5f
   13ba0:	beq	13bf4 <tigetstr@plt+0x23c0>
   13ba4:	ldrsb	r0, [r7, #2]
   13ba8:	cmp	r0, #8
   13bac:	bne	13964 <tigetstr@plt+0x2130>
   13bb0:	ldrsb	r0, [r7, #3]
   13bb4:	cmp	r0, #95	; 0x5f
   13bb8:	bne	13964 <tigetstr@plt+0x2130>
   13bbc:	add	r7, r7, #1
   13bc0:	mov	r5, r3
   13bc4:	b	13920 <tigetstr@plt+0x20ec>
   13bc8:	ldrsb	r2, [r4, #2]
   13bcc:	cmp	r2, #95	; 0x5f
   13bd0:	bne	139c0 <tigetstr@plt+0x218c>
   13bd4:	mov	r9, #1
   13bd8:	b	13a04 <tigetstr@plt+0x21d0>
   13bdc:	mov	r2, r1
   13be0:	b	13b34 <tigetstr@plt+0x2300>
   13be4:	cmp	r2, #8
   13be8:	beq	13bd4 <tigetstr@plt+0x23a0>
   13bec:	ldr	r0, [sl, #452]	; 0x1c4
   13bf0:	b	139c4 <tigetstr@plt+0x2190>
   13bf4:	ldrsb	r1, [r7, #2]
   13bf8:	cmp	r1, #8
   13bfc:	bne	1396c <tigetstr@plt+0x2138>
   13c00:	b	13bbc <tigetstr@plt+0x2388>
   13c04:	bl	11528 <__stack_chk_fail@plt>
   13c08:	push	{r3, r4, r5, lr}
   13c0c:	movw	r4, #33208	; 0x81b8
   13c10:	movt	r4, #2
   13c14:	ldr	r0, [r4, #660]	; 0x294
   13c18:	cmp	r0, #0
   13c1c:	popeq	{r3, r4, r5, pc}
   13c20:	ldr	r5, [r4, #416]	; 0x1a0
   13c24:	cmp	r5, #0
   13c28:	popne	{r3, r4, r5, pc}
   13c2c:	bl	122d0 <tigetstr@plt+0xa9c>
   13c30:	movw	r3, #33200	; 0x81b0
   13c34:	movt	r3, #2
   13c38:	mov	r0, #13
   13c3c:	ldr	r1, [r3]
   13c40:	bl	115ac <_IO_putc@plt>
   13c44:	str	r5, [r4, #408]	; 0x198
   13c48:	pop	{r3, r4, r5, pc}
   13c4c:	movw	r3, #33208	; 0x81b8
   13c50:	movt	r3, #2
   13c54:	ldr	r0, [r3, #664]	; 0x298
   13c58:	b	122d0 <tigetstr@plt+0xa9c>
   13c5c:	push	{r3, r4, r5, r6, r7, lr}
   13c60:	subs	r7, r0, #0
   13c64:	mov	r6, r1
   13c68:	pople	{r3, r4, r5, r6, r7, pc}
   13c6c:	movw	r5, #33208	; 0x81b8
   13c70:	movt	r5, #2
   13c74:	b	13c80 <tigetstr@plt+0x244c>
   13c78:	cmn	r0, #1
   13c7c:	beq	13cbc <tigetstr@plt+0x2488>
   13c80:	ldr	r3, [r5, #588]	; 0x24c
   13c84:	mov	r0, r6
   13c88:	movw	r4, #33208	; 0x81b8
   13c8c:	movt	r4, #2
   13c90:	add	r3, r3, #1
   13c94:	str	r3, [r5, #588]	; 0x24c
   13c98:	bl	11504 <_IO_getc@plt>
   13c9c:	cmp	r0, #10
   13ca0:	bne	13c78 <tigetstr@plt+0x2444>
   13ca4:	ldr	r3, [r4, #584]	; 0x248
   13ca8:	subs	r7, r7, #1
   13cac:	add	r3, r3, #1
   13cb0:	str	r3, [r4, #584]	; 0x248
   13cb4:	bne	13c80 <tigetstr@plt+0x244c>
   13cb8:	pop	{r3, r4, r5, r6, r7, pc}
   13cbc:	pop	{r3, r4, r5, r6, r7, pc}
   13cc0:	cmp	r0, #0
   13cc4:	bxeq	lr
   13cc8:	b	1259c <tigetstr@plt+0xd68>
   13ccc:	push	{r4, r5, r6, r7, lr}
   13cd0:	movw	r6, #33184	; 0x81a0
   13cd4:	movt	r6, #2
   13cd8:	movw	r5, #33200	; 0x81b0
   13cdc:	movt	r5, #2
   13ce0:	sub	sp, sp, #20
   13ce4:	ldr	r3, [r6]
   13ce8:	movw	r4, #33208	; 0x81b8
   13cec:	ldr	r0, [r5]
   13cf0:	movt	r4, #2
   13cf4:	str	r3, [sp, #12]
   13cf8:	bl	1172c <fileno@plt>
   13cfc:	add	r1, r4, #456	; 0x1c8
   13d00:	bl	11828 <tcgetattr@plt>
   13d04:	cmp	r0, #0
   13d08:	str	r0, [r4, #636]	; 0x27c
   13d0c:	beq	13ddc <tigetstr@plt+0x25a8>
   13d10:	movw	r3, #33192	; 0x81a8
   13d14:	movt	r3, #2
   13d18:	movw	r5, #33208	; 0x81b8
   13d1c:	movt	r5, #2
   13d20:	ldr	r0, [r3]
   13d24:	bl	1172c <fileno@plt>
   13d28:	add	r1, r5, #456	; 0x1c8
   13d2c:	bl	11828 <tcgetattr@plt>
   13d30:	movw	r3, #33188	; 0x81a4
   13d34:	movt	r3, #2
   13d38:	str	r0, [r4, #628]	; 0x274
   13d3c:	ldr	r0, [r3]
   13d40:	bl	1172c <fileno@plt>
   13d44:	add	r1, r5, #456	; 0x1c8
   13d48:	bl	11828 <tcgetattr@plt>
   13d4c:	add	lr, r5, #456	; 0x1c8
   13d50:	add	ip, r5, #516	; 0x204
   13d54:	ldm	lr!, {r0, r1, r2, r3}
   13d58:	stmia	ip!, {r0, r1, r2, r3}
   13d5c:	ldm	lr!, {r0, r1, r2, r3}
   13d60:	stmia	ip!, {r0, r1, r2, r3}
   13d64:	ldm	lr!, {r0, r1, r2, r3}
   13d68:	stmia	ip!, {r0, r1, r2, r3}
   13d6c:	ldm	lr, {r0, r1, r2}
   13d70:	stm	ip, {r0, r1, r2}
   13d74:	add	r0, r5, #456	; 0x1c8
   13d78:	bl	11534 <cfgetispeed@plt>
   13d7c:	ldr	r2, [r4, #460]	; 0x1cc
   13d80:	ldr	r3, [r4, #636]	; 0x27c
   13d84:	and	r2, r2, #6144	; 0x1800
   13d88:	subs	r2, r2, #6144	; 0x1800
   13d8c:	movne	r2, #1
   13d90:	str	r2, [r4, #608]	; 0x260
   13d94:	cmp	r0, #8
   13d98:	movhi	r0, #0
   13d9c:	movls	r0, #1
   13da0:	cmp	r3, #0
   13da4:	str	r0, [r4, #728]	; 0x2d8
   13da8:	bne	13dc4 <tigetstr@plt+0x2590>
   13dac:	ldr	r1, [r5, #468]	; 0x1d4
   13db0:	mov	r2, #1
   13db4:	strb	r3, [r5, #478]	; 0x1de
   13db8:	strb	r2, [r5, #479]	; 0x1df
   13dbc:	bic	r3, r1, #10
   13dc0:	str	r3, [r5, #468]	; 0x1d4
   13dc4:	ldr	r2, [sp, #12]
   13dc8:	ldr	r3, [r6]
   13dcc:	cmp	r2, r3
   13dd0:	bne	141cc <tigetstr@plt+0x2998>
   13dd4:	add	sp, sp, #20
   13dd8:	pop	{r4, r5, r6, r7, pc}
   13ddc:	ldrb	r2, [r4, #475]	; 0x1db
   13de0:	movw	r0, #27560	; 0x6ba8
   13de4:	ldrb	r3, [r4, #476]	; 0x1dc
   13de8:	movt	r0, #1
   13dec:	subs	r2, r2, #255	; 0xff
   13df0:	movne	r2, #1
   13df4:	subs	r3, r3, #255	; 0xff
   13df8:	str	r2, [r4, #668]	; 0x29c
   13dfc:	movne	r3, #1
   13e00:	str	r3, [r4, #672]	; 0x2a0
   13e04:	bl	11630 <getenv@plt>
   13e08:	mov	r1, #1
   13e0c:	mov	r2, sp
   13e10:	cmp	r0, #0
   13e14:	ldreq	r3, [r4, #420]	; 0x1a4
   13e18:	movweq	r7, #33128	; 0x8168
   13e1c:	movteq	r7, #2
   13e20:	movwne	r7, #33128	; 0x8168
   13e24:	addeq	r3, r3, #1
   13e28:	movtne	r7, #2
   13e2c:	streq	r3, [r4, #420]	; 0x1a4
   13e30:	streq	r0, [r7, #28]
   13e34:	bl	11468 <setupterm@plt>
   13e38:	ldr	r3, [sp]
   13e3c:	cmp	r3, #0
   13e40:	ble	140b8 <tigetstr@plt+0x2884>
   13e44:	ldr	r0, [r5]
   13e48:	bl	1172c <fileno@plt>
   13e4c:	movw	r1, #21523	; 0x5413
   13e50:	add	r2, sp, #4
   13e54:	bl	115c4 <ioctl@plt>
   13e58:	cmp	r0, #0
   13e5c:	blt	14194 <tigetstr@plt+0x2960>
   13e60:	ldrh	r3, [sp, #4]
   13e64:	movw	r5, #33128	; 0x8168
   13e68:	movt	r5, #2
   13e6c:	cmp	r3, #0
   13e70:	str	r3, [r7, #8]
   13e74:	beq	14180 <tigetstr@plt+0x294c>
   13e78:	ldrh	r3, [sp, #6]
   13e7c:	movw	r5, #33128	; 0x8168
   13e80:	movt	r5, #2
   13e84:	cmp	r3, #0
   13e88:	str	r3, [r7, #16]
   13e8c:	beq	1416c <tigetstr@plt+0x2938>
   13e90:	ldr	r3, [r7, #8]
   13e94:	cmp	r3, #0
   13e98:	ble	140f8 <tigetstr@plt+0x28c4>
   13e9c:	movw	r0, #27584	; 0x6bc0
   13ea0:	movt	r0, #1
   13ea4:	bl	11594 <tigetflag@plt>
   13ea8:	cmp	r0, #0
   13eac:	bne	140f8 <tigetstr@plt+0x28c4>
   13eb0:	movw	r0, #27588	; 0x6bc4
   13eb4:	movt	r0, #1
   13eb8:	bl	11594 <tigetflag@plt>
   13ebc:	ldr	r2, [r7, #16]
   13ec0:	movw	r5, #33208	; 0x81b8
   13ec4:	movt	r5, #2
   13ec8:	cmp	r0, #0
   13ecc:	movw	r0, #27596	; 0x6bcc
   13ed0:	movt	r0, #1
   13ed4:	ldrne	r3, [r4, #612]	; 0x264
   13ed8:	addne	r3, r3, #1
   13edc:	strne	r3, [r4, #612]	; 0x264
   13ee0:	cmp	r2, #0
   13ee4:	movw	r3, #33128	; 0x8168
   13ee8:	movt	r3, #2
   13eec:	movle	r2, #80	; 0x50
   13ef0:	strle	r2, [r3, #16]
   13ef4:	bl	11594 <tigetflag@plt>
   13ef8:	str	r0, [r7, #32]
   13efc:	movw	r0, #27600	; 0x6bd0
   13f00:	movt	r0, #1
   13f04:	bl	11594 <tigetflag@plt>
   13f08:	str	r0, [r4, #676]	; 0x2a4
   13f0c:	movw	r0, #27604	; 0x6bd4
   13f10:	movt	r0, #1
   13f14:	bl	11834 <tigetstr@plt>
   13f18:	str	r0, [r4, #424]	; 0x1a8
   13f1c:	movw	r0, #27608	; 0x6bd8
   13f20:	movt	r0, #1
   13f24:	bl	11834 <tigetstr@plt>
   13f28:	str	r0, [r4, #660]	; 0x294
   13f2c:	movw	r0, #27616	; 0x6be0
   13f30:	movt	r0, #1
   13f34:	bl	11834 <tigetstr@plt>
   13f38:	str	r0, [r4, #616]	; 0x268
   13f3c:	movw	r0, #27624	; 0x6be8
   13f40:	movt	r0, #1
   13f44:	bl	11834 <tigetstr@plt>
   13f48:	str	r0, [r4, #620]	; 0x26c
   13f4c:	movw	r0, #27632	; 0x6bf0
   13f50:	movt	r0, #1
   13f54:	bl	11804 <tigetnum@plt>
   13f58:	cmp	r0, #0
   13f5c:	strge	r0, [r5, #624]	; 0x270
   13f60:	movw	r0, #27636	; 0x6bf4
   13f64:	movt	r0, #1
   13f68:	movlt	r3, #0
   13f6c:	strlt	r3, [r5, #624]	; 0x270
   13f70:	bl	11594 <tigetflag@plt>
   13f74:	cmp	r0, #0
   13f78:	beq	14154 <tigetstr@plt+0x2920>
   13f7c:	mov	r3, #0
   13f80:	str	r3, [r7, #28]
   13f84:	movw	r0, #27644	; 0x6bfc
   13f88:	movt	r0, #1
   13f8c:	bl	11834 <tigetstr@plt>
   13f90:	movw	r3, #33208	; 0x81b8
   13f94:	movt	r3, #2
   13f98:	movw	r5, #33208	; 0x81b8
   13f9c:	movt	r5, #2
   13fa0:	cmp	r0, #0
   13fa4:	str	r0, [r4, #652]	; 0x28c
   13fa8:	movw	r0, #27648	; 0x6c00
   13fac:	movt	r0, #1
   13fb0:	movweq	r2, #27408	; 0x6b10
   13fb4:	movteq	r2, #1
   13fb8:	streq	r2, [r3, #652]	; 0x28c
   13fbc:	bl	11834 <tigetstr@plt>
   13fc0:	cmp	r0, #0
   13fc4:	str	r0, [r4, #648]	; 0x288
   13fc8:	beq	14110 <tigetstr@plt+0x28dc>
   13fcc:	movw	r0, #27656	; 0x6c08
   13fd0:	movt	r0, #1
   13fd4:	bl	11834 <tigetstr@plt>
   13fd8:	cmp	r0, #0
   13fdc:	str	r0, [r5, #452]	; 0x1c4
   13fe0:	beq	14110 <tigetstr@plt+0x28dc>
   13fe4:	mov	r3, #0
   13fe8:	str	r3, [r4, #644]	; 0x284
   13fec:	movw	r0, #27664	; 0x6c10
   13ff0:	movt	r0, #1
   13ff4:	bl	11834 <tigetstr@plt>
   13ff8:	cmp	r0, #0
   13ffc:	ldrbne	r2, [r0]
   14000:	movwne	r3, #33204	; 0x81b4
   14004:	movtne	r3, #2
   14008:	movw	r0, #27668	; 0x6c14
   1400c:	movt	r0, #1
   14010:	strbne	r2, [r3]
   14014:	bl	11834 <tigetstr@plt>
   14018:	cmp	r0, #0
   1401c:	str	r0, [r4, #664]	; 0x298
   14020:	beq	14030 <tigetstr@plt+0x27fc>
   14024:	ldrsb	r3, [r0]
   14028:	cmp	r3, #0
   1402c:	bne	1407c <tigetstr@plt+0x2848>
   14030:	movw	r0, #27676	; 0x6c1c
   14034:	movt	r0, #1
   14038:	bl	11834 <tigetstr@plt>
   1403c:	movw	r5, #33208	; 0x81b8
   14040:	movt	r5, #2
   14044:	cmp	r0, #0
   14048:	str	r0, [r4, #680]	; 0x2a8
   1404c:	beq	1407c <tigetstr@plt+0x2848>
   14050:	mov	r1, #0
   14054:	add	r7, r5, #684	; 0x2ac
   14058:	mov	r2, r1
   1405c:	bl	11570 <tparm@plt>
   14060:	mov	r2, #39	; 0x27
   14064:	mov	r1, r0
   14068:	mov	r0, r7
   1406c:	bl	11714 <strncpy@plt>
   14070:	mov	r3, #0
   14074:	str	r7, [r5, #664]	; 0x298
   14078:	strb	r3, [r5, #723]	; 0x2d3
   1407c:	movw	r0, #27680	; 0x6c20
   14080:	movt	r0, #1
   14084:	bl	11834 <tigetstr@plt>
   14088:	movw	r5, #33208	; 0x81b8
   1408c:	movt	r5, #2
   14090:	str	r0, [r4, #632]	; 0x278
   14094:	movw	r0, #27684	; 0x6c24
   14098:	movt	r0, #1
   1409c:	bl	11834 <tigetstr@plt>
   140a0:	cmp	r0, #0
   140a4:	str	r0, [r4, #656]	; 0x290
   140a8:	movweq	r3, #27692	; 0x6c2c
   140ac:	movteq	r3, #1
   140b0:	streq	r3, [r5, #656]	; 0x290
   140b4:	b	140cc <tigetstr@plt+0x2898>
   140b8:	ldr	r3, [r4, #420]	; 0x1a4
   140bc:	mov	r2, #0
   140c0:	str	r2, [r7, #28]
   140c4:	add	r3, r3, #1
   140c8:	str	r3, [r4, #420]	; 0x1a4
   140cc:	movw	r0, #27696	; 0x6c30
   140d0:	movt	r0, #1
   140d4:	bl	11630 <getenv@plt>
   140d8:	movw	r3, #33208	; 0x81b8
   140dc:	movt	r3, #2
   140e0:	cmp	r0, #0
   140e4:	str	r0, [r4, #724]	; 0x2d4
   140e8:	movweq	r2, #27704	; 0x6c38
   140ec:	movteq	r2, #1
   140f0:	streq	r2, [r3, #724]	; 0x2d4
   140f4:	b	13d10 <tigetstr@plt+0x24dc>
   140f8:	ldr	r3, [r4, #416]	; 0x1a0
   140fc:	mov	r2, #24
   14100:	str	r2, [r7, #8]
   14104:	add	r3, r3, #1
   14108:	str	r3, [r4, #416]	; 0x1a0
   1410c:	b	13eb0 <tigetstr@plt+0x267c>
   14110:	ldr	r2, [r4, #652]	; 0x28c
   14114:	movw	r3, #33208	; 0x81b8
   14118:	movt	r3, #2
   1411c:	ldrsb	r2, [r2]
   14120:	cmp	r2, #0
   14124:	bne	13fe4 <tigetstr@plt+0x27b0>
   14128:	ldr	r2, [r3, #616]	; 0x268
   1412c:	cmp	r2, #0
   14130:	str	r2, [r3, #648]	; 0x288
   14134:	beq	141b8 <tigetstr@plt+0x2984>
   14138:	ldr	r2, [r3, #620]	; 0x26c
   1413c:	cmp	r2, #0
   14140:	str	r2, [r3, #452]	; 0x1c4
   14144:	beq	141b8 <tigetstr@plt+0x2984>
   14148:	ldr	r2, [r3, #624]	; 0x270
   1414c:	str	r2, [r3, #644]	; 0x284
   14150:	b	13fec <tigetstr@plt+0x27b8>
   14154:	movw	r0, #27640	; 0x6bf8
   14158:	movt	r0, #1
   1415c:	bl	11594 <tigetflag@plt>
   14160:	cmp	r0, #0
   14164:	bne	13f7c <tigetstr@plt+0x2748>
   14168:	b	13f84 <tigetstr@plt+0x2750>
   1416c:	movw	r0, #27576	; 0x6bb8
   14170:	movt	r0, #1
   14174:	bl	11804 <tigetnum@plt>
   14178:	str	r0, [r5, #16]
   1417c:	b	13e90 <tigetstr@plt+0x265c>
   14180:	movw	r0, #27568	; 0x6bb0
   14184:	movt	r0, #1
   14188:	bl	11804 <tigetnum@plt>
   1418c:	str	r0, [r5, #8]
   14190:	b	13e78 <tigetstr@plt+0x2644>
   14194:	movw	r0, #27568	; 0x6bb0
   14198:	movt	r0, #1
   1419c:	bl	11804 <tigetnum@plt>
   141a0:	str	r0, [r7, #8]
   141a4:	movw	r0, #27576	; 0x6bb8
   141a8:	movt	r0, #1
   141ac:	bl	11804 <tigetnum@plt>
   141b0:	str	r0, [r7, #16]
   141b4:	b	13e90 <tigetstr@plt+0x265c>
   141b8:	movw	r3, #27408	; 0x6b10
   141bc:	movt	r3, #1
   141c0:	str	r3, [r4, #648]	; 0x288
   141c4:	str	r3, [r4, #452]	; 0x1c4
   141c8:	b	13fec <tigetstr@plt+0x27b8>
   141cc:	bl	11528 <__stack_chk_fail@plt>
   141d0:	push	{r4, r5, r6, lr}
   141d4:	movw	r4, #33184	; 0x81a0
   141d8:	movt	r4, #2
   141dc:	sub	sp, sp, #8
   141e0:	mov	r6, #0
   141e4:	ldr	r3, [r4]
   141e8:	str	r3, [sp, #4]
   141ec:	bl	116d8 <__errno_location@plt>
   141f0:	movw	r3, #33188	; 0x81a4
   141f4:	movt	r3, #2
   141f8:	str	r6, [r0]
   141fc:	mov	r5, r0
   14200:	ldr	r0, [r3]
   14204:	bl	1172c <fileno@plt>
   14208:	add	r1, sp, #3
   1420c:	mov	r2, #1
   14210:	bl	11480 <read@plt>
   14214:	cmp	r0, r6
   14218:	ble	14238 <tigetstr@plt+0x2a04>
   1421c:	ldrb	r0, [sp, #3]
   14220:	ldr	r2, [sp, #4]
   14224:	ldr	r3, [r4]
   14228:	cmp	r2, r3
   1422c:	bne	14254 <tigetstr@plt+0x2a20>
   14230:	add	sp, sp, #8
   14234:	pop	{r4, r5, r6, pc}
   14238:	ldr	r3, [r5]
   1423c:	cmp	r3, #4
   14240:	bne	14258 <tigetstr@plt+0x2a24>
   14244:	movw	r3, #33208	; 0x81b8
   14248:	movt	r3, #2
   1424c:	ldrb	r0, [r3, #476]	; 0x1dc
   14250:	b	14220 <tigetstr@plt+0x29ec>
   14254:	bl	11528 <__stack_chk_fail@plt>
   14258:	mov	r0, r6
   1425c:	bl	13808 <tigetstr@plt+0x1fd4>
   14260:	push	{r4, r5, r6, r7, r8, lr}
   14264:	movw	r5, #33208	; 0x81b8
   14268:	movt	r5, #2
   1426c:	mov	r7, r0
   14270:	mov	r4, #0
   14274:	ldrb	r3, [r5, #476]	; 0x1dc
   14278:	mov	r6, r5
   1427c:	strb	r3, [r5, #732]	; 0x2dc
   14280:	bl	11684 <__ctype_b_loc@plt>
   14284:	mov	r8, r0
   14288:	bl	141d0 <tigetstr@plt+0x299c>
   1428c:	add	r1, r4, r4, lsl #2
   14290:	ldr	r2, [r8]
   14294:	uxtb	r3, r0
   14298:	strb	r3, [r5, #732]	; 0x2dc
   1429c:	sxtb	ip, r3
   142a0:	add	r1, ip, r1, lsl #1
   142a4:	sxth	ip, ip
   142a8:	lsl	ip, ip, #1
   142ac:	ldrh	r2, [r2, ip]
   142b0:	and	r2, r2, #2048	; 0x800
   142b4:	uxth	r2, r2
   142b8:	cmp	r2, #0
   142bc:	subne	r4, r1, #48	; 0x30
   142c0:	bne	14288 <tigetstr@plt+0x2a54>
   142c4:	ldrb	r1, [r6, #476]	; 0x1dc
   142c8:	cmp	r1, r3
   142cc:	moveq	r4, r2
   142d0:	beq	14288 <tigetstr@plt+0x2a54>
   142d4:	strb	r3, [r7]
   142d8:	mov	r0, r4
   142dc:	pop	{r4, r5, r6, r7, r8, pc}
   142e0:	subs	r3, r0, #10
   142e4:	push	{r4, r5, r6, lr}
   142e8:	movne	r3, #1
   142ec:	cmp	r0, #31
   142f0:	mov	r5, r0
   142f4:	movgt	r3, #0
   142f8:	cmp	r3, #0
   142fc:	beq	14358 <tigetstr@plt+0x2b24>
   14300:	cmp	r0, #27
   14304:	movne	r3, #64	; 0x40
   14308:	beq	14360 <tigetstr@plt+0x2b2c>
   1430c:	movw	r6, #33188	; 0x81a4
   14310:	movt	r6, #2
   14314:	add	r5, r3, r5
   14318:	movw	r4, #33208	; 0x81b8
   1431c:	movt	r4, #2
   14320:	ldr	r1, [r6]
   14324:	mov	r0, #94	; 0x5e
   14328:	sxtb	r5, r5
   1432c:	bl	117a4 <fputc@plt>
   14330:	ldr	r3, [r4, #408]	; 0x198
   14334:	add	r3, r3, #1
   14338:	str	r3, [r4, #408]	; 0x198
   1433c:	mov	r0, r5
   14340:	ldr	r1, [r6]
   14344:	bl	117a4 <fputc@plt>
   14348:	ldr	r3, [r4, #408]	; 0x198
   1434c:	add	r3, r3, #1
   14350:	str	r3, [r4, #408]	; 0x198
   14354:	pop	{r4, r5, r6, pc}
   14358:	cmp	r0, #127	; 0x7f
   1435c:	beq	14374 <tigetstr@plt+0x2b40>
   14360:	movw	r6, #33188	; 0x81a4
   14364:	movw	r4, #33208	; 0x81b8
   14368:	movt	r6, #2
   1436c:	movt	r4, #2
   14370:	b	1433c <tigetstr@plt+0x2b08>
   14374:	mov	r3, #192	; 0xc0
   14378:	b	1430c <tigetstr@plt+0x2ad8>
   1437c:	push	{r3, r4, r5, r6, r7, lr}
   14380:	movw	r4, #33208	; 0x81b8
   14384:	movt	r4, #2
   14388:	mov	r7, r0
   1438c:	ldr	r3, [r4, #440]	; 0x1b8
   14390:	cmp	r3, #0
   14394:	beq	14418 <tigetstr@plt+0x2be4>
   14398:	ldr	r0, [r4, #424]	; 0x1a8
   1439c:	bl	122d0 <tigetstr@plt+0xa9c>
   143a0:	mov	r0, r7
   143a4:	movw	r6, #33208	; 0x81b8
   143a8:	bl	116a8 <strlen@plt>
   143ac:	ldr	r3, [r4, #616]	; 0x268
   143b0:	ldr	r2, [r4, #408]	; 0x198
   143b4:	movw	r5, #33200	; 0x81b0
   143b8:	cmp	r3, #0
   143bc:	movt	r6, #2
   143c0:	movt	r5, #2
   143c4:	add	r0, r0, r2
   143c8:	str	r0, [r4, #408]	; 0x198
   143cc:	beq	14420 <tigetstr@plt+0x2bec>
   143d0:	ldr	r2, [r6, #620]	; 0x26c
   143d4:	cmp	r2, #0
   143d8:	beq	14420 <tigetstr@plt+0x2bec>
   143dc:	mov	r0, r3
   143e0:	bl	122d0 <tigetstr@plt+0xa9c>
   143e4:	mov	r0, r7
   143e8:	ldr	r1, [r5]
   143ec:	bl	117f8 <fputs@plt>
   143f0:	ldr	r0, [r6, #620]	; 0x26c
   143f4:	bl	122d0 <tigetstr@plt+0xa9c>
   143f8:	ldr	r0, [r5]
   143fc:	bl	11498 <fflush@plt>
   14400:	ldr	r3, [r4, #736]	; 0x2e0
   14404:	mov	r1, #1
   14408:	ldr	r0, [pc, #32]	; 14430 <tigetstr@plt+0x2bfc>
   1440c:	add	r3, r3, r1
   14410:	str	r3, [r4, #736]	; 0x2e0
   14414:	bl	11750 <__longjmp_chk@plt>
   14418:	bl	135a4 <tigetstr@plt+0x1d70>
   1441c:	b	143a0 <tigetstr@plt+0x2b6c>
   14420:	mov	r0, r7
   14424:	ldr	r1, [r5]
   14428:	bl	117f8 <fputs@plt>
   1442c:	b	143f8 <tigetstr@plt+0x2bc4>
   14430:	andeq	r8, r2, r0, asr #3
   14434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14438:	movw	r9, #33208	; 0x81b8
   1443c:	movt	r9, #2
   14440:	sub	sp, sp, #20
   14444:	mov	r6, r1
   14448:	ldr	r2, [r9, #428]	; 0x1ac
   1444c:	ldr	r3, [r9, #444]	; 0x1bc
   14450:	str	r0, [sp, #12]
   14454:	ldr	r0, [r3, r2, lsl #2]
   14458:	bl	116a8 <strlen@plt>
   1445c:	mov	r8, r0
   14460:	add	r0, r9, #740	; 0x2e4
   14464:	bl	116a8 <strlen@plt>
   14468:	add	r0, r8, r0
   1446c:	add	r2, r0, #201	; 0xc9
   14470:	add	r0, r0, #1
   14474:	str	r0, [sp]
   14478:	mov	r0, r2
   1447c:	str	r2, [sp, #8]
   14480:	bl	11648 <malloc@plt>
   14484:	ldr	r3, [sp, #8]
   14488:	adds	sl, r3, #0
   1448c:	movne	sl, #1
   14490:	cmp	r0, #0
   14494:	mov	r4, r0
   14498:	movne	sl, #0
   1449c:	cmp	sl, #0
   144a0:	bne	14648 <tigetstr@plt+0x2e14>
   144a4:	str	sl, [sp, #4]
   144a8:	mov	fp, r0
   144ac:	mov	sl, r3
   144b0:	ldrb	r5, [r6]
   144b4:	add	r8, r6, #1
   144b8:	cmp	r5, #0
   144bc:	beq	1450c <tigetstr@plt+0x2cd8>
   144c0:	rsb	r7, fp, r4
   144c4:	ldr	r2, [sp]
   144c8:	rsb	r3, r7, sl
   144cc:	cmp	r2, r3
   144d0:	bge	14524 <tigetstr@plt+0x2cf0>
   144d4:	sxtb	r3, r5
   144d8:	cmp	r3, #37	; 0x25
   144dc:	beq	14564 <tigetstr@plt+0x2d30>
   144e0:	cmp	r3, #92	; 0x5c
   144e4:	beq	14600 <tigetstr@plt+0x2dcc>
   144e8:	cmp	r3, #33	; 0x21
   144ec:	beq	145c8 <tigetstr@plt+0x2d94>
   144f0:	mov	r6, r8
   144f4:	strb	r5, [r4]
   144f8:	ldrb	r5, [r6]
   144fc:	add	r4, r4, #1
   14500:	add	r8, r6, #1
   14504:	cmp	r5, #0
   14508:	bne	144c0 <tigetstr@plt+0x2c8c>
   1450c:	ldr	r3, [sp, #12]
   14510:	strb	r5, [r4]
   14514:	ldr	r0, [sp, #4]
   14518:	str	fp, [r3]
   1451c:	add	sp, sp, #20
   14520:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14524:	ldr	r3, [sp, #8]
   14528:	mov	r0, fp
   1452c:	add	sl, sl, r3
   14530:	mov	r1, sl
   14534:	bl	11540 <realloc@plt>
   14538:	rsbs	r3, r0, #1
   1453c:	mov	fp, r0
   14540:	movcc	r3, #0
   14544:	cmp	sl, #0
   14548:	moveq	r3, #0
   1454c:	cmp	r3, #0
   14550:	bne	14620 <tigetstr@plt+0x2dec>
   14554:	sxtb	r3, r5
   14558:	add	r4, r0, r7
   1455c:	cmp	r3, #37	; 0x25
   14560:	bne	144e0 <tigetstr@plt+0x2cac>
   14564:	ldr	r2, [r9, #628]	; 0x274
   14568:	cmp	r2, #0
   1456c:	strbne	r3, [r4]
   14570:	addne	r4, r4, #1
   14574:	movne	r6, r8
   14578:	bne	144b0 <tigetstr@plt+0x2c7c>
   1457c:	movw	r1, #33208	; 0x81b8
   14580:	movt	r1, #2
   14584:	mov	r0, r4
   14588:	mov	r6, r8
   1458c:	ldr	r2, [r1, #428]	; 0x1ac
   14590:	ldr	r3, [r1, #444]	; 0x1bc
   14594:	ldr	r1, [sp, #4]
   14598:	add	r1, r1, #1
   1459c:	str	r1, [sp, #4]
   145a0:	ldr	r1, [r3, r2, lsl #2]
   145a4:	bl	115f4 <strcpy@plt>
   145a8:	movw	r3, #33208	; 0x81b8
   145ac:	movt	r3, #2
   145b0:	ldr	r2, [r3, #428]	; 0x1ac
   145b4:	ldr	r3, [r3, #444]	; 0x1bc
   145b8:	ldr	r0, [r3, r2, lsl #2]
   145bc:	bl	116a8 <strlen@plt>
   145c0:	add	r4, r4, r0
   145c4:	b	144b0 <tigetstr@plt+0x2c7c>
   145c8:	ldr	r0, [r9, #1740]	; 0x6cc
   145cc:	cmp	r0, #0
   145d0:	beq	14634 <tigetstr@plt+0x2e00>
   145d4:	mov	r0, r4
   145d8:	ldr	r1, [pc, #124]	; 1465c <tigetstr@plt+0x2e28>
   145dc:	bl	115f4 <strcpy@plt>
   145e0:	ldr	r0, [pc, #116]	; 1465c <tigetstr@plt+0x2e28>
   145e4:	bl	116a8 <strlen@plt>
   145e8:	ldr	r2, [sp, #4]
   145ec:	mov	r6, r8
   145f0:	add	r2, r2, #1
   145f4:	str	r2, [sp, #4]
   145f8:	add	r4, r4, r0
   145fc:	b	144b0 <tigetstr@plt+0x2c7c>
   14600:	ldrb	r3, [r6, #1]
   14604:	bic	r2, r3, #4
   14608:	cmp	r2, #33	; 0x21
   1460c:	bne	144f0 <tigetstr@plt+0x2cbc>
   14610:	strb	r3, [r4]
   14614:	add	r6, r6, #2
   14618:	add	r4, r4, #1
   1461c:	b	144b0 <tigetstr@plt+0x2c7c>
   14620:	movw	r1, #27456	; 0x6b40
   14624:	mov	r2, sl
   14628:	mov	r0, #1
   1462c:	movt	r1, #1
   14630:	bl	1157c <err@plt>
   14634:	movw	r1, #27712	; 0x6c40
   14638:	mov	r2, #5
   1463c:	movt	r1, #1
   14640:	bl	1151c <dcgettext@plt>
   14644:	bl	1437c <tigetstr@plt+0x2b48>
   14648:	movw	r1, #27456	; 0x6b40
   1464c:	ldr	r2, [sp, #8]
   14650:	mov	r0, #1
   14654:	movt	r1, #1
   14658:	bl	1157c <err@plt>
   1465c:	muleq	r2, ip, r4
   14660:	movw	ip, #33184	; 0x81a0
   14664:	movt	ip, #2
   14668:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1466c:	movw	r5, #33208	; 0x81b8
   14670:	ldr	r3, [ip]
   14674:	movt	r5, #2
   14678:	sub	sp, sp, #60	; 0x3c
   1467c:	mov	sl, #0
   14680:	mov	r8, r5
   14684:	mov	r4, r0
   14688:	mov	fp, sl
   1468c:	str	ip, [sp, #20]
   14690:	str	r0, [sp, #8]
   14694:	movw	ip, #33188	; 0x81a4
   14698:	str	r1, [sp, #12]
   1469c:	movt	ip, #2
   146a0:	str	r2, [sp, #28]
   146a4:	str	ip, [sp, #4]
   146a8:	movw	ip, #33200	; 0x81b0
   146ac:	str	r3, [sp, #52]	; 0x34
   146b0:	movt	ip, #2
   146b4:	str	ip, [sp, #16]
   146b8:	ldr	ip, [sp, #8]
   146bc:	rsb	r7, ip, r4
   146c0:	ldr	ip, [sp, #12]
   146c4:	cmp	r7, ip
   146c8:	bge	14994 <tigetstr@plt+0x3160>
   146cc:	ldr	r3, [r5, #408]	; 0x198
   146d0:	movw	r9, #33208	; 0x81b8
   146d4:	movt	r9, #2
   146d8:	cmp	sl, r3
   146dc:	movlt	sl, r3
   146e0:	bl	141d0 <tigetstr@plt+0x299c>
   146e4:	cmp	r0, #92	; 0x5c
   146e8:	mov	r6, r0
   146ec:	beq	147a4 <tigetstr@plt+0x2f70>
   146f0:	ldrb	r2, [r8, #475]	; 0x1db
   146f4:	uxtb	r3, r0
   146f8:	cmp	r2, r3
   146fc:	beq	14810 <tigetstr@plt+0x2fdc>
   14700:	ldrb	r2, [r8, #476]	; 0x1dc
   14704:	cmp	r2, r3
   14708:	beq	1492c <tigetstr@plt+0x30f8>
   1470c:	cmp	fp, #0
   14710:	bne	147ec <tigetstr@plt+0x2fb8>
   14714:	subs	r3, r6, #10
   14718:	strb	r6, [r4]
   1471c:	add	r4, r4, #1
   14720:	movne	r3, #1
   14724:	cmp	r6, #31
   14728:	movgt	r2, #0
   1472c:	andle	r2, r3, #1
   14730:	cmp	r2, #0
   14734:	beq	14800 <tigetstr@plt+0x2fcc>
   14738:	cmp	r6, #27
   1473c:	beq	14994 <tigetstr@plt+0x3160>
   14740:	mov	r3, #64	; 0x40
   14744:	ldr	ip, [sp, #4]
   14748:	add	r6, r6, r3
   1474c:	mov	r0, #94	; 0x5e
   14750:	ldr	r1, [ip]
   14754:	bl	117a4 <fputc@plt>
   14758:	subs	r3, r6, #10
   1475c:	ldr	r2, [r5, #408]	; 0x198
   14760:	movne	r3, #1
   14764:	add	r2, r2, #1
   14768:	str	r2, [r5, #408]	; 0x198
   1476c:	cmp	r6, #27
   14770:	moveq	r3, #0
   14774:	andne	r3, r3, #1
   14778:	cmp	r3, #0
   1477c:	beq	14994 <tigetstr@plt+0x3160>
   14780:	mov	fp, #0
   14784:	ldr	ip, [sp, #4]
   14788:	mov	r0, r6
   1478c:	ldr	r1, [ip]
   14790:	bl	117a4 <fputc@plt>
   14794:	ldr	r3, [r5, #408]	; 0x198
   14798:	add	r3, r3, #1
   1479c:	str	r3, [r5, #408]	; 0x198
   147a0:	b	146b8 <tigetstr@plt+0x2e84>
   147a4:	ldrb	r3, [r8, #476]	; 0x1dc
   147a8:	add	fp, fp, #1
   147ac:	cmp	r3, #92	; 0x5c
   147b0:	beq	147c0 <tigetstr@plt+0x2f8c>
   147b4:	ldrb	r3, [r8, #475]	; 0x1db
   147b8:	cmp	r3, #92	; 0x5c
   147bc:	bne	147f4 <tigetstr@plt+0x2fc0>
   147c0:	ldr	r3, [r5, #668]	; 0x29c
   147c4:	cmp	r3, #0
   147c8:	beq	14980 <tigetstr@plt+0x314c>
   147cc:	ldr	ip, [sp, #4]
   147d0:	movw	r0, #27752	; 0x6c68
   147d4:	mov	r1, #1
   147d8:	movt	r0, #1
   147dc:	mov	r2, #3
   147e0:	ldr	r3, [ip]
   147e4:	bl	115b8 <fwrite@plt>
   147e8:	sub	r4, r4, #1
   147ec:	cmp	r6, #92	; 0x5c
   147f0:	bne	14714 <tigetstr@plt+0x2ee0>
   147f4:	strb	r6, [r4]
   147f8:	add	r4, r4, #1
   147fc:	b	14784 <tigetstr@plt+0x2f50>
   14800:	cmp	r6, #127	; 0x7f
   14804:	mvneq	r3, #63	; 0x3f
   14808:	bne	1476c <tigetstr@plt+0x2f38>
   1480c:	b	14744 <tigetstr@plt+0x2f10>
   14810:	cmp	fp, #0
   14814:	bne	147c0 <tigetstr@plt+0x2f8c>
   14818:	ldr	ip, [sp, #8]
   1481c:	cmp	r4, ip
   14820:	bls	14bcc <tigetstr@plt+0x3398>
   14824:	bl	115dc <__ctype_get_mb_cur_max@plt>
   14828:	cmp	r0, #1
   1482c:	bls	149e8 <tigetstr@plt+0x31b4>
   14830:	ldr	lr, [sp, #8]
   14834:	add	r9, sp, #36	; 0x24
   14838:	str	r5, [sp, #24]
   1483c:	mov	r5, fp
   14840:	add	ip, sp, #44	; 0x2c
   14844:	str	fp, [sp, #36]	; 0x24
   14848:	mov	r6, lr
   1484c:	str	ip, [sp]
   14850:	str	fp, [r9, #4]
   14854:	ldm	r9, {r0, r1}
   14858:	mov	r2, r7
   1485c:	ldr	ip, [sp]
   14860:	mov	r3, r9
   14864:	stm	ip, {r0, r1}
   14868:	mov	r1, lr
   1486c:	add	r0, sp, #32
   14870:	bl	11618 <mbrtowc@plt>
   14874:	add	r2, r0, #2
   14878:	mov	r3, r0
   1487c:	cmp	r2, #1
   14880:	sub	r2, r3, #1
   14884:	ldrls	ip, [sp]
   14888:	ldmls	ip, {r0, r1}
   1488c:	stmls	r9, {r0, r1}
   14890:	cmn	r2, #4
   14894:	movhi	r3, #1
   14898:	add	r5, r5, r3
   1489c:	add	lr, r6, r5
   148a0:	cmp	r4, lr
   148a4:	bhi	14854 <tigetstr@plt+0x3020>
   148a8:	cmp	r3, #1
   148ac:	mov	r6, r3
   148b0:	ldr	r5, [sp, #24]
   148b4:	beq	14a6c <tigetstr@plt+0x3238>
   148b8:	ldr	r0, [sp, #32]
   148bc:	movw	r7, #33188	; 0x81a4
   148c0:	bl	114a4 <wcwidth@plt>
   148c4:	movt	r7, #2
   148c8:	str	r4, [sp, #24]
   148cc:	ldr	r4, [sp, #4]
   148d0:	cmp	r0, #1
   148d4:	movge	r9, r0
   148d8:	movlt	r9, #1
   148dc:	b	14900 <tigetstr@plt+0x30cc>
   148e0:	movw	r0, #27752	; 0x6c68
   148e4:	mov	r1, #1
   148e8:	movt	r0, #1
   148ec:	mov	r2, #3
   148f0:	ldr	r3, [r4]
   148f4:	bl	115b8 <fwrite@plt>
   148f8:	subs	r9, r9, #1
   148fc:	beq	14920 <tigetstr@plt+0x30ec>
   14900:	ldr	r3, [r5, #668]	; 0x29c
   14904:	cmp	r3, #0
   14908:	bne	148e0 <tigetstr@plt+0x30ac>
   1490c:	mov	r0, #8
   14910:	ldr	r1, [r4]
   14914:	bl	117a4 <fputc@plt>
   14918:	subs	r9, r9, #1
   1491c:	bne	14900 <tigetstr@plt+0x30cc>
   14920:	ldr	r4, [sp, #24]
   14924:	sub	r6, r6, #1
   14928:	b	14aa0 <tigetstr@plt+0x326c>
   1492c:	cmp	fp, #0
   14930:	bne	147c0 <tigetstr@plt+0x2f8c>
   14934:	ldr	r3, [r8, #416]	; 0x1a0
   14938:	cmp	r3, #0
   1493c:	beq	14a20 <tigetstr@plt+0x31ec>
   14940:	sxtb	r0, r0
   14944:	movw	r4, #33200	; 0x81b0
   14948:	bl	142e0 <tigetstr@plt+0x2aac>
   1494c:	ldr	ip, [sp, #16]
   14950:	mov	r0, #10
   14954:	movt	r4, #2
   14958:	ldr	r1, [ip]
   1495c:	bl	115ac <_IO_putc@plt>
   14960:	ldr	ip, [sp, #16]
   14964:	ldr	r0, [sp, #28]
   14968:	ldr	r1, [ip]
   1496c:	bl	115ac <_IO_putc@plt>
   14970:	ldr	r0, [r4]
   14974:	ldr	r4, [sp, #8]
   14978:	bl	11498 <fflush@plt>
   1497c:	b	146b8 <tigetstr@plt+0x2e84>
   14980:	ldr	ip, [sp, #4]
   14984:	mov	r0, #8
   14988:	ldr	r1, [ip]
   1498c:	bl	117a4 <fputc@plt>
   14990:	b	147e8 <tigetstr@plt+0x2fb4>
   14994:	ldr	ip, [sp, #8]
   14998:	mov	r3, #0
   1499c:	sub	r4, r4, #1
   149a0:	strb	r3, [r4]
   149a4:	rsb	r4, ip, r4
   149a8:	ldr	r2, [r5, #424]	; 0x1a8
   149ac:	movw	r3, #33208	; 0x81b8
   149b0:	ldr	ip, [sp, #12]
   149b4:	movt	r3, #2
   149b8:	cmp	r2, #0
   149bc:	streq	sl, [r3, #408]	; 0x198
   149c0:	sub	r3, ip, #1
   149c4:	cmp	r4, r3
   149c8:	bge	14be8 <tigetstr@plt+0x33b4>
   149cc:	ldr	ip, [sp, #20]
   149d0:	ldr	r2, [sp, #52]	; 0x34
   149d4:	ldr	r3, [ip]
   149d8:	cmp	r2, r3
   149dc:	bne	14be4 <tigetstr@plt+0x33b0>
   149e0:	add	sp, sp, #60	; 0x3c
   149e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   149e8:	ldr	r2, [r8, #668]	; 0x29c
   149ec:	ldr	r3, [r8, #408]	; 0x198
   149f0:	cmp	r2, #0
   149f4:	sub	r3, r3, #1
   149f8:	str	r3, [r8, #408]	; 0x198
   149fc:	bne	14b10 <tigetstr@plt+0x32dc>
   14a00:	ldr	ip, [sp, #4]
   14a04:	mov	r0, #8
   14a08:	movw	r7, #33188	; 0x81a4
   14a0c:	movt	r7, #2
   14a10:	ldr	r1, [ip]
   14a14:	bl	117a4 <fputc@plt>
   14a18:	sub	r4, r4, #1
   14a1c:	b	14ab8 <tigetstr@plt+0x3284>
   14a20:	ldr	ip, [sp, #16]
   14a24:	mov	r0, #13
   14a28:	movw	r4, #33200	; 0x81b0
   14a2c:	movt	r4, #2
   14a30:	ldr	r1, [ip]
   14a34:	bl	115ac <_IO_putc@plt>
   14a38:	ldr	ip, [sp, #16]
   14a3c:	ldr	r0, [sp, #28]
   14a40:	ldr	r1, [ip]
   14a44:	bl	115ac <_IO_putc@plt>
   14a48:	ldr	r3, [r8, #424]	; 0x1a8
   14a4c:	cmp	r3, #0
   14a50:	beq	14b78 <tigetstr@plt+0x3344>
   14a54:	ldr	r3, [r8, #408]	; 0x198
   14a58:	cmp	r3, #0
   14a5c:	bne	14b64 <tigetstr@plt+0x3330>
   14a60:	mov	r3, #1
   14a64:	str	r3, [r5, #408]	; 0x198
   14a68:	b	14970 <tigetstr@plt+0x313c>
   14a6c:	ldr	r3, [r5, #668]	; 0x29c
   14a70:	cmp	r3, #0
   14a74:	beq	14b48 <tigetstr@plt+0x3314>
   14a78:	ldr	ip, [sp, #4]
   14a7c:	movw	r0, #27752	; 0x6c68
   14a80:	mov	r1, r6
   14a84:	mov	r2, #3
   14a88:	movt	r0, #1
   14a8c:	movw	r7, #33188	; 0x81a4
   14a90:	ldr	r3, [ip]
   14a94:	movt	r7, #2
   14a98:	bl	115b8 <fwrite@plt>
   14a9c:	mov	r6, #0
   14aa0:	ldr	r3, [r5, #408]	; 0x198
   14aa4:	mvn	r2, r6
   14aa8:	add	r4, r4, r2
   14aac:	sub	r3, r3, #1
   14ab0:	rsb	r6, r6, r3
   14ab4:	str	r6, [r5, #408]	; 0x198
   14ab8:	ldrsb	r3, [r4]
   14abc:	subs	r2, r3, #10
   14ac0:	movne	r2, #1
   14ac4:	cmp	r3, #31
   14ac8:	movgt	r2, #0
   14acc:	cmp	r2, #0
   14ad0:	bne	14adc <tigetstr@plt+0x32a8>
   14ad4:	cmp	r3, #127	; 0x7f
   14ad8:	bne	146b8 <tigetstr@plt+0x2e84>
   14adc:	ldr	r2, [r5, #668]	; 0x29c
   14ae0:	ldr	r3, [r5, #408]	; 0x198
   14ae4:	cmp	r2, #0
   14ae8:	sub	r3, r3, #1
   14aec:	str	r3, [r5, #408]	; 0x198
   14af0:	beq	14b38 <tigetstr@plt+0x3304>
   14af4:	ldr	r3, [r7]
   14af8:	movw	r0, #27752	; 0x6c68
   14afc:	mov	r1, #1
   14b00:	mov	r2, #3
   14b04:	movt	r0, #1
   14b08:	bl	115b8 <fwrite@plt>
   14b0c:	b	146b8 <tigetstr@plt+0x2e84>
   14b10:	ldr	ip, [sp, #4]
   14b14:	movw	r0, #27752	; 0x6c68
   14b18:	mov	r1, #1
   14b1c:	mov	r2, #3
   14b20:	movt	r0, #1
   14b24:	movw	r7, #33188	; 0x81a4
   14b28:	ldr	r3, [ip]
   14b2c:	movt	r7, #2
   14b30:	bl	115b8 <fwrite@plt>
   14b34:	b	14a18 <tigetstr@plt+0x31e4>
   14b38:	ldr	r1, [r7]
   14b3c:	mov	r0, #8
   14b40:	bl	117a4 <fputc@plt>
   14b44:	b	146b8 <tigetstr@plt+0x2e84>
   14b48:	ldr	ip, [sp, #4]
   14b4c:	mov	r0, #8
   14b50:	movw	r7, #33188	; 0x81a4
   14b54:	movt	r7, #2
   14b58:	ldr	r1, [ip]
   14b5c:	bl	117a4 <fputc@plt>
   14b60:	b	14a9c <tigetstr@plt+0x3268>
   14b64:	mov	r0, #1
   14b68:	bl	124e8 <tigetstr@plt+0xcb4>
   14b6c:	mov	r3, #1
   14b70:	str	r3, [r5, #408]	; 0x198
   14b74:	b	14970 <tigetstr@plt+0x313c>
   14b78:	ldr	r3, [r8, #672]	; 0x2a0
   14b7c:	cmp	r3, #0
   14b80:	beq	14a60 <tigetstr@plt+0x322c>
   14b84:	ldr	r3, [r8, #408]	; 0x198
   14b88:	cmp	r3, #1
   14b8c:	sub	r3, r3, #1
   14b90:	str	r3, [r8, #408]	; 0x198
   14b94:	ble	14a60 <tigetstr@plt+0x322c>
   14b98:	ldr	r6, [sp, #4]
   14b9c:	ldr	r3, [r6]
   14ba0:	movw	r0, #27752	; 0x6c68
   14ba4:	mov	r1, #1
   14ba8:	movt	r0, #1
   14bac:	mov	r2, #3
   14bb0:	bl	115b8 <fwrite@plt>
   14bb4:	ldr	r3, [r5, #408]	; 0x198
   14bb8:	cmp	r3, #1
   14bbc:	sub	r3, r3, #1
   14bc0:	str	r3, [r5, #408]	; 0x198
   14bc4:	bgt	14b9c <tigetstr@plt+0x3368>
   14bc8:	b	14a60 <tigetstr@plt+0x322c>
   14bcc:	ldr	r3, [r9, #424]	; 0x1a8
   14bd0:	mov	r1, #1
   14bd4:	ldr	r0, [pc, #36]	; 14c00 <tigetstr@plt+0x33cc>
   14bd8:	cmp	r3, #0
   14bdc:	streq	sl, [r9, #408]	; 0x198
   14be0:	bl	11750 <__longjmp_chk@plt>
   14be4:	bl	11528 <__stack_chk_fail@plt>
   14be8:	movw	r1, #27756	; 0x6c6c
   14bec:	mov	r2, #5
   14bf0:	movt	r1, #1
   14bf4:	mov	r0, #0
   14bf8:	bl	1151c <dcgettext@plt>
   14bfc:	bl	1437c <tigetstr@plt+0x2b48>
   14c00:	andeq	r8, r2, r0, asr #3
   14c04:	push	{r3, r4, r5, lr}
   14c08:	movw	r4, #33208	; 0x81b8
   14c0c:	movt	r4, #2
   14c10:	movw	r3, #33188	; 0x81a4
   14c14:	movt	r3, #2
   14c18:	mov	r5, #0
   14c1c:	ldr	r1, [r4, #468]	; 0x1d4
   14c20:	mov	r2, #1
   14c24:	ldr	r0, [r3]
   14c28:	strb	r2, [r4, #479]	; 0x1df
   14c2c:	bic	r3, r1, #10
   14c30:	strb	r5, [r4, #478]	; 0x1de
   14c34:	str	r3, [r4, #468]	; 0x1d4
   14c38:	bl	1172c <fileno@plt>
   14c3c:	mov	r1, r5
   14c40:	add	r2, r4, #456	; 0x1c8
   14c44:	pop	{r3, r4, r5, lr}
   14c48:	b	115e8 <tcsetattr@plt>
   14c4c:	push	{r1, r2, r3}
   14c50:	movw	r3, #33200	; 0x81b0
   14c54:	push	{r4, r5, r6, r7, r8, fp, lr}
   14c58:	add	fp, sp, #24
   14c5c:	sub	sp, sp, #8
   14c60:	movw	r6, #33184	; 0x81a0
   14c64:	movt	r6, #2
   14c68:	movt	r3, #2
   14c6c:	movw	r5, #33208	; 0x81b8
   14c70:	ldr	r2, [r6]
   14c74:	movt	r5, #2
   14c78:	mov	r7, r0
   14c7c:	ldr	r0, [r3]
   14c80:	ldr	r8, [fp, #4]
   14c84:	str	r2, [fp, #-28]	; 0xffffffe4
   14c88:	bl	11498 <fflush@plt>
   14c8c:	ldr	r3, [r5, #636]	; 0x27c
   14c90:	cmp	r3, #0
   14c94:	beq	14d9c <tigetstr@plt+0x3568>
   14c98:	mov	r4, #11
   14c9c:	b	14ca8 <tigetstr@plt+0x3474>
   14ca0:	mov	r0, #5
   14ca4:	bl	11510 <sleep@plt>
   14ca8:	bl	11774 <fork@plt>
   14cac:	cmp	r0, #0
   14cb0:	bge	14d18 <tigetstr@plt+0x34e4>
   14cb4:	subs	r4, r4, #1
   14cb8:	bne	14ca0 <tigetstr@plt+0x346c>
   14cbc:	mov	r0, r4
   14cc0:	movw	r1, #27800	; 0x6c98
   14cc4:	mov	r2, #5
   14cc8:	movt	r1, #1
   14ccc:	bl	1151c <dcgettext@plt>
   14cd0:	movw	r3, #33188	; 0x81a4
   14cd4:	movt	r3, #2
   14cd8:	ldr	r1, [r3]
   14cdc:	bl	117f8 <fputs@plt>
   14ce0:	bl	14c04 <tigetstr@plt+0x33d0>
   14ce4:	movw	r0, #27812	; 0x6ca4
   14ce8:	movt	r0, #1
   14cec:	bl	1163c <puts@plt>
   14cf0:	mov	r0, r7
   14cf4:	bl	13600 <tigetstr@plt+0x1dcc>
   14cf8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14cfc:	ldr	r3, [r6]
   14d00:	cmp	r2, r3
   14d04:	bne	14e70 <tigetstr@plt+0x363c>
   14d08:	sub	sp, fp, #24
   14d0c:	pop	{r4, r5, r6, r7, r8, fp, lr}
   14d10:	add	sp, sp, #12
   14d14:	bx	lr
   14d18:	beq	14da4 <tigetstr@plt+0x3570>
   14d1c:	mov	r1, #1
   14d20:	mov	r0, #2
   14d24:	bl	114f8 <signal@plt>
   14d28:	mov	r0, #3
   14d2c:	mov	r1, #1
   14d30:	bl	114f8 <signal@plt>
   14d34:	ldr	r3, [r5, #1744]	; 0x6d0
   14d38:	cmp	r3, #0
   14d3c:	beq	14d4c <tigetstr@plt+0x3518>
   14d40:	mov	r0, #20
   14d44:	mov	r1, #0
   14d48:	bl	114f8 <signal@plt>
   14d4c:	mov	r0, #0
   14d50:	bl	11558 <wait@plt>
   14d54:	cmp	r0, #0
   14d58:	bgt	14d4c <tigetstr@plt+0x3518>
   14d5c:	movw	r1, #14344	; 0x3808
   14d60:	mov	r0, #2
   14d64:	movt	r1, #1
   14d68:	bl	114f8 <signal@plt>
   14d6c:	movw	r1, #8960	; 0x2300
   14d70:	mov	r0, #3
   14d74:	movt	r1, #1
   14d78:	bl	114f8 <signal@plt>
   14d7c:	ldr	r3, [r5, #1744]	; 0x6d0
   14d80:	cmp	r3, #0
   14d84:	beq	14ce0 <tigetstr@plt+0x34ac>
   14d88:	movw	r1, #21012	; 0x5214
   14d8c:	mov	r0, #20
   14d90:	movt	r1, #1
   14d94:	bl	114f8 <signal@plt>
   14d98:	b	14ce0 <tigetstr@plt+0x34ac>
   14d9c:	bl	126b4 <tigetstr@plt+0xe80>
   14da0:	b	14c98 <tigetstr@plt+0x3464>
   14da4:	bl	117ec <isatty@plt>
   14da8:	subs	r4, r0, #0
   14dac:	bne	14dc4 <tigetstr@plt+0x3590>
   14db0:	bl	1181c <close@plt>
   14db4:	movw	r0, #27772	; 0x6c7c
   14db8:	mov	r1, r4
   14dbc:	movt	r0, #1
   14dc0:	bl	11624 <open64@plt>
   14dc4:	ldr	r3, [fp, #8]
   14dc8:	add	r1, fp, #12
   14dcc:	cmp	r3, #0
   14dd0:	mov	r2, r1
   14dd4:	beq	14dec <tigetstr@plt+0x35b8>
   14dd8:	mov	r3, #0
   14ddc:	ldr	r0, [r2], #4
   14de0:	add	r3, r3, #1
   14de4:	cmp	r0, #0
   14de8:	bne	14ddc <tigetstr@plt+0x35a8>
   14dec:	add	r2, r3, #1
   14df0:	str	r1, [fp, #-32]	; 0xffffffe0
   14df4:	ldr	r3, [fp, #8]
   14df8:	mov	r0, #0
   14dfc:	lsl	r2, r2, #2
   14e00:	add	r1, r2, #14
   14e04:	cmp	r3, r0
   14e08:	bic	r1, r1, #7
   14e0c:	sub	sp, sp, r1
   14e10:	add	r2, sp, r2
   14e14:	mov	r1, sp
   14e18:	str	r0, [r2, #-4]
   14e1c:	addne	r2, fp, #16
   14e20:	subne	r0, sp, #4
   14e24:	beq	14e3c <tigetstr@plt+0x3608>
   14e28:	add	r2, r2, #4
   14e2c:	str	r3, [r0, #4]!
   14e30:	ldr	r3, [r2, #-8]
   14e34:	cmp	r3, #0
   14e38:	bne	14e28 <tigetstr@plt+0x35f4>
   14e3c:	mov	r0, r8
   14e40:	bl	114ec <execvp@plt>
   14e44:	mov	r2, #5
   14e48:	movw	r1, #27784	; 0x6c88
   14e4c:	mov	r0, #0
   14e50:	movt	r1, #1
   14e54:	bl	1151c <dcgettext@plt>
   14e58:	movw	r3, #33188	; 0x81a4
   14e5c:	movt	r3, #2
   14e60:	ldr	r1, [r3]
   14e64:	bl	117f8 <fputs@plt>
   14e68:	mov	r0, #1
   14e6c:	bl	11690 <exit@plt>
   14e70:	bl	11528 <__stack_chk_fail@plt>
   14e74:	push	{r4, r5, r6, r7, r8, r9, lr}
   14e78:	movw	r6, #33184	; 0x81a0
   14e7c:	movt	r6, #2
   14e80:	sub	sp, sp, #220	; 0xdc
   14e84:	movw	r5, #33200	; 0x81b0
   14e88:	movt	r5, #2
   14e8c:	ldr	r3, [r6]
   14e90:	mov	r8, r0
   14e94:	movw	r4, #33208	; 0x81b8
   14e98:	movt	r4, #2
   14e9c:	str	r3, [sp, #212]	; 0xd4
   14ea0:	bl	135a4 <tigetstr@plt+0x1d70>
   14ea4:	ldr	r1, [r5]
   14ea8:	mov	r0, #33	; 0x21
   14eac:	bl	115ac <_IO_putc@plt>
   14eb0:	ldr	r0, [r5]
   14eb4:	bl	11498 <fflush@plt>
   14eb8:	ldr	r7, [r4, #1748]	; 0x6d4
   14ebc:	mov	r3, #1
   14ec0:	str	r3, [r4, #408]	; 0x198
   14ec4:	cmp	r7, #0
   14ec8:	beq	14f40 <tigetstr@plt+0x370c>
   14ecc:	add	r7, r4, #740	; 0x2e4
   14ed0:	ldr	r1, [r5]
   14ed4:	mov	r0, r7
   14ed8:	bl	117f8 <fputs@plt>
   14edc:	ldr	r0, [r5]
   14ee0:	bl	11498 <fflush@plt>
   14ee4:	movw	r3, #33188	; 0x81a4
   14ee8:	movt	r3, #2
   14eec:	mov	r0, #10
   14ef0:	ldr	r1, [r3]
   14ef4:	bl	117a4 <fputc@plt>
   14ef8:	ldr	r1, [r4, #724]	; 0x2d4
   14efc:	mov	ip, #0
   14f00:	movw	r3, #27856	; 0x6cd0
   14f04:	str	ip, [sp, #4]
   14f08:	mov	r0, r8
   14f0c:	str	r7, [sp]
   14f10:	mov	r2, r1
   14f14:	movt	r3, #1
   14f18:	str	ip, [r4, #408]	; 0x198
   14f1c:	mov	ip, #1
   14f20:	str	ip, [r4, #1740]	; 0x6cc
   14f24:	bl	14c4c <tigetstr@plt+0x3418>
   14f28:	ldr	r2, [sp, #212]	; 0xd4
   14f2c:	ldr	r3, [r6]
   14f30:	cmp	r2, r3
   14f34:	bne	15008 <tigetstr@plt+0x37d4>
   14f38:	add	sp, sp, #220	; 0xdc
   14f3c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14f40:	mov	r1, #198	; 0xc6
   14f44:	mov	r2, #33	; 0x21
   14f48:	add	r0, sp, #12
   14f4c:	bl	14660 <tigetstr@plt+0x2e2c>
   14f50:	add	r0, sp, #216	; 0xd8
   14f54:	add	r1, sp, #12
   14f58:	str	r7, [r0, #-208]!	; 0xffffff30
   14f5c:	bl	14434 <tigetstr@plt+0x2c00>
   14f60:	ldr	r7, [sp, #8]
   14f64:	cmp	r7, #0
   14f68:	mov	r9, r0
   14f6c:	beq	14f8c <tigetstr@plt+0x3758>
   14f70:	mov	r0, r7
   14f74:	bl	116a8 <strlen@plt>
   14f78:	cmp	r0, #1000	; 0x3e8
   14f7c:	mvncs	r9, #0
   14f80:	bcc	14fc0 <tigetstr@plt+0x378c>
   14f84:	mov	r0, r7
   14f88:	bl	114c8 <free@plt>
   14f8c:	cmp	r9, #0
   14f90:	blt	14fd8 <tigetstr@plt+0x37a4>
   14f94:	ldreq	r7, [pc, #112]	; 1500c <tigetstr@plt+0x37d8>
   14f98:	beq	14edc <tigetstr@plt+0x36a8>
   14f9c:	bl	135a4 <tigetstr@plt+0x1d70>
   14fa0:	movw	r1, #27852	; 0x6ccc
   14fa4:	mov	r0, #1
   14fa8:	movt	r1, #1
   14fac:	ldr	r2, [pc, #88]	; 1500c <tigetstr@plt+0x37d8>
   14fb0:	bl	11720 <__printf_chk@plt>
   14fb4:	ldr	r7, [pc, #80]	; 1500c <tigetstr@plt+0x37d8>
   14fb8:	str	r0, [r4, #408]	; 0x198
   14fbc:	b	14edc <tigetstr@plt+0x36a8>
   14fc0:	add	r2, r0, #1
   14fc4:	mov	r1, r7
   14fc8:	add	r0, r4, #740	; 0x2e4
   14fcc:	mov	r3, #1000	; 0x3e8
   14fd0:	bl	115a0 <__memcpy_chk@plt>
   14fd4:	b	14f84 <tigetstr@plt+0x3750>
   14fd8:	mov	r2, #5
   14fdc:	movw	r1, #27840	; 0x6cc0
   14fe0:	mov	r0, #0
   14fe4:	movt	r1, #1
   14fe8:	bl	1151c <dcgettext@plt>
   14fec:	movw	r3, #33188	; 0x81a4
   14ff0:	movt	r3, #2
   14ff4:	ldr	r1, [r3]
   14ff8:	bl	117f8 <fputs@plt>
   14ffc:	mov	r0, r8
   15000:	bl	13600 <tigetstr@plt+0x1dcc>
   15004:	b	14f28 <tigetstr@plt+0x36f4>
   15008:	bl	11528 <__stack_chk_fail@plt>
   1500c:	muleq	r2, ip, r4
   15010:	cmp	r1, #0
   15014:	push	{r3, r4, r5, r6, r7, lr}
   15018:	mov	r7, r0
   1501c:	mov	r6, r2
   15020:	beq	150d4 <tigetstr@plt+0x38a0>
   15024:	uxtb	r1, r1
   15028:	movw	r4, #33208	; 0x81b8
   1502c:	movt	r4, #2
   15030:	mov	r3, r1
   15034:	strb	r1, [r4, #732]	; 0x2dc
   15038:	sxtb	r3, r3
   1503c:	movw	r5, #33208	; 0x81b8
   15040:	cmp	r3, #102	; 0x66
   15044:	str	r3, [r4, #1752]	; 0x6d8
   15048:	movt	r5, #2
   1504c:	beq	15160 <tigetstr@plt+0x392c>
   15050:	ble	150bc <tigetstr@plt+0x3888>
   15054:	cmp	r3, #112	; 0x70
   15058:	beq	150f0 <tigetstr@plt+0x38bc>
   1505c:	cmp	r3, #113	; 0x71
   15060:	beq	1513c <tigetstr@plt+0x3908>
   15064:	cmp	r3, #110	; 0x6e
   15068:	bne	15144 <tigetstr@plt+0x3910>
   1506c:	cmp	r6, #0
   15070:	bne	1508c <tigetstr@plt+0x3858>
   15074:	ldr	r2, [r5, #432]	; 0x1b0
   15078:	ldr	r3, [r5, #428]	; 0x1ac
   1507c:	sub	r2, r2, #1
   15080:	cmp	r2, r3
   15084:	movgt	r6, #1
   15088:	ble	1520c <tigetstr@plt+0x39d8>
   1508c:	movw	r3, #33200	; 0x81b0
   15090:	movt	r3, #2
   15094:	mov	r0, #13
   15098:	ldr	r1, [r3]
   1509c:	bl	115ac <_IO_putc@plt>
   150a0:	ldr	r3, [r4, #408]	; 0x198
   150a4:	cmp	r3, #0
   150a8:	bne	151f4 <tigetstr@plt+0x39c0>
   150ac:	mov	r0, r6
   150b0:	bl	1259c <tigetstr@plt+0xd68>
   150b4:	mov	r0, #0
   150b8:	pop	{r3, r4, r5, r6, r7, pc}
   150bc:	cmp	r3, #33	; 0x21
   150c0:	bne	15134 <tigetstr@plt+0x3900>
   150c4:	mov	r0, r7
   150c8:	bl	14e74 <tigetstr@plt+0x3640>
   150cc:	mvn	r0, #0
   150d0:	pop	{r3, r4, r5, r6, r7, pc}
   150d4:	bl	141d0 <tigetstr@plt+0x299c>
   150d8:	movw	r4, #33208	; 0x81b8
   150dc:	movt	r4, #2
   150e0:	uxtb	r0, r0
   150e4:	strb	r0, [r4, #732]	; 0x2dc
   150e8:	mov	r3, r0
   150ec:	b	15038 <tigetstr@plt+0x3804>
   150f0:	ldr	r4, [r5, #628]	; 0x274
   150f4:	cmp	r4, #0
   150f8:	bne	15144 <tigetstr@plt+0x3910>
   150fc:	movw	r3, #33200	; 0x81b0
   15100:	movt	r3, #2
   15104:	mov	r0, #13
   15108:	ldr	r1, [r3]
   1510c:	bl	115ac <_IO_putc@plt>
   15110:	ldr	r3, [r5, #408]	; 0x198
   15114:	cmp	r3, #0
   15118:	bne	15200 <tigetstr@plt+0x39cc>
   1511c:	cmp	r6, #0
   15120:	beq	151e4 <tigetstr@plt+0x39b0>
   15124:	rsb	r0, r6, #0
   15128:	cmp	r0, #0
   1512c:	popeq	{r3, r4, r5, r6, r7, pc}
   15130:	b	151e8 <tigetstr@plt+0x39b4>
   15134:	cmp	r3, #81	; 0x51
   15138:	bne	15144 <tigetstr@plt+0x3910>
   1513c:	mov	r0, #0
   15140:	bl	13808 <tigetstr@plt+0x1fd4>
   15144:	movw	r3, #33188	; 0x81a4
   15148:	movt	r3, #2
   1514c:	mov	r0, #7
   15150:	ldr	r1, [r3]
   15154:	bl	117a4 <fputc@plt>
   15158:	mvn	r0, #0
   1515c:	pop	{r3, r4, r5, r6, r7, pc}
   15160:	bl	135a4 <tigetstr@plt+0x1d70>
   15164:	ldr	r0, [r5, #628]	; 0x274
   15168:	cmp	r0, #0
   1516c:	bne	151b8 <tigetstr@plt+0x3984>
   15170:	mov	r2, #5
   15174:	movw	r1, #27860	; 0x6cd4
   15178:	movt	r1, #1
   1517c:	bl	1151c <dcgettext@plt>
   15180:	ldr	ip, [r5, #428]	; 0x1ac
   15184:	ldr	r2, [r5, #444]	; 0x1bc
   15188:	ldr	r3, [r5, #584]	; 0x248
   1518c:	ldr	r2, [r2, ip, lsl #2]
   15190:	mov	r1, r0
   15194:	mov	r0, #1
   15198:	bl	11720 <__printf_chk@plt>
   1519c:	str	r0, [r5, #408]	; 0x198
   151a0:	movw	r3, #33200	; 0x81b0
   151a4:	movt	r3, #2
   151a8:	ldr	r0, [r3]
   151ac:	bl	11498 <fflush@plt>
   151b0:	mvn	r0, #0
   151b4:	pop	{r3, r4, r5, r6, r7, pc}
   151b8:	mov	r2, #5
   151bc:	movw	r1, #27876	; 0x6ce4
   151c0:	mov	r0, #0
   151c4:	movt	r1, #1
   151c8:	bl	1151c <dcgettext@plt>
   151cc:	ldr	r2, [r5, #584]	; 0x248
   151d0:	mov	r1, r0
   151d4:	mov	r0, #1
   151d8:	bl	11720 <__printf_chk@plt>
   151dc:	str	r0, [r5, #408]	; 0x198
   151e0:	b	151a0 <tigetstr@plt+0x396c>
   151e4:	mvn	r0, #0
   151e8:	bl	1259c <tigetstr@plt+0xd68>
   151ec:	mov	r0, #0
   151f0:	pop	{r3, r4, r5, r6, r7, pc}
   151f4:	mov	r0, #0
   151f8:	bl	124e8 <tigetstr@plt+0xcb4>
   151fc:	b	150ac <tigetstr@plt+0x3878>
   15200:	mov	r0, r4
   15204:	bl	124e8 <tigetstr@plt+0xcb4>
   15208:	b	1511c <tigetstr@plt+0x38e8>
   1520c:	mov	r0, r6
   15210:	bl	13808 <tigetstr@plt+0x1fd4>
   15214:	push	{r4, r5, lr}
   15218:	movw	r5, #33184	; 0x81a0
   1521c:	movt	r5, #2
   15220:	sub	sp, sp, #268	; 0x10c
   15224:	movw	r4, #33208	; 0x81b8
   15228:	movt	r4, #2
   1522c:	ldr	r3, [r5]
   15230:	mov	r0, #22
   15234:	mov	r1, #1
   15238:	str	r3, [sp, #260]	; 0x104
   1523c:	bl	114f8 <signal@plt>
   15240:	ldr	r3, [r4, #636]	; 0x27c
   15244:	cmp	r3, #0
   15248:	beq	152ec <tigetstr@plt+0x3ab8>
   1524c:	movw	r3, #33200	; 0x81b0
   15250:	movt	r3, #2
   15254:	ldr	r0, [r3]
   15258:	bl	11498 <fflush@plt>
   1525c:	mov	r1, #0
   15260:	mov	r0, #22
   15264:	bl	114f8 <signal@plt>
   15268:	mov	r1, #0
   1526c:	mov	r0, #20
   15270:	bl	114f8 <signal@plt>
   15274:	add	r0, sp, #4
   15278:	bl	11768 <sigemptyset@plt>
   1527c:	mov	r1, #20
   15280:	add	r0, sp, #4
   15284:	bl	11654 <sigaddset@plt>
   15288:	add	r2, sp, #132	; 0x84
   1528c:	add	r1, sp, #4
   15290:	mov	r0, #1
   15294:	bl	114b0 <sigprocmask@plt>
   15298:	mov	r1, #20
   1529c:	mov	r0, #0
   152a0:	bl	11678 <kill@plt>
   152a4:	mov	r2, #0
   152a8:	add	r1, sp, #132	; 0x84
   152ac:	mov	r0, #2
   152b0:	bl	114b0 <sigprocmask@plt>
   152b4:	movw	r1, #21012	; 0x5214
   152b8:	mov	r0, #20
   152bc:	movt	r1, #1
   152c0:	bl	114f8 <signal@plt>
   152c4:	bl	14c04 <tigetstr@plt+0x33d0>
   152c8:	ldr	r3, [r4]
   152cc:	cmp	r3, #0
   152d0:	bne	152f8 <tigetstr@plt+0x3ac4>
   152d4:	ldr	r2, [sp, #260]	; 0x104
   152d8:	ldr	r3, [r5]
   152dc:	cmp	r2, r3
   152e0:	bne	152f4 <tigetstr@plt+0x3ac0>
   152e4:	add	sp, sp, #268	; 0x10c
   152e8:	pop	{r4, r5, pc}
   152ec:	bl	126b4 <tigetstr@plt+0xe80>
   152f0:	b	1524c <tigetstr@plt+0x3a18>
   152f4:	bl	11528 <__stack_chk_fail@plt>
   152f8:	ldr	r0, [pc, #4]	; 15304 <tigetstr@plt+0x3ad0>
   152fc:	mov	r1, #1
   15300:	bl	11750 <__longjmp_chk@plt>
   15304:	andeq	r8, r2, r0, asr #3
   15308:	movw	r3, #33208	; 0x81b8
   1530c:	movt	r3, #2
   15310:	ldr	r3, [r3, #636]	; 0x27c
   15314:	cmp	r3, #0
   15318:	bxne	lr
   1531c:	b	126b4 <tigetstr@plt+0xe80>
   15320:	push	{r4, r5, r6, r7, r8, lr}
   15324:	movw	r6, #33208	; 0x81b8
   15328:	movt	r6, #2
   1532c:	mov	r8, r0
   15330:	bl	12e50 <tigetstr@plt+0x161c>
   15334:	mov	r7, r6
   15338:	ldr	r5, [r6, #600]	; 0x258
   1533c:	b	15364 <tigetstr@plt+0x3b30>
   15340:	cmn	r0, #1
   15344:	beq	15394 <tigetstr@plt+0x3b60>
   15348:	ldr	r2, [r7, #600]	; 0x258
   1534c:	ldr	r3, [r7, #596]	; 0x254
   15350:	rsb	r2, r2, r5
   15354:	sub	r3, r3, #1
   15358:	cmp	r2, r3
   1535c:	bcs	15394 <tigetstr@plt+0x3b60>
   15360:	strb	r0, [r5], #1
   15364:	ldr	r3, [r6, #588]	; 0x24c
   15368:	mov	r0, r8
   1536c:	movw	r4, #33208	; 0x81b8
   15370:	movt	r4, #2
   15374:	add	r3, r3, #1
   15378:	str	r3, [r6, #588]	; 0x24c
   1537c:	bl	11504 <_IO_getc@plt>
   15380:	cmp	r0, #10
   15384:	bne	15340 <tigetstr@plt+0x3b0c>
   15388:	ldr	r3, [r4, #584]	; 0x248
   1538c:	add	r3, r3, #1
   15390:	str	r3, [r4, #584]	; 0x248
   15394:	mov	r3, #0
   15398:	strb	r3, [r5]
   1539c:	pop	{r4, r5, r6, r7, r8, pc}
   153a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153a4:	movw	r3, #33184	; 0x81a0
   153a8:	sub	sp, sp, #148	; 0x94
   153ac:	movt	r3, #2
   153b0:	movw	r4, #33208	; 0x81b8
   153b4:	movt	r4, #2
   153b8:	str	r3, [sp, #16]
   153bc:	mov	r5, r1
   153c0:	ldr	r3, [r3]
   153c4:	mov	r9, r2
   153c8:	ldr	r1, [r4, #588]	; 0x24c
   153cc:	cmp	r0, #0
   153d0:	ldr	r2, [r4, #584]	; 0x248
   153d4:	str	r3, [sp, #140]	; 0x8c
   153d8:	str	r1, [sp, #12]
   153dc:	str	r2, [sp, #20]
   153e0:	str	r1, [r4, #1756]	; 0x6dc
   153e4:	str	r2, [r4, #1760]	; 0x6e0
   153e8:	beq	154bc <tigetstr@plt+0x3c88>
   153ec:	mov	r1, r0
   153f0:	mov	r2, #8
   153f4:	add	r0, sp, #28
   153f8:	bl	117b0 <regcomp@plt>
   153fc:	subs	r6, r0, #0
   15400:	bne	15640 <tigetstr@plt+0x3e0c>
   15404:	ldr	sl, [sp, #12]
   15408:	mov	r7, sl
   1540c:	b	15458 <tigetstr@plt+0x3c24>
   15410:	mov	r0, r5
   15414:	ldr	fp, [r4, #588]	; 0x24c
   15418:	bl	15320 <tigetstr@plt+0x3aec>
   1541c:	mov	r3, r8
   15420:	ldr	r1, [r4, #600]	; 0x258
   15424:	mov	r2, r8
   15428:	str	r8, [sp]
   1542c:	add	r0, sp, #28
   15430:	bl	1154c <regexec@plt>
   15434:	add	r6, r6, #1
   15438:	movw	r3, #33208	; 0x81b8
   1543c:	movt	r3, #2
   15440:	cmp	r0, #0
   15444:	bne	15450 <tigetstr@plt+0x3c1c>
   15448:	subs	r9, r9, #1
   1544c:	beq	1551c <tigetstr@plt+0x3ce8>
   15450:	mov	sl, r7
   15454:	mov	r7, fp
   15458:	mov	r0, r5
   1545c:	bl	1169c <feof@plt>
   15460:	subs	r8, r0, #0
   15464:	beq	15410 <tigetstr@plt+0x3bdc>
   15468:	add	r0, sp, #28
   1546c:	bl	115d0 <regfree@plt>
   15470:	mov	r0, r5
   15474:	bl	1169c <feof@plt>
   15478:	cmp	r0, #0
   1547c:	beq	15500 <tigetstr@plt+0x3ccc>
   15480:	ldr	r6, [r4, #628]	; 0x274
   15484:	movw	r4, #33208	; 0x81b8
   15488:	movt	r4, #2
   1548c:	cmp	r6, #0
   15490:	bne	154d4 <tigetstr@plt+0x3ca0>
   15494:	ldr	r1, [sp, #12]
   15498:	mov	r2, r6
   1549c:	ldr	r3, [sp, #20]
   154a0:	mov	r0, r5
   154a4:	str	r1, [r4, #588]	; 0x24c
   154a8:	str	r3, [r4, #584]	; 0x248
   154ac:	bl	117d4 <fseek@plt>
   154b0:	ldr	r0, [r4, #640]	; 0x280
   154b4:	bl	114c8 <free@plt>
   154b8:	str	r6, [r4, #640]	; 0x280
   154bc:	movw	r1, #27936	; 0x6d20
   154c0:	mov	r2, #5
   154c4:	movt	r1, #1
   154c8:	mov	r0, #0
   154cc:	bl	1151c <dcgettext@plt>
   154d0:	bl	1437c <tigetstr@plt+0x2b48>
   154d4:	mov	r2, #5
   154d8:	movw	r1, #27916	; 0x6d0c
   154dc:	mov	r0, #0
   154e0:	movt	r1, #1
   154e4:	bl	1151c <dcgettext@plt>
   154e8:	movw	r3, #33200	; 0x81b0
   154ec:	movt	r3, #2
   154f0:	ldr	r1, [r3]
   154f4:	bl	117f8 <fputs@plt>
   154f8:	mov	r0, #0
   154fc:	bl	13808 <tigetstr@plt+0x1fd4>
   15500:	ldr	r1, [sp, #16]
   15504:	ldr	r2, [sp, #140]	; 0x8c
   15508:	ldr	r3, [r1]
   1550c:	cmp	r2, r3
   15510:	bne	15658 <tigetstr@plt+0x3e24>
   15514:	add	sp, sp, #148	; 0x94
   15518:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1551c:	cmp	r6, #3
   15520:	bgt	15594 <tigetstr@plt+0x3d60>
   15524:	cmp	r6, #1
   15528:	beq	155d8 <tigetstr@plt+0x3da4>
   1552c:	ldr	r3, [r3, #628]	; 0x274
   15530:	cmp	r3, #0
   15534:	bne	15594 <tigetstr@plt+0x3d60>
   15538:	ldr	r3, [r4, #584]	; 0x248
   1553c:	cmp	r6, #3
   15540:	movge	r6, #3
   15544:	mov	r1, sl
   15548:	mov	r0, r5
   1554c:	mov	r2, #0
   15550:	rsb	r3, r6, r3
   15554:	str	sl, [r4, #588]	; 0x24c
   15558:	movw	r6, #33208	; 0x81b8
   1555c:	str	r3, [r4, #584]	; 0x248
   15560:	bl	117d4 <fseek@plt>
   15564:	ldr	r3, [r4, #576]	; 0x240
   15568:	movt	r6, #2
   1556c:	cmp	r3, #0
   15570:	beq	15468 <tigetstr@plt+0x3c34>
   15574:	ldr	r3, [r6, #440]	; 0x1b8
   15578:	cmp	r3, #0
   1557c:	beq	15638 <tigetstr@plt+0x3e04>
   15580:	ldr	r0, [r6, #664]	; 0x298
   15584:	bl	122d0 <tigetstr@plt+0xa9c>
   15588:	ldr	r0, [r6, #424]	; 0x1a8
   1558c:	bl	122d0 <tigetstr@plt+0xa9c>
   15590:	b	15468 <tigetstr@plt+0x3c34>
   15594:	movw	r7, #33200	; 0x81b0
   15598:	movt	r7, #2
   1559c:	mov	r0, #10
   155a0:	ldr	r1, [r7]
   155a4:	bl	115ac <_IO_putc@plt>
   155a8:	ldr	r2, [r4, #440]	; 0x1b8
   155ac:	movw	r3, #33208	; 0x81b8
   155b0:	movt	r3, #2
   155b4:	cmp	r2, #0
   155b8:	bne	15624 <tigetstr@plt+0x3df0>
   155bc:	movw	r1, #27900	; 0x6cfc
   155c0:	mov	r0, #0
   155c4:	movt	r1, #1
   155c8:	mov	r2, #5
   155cc:	bl	1151c <dcgettext@plt>
   155d0:	ldr	r1, [r7]
   155d4:	bl	117f8 <fputs@plt>
   155d8:	ldr	r3, [r4, #628]	; 0x274
   155dc:	movw	r7, #33208	; 0x81b8
   155e0:	movt	r7, #2
   155e4:	cmp	r3, #0
   155e8:	beq	15538 <tigetstr@plt+0x3d04>
   155ec:	bl	135a4 <tigetstr@plt+0x1d70>
   155f0:	ldr	r3, [r7, #576]	; 0x240
   155f4:	cmp	r3, #0
   155f8:	beq	15618 <tigetstr@plt+0x3de4>
   155fc:	ldr	r3, [r7, #440]	; 0x1b8
   15600:	cmp	r3, #0
   15604:	beq	15630 <tigetstr@plt+0x3dfc>
   15608:	ldr	r0, [r7, #664]	; 0x298
   1560c:	bl	122d0 <tigetstr@plt+0xa9c>
   15610:	ldr	r0, [r7, #424]	; 0x1a8
   15614:	bl	122d0 <tigetstr@plt+0xa9c>
   15618:	ldr	r0, [r4, #600]	; 0x258
   1561c:	bl	1163c <puts@plt>
   15620:	b	15468 <tigetstr@plt+0x3c34>
   15624:	ldr	r0, [r3, #424]	; 0x1a8
   15628:	bl	122d0 <tigetstr@plt+0xa9c>
   1562c:	b	155bc <tigetstr@plt+0x3d88>
   15630:	bl	13c08 <tigetstr@plt+0x23d4>
   15634:	b	15618 <tigetstr@plt+0x3de4>
   15638:	bl	13c08 <tigetstr@plt+0x23d4>
   1563c:	b	15468 <tigetstr@plt+0x3c34>
   15640:	add	r1, sp, #28
   15644:	mov	r3, #80	; 0x50
   15648:	add	r2, sp, #60	; 0x3c
   1564c:	bl	11474 <regerror@plt>
   15650:	add	r0, sp, #60	; 0x3c
   15654:	bl	1437c <tigetstr@plt+0x2b48>
   15658:	bl	11528 <__stack_chk_fail@plt>
   1565c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15660:	movw	r4, #33208	; 0x81b8
   15664:	movt	r4, #2
   15668:	movw	r8, #33184	; 0x81a0
   1566c:	movt	r8, #2
   15670:	sub	sp, sp, #108	; 0x6c
   15674:	ldr	r3, [r4, #736]	; 0x2e0
   15678:	mov	r7, r1
   1567c:	ldr	r2, [r8]
   15680:	mov	sl, r0
   15684:	cmp	r3, #0
   15688:	str	r2, [sp, #100]	; 0x64
   1568c:	movne	r3, #0
   15690:	strne	r3, [r4, #736]	; 0x2e0
   15694:	beq	15fbc <tigetstr@plt+0x4788>
   15698:	movw	r6, #33208	; 0x81b8
   1569c:	movw	r9, #33200	; 0x81b0
   156a0:	movt	r6, #2
   156a4:	movt	r9, #2
   156a8:	add	r0, sp, #19
   156ac:	bl	14260 <tigetstr@plt+0x2a2c>
   156b0:	ldrb	r3, [sp, #19]
   156b4:	mov	r1, #0
   156b8:	str	r1, [r4, #1748]	; 0x6d4
   156bc:	cmp	r3, #46	; 0x2e
   156c0:	mov	r5, r0
   156c4:	beq	15a20 <tigetstr@plt+0x41ec>
   156c8:	ldrb	r0, [r4, #475]	; 0x1db
   156cc:	sxtb	r2, r3
   156d0:	str	r5, [r4, #1768]	; 0x6e8
   156d4:	cmp	r0, r3
   156d8:	str	r2, [r4, #1764]	; 0x6e4
   156dc:	beq	15a44 <tigetstr@plt+0x4210>
   156e0:	sub	r3, r2, #2
   156e4:	cmp	r3, #120	; 0x78
   156e8:	ldrls	pc, [pc, r3, lsl #2]
   156ec:	b	1599c <tigetstr@plt+0x4168>
   156f0:	andeq	r5, r1, r8, ror lr
   156f4:	muleq	r1, ip, r9
   156f8:	andeq	r5, r1, r8, asr lr
   156fc:	muleq	r1, ip, r9
   15700:	andeq	r5, r1, ip, asr sp
   15704:	muleq	r1, ip, r9
   15708:	muleq	r1, ip, r9
   1570c:	muleq	r1, ip, r9
   15710:	andeq	r5, r1, ip, lsr sp
   15714:	muleq	r1, ip, r9
   15718:	andeq	r5, r1, ip, ror #25
   1571c:	muleq	r1, ip, r9
   15720:	muleq	r1, ip, r9
   15724:	muleq	r1, ip, r9
   15728:	muleq	r1, ip, r9
   1572c:	muleq	r1, ip, r9
   15730:	muleq	r1, ip, r9
   15734:	muleq	r1, ip, r9
   15738:	muleq	r1, ip, r9
   1573c:	muleq	r1, ip, r9
   15740:	muleq	r1, ip, r9
   15744:	muleq	r1, ip, r9
   15748:	muleq	r1, ip, r9
   1574c:	muleq	r1, ip, r9
   15750:	muleq	r1, ip, r9
   15754:	muleq	r1, ip, r9
   15758:	muleq	r1, ip, r9
   1575c:	muleq	r1, ip, r9
   15760:	muleq	r1, ip, r9
   15764:	muleq	r1, ip, r9
   15768:	andeq	r5, r1, ip, asr #25
   1576c:	andeq	r5, r1, r0, asr #25
   15770:	muleq	r1, ip, r9
   15774:	muleq	r1, ip, r9
   15778:	muleq	r1, ip, r9
   1577c:	muleq	r1, ip, r9
   15780:	muleq	r1, ip, r9
   15784:	andeq	r5, r1, r4, asr ip
   15788:	muleq	r1, ip, r9
   1578c:	muleq	r1, ip, r9
   15790:	muleq	r1, ip, r9
   15794:	muleq	r1, ip, r9
   15798:	muleq	r1, ip, r9
   1579c:	muleq	r1, ip, r9
   157a0:	muleq	r1, ip, r9
   157a4:	strdeq	r5, [r1], -r4
   157a8:	muleq	r1, ip, r9
   157ac:	muleq	r1, ip, r9
   157b0:	muleq	r1, ip, r9
   157b4:	muleq	r1, ip, r9
   157b8:	muleq	r1, ip, r9
   157bc:	muleq	r1, ip, r9
   157c0:	muleq	r1, ip, r9
   157c4:	muleq	r1, ip, r9
   157c8:	muleq	r1, ip, r9
   157cc:	muleq	r1, ip, r9
   157d0:	strdeq	r5, [r1], -r0
   157d4:	muleq	r1, ip, r9
   157d8:	muleq	r1, ip, r9
   157dc:	andeq	r5, r1, r8, asr #23
   157e0:	muleq	r1, ip, r9
   157e4:	andeq	r5, r1, r0, ror #22
   157e8:	muleq	r1, ip, r9
   157ec:	muleq	r1, ip, r9
   157f0:	muleq	r1, ip, r9
   157f4:	muleq	r1, ip, r9
   157f8:	muleq	r1, ip, r9
   157fc:	muleq	r1, ip, r9
   15800:	muleq	r1, ip, r9
   15804:	muleq	r1, ip, r9
   15808:	muleq	r1, ip, r9
   1580c:	muleq	r1, ip, r9
   15810:	muleq	r1, ip, r9
   15814:	muleq	r1, ip, r9
   15818:	muleq	r1, ip, r9
   1581c:	muleq	r1, ip, r9
   15820:	muleq	r1, ip, r9
   15824:	muleq	r1, ip, r9
   15828:	muleq	r1, ip, r9
   1582c:	andeq	r5, r1, r8, asr fp
   15830:	muleq	r1, ip, r9
   15834:	muleq	r1, ip, r9
   15838:	muleq	r1, ip, r9
   1583c:	muleq	r1, ip, r9
   15840:	muleq	r1, ip, r9
   15844:	muleq	r1, ip, r9
   15848:	muleq	r1, ip, r9
   1584c:	muleq	r1, ip, r9
   15850:	muleq	r1, ip, r9
   15854:	muleq	r1, ip, r9
   15858:	muleq	r1, ip, r9
   1585c:	muleq	r1, ip, r9
   15860:	muleq	r1, ip, r9
   15864:	muleq	r1, ip, r9
   15868:	muleq	r1, ip, r9
   1586c:	muleq	r1, ip, r9
   15870:	andeq	r5, r1, r8, ror lr
   15874:	muleq	r1, ip, r9
   15878:	andeq	r5, r1, r8, asr lr
   1587c:	muleq	r1, ip, r9
   15880:	andeq	r5, r1, ip, asr sp
   15884:	muleq	r1, ip, r9
   15888:	andeq	r5, r1, r0, ror #22
   1588c:	muleq	r1, ip, r9
   15890:	muleq	r1, ip, r9
   15894:	muleq	r1, ip, r9
   15898:	muleq	r1, ip, r9
   1589c:	muleq	r1, ip, r9
   158a0:	ldrdeq	r5, [r1], -r4
   158a4:	muleq	r1, ip, r9
   158a8:	muleq	r1, ip, r9
   158ac:	andeq	r5, r1, r8, asr fp
   158b0:	muleq	r1, ip, r9
   158b4:	andeq	r5, r1, ip, asr sp
   158b8:	muleq	r1, ip, r9
   158bc:	muleq	r1, ip, r9
   158c0:	andeq	r5, r1, r4, asr sl
   158c4:	muleq	r1, ip, r9
   158c8:	muleq	r1, ip, r9
   158cc:	muleq	r1, ip, r9
   158d0:	andeq	r5, r1, ip, asr #25
   158d4:	ldr	r0, [r4, #640]	; 0x280
   158d8:	movw	r3, #33208	; 0x81b8
   158dc:	movt	r3, #2
   158e0:	cmp	r0, #0
   158e4:	beq	16190 <tigetstr@plt+0x495c>
   158e8:	ldr	r2, [r3, #1748]	; 0x6d4
   158ec:	add	r2, r2, #1
   158f0:	str	r2, [r3, #1748]	; 0x6d4
   158f4:	movw	r9, #33200	; 0x81b0
   158f8:	movt	r9, #2
   158fc:	bl	135a4 <tigetstr@plt+0x1d70>
   15900:	mov	r0, #47	; 0x2f
   15904:	ldr	r1, [r9]
   15908:	mov	sl, #1
   1590c:	bl	115ac <_IO_putc@plt>
   15910:	ldr	r0, [r9]
   15914:	str	sl, [r4, #408]	; 0x198
   15918:	bl	11498 <fflush@plt>
   1591c:	cmp	r5, #0
   15920:	ldr	r3, [r4, #1748]	; 0x6d4
   15924:	movw	r6, #33208	; 0x81b8
   15928:	movt	r6, #2
   1592c:	moveq	r5, sl
   15930:	cmp	r3, #0
   15934:	bne	15f84 <tigetstr@plt+0x4750>
   15938:	mov	r2, #47	; 0x2f
   1593c:	mov	r1, #78	; 0x4e
   15940:	add	r0, sp, #20
   15944:	bl	14660 <tigetstr@plt+0x2e2c>
   15948:	movw	r3, #33188	; 0x81a4
   1594c:	movt	r3, #2
   15950:	mov	r0, #13
   15954:	ldr	r1, [r3]
   15958:	bl	117a4 <fputc@plt>
   1595c:	ldr	r0, [r6, #640]	; 0x280
   15960:	bl	114c8 <free@plt>
   15964:	add	r0, sp, #20
   15968:	bl	116fc <__strdup@plt>
   1596c:	subs	r3, r0, #0
   15970:	beq	16180 <tigetstr@plt+0x494c>
   15974:	add	r0, sp, #20
   15978:	mov	r1, r7
   1597c:	mov	r2, r5
   15980:	str	r3, [r6, #640]	; 0x280
   15984:	bl	153a0 <tigetstr@plt+0x3b6c>
   15988:	ldr	r5, [r4, #412]	; 0x19c
   1598c:	movw	r6, #33128	; 0x8168
   15990:	movt	r6, #2
   15994:	sub	r5, r5, #1
   15998:	b	15c18 <tigetstr@plt+0x43e4>
   1599c:	ldr	r3, [r4, #404]	; 0x194
   159a0:	cmp	r3, #0
   159a4:	beq	15a08 <tigetstr@plt+0x41d4>
   159a8:	bl	135a4 <tigetstr@plt+0x1d70>
   159ac:	ldr	r0, [r6, #616]	; 0x268
   159b0:	cmp	r0, #0
   159b4:	beq	16138 <tigetstr@plt+0x4904>
   159b8:	ldr	r3, [r6, #620]	; 0x26c
   159bc:	cmp	r3, #0
   159c0:	beq	16138 <tigetstr@plt+0x4904>
   159c4:	bl	122d0 <tigetstr@plt+0xa9c>
   159c8:	mov	r2, #5
   159cc:	movw	r1, #29484	; 0x732c
   159d0:	mov	r0, #0
   159d4:	movt	r1, #1
   159d8:	bl	1151c <dcgettext@plt>
   159dc:	mov	r1, r0
   159e0:	mov	r0, #1
   159e4:	bl	11720 <__printf_chk@plt>
   159e8:	ldr	r3, [r6, #624]	; 0x270
   159ec:	add	r3, r0, r3, lsl #1
   159f0:	ldr	r0, [r6, #620]	; 0x26c
   159f4:	str	r3, [r6, #408]	; 0x198
   159f8:	bl	122d0 <tigetstr@plt+0xa9c>
   159fc:	ldr	r0, [r9]
   15a00:	bl	11498 <fflush@plt>
   15a04:	b	156a8 <tigetstr@plt+0x3e74>
   15a08:	movw	r3, #33188	; 0x81a4
   15a0c:	movt	r3, #2
   15a10:	mov	r0, #7
   15a14:	ldr	r1, [r3]
   15a18:	bl	117a4 <fputc@plt>
   15a1c:	b	156a8 <tigetstr@plt+0x3e74>
   15a20:	ldr	r3, [r6, #1764]	; 0x6e4
   15a24:	mov	r2, #1
   15a28:	ldr	r5, [r6, #1768]	; 0x6e8
   15a2c:	cmp	r3, #58	; 0x3a
   15a30:	str	r2, [r6, #1748]	; 0x6d4
   15a34:	uxtb	r3, r3
   15a38:	strb	r3, [sp, #19]
   15a3c:	ldrbeq	r1, [r6, #1752]	; 0x6d8
   15a40:	b	156c8 <tigetstr@plt+0x3e94>
   15a44:	bl	135a4 <tigetstr@plt+0x1d70>
   15a48:	mov	r0, sl
   15a4c:	bl	13600 <tigetstr@plt+0x1dcc>
   15a50:	b	156a8 <tigetstr@plt+0x3e74>
   15a54:	ldr	r3, [r4, #628]	; 0x274
   15a58:	cmp	r3, #0
   15a5c:	bne	1599c <tigetstr@plt+0x4168>
   15a60:	ldr	r2, [r6, #412]	; 0x19c
   15a64:	movw	r0, #29444	; 0x7304
   15a68:	ldr	r3, [r6, #584]	; 0x248
   15a6c:	movt	r0, #1
   15a70:	rsb	r1, r2, r3
   15a74:	cmp	r1, #0
   15a78:	addgt	r2, r2, #1
   15a7c:	movle	fp, #1
   15a80:	addgt	r2, r2, r2, lsr #31
   15a84:	subgt	fp, r3, r2, asr #1
   15a88:	bl	11630 <getenv@plt>
   15a8c:	subs	r5, r0, #0
   15a90:	beq	15aa0 <tigetstr@plt+0x426c>
   15a94:	ldrsb	r3, [r5]
   15a98:	cmp	r3, #0
   15a9c:	bne	15fd4 <tigetstr@plt+0x47a0>
   15aa0:	movw	r0, #29452	; 0x730c
   15aa4:	movt	r0, #1
   15aa8:	bl	11630 <getenv@plt>
   15aac:	subs	r5, r0, #0
   15ab0:	beq	15ac0 <tigetstr@plt+0x428c>
   15ab4:	ldrsb	r3, [r5]
   15ab8:	cmp	r3, #0
   15abc:	bne	15fd4 <tigetstr@plt+0x47a0>
   15ac0:	movw	r5, #27956	; 0x6d34
   15ac4:	movt	r5, #1
   15ac8:	mov	r3, r5
   15acc:	ldrb	r2, [r3]
   15ad0:	cmp	r2, #118	; 0x76
   15ad4:	bne	15ffc <tigetstr@plt+0x47c8>
   15ad8:	ldrb	r2, [r3, #1]
   15adc:	cmp	r2, #105	; 0x69
   15ae0:	beq	16010 <tigetstr@plt+0x47dc>
   15ae4:	str	fp, [sp]
   15ae8:	mov	r1, #1
   15aec:	mov	r2, #80	; 0x50
   15af0:	add	r0, sp, #20
   15af4:	movw	r3, #29480	; 0x7328
   15af8:	movt	r3, #1
   15afc:	bl	116e4 <__sprintf_chk@plt>
   15b00:	bl	135a4 <tigetstr@plt+0x1d70>
   15b04:	ldr	r2, [r4, #444]	; 0x1bc
   15b08:	ldr	ip, [r4, #428]	; 0x1ac
   15b0c:	add	r3, sp, #20
   15b10:	movw	r1, #29468	; 0x731c
   15b14:	mov	r0, #1
   15b18:	movt	r1, #1
   15b1c:	ldr	ip, [r2, ip, lsl #2]
   15b20:	mov	r2, r5
   15b24:	str	ip, [sp]
   15b28:	bl	11720 <__printf_chk@plt>
   15b2c:	ldr	fp, [r4, #428]	; 0x1ac
   15b30:	ldr	ip, [r4, #444]	; 0x1bc
   15b34:	mov	lr, #0
   15b38:	mov	r1, r5
   15b3c:	add	r3, sp, #20
   15b40:	mov	r2, r5
   15b44:	mov	r0, sl
   15b48:	ldr	ip, [ip, fp, lsl #2]
   15b4c:	stm	sp, {ip, lr}
   15b50:	bl	14c4c <tigetstr@plt+0x3418>
   15b54:	b	156a8 <tigetstr@plt+0x3e74>
   15b58:	mov	r0, #0
   15b5c:	bl	13808 <tigetstr@plt+0x1fd4>
   15b60:	ldr	r3, [r4, #576]	; 0x240
   15b64:	cmp	r3, #0
   15b68:	bne	160e8 <tigetstr@plt+0x48b4>
   15b6c:	mov	r2, #5
   15b70:	movw	r1, #28096	; 0x6dc0
   15b74:	mov	r0, #0
   15b78:	movt	r1, #1
   15b7c:	bl	1151c <dcgettext@plt>
   15b80:	ldr	r1, [r9]
   15b84:	bl	117f8 <fputs@plt>
   15b88:	movw	r0, #28228	; 0x6e44
   15b8c:	movt	r0, #1
   15b90:	bl	1163c <puts@plt>
   15b94:	mov	r2, #5
   15b98:	movw	r1, #28308	; 0x6e94
   15b9c:	mov	r0, #0
   15ba0:	movt	r1, #1
   15ba4:	bl	1151c <dcgettext@plt>
   15ba8:	ldr	r1, [r9]
   15bac:	bl	117f8 <fputs@plt>
   15bb0:	movw	r0, #28228	; 0x6e44
   15bb4:	movt	r0, #1
   15bb8:	bl	1163c <puts@plt>
   15bbc:	mov	r0, sl
   15bc0:	bl	13600 <tigetstr@plt+0x1dcc>
   15bc4:	b	156a8 <tigetstr@plt+0x3e74>
   15bc8:	bl	135a4 <tigetstr@plt+0x1d70>
   15bcc:	ldr	r2, [r4, #584]	; 0x248
   15bd0:	movw	r1, #28060	; 0x6d9c
   15bd4:	mov	r0, #1
   15bd8:	movt	r1, #1
   15bdc:	bl	11720 <__printf_chk@plt>
   15be0:	str	r0, [r4, #408]	; 0x198
   15be4:	ldr	r0, [r9]
   15be8:	bl	11498 <fflush@plt>
   15bec:	b	156a8 <tigetstr@plt+0x3e74>
   15bf0:	mov	r2, r5
   15bf4:	sxtb	r1, r1
   15bf8:	mov	r0, sl
   15bfc:	bl	15010 <tigetstr@plt+0x37dc>
   15c00:	subs	r5, r0, #0
   15c04:	blt	156a8 <tigetstr@plt+0x3e74>
   15c08:	movw	r9, #33200	; 0x81b0
   15c0c:	movw	r6, #33128	; 0x8168
   15c10:	movt	r9, #2
   15c14:	movt	r6, #2
   15c18:	ldr	r1, [r9]
   15c1c:	mov	r0, #13
   15c20:	bl	115ac <_IO_putc@plt>
   15c24:	ldr	r3, [r6, #4]
   15c28:	mov	r0, r5
   15c2c:	mov	r2, #0
   15c30:	str	r2, [r4]
   15c34:	add	r3, r3, #1
   15c38:	str	r3, [r6, #4]
   15c3c:	ldr	r2, [sp, #100]	; 0x64
   15c40:	ldr	r3, [r8]
   15c44:	cmp	r2, r3
   15c48:	bne	1617c <tigetstr@plt+0x4948>
   15c4c:	add	sp, sp, #108	; 0x6c
   15c50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c54:	ldr	r5, [r4, #628]	; 0x274
   15c58:	movw	fp, #33208	; 0x81b8
   15c5c:	movt	fp, #2
   15c60:	cmp	r5, #0
   15c64:	bne	15a08 <tigetstr@plt+0x41d4>
   15c68:	movw	r9, #33200	; 0x81b0
   15c6c:	movt	r9, #2
   15c70:	bl	135a4 <tigetstr@plt+0x1d70>
   15c74:	mov	r2, #5
   15c78:	mov	r0, r5
   15c7c:	movw	r1, #28044	; 0x6d8c
   15c80:	movt	r1, #1
   15c84:	movw	r6, #33128	; 0x8168
   15c88:	bl	1151c <dcgettext@plt>
   15c8c:	ldr	r1, [r9]
   15c90:	bl	117f8 <fputs@plt>
   15c94:	ldr	r3, [fp, #1756]	; 0x6dc
   15c98:	mov	r2, r5
   15c9c:	mov	r0, r7
   15ca0:	movt	r6, #2
   15ca4:	mov	r1, r3
   15ca8:	str	r3, [fp, #588]	; 0x24c
   15cac:	bl	117d4 <fseek@plt>
   15cb0:	ldr	r3, [fp, #1760]	; 0x6e0
   15cb4:	ldr	r5, [fp, #412]	; 0x19c
   15cb8:	str	r3, [fp, #584]	; 0x248
   15cbc:	b	15c18 <tigetstr@plt+0x43e4>
   15cc0:	mov	r0, sl
   15cc4:	bl	14e74 <tigetstr@plt+0x3640>
   15cc8:	b	156a8 <tigetstr@plt+0x3e74>
   15ccc:	cmp	r5, #0
   15cd0:	bne	15fc4 <tigetstr@plt+0x4790>
   15cd4:	movw	r9, #33200	; 0x81b0
   15cd8:	movw	r6, #33128	; 0x8168
   15cdc:	movt	r9, #2
   15ce0:	movt	r6, #2
   15ce4:	ldr	r5, [r4, #412]	; 0x19c
   15ce8:	b	15c18 <tigetstr@plt+0x43e4>
   15cec:	ldr	r5, [r4, #628]	; 0x274
   15cf0:	movw	fp, #33208	; 0x81b8
   15cf4:	movt	fp, #2
   15cf8:	cmp	r5, #0
   15cfc:	bne	15a08 <tigetstr@plt+0x41d4>
   15d00:	bl	13c08 <tigetstr@plt+0x23d4>
   15d04:	ldr	r3, [fp, #1772]	; 0x6ec
   15d08:	mov	r2, r5
   15d0c:	mov	r0, r7
   15d10:	movw	r9, #33200	; 0x81b0
   15d14:	movw	r6, #33128	; 0x8168
   15d18:	mov	r1, r3
   15d1c:	str	r3, [fp, #588]	; 0x24c
   15d20:	bl	117d4 <fseek@plt>
   15d24:	ldr	r3, [fp, #1776]	; 0x6f0
   15d28:	ldr	r5, [fp, #412]	; 0x19c
   15d2c:	movt	r9, #2
   15d30:	movt	r6, #2
   15d34:	str	r3, [fp, #584]	; 0x248
   15d38:	b	15c18 <tigetstr@plt+0x43e4>
   15d3c:	cmp	r5, #0
   15d40:	bne	15fcc <tigetstr@plt+0x4798>
   15d44:	movw	r9, #33200	; 0x81b0
   15d48:	movw	r6, #33128	; 0x8168
   15d4c:	movt	r9, #2
   15d50:	movt	r6, #2
   15d54:	mov	r5, #1
   15d58:	b	15c18 <tigetstr@plt+0x43e4>
   15d5c:	cmp	r5, #0
   15d60:	movw	r9, #33200	; 0x81b0
   15d64:	movt	r9, #2
   15d68:	mov	r0, #13
   15d6c:	moveq	r5, #1
   15d70:	cmp	r2, #102	; 0x66
   15d74:	ldr	r1, [r9]
   15d78:	ldreq	r3, [r4, #412]	; 0x19c
   15d7c:	muleq	r5, r3, r5
   15d80:	bl	115ac <_IO_putc@plt>
   15d84:	ldr	r3, [r4, #408]	; 0x198
   15d88:	cmp	r3, #0
   15d8c:	bne	160dc <tigetstr@plt+0x48a8>
   15d90:	mov	r0, #10
   15d94:	ldr	r1, [r9]
   15d98:	bl	115ac <_IO_putc@plt>
   15d9c:	ldr	r2, [r4, #440]	; 0x1b8
   15da0:	movw	r3, #33208	; 0x81b8
   15da4:	movt	r3, #2
   15da8:	cmp	r2, #0
   15dac:	bne	160ac <tigetstr@plt+0x4878>
   15db0:	cmp	r5, #1
   15db4:	beq	160bc <tigetstr@plt+0x4888>
   15db8:	mov	r2, #5
   15dbc:	movw	r1, #28020	; 0x6d74
   15dc0:	mov	r0, #0
   15dc4:	movt	r1, #1
   15dc8:	bl	1151c <dcgettext@plt>
   15dcc:	mov	r2, r5
   15dd0:	mov	r1, r0
   15dd4:	mov	r0, #1
   15dd8:	bl	11720 <__printf_chk@plt>
   15ddc:	ldr	r2, [r4, #440]	; 0x1b8
   15de0:	movw	r3, #33208	; 0x81b8
   15de4:	movt	r3, #2
   15de8:	cmp	r2, #0
   15dec:	bne	160a0 <tigetstr@plt+0x486c>
   15df0:	mov	r0, #10
   15df4:	ldr	r1, [r9]
   15df8:	bl	115ac <_IO_putc@plt>
   15dfc:	cmp	r5, #0
   15e00:	bgt	15e10 <tigetstr@plt+0x45dc>
   15e04:	b	15e48 <tigetstr@plt+0x4614>
   15e08:	cmn	r0, #1
   15e0c:	beq	15fac <tigetstr@plt+0x4778>
   15e10:	ldr	r3, [r4, #588]	; 0x24c
   15e14:	mov	r0, r7
   15e18:	movw	r6, #33208	; 0x81b8
   15e1c:	movt	r6, #2
   15e20:	add	r3, r3, #1
   15e24:	str	r3, [r4, #588]	; 0x24c
   15e28:	bl	11504 <_IO_getc@plt>
   15e2c:	cmp	r0, #10
   15e30:	bne	15e08 <tigetstr@plt+0x45d4>
   15e34:	ldr	r3, [r6, #584]	; 0x248
   15e38:	subs	r5, r5, #1
   15e3c:	add	r3, r3, #1
   15e40:	str	r3, [r6, #584]	; 0x248
   15e44:	bne	15e10 <tigetstr@plt+0x45dc>
   15e48:	movw	r6, #33128	; 0x8168
   15e4c:	ldr	r5, [r4, #412]	; 0x19c
   15e50:	movt	r6, #2
   15e54:	b	15c18 <tigetstr@plt+0x43e4>
   15e58:	cmp	r5, #0
   15e5c:	movw	r6, #33128	; 0x8168
   15e60:	movt	r6, #2
   15e64:	movw	r9, #33200	; 0x81b0
   15e68:	movt	r9, #2
   15e6c:	ldreq	r5, [r6, #12]
   15e70:	strne	r5, [r6, #12]
   15e74:	b	15c18 <tigetstr@plt+0x43e4>
   15e78:	ldr	r3, [r4, #628]	; 0x274
   15e7c:	cmp	r3, #0
   15e80:	bne	16160 <tigetstr@plt+0x492c>
   15e84:	movw	r9, #33200	; 0x81b0
   15e88:	movt	r9, #2
   15e8c:	cmp	r5, #0
   15e90:	mov	r0, #13
   15e94:	ldr	r1, [r9]
   15e98:	mvnne	sl, r5
   15e9c:	mvneq	sl, #1
   15ea0:	moveq	r5, #1
   15ea4:	bl	115ac <_IO_putc@plt>
   15ea8:	ldr	r3, [r4, #408]	; 0x198
   15eac:	cmp	r3, #0
   15eb0:	bne	16120 <tigetstr@plt+0x48ec>
   15eb4:	mov	r0, #10
   15eb8:	ldr	r1, [r9]
   15ebc:	bl	115ac <_IO_putc@plt>
   15ec0:	ldr	r2, [r4, #440]	; 0x1b8
   15ec4:	movw	r3, #33208	; 0x81b8
   15ec8:	movt	r3, #2
   15ecc:	cmp	r2, #0
   15ed0:	bne	160f0 <tigetstr@plt+0x48bc>
   15ed4:	cmp	r5, #1
   15ed8:	beq	16100 <tigetstr@plt+0x48cc>
   15edc:	mov	r2, #5
   15ee0:	movw	r1, #27960	; 0x6d38
   15ee4:	mov	r0, #0
   15ee8:	movt	r1, #1
   15eec:	bl	1151c <dcgettext@plt>
   15ef0:	mov	r2, r5
   15ef4:	mov	r1, r0
   15ef8:	mov	r0, #1
   15efc:	bl	11720 <__printf_chk@plt>
   15f00:	ldr	r2, [r4, #440]	; 0x1b8
   15f04:	movw	r3, #33208	; 0x81b8
   15f08:	movt	r3, #2
   15f0c:	cmp	r2, #0
   15f10:	bne	1612c <tigetstr@plt+0x48f8>
   15f14:	ldr	r1, [r9]
   15f18:	mov	r0, #10
   15f1c:	bl	115ac <_IO_putc@plt>
   15f20:	ldr	r3, [r4, #584]	; 0x248
   15f24:	ldr	r6, [r4, #412]	; 0x19c
   15f28:	mov	r5, #0
   15f2c:	ldr	r2, [r4, #576]	; 0x240
   15f30:	mov	r1, r5
   15f34:	mov	r0, r7
   15f38:	str	r5, [r4, #588]	; 0x24c
   15f3c:	mla	r6, r6, sl, r3
   15f40:	cmp	r2, #0
   15f44:	mov	r2, r5
   15f48:	subeq	r6, r6, #1
   15f4c:	bl	117d4 <fseek@plt>
   15f50:	bic	r0, r6, r6, asr #31
   15f54:	mov	r1, r7
   15f58:	str	r5, [r4, #584]	; 0x248
   15f5c:	bl	13c5c <tigetstr@plt+0x2428>
   15f60:	ldr	r2, [r4, #576]	; 0x240
   15f64:	movw	r3, #33208	; 0x81b8
   15f68:	movt	r3, #2
   15f6c:	movw	r6, #33128	; 0x8168
   15f70:	cmp	r2, r5
   15f74:	movt	r6, #2
   15f78:	ldr	r5, [r3, #412]	; 0x19c
   15f7c:	addeq	r5, r5, #1
   15f80:	b	15c18 <tigetstr@plt+0x43e4>
   15f84:	movw	r3, #33188	; 0x81a4
   15f88:	movt	r3, #2
   15f8c:	mov	r0, #13
   15f90:	ldr	r1, [r3]
   15f94:	bl	117a4 <fputc@plt>
   15f98:	ldr	r0, [r6, #640]	; 0x280
   15f9c:	mov	r1, r7
   15fa0:	mov	r2, r5
   15fa4:	bl	153a0 <tigetstr@plt+0x3b6c>
   15fa8:	b	15988 <tigetstr@plt+0x4154>
   15fac:	movw	r6, #33128	; 0x8168
   15fb0:	mov	r5, #0
   15fb4:	movt	r6, #2
   15fb8:	b	15c24 <tigetstr@plt+0x43f0>
   15fbc:	bl	13600 <tigetstr@plt+0x1dcc>
   15fc0:	b	15698 <tigetstr@plt+0x3e64>
   15fc4:	cmp	r2, #122	; 0x7a
   15fc8:	bne	15c08 <tigetstr@plt+0x43d4>
   15fcc:	str	r5, [r4, #412]	; 0x19c
   15fd0:	b	15c08 <tigetstr@plt+0x43d4>
   15fd4:	mov	r0, r5
   15fd8:	mov	r1, #47	; 0x2f
   15fdc:	bl	11780 <strrchr@plt>
   15fe0:	cmp	r0, #0
   15fe4:	moveq	r3, r5
   15fe8:	beq	15acc <tigetstr@plt+0x4298>
   15fec:	add	r3, r0, #1
   15ff0:	ldrb	r2, [r3]
   15ff4:	cmp	r2, #118	; 0x76
   15ff8:	beq	15ad8 <tigetstr@plt+0x42a4>
   15ffc:	cmp	r2, #101	; 0x65
   16000:	bne	15ae4 <tigetstr@plt+0x42b0>
   16004:	ldrb	r2, [r3, #1]
   16008:	cmp	r2, #120	; 0x78
   1600c:	bne	15ae4 <tigetstr@plt+0x42b0>
   16010:	ldrb	r3, [r3, #2]
   16014:	cmp	r3, #0
   16018:	bne	15ae4 <tigetstr@plt+0x42b0>
   1601c:	mov	r1, #1
   16020:	mov	r2, #80	; 0x50
   16024:	str	fp, [sp]
   16028:	add	r0, sp, #20
   1602c:	movw	r3, #29460	; 0x7314
   16030:	movt	r3, #1
   16034:	bl	116e4 <__sprintf_chk@plt>
   16038:	bl	135a4 <tigetstr@plt+0x1d70>
   1603c:	ldr	r2, [r4, #444]	; 0x1bc
   16040:	ldr	ip, [r4, #428]	; 0x1ac
   16044:	add	r3, sp, #20
   16048:	movw	r1, #29468	; 0x731c
   1604c:	mov	r0, #1
   16050:	movt	r1, #1
   16054:	ldr	ip, [r2, ip, lsl #2]
   16058:	mov	r2, r5
   1605c:	str	ip, [sp]
   16060:	bl	11720 <__printf_chk@plt>
   16064:	ldr	r0, [r4, #428]	; 0x1ac
   16068:	ldr	r3, [r4, #444]	; 0x1bc
   1606c:	mov	r2, #0
   16070:	add	r1, sp, #23
   16074:	strb	r2, [sp, #22]
   16078:	str	r1, [sp]
   1607c:	mov	r1, r5
   16080:	ldr	ip, [r3, r0, lsl #2]
   16084:	add	r3, sp, #20
   16088:	str	r2, [sp, #8]
   1608c:	mov	r0, sl
   16090:	mov	r2, r5
   16094:	str	ip, [sp, #4]
   16098:	bl	14c4c <tigetstr@plt+0x3418>
   1609c:	b	156a8 <tigetstr@plt+0x3e74>
   160a0:	ldr	r0, [r3, #424]	; 0x1a8
   160a4:	bl	122d0 <tigetstr@plt+0xa9c>
   160a8:	b	15df0 <tigetstr@plt+0x45bc>
   160ac:	ldr	r0, [r3, #424]	; 0x1a8
   160b0:	bl	122d0 <tigetstr@plt+0xa9c>
   160b4:	cmp	r5, #1
   160b8:	bne	15db8 <tigetstr@plt+0x4584>
   160bc:	mov	r2, #5
   160c0:	movw	r1, #27996	; 0x6d5c
   160c4:	mov	r0, #0
   160c8:	movt	r1, #1
   160cc:	bl	1151c <dcgettext@plt>
   160d0:	ldr	r1, [r9]
   160d4:	bl	117f8 <fputs@plt>
   160d8:	b	15ddc <tigetstr@plt+0x45a8>
   160dc:	mov	r0, #0
   160e0:	bl	124e8 <tigetstr@plt+0xcb4>
   160e4:	b	15d90 <tigetstr@plt+0x455c>
   160e8:	bl	13c08 <tigetstr@plt+0x23d4>
   160ec:	b	15b6c <tigetstr@plt+0x4338>
   160f0:	ldr	r0, [r3, #424]	; 0x1a8
   160f4:	bl	122d0 <tigetstr@plt+0xa9c>
   160f8:	cmp	r5, #1
   160fc:	bne	15edc <tigetstr@plt+0x46a8>
   16100:	mov	r2, #5
   16104:	movw	r1, #27980	; 0x6d4c
   16108:	mov	r0, #0
   1610c:	movt	r1, #1
   16110:	bl	1151c <dcgettext@plt>
   16114:	ldr	r1, [r9]
   16118:	bl	117f8 <fputs@plt>
   1611c:	b	15f00 <tigetstr@plt+0x46cc>
   16120:	mov	r0, #0
   16124:	bl	124e8 <tigetstr@plt+0xcb4>
   16128:	b	15eb4 <tigetstr@plt+0x4680>
   1612c:	ldr	r0, [r3, #424]	; 0x1a8
   16130:	bl	122d0 <tigetstr@plt+0xa9c>
   16134:	b	15f14 <tigetstr@plt+0x46e0>
   16138:	mov	r2, #5
   1613c:	movw	r1, #29484	; 0x732c
   16140:	mov	r0, #0
   16144:	movt	r1, #1
   16148:	bl	1151c <dcgettext@plt>
   1614c:	mov	r1, r0
   16150:	mov	r0, #1
   16154:	bl	11720 <__printf_chk@plt>
   16158:	str	r0, [r4, #408]	; 0x198
   1615c:	b	159fc <tigetstr@plt+0x41c8>
   16160:	movw	r3, #33188	; 0x81a4
   16164:	movt	r3, #2
   16168:	mov	r0, #7
   1616c:	ldr	r1, [r3]
   16170:	bl	117a4 <fputc@plt>
   16174:	mvn	r0, #0
   16178:	b	15c3c <tigetstr@plt+0x4408>
   1617c:	bl	11528 <__stack_chk_fail@plt>
   16180:	movw	r1, #27228	; 0x6a5c
   16184:	mov	r0, sl
   16188:	movt	r1, #1
   1618c:	bl	1157c <err@plt>
   16190:	movw	r1, #28064	; 0x6da0
   16194:	mov	r2, #5
   16198:	movt	r1, #1
   1619c:	bl	1151c <dcgettext@plt>
   161a0:	bl	1437c <tigetstr@plt+0x2b48>
   161a4:	movw	r3, #33184	; 0x81a0
   161a8:	movt	r3, #2
   161ac:	push	{r4, r5, lr}
   161b0:	sub	sp, sp, #36	; 0x24
   161b4:	ldr	r3, [r3]
   161b8:	movw	r2, #33208	; 0x81b8
   161bc:	mov	r5, r1
   161c0:	movt	r2, #2
   161c4:	movw	r1, #33128	; 0x8168
   161c8:	str	r2, [sp, #4]
   161cc:	str	r3, [sp, #28]
   161d0:	movw	r2, #28056	; 0x6d98
   161d4:	movt	r1, #2
   161d8:	movt	r2, #1
   161dc:	movw	r3, #33200	; 0x81b0
   161e0:	str	r0, [sp, #12]
   161e4:	movt	r3, #2
   161e8:	str	r1, [sp, #8]
   161ec:	str	r2, [sp, #16]
   161f0:	str	r3, [sp, #20]
   161f4:	cmp	r5, #0
   161f8:	ble	162e4 <tigetstr@plt+0x4ab0>
   161fc:	ldr	r1, [sp, #4]
   16200:	ldr	r3, [r1, #400]	; 0x190
   16204:	cmp	r3, #0
   16208:	bne	162e4 <tigetstr@plt+0x4ab0>
   1620c:	ldr	r0, [sp, #12]
   16210:	add	r1, sp, #24
   16214:	bl	12eb0 <tigetstr@plt+0x167c>
   16218:	cmn	r0, #1
   1621c:	mov	r4, r0
   16220:	beq	16468 <tigetstr@plt+0x4c34>
   16224:	ldr	r2, [sp, #4]
   16228:	ldr	r3, [r2, #580]	; 0x244
   1622c:	ldr	r2, [sp, #24]
   16230:	cmp	r3, #0
   16234:	beq	16250 <tigetstr@plt+0x4a1c>
   16238:	cmp	r2, #0
   1623c:	bne	16250 <tigetstr@plt+0x4a1c>
   16240:	ldr	r1, [sp, #8]
   16244:	ldr	r3, [r1, #36]	; 0x24
   16248:	cmp	r3, #0
   1624c:	beq	161f4 <tigetstr@plt+0x49c0>
   16250:	ldr	r1, [sp, #4]
   16254:	ldr	r3, [r1, #676]	; 0x2a4
   16258:	ldr	r1, [sp, #8]
   1625c:	cmp	r3, #0
   16260:	str	r2, [r1, #36]	; 0x24
   16264:	beq	16400 <tigetstr@plt+0x4bcc>
   16268:	ldr	r2, [sp, #4]
   1626c:	ldr	r3, [r2, #408]	; 0x198
   16270:	cmp	r3, #0
   16274:	bne	16428 <tigetstr@plt+0x4bf4>
   16278:	ldr	r2, [sp, #4]
   1627c:	ldr	r3, [r2, #440]	; 0x1b8
   16280:	cmp	r3, #0
   16284:	bne	16440 <tigetstr@plt+0x4c0c>
   16288:	ldr	r3, [sp, #4]
   1628c:	ldr	r1, [sp, #24]
   16290:	ldr	r0, [r3, #600]	; 0x258
   16294:	bl	138e0 <tigetstr@plt+0x20ac>
   16298:	ldr	r1, [sp, #4]
   1629c:	ldr	r3, [r1, #408]	; 0x198
   162a0:	cmp	r4, r3
   162a4:	bge	1644c <tigetstr@plt+0x4c18>
   162a8:	cmp	r3, #0
   162ac:	bne	1645c <tigetstr@plt+0x4c28>
   162b0:	ldr	r1, [sp, #8]
   162b4:	ldr	r3, [r1, #16]
   162b8:	cmp	r4, r3
   162bc:	blt	162cc <tigetstr@plt+0x4a98>
   162c0:	ldr	r3, [r1, #24]
   162c4:	cmp	r3, #0
   162c8:	bne	162d8 <tigetstr@plt+0x4aa4>
   162cc:	ldr	r0, [sp, #16]
   162d0:	mov	r1, #1
   162d4:	bl	138e0 <tigetstr@plt+0x20ac>
   162d8:	cmn	r4, #10
   162dc:	subne	r5, r5, #1
   162e0:	bne	161f4 <tigetstr@plt+0x49c0>
   162e4:	ldr	r2, [sp, #4]
   162e8:	ldr	r3, [r2, #448]	; 0x1c0
   162ec:	cmp	r3, #0
   162f0:	bne	164a0 <tigetstr@plt+0x4c6c>
   162f4:	ldr	r2, [sp, #20]
   162f8:	ldr	r0, [r2]
   162fc:	bl	11498 <fflush@plt>
   16300:	ldr	r1, [sp, #4]
   16304:	ldr	r0, [sp, #12]
   16308:	ldr	r3, [r1, #588]	; 0x24c
   1630c:	add	r3, r3, #1
   16310:	str	r3, [r1, #588]	; 0x24c
   16314:	bl	11504 <_IO_getc@plt>
   16318:	cmn	r0, #1
   1631c:	mov	r4, r0
   16320:	beq	164d0 <tigetstr@plt+0x4c9c>
   16324:	ldr	r1, [sp, #4]
   16328:	ldr	r3, [r1, #400]	; 0x190
   1632c:	cmp	r3, #0
   16330:	beq	16340 <tigetstr@plt+0x4b0c>
   16334:	ldr	r3, [r1, #440]	; 0x1b8
   16338:	cmp	r3, #0
   1633c:	bne	164c4 <tigetstr@plt+0x4c90>
   16340:	ldr	r2, [sp, #4]
   16344:	mov	r0, r4
   16348:	ldr	r1, [sp, #12]
   1634c:	ldr	r3, [r2, #588]	; 0x24c
   16350:	sub	r3, r3, #1
   16354:	str	r3, [r2, #588]	; 0x24c
   16358:	bl	116c0 <ungetc@plt>
   1635c:	ldr	r0, [pc, #396]	; 164f0 <tigetstr@plt+0x4cbc>
   16360:	mov	r1, #1
   16364:	bl	11798 <__sigsetjmp@plt>
   16368:	mov	r4, #0
   1636c:	mov	r0, r4
   16370:	ldr	r3, [sp, #4]
   16374:	ldr	r2, [sp, #8]
   16378:	ldr	r1, [sp, #12]
   1637c:	str	r4, [r3, #400]	; 0x190
   16380:	str	r4, [r2]
   16384:	bl	1565c <tigetstr@plt+0x3e28>
   16388:	subs	r5, r0, #0
   1638c:	beq	16480 <tigetstr@plt+0x4c4c>
   16390:	ldr	r1, [sp, #4]
   16394:	ldr	r3, [r1, #416]	; 0x1a0
   16398:	cmp	r3, r4
   1639c:	beq	163b4 <tigetstr@plt+0x4b80>
   163a0:	ldr	r3, [r1, #408]	; 0x198
   163a4:	cmp	r3, r4
   163a8:	ble	163b4 <tigetstr@plt+0x4b80>
   163ac:	mov	r0, r4
   163b0:	bl	124e8 <tigetstr@plt+0xcb4>
   163b4:	ldr	r2, [sp, #4]
   163b8:	ldr	r3, [r2, #576]	; 0x240
   163bc:	cmp	r3, #0
   163c0:	beq	163e4 <tigetstr@plt+0x4bb0>
   163c4:	ldr	r3, [r2, #412]	; 0x19c
   163c8:	cmp	r5, r3
   163cc:	blt	163e4 <tigetstr@plt+0x4bb0>
   163d0:	ldr	r3, [r2, #440]	; 0x1b8
   163d4:	cmp	r3, #0
   163d8:	beq	164bc <tigetstr@plt+0x4c88>
   163dc:	ldr	r0, [r2, #664]	; 0x298
   163e0:	bl	122d0 <tigetstr@plt+0xa9c>
   163e4:	ldr	r3, [sp, #4]
   163e8:	ldr	r1, [sp, #4]
   163ec:	ldr	r2, [r3, #584]	; 0x248
   163f0:	ldr	r3, [r3, #588]	; 0x24c
   163f4:	str	r2, [r1, #1776]	; 0x6f0
   163f8:	str	r3, [r1, #1772]	; 0x6ec
   163fc:	b	161f4 <tigetstr@plt+0x49c0>
   16400:	ldr	r1, [sp, #4]
   16404:	ldr	r3, [r1, #616]	; 0x268
   16408:	cmp	r3, #0
   1640c:	beq	16278 <tigetstr@plt+0x4a44>
   16410:	ldrsb	r3, [r3]
   16414:	cmp	r3, #32
   16418:	bne	16278 <tigetstr@plt+0x4a44>
   1641c:	ldr	r3, [r1, #408]	; 0x198
   16420:	cmp	r3, #0
   16424:	ble	16278 <tigetstr@plt+0x4a44>
   16428:	mov	r0, #0
   1642c:	bl	124e8 <tigetstr@plt+0xcb4>
   16430:	ldr	r2, [sp, #4]
   16434:	ldr	r3, [r2, #440]	; 0x1b8
   16438:	cmp	r3, #0
   1643c:	beq	16288 <tigetstr@plt+0x4a54>
   16440:	ldr	r0, [r2, #424]	; 0x1a8
   16444:	bl	122d0 <tigetstr@plt+0xa9c>
   16448:	b	16288 <tigetstr@plt+0x4a54>
   1644c:	ldr	r2, [sp, #4]
   16450:	mov	r3, #0
   16454:	str	r3, [r2, #408]	; 0x198
   16458:	b	162b0 <tigetstr@plt+0x4a7c>
   1645c:	mov	r0, r4
   16460:	bl	124e8 <tigetstr@plt+0xcb4>
   16464:	b	162b0 <tigetstr@plt+0x4a7c>
   16468:	ldr	r1, [sp, #4]
   1646c:	ldr	r3, [r1, #440]	; 0x1b8
   16470:	cmp	r3, #0
   16474:	beq	16480 <tigetstr@plt+0x4c4c>
   16478:	ldr	r0, [r1, #632]	; 0x278
   1647c:	bl	122d0 <tigetstr@plt+0xa9c>
   16480:	movw	r3, #33184	; 0x81a0
   16484:	movt	r3, #2
   16488:	ldr	r2, [sp, #28]
   1648c:	ldr	r3, [r3]
   16490:	cmp	r2, r3
   16494:	bne	164ec <tigetstr@plt+0x4cb8>
   16498:	add	sp, sp, #36	; 0x24
   1649c:	pop	{r4, r5, pc}
   164a0:	ldr	r2, [sp, #4]
   164a4:	ldr	r0, [r2, #452]	; 0x1c4
   164a8:	bl	122d0 <tigetstr@plt+0xa9c>
   164ac:	ldr	r1, [sp, #4]
   164b0:	mov	r3, #0
   164b4:	str	r3, [r1, #448]	; 0x1c0
   164b8:	b	162f4 <tigetstr@plt+0x4ac0>
   164bc:	bl	13c08 <tigetstr@plt+0x23d4>
   164c0:	b	163e4 <tigetstr@plt+0x4bb0>
   164c4:	ldr	r0, [r1, #632]	; 0x278
   164c8:	bl	122d0 <tigetstr@plt+0xa9c>
   164cc:	b	16340 <tigetstr@plt+0x4b0c>
   164d0:	ldr	r2, [sp, #4]
   164d4:	ldr	r3, [r2, #440]	; 0x1b8
   164d8:	cmp	r3, #0
   164dc:	beq	16480 <tigetstr@plt+0x4c4c>
   164e0:	ldr	r0, [r2, #632]	; 0x278
   164e4:	bl	122d0 <tigetstr@plt+0xa9c>
   164e8:	b	16480 <tigetstr@plt+0x4c4c>
   164ec:	bl	11528 <__stack_chk_fail@plt>
   164f0:	andeq	r8, r2, r0, asr #3
   164f4:	cmp	r1, #0
   164f8:	beq	16704 <tigetstr@plt+0x4ed0>
   164fc:	eor	ip, r0, r1
   16500:	rsbmi	r1, r1, #0
   16504:	subs	r2, r1, #1
   16508:	beq	166d0 <tigetstr@plt+0x4e9c>
   1650c:	movs	r3, r0
   16510:	rsbmi	r3, r0, #0
   16514:	cmp	r3, r1
   16518:	bls	166dc <tigetstr@plt+0x4ea8>
   1651c:	tst	r1, r2
   16520:	beq	166ec <tigetstr@plt+0x4eb8>
   16524:	clz	r2, r3
   16528:	clz	r0, r1
   1652c:	sub	r2, r0, r2
   16530:	rsbs	r2, r2, #31
   16534:	addne	r2, r2, r2, lsl #1
   16538:	mov	r0, #0
   1653c:	addne	pc, pc, r2, lsl #2
   16540:	nop	{0}
   16544:	cmp	r3, r1, lsl #31
   16548:	adc	r0, r0, r0
   1654c:	subcs	r3, r3, r1, lsl #31
   16550:	cmp	r3, r1, lsl #30
   16554:	adc	r0, r0, r0
   16558:	subcs	r3, r3, r1, lsl #30
   1655c:	cmp	r3, r1, lsl #29
   16560:	adc	r0, r0, r0
   16564:	subcs	r3, r3, r1, lsl #29
   16568:	cmp	r3, r1, lsl #28
   1656c:	adc	r0, r0, r0
   16570:	subcs	r3, r3, r1, lsl #28
   16574:	cmp	r3, r1, lsl #27
   16578:	adc	r0, r0, r0
   1657c:	subcs	r3, r3, r1, lsl #27
   16580:	cmp	r3, r1, lsl #26
   16584:	adc	r0, r0, r0
   16588:	subcs	r3, r3, r1, lsl #26
   1658c:	cmp	r3, r1, lsl #25
   16590:	adc	r0, r0, r0
   16594:	subcs	r3, r3, r1, lsl #25
   16598:	cmp	r3, r1, lsl #24
   1659c:	adc	r0, r0, r0
   165a0:	subcs	r3, r3, r1, lsl #24
   165a4:	cmp	r3, r1, lsl #23
   165a8:	adc	r0, r0, r0
   165ac:	subcs	r3, r3, r1, lsl #23
   165b0:	cmp	r3, r1, lsl #22
   165b4:	adc	r0, r0, r0
   165b8:	subcs	r3, r3, r1, lsl #22
   165bc:	cmp	r3, r1, lsl #21
   165c0:	adc	r0, r0, r0
   165c4:	subcs	r3, r3, r1, lsl #21
   165c8:	cmp	r3, r1, lsl #20
   165cc:	adc	r0, r0, r0
   165d0:	subcs	r3, r3, r1, lsl #20
   165d4:	cmp	r3, r1, lsl #19
   165d8:	adc	r0, r0, r0
   165dc:	subcs	r3, r3, r1, lsl #19
   165e0:	cmp	r3, r1, lsl #18
   165e4:	adc	r0, r0, r0
   165e8:	subcs	r3, r3, r1, lsl #18
   165ec:	cmp	r3, r1, lsl #17
   165f0:	adc	r0, r0, r0
   165f4:	subcs	r3, r3, r1, lsl #17
   165f8:	cmp	r3, r1, lsl #16
   165fc:	adc	r0, r0, r0
   16600:	subcs	r3, r3, r1, lsl #16
   16604:	cmp	r3, r1, lsl #15
   16608:	adc	r0, r0, r0
   1660c:	subcs	r3, r3, r1, lsl #15
   16610:	cmp	r3, r1, lsl #14
   16614:	adc	r0, r0, r0
   16618:	subcs	r3, r3, r1, lsl #14
   1661c:	cmp	r3, r1, lsl #13
   16620:	adc	r0, r0, r0
   16624:	subcs	r3, r3, r1, lsl #13
   16628:	cmp	r3, r1, lsl #12
   1662c:	adc	r0, r0, r0
   16630:	subcs	r3, r3, r1, lsl #12
   16634:	cmp	r3, r1, lsl #11
   16638:	adc	r0, r0, r0
   1663c:	subcs	r3, r3, r1, lsl #11
   16640:	cmp	r3, r1, lsl #10
   16644:	adc	r0, r0, r0
   16648:	subcs	r3, r3, r1, lsl #10
   1664c:	cmp	r3, r1, lsl #9
   16650:	adc	r0, r0, r0
   16654:	subcs	r3, r3, r1, lsl #9
   16658:	cmp	r3, r1, lsl #8
   1665c:	adc	r0, r0, r0
   16660:	subcs	r3, r3, r1, lsl #8
   16664:	cmp	r3, r1, lsl #7
   16668:	adc	r0, r0, r0
   1666c:	subcs	r3, r3, r1, lsl #7
   16670:	cmp	r3, r1, lsl #6
   16674:	adc	r0, r0, r0
   16678:	subcs	r3, r3, r1, lsl #6
   1667c:	cmp	r3, r1, lsl #5
   16680:	adc	r0, r0, r0
   16684:	subcs	r3, r3, r1, lsl #5
   16688:	cmp	r3, r1, lsl #4
   1668c:	adc	r0, r0, r0
   16690:	subcs	r3, r3, r1, lsl #4
   16694:	cmp	r3, r1, lsl #3
   16698:	adc	r0, r0, r0
   1669c:	subcs	r3, r3, r1, lsl #3
   166a0:	cmp	r3, r1, lsl #2
   166a4:	adc	r0, r0, r0
   166a8:	subcs	r3, r3, r1, lsl #2
   166ac:	cmp	r3, r1, lsl #1
   166b0:	adc	r0, r0, r0
   166b4:	subcs	r3, r3, r1, lsl #1
   166b8:	cmp	r3, r1
   166bc:	adc	r0, r0, r0
   166c0:	subcs	r3, r3, r1
   166c4:	cmp	ip, #0
   166c8:	rsbmi	r0, r0, #0
   166cc:	bx	lr
   166d0:	teq	ip, r0
   166d4:	rsbmi	r0, r0, #0
   166d8:	bx	lr
   166dc:	movcc	r0, #0
   166e0:	asreq	r0, ip, #31
   166e4:	orreq	r0, r0, #1
   166e8:	bx	lr
   166ec:	clz	r2, r1
   166f0:	rsb	r2, r2, #31
   166f4:	cmp	ip, #0
   166f8:	lsr	r0, r3, r2
   166fc:	rsbmi	r0, r0, #0
   16700:	bx	lr
   16704:	cmp	r0, #0
   16708:	mvngt	r0, #-2147483648	; 0x80000000
   1670c:	movlt	r0, #-2147483648	; 0x80000000
   16710:	b	16734 <tigetstr@plt+0x4f00>
   16714:	cmp	r1, #0
   16718:	beq	16704 <tigetstr@plt+0x4ed0>
   1671c:	push	{r0, r1, lr}
   16720:	bl	164fc <tigetstr@plt+0x4cc8>
   16724:	pop	{r1, r2, lr}
   16728:	mul	r3, r2, r0
   1672c:	sub	r1, r1, r3
   16730:	bx	lr
   16734:	push	{r1, lr}
   16738:	mov	r0, #8
   1673c:	bl	11450 <raise@plt>
   16740:	pop	{r1, pc}
   16744:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   16748:	mov	r7, r0
   1674c:	ldr	r6, [pc, #76]	; 167a0 <tigetstr@plt+0x4f6c>
   16750:	mov	r8, r1
   16754:	ldr	r5, [pc, #72]	; 167a4 <tigetstr@plt+0x4f70>
   16758:	mov	r9, r2
   1675c:	add	r6, pc, r6
   16760:	bl	11430 <_init@@Base>
   16764:	add	r5, pc, r5
   16768:	rsb	r6, r5, r6
   1676c:	asrs	r6, r6, #2
   16770:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   16774:	sub	r5, r5, #4
   16778:	mov	r4, #0
   1677c:	add	r4, r4, #1
   16780:	ldr	r3, [r5, #4]!
   16784:	mov	r0, r7
   16788:	mov	r1, r8
   1678c:	mov	r2, r9
   16790:	blx	r3
   16794:	cmp	r4, r6
   16798:	bne	1677c <tigetstr@plt+0x4f48>
   1679c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   167a0:	muleq	r1, r4, r7
   167a4:	andeq	r1, r1, r8, lsl #15
   167a8:	bx	lr
   167ac:	ldr	r3, [pc, #28]	; 167d0 <tigetstr@plt+0x4f9c>
   167b0:	mov	r1, #0
   167b4:	ldr	r2, [pc, #24]	; 167d4 <tigetstr@plt+0x4fa0>
   167b8:	add	r3, pc, r3
   167bc:	ldr	r3, [r3, r2]
   167c0:	cmp	r3, #0
   167c4:	ldrne	r2, [r3]
   167c8:	moveq	r2, r3
   167cc:	b	116f0 <__cxa_atexit@plt>
   167d0:	andeq	r1, r1, r0, asr #16
   167d4:	andeq	r0, r0, r0, ror #2

Disassembly of section .fini:

000167d8 <_fini@@Base>:
   167d8:	push	{r3, lr}
   167dc:	pop	{r3, pc}
