INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_Moodle/Model_Moodle.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_Moodle/Model_Moodle.srcs/sources_1/new/decodor_1hot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodor_1hot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_Moodle/Model_Moodle.srcs/sources_1/new/door_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module door_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_Moodle/Model_Moodle.srcs/sources_1/new/floor_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floor_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_Moodle/Model_Moodle.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_Moodle/Model_Moodle.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
