Drill report for /Users/mkafarowski/SynologyDrive/Projects/2018/Eyes Free Clock/PCBv2/EFCv2.kicad_pcb
Created on Wednesday, June 05, 2019 at 09:24:12 pm

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'EFCv2-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (15 holes)
    T2  0.50mm  0.020"  (2 holes)
    T3  0.55mm  0.022"  (2 holes)  (with 2 slots)
    T4  0.85mm  0.033"  (2 holes)  (with 2 slots)
    T5  0.90mm  0.035"  (4 holes)
    T6  1.00mm  0.039"  (14 holes)

    Total plated holes count 39


Drill file 'EFCv2-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  0.80mm  0.031"  (2 holes)
    T2  3.20mm  0.126"  (2 holes)

    Total unplated holes count 4
