{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659030932005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659030932006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 23:25:31 2022 " "Processing started: Thu Jul 28 23:25:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659030932006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030932006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JK_flipflop -c JK_flipflop " "Command: quartus_map --read_settings_files=on --write_settings_files=off JK_flipflop -c JK_flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030932006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659030932438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659030932438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/nand_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/nand_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_3-df " "Found design unit 1: nand_3-df" {  } { { "../D_LATCH/nand_3.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659030940374 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_3 " "Found entity 1: nand_3" {  } { { "../D_LATCH/nand_3.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659030940374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030940374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/nand_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/nand_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_2-df " "Found design unit 1: nand_2-df" {  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659030940375 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_2 " "Found entity 1: nand_2" {  } { { "../D_LATCH/nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659030940375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030940375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_latch/d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_latch/d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-struc " "Found design unit 1: D_latch-struc" {  } { { "../D_LATCH/D_latch.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659030940376 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "../D_LATCH/D_latch.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659030940376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030940376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/project_processor/d_flipflop/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/project_processor/d_flipflop/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flipflop-struc " "Found design unit 1: D_flipflop-struc" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659030940378 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "../D_flipflop/D_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_flipflop/D_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659030940378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030940378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_flipflop-struc " "Found design unit 1: JK_flipflop-struc" {  } { { "JK_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659030940378 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_flipflop " "Found entity 1: JK_flipflop" {  } { { "JK_flipflop.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/JK_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659030940378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030940378 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement Test_Bench.vhd(13) " "VHDL syntax error at Test_Bench.vhd(13) near text \";\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "Test_Bench.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/Test_Bench.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030940384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement Test_Bench.vhd(17) " "VHDL syntax error at Test_Bench.vhd(17) near text \";\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "Test_Bench.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/JK_flipflop/Test_Bench.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030940384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test_bench.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030940384 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659030940477 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 28 23:25:40 2022 " "Processing ended: Thu Jul 28 23:25:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659030940477 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659030940477 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659030940477 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030940477 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659030941095 ""}
