
STM32F429_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000270e4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004bef4  08027298  08027298  00037298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0807318c  0807318c  00099f50  2**0
                  CONTENTS
  4 .ARM          00000008  0807318c  0807318c  0008318c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08073194  08073194  00099f50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08073194  08073194  00083194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0807319c  0807319c  0008319c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00009f50  20000000  080731a0  00090000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00099f50  2**0
                  CONTENTS
 10 .bss          00018074  20009f50  20009f50  00099f50  2**2
                  ALLOC
 11 ._user_heap_stack 00002004  20021fc4  20021fc4  00099f50  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00099f50  2**0
                  CONTENTS, READONLY
 13 .debug_info   00048294  00000000  00000000  00099f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000b50e  00000000  00000000  000e2214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000036e8  00000000  00000000  000ed728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000033e8  00000000  00000000  000f0e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003eb1c  00000000  00000000  000f41f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0005da30  00000000  00000000  00132d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011f551  00000000  00000000  00190744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  002afc95  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000f600  00000000  00000000  002afce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20009f50 	.word	0x20009f50
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0802727c 	.word	0x0802727c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20009f54 	.word	0x20009f54
 80001ec:	0802727c 	.word	0x0802727c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b974 	b.w	8000f68 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468e      	mov	lr, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14d      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4694      	mov	ip, r2
 8000caa:	d969      	bls.n	8000d80 <__udivmoddi4+0xe8>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b152      	cbz	r2, 8000cc8 <__udivmoddi4+0x30>
 8000cb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb6:	f1c2 0120 	rsb	r1, r2, #32
 8000cba:	fa20 f101 	lsr.w	r1, r0, r1
 8000cbe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc6:	4094      	lsls	r4, r2
 8000cc8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ccc:	0c21      	lsrs	r1, r4, #16
 8000cce:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd2:	fa1f f78c 	uxth.w	r7, ip
 8000cd6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cda:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cde:	fb06 f107 	mul.w	r1, r6, r7
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cee:	f080 811f 	bcs.w	8000f30 <__udivmoddi4+0x298>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 811c 	bls.w	8000f30 <__udivmoddi4+0x298>
 8000cf8:	3e02      	subs	r6, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3310 	mls	r3, r8, r0, r3
 8000d08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d0c:	fb00 f707 	mul.w	r7, r0, r7
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x92>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	f080 810a 	bcs.w	8000f34 <__udivmoddi4+0x29c>
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	f240 8107 	bls.w	8000f34 <__udivmoddi4+0x29c>
 8000d26:	4464      	add	r4, ip
 8000d28:	3802      	subs	r0, #2
 8000d2a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2e:	1be4      	subs	r4, r4, r7
 8000d30:	2600      	movs	r6, #0
 8000d32:	b11d      	cbz	r5, 8000d3c <__udivmoddi4+0xa4>
 8000d34:	40d4      	lsrs	r4, r2
 8000d36:	2300      	movs	r3, #0
 8000d38:	e9c5 4300 	strd	r4, r3, [r5]
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0xc2>
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	f000 80ef 	beq.w	8000f2a <__udivmoddi4+0x292>
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d52:	4630      	mov	r0, r6
 8000d54:	4631      	mov	r1, r6
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f683 	clz	r6, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d14a      	bne.n	8000df8 <__udivmoddi4+0x160>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xd4>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80f9 	bhi.w	8000f5e <__udivmoddi4+0x2c6>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	469e      	mov	lr, r3
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d0e0      	beq.n	8000d3c <__udivmoddi4+0xa4>
 8000d7a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7e:	e7dd      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d80:	b902      	cbnz	r2, 8000d84 <__udivmoddi4+0xec>
 8000d82:	deff      	udf	#255	; 0xff
 8000d84:	fab2 f282 	clz	r2, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 8092 	bne.w	8000eb2 <__udivmoddi4+0x21a>
 8000d8e:	eba1 010c 	sub.w	r1, r1, ip
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f fe8c 	uxth.w	lr, ip
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	0c20      	lsrs	r0, r4, #16
 8000d9e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da2:	fb07 1113 	mls	r1, r7, r3, r1
 8000da6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000daa:	fb0e f003 	mul.w	r0, lr, r3
 8000dae:	4288      	cmp	r0, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x12c>
 8000db2:	eb1c 0101 	adds.w	r1, ip, r1
 8000db6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x12a>
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	f200 80cb 	bhi.w	8000f58 <__udivmoddi4+0x2c0>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dcc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x156>
 8000ddc:	eb1c 0404 	adds.w	r4, ip, r4
 8000de0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de4:	d202      	bcs.n	8000dec <__udivmoddi4+0x154>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f200 80bb 	bhi.w	8000f62 <__udivmoddi4+0x2ca>
 8000dec:	4608      	mov	r0, r1
 8000dee:	eba4 040e 	sub.w	r4, r4, lr
 8000df2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x9a>
 8000df8:	f1c6 0720 	rsb	r7, r6, #32
 8000dfc:	40b3      	lsls	r3, r6
 8000dfe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e02:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e06:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	40f9      	lsrs	r1, r7
 8000e12:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e16:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1e:	0c20      	lsrs	r0, r4, #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fb09 1118 	mls	r1, r9, r8, r1
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e30:	4288      	cmp	r0, r1
 8000e32:	fa02 f206 	lsl.w	r2, r2, r6
 8000e36:	d90b      	bls.n	8000e50 <__udivmoddi4+0x1b8>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e40:	f080 8088 	bcs.w	8000f54 <__udivmoddi4+0x2bc>
 8000e44:	4288      	cmp	r0, r1
 8000e46:	f240 8085 	bls.w	8000f54 <__udivmoddi4+0x2bc>
 8000e4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e58:	fb09 1110 	mls	r1, r9, r0, r1
 8000e5c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e60:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e64:	458e      	cmp	lr, r1
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x1e2>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e70:	d26c      	bcs.n	8000f4c <__udivmoddi4+0x2b4>
 8000e72:	458e      	cmp	lr, r1
 8000e74:	d96a      	bls.n	8000f4c <__udivmoddi4+0x2b4>
 8000e76:	3802      	subs	r0, #2
 8000e78:	4461      	add	r1, ip
 8000e7a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e82:	eba1 010e 	sub.w	r1, r1, lr
 8000e86:	42a1      	cmp	r1, r4
 8000e88:	46c8      	mov	r8, r9
 8000e8a:	46a6      	mov	lr, r4
 8000e8c:	d356      	bcc.n	8000f3c <__udivmoddi4+0x2a4>
 8000e8e:	d053      	beq.n	8000f38 <__udivmoddi4+0x2a0>
 8000e90:	b15d      	cbz	r5, 8000eaa <__udivmoddi4+0x212>
 8000e92:	ebb3 0208 	subs.w	r2, r3, r8
 8000e96:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9e:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea2:	40f1      	lsrs	r1, r6
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eaa:	2600      	movs	r6, #0
 8000eac:	4631      	mov	r1, r6
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	f1c2 0320 	rsb	r3, r2, #32
 8000eb6:	40d8      	lsrs	r0, r3
 8000eb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ebc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	4301      	orrs	r1, r0
 8000ec4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec8:	fa1f fe8c 	uxth.w	lr, ip
 8000ecc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed4:	0c0b      	lsrs	r3, r1, #16
 8000ed6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eda:	fb00 f60e 	mul.w	r6, r0, lr
 8000ede:	429e      	cmp	r6, r3
 8000ee0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x260>
 8000ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eea:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eee:	d22f      	bcs.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef0:	429e      	cmp	r6, r3
 8000ef2:	d92d      	bls.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4463      	add	r3, ip
 8000ef8:	1b9b      	subs	r3, r3, r6
 8000efa:	b289      	uxth	r1, r1
 8000efc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f00:	fb07 3316 	mls	r3, r7, r6, r3
 8000f04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f08:	fb06 f30e 	mul.w	r3, r6, lr
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x28a>
 8000f10:	eb1c 0101 	adds.w	r1, ip, r1
 8000f14:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f18:	d216      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d914      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1e:	3e02      	subs	r6, #2
 8000f20:	4461      	add	r1, ip
 8000f22:	1ac9      	subs	r1, r1, r3
 8000f24:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f28:	e738      	b.n	8000d9c <__udivmoddi4+0x104>
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e705      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e3      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6f8      	b.n	8000d2a <__udivmoddi4+0x92>
 8000f38:	454b      	cmp	r3, r9
 8000f3a:	d2a9      	bcs.n	8000e90 <__udivmoddi4+0x1f8>
 8000f3c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f40:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7a3      	b.n	8000e90 <__udivmoddi4+0x1f8>
 8000f48:	4646      	mov	r6, r8
 8000f4a:	e7ea      	b.n	8000f22 <__udivmoddi4+0x28a>
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	e794      	b.n	8000e7a <__udivmoddi4+0x1e2>
 8000f50:	4640      	mov	r0, r8
 8000f52:	e7d1      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f54:	46d0      	mov	r8, sl
 8000f56:	e77b      	b.n	8000e50 <__udivmoddi4+0x1b8>
 8000f58:	3b02      	subs	r3, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	e732      	b.n	8000dc4 <__udivmoddi4+0x12c>
 8000f5e:	4630      	mov	r0, r6
 8000f60:	e709      	b.n	8000d76 <__udivmoddi4+0xde>
 8000f62:	4464      	add	r4, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e742      	b.n	8000dee <__udivmoddi4+0x156>

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <GSL_INT_Callback>:
		printf("GSL_Receive is err: %d\r\n", err);
	}
	return val;
}

void GSL_INT_Callback(void){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
	osSemaphoreRelease(Touchsemaphore);
 8000f70:	4b03      	ldr	r3, [pc, #12]	; (8000f80 <GSL_INT_Callback+0x14>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f00f fd77 	bl	8010a68 <osSemaphoreRelease>
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20009f6c 	.word	0x20009f6c

08000f84 <fw2buf>:



static __inline__ void fw2buf(uint8_t *buf, const uint32_t *fw)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
	uint32_t *u32_buf = (int *)buf;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	60fb      	str	r3, [r7, #12]
	*u32_buf = *fw;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	601a      	str	r2, [r3, #0]
}
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
	...

08000fa8 <gsl_load_fw>:

static void gsl_load_fw(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b0aa      	sub	sp, #168	; 0xa8
 8000fac:	af04      	add	r7, sp, #16
	uint8_t buf[DMA_TRANS_LEN*4 + 1] = {0};
 8000fae:	2300      	movs	r3, #0
 8000fb0:	603b      	str	r3, [r7, #0]
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	227d      	movs	r2, #125	; 0x7d
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f020 f963 	bl	8021284 <memset>
	uint8_t send_flag = 1;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	uint8_t *cur = buf + 1;
 8000fc4:	463b      	mov	r3, r7
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	uint32_t source_line = 0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	uint32_t source_len;
	HAL_StatusTypeDef err;
	const struct fw_data *ptr_fw;

	printf("=============gsl_load_fw start==============\r\n");
 8000fd2:	4854      	ldr	r0, [pc, #336]	; (8001124 <gsl_load_fw+0x17c>)
 8000fd4:	f020 f9b6 	bl	8021344 <puts>

	ptr_fw = GSLX680_FW;
 8000fd8:	4b53      	ldr	r3, [pc, #332]	; (8001128 <gsl_load_fw+0x180>)
 8000fda:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	source_len = ARRAY_SIZE(GSLX680_FW);
 8000fde:	f241 23b1 	movw	r3, #4785	; 0x12b1
 8000fe2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

	for (source_line = 0; source_line < source_len; source_line++)
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000fec:	e08b      	b.n	8001106 <gsl_load_fw+0x15e>
	{
		/* init page trans, set the page val */
		if (GSL_PAGE_REG == ptr_fw[source_line].offset)
 8000fee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000ff2:	00db      	lsls	r3, r3, #3
 8000ff4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000ff8:	4413      	add	r3, r2
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2bf0      	cmp	r3, #240	; 0xf0
 8000ffe:	d12a      	bne.n	8001056 <gsl_load_fw+0xae>
		{
			fw2buf(cur, &ptr_fw[source_line].val);
 8001000:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001004:	00db      	lsls	r3, r3, #3
 8001006:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800100a:	4413      	add	r3, r2
 800100c:	3304      	adds	r3, #4
 800100e:	4619      	mov	r1, r3
 8001010:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001014:	f7ff ffb6 	bl	8000f84 <fw2buf>
			err = GSL_Transmit(GSL_PAGE_REG, buf + 1, 4, 0xFFFFFF);
 8001018:	463b      	mov	r3, r7
 800101a:	3301      	adds	r3, #1
 800101c:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8001020:	9202      	str	r2, [sp, #8]
 8001022:	2204      	movs	r2, #4
 8001024:	9201      	str	r2, [sp, #4]
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	2301      	movs	r3, #1
 800102a:	22f0      	movs	r2, #240	; 0xf0
 800102c:	2180      	movs	r1, #128	; 0x80
 800102e:	483f      	ldr	r0, [pc, #252]	; (800112c <gsl_load_fw+0x184>)
 8001030:	f005 fb2e 	bl	8006690 <HAL_I2C_Mem_Write>
 8001034:	4603      	mov	r3, r0
 8001036:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			if(err != HAL_OK){
 800103a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800103e:	2b00      	cmp	r3, #0
 8001040:	d005      	beq.n	800104e <gsl_load_fw+0xa6>
				printf("GSL_Transmit error, source_line: %d\r\n", source_line);
 8001042:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8001046:	483a      	ldr	r0, [pc, #232]	; (8001130 <gsl_load_fw+0x188>)
 8001048:	f020 f924 	bl	8021294 <printf>
				goto error;
 800104c:	e065      	b.n	800111a <gsl_load_fw+0x172>
			}
			send_flag = 1;
 800104e:	2301      	movs	r3, #1
 8001050:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001054:	e052      	b.n	80010fc <gsl_load_fw+0x154>
		}
		else
		{
			if (1 == send_flag % (DMA_TRANS_LEN < 0x20 ? DMA_TRANS_LEN : 0x20))
 8001056:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800105a:	f003 031f 	and.w	r3, r3, #31
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b01      	cmp	r3, #1
 8001062:	d107      	bne.n	8001074 <gsl_load_fw+0xcc>
	    			buf[0] = (uint8_t)ptr_fw[source_line].offset;
 8001064:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800106e:	4413      	add	r3, r2
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	703b      	strb	r3, [r7, #0]

			fw2buf(cur, &ptr_fw[source_line].val);
 8001074:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001078:	00db      	lsls	r3, r3, #3
 800107a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800107e:	4413      	add	r3, r2
 8001080:	3304      	adds	r3, #4
 8001082:	4619      	mov	r1, r3
 8001084:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001088:	f7ff ff7c 	bl	8000f84 <fw2buf>
			cur += 4;
 800108c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001090:	3304      	adds	r3, #4
 8001092:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

			if (0 == send_flag % (DMA_TRANS_LEN < 0x20 ? DMA_TRANS_LEN : 0x20))
 8001096:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800109a:	f003 031f 	and.w	r3, r3, #31
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d126      	bne.n	80010f2 <gsl_load_fw+0x14a>
			{
				err = GSL_Transmit(buf[0], buf + 1, cur - buf - 1, 0xFFFFFF);
 80010a4:	783b      	ldrb	r3, [r7, #0]
 80010a6:	b298      	uxth	r0, r3
 80010a8:	463b      	mov	r3, r7
 80010aa:	3301      	adds	r3, #1
 80010ac:	463a      	mov	r2, r7
 80010ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80010b2:	1a8a      	subs	r2, r1, r2
 80010b4:	b292      	uxth	r2, r2
 80010b6:	3a01      	subs	r2, #1
 80010b8:	b292      	uxth	r2, r2
 80010ba:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80010be:	9102      	str	r1, [sp, #8]
 80010c0:	9201      	str	r2, [sp, #4]
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2301      	movs	r3, #1
 80010c6:	4602      	mov	r2, r0
 80010c8:	2180      	movs	r1, #128	; 0x80
 80010ca:	4818      	ldr	r0, [pc, #96]	; (800112c <gsl_load_fw+0x184>)
 80010cc:	f005 fae0 	bl	8006690 <HAL_I2C_Mem_Write>
 80010d0:	4603      	mov	r3, r0
 80010d2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
				if(err != HAL_OK){
 80010d6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d005      	beq.n	80010ea <gsl_load_fw+0x142>
					printf("GSL_Transmit error, source_line: %d\r\n", source_line);
 80010de:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80010e2:	4813      	ldr	r0, [pc, #76]	; (8001130 <gsl_load_fw+0x188>)
 80010e4:	f020 f8d6 	bl	8021294 <printf>
					goto error;
 80010e8:	e017      	b.n	800111a <gsl_load_fw+0x172>
				}
	    	cur = buf + 1;
 80010ea:	463b      	mov	r3, r7
 80010ec:	3301      	adds	r3, #1
 80010ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			}
			send_flag++;
 80010f2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80010f6:	3301      	adds	r3, #1
 80010f8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	for (source_line = 0; source_line < source_len; source_line++)
 80010fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001100:	3301      	adds	r3, #1
 8001102:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001106:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800110a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800110e:	429a      	cmp	r2, r3
 8001110:	f4ff af6d 	bcc.w	8000fee <gsl_load_fw+0x46>
		}
	}

	printf("=============gsl_load_fw end==============\r\n");
 8001114:	4807      	ldr	r0, [pc, #28]	; (8001134 <gsl_load_fw+0x18c>)
 8001116:	f020 f915 	bl	8021344 <puts>
error:
	return;
 800111a:	bf00      	nop
}
 800111c:	3798      	adds	r7, #152	; 0x98
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	080272b4 	.word	0x080272b4
 8001128:	20000000 	.word	0x20000000
 800112c:	2000a050 	.word	0x2000a050
 8001130:	080272e4 	.word	0x080272e4
 8001134:	0802730c 	.word	0x0802730c

08001138 <test_i2c>:


static void test_i2c(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af04      	add	r7, sp, #16
	uint8_t read_buf = 0;
 800113e:	2300      	movs	r3, #0
 8001140:	70fb      	strb	r3, [r7, #3]
	uint8_t write_buf = 0x12;
 8001142:	2312      	movs	r3, #18
 8001144:	70bb      	strb	r3, [r7, #2]
	int ret;
	ret = GSL_Receive(0xf0, &read_buf, sizeof(read_buf), 0xFFFFFF);
 8001146:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800114a:	9302      	str	r3, [sp, #8]
 800114c:	2301      	movs	r3, #1
 800114e:	9301      	str	r3, [sp, #4]
 8001150:	1cfb      	adds	r3, r7, #3
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	2301      	movs	r3, #1
 8001156:	22f0      	movs	r2, #240	; 0xf0
 8001158:	2180      	movs	r1, #128	; 0x80
 800115a:	4829      	ldr	r0, [pc, #164]	; (8001200 <test_i2c+0xc8>)
 800115c:	f005 fb92 	bl	8006884 <HAL_I2C_Mem_Read>
 8001160:	4603      	mov	r3, r0
 8001162:	607b      	str	r3, [r7, #4]
	if  (ret != HAL_OK)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d003      	beq.n	8001172 <test_i2c+0x3a>
	{
		printf("I2C transfer error!\r\n");
 800116a:	4826      	ldr	r0, [pc, #152]	; (8001204 <test_i2c+0xcc>)
 800116c:	f020 f8ea 	bl	8021344 <puts>
 8001170:	e004      	b.n	800117c <test_i2c+0x44>
	}
	else
	{
		printf("I read reg 0xf0 is %x\r\n", read_buf);
 8001172:	78fb      	ldrb	r3, [r7, #3]
 8001174:	4619      	mov	r1, r3
 8001176:	4824      	ldr	r0, [pc, #144]	; (8001208 <test_i2c+0xd0>)
 8001178:	f020 f88c 	bl	8021294 <printf>
	}
	HAL_Delay(10);
 800117c:	200a      	movs	r0, #10
 800117e:	f002 fa61 	bl	8003644 <HAL_Delay>

	ret = GSL_Transmit(0xf0, &write_buf, sizeof(write_buf), 0xFFFFFF);
 8001182:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001186:	9302      	str	r3, [sp, #8]
 8001188:	2301      	movs	r3, #1
 800118a:	9301      	str	r3, [sp, #4]
 800118c:	1cbb      	adds	r3, r7, #2
 800118e:	9300      	str	r3, [sp, #0]
 8001190:	2301      	movs	r3, #1
 8001192:	22f0      	movs	r2, #240	; 0xf0
 8001194:	2180      	movs	r1, #128	; 0x80
 8001196:	481a      	ldr	r0, [pc, #104]	; (8001200 <test_i2c+0xc8>)
 8001198:	f005 fa7a 	bl	8006690 <HAL_I2C_Mem_Write>
 800119c:	4603      	mov	r3, r0
 800119e:	607b      	str	r3, [r7, #4]
	if  (ret != HAL_OK)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <test_i2c+0x76>
	{
		printf("I2C transfer error!\r\n");
 80011a6:	4817      	ldr	r0, [pc, #92]	; (8001204 <test_i2c+0xcc>)
 80011a8:	f020 f8cc 	bl	8021344 <puts>
 80011ac:	e002      	b.n	80011b4 <test_i2c+0x7c>
	}
	else
	{
		printf("I write reg 0xf0 0x12\r\n");
 80011ae:	4817      	ldr	r0, [pc, #92]	; (800120c <test_i2c+0xd4>)
 80011b0:	f020 f8c8 	bl	8021344 <puts>
	}
	HAL_Delay(10);
 80011b4:	200a      	movs	r0, #10
 80011b6:	f002 fa45 	bl	8003644 <HAL_Delay>

	ret = GSL_Receive(0xf0, &read_buf, sizeof(read_buf), 0xFFFFFF);
 80011ba:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80011be:	9302      	str	r3, [sp, #8]
 80011c0:	2301      	movs	r3, #1
 80011c2:	9301      	str	r3, [sp, #4]
 80011c4:	1cfb      	adds	r3, r7, #3
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	2301      	movs	r3, #1
 80011ca:	22f0      	movs	r2, #240	; 0xf0
 80011cc:	2180      	movs	r1, #128	; 0x80
 80011ce:	480c      	ldr	r0, [pc, #48]	; (8001200 <test_i2c+0xc8>)
 80011d0:	f005 fb58 	bl	8006884 <HAL_I2C_Mem_Read>
 80011d4:	4603      	mov	r3, r0
 80011d6:	607b      	str	r3, [r7, #4]
	if  (ret != HAL_OK)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d003      	beq.n	80011e6 <test_i2c+0xae>
	{
		printf("I2C transfer error!\r\n");
 80011de:	4809      	ldr	r0, [pc, #36]	; (8001204 <test_i2c+0xcc>)
 80011e0:	f020 f8b0 	bl	8021344 <puts>
 80011e4:	e004      	b.n	80011f0 <test_i2c+0xb8>
	}
	else
	{
		printf("I read reg 0xf0 is 0x%x\r\n", read_buf);
 80011e6:	78fb      	ldrb	r3, [r7, #3]
 80011e8:	4619      	mov	r1, r3
 80011ea:	4809      	ldr	r0, [pc, #36]	; (8001210 <test_i2c+0xd8>)
 80011ec:	f020 f852 	bl	8021294 <printf>
	}
	HAL_Delay(10);
 80011f0:	200a      	movs	r0, #10
 80011f2:	f002 fa27 	bl	8003644 <HAL_Delay>

}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	2000a050 	.word	0x2000a050
 8001204:	08027338 	.word	0x08027338
 8001208:	08027350 	.word	0x08027350
 800120c:	08027368 	.word	0x08027368
 8001210:	08027380 	.word	0x08027380

08001214 <startup_chip>:

static void startup_chip(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af04      	add	r7, sp, #16
	uint8_t tmp = 0x00;
 800121a:	2300      	movs	r3, #0
 800121c:	71fb      	strb	r3, [r7, #7]
//	buf[2] = 0x00;
//	buf[1] = 0x00;
//	buf[0] = 0x0f;
//	GSL_Transmit(0x04, buf, 4, 0xFFFFFF);
//	HAL_Delay(20);
	GSL_Transmit(0xe0, &tmp, 1, 0xFFFFFF);
 800121e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001222:	9302      	str	r3, [sp, #8]
 8001224:	2301      	movs	r3, #1
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	1dfb      	adds	r3, r7, #7
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2301      	movs	r3, #1
 800122e:	22e0      	movs	r2, #224	; 0xe0
 8001230:	2180      	movs	r1, #128	; 0x80
 8001232:	4805      	ldr	r0, [pc, #20]	; (8001248 <startup_chip+0x34>)
 8001234:	f005 fa2c 	bl	8006690 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8001238:	200a      	movs	r0, #10
 800123a:	f002 fa03 	bl	8003644 <HAL_Delay>
}
 800123e:	bf00      	nop
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	2000a050 	.word	0x2000a050

0800124c <reset_chip>:

static void reset_chip(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af04      	add	r7, sp, #16
	uint8_t tmp = 0x88;
 8001252:	2388      	movs	r3, #136	; 0x88
 8001254:	71fb      	strb	r3, [r7, #7]
	uint8_t buf[4] = {0x00};
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
	GSL_Transmit(0xe0, &tmp, sizeof(tmp), 0xFFFFFF);
 800125a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800125e:	9302      	str	r3, [sp, #8]
 8001260:	2301      	movs	r3, #1
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	1dfb      	adds	r3, r7, #7
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2301      	movs	r3, #1
 800126a:	22e0      	movs	r2, #224	; 0xe0
 800126c:	2180      	movs	r1, #128	; 0x80
 800126e:	4816      	ldr	r0, [pc, #88]	; (80012c8 <reset_chip+0x7c>)
 8001270:	f005 fa0e 	bl	8006690 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 8001274:	2014      	movs	r0, #20
 8001276:	f002 f9e5 	bl	8003644 <HAL_Delay>
	tmp = 0x04;
 800127a:	2304      	movs	r3, #4
 800127c:	71fb      	strb	r3, [r7, #7]
	GSL_Transmit(0xe4, &tmp, sizeof(tmp), 0xFFFFFF);
 800127e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001282:	9302      	str	r3, [sp, #8]
 8001284:	2301      	movs	r3, #1
 8001286:	9301      	str	r3, [sp, #4]
 8001288:	1dfb      	adds	r3, r7, #7
 800128a:	9300      	str	r3, [sp, #0]
 800128c:	2301      	movs	r3, #1
 800128e:	22e4      	movs	r2, #228	; 0xe4
 8001290:	2180      	movs	r1, #128	; 0x80
 8001292:	480d      	ldr	r0, [pc, #52]	; (80012c8 <reset_chip+0x7c>)
 8001294:	f005 f9fc 	bl	8006690 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8001298:	200a      	movs	r0, #10
 800129a:	f002 f9d3 	bl	8003644 <HAL_Delay>
	GSL_Transmit(0xbc, buf, 4, 0xFFFFFF);
 800129e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80012a2:	9302      	str	r3, [sp, #8]
 80012a4:	2304      	movs	r3, #4
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	463b      	mov	r3, r7
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	2301      	movs	r3, #1
 80012ae:	22bc      	movs	r2, #188	; 0xbc
 80012b0:	2180      	movs	r1, #128	; 0x80
 80012b2:	4805      	ldr	r0, [pc, #20]	; (80012c8 <reset_chip+0x7c>)
 80012b4:	f005 f9ec 	bl	8006690 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 80012b8:	200a      	movs	r0, #10
 80012ba:	f002 f9c3 	bl	8003644 <HAL_Delay>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	2000a050 	.word	0x2000a050

080012cc <clr_reg>:

static void clr_reg(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af04      	add	r7, sp, #16
	uint8_t write_buf[4]	= {0};
 80012d2:	2300      	movs	r3, #0
 80012d4:	607b      	str	r3, [r7, #4]

	write_buf[0] = 0x88;
 80012d6:	2388      	movs	r3, #136	; 0x88
 80012d8:	713b      	strb	r3, [r7, #4]
	GSL_Transmit(0xe0, &write_buf[0], 1, 0xFFFFFF);
 80012da:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80012de:	9302      	str	r3, [sp, #8]
 80012e0:	2301      	movs	r3, #1
 80012e2:	9301      	str	r3, [sp, #4]
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	9300      	str	r3, [sp, #0]
 80012e8:	2301      	movs	r3, #1
 80012ea:	22e0      	movs	r2, #224	; 0xe0
 80012ec:	2180      	movs	r1, #128	; 0x80
 80012ee:	4820      	ldr	r0, [pc, #128]	; (8001370 <clr_reg+0xa4>)
 80012f0:	f005 f9ce 	bl	8006690 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 80012f4:	2014      	movs	r0, #20
 80012f6:	f002 f9a5 	bl	8003644 <HAL_Delay>
	write_buf[0] = 0x03;
 80012fa:	2303      	movs	r3, #3
 80012fc:	713b      	strb	r3, [r7, #4]
	GSL_Transmit(0x80, &write_buf[0], 1, 0xFFFFFF);
 80012fe:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001302:	9302      	str	r3, [sp, #8]
 8001304:	2301      	movs	r3, #1
 8001306:	9301      	str	r3, [sp, #4]
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	2301      	movs	r3, #1
 800130e:	2280      	movs	r2, #128	; 0x80
 8001310:	2180      	movs	r1, #128	; 0x80
 8001312:	4817      	ldr	r0, [pc, #92]	; (8001370 <clr_reg+0xa4>)
 8001314:	f005 f9bc 	bl	8006690 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8001318:	2005      	movs	r0, #5
 800131a:	f002 f993 	bl	8003644 <HAL_Delay>
	write_buf[0] = 0x04;
 800131e:	2304      	movs	r3, #4
 8001320:	713b      	strb	r3, [r7, #4]
	GSL_Transmit(0xe4, &write_buf[0], 1, 0xFFFFFF);
 8001322:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001326:	9302      	str	r3, [sp, #8]
 8001328:	2301      	movs	r3, #1
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	2301      	movs	r3, #1
 8001332:	22e4      	movs	r2, #228	; 0xe4
 8001334:	2180      	movs	r1, #128	; 0x80
 8001336:	480e      	ldr	r0, [pc, #56]	; (8001370 <clr_reg+0xa4>)
 8001338:	f005 f9aa 	bl	8006690 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 800133c:	2005      	movs	r0, #5
 800133e:	f002 f981 	bl	8003644 <HAL_Delay>
	write_buf[0] = 0x00;
 8001342:	2300      	movs	r3, #0
 8001344:	713b      	strb	r3, [r7, #4]
	GSL_Transmit(0xe0, &write_buf[0], 1, 0xFFFFFF);
 8001346:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800134a:	9302      	str	r3, [sp, #8]
 800134c:	2301      	movs	r3, #1
 800134e:	9301      	str	r3, [sp, #4]
 8001350:	1d3b      	adds	r3, r7, #4
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	2301      	movs	r3, #1
 8001356:	22e0      	movs	r2, #224	; 0xe0
 8001358:	2180      	movs	r1, #128	; 0x80
 800135a:	4805      	ldr	r0, [pc, #20]	; (8001370 <clr_reg+0xa4>)
 800135c:	f005 f998 	bl	8006690 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 8001360:	2014      	movs	r0, #20
 8001362:	f002 f96f 	bl	8003644 <HAL_Delay>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	2000a050 	.word	0x2000a050

08001374 <init_chip>:

static void init_chip(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	GSL_RST(0);
 8001378:	2200      	movs	r2, #0
 800137a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800137e:	480f      	ldr	r0, [pc, #60]	; (80013bc <init_chip+0x48>)
 8001380:	f004 fff6 	bl	8006370 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001384:	2014      	movs	r0, #20
 8001386:	f002 f95d 	bl	8003644 <HAL_Delay>
	GSL_RST(1);
 800138a:	2201      	movs	r2, #1
 800138c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001390:	480a      	ldr	r0, [pc, #40]	; (80013bc <init_chip+0x48>)
 8001392:	f004 ffed 	bl	8006370 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001396:	2014      	movs	r0, #20
 8001398:	f002 f954 	bl	8003644 <HAL_Delay>
	test_i2c();
 800139c:	f7ff fecc 	bl	8001138 <test_i2c>
	clr_reg();
 80013a0:	f7ff ff94 	bl	80012cc <clr_reg>
	reset_chip();
 80013a4:	f7ff ff52 	bl	800124c <reset_chip>
	gsl_load_fw();
 80013a8:	f7ff fdfe 	bl	8000fa8 <gsl_load_fw>
	startup_chip();
 80013ac:	f7ff ff32 	bl	8001214 <startup_chip>
	reset_chip();
 80013b0:	f7ff ff4c 	bl	800124c <reset_chip>
	startup_chip();
 80013b4:	f7ff ff2e 	bl	8001214 <startup_chip>
}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	40020c00 	.word	0x40020c00

080013c0 <check_mem_data>:

static void check_mem_data(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af04      	add	r7, sp, #16
	uint8_t read_buf[4]  = {0};
 80013c6:	2300      	movs	r3, #0
 80013c8:	607b      	str	r3, [r7, #4]

	HAL_Delay(1000);
 80013ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013ce:	f002 f939 	bl	8003644 <HAL_Delay>
	GSL_Receive(0xb0, read_buf, 4, 0xFFFFFF);
 80013d2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80013d6:	9302      	str	r3, [sp, #8]
 80013d8:	2304      	movs	r3, #4
 80013da:	9301      	str	r3, [sp, #4]
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2301      	movs	r3, #1
 80013e2:	22b0      	movs	r2, #176	; 0xb0
 80013e4:	2180      	movs	r1, #128	; 0x80
 80013e6:	4810      	ldr	r0, [pc, #64]	; (8001428 <check_mem_data+0x68>)
 80013e8:	f005 fa4c 	bl	8006884 <HAL_I2C_Mem_Read>
	if (read_buf[3] != 0x5a || read_buf[2] != 0x5a || read_buf[1] != 0x5a || read_buf[0] != 0x5a)
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	2b5a      	cmp	r3, #90	; 0x5a
 80013f0:	d108      	bne.n	8001404 <check_mem_data+0x44>
 80013f2:	79bb      	ldrb	r3, [r7, #6]
 80013f4:	2b5a      	cmp	r3, #90	; 0x5a
 80013f6:	d105      	bne.n	8001404 <check_mem_data+0x44>
 80013f8:	797b      	ldrb	r3, [r7, #5]
 80013fa:	2b5a      	cmp	r3, #90	; 0x5a
 80013fc:	d102      	bne.n	8001404 <check_mem_data+0x44>
 80013fe:	793b      	ldrb	r3, [r7, #4]
 8001400:	2b5a      	cmp	r3, #90	; 0x5a
 8001402:	d00d      	beq.n	8001420 <check_mem_data+0x60>
	{
	 printf("#########check mem read 0xb0 = %x %x %x %x #########\r\n", read_buf[3], read_buf[2], read_buf[1], read_buf[0]);
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	4619      	mov	r1, r3
 8001408:	79bb      	ldrb	r3, [r7, #6]
 800140a:	461a      	mov	r2, r3
 800140c:	797b      	ldrb	r3, [r7, #5]
 800140e:	4618      	mov	r0, r3
 8001410:	793b      	ldrb	r3, [r7, #4]
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	4603      	mov	r3, r0
 8001416:	4805      	ldr	r0, [pc, #20]	; (800142c <check_mem_data+0x6c>)
 8001418:	f01f ff3c 	bl	8021294 <printf>
	 init_chip();
 800141c:	f7ff ffaa 	bl	8001374 <init_chip>
	}
}
 8001420:	bf00      	nop
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	2000a050 	.word	0x2000a050
 800142c:	0802739c 	.word	0x0802739c

08001430 <GSL_Init>:


uint8_t GSL_Init(void){
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af04      	add	r7, sp, #16
	int err = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	607b      	str	r3, [r7, #4]
	uint8_t id[4];
	/* reset */
	GSL_RST(0);
 800143a:	2200      	movs	r2, #0
 800143c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001440:	4822      	ldr	r0, [pc, #136]	; (80014cc <GSL_Init+0x9c>)
 8001442:	f004 ff95 	bl	8006370 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001446:	2014      	movs	r0, #20
 8001448:	f002 f8fc 	bl	8003644 <HAL_Delay>
	GSL_RST(1);
 800144c:	2201      	movs	r2, #1
 800144e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001452:	481e      	ldr	r0, [pc, #120]	; (80014cc <GSL_Init+0x9c>)
 8001454:	f004 ff8c 	bl	8006370 <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8001458:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800145c:	f002 f8f2 	bl	8003644 <HAL_Delay>
	/* resd GSL id */
	err = GSL_Receive(GSL_REG_ID, id, 4, 0xFFFF);
 8001460:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001464:	9302      	str	r3, [sp, #8]
 8001466:	2304      	movs	r3, #4
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	463b      	mov	r3, r7
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	2301      	movs	r3, #1
 8001470:	22fc      	movs	r2, #252	; 0xfc
 8001472:	2180      	movs	r1, #128	; 0x80
 8001474:	4816      	ldr	r0, [pc, #88]	; (80014d0 <GSL_Init+0xa0>)
 8001476:	f005 fa05 	bl	8006884 <HAL_I2C_Mem_Read>
 800147a:	4603      	mov	r3, r0
 800147c:	607b      	str	r3, [r7, #4]
	if(err != HAL_OK){
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d004      	beq.n	800148e <GSL_Init+0x5e>
		printf("GSL_Receive ID is err: %d\r\n", err);
 8001484:	6879      	ldr	r1, [r7, #4]
 8001486:	4813      	ldr	r0, [pc, #76]	; (80014d4 <GSL_Init+0xa4>)
 8001488:	f01f ff04 	bl	8021294 <printf>
 800148c:	e00b      	b.n	80014a6 <GSL_Init+0x76>
	}else{
		printf("GSL_Receive ID is : %2X%2X%2X%2X\r\n", id[3], id[2], id[1], id[0]);
 800148e:	78fb      	ldrb	r3, [r7, #3]
 8001490:	4619      	mov	r1, r3
 8001492:	78bb      	ldrb	r3, [r7, #2]
 8001494:	461a      	mov	r2, r3
 8001496:	787b      	ldrb	r3, [r7, #1]
 8001498:	4618      	mov	r0, r3
 800149a:	783b      	ldrb	r3, [r7, #0]
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	4603      	mov	r3, r0
 80014a0:	480d      	ldr	r0, [pc, #52]	; (80014d8 <GSL_Init+0xa8>)
 80014a2:	f01f fef7 	bl	8021294 <printf>
	}
	Touchsemaphore = osSemaphoreNew (0xFFFFFFFF, 0, NULL);
 80014a6:	2200      	movs	r2, #0
 80014a8:	2100      	movs	r1, #0
 80014aa:	f04f 30ff 	mov.w	r0, #4294967295
 80014ae:	f00f f9ff 	bl	80108b0 <osSemaphoreNew>
 80014b2:	4603      	mov	r3, r0
 80014b4:	4a09      	ldr	r2, [pc, #36]	; (80014dc <GSL_Init+0xac>)
 80014b6:	6013      	str	r3, [r2, #0]
	init_chip();
 80014b8:	f7ff ff5c 	bl	8001374 <init_chip>
	check_mem_data();
 80014bc:	f7ff ff80 	bl	80013c0 <check_mem_data>
	return err;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	b2db      	uxtb	r3, r3
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40020c00 	.word	0x40020c00
 80014d0:	2000a050 	.word	0x2000a050
 80014d4:	080273d4 	.word	0x080273d4
 80014d8:	080273f0 	.word	0x080273f0
 80014dc:	20009f6c 	.word	0x20009f6c

080014e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014e6:	463b      	mov	r3, r7
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014f2:	4b21      	ldr	r3, [pc, #132]	; (8001578 <MX_ADC1_Init+0x98>)
 80014f4:	4a21      	ldr	r2, [pc, #132]	; (800157c <MX_ADC1_Init+0x9c>)
 80014f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014f8:	4b1f      	ldr	r3, [pc, #124]	; (8001578 <MX_ADC1_Init+0x98>)
 80014fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014fe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001500:	4b1d      	ldr	r3, [pc, #116]	; (8001578 <MX_ADC1_Init+0x98>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001506:	4b1c      	ldr	r3, [pc, #112]	; (8001578 <MX_ADC1_Init+0x98>)
 8001508:	2200      	movs	r2, #0
 800150a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800150c:	4b1a      	ldr	r3, [pc, #104]	; (8001578 <MX_ADC1_Init+0x98>)
 800150e:	2200      	movs	r2, #0
 8001510:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001512:	4b19      	ldr	r3, [pc, #100]	; (8001578 <MX_ADC1_Init+0x98>)
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800151a:	4b17      	ldr	r3, [pc, #92]	; (8001578 <MX_ADC1_Init+0x98>)
 800151c:	2200      	movs	r2, #0
 800151e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001520:	4b15      	ldr	r3, [pc, #84]	; (8001578 <MX_ADC1_Init+0x98>)
 8001522:	4a17      	ldr	r2, [pc, #92]	; (8001580 <MX_ADC1_Init+0xa0>)
 8001524:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001526:	4b14      	ldr	r3, [pc, #80]	; (8001578 <MX_ADC1_Init+0x98>)
 8001528:	2200      	movs	r2, #0
 800152a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800152c:	4b12      	ldr	r3, [pc, #72]	; (8001578 <MX_ADC1_Init+0x98>)
 800152e:	2201      	movs	r2, #1
 8001530:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001532:	4b11      	ldr	r3, [pc, #68]	; (8001578 <MX_ADC1_Init+0x98>)
 8001534:	2200      	movs	r2, #0
 8001536:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800153a:	4b0f      	ldr	r3, [pc, #60]	; (8001578 <MX_ADC1_Init+0x98>)
 800153c:	2201      	movs	r2, #1
 800153e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001540:	480d      	ldr	r0, [pc, #52]	; (8001578 <MX_ADC1_Init+0x98>)
 8001542:	f002 f8a3 	bl	800368c <HAL_ADC_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800154c:	f001 fc0e 	bl	8002d6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <MX_ADC1_Init+0xa4>)
 8001552:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001554:	2301      	movs	r3, #1
 8001556:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001558:	2300      	movs	r3, #0
 800155a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800155c:	463b      	mov	r3, r7
 800155e:	4619      	mov	r1, r3
 8001560:	4805      	ldr	r0, [pc, #20]	; (8001578 <MX_ADC1_Init+0x98>)
 8001562:	f002 fa75 	bl	8003a50 <HAL_ADC_ConfigChannel>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800156c:	f001 fbfe 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	3710      	adds	r7, #16
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20009f70 	.word	0x20009f70
 800157c:	40012000 	.word	0x40012000
 8001580:	0f000001 	.word	0x0f000001
 8001584:	10000012 	.word	0x10000012

08001588 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001588:	b480      	push	{r7}
 800158a:	b085      	sub	sp, #20
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a0b      	ldr	r2, [pc, #44]	; (80015c4 <HAL_ADC_MspInit+0x3c>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d10d      	bne.n	80015b6 <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	4b0a      	ldr	r3, [pc, #40]	; (80015c8 <HAL_ADC_MspInit+0x40>)
 80015a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a2:	4a09      	ldr	r2, [pc, #36]	; (80015c8 <HAL_ADC_MspInit+0x40>)
 80015a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a8:	6453      	str	r3, [r2, #68]	; 0x44
 80015aa:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <HAL_ADC_MspInit+0x40>)
 80015ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80015b6:	bf00      	nop
 80015b8:	3714      	adds	r7, #20
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	40012000 	.word	0x40012000
 80015c8:	40023800 	.word	0x40023800

080015cc <get_cpu_temp>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
float get_cpu_temp(void){
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
	uint32_t val = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	607b      	str	r3, [r7, #4]
	HAL_ADC_Start(&hadc1);
 80015d6:	4820      	ldr	r0, [pc, #128]	; (8001658 <get_cpu_temp+0x8c>)
 80015d8:	f002 f89c 	bl	8003714 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 0xFFFF);
 80015dc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80015e0:	481d      	ldr	r0, [pc, #116]	; (8001658 <get_cpu_temp+0x8c>)
 80015e2:	f002 f99c 	bl	800391e <HAL_ADC_PollForConversion>
	val = HAL_ADC_GetValue(&hadc1);
 80015e6:	481c      	ldr	r0, [pc, #112]	; (8001658 <get_cpu_temp+0x8c>)
 80015e8:	f002 fa24 	bl	8003a34 <HAL_ADC_GetValue>
 80015ec:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop(&hadc1);
 80015ee:	481a      	ldr	r0, [pc, #104]	; (8001658 <get_cpu_temp+0x8c>)
 80015f0:	f002 f962 	bl	80038b8 <HAL_ADC_Stop>
	return (((float)val * 3300/4096 - 760) / 2.5 + 25);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	ee07 3a90 	vmov	s15, r3
 80015fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015fe:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800165c <get_cpu_temp+0x90>
 8001602:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001606:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001660 <get_cpu_temp+0x94>
 800160a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800160e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001664 <get_cpu_temp+0x98>
 8001612:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001616:	ee17 0a90 	vmov	r0, s15
 800161a:	f7fe ffa5 	bl	8000568 <__aeabi_f2d>
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	4b11      	ldr	r3, [pc, #68]	; (8001668 <get_cpu_temp+0x9c>)
 8001624:	f7ff f922 	bl	800086c <__aeabi_ddiv>
 8001628:	4602      	mov	r2, r0
 800162a:	460b      	mov	r3, r1
 800162c:	4610      	mov	r0, r2
 800162e:	4619      	mov	r1, r3
 8001630:	f04f 0200 	mov.w	r2, #0
 8001634:	4b0d      	ldr	r3, [pc, #52]	; (800166c <get_cpu_temp+0xa0>)
 8001636:	f7fe fe39 	bl	80002ac <__adddf3>
 800163a:	4602      	mov	r2, r0
 800163c:	460b      	mov	r3, r1
 800163e:	4610      	mov	r0, r2
 8001640:	4619      	mov	r1, r3
 8001642:	f7ff fac1 	bl	8000bc8 <__aeabi_d2f>
 8001646:	4603      	mov	r3, r0
 8001648:	ee07 3a90 	vmov	s15, r3
}
 800164c:	eeb0 0a67 	vmov.f32	s0, s15
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20009f70 	.word	0x20009f70
 800165c:	454e4000 	.word	0x454e4000
 8001660:	45800000 	.word	0x45800000
 8001664:	443e0000 	.word	0x443e0000
 8001668:	40040000 	.word	0x40040000
 800166c:	40390000 	.word	0x40390000

08001670 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001674:	4b06      	ldr	r3, [pc, #24]	; (8001690 <MX_CRC_Init+0x20>)
 8001676:	4a07      	ldr	r2, [pc, #28]	; (8001694 <MX_CRC_Init+0x24>)
 8001678:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800167a:	4805      	ldr	r0, [pc, #20]	; (8001690 <MX_CRC_Init+0x20>)
 800167c:	f002 fcf8 	bl	8004070 <HAL_CRC_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001686:	f001 fb71 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20009fb8 	.word	0x20009fb8
 8001694:	40023000 	.word	0x40023000

08001698 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a0b      	ldr	r2, [pc, #44]	; (80016d4 <HAL_CRC_MspInit+0x3c>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d10d      	bne.n	80016c6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	4b0a      	ldr	r3, [pc, #40]	; (80016d8 <HAL_CRC_MspInit+0x40>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a09      	ldr	r2, [pc, #36]	; (80016d8 <HAL_CRC_MspInit+0x40>)
 80016b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b07      	ldr	r3, [pc, #28]	; (80016d8 <HAL_CRC_MspInit+0x40>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80016c6:	bf00      	nop
 80016c8:	3714      	adds	r7, #20
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	40023000 	.word	0x40023000
 80016d8:	40023800 	.word	0x40023800

080016dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	4b10      	ldr	r3, [pc, #64]	; (8001728 <MX_DMA_Init+0x4c>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	4a0f      	ldr	r2, [pc, #60]	; (8001728 <MX_DMA_Init+0x4c>)
 80016ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016f0:	6313      	str	r3, [r2, #48]	; 0x30
 80016f2:	4b0d      	ldr	r3, [pc, #52]	; (8001728 <MX_DMA_Init+0x4c>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 7, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2107      	movs	r1, #7
 8001702:	203b      	movs	r0, #59	; 0x3b
 8001704:	f002 fc8a 	bl	800401c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001708:	203b      	movs	r0, #59	; 0x3b
 800170a:	f002 fca3 	bl	8004054 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 7, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2107      	movs	r1, #7
 8001712:	2045      	movs	r0, #69	; 0x45
 8001714:	f002 fc82 	bl	800401c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001718:	2045      	movs	r0, #69	; 0x45
 800171a:	f002 fc9b 	bl	8004054 <HAL_NVIC_EnableIRQ>

}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023800 	.word	0x40023800

0800172c <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001730:	4b15      	ldr	r3, [pc, #84]	; (8001788 <MX_DMA2D_Init+0x5c>)
 8001732:	4a16      	ldr	r2, [pc, #88]	; (800178c <MX_DMA2D_Init+0x60>)
 8001734:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001736:	4b14      	ldr	r3, [pc, #80]	; (8001788 <MX_DMA2D_Init+0x5c>)
 8001738:	2200      	movs	r2, #0
 800173a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB888;
 800173c:	4b12      	ldr	r3, [pc, #72]	; (8001788 <MX_DMA2D_Init+0x5c>)
 800173e:	2201      	movs	r2, #1
 8001740:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001742:	4b11      	ldr	r3, [pc, #68]	; (8001788 <MX_DMA2D_Init+0x5c>)
 8001744:	2200      	movs	r2, #0
 8001746:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001748:	4b0f      	ldr	r3, [pc, #60]	; (8001788 <MX_DMA2D_Init+0x5c>)
 800174a:	2200      	movs	r2, #0
 800174c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB888;
 800174e:	4b0e      	ldr	r3, [pc, #56]	; (8001788 <MX_DMA2D_Init+0x5c>)
 8001750:	2201      	movs	r2, #1
 8001752:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001754:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <MX_DMA2D_Init+0x5c>)
 8001756:	2200      	movs	r2, #0
 8001758:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800175a:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <MX_DMA2D_Init+0x5c>)
 800175c:	2200      	movs	r2, #0
 800175e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001760:	4809      	ldr	r0, [pc, #36]	; (8001788 <MX_DMA2D_Init+0x5c>)
 8001762:	f003 f83f 	bl	80047e4 <HAL_DMA2D_Init>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800176c:	f001 fafe 	bl	8002d6c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001770:	2101      	movs	r1, #1
 8001772:	4805      	ldr	r0, [pc, #20]	; (8001788 <MX_DMA2D_Init+0x5c>)
 8001774:	f003 f994 	bl	8004aa0 <HAL_DMA2D_ConfigLayer>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800177e:	f001 faf5 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20009fc0 	.word	0x20009fc0
 800178c:	4002b000 	.word	0x4002b000

08001790 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a0b      	ldr	r2, [pc, #44]	; (80017cc <HAL_DMA2D_MspInit+0x3c>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d10d      	bne.n	80017be <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <HAL_DMA2D_MspInit+0x40>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	4a09      	ldr	r2, [pc, #36]	; (80017d0 <HAL_DMA2D_MspInit+0x40>)
 80017ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80017b0:	6313      	str	r3, [r2, #48]	; 0x30
 80017b2:	4b07      	ldr	r3, [pc, #28]	; (80017d0 <HAL_DMA2D_MspInit+0x40>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80017be:	bf00      	nop
 80017c0:	3714      	adds	r7, #20
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	4002b000 	.word	0x4002b000
 80017d0:	40023800 	.word	0x40023800

080017d4 <dma2d_put_src_wh_c>:
  /* USER CODE END DMA2D_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void dma2d_put_src_wh_c(uint32_t p, uint32_t w, uint32_t h, uint32_t c){
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af02      	add	r7, sp, #8
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
 80017e0:	603b      	str	r3, [r7, #0]
  hdma2d.Init.Mode = DMA2D_R2M;
 80017e2:	4b1d      	ldr	r3, [pc, #116]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 80017e4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017e8:	605a      	str	r2, [r3, #4]
	hdma2d.Init.OutputOffset = 1024 - w;
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80017f0:	4a19      	ldr	r2, [pc, #100]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 80017f2:	60d3      	str	r3, [r2, #12]
  /* Change DMA2D peripheral state */
  hdma2d.State = HAL_DMA2D_STATE_BUSY;
 80017f4:	4b18      	ldr	r3, [pc, #96]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 80017f6:	2202      	movs	r2, #2
 80017f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  MODIFY_REG(hdma2d.Instance->CR, DMA2D_CR_MODE, hdma2d.Init.Mode);
 80017fc:	4b16      	ldr	r3, [pc, #88]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8001806:	4b14      	ldr	r3, [pc, #80]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	4b13      	ldr	r3, [pc, #76]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	430a      	orrs	r2, r1
 8001810:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hdma2d.Instance->OOR, DMA2D_OOR_LO, hdma2d.Init.OutputOffset);
 8001812:	4b11      	ldr	r3, [pc, #68]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001818:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800181c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001820:	4a0d      	ldr	r2, [pc, #52]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 8001822:	68d1      	ldr	r1, [r2, #12]
 8001824:	4a0c      	ldr	r2, [pc, #48]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 8001826:	6812      	ldr	r2, [r2, #0]
 8001828:	430b      	orrs	r3, r1
 800182a:	6413      	str	r3, [r2, #64]	; 0x40
  /* Initialize the DMA2D state*/
  hdma2d.State  = HAL_DMA2D_STATE_READY;
 800182c:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 800182e:	2201      	movs	r2, #1
 8001830:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	HAL_DMA2D_Start(&hdma2d, c, p, w, h);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	6839      	ldr	r1, [r7, #0]
 800183e:	4806      	ldr	r0, [pc, #24]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 8001840:	f003 f819 	bl	8004876 <HAL_DMA2D_Start>
	HAL_DMA2D_PollForTransfer(&hdma2d, 0xFFFF);
 8001844:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001848:	4803      	ldr	r0, [pc, #12]	; (8001858 <dma2d_put_src_wh_c+0x84>)
 800184a:	f003 f83f 	bl	80048cc <HAL_DMA2D_PollForTransfer>
}
 800184e:	bf00      	nop
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20009fc0 	.word	0x20009fc0

0800185c <SDRAM_InitSequence>:
#define OP_CODE				0x0000
#define WB						0x0200


static void SDRAM_InitSequence(SDRAM_HandleTypeDef *hsdram1)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b088      	sub	sp, #32
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  uint32_t tmpr = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	61fb      	str	r3, [r7, #28]
  FMC_SDRAM_CommandTypeDef Command;
/* Step 3 --------------------------------------------------------------------*/
  /* SDRAM */
  Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8001868:	2301      	movs	r3, #1
 800186a:	60fb      	str	r3, [r7, #12]
  Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK2;
 800186c:	2308      	movs	r3, #8
 800186e:	613b      	str	r3, [r7, #16]
  Command.AutoRefreshNumber = 1;
 8001870:	2301      	movs	r3, #1
 8001872:	617b      	str	r3, [r7, #20]
  Command.ModeRegisterDefinition = 0;
 8001874:	2300      	movs	r3, #0
 8001876:	61bb      	str	r3, [r7, #24]
/* Send the command */
  HAL_SDRAM_SendCommand(hsdram1, &Command, 0xFFFF);
 8001878:	f107 030c 	add.w	r3, r7, #12
 800187c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001880:	4619      	mov	r1, r3
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f008 fb21 	bl	8009eca <HAL_SDRAM_SendCommand>

/* Step 5 --------------------------------------------------------------------*/
  /* bank */
  Command.CommandMode = FMC_SDRAM_CMD_PALL;
 8001888:	2302      	movs	r3, #2
 800188a:	60fb      	str	r3, [r7, #12]
  Command.AutoRefreshNumber = 1;
 800188c:	2301      	movs	r3, #1
 800188e:	617b      	str	r3, [r7, #20]
  Command.ModeRegisterDefinition = 0;
 8001890:	2300      	movs	r3, #0
 8001892:	61bb      	str	r3, [r7, #24]
/* Send the command */
  HAL_SDRAM_SendCommand(hsdram1, &Command, 0xFFFF);
 8001894:	f107 030c 	add.w	r3, r7, #12
 8001898:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800189c:	4619      	mov	r1, r3
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f008 fb13 	bl	8009eca <HAL_SDRAM_SendCommand>

/* Step 6 --------------------------------------------------------------------*/
  /*  */
  Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80018a4:	2303      	movs	r3, #3
 80018a6:	60fb      	str	r3, [r7, #12]
  Command.AutoRefreshNumber = 4;
 80018a8:	2304      	movs	r3, #4
 80018aa:	617b      	str	r3, [r7, #20]
  Command.ModeRegisterDefinition = 0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	61bb      	str	r3, [r7, #24]
 /* Send the command */
  HAL_SDRAM_SendCommand(hsdram1, &Command, 0xFFFF);
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018b8:	4619      	mov	r1, r3
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f008 fb05 	bl	8009eca <HAL_SDRAM_SendCommand>

/* Step 7 --------------------------------------------------------------------*/
  /* sdram */
  tmpr = (uint32_t)BURST_LENGTH         |
 80018c0:	f240 2331 	movw	r3, #561	; 0x231
 80018c4:	61fb      	str	r3, [r7, #28]
									CAS_LATENCY           |
									OP_CODE 							|
									WB;

  /* SDRAM */
  Command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 80018c6:	2304      	movs	r3, #4
 80018c8:	60fb      	str	r3, [r7, #12]
  Command.AutoRefreshNumber = 1;
 80018ca:	2301      	movs	r3, #1
 80018cc:	617b      	str	r3, [r7, #20]
  Command.ModeRegisterDefinition = tmpr;
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	61bb      	str	r3, [r7, #24]
  /* Send the command */
  HAL_SDRAM_SendCommand(hsdram1, &Command, 0xFFFF);
 80018d2:	f107 030c 	add.w	r3, r7, #12
 80018d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018da:	4619      	mov	r1, r3
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f008 faf4 	bl	8009eca <HAL_SDRAM_SendCommand>

  /*  */
  /* (15.62 us x Freq) - 20 */
	  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(hsdram1, 1386);
 80018e2:	f240 516a 	movw	r1, #1386	; 0x56a
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f008 fb1a 	bl	8009f20 <HAL_SDRAM_ProgramRefreshRate>

}
 80018ec:	bf00      	nop
 80018ee:	3720      	adds	r7, #32
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b088      	sub	sp, #32
 80018f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80018fa:	1d3b      	adds	r3, r7, #4
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
 8001908:	615a      	str	r2, [r3, #20]
 800190a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800190c:	4b21      	ldr	r3, [pc, #132]	; (8001994 <MX_FMC_Init+0xa0>)
 800190e:	4a22      	ldr	r2, [pc, #136]	; (8001998 <MX_FMC_Init+0xa4>)
 8001910:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8001912:	4b20      	ldr	r3, [pc, #128]	; (8001994 <MX_FMC_Init+0xa0>)
 8001914:	2201      	movs	r2, #1
 8001916:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001918:	4b1e      	ldr	r3, [pc, #120]	; (8001994 <MX_FMC_Init+0xa0>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800191e:	4b1d      	ldr	r3, [pc, #116]	; (8001994 <MX_FMC_Init+0xa0>)
 8001920:	2204      	movs	r2, #4
 8001922:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001924:	4b1b      	ldr	r3, [pc, #108]	; (8001994 <MX_FMC_Init+0xa0>)
 8001926:	2210      	movs	r2, #16
 8001928:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800192a:	4b1a      	ldr	r3, [pc, #104]	; (8001994 <MX_FMC_Init+0xa0>)
 800192c:	2240      	movs	r2, #64	; 0x40
 800192e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001930:	4b18      	ldr	r3, [pc, #96]	; (8001994 <MX_FMC_Init+0xa0>)
 8001932:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001936:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001938:	4b16      	ldr	r3, [pc, #88]	; (8001994 <MX_FMC_Init+0xa0>)
 800193a:	2200      	movs	r2, #0
 800193c:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800193e:	4b15      	ldr	r3, [pc, #84]	; (8001994 <MX_FMC_Init+0xa0>)
 8001940:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001944:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001946:	4b13      	ldr	r3, [pc, #76]	; (8001994 <MX_FMC_Init+0xa0>)
 8001948:	2200      	movs	r2, #0
 800194a:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 800194c:	4b11      	ldr	r3, [pc, #68]	; (8001994 <MX_FMC_Init+0xa0>)
 800194e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001952:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001954:	2302      	movs	r3, #2
 8001956:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001958:	2307      	movs	r3, #7
 800195a:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 800195c:	2304      	movs	r3, #4
 800195e:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001960:	2307      	movs	r3, #7
 8001962:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001964:	2303      	movs	r3, #3
 8001966:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001968:	2302      	movs	r3, #2
 800196a:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 800196c:	2302      	movs	r3, #2
 800196e:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001970:	1d3b      	adds	r3, r7, #4
 8001972:	4619      	mov	r1, r3
 8001974:	4807      	ldr	r0, [pc, #28]	; (8001994 <MX_FMC_Init+0xa0>)
 8001976:	f008 fa74 	bl	8009e62 <HAL_SDRAM_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001980:	f001 f9f4 	bl	8002d6c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */
  SDRAM_InitSequence(&hsdram1);
 8001984:	4803      	ldr	r0, [pc, #12]	; (8001994 <MX_FMC_Init+0xa0>)
 8001986:	f7ff ff69 	bl	800185c <SDRAM_InitSequence>
  /* USER CODE END FMC_Init 2 */
}
 800198a:	bf00      	nop
 800198c:	3720      	adds	r7, #32
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	2000a000 	.word	0x2000a000
 8001998:	a0000140 	.word	0xa0000140

0800199c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a2:	1d3b      	adds	r3, r7, #4
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
 80019ae:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80019b0:	4b3b      	ldr	r3, [pc, #236]	; (8001aa0 <HAL_FMC_MspInit+0x104>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d16f      	bne.n	8001a98 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80019b8:	4b39      	ldr	r3, [pc, #228]	; (8001aa0 <HAL_FMC_MspInit+0x104>)
 80019ba:	2201      	movs	r2, #1
 80019bc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	603b      	str	r3, [r7, #0]
 80019c2:	4b38      	ldr	r3, [pc, #224]	; (8001aa4 <HAL_FMC_MspInit+0x108>)
 80019c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019c6:	4a37      	ldr	r2, [pc, #220]	; (8001aa4 <HAL_FMC_MspInit+0x108>)
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	6393      	str	r3, [r2, #56]	; 0x38
 80019ce:	4b35      	ldr	r3, [pc, #212]	; (8001aa4 <HAL_FMC_MspInit+0x108>)
 80019d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	603b      	str	r3, [r7, #0]
 80019d8:	683b      	ldr	r3, [r7, #0]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80019da:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80019de:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e0:	2302      	movs	r3, #2
 80019e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e8:	2303      	movs	r3, #3
 80019ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80019ec:	230c      	movs	r3, #12
 80019ee:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	4619      	mov	r1, r3
 80019f4:	482c      	ldr	r0, [pc, #176]	; (8001aa8 <HAL_FMC_MspInit+0x10c>)
 80019f6:	f004 fb0f 	bl	8006018 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019fa:	2301      	movs	r3, #1
 80019fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a06:	2303      	movs	r3, #3
 8001a08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a0a:	230c      	movs	r3, #12
 8001a0c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a0e:	1d3b      	adds	r3, r7, #4
 8001a10:	4619      	mov	r1, r3
 8001a12:	4826      	ldr	r0, [pc, #152]	; (8001aac <HAL_FMC_MspInit+0x110>)
 8001a14:	f004 fb00 	bl	8006018 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8001a18:	f248 1333 	movw	r3, #33075	; 0x8133
 8001a1c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a26:	2303      	movs	r3, #3
 8001a28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a2a:	230c      	movs	r3, #12
 8001a2c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a2e:	1d3b      	adds	r3, r7, #4
 8001a30:	4619      	mov	r1, r3
 8001a32:	481f      	ldr	r0, [pc, #124]	; (8001ab0 <HAL_FMC_MspInit+0x114>)
 8001a34:	f004 faf0 	bl	8006018 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001a38:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001a3c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a46:	2303      	movs	r3, #3
 8001a48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a4a:	230c      	movs	r3, #12
 8001a4c:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a4e:	1d3b      	adds	r3, r7, #4
 8001a50:	4619      	mov	r1, r3
 8001a52:	4818      	ldr	r0, [pc, #96]	; (8001ab4 <HAL_FMC_MspInit+0x118>)
 8001a54:	f004 fae0 	bl	8006018 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a58:	23c0      	movs	r3, #192	; 0xc0
 8001a5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a64:	2303      	movs	r3, #3
 8001a66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a68:	230c      	movs	r3, #12
 8001a6a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001a6c:	1d3b      	adds	r3, r7, #4
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4811      	ldr	r0, [pc, #68]	; (8001ab8 <HAL_FMC_MspInit+0x11c>)
 8001a72:	f004 fad1 	bl	8006018 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001a76:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001a7a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a84:	2303      	movs	r3, #3
 8001a86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a88:	230c      	movs	r3, #12
 8001a8a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	4619      	mov	r1, r3
 8001a90:	480a      	ldr	r0, [pc, #40]	; (8001abc <HAL_FMC_MspInit+0x120>)
 8001a92:	f004 fac1 	bl	8006018 <HAL_GPIO_Init>
 8001a96:	e000      	b.n	8001a9a <HAL_FMC_MspInit+0xfe>
    return;
 8001a98:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001a9a:	3718      	adds	r7, #24
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	2000a034 	.word	0x2000a034
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40021400 	.word	0x40021400
 8001aac:	40020800 	.word	0x40020800
 8001ab0:	40021800 	.word	0x40021800
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	40021c00 	.word	0x40021c00
 8001abc:	40020c00 	.word	0x40020c00

08001ac0 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001ac8:	f7ff ff68 	bl	800199c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001acc:	bf00      	nop
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0

}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	af00      	add	r7, sp, #0
	return get_time_val();
 8001ae6:	f001 fc49 	bl	800337c <get_time_val>
 8001aea:	4603      	mov	r3, r0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
	osSemaphoreId_t semaphore;
	semaphore = osSemaphoreNew (1, 0, NULL);
 8001af6:	2200      	movs	r2, #0
 8001af8:	2100      	movs	r1, #0
 8001afa:	2001      	movs	r0, #1
 8001afc:	f00e fed8 	bl	80108b0 <osSemaphoreNew>
 8001b00:	6078      	str	r0, [r7, #4]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, (void *)semaphore, &defaultTask_attributes);
 8001b02:	4a1a      	ldr	r2, [pc, #104]	; (8001b6c <MX_FREERTOS_Init+0x7c>)
 8001b04:	6879      	ldr	r1, [r7, #4]
 8001b06:	481a      	ldr	r0, [pc, #104]	; (8001b70 <MX_FREERTOS_Init+0x80>)
 8001b08:	f00e fd17 	bl	801053a <osThreadNew>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	4a19      	ldr	r2, [pc, #100]	; (8001b74 <MX_FREERTOS_Init+0x84>)
 8001b10:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  FatfsTaskHandle = osThreadNew(FatfsTask, NULL, &FatfsTask_attributes);
 8001b12:	4a19      	ldr	r2, [pc, #100]	; (8001b78 <MX_FREERTOS_Init+0x88>)
 8001b14:	2100      	movs	r1, #0
 8001b16:	4819      	ldr	r0, [pc, #100]	; (8001b7c <MX_FREERTOS_Init+0x8c>)
 8001b18:	f00e fd0f 	bl	801053a <osThreadNew>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	4a18      	ldr	r2, [pc, #96]	; (8001b80 <MX_FREERTOS_Init+0x90>)
 8001b20:	6013      	str	r3, [r2, #0]
	LcdTaskHandle = osThreadNew(LcdTask, NULL, &LcdTask_attributes);
 8001b22:	4a18      	ldr	r2, [pc, #96]	; (8001b84 <MX_FREERTOS_Init+0x94>)
 8001b24:	2100      	movs	r1, #0
 8001b26:	4818      	ldr	r0, [pc, #96]	; (8001b88 <MX_FREERTOS_Init+0x98>)
 8001b28:	f00e fd07 	bl	801053a <osThreadNew>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	4a17      	ldr	r2, [pc, #92]	; (8001b8c <MX_FREERTOS_Init+0x9c>)
 8001b30:	6013      	str	r3, [r2, #0]
	TouchTaskHandle = osThreadNew(TouchTask, NULL, &TouchTask_attributes);
 8001b32:	4a17      	ldr	r2, [pc, #92]	; (8001b90 <MX_FREERTOS_Init+0xa0>)
 8001b34:	2100      	movs	r1, #0
 8001b36:	4817      	ldr	r0, [pc, #92]	; (8001b94 <MX_FREERTOS_Init+0xa4>)
 8001b38:	f00e fcff 	bl	801053a <osThreadNew>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	4a16      	ldr	r2, [pc, #88]	; (8001b98 <MX_FREERTOS_Init+0xa8>)
 8001b40:	6013      	str	r3, [r2, #0]
	InfoTaskHandle = osThreadNew(InfoTask, NULL, &InfoTask_attributes);
 8001b42:	4a16      	ldr	r2, [pc, #88]	; (8001b9c <MX_FREERTOS_Init+0xac>)
 8001b44:	2100      	movs	r1, #0
 8001b46:	4816      	ldr	r0, [pc, #88]	; (8001ba0 <MX_FREERTOS_Init+0xb0>)
 8001b48:	f00e fcf7 	bl	801053a <osThreadNew>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	4a15      	ldr	r2, [pc, #84]	; (8001ba4 <MX_FREERTOS_Init+0xb4>)
 8001b50:	6013      	str	r3, [r2, #0]
	MQTT_TaskHandle = osThreadNew(MQTT_Task, (void *)semaphore, &MQTT_Task_attributes);
 8001b52:	4a15      	ldr	r2, [pc, #84]	; (8001ba8 <MX_FREERTOS_Init+0xb8>)
 8001b54:	6879      	ldr	r1, [r7, #4]
 8001b56:	4815      	ldr	r0, [pc, #84]	; (8001bac <MX_FREERTOS_Init+0xbc>)
 8001b58:	f00e fcef 	bl	801053a <osThreadNew>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	4a14      	ldr	r2, [pc, #80]	; (8001bb0 <MX_FREERTOS_Init+0xc0>)
 8001b60:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	08048074 	.word	0x08048074
 8001b70:	08001bb5 	.word	0x08001bb5
 8001b74:	2000a04c 	.word	0x2000a04c
 8001b78:	08047fc0 	.word	0x08047fc0
 8001b7c:	08001d01 	.word	0x08001d01
 8001b80:	2000a038 	.word	0x2000a038
 8001b84:	08047fe4 	.word	0x08047fe4
 8001b88:	08001fbd 	.word	0x08001fbd
 8001b8c:	2000a03c 	.word	0x2000a03c
 8001b90:	08048008 	.word	0x08048008
 8001b94:	08002351 	.word	0x08002351
 8001b98:	2000a040 	.word	0x2000a040
 8001b9c:	0804802c 	.word	0x0804802c
 8001ba0:	08002085 	.word	0x08002085
 8001ba4:	2000a044 	.word	0x2000a044
 8001ba8:	08048050 	.word	0x08048050
 8001bac:	080021b9 	.word	0x080021b9
 8001bb0:	2000a048 	.word	0x2000a048

08001bb4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001bbc:	f00a f9c6 	bl	800bf4c <MX_LWIP_Init>
  /* USER CODE BEGIN StartDefaultTask */
  osSemaphoreId_t semaphore = (osSemaphoreId_t)argument;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	60fb      	str	r3, [r7, #12]
  osSemaphoreRelease (semaphore);
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f00e ff4f 	bl	8010a68 <osSemaphoreRelease>

    for(;;)
    {
    	HAL_GPIO_TogglePin(GPIOH, GPIO_PIN_10);
 8001bca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bce:	4804      	ldr	r0, [pc, #16]	; (8001be0 <StartDefaultTask+0x2c>)
 8001bd0:	f004 fbe7 	bl	80063a2 <HAL_GPIO_TogglePin>
      osDelay(500);
 8001bd4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001bd8:	f00e fd41 	bl	801065e <osDelay>
    	HAL_GPIO_TogglePin(GPIOH, GPIO_PIN_10);
 8001bdc:	e7f5      	b.n	8001bca <StartDefaultTask+0x16>
 8001bde:	bf00      	nop
 8001be0:	40021c00 	.word	0x40021c00

08001be4 <draw_xy_wh_c>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

static void draw_xy_wh_c(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint32_t c){
 8001be4:	b590      	push	{r4, r7, lr}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4604      	mov	r4, r0
 8001bec:	4608      	mov	r0, r1
 8001bee:	4611      	mov	r1, r2
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	4623      	mov	r3, r4
 8001bf4:	80fb      	strh	r3, [r7, #6]
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	80bb      	strh	r3, [r7, #4]
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	807b      	strh	r3, [r7, #2]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	803b      	strh	r3, [r7, #0]
	dma2d_put_src_wh_c(IMGRAM_BASE_ADDR + y * 1024 * 3 + x * 3, w, h, c);
 8001c02:	88ba      	ldrh	r2, [r7, #4]
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	029b      	lsls	r3, r3, #10
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	88fa      	ldrh	r2, [r7, #6]
 8001c10:	4613      	mov	r3, r2
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	4413      	add	r3, r2
 8001c16:	440b      	add	r3, r1
 8001c18:	f103 4050 	add.w	r0, r3, #3489660928	; 0xd0000000
 8001c1c:	8879      	ldrh	r1, [r7, #2]
 8001c1e:	883a      	ldrh	r2, [r7, #0]
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	f7ff fdd7 	bl	80017d4 <dma2d_put_src_wh_c>
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd90      	pop	{r4, r7, pc}

08001c2e <draw_xy_wh_img>:



static void draw_xy_wh_img(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint8_t* src){
 8001c2e:	b490      	push	{r4, r7}
 8001c30:	b086      	sub	sp, #24
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	4604      	mov	r4, r0
 8001c36:	4608      	mov	r0, r1
 8001c38:	4611      	mov	r1, r2
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	4623      	mov	r3, r4
 8001c3e:	80fb      	strh	r3, [r7, #6]
 8001c40:	4603      	mov	r3, r0
 8001c42:	80bb      	strh	r3, [r7, #4]
 8001c44:	460b      	mov	r3, r1
 8001c46:	807b      	strh	r3, [r7, #2]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	803b      	strh	r3, [r7, #0]
//	dma2d_put_mem_mem(src, IMGRAM_BASE_ADDR + y * 1024 * 3 + x * 3, w, h);
	uint8_t *p = (uint8_t*)(IMGRAM_BASE_ADDR + y * 1024 * 3 + x * 3);
 8001c4c:	88ba      	ldrh	r2, [r7, #4]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	4413      	add	r3, r2
 8001c54:	029b      	lsls	r3, r3, #10
 8001c56:	4619      	mov	r1, r3
 8001c58:	88fa      	ldrh	r2, [r7, #6]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	440b      	add	r3, r1
 8001c62:	f103 4350 	add.w	r3, r3, #3489660928	; 0xd0000000
 8001c66:	617b      	str	r3, [r7, #20]
	uint32_t index = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	613b      	str	r3, [r7, #16]
	int i = 0, j = 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	2300      	movs	r3, #0
 8001c72:	60bb      	str	r3, [r7, #8]
	for(i = 0 ; i < h; i++){
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	e037      	b.n	8001cea <draw_xy_wh_img+0xbc>
		for(j = 0 ; j < w; j++){
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60bb      	str	r3, [r7, #8]
 8001c7e:	e023      	b.n	8001cc8 <draw_xy_wh_img+0x9a>
				*p = src[index++];
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1c5a      	adds	r2, r3, #1
 8001c84:	613a      	str	r2, [r7, #16]
 8001c86:	6a3a      	ldr	r2, [r7, #32]
 8001c88:	4413      	add	r3, r2
 8001c8a:	781a      	ldrb	r2, [r3, #0]
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	701a      	strb	r2, [r3, #0]
				p++;
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	3301      	adds	r3, #1
 8001c94:	617b      	str	r3, [r7, #20]
				*p = src[index++];
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1c5a      	adds	r2, r3, #1
 8001c9a:	613a      	str	r2, [r7, #16]
 8001c9c:	6a3a      	ldr	r2, [r7, #32]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	781a      	ldrb	r2, [r3, #0]
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	701a      	strb	r2, [r3, #0]
				p++;
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	617b      	str	r3, [r7, #20]
				*p = src[index++];
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	1c5a      	adds	r2, r3, #1
 8001cb0:	613a      	str	r2, [r7, #16]
 8001cb2:	6a3a      	ldr	r2, [r7, #32]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	781a      	ldrb	r2, [r3, #0]
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	701a      	strb	r2, [r3, #0]
				p++;
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	617b      	str	r3, [r7, #20]
		for(j = 0 ; j < w; j++){
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	60bb      	str	r3, [r7, #8]
 8001cc8:	887b      	ldrh	r3, [r7, #2]
 8001cca:	68ba      	ldr	r2, [r7, #8]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	dbd7      	blt.n	8001c80 <draw_xy_wh_img+0x52>
		}

		p=p+(1024-w)*3;
 8001cd0:	887b      	ldrh	r3, [r7, #2]
 8001cd2:	f5c3 6280 	rsb	r2, r3, #1024	; 0x400
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	4413      	add	r3, r2
 8001cdc:	461a      	mov	r2, r3
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	617b      	str	r3, [r7, #20]
	for(i = 0 ; i < h; i++){
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	60fb      	str	r3, [r7, #12]
 8001cea:	883b      	ldrh	r3, [r7, #0]
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	dbc3      	blt.n	8001c7a <draw_xy_wh_img+0x4c>
	}
}
 8001cf2:	bf00      	nop
 8001cf4:	bf00      	nop
 8001cf6:	3718      	adds	r7, #24
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc90      	pop	{r4, r7}
 8001cfc:	4770      	bx	lr
	...

08001d00 <FatfsTask>:

void FatfsTask(void *argument){
 8001d00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d04:	f5ad 6dea 	sub.w	sp, sp, #1872	; 0x750
 8001d08:	af02      	add	r7, sp, #8
 8001d0a:	f507 63e9 	add.w	r3, r7, #1864	; 0x748
 8001d0e:	f2a3 7344 	subw	r3, r3, #1860	; 0x744
 8001d12:	6018      	str	r0, [r3, #0]
	int ret = 0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
	char path[50];
	//const char *write_buff = "hello world! xsdhjkshfksehifuhseuhfuisdhfuise";
	char readbuff[100];
	HAL_SD_CardInfoTypeDef pCardInfo;
	FIL SDFile1, SDFile2;
	UINT bw = 0, br = 0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f8c7 3740 	str.w	r3, [r7, #1856]	; 0x740
 8001d20:	f507 63e9 	add.w	r3, r7, #1864	; 0x748
 8001d24:	f2a3 5324 	subw	r3, r3, #1316	; 0x524
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
	/*1*/
	BYTE work[_MAX_SS];
	ret = f_mount (&SDFatFS, (const TCHAR*)SDPath, 1);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	498c      	ldr	r1, [pc, #560]	; (8001f60 <FatfsTask+0x260>)
 8001d30:	488c      	ldr	r0, [pc, #560]	; (8001f64 <FatfsTask+0x264>)
 8001d32:	f00d f83b 	bl	800edac <f_mount>
 8001d36:	4603      	mov	r3, r0
 8001d38:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
	if(ret == FR_NO_FILESYSTEM){
 8001d3c:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 8001d40:	2b0d      	cmp	r3, #13
 8001d42:	d11c      	bne.n	8001d7e <FatfsTask+0x7e>
		ret = f_mkfs ((const TCHAR*)SDPath, FM_FAT32, 0, work, sizeof(work));
 8001d44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d4c:	9200      	str	r2, [sp, #0]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	2102      	movs	r1, #2
 8001d52:	4883      	ldr	r0, [pc, #524]	; (8001f60 <FatfsTask+0x260>)
 8001d54:	f00d fd74 	bl	800f840 <f_mkfs>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
		if(ret != FR_OK){
 8001d5e:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d005      	beq.n	8001d72 <FatfsTask+0x72>
				printf("f_mkfs is err:%d\r\n",ret);
 8001d66:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 8001d6a:	487f      	ldr	r0, [pc, #508]	; (8001f68 <FatfsTask+0x268>)
 8001d6c:	f01f fa92 	bl	8021294 <printf>
				goto loop;
 8001d70:	e0f1      	b.n	8001f56 <FatfsTask+0x256>
		}
		f_mount (&SDFatFS, SDPath, 1);
 8001d72:	2201      	movs	r2, #1
 8001d74:	497a      	ldr	r1, [pc, #488]	; (8001f60 <FatfsTask+0x260>)
 8001d76:	487b      	ldr	r0, [pc, #492]	; (8001f64 <FatfsTask+0x264>)
 8001d78:	f00d f818 	bl	800edac <f_mount>
 8001d7c:	e00c      	b.n	8001d98 <FatfsTask+0x98>
	}else if (ret != FR_OK){
 8001d7e:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d005      	beq.n	8001d92 <FatfsTask+0x92>
			printf("f_mount is err:%d\r\n",ret);
 8001d86:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 8001d8a:	4878      	ldr	r0, [pc, #480]	; (8001f6c <FatfsTask+0x26c>)
 8001d8c:	f01f fa82 	bl	8021294 <printf>
			goto loop;
 8001d90:	e0e1      	b.n	8001f56 <FatfsTask+0x256>
	}else{
		printf("f_mount is ok\r\n");
 8001d92:	4877      	ldr	r0, [pc, #476]	; (8001f70 <FatfsTask+0x270>)
 8001d94:	f01f fad6 	bl	8021344 <puts>
	}
	ret = HAL_SD_GetCardInfo(&hsd, &pCardInfo);
 8001d98:	f507 63d1 	add.w	r3, r7, #1672	; 0x688
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4875      	ldr	r0, [pc, #468]	; (8001f74 <FatfsTask+0x274>)
 8001da0:	f007 fad8 	bl	8009354 <HAL_SD_GetCardInfo>
 8001da4:	4603      	mov	r3, r0
 8001da6:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
	if(ret != HAL_OK){
 8001daa:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <FatfsTask+0xba>
		printf("HAL_SD_GetCardInfo is err\r\n");
 8001db2:	4871      	ldr	r0, [pc, #452]	; (8001f78 <FatfsTask+0x278>)
 8001db4:	f01f fac6 	bl	8021344 <puts>
 8001db8:	e062      	b.n	8001e80 <FatfsTask+0x180>
	}else{
		printf("Initialize SD card successfully!\r\n");
 8001dba:	4870      	ldr	r0, [pc, #448]	; (8001f7c <FatfsTask+0x27c>)
 8001dbc:	f01f fac2 	bl	8021344 <puts>
		 // SD
		 printf(" SD card information! \r\n");
 8001dc0:	486f      	ldr	r0, [pc, #444]	; (8001f80 <FatfsTask+0x280>)
 8001dc2:	f01f fabf 	bl	8021344 <puts>
		 printf(" CardBlockSize : %ld \r\n", pCardInfo.BlockSize);   // 
 8001dc6:	f8d7 369c 	ldr.w	r3, [r7, #1692]	; 0x69c
 8001dca:	4619      	mov	r1, r3
 8001dcc:	486d      	ldr	r0, [pc, #436]	; (8001f84 <FatfsTask+0x284>)
 8001dce:	f01f fa61 	bl	8021294 <printf>
		 printf(" CardBlockNbr : %ld \r\n", pCardInfo.BlockNbr);   // 
 8001dd2:	f8d7 3698 	ldr.w	r3, [r7, #1688]	; 0x698
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	486b      	ldr	r0, [pc, #428]	; (8001f88 <FatfsTask+0x288>)
 8001dda:	f01f fa5b 	bl	8021294 <printf>
		 printf(" CardCapacity  : %.2f MB \r\n",(double)((unsigned long long)pCardInfo.BlockSize * pCardInfo.BlockNbr/1024)/1024);//  // @suppress("Float formatting support")
 8001dde:	f8d7 369c 	ldr.w	r3, [r7, #1692]	; 0x69c
 8001de2:	2200      	movs	r2, #0
 8001de4:	469a      	mov	sl, r3
 8001de6:	4693      	mov	fp, r2
 8001de8:	f8d7 3698 	ldr.w	r3, [r7, #1688]	; 0x698
 8001dec:	2200      	movs	r2, #0
 8001dee:	4698      	mov	r8, r3
 8001df0:	4691      	mov	r9, r2
 8001df2:	fb08 f20b 	mul.w	r2, r8, fp
 8001df6:	fb0a f309 	mul.w	r3, sl, r9
 8001dfa:	4413      	add	r3, r2
 8001dfc:	fbaa 4508 	umull	r4, r5, sl, r8
 8001e00:	442b      	add	r3, r5
 8001e02:	461d      	mov	r5, r3
 8001e04:	f04f 0200 	mov.w	r2, #0
 8001e08:	f04f 0300 	mov.w	r3, #0
 8001e0c:	0aa2      	lsrs	r2, r4, #10
 8001e0e:	ea42 5285 	orr.w	r2, r2, r5, lsl #22
 8001e12:	0aab      	lsrs	r3, r5, #10
 8001e14:	4610      	mov	r0, r2
 8001e16:	4619      	mov	r1, r3
 8001e18:	f7fe fbc8 	bl	80005ac <__aeabi_ul2d>
 8001e1c:	f04f 0200 	mov.w	r2, #0
 8001e20:	4b5a      	ldr	r3, [pc, #360]	; (8001f8c <FatfsTask+0x28c>)
 8001e22:	f7fe fd23 	bl	800086c <__aeabi_ddiv>
 8001e26:	4602      	mov	r2, r0
 8001e28:	460b      	mov	r3, r1
 8001e2a:	4859      	ldr	r0, [pc, #356]	; (8001f90 <FatfsTask+0x290>)
 8001e2c:	f01f fa32 	bl	8021294 <printf>
		 printf(" LogBlockNbr   : %ld \r\n", pCardInfo.LogBlockNbr); // 
 8001e30:	f8d7 36a0 	ldr.w	r3, [r7, #1696]	; 0x6a0
 8001e34:	4619      	mov	r1, r3
 8001e36:	4857      	ldr	r0, [pc, #348]	; (8001f94 <FatfsTask+0x294>)
 8001e38:	f01f fa2c 	bl	8021294 <printf>
		 printf(" LogBlockSize  : %ld \r\n", pCardInfo.LogBlockSize);// 
 8001e3c:	f8d7 36a4 	ldr.w	r3, [r7, #1700]	; 0x6a4
 8001e40:	4619      	mov	r1, r3
 8001e42:	4855      	ldr	r0, [pc, #340]	; (8001f98 <FatfsTask+0x298>)
 8001e44:	f01f fa26 	bl	8021294 <printf>
		 printf(" RCA           : %ld \r\n", pCardInfo.RelCardAdd);  // 
 8001e48:	f8d7 3694 	ldr.w	r3, [r7, #1684]	; 0x694
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4853      	ldr	r0, [pc, #332]	; (8001f9c <FatfsTask+0x29c>)
 8001e50:	f01f fa20 	bl	8021294 <printf>
		 printf(" CardType      : %ld \r\n", pCardInfo.CardType);    // 
 8001e54:	f8d7 3688 	ldr.w	r3, [r7, #1672]	; 0x688
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4851      	ldr	r0, [pc, #324]	; (8001fa0 <FatfsTask+0x2a0>)
 8001e5c:	f01f fa1a 	bl	8021294 <printf>
		 // SDCID
		 HAL_SD_CardCIDTypeDef sdcard_cid;
		 HAL_SD_GetCardCID(&hsd,&sdcard_cid);
 8001e60:	f107 030c 	add.w	r3, r7, #12
 8001e64:	4619      	mov	r1, r3
 8001e66:	4843      	ldr	r0, [pc, #268]	; (8001f74 <FatfsTask+0x274>)
 8001e68:	f007 f878 	bl	8008f5c <HAL_SD_GetCardCID>
		 printf(" ManufacturerID: %d \r\n",sdcard_cid.ManufacturerID);
 8001e6c:	f507 63e9 	add.w	r3, r7, #1864	; 0x748
 8001e70:	f2a3 733c 	subw	r3, r3, #1852	; 0x73c
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	4619      	mov	r1, r3
 8001e7a:	484a      	ldr	r0, [pc, #296]	; (8001fa4 <FatfsTask+0x2a4>)
 8001e7c:	f01f fa0a 	bl	8021294 <printf>
	}
		/*2test.txt*/
		sprintf(path, "%stest.txt",SDPath);
 8001e80:	f207 730c 	addw	r3, r7, #1804	; 0x70c
 8001e84:	4a36      	ldr	r2, [pc, #216]	; (8001f60 <FatfsTask+0x260>)
 8001e86:	4948      	ldr	r1, [pc, #288]	; (8001fa8 <FatfsTask+0x2a8>)
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f01f fa7f 	bl	802138c <sprintf>
		ret = f_open (&SDFile1, path, FA_READ | FA_WRITE);
 8001e8e:	f207 710c 	addw	r1, r7, #1804	; 0x70c
 8001e92:	f507 638b 	add.w	r3, r7, #1112	; 0x458
 8001e96:	2203      	movs	r2, #3
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f00c ffeb 	bl	800ee74 <f_open>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
		if(ret != FR_OK){
 8001ea4:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d00b      	beq.n	8001ec4 <FatfsTask+0x1c4>
			printf("f_open is err:%d\r\n",ret);
 8001eac:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 8001eb0:	483e      	ldr	r0, [pc, #248]	; (8001fac <FatfsTask+0x2ac>)
 8001eb2:	f01f f9ef 	bl	8021294 <printf>
			goto f_open_err;
 8001eb6:	bf00      	nop
		goto loop;
		/* Infinite loop */
//	f_write_err:
//		f_close (&SDFile1);
	f_open_err:
		f_mount(NULL, SDPath, 1);
 8001eb8:	2201      	movs	r2, #1
 8001eba:	4929      	ldr	r1, [pc, #164]	; (8001f60 <FatfsTask+0x260>)
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	f00c ff75 	bl	800edac <f_mount>
 8001ec2:	e048      	b.n	8001f56 <FatfsTask+0x256>
		sprintf(path, "%sxixi.txt",SDPath);
 8001ec4:	f207 730c 	addw	r3, r7, #1804	; 0x70c
 8001ec8:	4a25      	ldr	r2, [pc, #148]	; (8001f60 <FatfsTask+0x260>)
 8001eca:	4939      	ldr	r1, [pc, #228]	; (8001fb0 <FatfsTask+0x2b0>)
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f01f fa5d 	bl	802138c <sprintf>
		ret = f_open (&SDFile2, path, FA_READ);
 8001ed2:	f207 710c 	addw	r1, r7, #1804	; 0x70c
 8001ed6:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001eda:	2201      	movs	r2, #1
 8001edc:	4618      	mov	r0, r3
 8001ede:	f00c ffc9 	bl	800ee74 <f_open>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
		if(ret != FR_OK){
 8001ee8:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d004      	beq.n	8001efa <FatfsTask+0x1fa>
			printf("f_open is err:%d\r\n",ret);
 8001ef0:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 8001ef4:	482d      	ldr	r0, [pc, #180]	; (8001fac <FatfsTask+0x2ac>)
 8001ef6:	f01f f9cd 	bl	8021294 <printf>
		ret = f_read (&SDFile2, readbuff, 16, &br);
 8001efa:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8001efe:	f507 61d5 	add.w	r1, r7, #1704	; 0x6a8
 8001f02:	f507 700a 	add.w	r0, r7, #552	; 0x228
 8001f06:	2210      	movs	r2, #16
 8001f08:	f00d fa73 	bl	800f3f2 <f_read>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	f8c7 3744 	str.w	r3, [r7, #1860]	; 0x744
		if(ret != FR_OK){
 8001f12:	f8d7 3744 	ldr.w	r3, [r7, #1860]	; 0x744
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d004      	beq.n	8001f24 <FatfsTask+0x224>
				printf("f_read is err:%d\r\n",ret);
 8001f1a:	f8d7 1744 	ldr.w	r1, [r7, #1860]	; 0x744
 8001f1e:	4825      	ldr	r0, [pc, #148]	; (8001fb4 <FatfsTask+0x2b4>)
 8001f20:	f01f f9b8 	bl	8021294 <printf>
		readbuff[16] = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	f887 36b8 	strb.w	r3, [r7, #1720]	; 0x6b8
		printf("%s\r\n",readbuff);
 8001f2a:	f507 63d5 	add.w	r3, r7, #1704	; 0x6a8
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4821      	ldr	r0, [pc, #132]	; (8001fb8 <FatfsTask+0x2b8>)
 8001f32:	f01f f9af 	bl	8021294 <printf>
		f_close (&SDFile1);
 8001f36:	f507 638b 	add.w	r3, r7, #1112	; 0x458
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f00d fc50 	bl	800f7e0 <f_close>
		f_close (&SDFile2);
 8001f40:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001f44:	4618      	mov	r0, r3
 8001f46:	f00d fc4b 	bl	800f7e0 <f_close>
		f_mount(NULL, SDPath, 1);
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	4904      	ldr	r1, [pc, #16]	; (8001f60 <FatfsTask+0x260>)
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f00c ff2c 	bl	800edac <f_mount>
		goto loop;
 8001f54:	bf00      	nop
		loop:
	while(1){
		osDelay(1000);
 8001f56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f5a:	f00e fb80 	bl	801065e <osDelay>
 8001f5e:	e7fa      	b.n	8001f56 <FatfsTask+0x256>
 8001f60:	2000a384 	.word	0x2000a384
 8001f64:	2000a388 	.word	0x2000a388
 8001f68:	08027458 	.word	0x08027458
 8001f6c:	0802746c 	.word	0x0802746c
 8001f70:	08027480 	.word	0x08027480
 8001f74:	2000a15c 	.word	0x2000a15c
 8001f78:	08027490 	.word	0x08027490
 8001f7c:	080274ac 	.word	0x080274ac
 8001f80:	080274d0 	.word	0x080274d0
 8001f84:	080274e8 	.word	0x080274e8
 8001f88:	08027500 	.word	0x08027500
 8001f8c:	40900000 	.word	0x40900000
 8001f90:	08027518 	.word	0x08027518
 8001f94:	08027534 	.word	0x08027534
 8001f98:	0802754c 	.word	0x0802754c
 8001f9c:	08027564 	.word	0x08027564
 8001fa0:	0802757c 	.word	0x0802757c
 8001fa4:	08027594 	.word	0x08027594
 8001fa8:	080275ac 	.word	0x080275ac
 8001fac:	080275b8 	.word	0x080275b8
 8001fb0:	080275cc 	.word	0x080275cc
 8001fb4:	080275d8 	.word	0x080275d8
 8001fb8:	080275ec 	.word	0x080275ec

08001fbc <LcdTask>:
	};
}


void LcdTask(void *argument){
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af02      	add	r7, sp, #8
 8001fc2:	6078      	str	r0, [r7, #4]

	while(1){
		draw_xy_wh_c(0, 0, 1024, 600, 0);
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001fcc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	2000      	movs	r0, #0
 8001fd4:	f7ff fe06 	bl	8001be4 <draw_xy_wh_c>
		draw_xy_wh_c(255, 149, 512, 300, 0xFF0000);
 8001fd8:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8001fdc:	9300      	str	r3, [sp, #0]
 8001fde:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001fe2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fe6:	2195      	movs	r1, #149	; 0x95
 8001fe8:	20ff      	movs	r0, #255	; 0xff
 8001fea:	f7ff fdfb 	bl	8001be4 <draw_xy_wh_c>
		osDelay(5000);
 8001fee:	f241 3088 	movw	r0, #5000	; 0x1388
 8001ff2:	f00e fb34 	bl	801065e <osDelay>
		draw_xy_wh_c(255, 149, 512, 300, 0x00FF00);
 8001ff6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001ffa:	9300      	str	r3, [sp, #0]
 8001ffc:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002000:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002004:	2195      	movs	r1, #149	; 0x95
 8002006:	20ff      	movs	r0, #255	; 0xff
 8002008:	f7ff fdec 	bl	8001be4 <draw_xy_wh_c>
		osDelay(5000);
 800200c:	f241 3088 	movw	r0, #5000	; 0x1388
 8002010:	f00e fb25 	bl	801065e <osDelay>
		draw_xy_wh_c(255, 149, 512, 300, 0x0000FF);
 8002014:	23ff      	movs	r3, #255	; 0xff
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800201c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002020:	2195      	movs	r1, #149	; 0x95
 8002022:	20ff      	movs	r0, #255	; 0xff
 8002024:	f7ff fdde 	bl	8001be4 <draw_xy_wh_c>
		osDelay(5000);
 8002028:	f241 3088 	movw	r0, #5000	; 0x1388
 800202c:	f00e fb17 	bl	801065e <osDelay>
		draw_xy_wh_c(255, 149, 512, 300, 0xFFFFFF);
 8002030:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8002034:	9300      	str	r3, [sp, #0]
 8002036:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800203a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800203e:	2195      	movs	r1, #149	; 0x95
 8002040:	20ff      	movs	r0, #255	; 0xff
 8002042:	f7ff fdcf 	bl	8001be4 <draw_xy_wh_c>
		osDelay(5000);
 8002046:	f241 3088 	movw	r0, #5000	; 0x1388
 800204a:	f00e fb08 	bl	801065e <osDelay>
		draw_xy_wh_c(0, 0, 1024, 600, 0);
 800204e:	2300      	movs	r3, #0
 8002050:	9300      	str	r3, [sp, #0]
 8002052:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002056:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800205a:	2100      	movs	r1, #0
 800205c:	2000      	movs	r0, #0
 800205e:	f7ff fdc1 	bl	8001be4 <draw_xy_wh_c>
		draw_xy_wh_img(411, 199, 200, 200, _1_IMAGE);
 8002062:	4b07      	ldr	r3, [pc, #28]	; (8002080 <LcdTask+0xc4>)
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	23c8      	movs	r3, #200	; 0xc8
 8002068:	22c8      	movs	r2, #200	; 0xc8
 800206a:	21c7      	movs	r1, #199	; 0xc7
 800206c:	f240 109b 	movw	r0, #411	; 0x19b
 8002070:	f7ff fddd 	bl	8001c2e <draw_xy_wh_img>
		osDelay(5000);
 8002074:	f241 3088 	movw	r0, #5000	; 0x1388
 8002078:	f00e faf1 	bl	801065e <osDelay>
		draw_xy_wh_c(0, 0, 1024, 600, 0);
 800207c:	e7a2      	b.n	8001fc4 <LcdTask+0x8>
 800207e:	bf00      	nop
 8002080:	0802ab00 	.word	0x0802ab00

08002084 <InfoTask>:
	}
}

void InfoTask(void *argument){
 8002084:	b580      	push	{r7, lr}
 8002086:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800208a:	af00      	add	r7, sp, #0
 800208c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002090:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002094:	6018      	str	r0, [r3, #0]
	float temp = 0.;
 8002096:	f04f 0300 	mov.w	r3, #0
 800209a:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
	char buff[500];
	osDelay(1000);
 800209e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020a2:	f00e fadc 	bl	801065e <osDelay>
	while(1){
		temp = get_cpu_temp();
 80020a6:	f7ff fa91 	bl	80015cc <get_cpu_temp>
 80020aa:	ed87 0a7f 	vstr	s0, [r7, #508]	; 0x1fc
		printf("\r\n*******************Sys Info*******************\r\n");
 80020ae:	4818      	ldr	r0, [pc, #96]	; (8002110 <InfoTask+0x8c>)
 80020b0:	f01f f948 	bl	8021344 <puts>
		printf("CPU Temp: %.2f'C\r\n", temp); // @suppress("Float formatting support")
 80020b4:	f8d7 01fc 	ldr.w	r0, [r7, #508]	; 0x1fc
 80020b8:	f7fe fa56 	bl	8000568 <__aeabi_f2d>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	4814      	ldr	r0, [pc, #80]	; (8002114 <InfoTask+0x90>)
 80020c2:	f01f f8e7 	bl	8021294 <printf>
		vTaskList(buff);
 80020c6:	f107 0308 	add.w	r3, r7, #8
 80020ca:	4618      	mov	r0, r3
 80020cc:	f011 fa48 	bl	8013560 <vTaskList>
		printf("TaskName\tSta\tPrior\tFStack\tID\r\n");
 80020d0:	4811      	ldr	r0, [pc, #68]	; (8002118 <InfoTask+0x94>)
 80020d2:	f01f f937 	bl	8021344 <puts>
		printf("%s\r\n", buff);
 80020d6:	f107 0308 	add.w	r3, r7, #8
 80020da:	4619      	mov	r1, r3
 80020dc:	480f      	ldr	r0, [pc, #60]	; (800211c <InfoTask+0x98>)
 80020de:	f01f f8d9 	bl	8021294 <printf>
		vTaskGetRunTimeStats(buff);
 80020e2:	f107 0308 	add.w	r3, r7, #8
 80020e6:	4618      	mov	r0, r3
 80020e8:	f011 fad0 	bl	801368c <vTaskGetRunTimeStats>
		printf("TaskName\tRunTime\t\tCPUload\r\n");
 80020ec:	480c      	ldr	r0, [pc, #48]	; (8002120 <InfoTask+0x9c>)
 80020ee:	f01f f929 	bl	8021344 <puts>
		printf("%s\r\n", buff);
 80020f2:	f107 0308 	add.w	r3, r7, #8
 80020f6:	4619      	mov	r1, r3
 80020f8:	4808      	ldr	r0, [pc, #32]	; (800211c <InfoTask+0x98>)
 80020fa:	f01f f8cb 	bl	8021294 <printf>
		printf("*******************End Info*******************\r\n");
 80020fe:	4809      	ldr	r0, [pc, #36]	; (8002124 <InfoTask+0xa0>)
 8002100:	f01f f920 	bl	8021344 <puts>
		osDelay(5000);
 8002104:	f241 3088 	movw	r0, #5000	; 0x1388
 8002108:	f00e faa9 	bl	801065e <osDelay>
		temp = get_cpu_temp();
 800210c:	e7cb      	b.n	80020a6 <InfoTask+0x22>
 800210e:	bf00      	nop
 8002110:	080275f4 	.word	0x080275f4
 8002114:	08027628 	.word	0x08027628
 8002118:	0802763c 	.word	0x0802763c
 800211c:	080275ec 	.word	0x080275ec
 8002120:	0802765c 	.word	0x0802765c
 8002124:	08027678 	.word	0x08027678

08002128 <mqtt_request_cb_fun>:
	}
}


static void mqtt_request_cb_fun(void *arg, err_t err){
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	70fb      	strb	r3, [r7, #3]
	if(err == ERR_OK){
 8002134:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d105      	bne.n	8002148 <mqtt_request_cb_fun+0x20>
		printf("topic%d request is ok\r\n", (int)arg);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4619      	mov	r1, r3
 8002140:	4806      	ldr	r0, [pc, #24]	; (800215c <mqtt_request_cb_fun+0x34>)
 8002142:	f01f f8a7 	bl	8021294 <printf>
	}else printf("error :%d\r\n", err);
}
 8002146:	e005      	b.n	8002154 <mqtt_request_cb_fun+0x2c>
	}else printf("error :%d\r\n", err);
 8002148:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800214c:	4619      	mov	r1, r3
 800214e:	4804      	ldr	r0, [pc, #16]	; (8002160 <mqtt_request_cb_fun+0x38>)
 8002150:	f01f f8a0 	bl	8021294 <printf>
}
 8002154:	bf00      	nop
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	080276a8 	.word	0x080276a8
 8002160:	080276c0 	.word	0x080276c0

08002164 <mqtt_incoming_publish_cb>:

static void mqtt_incoming_publish_cb(void *arg, const char *topic, u32_t tot_len){
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
	printf("topic: %s, tot_len: %ld\r\n", topic, tot_len);
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	68b9      	ldr	r1, [r7, #8]
 8002174:	4803      	ldr	r0, [pc, #12]	; (8002184 <mqtt_incoming_publish_cb+0x20>)
 8002176:	f01f f88d 	bl	8021294 <printf>
}
 800217a:	bf00      	nop
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	080276cc 	.word	0x080276cc

08002188 <mqtt_incoming_data_cb>:

static void mqtt_incoming_data_cb(void *arg, const u8_t *data, u16_t len, u8_t flags){
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	4611      	mov	r1, r2
 8002194:	461a      	mov	r2, r3
 8002196:	460b      	mov	r3, r1
 8002198:	80fb      	strh	r3, [r7, #6]
 800219a:	4613      	mov	r3, r2
 800219c:	717b      	strb	r3, [r7, #5]
	printf("data: %s, tot_len: %d, flags: %d\r\n",data, len, flags);
 800219e:	88fa      	ldrh	r2, [r7, #6]
 80021a0:	797b      	ldrb	r3, [r7, #5]
 80021a2:	68b9      	ldr	r1, [r7, #8]
 80021a4:	4803      	ldr	r0, [pc, #12]	; (80021b4 <mqtt_incoming_data_cb+0x2c>)
 80021a6:	f01f f875 	bl	8021294 <printf>
}
 80021aa:	bf00      	nop
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	080276e8 	.word	0x080276e8

080021b8 <MQTT_Task>:

void MQTT_Task(void *argument){
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b092      	sub	sp, #72	; 0x48
 80021bc:	af04      	add	r7, sp, #16
 80021be:	6078      	str	r0, [r7, #4]
	err_t ret = 0;
 80021c0:	2300      	movs	r3, #0
 80021c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	osSemaphoreId_t semaphore = (osSemaphoreId_t)argument;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	633b      	str	r3, [r7, #48]	; 0x30
	osSemaphoreAcquire (semaphore, 0xFFFFFFFF);
 80021ca:	f04f 31ff 	mov.w	r1, #4294967295
 80021ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80021d0:	f00e fbf8 	bl	80109c4 <osSemaphoreAcquire>
	mqtt_client_t *client;
	ip_addr_t ipaddr;
	IP4_ADDR(&ipaddr, 192, 168, 0, 110);
 80021d4:	4b40      	ldr	r3, [pc, #256]	; (80022d8 <MQTT_Task+0x120>)
 80021d6:	627b      	str	r3, [r7, #36]	; 0x24
	const struct mqtt_connect_client_info_t client_info = {
 80021d8:	f107 0308 	add.w	r3, r7, #8
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
 80021e6:	611a      	str	r2, [r3, #16]
 80021e8:	615a      	str	r2, [r3, #20]
 80021ea:	619a      	str	r2, [r3, #24]
 80021ec:	4b3b      	ldr	r3, [pc, #236]	; (80022dc <MQTT_Task+0x124>)
 80021ee:	60bb      	str	r3, [r7, #8]
 80021f0:	4b3b      	ldr	r3, [pc, #236]	; (80022e0 <MQTT_Task+0x128>)
 80021f2:	60fb      	str	r3, [r7, #12]
 80021f4:	233c      	movs	r3, #60	; 0x3c
 80021f6:	82bb      	strh	r3, [r7, #20]
		.client_id = "12",
		.client_pass = NULL,
		.client_user = "lzh",
		.keep_alive = 60,
	};
	client = mqtt_client_new();
 80021f8:	f013 feee 	bl	8015fd8 <mqtt_client_new>
 80021fc:	62f8      	str	r0, [r7, #44]	; 0x2c
	ret = mqtt_client_connect(client, &ipaddr, 1883, NULL, NULL, &client_info);
 80021fe:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002202:	f107 0308 	add.w	r3, r7, #8
 8002206:	9301      	str	r3, [sp, #4]
 8002208:	2300      	movs	r3, #0
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	2300      	movs	r3, #0
 800220e:	f240 725b 	movw	r2, #1883	; 0x75b
 8002212:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002214:	f013 feea 	bl	8015fec <mqtt_client_connect>
 8002218:	4603      	mov	r3, r0
 800221a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if(ret != ERR_OK){
 800221e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8002222:	2b00      	cmp	r3, #0
 8002224:	d005      	beq.n	8002232 <MQTT_Task+0x7a>
		printf("mqtt_client_connect is error \r\n");
 8002226:	482f      	ldr	r0, [pc, #188]	; (80022e4 <MQTT_Task+0x12c>)
 8002228:	f01f f88c 	bl	8021344 <puts>
		vTaskDelete(NULL);
 800222c:	2000      	movs	r0, #0
 800222e:	f010 f905 	bl	801243c <vTaskDelete>
	}
	printf("mqtt_client_connect is ok \r\n");
 8002232:	482d      	ldr	r0, [pc, #180]	; (80022e8 <MQTT_Task+0x130>)
 8002234:	f01f f886 	bl	8021344 <puts>
	mqtt_set_inpub_callback(client, mqtt_incoming_publish_cb, mqtt_incoming_data_cb, NULL);
 8002238:	2300      	movs	r3, #0
 800223a:	4a2c      	ldr	r2, [pc, #176]	; (80022ec <MQTT_Task+0x134>)
 800223c:	492c      	ldr	r1, [pc, #176]	; (80022f0 <MQTT_Task+0x138>)
 800223e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002240:	f013 fea6 	bl	8015f90 <mqtt_set_inpub_callback>
	mqtt_subscribe(client, "topic1", 0, mqtt_request_cb_fun, (void*)1);
 8002244:	2301      	movs	r3, #1
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	2301      	movs	r3, #1
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	4b29      	ldr	r3, [pc, #164]	; (80022f4 <MQTT_Task+0x13c>)
 800224e:	2200      	movs	r2, #0
 8002250:	4929      	ldr	r1, [pc, #164]	; (80022f8 <MQTT_Task+0x140>)
 8002252:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002254:	f013 fdc6 	bl	8015de4 <mqtt_sub_unsub>
	mqtt_subscribe(client, "topic2", 0, mqtt_request_cb_fun, (void*)2);
 8002258:	2301      	movs	r3, #1
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	2302      	movs	r3, #2
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	4b24      	ldr	r3, [pc, #144]	; (80022f4 <MQTT_Task+0x13c>)
 8002262:	2200      	movs	r2, #0
 8002264:	4925      	ldr	r1, [pc, #148]	; (80022fc <MQTT_Task+0x144>)
 8002266:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002268:	f013 fdbc 	bl	8015de4 <mqtt_sub_unsub>
	mqtt_subscribe(client, "topic3", 0, mqtt_request_cb_fun, (void*)3);
 800226c:	2301      	movs	r3, #1
 800226e:	9301      	str	r3, [sp, #4]
 8002270:	2303      	movs	r3, #3
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <MQTT_Task+0x13c>)
 8002276:	2200      	movs	r2, #0
 8002278:	4921      	ldr	r1, [pc, #132]	; (8002300 <MQTT_Task+0x148>)
 800227a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800227c:	f013 fdb2 	bl	8015de4 <mqtt_sub_unsub>
	const char * payload = "msg from stm32";
 8002280:	4b20      	ldr	r3, [pc, #128]	; (8002304 <MQTT_Task+0x14c>)
 8002282:	62bb      	str	r3, [r7, #40]	; 0x28

	while(1){
		ret = mqtt_publish(client, "topic4", payload, strlen(payload), 2, 0, NULL, NULL);
 8002284:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002286:	f7fd ffb3 	bl	80001f0 <strlen>
 800228a:	4603      	mov	r3, r0
 800228c:	b29b      	uxth	r3, r3
 800228e:	2200      	movs	r2, #0
 8002290:	9203      	str	r2, [sp, #12]
 8002292:	2200      	movs	r2, #0
 8002294:	9202      	str	r2, [sp, #8]
 8002296:	2200      	movs	r2, #0
 8002298:	9201      	str	r2, [sp, #4]
 800229a:	2202      	movs	r2, #2
 800229c:	9200      	str	r2, [sp, #0]
 800229e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022a0:	4919      	ldr	r1, [pc, #100]	; (8002308 <MQTT_Task+0x150>)
 80022a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80022a4:	f013 fcca 	bl	8015c3c <mqtt_publish>
 80022a8:	4603      	mov	r3, r0
 80022aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if(ret == 0){
 80022ae:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d104      	bne.n	80022c0 <MQTT_Task+0x108>
			printf("mqtt_publish: %s\r\n", payload);
 80022b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022b8:	4814      	ldr	r0, [pc, #80]	; (800230c <MQTT_Task+0x154>)
 80022ba:	f01e ffeb 	bl	8021294 <printf>
 80022be:	e005      	b.n	80022cc <MQTT_Task+0x114>
		}else{
			printf("mqtt_publish error:%d\r\n", ret);
 80022c0:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80022c4:	4619      	mov	r1, r3
 80022c6:	4812      	ldr	r0, [pc, #72]	; (8002310 <MQTT_Task+0x158>)
 80022c8:	f01e ffe4 	bl	8021294 <printf>
		}
		osDelay(5000);
 80022cc:	f241 3088 	movw	r0, #5000	; 0x1388
 80022d0:	f00e f9c5 	bl	801065e <osDelay>
		ret = mqtt_publish(client, "topic4", payload, strlen(payload), 2, 0, NULL, NULL);
 80022d4:	e7d6      	b.n	8002284 <MQTT_Task+0xcc>
 80022d6:	bf00      	nop
 80022d8:	6e00a8c0 	.word	0x6e00a8c0
 80022dc:	0802770c 	.word	0x0802770c
 80022e0:	08027710 	.word	0x08027710
 80022e4:	08027714 	.word	0x08027714
 80022e8:	08027734 	.word	0x08027734
 80022ec:	08002189 	.word	0x08002189
 80022f0:	08002165 	.word	0x08002165
 80022f4:	08002129 	.word	0x08002129
 80022f8:	08027750 	.word	0x08027750
 80022fc:	08027758 	.word	0x08027758
 8002300:	08027760 	.word	0x08027760
 8002304:	08027768 	.word	0x08027768
 8002308:	08027778 	.word	0x08027778
 800230c:	08027780 	.word	0x08027780
 8002310:	08027794 	.word	0x08027794

08002314 <join_bytes>:
	}
}

static inline uint16_t join_bytes(uint8_t a, uint8_t b)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	460a      	mov	r2, r1
 800231e:	71fb      	strb	r3, [r7, #7]
 8002320:	4613      	mov	r3, r2
 8002322:	71bb      	strb	r3, [r7, #6]
	uint16_t ab = 0;
 8002324:	2300      	movs	r3, #0
 8002326:	81fb      	strh	r3, [r7, #14]
	ab = ab | a;
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	b29a      	uxth	r2, r3
 800232c:	89fb      	ldrh	r3, [r7, #14]
 800232e:	4313      	orrs	r3, r2
 8002330:	81fb      	strh	r3, [r7, #14]
	ab = ab << 8 | b;
 8002332:	89fb      	ldrh	r3, [r7, #14]
 8002334:	021b      	lsls	r3, r3, #8
 8002336:	b21a      	sxth	r2, r3
 8002338:	79bb      	ldrb	r3, [r7, #6]
 800233a:	b21b      	sxth	r3, r3
 800233c:	4313      	orrs	r3, r2
 800233e:	b21b      	sxth	r3, r3
 8002340:	81fb      	strh	r3, [r7, #14]
	return ab;
 8002342:	89fb      	ldrh	r3, [r7, #14]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <TouchTask>:

void TouchTask(void *argument){
 8002350:	b5b0      	push	{r4, r5, r7, lr}
 8002352:	b08e      	sub	sp, #56	; 0x38
 8002354:	af04      	add	r7, sp, #16
 8002356:	6078      	str	r0, [r7, #4]
	taskENTER_CRITICAL();
 8002358:	f011 fefc 	bl	8014154 <vPortEnterCritical>
	GSL_Init();
 800235c:	f7ff f868 	bl	8001430 <GSL_Init>
	taskEXIT_CRITICAL();
 8002360:	f011 ff28 	bl	80141b4 <vPortExitCritical>
	uint8_t data[24];
	HAL_StatusTypeDef err;
	while(1){
		if(osSemaphoreAcquire(Touchsemaphore, osWaitForever) == osOK){
 8002364:	4b1f      	ldr	r3, [pc, #124]	; (80023e4 <TouchTask+0x94>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f04f 31ff 	mov.w	r1, #4294967295
 800236c:	4618      	mov	r0, r3
 800236e:	f00e fb29 	bl	80109c4 <osSemaphoreAcquire>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d1f5      	bne.n	8002364 <TouchTask+0x14>
				err = GSL_Receive(GSL_REG_DATA, data, 24, 0xFFFF);
 8002378:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800237c:	9302      	str	r3, [sp, #8]
 800237e:	2318      	movs	r3, #24
 8002380:	9301      	str	r3, [sp, #4]
 8002382:	f107 030c 	add.w	r3, r7, #12
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	2301      	movs	r3, #1
 800238a:	2280      	movs	r2, #128	; 0x80
 800238c:	2180      	movs	r1, #128	; 0x80
 800238e:	4816      	ldr	r0, [pc, #88]	; (80023e8 <TouchTask+0x98>)
 8002390:	f004 fa78 	bl	8006884 <HAL_I2C_Mem_Read>
 8002394:	4603      	mov	r3, r0
 8002396:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if(err != HAL_OK){
 800239a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d006      	beq.n	80023b0 <TouchTask+0x60>
					printf("GSL_Receive data is error: %d\r\n", err);
 80023a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80023a6:	4619      	mov	r1, r3
 80023a8:	4810      	ldr	r0, [pc, #64]	; (80023ec <TouchTask+0x9c>)
 80023aa:	f01e ff73 	bl	8021294 <printf>
 80023ae:	e7d9      	b.n	8002364 <TouchTask+0x14>
				}else{
					printf("%d:(%d, %d)\r\n", data[0], join_bytes(data[6 + 4 * 0 + 1] & 0xf, data[6 + 4 * 0]), join_bytes(data[4 + 4 * 0 + 1], data[4 + 4 * 0]));
 80023b0:	7b3b      	ldrb	r3, [r7, #12]
 80023b2:	461c      	mov	r4, r3
 80023b4:	7cfb      	ldrb	r3, [r7, #19]
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	7cba      	ldrb	r2, [r7, #18]
 80023be:	4611      	mov	r1, r2
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff ffa7 	bl	8002314 <join_bytes>
 80023c6:	4603      	mov	r3, r0
 80023c8:	461d      	mov	r5, r3
 80023ca:	7c7b      	ldrb	r3, [r7, #17]
 80023cc:	7c3a      	ldrb	r2, [r7, #16]
 80023ce:	4611      	mov	r1, r2
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7ff ff9f 	bl	8002314 <join_bytes>
 80023d6:	4603      	mov	r3, r0
 80023d8:	462a      	mov	r2, r5
 80023da:	4621      	mov	r1, r4
 80023dc:	4804      	ldr	r0, [pc, #16]	; (80023f0 <TouchTask+0xa0>)
 80023de:	f01e ff59 	bl	8021294 <printf>
		if(osSemaphoreAcquire(Touchsemaphore, osWaitForever) == osOK){
 80023e2:	e7bf      	b.n	8002364 <TouchTask+0x14>
 80023e4:	20009f6c 	.word	0x20009f6c
 80023e8:	2000a050 	.word	0x2000a050
 80023ec:	080277ac 	.word	0x080277ac
 80023f0:	080277cc 	.word	0x080277cc

080023f4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08e      	sub	sp, #56	; 0x38
 80023f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	605a      	str	r2, [r3, #4]
 8002404:	609a      	str	r2, [r3, #8]
 8002406:	60da      	str	r2, [r3, #12]
 8002408:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	623b      	str	r3, [r7, #32]
 800240e:	4ba8      	ldr	r3, [pc, #672]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	4aa7      	ldr	r2, [pc, #668]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002414:	f043 0310 	orr.w	r3, r3, #16
 8002418:	6313      	str	r3, [r2, #48]	; 0x30
 800241a:	4ba5      	ldr	r3, [pc, #660]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	f003 0310 	and.w	r3, r3, #16
 8002422:	623b      	str	r3, [r7, #32]
 8002424:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	61fb      	str	r3, [r7, #28]
 800242a:	4ba1      	ldr	r3, [pc, #644]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	4aa0      	ldr	r2, [pc, #640]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002430:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002434:	6313      	str	r3, [r2, #48]	; 0x30
 8002436:	4b9e      	ldr	r3, [pc, #632]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800243e:	61fb      	str	r3, [r7, #28]
 8002440:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	61bb      	str	r3, [r7, #24]
 8002446:	4b9a      	ldr	r3, [pc, #616]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	4a99      	ldr	r2, [pc, #612]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 800244c:	f043 0304 	orr.w	r3, r3, #4
 8002450:	6313      	str	r3, [r2, #48]	; 0x30
 8002452:	4b97      	ldr	r3, [pc, #604]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	f003 0304 	and.w	r3, r3, #4
 800245a:	61bb      	str	r3, [r7, #24]
 800245c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	617b      	str	r3, [r7, #20]
 8002462:	4b93      	ldr	r3, [pc, #588]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	4a92      	ldr	r2, [pc, #584]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002468:	f043 0320 	orr.w	r3, r3, #32
 800246c:	6313      	str	r3, [r2, #48]	; 0x30
 800246e:	4b90      	ldr	r3, [pc, #576]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	f003 0320 	and.w	r3, r3, #32
 8002476:	617b      	str	r3, [r7, #20]
 8002478:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	613b      	str	r3, [r7, #16]
 800247e:	4b8c      	ldr	r3, [pc, #560]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002482:	4a8b      	ldr	r2, [pc, #556]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 8002484:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002488:	6313      	str	r3, [r2, #48]	; 0x30
 800248a:	4b89      	ldr	r3, [pc, #548]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002492:	613b      	str	r3, [r7, #16]
 8002494:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	4b85      	ldr	r3, [pc, #532]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249e:	4a84      	ldr	r2, [pc, #528]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	6313      	str	r3, [r2, #48]	; 0x30
 80024a6:	4b82      	ldr	r3, [pc, #520]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024b2:	2300      	movs	r3, #0
 80024b4:	60bb      	str	r3, [r7, #8]
 80024b6:	4b7e      	ldr	r3, [pc, #504]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	4a7d      	ldr	r2, [pc, #500]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024bc:	f043 0302 	orr.w	r3, r3, #2
 80024c0:	6313      	str	r3, [r2, #48]	; 0x30
 80024c2:	4b7b      	ldr	r3, [pc, #492]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	60bb      	str	r3, [r7, #8]
 80024cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	607b      	str	r3, [r7, #4]
 80024d2:	4b77      	ldr	r3, [pc, #476]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	4a76      	ldr	r2, [pc, #472]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024dc:	6313      	str	r3, [r2, #48]	; 0x30
 80024de:	4b74      	ldr	r3, [pc, #464]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024e6:	607b      	str	r3, [r7, #4]
 80024e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	603b      	str	r3, [r7, #0]
 80024ee:	4b70      	ldr	r3, [pc, #448]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	4a6f      	ldr	r2, [pc, #444]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024f4:	f043 0308 	orr.w	r3, r3, #8
 80024f8:	6313      	str	r3, [r2, #48]	; 0x30
 80024fa:	4b6d      	ldr	r3, [pc, #436]	; (80026b0 <MX_GPIO_Init+0x2bc>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	f003 0308 	and.w	r3, r3, #8
 8002502:	603b      	str	r3, [r7, #0]
 8002504:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_SET);
 8002506:	2201      	movs	r2, #1
 8002508:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800250c:	4869      	ldr	r0, [pc, #420]	; (80026b4 <MX_GPIO_Init+0x2c0>)
 800250e:	f003 ff2f 	bl	8006370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TP_RST_GPIO_Port, TP_RST_Pin, GPIO_PIN_RESET);
 8002512:	2200      	movs	r2, #0
 8002514:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002518:	4867      	ldr	r0, [pc, #412]	; (80026b8 <MX_GPIO_Init+0x2c4>)
 800251a:	f003 ff29 	bl	8006370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 800251e:	2201      	movs	r2, #1
 8002520:	2180      	movs	r1, #128	; 0x80
 8002522:	4865      	ldr	r0, [pc, #404]	; (80026b8 <MX_GPIO_Init+0x2c4>)
 8002524:	f003 ff24 	bl	8006370 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002528:	230c      	movs	r3, #12
 800252a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800252c:	2303      	movs	r3, #3
 800252e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	2300      	movs	r3, #0
 8002532:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002534:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002538:	4619      	mov	r1, r3
 800253a:	4860      	ldr	r0, [pc, #384]	; (80026bc <MX_GPIO_Init+0x2c8>)
 800253c:	f003 fd6c 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI8 PI11 PI1 PI3
                           PI5 PI6 PI7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_1|GPIO_PIN_3
 8002540:	f640 13ea 	movw	r3, #2538	; 0x9ea
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002546:	2303      	movs	r3, #3
 8002548:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254a:	2300      	movs	r3, #0
 800254c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800254e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002552:	4619      	mov	r1, r3
 8002554:	485a      	ldr	r0, [pc, #360]	; (80026c0 <MX_GPIO_Init+0x2cc>)
 8002556:	f003 fd5f 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800255a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800255e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002560:	2300      	movs	r3, #0
 8002562:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002564:	2300      	movs	r3, #0
 8002566:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800256c:	4619      	mov	r1, r3
 800256e:	4855      	ldr	r0, [pc, #340]	; (80026c4 <MX_GPIO_Init+0x2d0>)
 8002570:	f003 fd52 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF8 PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002574:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800257a:	2303      	movs	r3, #3
 800257c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257e:	2300      	movs	r3, #0
 8002580:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002582:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002586:	4619      	mov	r1, r3
 8002588:	484f      	ldr	r0, [pc, #316]	; (80026c8 <MX_GPIO_Init+0x2d4>)
 800258a:	f003 fd45 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6;
 800258e:	234c      	movs	r3, #76	; 0x4c
 8002590:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002592:	2303      	movs	r3, #3
 8002594:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002596:	2300      	movs	r3, #0
 8002598:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800259a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800259e:	4619      	mov	r1, r3
 80025a0:	4848      	ldr	r0, [pc, #288]	; (80026c4 <MX_GPIO_Init+0x2d0>)
 80025a2:	f003 fd39 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80025a6:	2301      	movs	r3, #1
 80025a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025aa:	2300      	movs	r3, #0
 80025ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ae:	2300      	movs	r3, #0
 80025b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025b6:	4619      	mov	r1, r3
 80025b8:	4844      	ldr	r0, [pc, #272]	; (80026cc <MX_GPIO_Init+0x2d8>)
 80025ba:	f003 fd2d 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
 80025be:	f248 1330 	movw	r3, #33072	; 0x8130
 80025c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025c4:	2303      	movs	r3, #3
 80025c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025d0:	4619      	mov	r1, r3
 80025d2:	483e      	ldr	r0, [pc, #248]	; (80026cc <MX_GPIO_Init+0x2d8>)
 80025d4:	f003 fd20 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80025d8:	f24f 03fc 	movw	r3, #61692	; 0xf0fc
 80025dc:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025de:	2303      	movs	r3, #3
 80025e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e2:	2300      	movs	r3, #0
 80025e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025ea:	4619      	mov	r1, r3
 80025ec:	4838      	ldr	r0, [pc, #224]	; (80026d0 <MX_GPIO_Init+0x2dc>)
 80025ee:	f003 fd13 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH9 PH13 PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_13|GPIO_PIN_15;
 80025f2:	f44f 4322 	mov.w	r3, #41472	; 0xa200
 80025f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025f8:	2303      	movs	r3, #3
 80025fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fc:	2300      	movs	r3, #0
 80025fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002604:	4619      	mov	r1, r3
 8002606:	482b      	ldr	r0, [pc, #172]	; (80026b4 <MX_GPIO_Init+0x2c0>)
 8002608:	f003 fd06 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH10 PH11 PH12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800260c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002610:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002612:	2301      	movs	r3, #1
 8002614:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002616:	2300      	movs	r3, #0
 8002618:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261a:	2300      	movs	r3, #0
 800261c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800261e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002622:	4619      	mov	r1, r3
 8002624:	4823      	ldr	r0, [pc, #140]	; (80026b4 <MX_GPIO_Init+0x2c0>)
 8002626:	f003 fcf7 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PD7 */
  GPIO_InitStruct.Pin = TP_RST_Pin|GPIO_PIN_7;
 800262a:	f44f 6308 	mov.w	r3, #2176	; 0x880
 800262e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002630:	2301      	movs	r3, #1
 8002632:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	2300      	movs	r3, #0
 8002636:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002638:	2300      	movs	r3, #0
 800263a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800263c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002640:	4619      	mov	r1, r3
 8002642:	481d      	ldr	r0, [pc, #116]	; (80026b8 <MX_GPIO_Init+0x2c4>)
 8002644:	f003 fce8 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD3 PD4 PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002648:	f241 0338 	movw	r3, #4152	; 0x1038
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800264e:	2303      	movs	r3, #3
 8002650:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002652:	2300      	movs	r3, #0
 8002654:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002656:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800265a:	4619      	mov	r1, r3
 800265c:	4816      	ldr	r0, [pc, #88]	; (80026b8 <MX_GPIO_Init+0x2c4>)
 800265e:	f003 fcdb 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TP_INT_Pin;
 8002662:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002666:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002668:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800266c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TP_INT_GPIO_Port, &GPIO_InitStruct);
 8002672:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002676:	4619      	mov	r1, r3
 8002678:	480f      	ldr	r0, [pc, #60]	; (80026b8 <MX_GPIO_Init+0x2c4>)
 800267a:	f003 fccd 	bl	8006018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG3 PG9 PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_9|GPIO_PIN_10;
 800267e:	f240 630c 	movw	r3, #1548	; 0x60c
 8002682:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002684:	2303      	movs	r3, #3
 8002686:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002688:	2300      	movs	r3, #0
 800268a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800268c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002690:	4619      	mov	r1, r3
 8002692:	4810      	ldr	r0, [pc, #64]	; (80026d4 <MX_GPIO_Init+0x2e0>)
 8002694:	f003 fcc0 	bl	8006018 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002698:	2200      	movs	r2, #0
 800269a:	2105      	movs	r1, #5
 800269c:	2028      	movs	r0, #40	; 0x28
 800269e:	f001 fcbd 	bl	800401c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026a2:	2028      	movs	r0, #40	; 0x28
 80026a4:	f001 fcd6 	bl	8004054 <HAL_NVIC_EnableIRQ>

}
 80026a8:	bf00      	nop
 80026aa:	3738      	adds	r7, #56	; 0x38
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40023800 	.word	0x40023800
 80026b4:	40021c00 	.word	0x40021c00
 80026b8:	40020c00 	.word	0x40020c00
 80026bc:	40021000 	.word	0x40021000
 80026c0:	40022000 	.word	0x40022000
 80026c4:	40020800 	.word	0x40020800
 80026c8:	40021400 	.word	0x40021400
 80026cc:	40020000 	.word	0x40020000
 80026d0:	40020400 	.word	0x40020400
 80026d4:	40021800 	.word	0x40021800

080026d8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == TP_INT_Pin){
 80026e2:	88fb      	ldrh	r3, [r7, #6]
 80026e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026e8:	d101      	bne.n	80026ee <HAL_GPIO_EXTI_Callback+0x16>
		GSL_INT_Callback();
 80026ea:	f7fe fc3f 	bl	8000f6c <GSL_INT_Callback>
	}
}
 80026ee:	bf00      	nop
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80026fc:	4b1b      	ldr	r3, [pc, #108]	; (800276c <MX_I2C2_Init+0x74>)
 80026fe:	4a1c      	ldr	r2, [pc, #112]	; (8002770 <MX_I2C2_Init+0x78>)
 8002700:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8002702:	4b1a      	ldr	r3, [pc, #104]	; (800276c <MX_I2C2_Init+0x74>)
 8002704:	4a1b      	ldr	r2, [pc, #108]	; (8002774 <MX_I2C2_Init+0x7c>)
 8002706:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002708:	4b18      	ldr	r3, [pc, #96]	; (800276c <MX_I2C2_Init+0x74>)
 800270a:	2200      	movs	r2, #0
 800270c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 32;
 800270e:	4b17      	ldr	r3, [pc, #92]	; (800276c <MX_I2C2_Init+0x74>)
 8002710:	2220      	movs	r2, #32
 8002712:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002714:	4b15      	ldr	r3, [pc, #84]	; (800276c <MX_I2C2_Init+0x74>)
 8002716:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800271a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800271c:	4b13      	ldr	r3, [pc, #76]	; (800276c <MX_I2C2_Init+0x74>)
 800271e:	2200      	movs	r2, #0
 8002720:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002722:	4b12      	ldr	r3, [pc, #72]	; (800276c <MX_I2C2_Init+0x74>)
 8002724:	2200      	movs	r2, #0
 8002726:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002728:	4b10      	ldr	r3, [pc, #64]	; (800276c <MX_I2C2_Init+0x74>)
 800272a:	2200      	movs	r2, #0
 800272c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800272e:	4b0f      	ldr	r3, [pc, #60]	; (800276c <MX_I2C2_Init+0x74>)
 8002730:	2200      	movs	r2, #0
 8002732:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002734:	480d      	ldr	r0, [pc, #52]	; (800276c <MX_I2C2_Init+0x74>)
 8002736:	f003 fe67 	bl	8006408 <HAL_I2C_Init>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002740:	f000 fb14 	bl	8002d6c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002744:	2100      	movs	r1, #0
 8002746:	4809      	ldr	r0, [pc, #36]	; (800276c <MX_I2C2_Init+0x74>)
 8002748:	f004 fe1d 	bl	8007386 <HAL_I2CEx_ConfigAnalogFilter>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8002752:	f000 fb0b 	bl	8002d6c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002756:	2100      	movs	r1, #0
 8002758:	4804      	ldr	r0, [pc, #16]	; (800276c <MX_I2C2_Init+0x74>)
 800275a:	f004 fe50 	bl	80073fe <HAL_I2CEx_ConfigDigitalFilter>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8002764:	f000 fb02 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002768:	bf00      	nop
 800276a:	bd80      	pop	{r7, pc}
 800276c:	2000a050 	.word	0x2000a050
 8002770:	40005800 	.word	0x40005800
 8002774:	00061a80 	.word	0x00061a80

08002778 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08a      	sub	sp, #40	; 0x28
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002780:	f107 0314 	add.w	r3, r7, #20
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	605a      	str	r2, [r3, #4]
 800278a:	609a      	str	r2, [r3, #8]
 800278c:	60da      	str	r2, [r3, #12]
 800278e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a19      	ldr	r2, [pc, #100]	; (80027fc <HAL_I2C_MspInit+0x84>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d12b      	bne.n	80027f2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOH_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	613b      	str	r3, [r7, #16]
 800279e:	4b18      	ldr	r3, [pc, #96]	; (8002800 <HAL_I2C_MspInit+0x88>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	4a17      	ldr	r2, [pc, #92]	; (8002800 <HAL_I2C_MspInit+0x88>)
 80027a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027a8:	6313      	str	r3, [r2, #48]	; 0x30
 80027aa:	4b15      	ldr	r3, [pc, #84]	; (8002800 <HAL_I2C_MspInit+0x88>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b2:	613b      	str	r3, [r7, #16]
 80027b4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80027b6:	2330      	movs	r3, #48	; 0x30
 80027b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027ba:	2312      	movs	r3, #18
 80027bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c2:	2303      	movs	r3, #3
 80027c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80027c6:	2304      	movs	r3, #4
 80027c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80027ca:	f107 0314 	add.w	r3, r7, #20
 80027ce:	4619      	mov	r1, r3
 80027d0:	480c      	ldr	r0, [pc, #48]	; (8002804 <HAL_I2C_MspInit+0x8c>)
 80027d2:	f003 fc21 	bl	8006018 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80027d6:	2300      	movs	r3, #0
 80027d8:	60fb      	str	r3, [r7, #12]
 80027da:	4b09      	ldr	r3, [pc, #36]	; (8002800 <HAL_I2C_MspInit+0x88>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	4a08      	ldr	r2, [pc, #32]	; (8002800 <HAL_I2C_MspInit+0x88>)
 80027e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027e4:	6413      	str	r3, [r2, #64]	; 0x40
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_I2C_MspInit+0x88>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027ee:	60fb      	str	r3, [r7, #12]
 80027f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80027f2:	bf00      	nop
 80027f4:	3728      	adds	r7, #40	; 0x28
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	40005800 	.word	0x40005800
 8002800:	40023800 	.word	0x40023800
 8002804:	40021c00 	.word	0x40021c00

08002808 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b08e      	sub	sp, #56	; 0x38
 800280c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800280e:	1d3b      	adds	r3, r7, #4
 8002810:	2234      	movs	r2, #52	; 0x34
 8002812:	2100      	movs	r1, #0
 8002814:	4618      	mov	r0, r3
 8002816:	f01e fd35 	bl	8021284 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800281a:	4b3a      	ldr	r3, [pc, #232]	; (8002904 <MX_LTDC_Init+0xfc>)
 800281c:	4a3a      	ldr	r2, [pc, #232]	; (8002908 <MX_LTDC_Init+0x100>)
 800281e:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002820:	4b38      	ldr	r3, [pc, #224]	; (8002904 <MX_LTDC_Init+0xfc>)
 8002822:	2200      	movs	r2, #0
 8002824:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002826:	4b37      	ldr	r3, [pc, #220]	; (8002904 <MX_LTDC_Init+0xfc>)
 8002828:	2200      	movs	r2, #0
 800282a:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800282c:	4b35      	ldr	r3, [pc, #212]	; (8002904 <MX_LTDC_Init+0xfc>)
 800282e:	2200      	movs	r2, #0
 8002830:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002832:	4b34      	ldr	r3, [pc, #208]	; (8002904 <MX_LTDC_Init+0xfc>)
 8002834:	2200      	movs	r2, #0
 8002836:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 19;
 8002838:	4b32      	ldr	r3, [pc, #200]	; (8002904 <MX_LTDC_Init+0xfc>)
 800283a:	2213      	movs	r2, #19
 800283c:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 2;
 800283e:	4b31      	ldr	r3, [pc, #196]	; (8002904 <MX_LTDC_Init+0xfc>)
 8002840:	2202      	movs	r2, #2
 8002842:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 159;
 8002844:	4b2f      	ldr	r3, [pc, #188]	; (8002904 <MX_LTDC_Init+0xfc>)
 8002846:	229f      	movs	r2, #159	; 0x9f
 8002848:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 22;
 800284a:	4b2e      	ldr	r3, [pc, #184]	; (8002904 <MX_LTDC_Init+0xfc>)
 800284c:	2216      	movs	r2, #22
 800284e:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 1183;
 8002850:	4b2c      	ldr	r3, [pc, #176]	; (8002904 <MX_LTDC_Init+0xfc>)
 8002852:	f240 429f 	movw	r2, #1183	; 0x49f
 8002856:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 622;
 8002858:	4b2a      	ldr	r3, [pc, #168]	; (8002904 <MX_LTDC_Init+0xfc>)
 800285a:	f240 226e 	movw	r2, #622	; 0x26e
 800285e:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 1343;
 8002860:	4b28      	ldr	r3, [pc, #160]	; (8002904 <MX_LTDC_Init+0xfc>)
 8002862:	f240 523f 	movw	r2, #1343	; 0x53f
 8002866:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 634;
 8002868:	4b26      	ldr	r3, [pc, #152]	; (8002904 <MX_LTDC_Init+0xfc>)
 800286a:	f240 227a 	movw	r2, #634	; 0x27a
 800286e:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8002870:	4b24      	ldr	r3, [pc, #144]	; (8002904 <MX_LTDC_Init+0xfc>)
 8002872:	2200      	movs	r2, #0
 8002874:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8002878:	4b22      	ldr	r3, [pc, #136]	; (8002904 <MX_LTDC_Init+0xfc>)
 800287a:	2200      	movs	r2, #0
 800287c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8002880:	4b20      	ldr	r3, [pc, #128]	; (8002904 <MX_LTDC_Init+0xfc>)
 8002882:	2200      	movs	r2, #0
 8002884:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8002888:	481e      	ldr	r0, [pc, #120]	; (8002904 <MX_LTDC_Init+0xfc>)
 800288a:	f004 fdf7 	bl	800747c <HAL_LTDC_Init>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8002894:	f000 fa6a 	bl	8002d6c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8002898:	2300      	movs	r3, #0
 800289a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 1024;
 800289c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028a0:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 600;
 80028a6:	f44f 7316 	mov.w	r3, #600	; 0x258
 80028aa:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 80028ac:	2301      	movs	r3, #1
 80028ae:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80028b0:	23ff      	movs	r3, #255	; 0xff
 80028b2:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80028b4:	2300      	movs	r3, #0
 80028b6:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80028b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028bc:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80028be:	2305      	movs	r3, #5
 80028c0:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 80028c2:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 80028c6:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 1024;
 80028c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 600;
 80028ce:	f44f 7316 	mov.w	r3, #600	; 0x258
 80028d2:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80028d4:	2300      	movs	r3, #0
 80028d6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80028da:	2300      	movs	r3, #0
 80028dc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 80028e0:	2300      	movs	r3, #0
 80028e2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80028e6:	1d3b      	adds	r3, r7, #4
 80028e8:	2200      	movs	r2, #0
 80028ea:	4619      	mov	r1, r3
 80028ec:	4805      	ldr	r0, [pc, #20]	; (8002904 <MX_LTDC_Init+0xfc>)
 80028ee:	f004 fe95 	bl	800761c <HAL_LTDC_ConfigLayer>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 80028f8:	f000 fa38 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80028fc:	bf00      	nop
 80028fe:	3738      	adds	r7, #56	; 0x38
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	2000a0a4 	.word	0x2000a0a4
 8002908:	40016800 	.word	0x40016800

0800290c <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b09e      	sub	sp, #120	; 0x78
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002914:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	605a      	str	r2, [r3, #4]
 800291e:	609a      	str	r2, [r3, #8]
 8002920:	60da      	str	r2, [r3, #12]
 8002922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002924:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002928:	2230      	movs	r2, #48	; 0x30
 800292a:	2100      	movs	r1, #0
 800292c:	4618      	mov	r0, r3
 800292e:	f01e fca9 	bl	8021284 <memset>
  if(ltdcHandle->Instance==LTDC)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4aa6      	ldr	r2, [pc, #664]	; (8002bd0 <HAL_LTDC_MspInit+0x2c4>)
 8002938:	4293      	cmp	r3, r2
 800293a:	f040 8144 	bne.w	8002bc6 <HAL_LTDC_MspInit+0x2ba>
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800293e:	2308      	movs	r3, #8
 8002940:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 60;
 8002942:	233c      	movs	r3, #60	; 0x3c
 8002944:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002946:	2302      	movs	r3, #2
 8002948:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800294a:	2300      	movs	r3, #0
 800294c:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800294e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002952:	4618      	mov	r0, r3
 8002954:	f005 fd12 	bl	800837c <HAL_RCCEx_PeriphCLKConfig>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 800295e:	f000 fa05 	bl	8002d6c <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8002962:	2300      	movs	r3, #0
 8002964:	633b      	str	r3, [r7, #48]	; 0x30
 8002966:	4b9b      	ldr	r3, [pc, #620]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296a:	4a9a      	ldr	r2, [pc, #616]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 800296c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002970:	6453      	str	r3, [r2, #68]	; 0x44
 8002972:	4b98      	ldr	r3, [pc, #608]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002976:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800297a:	633b      	str	r3, [r7, #48]	; 0x30
 800297c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002982:	4b94      	ldr	r3, [pc, #592]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002986:	4a93      	ldr	r2, [pc, #588]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002988:	f043 0310 	orr.w	r3, r3, #16
 800298c:	6313      	str	r3, [r2, #48]	; 0x30
 800298e:	4b91      	ldr	r3, [pc, #580]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002992:	f003 0310 	and.w	r3, r3, #16
 8002996:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800299a:	2300      	movs	r3, #0
 800299c:	62bb      	str	r3, [r7, #40]	; 0x28
 800299e:	4b8d      	ldr	r3, [pc, #564]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a2:	4a8c      	ldr	r2, [pc, #560]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029a8:	6313      	str	r3, [r2, #48]	; 0x30
 80029aa:	4b8a      	ldr	r3, [pc, #552]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80029b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	627b      	str	r3, [r7, #36]	; 0x24
 80029ba:	4b86      	ldr	r3, [pc, #536]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029be:	4a85      	ldr	r2, [pc, #532]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029c0:	f043 0320 	orr.w	r3, r3, #32
 80029c4:	6313      	str	r3, [r2, #48]	; 0x30
 80029c6:	4b83      	ldr	r3, [pc, #524]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ca:	f003 0320 	and.w	r3, r3, #32
 80029ce:	627b      	str	r3, [r7, #36]	; 0x24
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80029d2:	2300      	movs	r3, #0
 80029d4:	623b      	str	r3, [r7, #32]
 80029d6:	4b7f      	ldr	r3, [pc, #508]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029da:	4a7e      	ldr	r2, [pc, #504]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029e0:	6313      	str	r3, [r2, #48]	; 0x30
 80029e2:	4b7c      	ldr	r3, [pc, #496]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ea:	623b      	str	r3, [r7, #32]
 80029ec:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]
 80029f2:	4b78      	ldr	r3, [pc, #480]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f6:	4a77      	ldr	r2, [pc, #476]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 80029f8:	f043 0301 	orr.w	r3, r3, #1
 80029fc:	6313      	str	r3, [r2, #48]	; 0x30
 80029fe:	4b75      	ldr	r3, [pc, #468]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	61fb      	str	r3, [r7, #28]
 8002a08:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61bb      	str	r3, [r7, #24]
 8002a0e:	4b71      	ldr	r3, [pc, #452]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a12:	4a70      	ldr	r2, [pc, #448]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a14:	f043 0302 	orr.w	r3, r3, #2
 8002a18:	6313      	str	r3, [r2, #48]	; 0x30
 8002a1a:	4b6e      	ldr	r3, [pc, #440]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	61bb      	str	r3, [r7, #24]
 8002a24:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a26:	2300      	movs	r3, #0
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	4b6a      	ldr	r3, [pc, #424]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	4a69      	ldr	r2, [pc, #420]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a34:	6313      	str	r3, [r2, #48]	; 0x30
 8002a36:	4b67      	ldr	r3, [pc, #412]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a3e:	617b      	str	r3, [r7, #20]
 8002a40:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a42:	2300      	movs	r3, #0
 8002a44:	613b      	str	r3, [r7, #16]
 8002a46:	4b63      	ldr	r3, [pc, #396]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4a:	4a62      	ldr	r2, [pc, #392]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a4c:	f043 0304 	orr.w	r3, r3, #4
 8002a50:	6313      	str	r3, [r2, #48]	; 0x30
 8002a52:	4b60      	ldr	r3, [pc, #384]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a56:	f003 0304 	and.w	r3, r3, #4
 8002a5a:	613b      	str	r3, [r7, #16]
 8002a5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	4b5c      	ldr	r3, [pc, #368]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	4a5b      	ldr	r2, [pc, #364]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a68:	f043 0308 	orr.w	r3, r3, #8
 8002a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a6e:	4b59      	ldr	r3, [pc, #356]	; (8002bd4 <HAL_LTDC_MspInit+0x2c8>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	f003 0308 	and.w	r3, r3, #8
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]
    PG12     ------> LTDC_B1
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    PI4     ------> LTDC_B4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002a7a:	2370      	movs	r3, #112	; 0x70
 8002a7c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a7e:	2302      	movs	r3, #2
 8002a80:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a82:	2300      	movs	r3, #0
 8002a84:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a86:	2303      	movs	r3, #3
 8002a88:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002a8a:	230e      	movs	r3, #14
 8002a8c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a8e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002a92:	4619      	mov	r1, r3
 8002a94:	4850      	ldr	r0, [pc, #320]	; (8002bd8 <HAL_LTDC_MspInit+0x2cc>)
 8002a96:	f003 fabf 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2
 8002a9a:	f240 6315 	movw	r3, #1557	; 0x615
 8002a9e:	667b      	str	r3, [r7, #100]	; 0x64
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002aac:	230e      	movs	r3, #14
 8002aae:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002ab0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	4849      	ldr	r0, [pc, #292]	; (8002bdc <HAL_LTDC_MspInit+0x2d0>)
 8002ab8:	f003 faae 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002abc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ac0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aca:	2303      	movs	r3, #3
 8002acc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002ace:	230e      	movs	r3, #14
 8002ad0:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ad2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4841      	ldr	r0, [pc, #260]	; (8002be0 <HAL_LTDC_MspInit+0x2d4>)
 8002ada:	f003 fa9d 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_14;
 8002ade:	f244 130c 	movw	r3, #16652	; 0x410c
 8002ae2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aec:	2303      	movs	r3, #3
 8002aee:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002af0:	230e      	movs	r3, #14
 8002af2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002af4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002af8:	4619      	mov	r1, r3
 8002afa:	483a      	ldr	r0, [pc, #232]	; (8002be4 <HAL_LTDC_MspInit+0x2d8>)
 8002afc:	f003 fa8c 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_11|GPIO_PIN_12;
 8002b00:	f641 0348 	movw	r3, #6216	; 0x1848
 8002b04:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b06:	2302      	movs	r3, #2
 8002b08:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b12:	230e      	movs	r3, #14
 8002b14:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b16:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4832      	ldr	r0, [pc, #200]	; (8002be8 <HAL_LTDC_MspInit+0x2dc>)
 8002b1e:	f003 fa7b 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002b22:	2303      	movs	r3, #3
 8002b24:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b26:	2302      	movs	r3, #2
 8002b28:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002b32:	2309      	movs	r3, #9
 8002b34:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b36:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	482b      	ldr	r0, [pc, #172]	; (8002bec <HAL_LTDC_MspInit+0x2e0>)
 8002b3e:	f003 fa6b 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_8|GPIO_PIN_9;
 8002b42:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002b46:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b50:	2303      	movs	r3, #3
 8002b52:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b54:	230e      	movs	r3, #14
 8002b56:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b58:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4823      	ldr	r0, [pc, #140]	; (8002bec <HAL_LTDC_MspInit+0x2e0>)
 8002b60:	f003 fa5a 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11|GPIO_PIN_12;
 8002b64:	f44f 53c6 	mov.w	r3, #6336	; 0x18c0
 8002b68:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b72:	2303      	movs	r3, #3
 8002b74:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b76:	230e      	movs	r3, #14
 8002b78:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b7a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002b7e:	4619      	mov	r1, r3
 8002b80:	481b      	ldr	r0, [pc, #108]	; (8002bf0 <HAL_LTDC_MspInit+0x2e4>)
 8002b82:	f003 fa49 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b86:	2380      	movs	r3, #128	; 0x80
 8002b88:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b92:	2303      	movs	r3, #3
 8002b94:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002b96:	230e      	movs	r3, #14
 8002b98:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b9a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4814      	ldr	r0, [pc, #80]	; (8002bf4 <HAL_LTDC_MspInit+0x2e8>)
 8002ba2:	f003 fa39 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ba6:	2340      	movs	r3, #64	; 0x40
 8002ba8:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002baa:	2302      	movs	r3, #2
 8002bac:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002bb6:	230e      	movs	r3, #14
 8002bb8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bba:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	480d      	ldr	r0, [pc, #52]	; (8002bf8 <HAL_LTDC_MspInit+0x2ec>)
 8002bc2:	f003 fa29 	bl	8006018 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8002bc6:	bf00      	nop
 8002bc8:	3778      	adds	r7, #120	; 0x78
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40016800 	.word	0x40016800
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	40022000 	.word	0x40022000
 8002be0:	40021400 	.word	0x40021400
 8002be4:	40021c00 	.word	0x40021c00
 8002be8:	40020000 	.word	0x40020000
 8002bec:	40020400 	.word	0x40020400
 8002bf0:	40021800 	.word	0x40021800
 8002bf4:	40020800 	.word	0x40020800
 8002bf8:	40020c00 	.word	0x40020c00

08002bfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c00:	f000 fcde 	bl	80035c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c04:	f000 f822 	bl	8002c4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c08:	f7ff fbf4 	bl	80023f4 <MX_GPIO_Init>
  MX_SDIO_SD_Init();
 8002c0c:	f000 f8ea 	bl	8002de4 <MX_SDIO_SD_Init>
  MX_USART1_UART_Init();
 8002c10:	f000 fc20 	bl	8003454 <MX_USART1_UART_Init>
  MX_DMA_Init();
 8002c14:	f7fe fd62 	bl	80016dc <MX_DMA_Init>
  MX_FATFS_Init();
 8002c18:	f008 ff3a 	bl	800ba90 <MX_FATFS_Init>
  MX_CRC_Init();
 8002c1c:	f7fe fd28 	bl	8001670 <MX_CRC_Init>
  MX_DMA2D_Init();
 8002c20:	f7fe fd84 	bl	800172c <MX_DMA2D_Init>
  MX_FMC_Init();
 8002c24:	f7fe fe66 	bl	80018f4 <MX_FMC_Init>
  MX_LTDC_Init();
 8002c28:	f7ff fdee 	bl	8002808 <MX_LTDC_Init>
  MX_RNG_Init();
 8002c2c:	f000 f8a4 	bl	8002d78 <MX_RNG_Init>
  MX_ADC1_Init();
 8002c30:	f7fe fc56 	bl	80014e0 <MX_ADC1_Init>
  MX_TIM6_Init();
 8002c34:	f000 fbae 	bl	8003394 <MX_TIM6_Init>
  MX_I2C2_Init();
 8002c38:	f7ff fd5e 	bl	80026f8 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002c3c:	f00d fbfc 	bl	8010438 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002c40:	f7fe ff56 	bl	8001af0 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8002c44:	f00d fc3e 	bl	80104c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002c48:	e7fe      	b.n	8002c48 <main+0x4c>
	...

08002c4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b094      	sub	sp, #80	; 0x50
 8002c50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c52:	f107 0320 	add.w	r3, r7, #32
 8002c56:	2230      	movs	r2, #48	; 0x30
 8002c58:	2100      	movs	r1, #0
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f01e fb12 	bl	8021284 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c60:	f107 030c 	add.w	r3, r7, #12
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	605a      	str	r2, [r3, #4]
 8002c6a:	609a      	str	r2, [r3, #8]
 8002c6c:	60da      	str	r2, [r3, #12]
 8002c6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c70:	2300      	movs	r3, #0
 8002c72:	60bb      	str	r3, [r7, #8]
 8002c74:	4b2b      	ldr	r3, [pc, #172]	; (8002d24 <SystemClock_Config+0xd8>)
 8002c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c78:	4a2a      	ldr	r2, [pc, #168]	; (8002d24 <SystemClock_Config+0xd8>)
 8002c7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c7e:	6413      	str	r3, [r2, #64]	; 0x40
 8002c80:	4b28      	ldr	r3, [pc, #160]	; (8002d24 <SystemClock_Config+0xd8>)
 8002c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c88:	60bb      	str	r3, [r7, #8]
 8002c8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	607b      	str	r3, [r7, #4]
 8002c90:	4b25      	ldr	r3, [pc, #148]	; (8002d28 <SystemClock_Config+0xdc>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a24      	ldr	r2, [pc, #144]	; (8002d28 <SystemClock_Config+0xdc>)
 8002c96:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c9a:	6013      	str	r3, [r2, #0]
 8002c9c:	4b22      	ldr	r3, [pc, #136]	; (8002d28 <SystemClock_Config+0xdc>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002cac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cb0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002cb6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002cba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8002cbc:	230f      	movs	r3, #15
 8002cbe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002cc0:	23d8      	movs	r3, #216	; 0xd8
 8002cc2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002cc8:	2308      	movs	r3, #8
 8002cca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ccc:	f107 0320 	add.w	r3, r7, #32
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f004 fec9 	bl	8007a68 <HAL_RCC_OscConfig>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002cdc:	f000 f846 	bl	8002d6c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002ce0:	f004 fe72 	bl	80079c8 <HAL_PWREx_EnableOverDrive>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002cea:	f000 f83f 	bl	8002d6c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cee:	230f      	movs	r3, #15
 8002cf0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002cfa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002cfe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002d00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d04:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002d06:	f107 030c 	add.w	r3, r7, #12
 8002d0a:	2105      	movs	r1, #5
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f005 f923 	bl	8007f58 <HAL_RCC_ClockConfig>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002d18:	f000 f828 	bl	8002d6c <Error_Handler>
  }
}
 8002d1c:	bf00      	nop
 8002d1e:	3750      	adds	r7, #80	; 0x50
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40023800 	.word	0x40023800
 8002d28:	40007000 	.word	0x40007000

08002d2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a09      	ldr	r2, [pc, #36]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d101      	bne.n	8002d42 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002d3e:	f000 fc61 	bl	8003604 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim->Instance == TIM6){
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a07      	ldr	r2, [pc, #28]	; (8002d64 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d104      	bne.n	8002d56 <HAL_TIM_PeriodElapsedCallback+0x2a>
  		timer_cnt++;
 8002d4c:	4b06      	ldr	r3, [pc, #24]	; (8002d68 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	3301      	adds	r3, #1
 8002d52:	4a05      	ldr	r2, [pc, #20]	; (8002d68 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002d54:	6013      	str	r3, [r2, #0]
  	}
  /* USER CODE END Callback 1 */
}
 8002d56:	bf00      	nop
 8002d58:	3708      	adds	r7, #8
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	40001400 	.word	0x40001400
 8002d64:	40001000 	.word	0x40001000
 8002d68:	2000a2ec 	.word	0x2000a2ec

08002d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d70:	b672      	cpsid	i
}
 8002d72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d74:	e7fe      	b.n	8002d74 <Error_Handler+0x8>
	...

08002d78 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	; (8002d98 <MX_RNG_Init+0x20>)
 8002d7e:	4a07      	ldr	r2, [pc, #28]	; (8002d9c <MX_RNG_Init+0x24>)
 8002d80:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002d82:	4805      	ldr	r0, [pc, #20]	; (8002d98 <MX_RNG_Init+0x20>)
 8002d84:	f005 fcba 	bl	80086fc <HAL_RNG_Init>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8002d8e:	f7ff ffed 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8002d92:	bf00      	nop
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	2000a14c 	.word	0x2000a14c
 8002d9c:	50060800 	.word	0x50060800

08002da0 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a0b      	ldr	r2, [pc, #44]	; (8002ddc <HAL_RNG_MspInit+0x3c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d10d      	bne.n	8002dce <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	4b0a      	ldr	r3, [pc, #40]	; (8002de0 <HAL_RNG_MspInit+0x40>)
 8002db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dba:	4a09      	ldr	r2, [pc, #36]	; (8002de0 <HAL_RNG_MspInit+0x40>)
 8002dbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dc0:	6353      	str	r3, [r2, #52]	; 0x34
 8002dc2:	4b07      	ldr	r3, [pc, #28]	; (8002de0 <HAL_RNG_MspInit+0x40>)
 8002dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dca:	60fb      	str	r3, [r7, #12]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8002dce:	bf00      	nop
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	50060800 	.word	0x50060800
 8002de0:	40023800 	.word	0x40023800

08002de4 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002de8:	4b0c      	ldr	r3, [pc, #48]	; (8002e1c <MX_SDIO_SD_Init+0x38>)
 8002dea:	4a0d      	ldr	r2, [pc, #52]	; (8002e20 <MX_SDIO_SD_Init+0x3c>)
 8002dec:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002dee:	4b0b      	ldr	r3, [pc, #44]	; (8002e1c <MX_SDIO_SD_Init+0x38>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002df4:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <MX_SDIO_SD_Init+0x38>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002dfa:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <MX_SDIO_SD_Init+0x38>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002e00:	4b06      	ldr	r3, [pc, #24]	; (8002e1c <MX_SDIO_SD_Init+0x38>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002e06:	4b05      	ldr	r3, [pc, #20]	; (8002e1c <MX_SDIO_SD_Init+0x38>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002e0c:	4b03      	ldr	r3, [pc, #12]	; (8002e1c <MX_SDIO_SD_Init+0x38>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002e12:	bf00      	nop
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	2000a15c 	.word	0x2000a15c
 8002e20:	40012c00 	.word	0x40012c00

08002e24 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08a      	sub	sp, #40	; 0x28
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e2c:	f107 0314 	add.w	r3, r7, #20
 8002e30:	2200      	movs	r2, #0
 8002e32:	601a      	str	r2, [r3, #0]
 8002e34:	605a      	str	r2, [r3, #4]
 8002e36:	609a      	str	r2, [r3, #8]
 8002e38:	60da      	str	r2, [r3, #12]
 8002e3a:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a68      	ldr	r2, [pc, #416]	; (8002fe4 <HAL_SD_MspInit+0x1c0>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	f040 80c9 	bne.w	8002fda <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002e48:	2300      	movs	r3, #0
 8002e4a:	613b      	str	r3, [r7, #16]
 8002e4c:	4b66      	ldr	r3, [pc, #408]	; (8002fe8 <HAL_SD_MspInit+0x1c4>)
 8002e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e50:	4a65      	ldr	r2, [pc, #404]	; (8002fe8 <HAL_SD_MspInit+0x1c4>)
 8002e52:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e56:	6453      	str	r3, [r2, #68]	; 0x44
 8002e58:	4b63      	ldr	r3, [pc, #396]	; (8002fe8 <HAL_SD_MspInit+0x1c4>)
 8002e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e60:	613b      	str	r3, [r7, #16]
 8002e62:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e64:	2300      	movs	r3, #0
 8002e66:	60fb      	str	r3, [r7, #12]
 8002e68:	4b5f      	ldr	r3, [pc, #380]	; (8002fe8 <HAL_SD_MspInit+0x1c4>)
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6c:	4a5e      	ldr	r2, [pc, #376]	; (8002fe8 <HAL_SD_MspInit+0x1c4>)
 8002e6e:	f043 0304 	orr.w	r3, r3, #4
 8002e72:	6313      	str	r3, [r2, #48]	; 0x30
 8002e74:	4b5c      	ldr	r3, [pc, #368]	; (8002fe8 <HAL_SD_MspInit+0x1c4>)
 8002e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e78:	f003 0304 	and.w	r3, r3, #4
 8002e7c:	60fb      	str	r3, [r7, #12]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e80:	2300      	movs	r3, #0
 8002e82:	60bb      	str	r3, [r7, #8]
 8002e84:	4b58      	ldr	r3, [pc, #352]	; (8002fe8 <HAL_SD_MspInit+0x1c4>)
 8002e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e88:	4a57      	ldr	r2, [pc, #348]	; (8002fe8 <HAL_SD_MspInit+0x1c4>)
 8002e8a:	f043 0308 	orr.w	r3, r3, #8
 8002e8e:	6313      	str	r3, [r2, #48]	; 0x30
 8002e90:	4b55      	ldr	r3, [pc, #340]	; (8002fe8 <HAL_SD_MspInit+0x1c4>)
 8002e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e94:	f003 0308 	and.w	r3, r3, #8
 8002e98:	60bb      	str	r3, [r7, #8]
 8002e9a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002e9c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002ea0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002eae:	230c      	movs	r3, #12
 8002eb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eb2:	f107 0314 	add.w	r3, r7, #20
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	484c      	ldr	r0, [pc, #304]	; (8002fec <HAL_SD_MspInit+0x1c8>)
 8002eba:	f003 f8ad 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ebe:	2304      	movs	r3, #4
 8002ec0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002ece:	230c      	movs	r3, #12
 8002ed0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ed2:	f107 0314 	add.w	r3, r7, #20
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	4845      	ldr	r0, [pc, #276]	; (8002ff0 <HAL_SD_MspInit+0x1cc>)
 8002eda:	f003 f89d 	bl	8006018 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002ede:	4b45      	ldr	r3, [pc, #276]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002ee0:	4a45      	ldr	r2, [pc, #276]	; (8002ff8 <HAL_SD_MspInit+0x1d4>)
 8002ee2:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002ee4:	4b43      	ldr	r3, [pc, #268]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002ee6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002eea:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002eec:	4b41      	ldr	r3, [pc, #260]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ef2:	4b40      	ldr	r3, [pc, #256]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ef8:	4b3e      	ldr	r3, [pc, #248]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002efa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002efe:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002f00:	4b3c      	ldr	r3, [pc, #240]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f02:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f06:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002f08:	4b3a      	ldr	r3, [pc, #232]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002f0e:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002f10:	4b38      	ldr	r3, [pc, #224]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f12:	2220      	movs	r2, #32
 8002f14:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f16:	4b37      	ldr	r3, [pc, #220]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002f1c:	4b35      	ldr	r3, [pc, #212]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f1e:	2204      	movs	r2, #4
 8002f20:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002f22:	4b34      	ldr	r3, [pc, #208]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f24:	2203      	movs	r2, #3
 8002f26:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002f28:	4b32      	ldr	r3, [pc, #200]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f2a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002f2e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002f30:	4b30      	ldr	r3, [pc, #192]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f32:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002f36:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8002f38:	482e      	ldr	r0, [pc, #184]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f3a:	f001 f8b5 	bl	80040a8 <HAL_DMA_Init>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8002f44:	f7ff ff12 	bl	8002d6c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a2a      	ldr	r2, [pc, #168]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f4c:	641a      	str	r2, [r3, #64]	; 0x40
 8002f4e:	4a29      	ldr	r2, [pc, #164]	; (8002ff4 <HAL_SD_MspInit+0x1d0>)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8002f54:	4b29      	ldr	r3, [pc, #164]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f56:	4a2a      	ldr	r2, [pc, #168]	; (8003000 <HAL_SD_MspInit+0x1dc>)
 8002f58:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002f5a:	4b28      	ldr	r3, [pc, #160]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f5c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f60:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f62:	4b26      	ldr	r3, [pc, #152]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f64:	2240      	movs	r2, #64	; 0x40
 8002f66:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f68:	4b24      	ldr	r3, [pc, #144]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f6e:	4b23      	ldr	r3, [pc, #140]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f74:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002f76:	4b21      	ldr	r3, [pc, #132]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f7c:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002f7e:	4b1f      	ldr	r3, [pc, #124]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f80:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002f84:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8002f86:	4b1d      	ldr	r3, [pc, #116]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f88:	2220      	movs	r2, #32
 8002f8a:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f8c:	4b1b      	ldr	r3, [pc, #108]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002f92:	4b1a      	ldr	r3, [pc, #104]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f94:	2204      	movs	r2, #4
 8002f96:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002f98:	4b18      	ldr	r3, [pc, #96]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002f9e:	4b17      	ldr	r3, [pc, #92]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002fa0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002fa4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002fa6:	4b15      	ldr	r3, [pc, #84]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002fa8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002fac:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002fae:	4813      	ldr	r0, [pc, #76]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002fb0:	f001 f87a 	bl	80040a8 <HAL_DMA_Init>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8002fba:	f7ff fed7 	bl	8002d6c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a0e      	ldr	r2, [pc, #56]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002fc2:	63da      	str	r2, [r3, #60]	; 0x3c
 8002fc4:	4a0d      	ldr	r2, [pc, #52]	; (8002ffc <HAL_SD_MspInit+0x1d8>)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 6, 0);
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2106      	movs	r1, #6
 8002fce:	2031      	movs	r0, #49	; 0x31
 8002fd0:	f001 f824 	bl	800401c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002fd4:	2031      	movs	r0, #49	; 0x31
 8002fd6:	f001 f83d 	bl	8004054 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8002fda:	bf00      	nop
 8002fdc:	3728      	adds	r7, #40	; 0x28
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40012c00 	.word	0x40012c00
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40020800 	.word	0x40020800
 8002ff0:	40020c00 	.word	0x40020c00
 8002ff4:	2000a1e0 	.word	0x2000a1e0
 8002ff8:	40026458 	.word	0x40026458
 8002ffc:	2000a240 	.word	0x2000a240
 8003000:	400264a0 	.word	0x400264a0

08003004 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800300a:	2300      	movs	r3, #0
 800300c:	607b      	str	r3, [r7, #4]
 800300e:	4b12      	ldr	r3, [pc, #72]	; (8003058 <HAL_MspInit+0x54>)
 8003010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003012:	4a11      	ldr	r2, [pc, #68]	; (8003058 <HAL_MspInit+0x54>)
 8003014:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003018:	6453      	str	r3, [r2, #68]	; 0x44
 800301a:	4b0f      	ldr	r3, [pc, #60]	; (8003058 <HAL_MspInit+0x54>)
 800301c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003022:	607b      	str	r3, [r7, #4]
 8003024:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003026:	2300      	movs	r3, #0
 8003028:	603b      	str	r3, [r7, #0]
 800302a:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_MspInit+0x54>)
 800302c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302e:	4a0a      	ldr	r2, [pc, #40]	; (8003058 <HAL_MspInit+0x54>)
 8003030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003034:	6413      	str	r3, [r2, #64]	; 0x40
 8003036:	4b08      	ldr	r3, [pc, #32]	; (8003058 <HAL_MspInit+0x54>)
 8003038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800303e:	603b      	str	r3, [r7, #0]
 8003040:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003042:	2200      	movs	r2, #0
 8003044:	210f      	movs	r1, #15
 8003046:	f06f 0001 	mvn.w	r0, #1
 800304a:	f000 ffe7 	bl	800401c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800304e:	bf00      	nop
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40023800 	.word	0x40023800

0800305c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b08c      	sub	sp, #48	; 0x30
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003064:	2300      	movs	r3, #0
 8003066:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003068:	2300      	movs	r3, #0
 800306a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 800306c:	2200      	movs	r2, #0
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	2037      	movs	r0, #55	; 0x37
 8003072:	f000 ffd3 	bl	800401c <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003076:	2037      	movs	r0, #55	; 0x37
 8003078:	f000 ffec 	bl	8004054 <HAL_NVIC_EnableIRQ>

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800307c:	2300      	movs	r3, #0
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	4b1f      	ldr	r3, [pc, #124]	; (8003100 <HAL_InitTick+0xa4>)
 8003082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003084:	4a1e      	ldr	r2, [pc, #120]	; (8003100 <HAL_InitTick+0xa4>)
 8003086:	f043 0320 	orr.w	r3, r3, #32
 800308a:	6413      	str	r3, [r2, #64]	; 0x40
 800308c:	4b1c      	ldr	r3, [pc, #112]	; (8003100 <HAL_InitTick+0xa4>)
 800308e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003090:	f003 0320 	and.w	r3, r3, #32
 8003094:	60fb      	str	r3, [r7, #12]
 8003096:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003098:	f107 0210 	add.w	r2, r7, #16
 800309c:	f107 0314 	add.w	r3, r7, #20
 80030a0:	4611      	mov	r1, r2
 80030a2:	4618      	mov	r0, r3
 80030a4:	f005 f938 	bl	8008318 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80030a8:	f005 f90e 	bl	80082c8 <HAL_RCC_GetPCLK1Freq>
 80030ac:	4603      	mov	r3, r0
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030b4:	4a13      	ldr	r2, [pc, #76]	; (8003104 <HAL_InitTick+0xa8>)
 80030b6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ba:	0c9b      	lsrs	r3, r3, #18
 80030bc:	3b01      	subs	r3, #1
 80030be:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80030c0:	4b11      	ldr	r3, [pc, #68]	; (8003108 <HAL_InitTick+0xac>)
 80030c2:	4a12      	ldr	r2, [pc, #72]	; (800310c <HAL_InitTick+0xb0>)
 80030c4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80030c6:	4b10      	ldr	r3, [pc, #64]	; (8003108 <HAL_InitTick+0xac>)
 80030c8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80030cc:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80030ce:	4a0e      	ldr	r2, [pc, #56]	; (8003108 <HAL_InitTick+0xac>)
 80030d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030d2:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80030d4:	4b0c      	ldr	r3, [pc, #48]	; (8003108 <HAL_InitTick+0xac>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030da:	4b0b      	ldr	r3, [pc, #44]	; (8003108 <HAL_InitTick+0xac>)
 80030dc:	2200      	movs	r2, #0
 80030de:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 80030e0:	4809      	ldr	r0, [pc, #36]	; (8003108 <HAL_InitTick+0xac>)
 80030e2:	f006 ff3d 	bl	8009f60 <HAL_TIM_Base_Init>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d104      	bne.n	80030f6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 80030ec:	4806      	ldr	r0, [pc, #24]	; (8003108 <HAL_InitTick+0xac>)
 80030ee:	f006 ff87 	bl	800a000 <HAL_TIM_Base_Start_IT>
 80030f2:	4603      	mov	r3, r0
 80030f4:	e000      	b.n	80030f8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3730      	adds	r7, #48	; 0x30
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40023800 	.word	0x40023800
 8003104:	431bde83 	.word	0x431bde83
 8003108:	2000a2a0 	.word	0x2000a2a0
 800310c:	40001400 	.word	0x40001400

08003110 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003114:	e7fe      	b.n	8003114 <NMI_Handler+0x4>

08003116 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003116:	b480      	push	{r7}
 8003118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800311a:	e7fe      	b.n	800311a <HardFault_Handler+0x4>

0800311c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003120:	e7fe      	b.n	8003120 <MemManage_Handler+0x4>

08003122 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003122:	b480      	push	{r7}
 8003124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003126:	e7fe      	b.n	8003126 <BusFault_Handler+0x4>

08003128 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800312c:	e7fe      	b.n	800312c <UsageFault_Handler+0x4>

0800312e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800312e:	b480      	push	{r7}
 8003130:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003132:	bf00      	nop
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TP_INT_Pin);
 8003140:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003144:	f003 f948 	bl	80063d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003148:	bf00      	nop
 800314a:	bd80      	pop	{r7, pc}

0800314c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */
  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8003150:	4802      	ldr	r0, [pc, #8]	; (800315c <SDIO_IRQHandler+0x10>)
 8003152:	f005 fd73 	bl	8008c3c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	2000a15c 	.word	0x2000a15c

08003160 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003164:	4802      	ldr	r0, [pc, #8]	; (8003170 <TIM6_DAC_IRQHandler+0x10>)
 8003166:	f006 ffbb 	bl	800a0e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800316a:	bf00      	nop
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	2000a2f0 	.word	0x2000a2f0

08003174 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003178:	4802      	ldr	r0, [pc, #8]	; (8003184 <TIM7_IRQHandler+0x10>)
 800317a:	f006 ffb1 	bl	800a0e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800317e:	bf00      	nop
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	2000a2a0 	.word	0x2000a2a0

08003188 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800318c:	4802      	ldr	r0, [pc, #8]	; (8003198 <DMA2_Stream3_IRQHandler+0x10>)
 800318e:	f001 f8b3 	bl	80042f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003192:	bf00      	nop
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	2000a1e0 	.word	0x2000a1e0

0800319c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80031a0:	4802      	ldr	r0, [pc, #8]	; (80031ac <ETH_IRQHandler+0x10>)
 80031a2:	f002 f98b 	bl	80054bc <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80031a6:	bf00      	nop
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	2000d6e8 	.word	0x2000d6e8

080031b0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80031b4:	4802      	ldr	r0, [pc, #8]	; (80031c0 <DMA2_Stream6_IRQHandler+0x10>)
 80031b6:	f001 f89f 	bl	80042f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80031ba:	bf00      	nop
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	2000a240 	.word	0x2000a240

080031c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
	return 1;
 80031c8:	2301      	movs	r3, #1
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <_kill>:

int _kill(int pid, int sig)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80031de:	4b05      	ldr	r3, [pc, #20]	; (80031f4 <_kill+0x20>)
 80031e0:	2216      	movs	r2, #22
 80031e2:	601a      	str	r2, [r3, #0]
	return -1;
 80031e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr
 80031f4:	20021f84 	.word	0x20021f84

080031f8 <_exit>:

void _exit (int status)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003200:	f04f 31ff 	mov.w	r1, #4294967295
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f7ff ffe5 	bl	80031d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 800320a:	e7fe      	b.n	800320a <_exit+0x12>

0800320c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]
 800321c:	e00a      	b.n	8003234 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800321e:	f3af 8000 	nop.w
 8003222:	4601      	mov	r1, r0
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	60ba      	str	r2, [r7, #8]
 800322a:	b2ca      	uxtb	r2, r1
 800322c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	3301      	adds	r3, #1
 8003232:	617b      	str	r3, [r7, #20]
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	429a      	cmp	r2, r3
 800323a:	dbf0      	blt.n	800321e <_read+0x12>
	}

return len;
 800323c:	687b      	ldr	r3, [r7, #4]
}
 800323e:	4618      	mov	r0, r3
 8003240:	3718      	adds	r7, #24
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b086      	sub	sp, #24
 800324a:	af00      	add	r7, sp, #0
 800324c:	60f8      	str	r0, [r7, #12]
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]
 8003256:	e009      	b.n	800326c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	1c5a      	adds	r2, r3, #1
 800325c:	60ba      	str	r2, [r7, #8]
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f000 f969 	bl	8003538 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	3301      	adds	r3, #1
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	429a      	cmp	r2, r3
 8003272:	dbf1      	blt.n	8003258 <_write+0x12>
	}
	return len;
 8003274:	687b      	ldr	r3, [r7, #4]
}
 8003276:	4618      	mov	r0, r3
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <_close>:

int _close(int file)
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
	return -1;
 8003286:	f04f 33ff 	mov.w	r3, #4294967295
}
 800328a:	4618      	mov	r0, r3
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr

08003296 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003296:	b480      	push	{r7}
 8003298:	b083      	sub	sp, #12
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
 800329e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80032a6:	605a      	str	r2, [r3, #4]
	return 0;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <_isatty>:

int _isatty(int file)
{
 80032b6:	b480      	push	{r7}
 80032b8:	b083      	sub	sp, #12
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
	return 1;
 80032be:	2301      	movs	r3, #1
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
	return 0;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
	...

080032e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b087      	sub	sp, #28
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032f0:	4a14      	ldr	r2, [pc, #80]	; (8003344 <_sbrk+0x5c>)
 80032f2:	4b15      	ldr	r3, [pc, #84]	; (8003348 <_sbrk+0x60>)
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032fc:	4b13      	ldr	r3, [pc, #76]	; (800334c <_sbrk+0x64>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d102      	bne.n	800330a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003304:	4b11      	ldr	r3, [pc, #68]	; (800334c <_sbrk+0x64>)
 8003306:	4a12      	ldr	r2, [pc, #72]	; (8003350 <_sbrk+0x68>)
 8003308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800330a:	4b10      	ldr	r3, [pc, #64]	; (800334c <_sbrk+0x64>)
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4413      	add	r3, r2
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	429a      	cmp	r2, r3
 8003316:	d205      	bcs.n	8003324 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8003318:	4b0e      	ldr	r3, [pc, #56]	; (8003354 <_sbrk+0x6c>)
 800331a:	220c      	movs	r2, #12
 800331c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800331e:	f04f 33ff 	mov.w	r3, #4294967295
 8003322:	e009      	b.n	8003338 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8003324:	4b09      	ldr	r3, [pc, #36]	; (800334c <_sbrk+0x64>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800332a:	4b08      	ldr	r3, [pc, #32]	; (800334c <_sbrk+0x64>)
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4413      	add	r3, r2
 8003332:	4a06      	ldr	r2, [pc, #24]	; (800334c <_sbrk+0x64>)
 8003334:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003336:	68fb      	ldr	r3, [r7, #12]
}
 8003338:	4618      	mov	r0, r3
 800333a:	371c      	adds	r7, #28
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr
 8003344:	20030000 	.word	0x20030000
 8003348:	00001000 	.word	0x00001000
 800334c:	2000a2e8 	.word	0x2000a2e8
 8003350:	20021fc8 	.word	0x20021fc8
 8003354:	20021f84 	.word	0x20021f84

08003358 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800335c:	4b06      	ldr	r3, [pc, #24]	; (8003378 <SystemInit+0x20>)
 800335e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003362:	4a05      	ldr	r2, [pc, #20]	; (8003378 <SystemInit+0x20>)
 8003364:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003368:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800336c:	bf00      	nop
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	e000ed00 	.word	0xe000ed00

0800337c <get_time_val>:

/* USER CODE BEGIN 0 */

uint32_t timer_cnt = 0;

uint32_t get_time_val(void){
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
	return timer_cnt;
 8003380:	4b03      	ldr	r3, [pc, #12]	; (8003390 <get_time_val+0x14>)
 8003382:	681b      	ldr	r3, [r3, #0]
}
 8003384:	4618      	mov	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	2000a2ec 	.word	0x2000a2ec

08003394 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800339a:	463b      	mov	r3, r7
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80033a2:	4b16      	ldr	r3, [pc, #88]	; (80033fc <MX_TIM6_Init+0x68>)
 80033a4:	4a16      	ldr	r2, [pc, #88]	; (8003400 <MX_TIM6_Init+0x6c>)
 80033a6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9;
 80033a8:	4b14      	ldr	r3, [pc, #80]	; (80033fc <MX_TIM6_Init+0x68>)
 80033aa:	2209      	movs	r2, #9
 80033ac:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033ae:	4b13      	ldr	r3, [pc, #76]	; (80033fc <MX_TIM6_Init+0x68>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 899;
 80033b4:	4b11      	ldr	r3, [pc, #68]	; (80033fc <MX_TIM6_Init+0x68>)
 80033b6:	f240 3283 	movw	r2, #899	; 0x383
 80033ba:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80033bc:	4b0f      	ldr	r3, [pc, #60]	; (80033fc <MX_TIM6_Init+0x68>)
 80033be:	2280      	movs	r2, #128	; 0x80
 80033c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80033c2:	480e      	ldr	r0, [pc, #56]	; (80033fc <MX_TIM6_Init+0x68>)
 80033c4:	f006 fdcc 	bl	8009f60 <HAL_TIM_Base_Init>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80033ce:	f7ff fccd 	bl	8002d6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80033d2:	2320      	movs	r3, #32
 80033d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033d6:	2300      	movs	r3, #0
 80033d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80033da:	463b      	mov	r3, r7
 80033dc:	4619      	mov	r1, r3
 80033de:	4807      	ldr	r0, [pc, #28]	; (80033fc <MX_TIM6_Init+0x68>)
 80033e0:	f007 f84e 	bl	800a480 <HAL_TIMEx_MasterConfigSynchronization>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80033ea:	f7ff fcbf 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80033ee:	4803      	ldr	r0, [pc, #12]	; (80033fc <MX_TIM6_Init+0x68>)
 80033f0:	f006 fe06 	bl	800a000 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM6_Init 2 */

}
 80033f4:	bf00      	nop
 80033f6:	3708      	adds	r7, #8
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	2000a2f0 	.word	0x2000a2f0
 8003400:	40001000 	.word	0x40001000

08003404 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a0e      	ldr	r2, [pc, #56]	; (800344c <HAL_TIM_Base_MspInit+0x48>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d115      	bne.n	8003442 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003416:	2300      	movs	r3, #0
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	4b0d      	ldr	r3, [pc, #52]	; (8003450 <HAL_TIM_Base_MspInit+0x4c>)
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	4a0c      	ldr	r2, [pc, #48]	; (8003450 <HAL_TIM_Base_MspInit+0x4c>)
 8003420:	f043 0310 	orr.w	r3, r3, #16
 8003424:	6413      	str	r3, [r2, #64]	; 0x40
 8003426:	4b0a      	ldr	r3, [pc, #40]	; (8003450 <HAL_TIM_Base_MspInit+0x4c>)
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	f003 0310 	and.w	r3, r3, #16
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003432:	2200      	movs	r2, #0
 8003434:	2105      	movs	r1, #5
 8003436:	2036      	movs	r0, #54	; 0x36
 8003438:	f000 fdf0 	bl	800401c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800343c:	2036      	movs	r0, #54	; 0x36
 800343e:	f000 fe09 	bl	8004054 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003442:	bf00      	nop
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40001000 	.word	0x40001000
 8003450:	40023800 	.word	0x40023800

08003454 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003458:	4b11      	ldr	r3, [pc, #68]	; (80034a0 <MX_USART1_UART_Init+0x4c>)
 800345a:	4a12      	ldr	r2, [pc, #72]	; (80034a4 <MX_USART1_UART_Init+0x50>)
 800345c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 800345e:	4b10      	ldr	r3, [pc, #64]	; (80034a0 <MX_USART1_UART_Init+0x4c>)
 8003460:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8003464:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003466:	4b0e      	ldr	r3, [pc, #56]	; (80034a0 <MX_USART1_UART_Init+0x4c>)
 8003468:	2200      	movs	r2, #0
 800346a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800346c:	4b0c      	ldr	r3, [pc, #48]	; (80034a0 <MX_USART1_UART_Init+0x4c>)
 800346e:	2200      	movs	r2, #0
 8003470:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003472:	4b0b      	ldr	r3, [pc, #44]	; (80034a0 <MX_USART1_UART_Init+0x4c>)
 8003474:	2200      	movs	r2, #0
 8003476:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003478:	4b09      	ldr	r3, [pc, #36]	; (80034a0 <MX_USART1_UART_Init+0x4c>)
 800347a:	220c      	movs	r2, #12
 800347c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800347e:	4b08      	ldr	r3, [pc, #32]	; (80034a0 <MX_USART1_UART_Init+0x4c>)
 8003480:	2200      	movs	r2, #0
 8003482:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003484:	4b06      	ldr	r3, [pc, #24]	; (80034a0 <MX_USART1_UART_Init+0x4c>)
 8003486:	2200      	movs	r2, #0
 8003488:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800348a:	4805      	ldr	r0, [pc, #20]	; (80034a0 <MX_USART1_UART_Init+0x4c>)
 800348c:	f007 f888 	bl	800a5a0 <HAL_UART_Init>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003496:	f7ff fc69 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800349a:	bf00      	nop
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	2000a338 	.word	0x2000a338
 80034a4:	40011000 	.word	0x40011000

080034a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b08a      	sub	sp, #40	; 0x28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b0:	f107 0314 	add.w	r3, r7, #20
 80034b4:	2200      	movs	r2, #0
 80034b6:	601a      	str	r2, [r3, #0]
 80034b8:	605a      	str	r2, [r3, #4]
 80034ba:	609a      	str	r2, [r3, #8]
 80034bc:	60da      	str	r2, [r3, #12]
 80034be:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a19      	ldr	r2, [pc, #100]	; (800352c <HAL_UART_MspInit+0x84>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d12c      	bne.n	8003524 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034ca:	2300      	movs	r3, #0
 80034cc:	613b      	str	r3, [r7, #16]
 80034ce:	4b18      	ldr	r3, [pc, #96]	; (8003530 <HAL_UART_MspInit+0x88>)
 80034d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d2:	4a17      	ldr	r2, [pc, #92]	; (8003530 <HAL_UART_MspInit+0x88>)
 80034d4:	f043 0310 	orr.w	r3, r3, #16
 80034d8:	6453      	str	r3, [r2, #68]	; 0x44
 80034da:	4b15      	ldr	r3, [pc, #84]	; (8003530 <HAL_UART_MspInit+0x88>)
 80034dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034de:	f003 0310 	and.w	r3, r3, #16
 80034e2:	613b      	str	r3, [r7, #16]
 80034e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034e6:	2300      	movs	r3, #0
 80034e8:	60fb      	str	r3, [r7, #12]
 80034ea:	4b11      	ldr	r3, [pc, #68]	; (8003530 <HAL_UART_MspInit+0x88>)
 80034ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ee:	4a10      	ldr	r2, [pc, #64]	; (8003530 <HAL_UART_MspInit+0x88>)
 80034f0:	f043 0301 	orr.w	r3, r3, #1
 80034f4:	6313      	str	r3, [r2, #48]	; 0x30
 80034f6:	4b0e      	ldr	r3, [pc, #56]	; (8003530 <HAL_UART_MspInit+0x88>)
 80034f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	60fb      	str	r3, [r7, #12]
 8003500:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003502:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003508:	2302      	movs	r3, #2
 800350a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350c:	2300      	movs	r3, #0
 800350e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003510:	2303      	movs	r3, #3
 8003512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003514:	2307      	movs	r3, #7
 8003516:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003518:	f107 0314 	add.w	r3, r7, #20
 800351c:	4619      	mov	r1, r3
 800351e:	4805      	ldr	r0, [pc, #20]	; (8003534 <HAL_UART_MspInit+0x8c>)
 8003520:	f002 fd7a 	bl	8006018 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003524:	bf00      	nop
 8003526:	3728      	adds	r7, #40	; 0x28
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	40011000 	.word	0x40011000
 8003530:	40023800 	.word	0x40023800
 8003534:	40020000 	.word	0x40020000

08003538 <__io_putchar>:

/* USER CODE BEGIN 1 */
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
	while((huart1.Instance->SR & (0x01 << 6))  == 0);
 8003540:	bf00      	nop
 8003542:	4b09      	ldr	r3, [pc, #36]	; (8003568 <__io_putchar+0x30>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800354c:	2b00      	cmp	r3, #0
 800354e:	d0f8      	beq.n	8003542 <__io_putchar+0xa>
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8003550:	1d39      	adds	r1, r7, #4
 8003552:	f04f 33ff 	mov.w	r3, #4294967295
 8003556:	2201      	movs	r2, #1
 8003558:	4803      	ldr	r0, [pc, #12]	; (8003568 <__io_putchar+0x30>)
 800355a:	f007 f86e 	bl	800a63a <HAL_UART_Transmit>
  return ch;
 800355e:	687b      	ldr	r3, [r7, #4]
}
 8003560:	4618      	mov	r0, r3
 8003562:	3708      	adds	r7, #8
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	2000a338 	.word	0x2000a338

0800356c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800356c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80035a4 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003570:	480d      	ldr	r0, [pc, #52]	; (80035a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003572:	490e      	ldr	r1, [pc, #56]	; (80035ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003574:	4a0e      	ldr	r2, [pc, #56]	; (80035b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003576:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003578:	e002      	b.n	8003580 <LoopCopyDataInit>

0800357a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800357a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800357c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800357e:	3304      	adds	r3, #4

08003580 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003580:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003582:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003584:	d3f9      	bcc.n	800357a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003586:	4a0b      	ldr	r2, [pc, #44]	; (80035b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003588:	4c0b      	ldr	r4, [pc, #44]	; (80035b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800358a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800358c:	e001      	b.n	8003592 <LoopFillZerobss>

0800358e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800358e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003590:	3204      	adds	r2, #4

08003592 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003592:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003594:	d3fb      	bcc.n	800358e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003596:	f7ff fedf 	bl	8003358 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800359a:	f01d fe17 	bl	80211cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800359e:	f7ff fb2d 	bl	8002bfc <main>
  bx  lr    
 80035a2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80035a4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80035a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035ac:	20009f50 	.word	0x20009f50
  ldr r2, =_sidata
 80035b0:	080731a0 	.word	0x080731a0
  ldr r2, =_sbss
 80035b4:	20009f50 	.word	0x20009f50
  ldr r4, =_ebss
 80035b8:	20021fc4 	.word	0x20021fc4

080035bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035bc:	e7fe      	b.n	80035bc <ADC_IRQHandler>
	...

080035c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035c4:	4b0e      	ldr	r3, [pc, #56]	; (8003600 <HAL_Init+0x40>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a0d      	ldr	r2, [pc, #52]	; (8003600 <HAL_Init+0x40>)
 80035ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80035d0:	4b0b      	ldr	r3, [pc, #44]	; (8003600 <HAL_Init+0x40>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a0a      	ldr	r2, [pc, #40]	; (8003600 <HAL_Init+0x40>)
 80035d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80035da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035dc:	4b08      	ldr	r3, [pc, #32]	; (8003600 <HAL_Init+0x40>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a07      	ldr	r2, [pc, #28]	; (8003600 <HAL_Init+0x40>)
 80035e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035e8:	2003      	movs	r0, #3
 80035ea:	f000 fd0c 	bl	8004006 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035ee:	200f      	movs	r0, #15
 80035f0:	f7ff fd34 	bl	800305c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035f4:	f7ff fd06 	bl	8003004 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	40023c00 	.word	0x40023c00

08003604 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003604:	b480      	push	{r7}
 8003606:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003608:	4b06      	ldr	r3, [pc, #24]	; (8003624 <HAL_IncTick+0x20>)
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	461a      	mov	r2, r3
 800360e:	4b06      	ldr	r3, [pc, #24]	; (8003628 <HAL_IncTick+0x24>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4413      	add	r3, r2
 8003614:	4a04      	ldr	r2, [pc, #16]	; (8003628 <HAL_IncTick+0x24>)
 8003616:	6013      	str	r3, [r2, #0]
}
 8003618:	bf00      	nop
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	20009590 	.word	0x20009590
 8003628:	2000a37c 	.word	0x2000a37c

0800362c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  return uwTick;
 8003630:	4b03      	ldr	r3, [pc, #12]	; (8003640 <HAL_GetTick+0x14>)
 8003632:	681b      	ldr	r3, [r3, #0]
}
 8003634:	4618      	mov	r0, r3
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	2000a37c 	.word	0x2000a37c

08003644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800364c:	f7ff ffee 	bl	800362c <HAL_GetTick>
 8003650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800365c:	d005      	beq.n	800366a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800365e:	4b0a      	ldr	r3, [pc, #40]	; (8003688 <HAL_Delay+0x44>)
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	461a      	mov	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4413      	add	r3, r2
 8003668:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800366a:	bf00      	nop
 800366c:	f7ff ffde 	bl	800362c <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	429a      	cmp	r2, r3
 800367a:	d8f7      	bhi.n	800366c <HAL_Delay+0x28>
  {
  }
}
 800367c:	bf00      	nop
 800367e:	bf00      	nop
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	20009590 	.word	0x20009590

0800368c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e033      	b.n	800370a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d109      	bne.n	80036be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f7fd ff6c 	bl	8001588 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	f003 0310 	and.w	r3, r3, #16
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d118      	bne.n	80036fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80036d2:	f023 0302 	bic.w	r3, r3, #2
 80036d6:	f043 0202 	orr.w	r2, r3, #2
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f000 fae8 	bl	8003cb4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ee:	f023 0303 	bic.w	r3, r3, #3
 80036f2:	f043 0201 	orr.w	r2, r3, #1
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	641a      	str	r2, [r3, #64]	; 0x40
 80036fa:	e001      	b.n	8003700 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003708:	7bfb      	ldrb	r3, [r7, #15]
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
	...

08003714 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800371c:	2300      	movs	r3, #0
 800371e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003726:	2b01      	cmp	r3, #1
 8003728:	d101      	bne.n	800372e <HAL_ADC_Start+0x1a>
 800372a:	2302      	movs	r3, #2
 800372c:	e0b2      	b.n	8003894 <HAL_ADC_Start+0x180>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b01      	cmp	r3, #1
 8003742:	d018      	beq.n	8003776 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f042 0201 	orr.w	r2, r2, #1
 8003752:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003754:	4b52      	ldr	r3, [pc, #328]	; (80038a0 <HAL_ADC_Start+0x18c>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a52      	ldr	r2, [pc, #328]	; (80038a4 <HAL_ADC_Start+0x190>)
 800375a:	fba2 2303 	umull	r2, r3, r2, r3
 800375e:	0c9a      	lsrs	r2, r3, #18
 8003760:	4613      	mov	r3, r2
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	4413      	add	r3, r2
 8003766:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003768:	e002      	b.n	8003770 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	3b01      	subs	r3, #1
 800376e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1f9      	bne.n	800376a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	2b01      	cmp	r3, #1
 8003782:	d17a      	bne.n	800387a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003788:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800378c:	f023 0301 	bic.w	r3, r3, #1
 8003790:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d007      	beq.n	80037b6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80037ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037c2:	d106      	bne.n	80037d2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c8:	f023 0206 	bic.w	r2, r3, #6
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	645a      	str	r2, [r3, #68]	; 0x44
 80037d0:	e002      	b.n	80037d8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037e0:	4b31      	ldr	r3, [pc, #196]	; (80038a8 <HAL_ADC_Start+0x194>)
 80037e2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80037ec:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f003 031f 	and.w	r3, r3, #31
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d12a      	bne.n	8003850 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a2b      	ldr	r2, [pc, #172]	; (80038ac <HAL_ADC_Start+0x198>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d015      	beq.n	8003830 <HAL_ADC_Start+0x11c>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a29      	ldr	r2, [pc, #164]	; (80038b0 <HAL_ADC_Start+0x19c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d105      	bne.n	800381a <HAL_ADC_Start+0x106>
 800380e:	4b26      	ldr	r3, [pc, #152]	; (80038a8 <HAL_ADC_Start+0x194>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f003 031f 	and.w	r3, r3, #31
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00a      	beq.n	8003830 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a25      	ldr	r2, [pc, #148]	; (80038b4 <HAL_ADC_Start+0x1a0>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d136      	bne.n	8003892 <HAL_ADC_Start+0x17e>
 8003824:	4b20      	ldr	r3, [pc, #128]	; (80038a8 <HAL_ADC_Start+0x194>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f003 0310 	and.w	r3, r3, #16
 800382c:	2b00      	cmp	r3, #0
 800382e:	d130      	bne.n	8003892 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d129      	bne.n	8003892 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800384c:	609a      	str	r2, [r3, #8]
 800384e:	e020      	b.n	8003892 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a15      	ldr	r2, [pc, #84]	; (80038ac <HAL_ADC_Start+0x198>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d11b      	bne.n	8003892 <HAL_ADC_Start+0x17e>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d114      	bne.n	8003892 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689a      	ldr	r2, [r3, #8]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003876:	609a      	str	r2, [r3, #8]
 8003878:	e00b      	b.n	8003892 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	f043 0210 	orr.w	r2, r3, #16
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388a:	f043 0201 	orr.w	r2, r3, #1
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3714      	adds	r7, #20
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr
 80038a0:	20009588 	.word	0x20009588
 80038a4:	431bde83 	.word	0x431bde83
 80038a8:	40012300 	.word	0x40012300
 80038ac:	40012000 	.word	0x40012000
 80038b0:	40012100 	.word	0x40012100
 80038b4:	40012200 	.word	0x40012200

080038b8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d101      	bne.n	80038ce <HAL_ADC_Stop+0x16>
 80038ca:	2302      	movs	r3, #2
 80038cc:	e021      	b.n	8003912 <HAL_ADC_Stop+0x5a>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0201 	bic.w	r2, r2, #1
 80038e4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d109      	bne.n	8003908 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80038fc:	f023 0301 	bic.w	r3, r3, #1
 8003900:	f043 0201 	orr.w	r2, r3, #1
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b084      	sub	sp, #16
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
 8003926:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003928:	2300      	movs	r3, #0
 800392a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800393a:	d113      	bne.n	8003964 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003946:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800394a:	d10b      	bne.n	8003964 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003950:	f043 0220 	orr.w	r2, r3, #32
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e063      	b.n	8003a2c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003964:	f7ff fe62 	bl	800362c <HAL_GetTick>
 8003968:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800396a:	e021      	b.n	80039b0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003972:	d01d      	beq.n	80039b0 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d007      	beq.n	800398a <HAL_ADC_PollForConversion+0x6c>
 800397a:	f7ff fe57 	bl	800362c <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	683a      	ldr	r2, [r7, #0]
 8003986:	429a      	cmp	r2, r3
 8003988:	d212      	bcs.n	80039b0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b02      	cmp	r3, #2
 8003996:	d00b      	beq.n	80039b0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399c:	f043 0204 	orr.w	r2, r3, #4
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e03d      	b.n	8003a2c <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d1d6      	bne.n	800396c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f06f 0212 	mvn.w	r2, #18
 80039c6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039cc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d123      	bne.n	8003a2a <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d11f      	bne.n	8003a2a <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d006      	beq.n	8003a06 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d111      	bne.n	8003a2a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d105      	bne.n	8003a2a <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a22:	f043 0201 	orr.w	r2, r3, #1
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
	...

08003a50 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_ADC_ConfigChannel+0x1c>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e113      	b.n	8003c94 <HAL_ADC_ConfigChannel+0x244>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2b09      	cmp	r3, #9
 8003a7a:	d925      	bls.n	8003ac8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68d9      	ldr	r1, [r3, #12]
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	461a      	mov	r2, r3
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	4413      	add	r3, r2
 8003a90:	3b1e      	subs	r3, #30
 8003a92:	2207      	movs	r2, #7
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	43da      	mvns	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	400a      	ands	r2, r1
 8003aa0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68d9      	ldr	r1, [r3, #12]
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	005b      	lsls	r3, r3, #1
 8003ab8:	4403      	add	r3, r0
 8003aba:	3b1e      	subs	r3, #30
 8003abc:	409a      	lsls	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	60da      	str	r2, [r3, #12]
 8003ac6:	e022      	b.n	8003b0e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	6919      	ldr	r1, [r3, #16]
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	005b      	lsls	r3, r3, #1
 8003ada:	4413      	add	r3, r2
 8003adc:	2207      	movs	r2, #7
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	43da      	mvns	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	400a      	ands	r2, r1
 8003aea:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	6919      	ldr	r1, [r3, #16]
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	689a      	ldr	r2, [r3, #8]
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	4618      	mov	r0, r3
 8003afe:	4603      	mov	r3, r0
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	4403      	add	r3, r0
 8003b04:	409a      	lsls	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2b06      	cmp	r3, #6
 8003b14:	d824      	bhi.n	8003b60 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685a      	ldr	r2, [r3, #4]
 8003b20:	4613      	mov	r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	4413      	add	r3, r2
 8003b26:	3b05      	subs	r3, #5
 8003b28:	221f      	movs	r2, #31
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	43da      	mvns	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	400a      	ands	r2, r1
 8003b36:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	4618      	mov	r0, r3
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	4413      	add	r3, r2
 8003b50:	3b05      	subs	r3, #5
 8003b52:	fa00 f203 	lsl.w	r2, r0, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	635a      	str	r2, [r3, #52]	; 0x34
 8003b5e:	e04c      	b.n	8003bfa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	2b0c      	cmp	r3, #12
 8003b66:	d824      	bhi.n	8003bb2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685a      	ldr	r2, [r3, #4]
 8003b72:	4613      	mov	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	3b23      	subs	r3, #35	; 0x23
 8003b7a:	221f      	movs	r2, #31
 8003b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b80:	43da      	mvns	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	400a      	ands	r2, r1
 8003b88:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	4618      	mov	r0, r3
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	4413      	add	r3, r2
 8003ba2:	3b23      	subs	r3, #35	; 0x23
 8003ba4:	fa00 f203 	lsl.w	r2, r0, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	430a      	orrs	r2, r1
 8003bae:	631a      	str	r2, [r3, #48]	; 0x30
 8003bb0:	e023      	b.n	8003bfa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	3b41      	subs	r3, #65	; 0x41
 8003bc4:	221f      	movs	r2, #31
 8003bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bca:	43da      	mvns	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	400a      	ands	r2, r1
 8003bd2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	4618      	mov	r0, r3
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685a      	ldr	r2, [r3, #4]
 8003be6:	4613      	mov	r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	4413      	add	r3, r2
 8003bec:	3b41      	subs	r3, #65	; 0x41
 8003bee:	fa00 f203 	lsl.w	r2, r0, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003bfa:	4b29      	ldr	r3, [pc, #164]	; (8003ca0 <HAL_ADC_ConfigChannel+0x250>)
 8003bfc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a28      	ldr	r2, [pc, #160]	; (8003ca4 <HAL_ADC_ConfigChannel+0x254>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d10f      	bne.n	8003c28 <HAL_ADC_ConfigChannel+0x1d8>
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2b12      	cmp	r3, #18
 8003c0e:	d10b      	bne.n	8003c28 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a1d      	ldr	r2, [pc, #116]	; (8003ca4 <HAL_ADC_ConfigChannel+0x254>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d12b      	bne.n	8003c8a <HAL_ADC_ConfigChannel+0x23a>
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a1c      	ldr	r2, [pc, #112]	; (8003ca8 <HAL_ADC_ConfigChannel+0x258>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d003      	beq.n	8003c44 <HAL_ADC_ConfigChannel+0x1f4>
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2b11      	cmp	r3, #17
 8003c42:	d122      	bne.n	8003c8a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a11      	ldr	r2, [pc, #68]	; (8003ca8 <HAL_ADC_ConfigChannel+0x258>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d111      	bne.n	8003c8a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c66:	4b11      	ldr	r3, [pc, #68]	; (8003cac <HAL_ADC_ConfigChannel+0x25c>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a11      	ldr	r2, [pc, #68]	; (8003cb0 <HAL_ADC_ConfigChannel+0x260>)
 8003c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c70:	0c9a      	lsrs	r2, r3, #18
 8003c72:	4613      	mov	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	005b      	lsls	r3, r3, #1
 8003c7a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003c7c:	e002      	b.n	8003c84 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	3b01      	subs	r3, #1
 8003c82:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1f9      	bne.n	8003c7e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3714      	adds	r7, #20
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	40012300 	.word	0x40012300
 8003ca4:	40012000 	.word	0x40012000
 8003ca8:	10000012 	.word	0x10000012
 8003cac:	20009588 	.word	0x20009588
 8003cb0:	431bde83 	.word	0x431bde83

08003cb4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cbc:	4b79      	ldr	r3, [pc, #484]	; (8003ea4 <ADC_Init+0x1f0>)
 8003cbe:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	685a      	ldr	r2, [r3, #4]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ce8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6859      	ldr	r1, [r3, #4]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	021a      	lsls	r2, r3, #8
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003d0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6859      	ldr	r1, [r3, #4]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	689a      	ldr	r2, [r3, #8]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	6899      	ldr	r1, [r3, #8]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	68da      	ldr	r2, [r3, #12]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d46:	4a58      	ldr	r2, [pc, #352]	; (8003ea8 <ADC_Init+0x1f4>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d022      	beq.n	8003d92 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689a      	ldr	r2, [r3, #8]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d5a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6899      	ldr	r1, [r3, #8]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	6899      	ldr	r1, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	609a      	str	r2, [r3, #8]
 8003d90:	e00f      	b.n	8003db2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003da0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689a      	ldr	r2, [r3, #8]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003db0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	689a      	ldr	r2, [r3, #8]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 0202 	bic.w	r2, r2, #2
 8003dc0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	6899      	ldr	r1, [r3, #8]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	7e1b      	ldrb	r3, [r3, #24]
 8003dcc:	005a      	lsls	r2, r3, #1
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d01b      	beq.n	8003e18 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	685a      	ldr	r2, [r3, #4]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003dfe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6859      	ldr	r1, [r3, #4]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	035a      	lsls	r2, r3, #13
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	605a      	str	r2, [r3, #4]
 8003e16:	e007      	b.n	8003e28 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e26:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003e36:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	3b01      	subs	r3, #1
 8003e44:	051a      	lsls	r2, r3, #20
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6899      	ldr	r1, [r3, #8]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e6a:	025a      	lsls	r2, r3, #9
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	430a      	orrs	r2, r1
 8003e72:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689a      	ldr	r2, [r3, #8]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	6899      	ldr	r1, [r3, #8]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	029a      	lsls	r2, r3, #10
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	609a      	str	r2, [r3, #8]
}
 8003e98:	bf00      	nop
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr
 8003ea4:	40012300 	.word	0x40012300
 8003ea8:	0f000001 	.word	0x0f000001

08003eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f003 0307 	and.w	r3, r3, #7
 8003eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ebc:	4b0c      	ldr	r3, [pc, #48]	; (8003ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ec8:	4013      	ands	r3, r2
 8003eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ed4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ed8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ede:	4a04      	ldr	r2, [pc, #16]	; (8003ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	60d3      	str	r3, [r2, #12]
}
 8003ee4:	bf00      	nop
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr
 8003ef0:	e000ed00 	.word	0xe000ed00

08003ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ef8:	4b04      	ldr	r3, [pc, #16]	; (8003f0c <__NVIC_GetPriorityGrouping+0x18>)
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	0a1b      	lsrs	r3, r3, #8
 8003efe:	f003 0307 	and.w	r3, r3, #7
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr
 8003f0c:	e000ed00 	.word	0xe000ed00

08003f10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	4603      	mov	r3, r0
 8003f18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	db0b      	blt.n	8003f3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f22:	79fb      	ldrb	r3, [r7, #7]
 8003f24:	f003 021f 	and.w	r2, r3, #31
 8003f28:	4907      	ldr	r1, [pc, #28]	; (8003f48 <__NVIC_EnableIRQ+0x38>)
 8003f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f2e:	095b      	lsrs	r3, r3, #5
 8003f30:	2001      	movs	r0, #1
 8003f32:	fa00 f202 	lsl.w	r2, r0, r2
 8003f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f3a:	bf00      	nop
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	e000e100 	.word	0xe000e100

08003f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	4603      	mov	r3, r0
 8003f54:	6039      	str	r1, [r7, #0]
 8003f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	db0a      	blt.n	8003f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	b2da      	uxtb	r2, r3
 8003f64:	490c      	ldr	r1, [pc, #48]	; (8003f98 <__NVIC_SetPriority+0x4c>)
 8003f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f6a:	0112      	lsls	r2, r2, #4
 8003f6c:	b2d2      	uxtb	r2, r2
 8003f6e:	440b      	add	r3, r1
 8003f70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f74:	e00a      	b.n	8003f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	b2da      	uxtb	r2, r3
 8003f7a:	4908      	ldr	r1, [pc, #32]	; (8003f9c <__NVIC_SetPriority+0x50>)
 8003f7c:	79fb      	ldrb	r3, [r7, #7]
 8003f7e:	f003 030f 	and.w	r3, r3, #15
 8003f82:	3b04      	subs	r3, #4
 8003f84:	0112      	lsls	r2, r2, #4
 8003f86:	b2d2      	uxtb	r2, r2
 8003f88:	440b      	add	r3, r1
 8003f8a:	761a      	strb	r2, [r3, #24]
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	e000e100 	.word	0xe000e100
 8003f9c:	e000ed00 	.word	0xe000ed00

08003fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b089      	sub	sp, #36	; 0x24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	f1c3 0307 	rsb	r3, r3, #7
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	bf28      	it	cs
 8003fbe:	2304      	movcs	r3, #4
 8003fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	2b06      	cmp	r3, #6
 8003fc8:	d902      	bls.n	8003fd0 <NVIC_EncodePriority+0x30>
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	3b03      	subs	r3, #3
 8003fce:	e000      	b.n	8003fd2 <NVIC_EncodePriority+0x32>
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	fa02 f303 	lsl.w	r3, r2, r3
 8003fde:	43da      	mvns	r2, r3
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	401a      	ands	r2, r3
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff2:	43d9      	mvns	r1, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ff8:	4313      	orrs	r3, r2
         );
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3724      	adds	r7, #36	; 0x24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b082      	sub	sp, #8
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f7ff ff4c 	bl	8003eac <__NVIC_SetPriorityGrouping>
}
 8004014:	bf00      	nop
 8004016:	3708      	adds	r7, #8
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800401c:	b580      	push	{r7, lr}
 800401e:	b086      	sub	sp, #24
 8004020:	af00      	add	r7, sp, #0
 8004022:	4603      	mov	r3, r0
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	607a      	str	r2, [r7, #4]
 8004028:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800402a:	2300      	movs	r3, #0
 800402c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800402e:	f7ff ff61 	bl	8003ef4 <__NVIC_GetPriorityGrouping>
 8004032:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	68b9      	ldr	r1, [r7, #8]
 8004038:	6978      	ldr	r0, [r7, #20]
 800403a:	f7ff ffb1 	bl	8003fa0 <NVIC_EncodePriority>
 800403e:	4602      	mov	r2, r0
 8004040:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004044:	4611      	mov	r1, r2
 8004046:	4618      	mov	r0, r3
 8004048:	f7ff ff80 	bl	8003f4c <__NVIC_SetPriority>
}
 800404c:	bf00      	nop
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	4603      	mov	r3, r0
 800405c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800405e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004062:	4618      	mov	r0, r3
 8004064:	f7ff ff54 	bl	8003f10 <__NVIC_EnableIRQ>
}
 8004068:	bf00      	nop
 800406a:	3708      	adds	r7, #8
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d101      	bne.n	8004082 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e00e      	b.n	80040a0 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	795b      	ldrb	r3, [r3, #5]
 8004086:	b2db      	uxtb	r3, r3
 8004088:	2b00      	cmp	r3, #0
 800408a:	d105      	bne.n	8004098 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f7fd fb00 	bl	8001698 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800409e:	2300      	movs	r3, #0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3708      	adds	r7, #8
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b086      	sub	sp, #24
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040b0:	2300      	movs	r3, #0
 80040b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80040b4:	f7ff faba 	bl	800362c <HAL_GetTick>
 80040b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d101      	bne.n	80040c4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e099      	b.n	80041f8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2202      	movs	r2, #2
 80040c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 0201 	bic.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040e4:	e00f      	b.n	8004106 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040e6:	f7ff faa1 	bl	800362c <HAL_GetTick>
 80040ea:	4602      	mov	r2, r0
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	2b05      	cmp	r3, #5
 80040f2:	d908      	bls.n	8004106 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2220      	movs	r2, #32
 80040f8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2203      	movs	r2, #3
 80040fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e078      	b.n	80041f8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1e8      	bne.n	80040e6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800411c:	697a      	ldr	r2, [r7, #20]
 800411e:	4b38      	ldr	r3, [pc, #224]	; (8004200 <HAL_DMA_Init+0x158>)
 8004120:	4013      	ands	r3, r2
 8004122:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685a      	ldr	r2, [r3, #4]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004132:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800413e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800414a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	4313      	orrs	r3, r2
 8004156:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415c:	2b04      	cmp	r3, #4
 800415e:	d107      	bne.n	8004170 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004168:	4313      	orrs	r3, r2
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	4313      	orrs	r3, r2
 800416e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	697a      	ldr	r2, [r7, #20]
 8004176:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	f023 0307 	bic.w	r3, r3, #7
 8004186:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418c:	697a      	ldr	r2, [r7, #20]
 800418e:	4313      	orrs	r3, r2
 8004190:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004196:	2b04      	cmp	r3, #4
 8004198:	d117      	bne.n	80041ca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00e      	beq.n	80041ca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 fa9d 	bl	80046ec <DMA_CheckFifoParam>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d008      	beq.n	80041ca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2240      	movs	r2, #64	; 0x40
 80041bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80041c6:	2301      	movs	r3, #1
 80041c8:	e016      	b.n	80041f8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 fa54 	bl	8004680 <DMA_CalcBaseAndBitshift>
 80041d8:	4603      	mov	r3, r0
 80041da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e0:	223f      	movs	r2, #63	; 0x3f
 80041e2:	409a      	lsls	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3718      	adds	r7, #24
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	f010803f 	.word	0xf010803f

08004204 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	607a      	str	r2, [r7, #4]
 8004210:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004212:	2300      	movs	r3, #0
 8004214:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800421a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004222:	2b01      	cmp	r3, #1
 8004224:	d101      	bne.n	800422a <HAL_DMA_Start_IT+0x26>
 8004226:	2302      	movs	r3, #2
 8004228:	e040      	b.n	80042ac <HAL_DMA_Start_IT+0xa8>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b01      	cmp	r3, #1
 800423c:	d12f      	bne.n	800429e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2202      	movs	r2, #2
 8004242:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	68b9      	ldr	r1, [r7, #8]
 8004252:	68f8      	ldr	r0, [r7, #12]
 8004254:	f000 f9e6 	bl	8004624 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800425c:	223f      	movs	r2, #63	; 0x3f
 800425e:	409a      	lsls	r2, r3
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f042 0216 	orr.w	r2, r2, #22
 8004272:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004278:	2b00      	cmp	r3, #0
 800427a:	d007      	beq.n	800428c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f042 0208 	orr.w	r2, r2, #8
 800428a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0201 	orr.w	r2, r2, #1
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	e005      	b.n	80042aa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80042a6:	2302      	movs	r3, #2
 80042a8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80042aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3718      	adds	r7, #24
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d004      	beq.n	80042d2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2280      	movs	r2, #128	; 0x80
 80042cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e00c      	b.n	80042ec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2205      	movs	r2, #5
 80042d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 0201 	bic.w	r2, r2, #1
 80042e8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004300:	2300      	movs	r3, #0
 8004302:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004304:	4b8e      	ldr	r3, [pc, #568]	; (8004540 <HAL_DMA_IRQHandler+0x248>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a8e      	ldr	r2, [pc, #568]	; (8004544 <HAL_DMA_IRQHandler+0x24c>)
 800430a:	fba2 2303 	umull	r2, r3, r2, r3
 800430e:	0a9b      	lsrs	r3, r3, #10
 8004310:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004316:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004322:	2208      	movs	r2, #8
 8004324:	409a      	lsls	r2, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	4013      	ands	r3, r2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d01a      	beq.n	8004364 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0304 	and.w	r3, r3, #4
 8004338:	2b00      	cmp	r3, #0
 800433a:	d013      	beq.n	8004364 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0204 	bic.w	r2, r2, #4
 800434a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004350:	2208      	movs	r2, #8
 8004352:	409a      	lsls	r2, r3
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800435c:	f043 0201 	orr.w	r2, r3, #1
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004368:	2201      	movs	r2, #1
 800436a:	409a      	lsls	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	4013      	ands	r3, r2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d012      	beq.n	800439a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00b      	beq.n	800439a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004386:	2201      	movs	r2, #1
 8004388:	409a      	lsls	r2, r3
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004392:	f043 0202 	orr.w	r2, r3, #2
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800439e:	2204      	movs	r2, #4
 80043a0:	409a      	lsls	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	4013      	ands	r3, r2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d012      	beq.n	80043d0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00b      	beq.n	80043d0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043bc:	2204      	movs	r2, #4
 80043be:	409a      	lsls	r2, r3
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c8:	f043 0204 	orr.w	r2, r3, #4
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043d4:	2210      	movs	r2, #16
 80043d6:	409a      	lsls	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	4013      	ands	r3, r2
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d043      	beq.n	8004468 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0308 	and.w	r3, r3, #8
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d03c      	beq.n	8004468 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f2:	2210      	movs	r2, #16
 80043f4:	409a      	lsls	r2, r3
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d018      	beq.n	800443a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d108      	bne.n	8004428 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	2b00      	cmp	r3, #0
 800441c:	d024      	beq.n	8004468 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	4798      	blx	r3
 8004426:	e01f      	b.n	8004468 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800442c:	2b00      	cmp	r3, #0
 800442e:	d01b      	beq.n	8004468 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	4798      	blx	r3
 8004438:	e016      	b.n	8004468 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004444:	2b00      	cmp	r3, #0
 8004446:	d107      	bne.n	8004458 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f022 0208 	bic.w	r2, r2, #8
 8004456:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445c:	2b00      	cmp	r3, #0
 800445e:	d003      	beq.n	8004468 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800446c:	2220      	movs	r2, #32
 800446e:	409a      	lsls	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	4013      	ands	r3, r2
 8004474:	2b00      	cmp	r3, #0
 8004476:	f000 808f 	beq.w	8004598 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0310 	and.w	r3, r3, #16
 8004484:	2b00      	cmp	r3, #0
 8004486:	f000 8087 	beq.w	8004598 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800448e:	2220      	movs	r2, #32
 8004490:	409a      	lsls	r2, r3
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b05      	cmp	r3, #5
 80044a0:	d136      	bne.n	8004510 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f022 0216 	bic.w	r2, r2, #22
 80044b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695a      	ldr	r2, [r3, #20]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d103      	bne.n	80044d2 <HAL_DMA_IRQHandler+0x1da>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d007      	beq.n	80044e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 0208 	bic.w	r2, r2, #8
 80044e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e6:	223f      	movs	r2, #63	; 0x3f
 80044e8:	409a      	lsls	r2, r3
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2201      	movs	r2, #1
 80044f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004502:	2b00      	cmp	r3, #0
 8004504:	d07e      	beq.n	8004604 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	4798      	blx	r3
        }
        return;
 800450e:	e079      	b.n	8004604 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d01d      	beq.n	800455a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d10d      	bne.n	8004548 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004530:	2b00      	cmp	r3, #0
 8004532:	d031      	beq.n	8004598 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	4798      	blx	r3
 800453c:	e02c      	b.n	8004598 <HAL_DMA_IRQHandler+0x2a0>
 800453e:	bf00      	nop
 8004540:	20009588 	.word	0x20009588
 8004544:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800454c:	2b00      	cmp	r3, #0
 800454e:	d023      	beq.n	8004598 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	4798      	blx	r3
 8004558:	e01e      	b.n	8004598 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004564:	2b00      	cmp	r3, #0
 8004566:	d10f      	bne.n	8004588 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f022 0210 	bic.w	r2, r2, #16
 8004576:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800459c:	2b00      	cmp	r3, #0
 800459e:	d032      	beq.n	8004606 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a4:	f003 0301 	and.w	r3, r3, #1
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d022      	beq.n	80045f2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2205      	movs	r2, #5
 80045b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 0201 	bic.w	r2, r2, #1
 80045c2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	3301      	adds	r3, #1
 80045c8:	60bb      	str	r3, [r7, #8]
 80045ca:	697a      	ldr	r2, [r7, #20]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d307      	bcc.n	80045e0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0301 	and.w	r3, r3, #1
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1f2      	bne.n	80045c4 <HAL_DMA_IRQHandler+0x2cc>
 80045de:	e000      	b.n	80045e2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80045e0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d005      	beq.n	8004606 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	4798      	blx	r3
 8004602:	e000      	b.n	8004606 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004604:	bf00      	nop
    }
  }
}
 8004606:	3718      	adds	r7, #24
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004618:	4618      	mov	r0, r3
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
 8004630:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004640:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b40      	cmp	r3, #64	; 0x40
 8004650:	d108      	bne.n	8004664 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004662:	e007      	b.n	8004674 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	60da      	str	r2, [r3, #12]
}
 8004674:	bf00      	nop
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	b2db      	uxtb	r3, r3
 800468e:	3b10      	subs	r3, #16
 8004690:	4a14      	ldr	r2, [pc, #80]	; (80046e4 <DMA_CalcBaseAndBitshift+0x64>)
 8004692:	fba2 2303 	umull	r2, r3, r2, r3
 8004696:	091b      	lsrs	r3, r3, #4
 8004698:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800469a:	4a13      	ldr	r2, [pc, #76]	; (80046e8 <DMA_CalcBaseAndBitshift+0x68>)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	4413      	add	r3, r2
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	d909      	bls.n	80046c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80046b6:	f023 0303 	bic.w	r3, r3, #3
 80046ba:	1d1a      	adds	r2, r3, #4
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	659a      	str	r2, [r3, #88]	; 0x58
 80046c0:	e007      	b.n	80046d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80046ca:	f023 0303 	bic.w	r3, r3, #3
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3714      	adds	r7, #20
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	aaaaaaab 	.word	0xaaaaaaab
 80046e8:	080480b0 	.word	0x080480b0

080046ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046f4:	2300      	movs	r3, #0
 80046f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d11f      	bne.n	8004746 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	2b03      	cmp	r3, #3
 800470a:	d856      	bhi.n	80047ba <DMA_CheckFifoParam+0xce>
 800470c:	a201      	add	r2, pc, #4	; (adr r2, 8004714 <DMA_CheckFifoParam+0x28>)
 800470e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004712:	bf00      	nop
 8004714:	08004725 	.word	0x08004725
 8004718:	08004737 	.word	0x08004737
 800471c:	08004725 	.word	0x08004725
 8004720:	080047bb 	.word	0x080047bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004728:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d046      	beq.n	80047be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004734:	e043      	b.n	80047be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800473a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800473e:	d140      	bne.n	80047c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004744:	e03d      	b.n	80047c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800474e:	d121      	bne.n	8004794 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2b03      	cmp	r3, #3
 8004754:	d837      	bhi.n	80047c6 <DMA_CheckFifoParam+0xda>
 8004756:	a201      	add	r2, pc, #4	; (adr r2, 800475c <DMA_CheckFifoParam+0x70>)
 8004758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475c:	0800476d 	.word	0x0800476d
 8004760:	08004773 	.word	0x08004773
 8004764:	0800476d 	.word	0x0800476d
 8004768:	08004785 	.word	0x08004785
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	73fb      	strb	r3, [r7, #15]
      break;
 8004770:	e030      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004776:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d025      	beq.n	80047ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004782:	e022      	b.n	80047ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004788:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800478c:	d11f      	bne.n	80047ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004792:	e01c      	b.n	80047ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b02      	cmp	r3, #2
 8004798:	d903      	bls.n	80047a2 <DMA_CheckFifoParam+0xb6>
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b03      	cmp	r3, #3
 800479e:	d003      	beq.n	80047a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80047a0:	e018      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	73fb      	strb	r3, [r7, #15]
      break;
 80047a6:	e015      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00e      	beq.n	80047d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	73fb      	strb	r3, [r7, #15]
      break;
 80047b8:	e00b      	b.n	80047d2 <DMA_CheckFifoParam+0xe6>
      break;
 80047ba:	bf00      	nop
 80047bc:	e00a      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047be:	bf00      	nop
 80047c0:	e008      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047c2:	bf00      	nop
 80047c4:	e006      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047c6:	bf00      	nop
 80047c8:	e004      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047ca:	bf00      	nop
 80047cc:	e002      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80047ce:	bf00      	nop
 80047d0:	e000      	b.n	80047d4 <DMA_CheckFifoParam+0xe8>
      break;
 80047d2:	bf00      	nop
    }
  } 
  
  return status; 
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop

080047e4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e03b      	b.n	800486e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d106      	bne.n	8004810 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7fc ffc0 	bl	8001790 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2202      	movs	r2, #2
 8004814:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004834:	f023 0107 	bic.w	r1, r3, #7
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	430a      	orrs	r2, r1
 8004842:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800484e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	68d1      	ldr	r1, [r2, #12]
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	6812      	ldr	r2, [r2, #0]
 800485a:	430b      	orrs	r3, r1
 800485c:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3708      	adds	r7, #8
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}

08004876 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8004876:	b580      	push	{r7, lr}
 8004878:	b086      	sub	sp, #24
 800487a:	af02      	add	r7, sp, #8
 800487c:	60f8      	str	r0, [r7, #12]
 800487e:	60b9      	str	r1, [r7, #8]
 8004880:	607a      	str	r2, [r7, #4]
 8004882:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800488a:	2b01      	cmp	r3, #1
 800488c:	d101      	bne.n	8004892 <HAL_DMA2D_Start+0x1c>
 800488e:	2302      	movs	r3, #2
 8004890:	e018      	b.n	80048c4 <HAL_DMA2D_Start+0x4e>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2202      	movs	r2, #2
 800489e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	9300      	str	r3, [sp, #0]
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	68b9      	ldr	r1, [r7, #8]
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 f989 	bl	8004bc4 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f042 0201 	orr.w	r2, r2, #1
 80048c0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d056      	beq.n	8004996 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80048e8:	f7fe fea0 	bl	800362c <HAL_GetTick>
 80048ec:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80048ee:	e04b      	b.n	8004988 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d023      	beq.n	800494a <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f003 0320 	and.w	r3, r3, #32
 8004908:	2b00      	cmp	r3, #0
 800490a:	d005      	beq.n	8004918 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004910:	f043 0202 	orr.w	r2, r3, #2
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d005      	beq.n	800492e <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004926:	f043 0201 	orr.w	r2, r3, #1
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2221      	movs	r2, #33	; 0x21
 8004934:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2204      	movs	r2, #4
 800493a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e0a5      	b.n	8004a96 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004950:	d01a      	beq.n	8004988 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004952:	f7fe fe6b 	bl	800362c <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	683a      	ldr	r2, [r7, #0]
 800495e:	429a      	cmp	r2, r3
 8004960:	d302      	bcc.n	8004968 <HAL_DMA2D_PollForTransfer+0x9c>
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d10f      	bne.n	8004988 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800496c:	f043 0220 	orr.w	r2, r3, #32
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2203      	movs	r2, #3
 8004978:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e086      	b.n	8004a96 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f003 0302 	and.w	r3, r3, #2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d0ac      	beq.n	80048f0 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	69db      	ldr	r3, [r3, #28]
 800499c:	f003 0320 	and.w	r3, r3, #32
 80049a0:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	f003 0320 	and.w	r3, r3, #32
 80049ac:	693a      	ldr	r2, [r7, #16]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d061      	beq.n	8004a7c <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80049b8:	f7fe fe38 	bl	800362c <HAL_GetTick>
 80049bc:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80049be:	e056      	b.n	8004a6e <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d02e      	beq.n	8004a30 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f003 0308 	and.w	r3, r3, #8
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d005      	beq.n	80049e8 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e0:	f043 0204 	orr.w	r2, r3, #4
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d005      	beq.n	80049fe <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f6:	f043 0202 	orr.w	r2, r3, #2
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f003 0301 	and.w	r3, r3, #1
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d005      	beq.n	8004a14 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0c:	f043 0201 	orr.w	r2, r3, #1
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2229      	movs	r2, #41	; 0x29
 8004a1a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2204      	movs	r2, #4
 8004a20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e032      	b.n	8004a96 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a36:	d01a      	beq.n	8004a6e <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004a38:	f7fe fdf8 	bl	800362c <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	683a      	ldr	r2, [r7, #0]
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d302      	bcc.n	8004a4e <HAL_DMA2D_PollForTransfer+0x182>
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d10f      	bne.n	8004a6e <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a52:	f043 0220 	orr.w	r2, r3, #32
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2203      	movs	r2, #3
 8004a5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e013      	b.n	8004a96 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f003 0310 	and.w	r3, r3, #16
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d0a1      	beq.n	80049c0 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2212      	movs	r2, #18
 8004a82:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3718      	adds	r7, #24
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
	...

08004aa0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b087      	sub	sp, #28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d101      	bne.n	8004ac0 <HAL_DMA2D_ConfigLayer+0x20>
 8004abc:	2302      	movs	r3, #2
 8004abe:	e079      	b.n	8004bb4 <HAL_DMA2D_ConfigLayer+0x114>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2202      	movs	r2, #2
 8004acc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	3318      	adds	r3, #24
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	4413      	add	r3, r2
 8004ada:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	041b      	lsls	r3, r3, #16
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004aea:	4b35      	ldr	r3, [pc, #212]	; (8004bc0 <HAL_DMA2D_ConfigLayer+0x120>)
 8004aec:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	2b0a      	cmp	r3, #10
 8004af4:	d003      	beq.n	8004afe <HAL_DMA2D_ConfigLayer+0x5e>
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	2b09      	cmp	r3, #9
 8004afc:	d107      	bne.n	8004b0e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	e005      	b.n	8004b1a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	061b      	lsls	r3, r3, #24
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d120      	bne.n	8004b62 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	ea02 0103 	and.w	r1, r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	697a      	ldr	r2, [r7, #20]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	693a      	ldr	r2, [r7, #16]
 8004b3e:	6812      	ldr	r2, [r2, #0]
 8004b40:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	2b0a      	cmp	r3, #10
 8004b48:	d003      	beq.n	8004b52 <HAL_DMA2D_ConfigLayer+0xb2>
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2b09      	cmp	r3, #9
 8004b50:	d127      	bne.n	8004ba2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	68da      	ldr	r2, [r3, #12]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004b5e:	629a      	str	r2, [r3, #40]	; 0x28
 8004b60:	e01f      	b.n	8004ba2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	69da      	ldr	r2, [r3, #28]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	43db      	mvns	r3, r3
 8004b6c:	ea02 0103 	and.w	r1, r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	697a      	ldr	r2, [r7, #20]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	693a      	ldr	r2, [r7, #16]
 8004b80:	6812      	ldr	r2, [r2, #0]
 8004b82:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	2b0a      	cmp	r3, #10
 8004b8a:	d003      	beq.n	8004b94 <HAL_DMA2D_ConfigLayer+0xf4>
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	2b09      	cmp	r3, #9
 8004b92:	d106      	bne.n	8004ba2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	68da      	ldr	r2, [r3, #12]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004ba0:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	371c      	adds	r7, #28
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr
 8004bc0:	ff03000f 	.word	0xff03000f

08004bc4 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b08b      	sub	sp, #44	; 0x2c
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
 8004bd0:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bd8:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	041a      	lsls	r2, r3, #16
 8004be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be2:	431a      	orrs	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004bfc:	d174      	bne.n	8004ce8 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004c04:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004c0c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004c14:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d108      	bne.n	8004c36 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	431a      	orrs	r2, r3
 8004c2a:	6a3b      	ldr	r3, [r7, #32]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	627b      	str	r3, [r7, #36]	; 0x24
 8004c34:	e053      	b.n	8004cde <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d106      	bne.n	8004c4c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004c3e:	69ba      	ldr	r2, [r7, #24]
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	697a      	ldr	r2, [r7, #20]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	627b      	str	r3, [r7, #36]	; 0x24
 8004c4a:	e048      	b.n	8004cde <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d111      	bne.n	8004c78 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	0cdb      	lsrs	r3, r3, #19
 8004c58:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	0a9b      	lsrs	r3, r3, #10
 8004c5e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	08db      	lsrs	r3, r3, #3
 8004c64:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	015a      	lsls	r2, r3, #5
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	02db      	lsls	r3, r3, #11
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
 8004c76:	e032      	b.n	8004cde <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	2b03      	cmp	r3, #3
 8004c7e:	d117      	bne.n	8004cb0 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004c80:	6a3b      	ldr	r3, [r7, #32]
 8004c82:	0fdb      	lsrs	r3, r3, #31
 8004c84:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	0cdb      	lsrs	r3, r3, #19
 8004c8a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	0adb      	lsrs	r3, r3, #11
 8004c90:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	08db      	lsrs	r3, r3, #3
 8004c96:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	015a      	lsls	r2, r3, #5
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	029b      	lsls	r3, r3, #10
 8004ca0:	431a      	orrs	r2, r3
 8004ca2:	6a3b      	ldr	r3, [r7, #32]
 8004ca4:	03db      	lsls	r3, r3, #15
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	627b      	str	r3, [r7, #36]	; 0x24
 8004cae:	e016      	b.n	8004cde <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004cb0:	6a3b      	ldr	r3, [r7, #32]
 8004cb2:	0f1b      	lsrs	r3, r3, #28
 8004cb4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	0d1b      	lsrs	r3, r3, #20
 8004cba:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	0b1b      	lsrs	r3, r3, #12
 8004cc0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	091b      	lsrs	r3, r3, #4
 8004cc6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	011a      	lsls	r2, r3, #4
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	021b      	lsls	r3, r3, #8
 8004cd0:	431a      	orrs	r2, r3
 8004cd2:	6a3b      	ldr	r3, [r7, #32]
 8004cd4:	031b      	lsls	r3, r3, #12
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	697a      	ldr	r2, [r7, #20]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ce4:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004ce6:	e003      	b.n	8004cf0 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68ba      	ldr	r2, [r7, #8]
 8004cee:	60da      	str	r2, [r3, #12]
}
 8004cf0:	bf00      	nop
 8004cf2:	372c      	adds	r7, #44	; 0x2c
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b088      	sub	sp, #32
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8004d04:	2300      	movs	r3, #0
 8004d06:	61fb      	str	r3, [r7, #28]
 8004d08:	2300      	movs	r3, #0
 8004d0a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8004d0c:	4ba1      	ldr	r3, [pc, #644]	; (8004f94 <HAL_ETH_Init+0x298>)
 8004d0e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8004d10:	2300      	movs	r3, #0
 8004d12:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004d14:	2300      	movs	r3, #0
 8004d16:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e182      	b.n	8005028 <HAL_ETH_Init+0x32c>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d106      	bne.n	8004d3c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f007 fa6a 	bl	800c210 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	60bb      	str	r3, [r7, #8]
 8004d40:	4b95      	ldr	r3, [pc, #596]	; (8004f98 <HAL_ETH_Init+0x29c>)
 8004d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d44:	4a94      	ldr	r2, [pc, #592]	; (8004f98 <HAL_ETH_Init+0x29c>)
 8004d46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d4a:	6453      	str	r3, [r2, #68]	; 0x44
 8004d4c:	4b92      	ldr	r3, [pc, #584]	; (8004f98 <HAL_ETH_Init+0x29c>)
 8004d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d54:	60bb      	str	r3, [r7, #8]
 8004d56:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004d58:	4b90      	ldr	r3, [pc, #576]	; (8004f9c <HAL_ETH_Init+0x2a0>)
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	4a8f      	ldr	r2, [pc, #572]	; (8004f9c <HAL_ETH_Init+0x2a0>)
 8004d5e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004d62:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004d64:	4b8d      	ldr	r3, [pc, #564]	; (8004f9c <HAL_ETH_Init+0x2a0>)
 8004d66:	685a      	ldr	r2, [r3, #4]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	498b      	ldr	r1, [pc, #556]	; (8004f9c <HAL_ETH_Init+0x2a0>)
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	6812      	ldr	r2, [r2, #0]
 8004d80:	f043 0301 	orr.w	r3, r3, #1
 8004d84:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004d88:	6013      	str	r3, [r2, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004d8a:	f7fe fc4f 	bl	800362c <HAL_GetTick>
 8004d8e:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004d90:	e011      	b.n	8004db6 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8004d92:	f7fe fc4b 	bl	800362c <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004da0:	d909      	bls.n	8004db6 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2203      	movs	r2, #3
 8004da6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e138      	b.n	8005028 <HAL_ETH_Init+0x32c>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1e4      	bne.n	8004d92 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	f023 031c 	bic.w	r3, r3, #28
 8004dd6:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004dd8:	f003 fa6a 	bl	80082b0 <HAL_RCC_GetHCLKFreq>
 8004ddc:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	4a6f      	ldr	r2, [pc, #444]	; (8004fa0 <HAL_ETH_Init+0x2a4>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d908      	bls.n	8004df8 <HAL_ETH_Init+0xfc>
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	4a6e      	ldr	r2, [pc, #440]	; (8004fa4 <HAL_ETH_Init+0x2a8>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d804      	bhi.n	8004df8 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	f043 0308 	orr.w	r3, r3, #8
 8004df4:	61fb      	str	r3, [r7, #28]
 8004df6:	e027      	b.n	8004e48 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004df8:	69bb      	ldr	r3, [r7, #24]
 8004dfa:	4a6a      	ldr	r2, [pc, #424]	; (8004fa4 <HAL_ETH_Init+0x2a8>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d908      	bls.n	8004e12 <HAL_ETH_Init+0x116>
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	4a64      	ldr	r2, [pc, #400]	; (8004f94 <HAL_ETH_Init+0x298>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d204      	bcs.n	8004e12 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	f043 030c 	orr.w	r3, r3, #12
 8004e0e:	61fb      	str	r3, [r7, #28]
 8004e10:	e01a      	b.n	8004e48 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	4a5f      	ldr	r2, [pc, #380]	; (8004f94 <HAL_ETH_Init+0x298>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d303      	bcc.n	8004e22 <HAL_ETH_Init+0x126>
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	4a62      	ldr	r2, [pc, #392]	; (8004fa8 <HAL_ETH_Init+0x2ac>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d911      	bls.n	8004e46 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	4a60      	ldr	r2, [pc, #384]	; (8004fa8 <HAL_ETH_Init+0x2ac>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d908      	bls.n	8004e3c <HAL_ETH_Init+0x140>
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	4a5f      	ldr	r2, [pc, #380]	; (8004fac <HAL_ETH_Init+0x2b0>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d804      	bhi.n	8004e3c <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	f043 0304 	orr.w	r3, r3, #4
 8004e38:	61fb      	str	r3, [r7, #28]
 8004e3a:	e005      	b.n	8004e48 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	f043 0310 	orr.w	r3, r3, #16
 8004e42:	61fb      	str	r3, [r7, #28]
 8004e44:	e000      	b.n	8004e48 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004e46:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	69fa      	ldr	r2, [r7, #28]
 8004e4e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8004e50:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004e54:	2100      	movs	r1, #0
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fc10 	bl	800567c <HAL_ETH_WritePHYRegister>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00b      	beq.n	8004e7a <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004e66:	6939      	ldr	r1, [r7, #16]
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 fdc5 	bl	80059f8 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e0d6      	b.n	8005028 <HAL_ETH_Init+0x32c>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004e7a:	20ff      	movs	r0, #255	; 0xff
 8004e7c:	f7fe fbe2 	bl	8003644 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	f000 80a4 	beq.w	8004fd2 <HAL_ETH_Init+0x2d6>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e8a:	f7fe fbcf 	bl	800362c <HAL_GetTick>
 8004e8e:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004e90:	f107 030c 	add.w	r3, r7, #12
 8004e94:	461a      	mov	r2, r3
 8004e96:	2101      	movs	r1, #1
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 fb87 	bl	80055ac <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8004e9e:	f7fe fbc5 	bl	800362c <HAL_GetTick>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d90f      	bls.n	8004ed0 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004eb4:	6939      	ldr	r1, [r7, #16]
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 fd9e 	bl	80059f8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e0ab      	b.n	8005028 <HAL_ETH_Init+0x32c>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f003 0304 	and.w	r3, r3, #4
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d0da      	beq.n	8004e90 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8004eda:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004ede:	2100      	movs	r1, #0
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 fbcb 	bl	800567c <HAL_ETH_WritePHYRegister>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00b      	beq.n	8004f04 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004ef0:	6939      	ldr	r1, [r7, #16]
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 fd80 	bl	80059f8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004f00:	2301      	movs	r3, #1
 8004f02:	e091      	b.n	8005028 <HAL_ETH_Init+0x32c>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f04:	f7fe fb92 	bl	800362c <HAL_GetTick>
 8004f08:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004f0a:	f107 030c 	add.w	r3, r7, #12
 8004f0e:	461a      	mov	r2, r3
 8004f10:	2101      	movs	r1, #1
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 fb4a 	bl	80055ac <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004f18:	f7fe fb88 	bl	800362c <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d90f      	bls.n	8004f4a <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004f2e:	6939      	ldr	r1, [r7, #16]
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f000 fd61 	bl	80059f8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e06e      	b.n	8005028 <HAL_ETH_Init+0x32c>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f003 0320 	and.w	r3, r3, #32
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d0da      	beq.n	8004f0a <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004f54:	f107 030c 	add.w	r3, r7, #12
 8004f58:	461a      	mov	r2, r3
 8004f5a:	211f      	movs	r1, #31
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f000 fb25 	bl	80055ac <HAL_ETH_ReadPHYRegister>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00b      	beq.n	8004f80 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004f6c:	6939      	ldr	r1, [r7, #16]
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 fd42 	bl	80059f8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e053      	b.n	8005028 <HAL_ETH_Init+0x32c>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f003 0310 	and.w	r3, r3, #16
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d012      	beq.n	8004fb0 <HAL_ETH_Init+0x2b4>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f90:	60da      	str	r2, [r3, #12]
 8004f92:	e010      	b.n	8004fb6 <HAL_ETH_Init+0x2ba>
 8004f94:	03938700 	.word	0x03938700
 8004f98:	40023800 	.word	0x40023800
 8004f9c:	40013800 	.word	0x40013800
 8004fa0:	01312cff 	.word	0x01312cff
 8004fa4:	02160ebf 	.word	0x02160ebf
 8004fa8:	05f5e0ff 	.word	0x05f5e0ff
 8004fac:	08f0d17f 	.word	0x08f0d17f
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d003      	beq.n	8004fc8 <HAL_ETH_Init+0x2cc>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	609a      	str	r2, [r3, #8]
 8004fc6:	e026      	b.n	8005016 <HAL_ETH_Init+0x31a>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004fce:	609a      	str	r2, [r3, #8]
 8004fd0:	e021      	b.n	8005016 <HAL_ETH_Init+0x31a>
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	08db      	lsrs	r3, r3, #3
 8004fd8:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	085b      	lsrs	r3, r3, #1
 8004fe0:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	2100      	movs	r1, #0
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 fb46 	bl	800567c <HAL_ETH_WritePHYRegister>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00b      	beq.n	800500e <HAL_ETH_Init+0x312>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004ffa:	6939      	ldr	r1, [r7, #16]
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 fcfb 	bl	80059f8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e00c      	b.n	8005028 <HAL_ETH_Init+0x32c>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800500e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005012:	f7fe fb17 	bl	8003644 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8005016:	6939      	ldr	r1, [r7, #16]
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 fced 	bl	80059f8 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2201      	movs	r2, #1
 8005022:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	3720      	adds	r7, #32
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8005030:	b480      	push	{r7}
 8005032:	b087      	sub	sp, #28
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
 800503c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005048:	2b01      	cmp	r3, #1
 800504a:	d101      	bne.n	8005050 <HAL_ETH_DMATxDescListInit+0x20>
 800504c:	2302      	movs	r3, #2
 800504e:	e051      	b.n	80050f4 <HAL_ETH_DMATxDescListInit+0xc4>
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8005066:	2300      	movs	r3, #0
 8005068:	617b      	str	r3, [r7, #20]
 800506a:	e030      	b.n	80050ce <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	015b      	lsls	r3, r3, #5
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	4413      	add	r3, r2
 8005074:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800507c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005084:	fb02 f303 	mul.w	r3, r2, r3
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	4413      	add	r3, r2
 800508c:	461a      	mov	r2, r3
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	69db      	ldr	r3, [r3, #28]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d105      	bne.n	80050a6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	3b01      	subs	r3, #1
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d208      	bcs.n	80050c2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	3301      	adds	r3, #1
 80050b4:	015b      	lsls	r3, r3, #5
 80050b6:	68ba      	ldr	r2, [r7, #8]
 80050b8:	4413      	add	r3, r2
 80050ba:	461a      	mov	r2, r3
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	60da      	str	r2, [r3, #12]
 80050c0:	e002      	b.n	80050c8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80050c2:	68ba      	ldr	r2, [r7, #8]
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	3301      	adds	r3, #1
 80050cc:	617b      	str	r3, [r7, #20]
 80050ce:	697a      	ldr	r2, [r7, #20]
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d3ca      	bcc.n	800506c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80050e0:	6113      	str	r3, [r2, #16]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	371c      	adds	r7, #28
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8005100:	b480      	push	{r7}
 8005102:	b087      	sub	sp, #28
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
 800510c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800510e:	2300      	movs	r3, #0
 8005110:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005118:	2b01      	cmp	r3, #1
 800511a:	d101      	bne.n	8005120 <HAL_ETH_DMARxDescListInit+0x20>
 800511c:	2302      	movs	r3, #2
 800511e:	e055      	b.n	80051cc <HAL_ETH_DMARxDescListInit+0xcc>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2202      	movs	r2, #2
 800512c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	68ba      	ldr	r2, [r7, #8]
 8005134:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8005136:	2300      	movs	r3, #0
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	e034      	b.n	80051a6 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	015b      	lsls	r3, r3, #5
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	4413      	add	r3, r2
 8005144:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800514c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8005154:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800515c:	fb02 f303 	mul.w	r3, r2, r3
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	4413      	add	r3, r2
 8005164:	461a      	mov	r2, r3
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d105      	bne.n	800517e <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	3b01      	subs	r3, #1
 8005182:	697a      	ldr	r2, [r7, #20]
 8005184:	429a      	cmp	r2, r3
 8005186:	d208      	bcs.n	800519a <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	3301      	adds	r3, #1
 800518c:	015b      	lsls	r3, r3, #5
 800518e:	68ba      	ldr	r2, [r7, #8]
 8005190:	4413      	add	r3, r2
 8005192:	461a      	mov	r2, r3
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	60da      	str	r2, [r3, #12]
 8005198:	e002      	b.n	80051a0 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800519a:	68ba      	ldr	r2, [r7, #8]
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	3301      	adds	r3, #1
 80051a4:	617b      	str	r3, [r7, #20]
 80051a6:	697a      	ldr	r2, [r7, #20]
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d3c6      	bcc.n	800513c <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80051b8:	60d3      	str	r3, [r2, #12]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80051ca:	2300      	movs	r3, #0
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	371c      	adds	r7, #28
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80051d8:	b480      	push	{r7}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 80051e2:	2300      	movs	r3, #0
 80051e4:	617b      	str	r3, [r7, #20]
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
 80051ea:	2300      	movs	r3, #0
 80051ec:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d101      	bne.n	80051fc <HAL_ETH_TransmitFrame+0x24>
 80051f8:	2302      	movs	r3, #2
 80051fa:	e0cc      	b.n	8005396 <HAL_ETH_TransmitFrame+0x1be>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d109      	bne.n	8005226 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8005222:	2301      	movs	r3, #1
 8005224:	e0b7      	b.n	8005396 <HAL_ETH_TransmitFrame+0x1be>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	da09      	bge.n	8005244 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2212      	movs	r2, #18
 8005234:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e0a8      	b.n	8005396 <HAL_ETH_TransmitFrame+0x1be>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800524a:	4293      	cmp	r3, r2
 800524c:	d915      	bls.n	800527a <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	4a54      	ldr	r2, [pc, #336]	; (80053a4 <HAL_ETH_TransmitFrame+0x1cc>)
 8005252:	fba2 2303 	umull	r2, r3, r2, r3
 8005256:	0a9b      	lsrs	r3, r3, #10
 8005258:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800525a:	683a      	ldr	r2, [r7, #0]
 800525c:	4b51      	ldr	r3, [pc, #324]	; (80053a4 <HAL_ETH_TransmitFrame+0x1cc>)
 800525e:	fba3 1302 	umull	r1, r3, r3, r2
 8005262:	0a9b      	lsrs	r3, r3, #10
 8005264:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8005268:	fb01 f303 	mul.w	r3, r1, r3
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d005      	beq.n	800527e <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	3301      	adds	r3, #1
 8005276:	617b      	str	r3, [r7, #20]
 8005278:	e001      	b.n	800527e <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 800527a:	2301      	movs	r3, #1
 800527c:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	2b01      	cmp	r3, #1
 8005282:	d11c      	bne.n	80052be <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800528e:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8005292:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005298:	683a      	ldr	r2, [r7, #0]
 800529a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800529e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052aa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80052ae:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	461a      	mov	r2, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80052bc:	e04b      	b.n	8005356 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 80052be:	2300      	movs	r3, #0
 80052c0:	613b      	str	r3, [r7, #16]
 80052c2:	e044      	b.n	800534e <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ce:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80052d2:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d107      	bne.n	80052ea <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80052e8:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ee:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80052f2:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	3b01      	subs	r3, #1
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d116      	bne.n	800532c <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005308:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800530c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	4a25      	ldr	r2, [pc, #148]	; (80053a8 <HAL_ETH_TransmitFrame+0x1d0>)
 8005312:	fb03 f202 	mul.w	r2, r3, r2
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	4413      	add	r3, r2
 800531a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800531e:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005324:	68fa      	ldr	r2, [r7, #12]
 8005326:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800532a:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005336:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800533a:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	461a      	mov	r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	3301      	adds	r3, #1
 800534c:	613b      	str	r3, [r7, #16]
 800534e:	693a      	ldr	r2, [r7, #16]
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	429a      	cmp	r2, r3
 8005354:	d3b6      	bcc.n	80052c4 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800535e:	695b      	ldr	r3, [r3, #20]
 8005360:	f003 0304 	and.w	r3, r3, #4
 8005364:	2b00      	cmp	r3, #0
 8005366:	d00d      	beq.n	8005384 <HAL_ETH_TransmitFrame+0x1ac>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005370:	461a      	mov	r2, r3
 8005372:	2304      	movs	r3, #4
 8005374:	6153      	str	r3, [r2, #20]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800537e:	461a      	mov	r2, r3
 8005380:	2300      	movs	r3, #0
 8005382:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005394:	2300      	movs	r3, #0
}
 8005396:	4618      	mov	r0, r3
 8005398:	371c      	adds	r7, #28
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	ac02b00b 	.word	0xac02b00b
 80053a8:	fffffa0c 	.word	0xfffffa0c

080053ac <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b085      	sub	sp, #20
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 80053b4:	2300      	movs	r3, #0
 80053b6:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 80053c2:	2302      	movs	r3, #2
 80053c4:	e074      	b.n	80054b0 <HAL_ETH_GetReceivedFrame_IT+0x104>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2202      	movs	r2, #2
 80053d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80053d6:	e05a      	b.n	800548e <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	3301      	adds	r3, #1
 80053dc:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053ec:	d10d      	bne.n	800540a <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2201      	movs	r2, #1
 80053fa:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	461a      	mov	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	629a      	str	r2, [r3, #40]	; 0x28
 8005408:	e041      	b.n	800548e <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005414:	2b00      	cmp	r3, #0
 8005416:	d10b      	bne.n	8005430 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800541c:	1c5a      	adds	r2, r3, #1
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	461a      	mov	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	629a      	str	r2, [r3, #40]	; 0x28
 800542e:	e02e      	b.n	800548e <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543c:	1c5a      	adds	r2, r3, #1
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005446:	2b01      	cmp	r3, #1
 8005448:	d103      	bne.n	8005452 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	0c1b      	lsrs	r3, r3, #16
 800545a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800545e:	1f1a      	subs	r2, r3, #4
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005468:	689a      	ldr	r2, [r3, #8]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	461a      	mov	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2201      	movs	r2, #1
 800547e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800548a:	2300      	movs	r3, #0
 800548c:	e010      	b.n	80054b0 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2b00      	cmp	r3, #0
 8005496:	db02      	blt.n	800549e <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2b03      	cmp	r3, #3
 800549c:	d99c      	bls.n	80053d8 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b082      	sub	sp, #8
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d2:	2b40      	cmp	r3, #64	; 0x40
 80054d4:	d112      	bne.n	80054fc <HAL_ETH_IRQHandler+0x40>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f006 ff68 	bl	800c3ac <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054e4:	461a      	mov	r2, r3
 80054e6:	2340      	movs	r3, #64	; 0x40
 80054e8:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054fa:	e01a      	b.n	8005532 <HAL_ETH_IRQHandler+0x76>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005504:	695b      	ldr	r3, [r3, #20]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b01      	cmp	r3, #1
 800550c:	d111      	bne.n	8005532 <HAL_ETH_IRQHandler+0x76>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f000 f838 	bl	8005584 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800551c:	461a      	mov	r2, r3
 800551e:	2301      	movs	r3, #1
 8005520:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800553a:	461a      	mov	r2, r3
 800553c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005540:	6153      	str	r3, [r2, #20]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005550:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005554:	d112      	bne.n	800557c <HAL_ETH_IRQHandler+0xc0>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f81e 	bl	8005598 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005564:	461a      	mov	r2, r3
 8005566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800556a:	6153      	str	r3, [r2, #20]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 800557c:	bf00      	nop
 800557e:	3708      	adds	r7, #8
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b086      	sub	sp, #24
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	460b      	mov	r3, r1
 80055b6:	607a      	str	r2, [r7, #4]
 80055b8:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 80055ba:	2300      	movs	r3, #0
 80055bc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80055be:	2300      	movs	r3, #0
 80055c0:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b82      	cmp	r3, #130	; 0x82
 80055cc:	d101      	bne.n	80055d2 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80055ce:	2302      	movs	r3, #2
 80055d0:	e050      	b.n	8005674 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2282      	movs	r2, #130	; 0x82
 80055d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	f003 031c 	and.w	r3, r3, #28
 80055e8:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8a1b      	ldrh	r3, [r3, #16]
 80055ee:	02db      	lsls	r3, r3, #11
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80055f8:	897b      	ldrh	r3, [r7, #10]
 80055fa:	019b      	lsls	r3, r3, #6
 80055fc:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	4313      	orrs	r3, r2
 8005604:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f023 0302 	bic.w	r3, r3, #2
 800560c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	f043 0301 	orr.w	r3, r3, #1
 8005614:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800561e:	f7fe f805 	bl	800362c <HAL_GetTick>
 8005622:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005624:	e015      	b.n	8005652 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8005626:	f7fe f801 	bl	800362c <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005634:	d309      	bcc.n	800564a <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2201      	movs	r2, #1
 800563a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e014      	b.n	8005674 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	f003 0301 	and.w	r3, r3, #1
 8005658:	2b00      	cmp	r3, #0
 800565a:	d1e4      	bne.n	8005626 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	b29b      	uxth	r3, r3
 8005664:	461a      	mov	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2201      	movs	r2, #1
 800566e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	3718      	adds	r7, #24
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b086      	sub	sp, #24
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	460b      	mov	r3, r1
 8005686:	607a      	str	r2, [r7, #4]
 8005688:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800568a:	2300      	movs	r3, #0
 800568c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800568e:	2300      	movs	r3, #0
 8005690:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005698:	b2db      	uxtb	r3, r3
 800569a:	2b42      	cmp	r3, #66	; 0x42
 800569c:	d101      	bne.n	80056a2 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800569e:	2302      	movs	r3, #2
 80056a0:	e04e      	b.n	8005740 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2242      	movs	r2, #66	; 0x42
 80056a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	691b      	ldr	r3, [r3, #16]
 80056b0:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f003 031c 	and.w	r3, r3, #28
 80056b8:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	8a1b      	ldrh	r3, [r3, #16]
 80056be:	02db      	lsls	r3, r3, #11
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80056c8:	897b      	ldrh	r3, [r7, #10]
 80056ca:	019b      	lsls	r3, r3, #6
 80056cc:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f043 0302 	orr.w	r3, r3, #2
 80056dc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f043 0301 	orr.w	r3, r3, #1
 80056e4:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	b29a      	uxth	r2, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80056f8:	f7fd ff98 	bl	800362c <HAL_GetTick>
 80056fc:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80056fe:	e015      	b.n	800572c <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8005700:	f7fd ff94 	bl	800362c <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800570e:	d309      	bcc.n	8005724 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e00d      	b.n	8005740 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1e4      	bne.n	8005700 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800573e:	2300      	movs	r3, #0
}
 8005740:	4618      	mov	r0, r3
 8005742:	3718      	adds	r7, #24
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005756:	2b01      	cmp	r3, #1
 8005758:	d101      	bne.n	800575e <HAL_ETH_Start+0x16>
 800575a:	2302      	movs	r3, #2
 800575c:	e01f      	b.n	800579e <HAL_ETH_Start+0x56>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2202      	movs	r2, #2
 800576a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 fb40 	bl	8005df4 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 fb77 	bl	8005e68 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 fc06 	bl	8005f8c <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 fbab 	bl	8005edc <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f000 fbd4 	bl	8005f34 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3708      	adds	r7, #8
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b082      	sub	sp, #8
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d101      	bne.n	80057bc <HAL_ETH_Stop+0x16>
 80057b8:	2302      	movs	r3, #2
 80057ba:	e01f      	b.n	80057fc <HAL_ETH_Stop+0x56>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2202      	movs	r2, #2
 80057c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 fb9b 	bl	8005f08 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 fbc4 	bl	8005f60 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f000 fb62 	bl	8005ea2 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 fbd4 	bl	8005f8c <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 fb22 	bl	8005e2e <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005818:	2b01      	cmp	r3, #1
 800581a:	d101      	bne.n	8005820 <HAL_ETH_ConfigMAC+0x1c>
 800581c:	2302      	movs	r3, #2
 800581e:	e0e4      	b.n	80059ea <HAL_ETH_ConfigMAC+0x1e6>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2202      	movs	r2, #2
 800582c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80b1 	beq.w	800599a <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	4b6c      	ldr	r3, [pc, #432]	; (80059f4 <HAL_ETH_ConfigMAC+0x1f0>)
 8005844:	4013      	ands	r3, r2
 8005846:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005850:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8005856:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 800585c:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8005862:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8005868:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 800586e:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8005874:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 800587a:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8005880:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8005886:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 800588c:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8005892:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8005894:	68fa      	ldr	r2, [r7, #12]
 8005896:	4313      	orrs	r3, r2
 8005898:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80058aa:	2001      	movs	r0, #1
 80058ac:	f7fd feca 	bl	8003644 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80058c0:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80058c6:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 80058cc:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 80058d2:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 80058d8:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 80058de:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 80058ea:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80058ec:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80058f6:	2001      	movs	r0, #1
 80058f8:	f7fd fea4 	bl	8003644 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	683a      	ldr	r2, [r7, #0]
 800590a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800590c:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	683a      	ldr	r2, [r7, #0]
 8005914:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005916:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005920:	68fa      	ldr	r2, [r7, #12]
 8005922:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005926:	4013      	ands	r3, r2
 8005928:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800592e:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8005934:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800593a:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8005940:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8005946:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 800594c:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	4313      	orrs	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005964:	2001      	movs	r0, #1
 8005966:	f7fd fe6d 	bl	8003644 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	430a      	orrs	r2, r1
 8005980:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800598a:	2001      	movs	r0, #1
 800598c:	f7fd fe5a 	bl	8003644 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	61da      	str	r2, [r3, #28]
 8005998:	e01e      	b.n	80059d8 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80059a8:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	689a      	ldr	r2, [r3, #8]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80059ca:	2001      	movs	r0, #1
 80059cc:	f7fd fe3a 	bl	8003644 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	ff20810f 	.word	0xff20810f

080059f8 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b0b0      	sub	sp, #192	; 0xc0
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8005a02:	2300      	movs	r3, #0
 8005a04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d007      	beq.n	8005a1e <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a14:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005a1c:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8005a22:	2300      	movs	r3, #0
 8005a24:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8005a26:	2300      	movs	r3, #0
 8005a28:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8005a32:	2300      	movs	r3, #0
 8005a34:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	69db      	ldr	r3, [r3, #28]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d103      	bne.n	8005a46 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8005a3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a42:	663b      	str	r3, [r7, #96]	; 0x60
 8005a44:	e001      	b.n	8005a4a <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8005a46:	2300      	movs	r3, #0
 8005a48:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8005a4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a4e:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8005a50:	2300      	movs	r3, #0
 8005a52:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005a54:	2300      	movs	r3, #0
 8005a56:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8005a60:	2300      	movs	r3, #0
 8005a62:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8005a64:	2340      	movs	r3, #64	; 0x40
 8005a66:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005a74:	2300      	movs	r3, #0
 8005a76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8005a80:	2300      	movs	r3, #0
 8005a82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8005a86:	2300      	movs	r3, #0
 8005a88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8005a92:	2300      	movs	r3, #0
 8005a94:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005a98:	2380      	movs	r3, #128	; 0x80
 8005a9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8005abc:	2300      	movs	r3, #0
 8005abe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005acc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005ad0:	4baa      	ldr	r3, [pc, #680]	; (8005d7c <ETH_MACDMAConfig+0x384>)
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005ad8:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8005ada:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005adc:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8005ade:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8005ae0:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8005ae2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8005ae4:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8005aea:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8005aec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8005aee:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8005af0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8005af2:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8005af8:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8005afa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8005afc:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8005afe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8005b00:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8005b02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8005b04:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8005b06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8005b08:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8005b0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8005b0c:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8005b0e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b12:	4313      	orrs	r3, r2
 8005b14:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b20:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005b2c:	2001      	movs	r0, #1
 8005b2e:	f7fd fd89 	bl	8003644 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b3a:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005b3c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8005b3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005b40:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8005b42:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8005b44:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8005b46:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8005b4a:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8005b4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8005b50:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8005b52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8005b56:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8005b58:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8005b5c:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8005b60:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8005b68:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8005b6a:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005b76:	2001      	movs	r0, #1
 8005b78:	f7fd fd64 	bl	8003644 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005b84:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005b8e:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005b98:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005ba4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005ba8:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005bac:	4013      	ands	r3, r2
 8005bae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005bb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005bb6:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005bb8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005bbc:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8005bbe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8005bc2:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8005bc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005bc8:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8005bca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8005bce:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8005bd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005bd4:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8005bd6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005be8:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005bf4:	2001      	movs	r0, #1
 8005bf6:	f7fd fd25 	bl	8003644 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005c02:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005c04:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8005c08:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	69db      	ldr	r3, [r3, #28]
 8005c1a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005c1e:	2001      	movs	r0, #1
 8005c20:	f7fd fd10 	bl	8003644 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005c2c:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8005c32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c36:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8005c3c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005c40:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005c42:	2300      	movs	r3, #0
 8005c44:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8005c46:	2300      	movs	r3, #0
 8005c48:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8005c52:	2304      	movs	r3, #4
 8005c54:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8005c56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8005c5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c60:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005c62:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005c66:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005c68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c6c:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8005c6e:	2380      	movs	r3, #128	; 0x80
 8005c70:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8005c72:	2300      	movs	r3, #0
 8005c74:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005c76:	2300      	movs	r3, #0
 8005c78:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c82:	699b      	ldr	r3, [r3, #24]
 8005c84:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005c88:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005c8c:	4b3c      	ldr	r3, [pc, #240]	; (8005d80 <ETH_MACDMAConfig+0x388>)
 8005c8e:	4013      	ands	r3, r2
 8005c90:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005c94:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8005c96:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005c98:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8005c9a:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8005c9c:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8005c9e:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8005ca0:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8005ca2:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8005ca4:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8005ca6:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8005ca8:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8005caa:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8005cac:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8005cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8005cb0:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8005cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8005cb4:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8005cb6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cc8:	461a      	mov	r2, r3
 8005cca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005cce:	6193      	str	r3, [r2, #24]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005cde:	2001      	movs	r0, #1
 8005ce0:	f7fd fcb0 	bl	8003644 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cec:	461a      	mov	r2, r3
 8005cee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005cf2:	6193      	str	r3, [r2, #24]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005cf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005cf8:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8005cfc:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8005cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005d00:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8005d02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8005d04:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005d06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d08:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8005d0a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8005d0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8005d0e:	4313      	orrs	r3, r2
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	6812      	ldr	r2, [r2, #0]
 8005d14:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005d18:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005d1c:	6013      	str	r3, [r2, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8005d2c:	2001      	movs	r0, #1
 8005d2e:	f7fd fc89 	bl	8003644 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005d40:	6013      	str	r3, [r2, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d10d      	bne.n	8005d66 <ETH_MACDMAConfig+0x36e>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d52:	69db      	ldr	r3, [r3, #28]
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	6812      	ldr	r2, [r2, #0]
 8005d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d60:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005d64:	61d3      	str	r3, [r2, #28]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	2100      	movs	r1, #0
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 f808 	bl	8005d84 <ETH_MACAddressConfig>
}
 8005d74:	bf00      	nop
 8005d76:	37c0      	adds	r7, #192	; 0xc0
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	ff20810f 	.word	0xff20810f
 8005d80:	f8de3f23 	.word	0xf8de3f23

08005d84 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	3305      	adds	r3, #5
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	021b      	lsls	r3, r3, #8
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	3204      	adds	r2, #4
 8005d9c:	7812      	ldrb	r2, [r2, #0]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005da2:	68ba      	ldr	r2, [r7, #8]
 8005da4:	4b11      	ldr	r3, [pc, #68]	; (8005dec <ETH_MACAddressConfig+0x68>)
 8005da6:	4413      	add	r3, r2
 8005da8:	461a      	mov	r2, r3
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	3303      	adds	r3, #3
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	061a      	lsls	r2, r3, #24
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	3302      	adds	r3, #2
 8005dba:	781b      	ldrb	r3, [r3, #0]
 8005dbc:	041b      	lsls	r3, r3, #16
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	781b      	ldrb	r3, [r3, #0]
 8005dc6:	021b      	lsls	r3, r3, #8
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	7812      	ldrb	r2, [r2, #0]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005dd2:	68ba      	ldr	r2, [r7, #8]
 8005dd4:	4b06      	ldr	r3, [pc, #24]	; (8005df0 <ETH_MACAddressConfig+0x6c>)
 8005dd6:	4413      	add	r3, r2
 8005dd8:	461a      	mov	r2, r3
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	6013      	str	r3, [r2, #0]
}
 8005dde:	bf00      	nop
 8005de0:	371c      	adds	r7, #28
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	40028040 	.word	0x40028040
 8005df0:	40028044 	.word	0x40028044

08005df4 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f042 0208 	orr.w	r2, r2, #8
 8005e0e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005e18:	2001      	movs	r0, #1
 8005e1a:	f000 f8dd 	bl	8005fd8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	601a      	str	r2, [r3, #0]
}
 8005e26:	bf00      	nop
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b084      	sub	sp, #16
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005e36:	2300      	movs	r3, #0
 8005e38:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 0208 	bic.w	r2, r2, #8
 8005e48:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005e52:	2001      	movs	r0, #1
 8005e54:	f000 f8c0 	bl	8005fd8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	601a      	str	r2, [r3, #0]
}
 8005e60:	bf00      	nop
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005e70:	2300      	movs	r3, #0
 8005e72:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f042 0204 	orr.w	r2, r2, #4
 8005e82:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005e8c:	2001      	movs	r0, #1
 8005e8e:	f000 f8a3 	bl	8005fd8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	601a      	str	r2, [r3, #0]
}
 8005e9a:	bf00      	nop
 8005e9c:	3710      	adds	r7, #16
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b084      	sub	sp, #16
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f022 0204 	bic.w	r2, r2, #4
 8005ebc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005ec6:	2001      	movs	r0, #1
 8005ec8:	f000 f886 	bl	8005fd8 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	601a      	str	r2, [r3, #0]
}
 8005ed4:	bf00      	nop
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	6812      	ldr	r2, [r2, #0]
 8005ef2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ef6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005efa:	6193      	str	r3, [r2, #24]
}
 8005efc:	bf00      	nop
 8005efe:	370c      	adds	r7, #12
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005f08:	b480      	push	{r7}
 8005f0a:	b083      	sub	sp, #12
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	6812      	ldr	r2, [r2, #0]
 8005f1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f22:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005f26:	6193      	str	r3, [r2, #24]
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f44:	699b      	ldr	r3, [r3, #24]
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	6812      	ldr	r2, [r2, #0]
 8005f4a:	f043 0302 	orr.w	r3, r3, #2
 8005f4e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005f52:	6193      	str	r3, [r2, #24]
}
 8005f54:	bf00      	nop
 8005f56:	370c      	adds	r7, #12
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6812      	ldr	r2, [r2, #0]
 8005f76:	f023 0302 	bic.w	r3, r3, #2
 8005f7a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005f7e:	6193      	str	r3, [r2, #24]
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	6812      	ldr	r2, [r2, #0]
 8005fa6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005faa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005fae:	6193      	str	r3, [r2, #24]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005fbc:	2001      	movs	r0, #1
 8005fbe:	f000 f80b 	bl	8005fd8 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005fcc:	6193      	str	r3, [r2, #24]
}
 8005fce:	bf00      	nop
 8005fd0:	3710      	adds	r7, #16
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
	...

08005fd8 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b085      	sub	sp, #20
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005fe0:	4b0b      	ldr	r3, [pc, #44]	; (8006010 <ETH_Delay+0x38>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a0b      	ldr	r2, [pc, #44]	; (8006014 <ETH_Delay+0x3c>)
 8005fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fea:	0a5b      	lsrs	r3, r3, #9
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	fb02 f303 	mul.w	r3, r2, r3
 8005ff2:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8005ff4:	bf00      	nop
  } 
  while (Delay --);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	1e5a      	subs	r2, r3, #1
 8005ffa:	60fa      	str	r2, [r7, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1f9      	bne.n	8005ff4 <ETH_Delay+0x1c>
}
 8006000:	bf00      	nop
 8006002:	bf00      	nop
 8006004:	3714      	adds	r7, #20
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	20009588 	.word	0x20009588
 8006014:	10624dd3 	.word	0x10624dd3

08006018 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006018:	b480      	push	{r7}
 800601a:	b089      	sub	sp, #36	; 0x24
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006022:	2300      	movs	r3, #0
 8006024:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006026:	2300      	movs	r3, #0
 8006028:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800602a:	2300      	movs	r3, #0
 800602c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800602e:	2300      	movs	r3, #0
 8006030:	61fb      	str	r3, [r7, #28]
 8006032:	e177      	b.n	8006324 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006034:	2201      	movs	r2, #1
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	fa02 f303 	lsl.w	r3, r2, r3
 800603c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	4013      	ands	r3, r2
 8006046:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006048:	693a      	ldr	r2, [r7, #16]
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	429a      	cmp	r2, r3
 800604e:	f040 8166 	bne.w	800631e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f003 0303 	and.w	r3, r3, #3
 800605a:	2b01      	cmp	r3, #1
 800605c:	d005      	beq.n	800606a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006066:	2b02      	cmp	r3, #2
 8006068:	d130      	bne.n	80060cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	005b      	lsls	r3, r3, #1
 8006074:	2203      	movs	r2, #3
 8006076:	fa02 f303 	lsl.w	r3, r2, r3
 800607a:	43db      	mvns	r3, r3
 800607c:	69ba      	ldr	r2, [r7, #24]
 800607e:	4013      	ands	r3, r2
 8006080:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	68da      	ldr	r2, [r3, #12]
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	005b      	lsls	r3, r3, #1
 800608a:	fa02 f303 	lsl.w	r3, r2, r3
 800608e:	69ba      	ldr	r2, [r7, #24]
 8006090:	4313      	orrs	r3, r2
 8006092:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	69ba      	ldr	r2, [r7, #24]
 8006098:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80060a0:	2201      	movs	r2, #1
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	fa02 f303 	lsl.w	r3, r2, r3
 80060a8:	43db      	mvns	r3, r3
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	4013      	ands	r3, r2
 80060ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	091b      	lsrs	r3, r3, #4
 80060b6:	f003 0201 	and.w	r2, r3, #1
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	fa02 f303 	lsl.w	r3, r2, r3
 80060c0:	69ba      	ldr	r2, [r7, #24]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	69ba      	ldr	r2, [r7, #24]
 80060ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f003 0303 	and.w	r3, r3, #3
 80060d4:	2b03      	cmp	r3, #3
 80060d6:	d017      	beq.n	8006108 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80060de:	69fb      	ldr	r3, [r7, #28]
 80060e0:	005b      	lsls	r3, r3, #1
 80060e2:	2203      	movs	r2, #3
 80060e4:	fa02 f303 	lsl.w	r3, r2, r3
 80060e8:	43db      	mvns	r3, r3
 80060ea:	69ba      	ldr	r2, [r7, #24]
 80060ec:	4013      	ands	r3, r2
 80060ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	689a      	ldr	r2, [r3, #8]
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	005b      	lsls	r3, r3, #1
 80060f8:	fa02 f303 	lsl.w	r3, r2, r3
 80060fc:	69ba      	ldr	r2, [r7, #24]
 80060fe:	4313      	orrs	r3, r2
 8006100:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f003 0303 	and.w	r3, r3, #3
 8006110:	2b02      	cmp	r3, #2
 8006112:	d123      	bne.n	800615c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	08da      	lsrs	r2, r3, #3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	3208      	adds	r2, #8
 800611c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006120:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	f003 0307 	and.w	r3, r3, #7
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	220f      	movs	r2, #15
 800612c:	fa02 f303 	lsl.w	r3, r2, r3
 8006130:	43db      	mvns	r3, r3
 8006132:	69ba      	ldr	r2, [r7, #24]
 8006134:	4013      	ands	r3, r2
 8006136:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	691a      	ldr	r2, [r3, #16]
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	f003 0307 	and.w	r3, r3, #7
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	fa02 f303 	lsl.w	r3, r2, r3
 8006148:	69ba      	ldr	r2, [r7, #24]
 800614a:	4313      	orrs	r3, r2
 800614c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	08da      	lsrs	r2, r3, #3
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	3208      	adds	r2, #8
 8006156:	69b9      	ldr	r1, [r7, #24]
 8006158:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	005b      	lsls	r3, r3, #1
 8006166:	2203      	movs	r2, #3
 8006168:	fa02 f303 	lsl.w	r3, r2, r3
 800616c:	43db      	mvns	r3, r3
 800616e:	69ba      	ldr	r2, [r7, #24]
 8006170:	4013      	ands	r3, r2
 8006172:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f003 0203 	and.w	r2, r3, #3
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	005b      	lsls	r3, r3, #1
 8006180:	fa02 f303 	lsl.w	r3, r2, r3
 8006184:	69ba      	ldr	r2, [r7, #24]
 8006186:	4313      	orrs	r3, r2
 8006188:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006198:	2b00      	cmp	r3, #0
 800619a:	f000 80c0 	beq.w	800631e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800619e:	2300      	movs	r3, #0
 80061a0:	60fb      	str	r3, [r7, #12]
 80061a2:	4b66      	ldr	r3, [pc, #408]	; (800633c <HAL_GPIO_Init+0x324>)
 80061a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061a6:	4a65      	ldr	r2, [pc, #404]	; (800633c <HAL_GPIO_Init+0x324>)
 80061a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80061ac:	6453      	str	r3, [r2, #68]	; 0x44
 80061ae:	4b63      	ldr	r3, [pc, #396]	; (800633c <HAL_GPIO_Init+0x324>)
 80061b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061b6:	60fb      	str	r3, [r7, #12]
 80061b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80061ba:	4a61      	ldr	r2, [pc, #388]	; (8006340 <HAL_GPIO_Init+0x328>)
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	089b      	lsrs	r3, r3, #2
 80061c0:	3302      	adds	r3, #2
 80061c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	f003 0303 	and.w	r3, r3, #3
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	220f      	movs	r2, #15
 80061d2:	fa02 f303 	lsl.w	r3, r2, r3
 80061d6:	43db      	mvns	r3, r3
 80061d8:	69ba      	ldr	r2, [r7, #24]
 80061da:	4013      	ands	r3, r2
 80061dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a58      	ldr	r2, [pc, #352]	; (8006344 <HAL_GPIO_Init+0x32c>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d037      	beq.n	8006256 <HAL_GPIO_Init+0x23e>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a57      	ldr	r2, [pc, #348]	; (8006348 <HAL_GPIO_Init+0x330>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d031      	beq.n	8006252 <HAL_GPIO_Init+0x23a>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4a56      	ldr	r2, [pc, #344]	; (800634c <HAL_GPIO_Init+0x334>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d02b      	beq.n	800624e <HAL_GPIO_Init+0x236>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a55      	ldr	r2, [pc, #340]	; (8006350 <HAL_GPIO_Init+0x338>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d025      	beq.n	800624a <HAL_GPIO_Init+0x232>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a54      	ldr	r2, [pc, #336]	; (8006354 <HAL_GPIO_Init+0x33c>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d01f      	beq.n	8006246 <HAL_GPIO_Init+0x22e>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a53      	ldr	r2, [pc, #332]	; (8006358 <HAL_GPIO_Init+0x340>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d019      	beq.n	8006242 <HAL_GPIO_Init+0x22a>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a52      	ldr	r2, [pc, #328]	; (800635c <HAL_GPIO_Init+0x344>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d013      	beq.n	800623e <HAL_GPIO_Init+0x226>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	4a51      	ldr	r2, [pc, #324]	; (8006360 <HAL_GPIO_Init+0x348>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d00d      	beq.n	800623a <HAL_GPIO_Init+0x222>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a50      	ldr	r2, [pc, #320]	; (8006364 <HAL_GPIO_Init+0x34c>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d007      	beq.n	8006236 <HAL_GPIO_Init+0x21e>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a4f      	ldr	r2, [pc, #316]	; (8006368 <HAL_GPIO_Init+0x350>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d101      	bne.n	8006232 <HAL_GPIO_Init+0x21a>
 800622e:	2309      	movs	r3, #9
 8006230:	e012      	b.n	8006258 <HAL_GPIO_Init+0x240>
 8006232:	230a      	movs	r3, #10
 8006234:	e010      	b.n	8006258 <HAL_GPIO_Init+0x240>
 8006236:	2308      	movs	r3, #8
 8006238:	e00e      	b.n	8006258 <HAL_GPIO_Init+0x240>
 800623a:	2307      	movs	r3, #7
 800623c:	e00c      	b.n	8006258 <HAL_GPIO_Init+0x240>
 800623e:	2306      	movs	r3, #6
 8006240:	e00a      	b.n	8006258 <HAL_GPIO_Init+0x240>
 8006242:	2305      	movs	r3, #5
 8006244:	e008      	b.n	8006258 <HAL_GPIO_Init+0x240>
 8006246:	2304      	movs	r3, #4
 8006248:	e006      	b.n	8006258 <HAL_GPIO_Init+0x240>
 800624a:	2303      	movs	r3, #3
 800624c:	e004      	b.n	8006258 <HAL_GPIO_Init+0x240>
 800624e:	2302      	movs	r3, #2
 8006250:	e002      	b.n	8006258 <HAL_GPIO_Init+0x240>
 8006252:	2301      	movs	r3, #1
 8006254:	e000      	b.n	8006258 <HAL_GPIO_Init+0x240>
 8006256:	2300      	movs	r3, #0
 8006258:	69fa      	ldr	r2, [r7, #28]
 800625a:	f002 0203 	and.w	r2, r2, #3
 800625e:	0092      	lsls	r2, r2, #2
 8006260:	4093      	lsls	r3, r2
 8006262:	69ba      	ldr	r2, [r7, #24]
 8006264:	4313      	orrs	r3, r2
 8006266:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006268:	4935      	ldr	r1, [pc, #212]	; (8006340 <HAL_GPIO_Init+0x328>)
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	089b      	lsrs	r3, r3, #2
 800626e:	3302      	adds	r3, #2
 8006270:	69ba      	ldr	r2, [r7, #24]
 8006272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006276:	4b3d      	ldr	r3, [pc, #244]	; (800636c <HAL_GPIO_Init+0x354>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	43db      	mvns	r3, r3
 8006280:	69ba      	ldr	r2, [r7, #24]
 8006282:	4013      	ands	r3, r2
 8006284:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800628e:	2b00      	cmp	r3, #0
 8006290:	d003      	beq.n	800629a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006292:	69ba      	ldr	r2, [r7, #24]
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	4313      	orrs	r3, r2
 8006298:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800629a:	4a34      	ldr	r2, [pc, #208]	; (800636c <HAL_GPIO_Init+0x354>)
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80062a0:	4b32      	ldr	r3, [pc, #200]	; (800636c <HAL_GPIO_Init+0x354>)
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	43db      	mvns	r3, r3
 80062aa:	69ba      	ldr	r2, [r7, #24]
 80062ac:	4013      	ands	r3, r2
 80062ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d003      	beq.n	80062c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80062bc:	69ba      	ldr	r2, [r7, #24]
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80062c4:	4a29      	ldr	r2, [pc, #164]	; (800636c <HAL_GPIO_Init+0x354>)
 80062c6:	69bb      	ldr	r3, [r7, #24]
 80062c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80062ca:	4b28      	ldr	r3, [pc, #160]	; (800636c <HAL_GPIO_Init+0x354>)
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	43db      	mvns	r3, r3
 80062d4:	69ba      	ldr	r2, [r7, #24]
 80062d6:	4013      	ands	r3, r2
 80062d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d003      	beq.n	80062ee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80062e6:	69ba      	ldr	r2, [r7, #24]
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80062ee:	4a1f      	ldr	r2, [pc, #124]	; (800636c <HAL_GPIO_Init+0x354>)
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80062f4:	4b1d      	ldr	r3, [pc, #116]	; (800636c <HAL_GPIO_Init+0x354>)
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	43db      	mvns	r3, r3
 80062fe:	69ba      	ldr	r2, [r7, #24]
 8006300:	4013      	ands	r3, r2
 8006302:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800630c:	2b00      	cmp	r3, #0
 800630e:	d003      	beq.n	8006318 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006310:	69ba      	ldr	r2, [r7, #24]
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	4313      	orrs	r3, r2
 8006316:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006318:	4a14      	ldr	r2, [pc, #80]	; (800636c <HAL_GPIO_Init+0x354>)
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	3301      	adds	r3, #1
 8006322:	61fb      	str	r3, [r7, #28]
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	2b0f      	cmp	r3, #15
 8006328:	f67f ae84 	bls.w	8006034 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800632c:	bf00      	nop
 800632e:	bf00      	nop
 8006330:	3724      	adds	r7, #36	; 0x24
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	40023800 	.word	0x40023800
 8006340:	40013800 	.word	0x40013800
 8006344:	40020000 	.word	0x40020000
 8006348:	40020400 	.word	0x40020400
 800634c:	40020800 	.word	0x40020800
 8006350:	40020c00 	.word	0x40020c00
 8006354:	40021000 	.word	0x40021000
 8006358:	40021400 	.word	0x40021400
 800635c:	40021800 	.word	0x40021800
 8006360:	40021c00 	.word	0x40021c00
 8006364:	40022000 	.word	0x40022000
 8006368:	40022400 	.word	0x40022400
 800636c:	40013c00 	.word	0x40013c00

08006370 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	460b      	mov	r3, r1
 800637a:	807b      	strh	r3, [r7, #2]
 800637c:	4613      	mov	r3, r2
 800637e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006380:	787b      	ldrb	r3, [r7, #1]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d003      	beq.n	800638e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006386:	887a      	ldrh	r2, [r7, #2]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800638c:	e003      	b.n	8006396 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800638e:	887b      	ldrh	r3, [r7, #2]
 8006390:	041a      	lsls	r2, r3, #16
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	619a      	str	r2, [r3, #24]
}
 8006396:	bf00      	nop
 8006398:	370c      	adds	r7, #12
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr

080063a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80063a2:	b480      	push	{r7}
 80063a4:	b085      	sub	sp, #20
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]
 80063aa:	460b      	mov	r3, r1
 80063ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	695b      	ldr	r3, [r3, #20]
 80063b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80063b4:	887a      	ldrh	r2, [r7, #2]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	4013      	ands	r3, r2
 80063ba:	041a      	lsls	r2, r3, #16
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	43d9      	mvns	r1, r3
 80063c0:	887b      	ldrh	r3, [r7, #2]
 80063c2:	400b      	ands	r3, r1
 80063c4:	431a      	orrs	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	619a      	str	r2, [r3, #24]
}
 80063ca:	bf00      	nop
 80063cc:	3714      	adds	r7, #20
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr
	...

080063d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b082      	sub	sp, #8
 80063dc:	af00      	add	r7, sp, #0
 80063de:	4603      	mov	r3, r0
 80063e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80063e2:	4b08      	ldr	r3, [pc, #32]	; (8006404 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063e4:	695a      	ldr	r2, [r3, #20]
 80063e6:	88fb      	ldrh	r3, [r7, #6]
 80063e8:	4013      	ands	r3, r2
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d006      	beq.n	80063fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80063ee:	4a05      	ldr	r2, [pc, #20]	; (8006404 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063f0:	88fb      	ldrh	r3, [r7, #6]
 80063f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80063f4:	88fb      	ldrh	r3, [r7, #6]
 80063f6:	4618      	mov	r0, r3
 80063f8:	f7fc f96e 	bl	80026d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80063fc:	bf00      	nop
 80063fe:	3708      	adds	r7, #8
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}
 8006404:	40013c00 	.word	0x40013c00

08006408 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d101      	bne.n	800641a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	e12b      	b.n	8006672 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006420:	b2db      	uxtb	r3, r3
 8006422:	2b00      	cmp	r3, #0
 8006424:	d106      	bne.n	8006434 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f7fc f9a2 	bl	8002778 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2224      	movs	r2, #36	; 0x24
 8006438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f022 0201 	bic.w	r2, r2, #1
 800644a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800645a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800646a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800646c:	f001 ff2c 	bl	80082c8 <HAL_RCC_GetPCLK1Freq>
 8006470:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	4a81      	ldr	r2, [pc, #516]	; (800667c <HAL_I2C_Init+0x274>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d807      	bhi.n	800648c <HAL_I2C_Init+0x84>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	4a80      	ldr	r2, [pc, #512]	; (8006680 <HAL_I2C_Init+0x278>)
 8006480:	4293      	cmp	r3, r2
 8006482:	bf94      	ite	ls
 8006484:	2301      	movls	r3, #1
 8006486:	2300      	movhi	r3, #0
 8006488:	b2db      	uxtb	r3, r3
 800648a:	e006      	b.n	800649a <HAL_I2C_Init+0x92>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	4a7d      	ldr	r2, [pc, #500]	; (8006684 <HAL_I2C_Init+0x27c>)
 8006490:	4293      	cmp	r3, r2
 8006492:	bf94      	ite	ls
 8006494:	2301      	movls	r3, #1
 8006496:	2300      	movhi	r3, #0
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b00      	cmp	r3, #0
 800649c:	d001      	beq.n	80064a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e0e7      	b.n	8006672 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	4a78      	ldr	r2, [pc, #480]	; (8006688 <HAL_I2C_Init+0x280>)
 80064a6:	fba2 2303 	umull	r2, r3, r2, r3
 80064aa:	0c9b      	lsrs	r3, r3, #18
 80064ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68ba      	ldr	r2, [r7, #8]
 80064be:	430a      	orrs	r2, r1
 80064c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	6a1b      	ldr	r3, [r3, #32]
 80064c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	4a6a      	ldr	r2, [pc, #424]	; (800667c <HAL_I2C_Init+0x274>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d802      	bhi.n	80064dc <HAL_I2C_Init+0xd4>
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	3301      	adds	r3, #1
 80064da:	e009      	b.n	80064f0 <HAL_I2C_Init+0xe8>
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80064e2:	fb02 f303 	mul.w	r3, r2, r3
 80064e6:	4a69      	ldr	r2, [pc, #420]	; (800668c <HAL_I2C_Init+0x284>)
 80064e8:	fba2 2303 	umull	r2, r3, r2, r3
 80064ec:	099b      	lsrs	r3, r3, #6
 80064ee:	3301      	adds	r3, #1
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	6812      	ldr	r2, [r2, #0]
 80064f4:	430b      	orrs	r3, r1
 80064f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	69db      	ldr	r3, [r3, #28]
 80064fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006502:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	495c      	ldr	r1, [pc, #368]	; (800667c <HAL_I2C_Init+0x274>)
 800650c:	428b      	cmp	r3, r1
 800650e:	d819      	bhi.n	8006544 <HAL_I2C_Init+0x13c>
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	1e59      	subs	r1, r3, #1
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	005b      	lsls	r3, r3, #1
 800651a:	fbb1 f3f3 	udiv	r3, r1, r3
 800651e:	1c59      	adds	r1, r3, #1
 8006520:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006524:	400b      	ands	r3, r1
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00a      	beq.n	8006540 <HAL_I2C_Init+0x138>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	1e59      	subs	r1, r3, #1
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	005b      	lsls	r3, r3, #1
 8006534:	fbb1 f3f3 	udiv	r3, r1, r3
 8006538:	3301      	adds	r3, #1
 800653a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800653e:	e051      	b.n	80065e4 <HAL_I2C_Init+0x1dc>
 8006540:	2304      	movs	r3, #4
 8006542:	e04f      	b.n	80065e4 <HAL_I2C_Init+0x1dc>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d111      	bne.n	8006570 <HAL_I2C_Init+0x168>
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	1e58      	subs	r0, r3, #1
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6859      	ldr	r1, [r3, #4]
 8006554:	460b      	mov	r3, r1
 8006556:	005b      	lsls	r3, r3, #1
 8006558:	440b      	add	r3, r1
 800655a:	fbb0 f3f3 	udiv	r3, r0, r3
 800655e:	3301      	adds	r3, #1
 8006560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006564:	2b00      	cmp	r3, #0
 8006566:	bf0c      	ite	eq
 8006568:	2301      	moveq	r3, #1
 800656a:	2300      	movne	r3, #0
 800656c:	b2db      	uxtb	r3, r3
 800656e:	e012      	b.n	8006596 <HAL_I2C_Init+0x18e>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	1e58      	subs	r0, r3, #1
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6859      	ldr	r1, [r3, #4]
 8006578:	460b      	mov	r3, r1
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	440b      	add	r3, r1
 800657e:	0099      	lsls	r1, r3, #2
 8006580:	440b      	add	r3, r1
 8006582:	fbb0 f3f3 	udiv	r3, r0, r3
 8006586:	3301      	adds	r3, #1
 8006588:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800658c:	2b00      	cmp	r3, #0
 800658e:	bf0c      	ite	eq
 8006590:	2301      	moveq	r3, #1
 8006592:	2300      	movne	r3, #0
 8006594:	b2db      	uxtb	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	d001      	beq.n	800659e <HAL_I2C_Init+0x196>
 800659a:	2301      	movs	r3, #1
 800659c:	e022      	b.n	80065e4 <HAL_I2C_Init+0x1dc>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10e      	bne.n	80065c4 <HAL_I2C_Init+0x1bc>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	1e58      	subs	r0, r3, #1
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6859      	ldr	r1, [r3, #4]
 80065ae:	460b      	mov	r3, r1
 80065b0:	005b      	lsls	r3, r3, #1
 80065b2:	440b      	add	r3, r1
 80065b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80065b8:	3301      	adds	r3, #1
 80065ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065c2:	e00f      	b.n	80065e4 <HAL_I2C_Init+0x1dc>
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	1e58      	subs	r0, r3, #1
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6859      	ldr	r1, [r3, #4]
 80065cc:	460b      	mov	r3, r1
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	440b      	add	r3, r1
 80065d2:	0099      	lsls	r1, r3, #2
 80065d4:	440b      	add	r3, r1
 80065d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80065da:	3301      	adds	r3, #1
 80065dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80065e4:	6879      	ldr	r1, [r7, #4]
 80065e6:	6809      	ldr	r1, [r1, #0]
 80065e8:	4313      	orrs	r3, r2
 80065ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	69da      	ldr	r2, [r3, #28]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	431a      	orrs	r2, r3
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	430a      	orrs	r2, r1
 8006606:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006612:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	6911      	ldr	r1, [r2, #16]
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	68d2      	ldr	r2, [r2, #12]
 800661e:	4311      	orrs	r1, r2
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	6812      	ldr	r2, [r2, #0]
 8006624:	430b      	orrs	r3, r1
 8006626:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	695a      	ldr	r2, [r3, #20]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	431a      	orrs	r2, r3
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	430a      	orrs	r2, r1
 8006642:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0201 	orr.w	r2, r2, #1
 8006652:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2220      	movs	r2, #32
 800665e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3710      	adds	r7, #16
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	000186a0 	.word	0x000186a0
 8006680:	001e847f 	.word	0x001e847f
 8006684:	003d08ff 	.word	0x003d08ff
 8006688:	431bde83 	.word	0x431bde83
 800668c:	10624dd3 	.word	0x10624dd3

08006690 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b088      	sub	sp, #32
 8006694:	af02      	add	r7, sp, #8
 8006696:	60f8      	str	r0, [r7, #12]
 8006698:	4608      	mov	r0, r1
 800669a:	4611      	mov	r1, r2
 800669c:	461a      	mov	r2, r3
 800669e:	4603      	mov	r3, r0
 80066a0:	817b      	strh	r3, [r7, #10]
 80066a2:	460b      	mov	r3, r1
 80066a4:	813b      	strh	r3, [r7, #8]
 80066a6:	4613      	mov	r3, r2
 80066a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80066aa:	f7fc ffbf 	bl	800362c <HAL_GetTick>
 80066ae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	2b20      	cmp	r3, #32
 80066ba:	f040 80d9 	bne.w	8006870 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	9300      	str	r3, [sp, #0]
 80066c2:	2319      	movs	r3, #25
 80066c4:	2201      	movs	r2, #1
 80066c6:	496d      	ldr	r1, [pc, #436]	; (800687c <HAL_I2C_Mem_Write+0x1ec>)
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f000 fc7f 	bl	8006fcc <I2C_WaitOnFlagUntilTimeout>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d001      	beq.n	80066d8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80066d4:	2302      	movs	r3, #2
 80066d6:	e0cc      	b.n	8006872 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d101      	bne.n	80066e6 <HAL_I2C_Mem_Write+0x56>
 80066e2:	2302      	movs	r3, #2
 80066e4:	e0c5      	b.n	8006872 <HAL_I2C_Mem_Write+0x1e2>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2201      	movs	r2, #1
 80066ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 0301 	and.w	r3, r3, #1
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d007      	beq.n	800670c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f042 0201 	orr.w	r2, r2, #1
 800670a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800671a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2221      	movs	r2, #33	; 0x21
 8006720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2240      	movs	r2, #64	; 0x40
 8006728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2200      	movs	r2, #0
 8006730:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6a3a      	ldr	r2, [r7, #32]
 8006736:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800673c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006742:	b29a      	uxth	r2, r3
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	4a4d      	ldr	r2, [pc, #308]	; (8006880 <HAL_I2C_Mem_Write+0x1f0>)
 800674c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800674e:	88f8      	ldrh	r0, [r7, #6]
 8006750:	893a      	ldrh	r2, [r7, #8]
 8006752:	8979      	ldrh	r1, [r7, #10]
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	9301      	str	r3, [sp, #4]
 8006758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800675a:	9300      	str	r3, [sp, #0]
 800675c:	4603      	mov	r3, r0
 800675e:	68f8      	ldr	r0, [r7, #12]
 8006760:	f000 fab6 	bl	8006cd0 <I2C_RequestMemoryWrite>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d052      	beq.n	8006810 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e081      	b.n	8006872 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f000 fd00 	bl	8007178 <I2C_WaitOnTXEFlagUntilTimeout>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d00d      	beq.n	800679a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006782:	2b04      	cmp	r3, #4
 8006784:	d107      	bne.n	8006796 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006794:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e06b      	b.n	8006872 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800679e:	781a      	ldrb	r2, [r3, #0]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067aa:	1c5a      	adds	r2, r3, #1
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067b4:	3b01      	subs	r3, #1
 80067b6:	b29a      	uxth	r2, r3
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	3b01      	subs	r3, #1
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	695b      	ldr	r3, [r3, #20]
 80067d0:	f003 0304 	and.w	r3, r3, #4
 80067d4:	2b04      	cmp	r3, #4
 80067d6:	d11b      	bne.n	8006810 <HAL_I2C_Mem_Write+0x180>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d017      	beq.n	8006810 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e4:	781a      	ldrb	r2, [r3, #0]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f0:	1c5a      	adds	r2, r3, #1
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067fa:	3b01      	subs	r3, #1
 80067fc:	b29a      	uxth	r2, r3
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006806:	b29b      	uxth	r3, r3
 8006808:	3b01      	subs	r3, #1
 800680a:	b29a      	uxth	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1aa      	bne.n	800676e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f000 fcec 	bl	80071fa <I2C_WaitOnBTFFlagUntilTimeout>
 8006822:	4603      	mov	r3, r0
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00d      	beq.n	8006844 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800682c:	2b04      	cmp	r3, #4
 800682e:	d107      	bne.n	8006840 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800683e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e016      	b.n	8006872 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006852:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2220      	movs	r2, #32
 8006858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2200      	movs	r2, #0
 8006860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2200      	movs	r2, #0
 8006868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800686c:	2300      	movs	r3, #0
 800686e:	e000      	b.n	8006872 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006870:	2302      	movs	r3, #2
  }
}
 8006872:	4618      	mov	r0, r3
 8006874:	3718      	adds	r7, #24
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	00100002 	.word	0x00100002
 8006880:	ffff0000 	.word	0xffff0000

08006884 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b08c      	sub	sp, #48	; 0x30
 8006888:	af02      	add	r7, sp, #8
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	4608      	mov	r0, r1
 800688e:	4611      	mov	r1, r2
 8006890:	461a      	mov	r2, r3
 8006892:	4603      	mov	r3, r0
 8006894:	817b      	strh	r3, [r7, #10]
 8006896:	460b      	mov	r3, r1
 8006898:	813b      	strh	r3, [r7, #8]
 800689a:	4613      	mov	r3, r2
 800689c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800689e:	f7fc fec5 	bl	800362c <HAL_GetTick>
 80068a2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	2b20      	cmp	r3, #32
 80068ae:	f040 8208 	bne.w	8006cc2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80068b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b4:	9300      	str	r3, [sp, #0]
 80068b6:	2319      	movs	r3, #25
 80068b8:	2201      	movs	r2, #1
 80068ba:	497b      	ldr	r1, [pc, #492]	; (8006aa8 <HAL_I2C_Mem_Read+0x224>)
 80068bc:	68f8      	ldr	r0, [r7, #12]
 80068be:	f000 fb85 	bl	8006fcc <I2C_WaitOnFlagUntilTimeout>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d001      	beq.n	80068cc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80068c8:	2302      	movs	r3, #2
 80068ca:	e1fb      	b.n	8006cc4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d101      	bne.n	80068da <HAL_I2C_Mem_Read+0x56>
 80068d6:	2302      	movs	r3, #2
 80068d8:	e1f4      	b.n	8006cc4 <HAL_I2C_Mem_Read+0x440>
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2201      	movs	r2, #1
 80068de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 0301 	and.w	r3, r3, #1
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d007      	beq.n	8006900 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f042 0201 	orr.w	r2, r2, #1
 80068fe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800690e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2222      	movs	r2, #34	; 0x22
 8006914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2240      	movs	r2, #64	; 0x40
 800691c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800692a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006930:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006936:	b29a      	uxth	r2, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	4a5b      	ldr	r2, [pc, #364]	; (8006aac <HAL_I2C_Mem_Read+0x228>)
 8006940:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006942:	88f8      	ldrh	r0, [r7, #6]
 8006944:	893a      	ldrh	r2, [r7, #8]
 8006946:	8979      	ldrh	r1, [r7, #10]
 8006948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800694a:	9301      	str	r3, [sp, #4]
 800694c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800694e:	9300      	str	r3, [sp, #0]
 8006950:	4603      	mov	r3, r0
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f000 fa52 	bl	8006dfc <I2C_RequestMemoryRead>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d001      	beq.n	8006962 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e1b0      	b.n	8006cc4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006966:	2b00      	cmp	r3, #0
 8006968:	d113      	bne.n	8006992 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800696a:	2300      	movs	r3, #0
 800696c:	623b      	str	r3, [r7, #32]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	695b      	ldr	r3, [r3, #20]
 8006974:	623b      	str	r3, [r7, #32]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	699b      	ldr	r3, [r3, #24]
 800697c:	623b      	str	r3, [r7, #32]
 800697e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800698e:	601a      	str	r2, [r3, #0]
 8006990:	e184      	b.n	8006c9c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006996:	2b01      	cmp	r3, #1
 8006998:	d11b      	bne.n	80069d2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681a      	ldr	r2, [r3, #0]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069aa:	2300      	movs	r3, #0
 80069ac:	61fb      	str	r3, [r7, #28]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	695b      	ldr	r3, [r3, #20]
 80069b4:	61fb      	str	r3, [r7, #28]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	699b      	ldr	r3, [r3, #24]
 80069bc:	61fb      	str	r3, [r7, #28]
 80069be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069ce:	601a      	str	r2, [r3, #0]
 80069d0:	e164      	b.n	8006c9c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	d11b      	bne.n	8006a12 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069fa:	2300      	movs	r3, #0
 80069fc:	61bb      	str	r3, [r7, #24]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	61bb      	str	r3, [r7, #24]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	61bb      	str	r3, [r7, #24]
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	e144      	b.n	8006c9c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a12:	2300      	movs	r3, #0
 8006a14:	617b      	str	r3, [r7, #20]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	695b      	ldr	r3, [r3, #20]
 8006a1c:	617b      	str	r3, [r7, #20]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	699b      	ldr	r3, [r3, #24]
 8006a24:	617b      	str	r3, [r7, #20]
 8006a26:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006a28:	e138      	b.n	8006c9c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a2e:	2b03      	cmp	r3, #3
 8006a30:	f200 80f1 	bhi.w	8006c16 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d123      	bne.n	8006a84 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006a40:	68f8      	ldr	r0, [r7, #12]
 8006a42:	f000 fc1b 	bl	800727c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d001      	beq.n	8006a50 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e139      	b.n	8006cc4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	691a      	ldr	r2, [r3, #16]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5a:	b2d2      	uxtb	r2, r2
 8006a5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a62:	1c5a      	adds	r2, r3, #1
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a6c:	3b01      	subs	r3, #1
 8006a6e:	b29a      	uxth	r2, r3
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a82:	e10b      	b.n	8006c9c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	d14e      	bne.n	8006b2a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8e:	9300      	str	r3, [sp, #0]
 8006a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a92:	2200      	movs	r2, #0
 8006a94:	4906      	ldr	r1, [pc, #24]	; (8006ab0 <HAL_I2C_Mem_Read+0x22c>)
 8006a96:	68f8      	ldr	r0, [r7, #12]
 8006a98:	f000 fa98 	bl	8006fcc <I2C_WaitOnFlagUntilTimeout>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d008      	beq.n	8006ab4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e10e      	b.n	8006cc4 <HAL_I2C_Mem_Read+0x440>
 8006aa6:	bf00      	nop
 8006aa8:	00100002 	.word	0x00100002
 8006aac:	ffff0000 	.word	0xffff0000
 8006ab0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ac2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	691a      	ldr	r2, [r3, #16]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ace:	b2d2      	uxtb	r2, r2
 8006ad0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad6:	1c5a      	adds	r2, r3, #1
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	3b01      	subs	r3, #1
 8006af0:	b29a      	uxth	r2, r3
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	691a      	ldr	r2, [r3, #16]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b00:	b2d2      	uxtb	r2, r2
 8006b02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b08:	1c5a      	adds	r2, r3, #1
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b12:	3b01      	subs	r3, #1
 8006b14:	b29a      	uxth	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	3b01      	subs	r3, #1
 8006b22:	b29a      	uxth	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006b28:	e0b8      	b.n	8006c9c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2c:	9300      	str	r3, [sp, #0]
 8006b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b30:	2200      	movs	r2, #0
 8006b32:	4966      	ldr	r1, [pc, #408]	; (8006ccc <HAL_I2C_Mem_Read+0x448>)
 8006b34:	68f8      	ldr	r0, [r7, #12]
 8006b36:	f000 fa49 	bl	8006fcc <I2C_WaitOnFlagUntilTimeout>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d001      	beq.n	8006b44 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e0bf      	b.n	8006cc4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	691a      	ldr	r2, [r3, #16]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b5e:	b2d2      	uxtb	r2, r2
 8006b60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b66:	1c5a      	adds	r2, r3, #1
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b70:	3b01      	subs	r3, #1
 8006b72:	b29a      	uxth	r2, r3
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b88:	9300      	str	r3, [sp, #0]
 8006b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	494f      	ldr	r1, [pc, #316]	; (8006ccc <HAL_I2C_Mem_Read+0x448>)
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f000 fa1b 	bl	8006fcc <I2C_WaitOnFlagUntilTimeout>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d001      	beq.n	8006ba0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e091      	b.n	8006cc4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	691a      	ldr	r2, [r3, #16]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bba:	b2d2      	uxtb	r2, r2
 8006bbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	b29a      	uxth	r2, r3
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	3b01      	subs	r3, #1
 8006bdc:	b29a      	uxth	r2, r3
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	691a      	ldr	r2, [r3, #16]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bec:	b2d2      	uxtb	r2, r2
 8006bee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf4:	1c5a      	adds	r2, r3, #1
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	b29a      	uxth	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	3b01      	subs	r3, #1
 8006c0e:	b29a      	uxth	r2, r3
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c14:	e042      	b.n	8006c9c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c18:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006c1a:	68f8      	ldr	r0, [r7, #12]
 8006c1c:	f000 fb2e 	bl	800727c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d001      	beq.n	8006c2a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e04c      	b.n	8006cc4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	691a      	ldr	r2, [r3, #16]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c34:	b2d2      	uxtb	r2, r2
 8006c36:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3c:	1c5a      	adds	r2, r3, #1
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c46:	3b01      	subs	r3, #1
 8006c48:	b29a      	uxth	r2, r3
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	3b01      	subs	r3, #1
 8006c56:	b29a      	uxth	r2, r3
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	695b      	ldr	r3, [r3, #20]
 8006c62:	f003 0304 	and.w	r3, r3, #4
 8006c66:	2b04      	cmp	r3, #4
 8006c68:	d118      	bne.n	8006c9c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	691a      	ldr	r2, [r3, #16]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c74:	b2d2      	uxtb	r2, r2
 8006c76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c7c:	1c5a      	adds	r2, r3, #1
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c86:	3b01      	subs	r3, #1
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	3b01      	subs	r3, #1
 8006c96:	b29a      	uxth	r2, r3
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	f47f aec2 	bne.w	8006a2a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	e000      	b.n	8006cc4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006cc2:	2302      	movs	r3, #2
  }
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3728      	adds	r7, #40	; 0x28
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	00010004 	.word	0x00010004

08006cd0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b088      	sub	sp, #32
 8006cd4:	af02      	add	r7, sp, #8
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	4608      	mov	r0, r1
 8006cda:	4611      	mov	r1, r2
 8006cdc:	461a      	mov	r2, r3
 8006cde:	4603      	mov	r3, r0
 8006ce0:	817b      	strh	r3, [r7, #10]
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	813b      	strh	r3, [r7, #8]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cf8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfc:	9300      	str	r3, [sp, #0]
 8006cfe:	6a3b      	ldr	r3, [r7, #32]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	f000 f960 	bl	8006fcc <I2C_WaitOnFlagUntilTimeout>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00d      	beq.n	8006d2e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d20:	d103      	bne.n	8006d2a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d28:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e05f      	b.n	8006dee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d2e:	897b      	ldrh	r3, [r7, #10]
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	461a      	mov	r2, r3
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d3c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d40:	6a3a      	ldr	r2, [r7, #32]
 8006d42:	492d      	ldr	r1, [pc, #180]	; (8006df8 <I2C_RequestMemoryWrite+0x128>)
 8006d44:	68f8      	ldr	r0, [r7, #12]
 8006d46:	f000 f998 	bl	800707a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d001      	beq.n	8006d54 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e04c      	b.n	8006dee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d54:	2300      	movs	r3, #0
 8006d56:	617b      	str	r3, [r7, #20]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	695b      	ldr	r3, [r3, #20]
 8006d5e:	617b      	str	r3, [r7, #20]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	617b      	str	r3, [r7, #20]
 8006d68:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d6c:	6a39      	ldr	r1, [r7, #32]
 8006d6e:	68f8      	ldr	r0, [r7, #12]
 8006d70:	f000 fa02 	bl	8007178 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00d      	beq.n	8006d96 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d7e:	2b04      	cmp	r3, #4
 8006d80:	d107      	bne.n	8006d92 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d90:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e02b      	b.n	8006dee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d96:	88fb      	ldrh	r3, [r7, #6]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d105      	bne.n	8006da8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d9c:	893b      	ldrh	r3, [r7, #8]
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	611a      	str	r2, [r3, #16]
 8006da6:	e021      	b.n	8006dec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006da8:	893b      	ldrh	r3, [r7, #8]
 8006daa:	0a1b      	lsrs	r3, r3, #8
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	b2da      	uxtb	r2, r3
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006db6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006db8:	6a39      	ldr	r1, [r7, #32]
 8006dba:	68f8      	ldr	r0, [r7, #12]
 8006dbc:	f000 f9dc 	bl	8007178 <I2C_WaitOnTXEFlagUntilTimeout>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d00d      	beq.n	8006de2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dca:	2b04      	cmp	r3, #4
 8006dcc:	d107      	bne.n	8006dde <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ddc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e005      	b.n	8006dee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006de2:	893b      	ldrh	r3, [r7, #8]
 8006de4:	b2da      	uxtb	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3718      	adds	r7, #24
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	00010002 	.word	0x00010002

08006dfc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b088      	sub	sp, #32
 8006e00:	af02      	add	r7, sp, #8
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	4608      	mov	r0, r1
 8006e06:	4611      	mov	r1, r2
 8006e08:	461a      	mov	r2, r3
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	817b      	strh	r3, [r7, #10]
 8006e0e:	460b      	mov	r3, r1
 8006e10:	813b      	strh	r3, [r7, #8]
 8006e12:	4613      	mov	r3, r2
 8006e14:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e24:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e38:	9300      	str	r3, [sp, #0]
 8006e3a:	6a3b      	ldr	r3, [r7, #32]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e42:	68f8      	ldr	r0, [r7, #12]
 8006e44:	f000 f8c2 	bl	8006fcc <I2C_WaitOnFlagUntilTimeout>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00d      	beq.n	8006e6a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e5c:	d103      	bne.n	8006e66 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e64:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e66:	2303      	movs	r3, #3
 8006e68:	e0aa      	b.n	8006fc0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e6a:	897b      	ldrh	r3, [r7, #10]
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	461a      	mov	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e78:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e7c:	6a3a      	ldr	r2, [r7, #32]
 8006e7e:	4952      	ldr	r1, [pc, #328]	; (8006fc8 <I2C_RequestMemoryRead+0x1cc>)
 8006e80:	68f8      	ldr	r0, [r7, #12]
 8006e82:	f000 f8fa 	bl	800707a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e86:	4603      	mov	r3, r0
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d001      	beq.n	8006e90 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e097      	b.n	8006fc0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e90:	2300      	movs	r3, #0
 8006e92:	617b      	str	r3, [r7, #20]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	695b      	ldr	r3, [r3, #20]
 8006e9a:	617b      	str	r3, [r7, #20]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	617b      	str	r3, [r7, #20]
 8006ea4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ea6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ea8:	6a39      	ldr	r1, [r7, #32]
 8006eaa:	68f8      	ldr	r0, [r7, #12]
 8006eac:	f000 f964 	bl	8007178 <I2C_WaitOnTXEFlagUntilTimeout>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d00d      	beq.n	8006ed2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eba:	2b04      	cmp	r3, #4
 8006ebc:	d107      	bne.n	8006ece <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ecc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e076      	b.n	8006fc0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ed2:	88fb      	ldrh	r3, [r7, #6]
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d105      	bne.n	8006ee4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ed8:	893b      	ldrh	r3, [r7, #8]
 8006eda:	b2da      	uxtb	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	611a      	str	r2, [r3, #16]
 8006ee2:	e021      	b.n	8006f28 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ee4:	893b      	ldrh	r3, [r7, #8]
 8006ee6:	0a1b      	lsrs	r3, r3, #8
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	b2da      	uxtb	r2, r3
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ef4:	6a39      	ldr	r1, [r7, #32]
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 f93e 	bl	8007178 <I2C_WaitOnTXEFlagUntilTimeout>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00d      	beq.n	8006f1e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f06:	2b04      	cmp	r3, #4
 8006f08:	d107      	bne.n	8006f1a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f18:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e050      	b.n	8006fc0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f1e:	893b      	ldrh	r3, [r7, #8]
 8006f20:	b2da      	uxtb	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f2a:	6a39      	ldr	r1, [r7, #32]
 8006f2c:	68f8      	ldr	r0, [r7, #12]
 8006f2e:	f000 f923 	bl	8007178 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f32:	4603      	mov	r3, r0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d00d      	beq.n	8006f54 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3c:	2b04      	cmp	r3, #4
 8006f3e:	d107      	bne.n	8006f50 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f4e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e035      	b.n	8006fc0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f62:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f66:	9300      	str	r3, [sp, #0]
 8006f68:	6a3b      	ldr	r3, [r7, #32]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006f70:	68f8      	ldr	r0, [r7, #12]
 8006f72:	f000 f82b 	bl	8006fcc <I2C_WaitOnFlagUntilTimeout>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d00d      	beq.n	8006f98 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f8a:	d103      	bne.n	8006f94 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006f94:	2303      	movs	r3, #3
 8006f96:	e013      	b.n	8006fc0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006f98:	897b      	ldrh	r3, [r7, #10]
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	f043 0301 	orr.w	r3, r3, #1
 8006fa0:	b2da      	uxtb	r2, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006faa:	6a3a      	ldr	r2, [r7, #32]
 8006fac:	4906      	ldr	r1, [pc, #24]	; (8006fc8 <I2C_RequestMemoryRead+0x1cc>)
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f000 f863 	bl	800707a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d001      	beq.n	8006fbe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e000      	b.n	8006fc0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3718      	adds	r7, #24
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	00010002 	.word	0x00010002

08006fcc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	603b      	str	r3, [r7, #0]
 8006fd8:	4613      	mov	r3, r2
 8006fda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fdc:	e025      	b.n	800702a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe4:	d021      	beq.n	800702a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fe6:	f7fc fb21 	bl	800362c <HAL_GetTick>
 8006fea:	4602      	mov	r2, r0
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	1ad3      	subs	r3, r2, r3
 8006ff0:	683a      	ldr	r2, [r7, #0]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d302      	bcc.n	8006ffc <I2C_WaitOnFlagUntilTimeout+0x30>
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d116      	bne.n	800702a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2200      	movs	r2, #0
 8007000:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2220      	movs	r2, #32
 8007006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007016:	f043 0220 	orr.w	r2, r3, #32
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2200      	movs	r2, #0
 8007022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	e023      	b.n	8007072 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	0c1b      	lsrs	r3, r3, #16
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b01      	cmp	r3, #1
 8007032:	d10d      	bne.n	8007050 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	43da      	mvns	r2, r3
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	4013      	ands	r3, r2
 8007040:	b29b      	uxth	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	bf0c      	ite	eq
 8007046:	2301      	moveq	r3, #1
 8007048:	2300      	movne	r3, #0
 800704a:	b2db      	uxtb	r3, r3
 800704c:	461a      	mov	r2, r3
 800704e:	e00c      	b.n	800706a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	699b      	ldr	r3, [r3, #24]
 8007056:	43da      	mvns	r2, r3
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	4013      	ands	r3, r2
 800705c:	b29b      	uxth	r3, r3
 800705e:	2b00      	cmp	r3, #0
 8007060:	bf0c      	ite	eq
 8007062:	2301      	moveq	r3, #1
 8007064:	2300      	movne	r3, #0
 8007066:	b2db      	uxtb	r3, r3
 8007068:	461a      	mov	r2, r3
 800706a:	79fb      	ldrb	r3, [r7, #7]
 800706c:	429a      	cmp	r2, r3
 800706e:	d0b6      	beq.n	8006fde <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800707a:	b580      	push	{r7, lr}
 800707c:	b084      	sub	sp, #16
 800707e:	af00      	add	r7, sp, #0
 8007080:	60f8      	str	r0, [r7, #12]
 8007082:	60b9      	str	r1, [r7, #8]
 8007084:	607a      	str	r2, [r7, #4]
 8007086:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007088:	e051      	b.n	800712e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	695b      	ldr	r3, [r3, #20]
 8007090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007098:	d123      	bne.n	80070e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070a8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80070b2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2220      	movs	r2, #32
 80070be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ce:	f043 0204 	orr.w	r2, r3, #4
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2200      	movs	r2, #0
 80070da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	e046      	b.n	8007170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e8:	d021      	beq.n	800712e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070ea:	f7fc fa9f 	bl	800362c <HAL_GetTick>
 80070ee:	4602      	mov	r2, r0
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	1ad3      	subs	r3, r2, r3
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d302      	bcc.n	8007100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d116      	bne.n	800712e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2200      	movs	r2, #0
 8007104:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2220      	movs	r2, #32
 800710a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2200      	movs	r2, #0
 8007112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800711a:	f043 0220 	orr.w	r2, r3, #32
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2200      	movs	r2, #0
 8007126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e020      	b.n	8007170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	0c1b      	lsrs	r3, r3, #16
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b01      	cmp	r3, #1
 8007136:	d10c      	bne.n	8007152 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	43da      	mvns	r2, r3
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	4013      	ands	r3, r2
 8007144:	b29b      	uxth	r3, r3
 8007146:	2b00      	cmp	r3, #0
 8007148:	bf14      	ite	ne
 800714a:	2301      	movne	r3, #1
 800714c:	2300      	moveq	r3, #0
 800714e:	b2db      	uxtb	r3, r3
 8007150:	e00b      	b.n	800716a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	43da      	mvns	r2, r3
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	4013      	ands	r3, r2
 800715e:	b29b      	uxth	r3, r3
 8007160:	2b00      	cmp	r3, #0
 8007162:	bf14      	ite	ne
 8007164:	2301      	movne	r3, #1
 8007166:	2300      	moveq	r3, #0
 8007168:	b2db      	uxtb	r3, r3
 800716a:	2b00      	cmp	r3, #0
 800716c:	d18d      	bne.n	800708a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800716e:	2300      	movs	r3, #0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}

08007178 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007184:	e02d      	b.n	80071e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f000 f8ce 	bl	8007328 <I2C_IsAcknowledgeFailed>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d001      	beq.n	8007196 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	e02d      	b.n	80071f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800719c:	d021      	beq.n	80071e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800719e:	f7fc fa45 	bl	800362c <HAL_GetTick>
 80071a2:	4602      	mov	r2, r0
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	1ad3      	subs	r3, r2, r3
 80071a8:	68ba      	ldr	r2, [r7, #8]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d302      	bcc.n	80071b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d116      	bne.n	80071e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2200      	movs	r2, #0
 80071b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2220      	movs	r2, #32
 80071be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2200      	movs	r2, #0
 80071c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ce:	f043 0220 	orr.w	r2, r3, #32
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e007      	b.n	80071f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	695b      	ldr	r3, [r3, #20]
 80071e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071ec:	2b80      	cmp	r3, #128	; 0x80
 80071ee:	d1ca      	bne.n	8007186 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80071f0:	2300      	movs	r3, #0
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3710      	adds	r7, #16
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071fa:	b580      	push	{r7, lr}
 80071fc:	b084      	sub	sp, #16
 80071fe:	af00      	add	r7, sp, #0
 8007200:	60f8      	str	r0, [r7, #12]
 8007202:	60b9      	str	r1, [r7, #8]
 8007204:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007206:	e02d      	b.n	8007264 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f000 f88d 	bl	8007328 <I2C_IsAcknowledgeFailed>
 800720e:	4603      	mov	r3, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d001      	beq.n	8007218 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	e02d      	b.n	8007274 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800721e:	d021      	beq.n	8007264 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007220:	f7fc fa04 	bl	800362c <HAL_GetTick>
 8007224:	4602      	mov	r2, r0
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	1ad3      	subs	r3, r2, r3
 800722a:	68ba      	ldr	r2, [r7, #8]
 800722c:	429a      	cmp	r2, r3
 800722e:	d302      	bcc.n	8007236 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d116      	bne.n	8007264 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2200      	movs	r2, #0
 800723a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2220      	movs	r2, #32
 8007240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2200      	movs	r2, #0
 8007248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007250:	f043 0220 	orr.w	r2, r3, #32
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2200      	movs	r2, #0
 800725c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	e007      	b.n	8007274 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	695b      	ldr	r3, [r3, #20]
 800726a:	f003 0304 	and.w	r3, r3, #4
 800726e:	2b04      	cmp	r3, #4
 8007270:	d1ca      	bne.n	8007208 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3710      	adds	r7, #16
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007288:	e042      	b.n	8007310 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	695b      	ldr	r3, [r3, #20]
 8007290:	f003 0310 	and.w	r3, r3, #16
 8007294:	2b10      	cmp	r3, #16
 8007296:	d119      	bne.n	80072cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f06f 0210 	mvn.w	r2, #16
 80072a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2220      	movs	r2, #32
 80072ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80072c8:	2301      	movs	r3, #1
 80072ca:	e029      	b.n	8007320 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072cc:	f7fc f9ae 	bl	800362c <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	429a      	cmp	r2, r3
 80072da:	d302      	bcc.n	80072e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d116      	bne.n	8007310 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2200      	movs	r2, #0
 80072e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2220      	movs	r2, #32
 80072ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072fc:	f043 0220 	orr.w	r2, r3, #32
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e007      	b.n	8007320 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800731a:	2b40      	cmp	r3, #64	; 0x40
 800731c:	d1b5      	bne.n	800728a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3710      	adds	r7, #16
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	695b      	ldr	r3, [r3, #20]
 8007336:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800733a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800733e:	d11b      	bne.n	8007378 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007348:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2220      	movs	r2, #32
 8007354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007364:	f043 0204 	orr.w	r2, r3, #4
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	e000      	b.n	800737a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	370c      	adds	r7, #12
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007386:	b480      	push	{r7}
 8007388:	b083      	sub	sp, #12
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
 800738e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007396:	b2db      	uxtb	r3, r3
 8007398:	2b20      	cmp	r3, #32
 800739a:	d129      	bne.n	80073f0 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2224      	movs	r2, #36	; 0x24
 80073a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f022 0201 	bic.w	r2, r2, #1
 80073b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f022 0210 	bic.w	r2, r2, #16
 80073c2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	683a      	ldr	r2, [r7, #0]
 80073d0:	430a      	orrs	r2, r1
 80073d2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f042 0201 	orr.w	r2, r2, #1
 80073e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2220      	movs	r2, #32
 80073e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80073ec:	2300      	movs	r3, #0
 80073ee:	e000      	b.n	80073f2 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80073f0:	2302      	movs	r3, #2
  }
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	370c      	adds	r7, #12
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr

080073fe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80073fe:	b480      	push	{r7}
 8007400:	b085      	sub	sp, #20
 8007402:	af00      	add	r7, sp, #0
 8007404:	6078      	str	r0, [r7, #4]
 8007406:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8007408:	2300      	movs	r3, #0
 800740a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007412:	b2db      	uxtb	r3, r3
 8007414:	2b20      	cmp	r3, #32
 8007416:	d12a      	bne.n	800746e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2224      	movs	r2, #36	; 0x24
 800741c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f022 0201 	bic.w	r2, r2, #1
 800742e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007436:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007438:	89fb      	ldrh	r3, [r7, #14]
 800743a:	f023 030f 	bic.w	r3, r3, #15
 800743e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	b29a      	uxth	r2, r3
 8007444:	89fb      	ldrh	r3, [r7, #14]
 8007446:	4313      	orrs	r3, r2
 8007448:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	89fa      	ldrh	r2, [r7, #14]
 8007450:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f042 0201 	orr.w	r2, r2, #1
 8007460:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2220      	movs	r2, #32
 8007466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800746a:	2300      	movs	r3, #0
 800746c:	e000      	b.n	8007470 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800746e:	2302      	movs	r3, #2
  }
}
 8007470:	4618      	mov	r0, r3
 8007472:	3714      	adds	r7, #20
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d101      	bne.n	800748e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	e0bf      	b.n	800760e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007494:	b2db      	uxtb	r3, r3
 8007496:	2b00      	cmp	r3, #0
 8007498:	d106      	bne.n	80074a8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f7fb fa32 	bl	800290c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2202      	movs	r2, #2
 80074ac:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	699a      	ldr	r2, [r3, #24]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80074be:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	6999      	ldr	r1, [r3, #24]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	685a      	ldr	r2, [r3, #4]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074d4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	691b      	ldr	r3, [r3, #16]
 80074da:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	430a      	orrs	r2, r1
 80074e2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	6899      	ldr	r1, [r3, #8]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	4b4a      	ldr	r3, [pc, #296]	; (8007618 <HAL_LTDC_Init+0x19c>)
 80074f0:	400b      	ands	r3, r1
 80074f2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	695b      	ldr	r3, [r3, #20]
 80074f8:	041b      	lsls	r3, r3, #16
 80074fa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	6899      	ldr	r1, [r3, #8]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	699a      	ldr	r2, [r3, #24]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	431a      	orrs	r2, r3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	430a      	orrs	r2, r1
 8007510:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68d9      	ldr	r1, [r3, #12]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681a      	ldr	r2, [r3, #0]
 800751c:	4b3e      	ldr	r3, [pc, #248]	; (8007618 <HAL_LTDC_Init+0x19c>)
 800751e:	400b      	ands	r3, r1
 8007520:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	69db      	ldr	r3, [r3, #28]
 8007526:	041b      	lsls	r3, r3, #16
 8007528:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	68d9      	ldr	r1, [r3, #12]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a1a      	ldr	r2, [r3, #32]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	431a      	orrs	r2, r3
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	430a      	orrs	r2, r1
 800753e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	6919      	ldr	r1, [r3, #16]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	4b33      	ldr	r3, [pc, #204]	; (8007618 <HAL_LTDC_Init+0x19c>)
 800754c:	400b      	ands	r3, r1
 800754e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007554:	041b      	lsls	r3, r3, #16
 8007556:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	6919      	ldr	r1, [r3, #16]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	431a      	orrs	r2, r3
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	430a      	orrs	r2, r1
 800756c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	6959      	ldr	r1, [r3, #20]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	4b27      	ldr	r3, [pc, #156]	; (8007618 <HAL_LTDC_Init+0x19c>)
 800757a:	400b      	ands	r3, r1
 800757c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007582:	041b      	lsls	r3, r3, #16
 8007584:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	6959      	ldr	r1, [r3, #20]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	431a      	orrs	r2, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	430a      	orrs	r2, r1
 800759a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80075a2:	021b      	lsls	r3, r3, #8
 80075a4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80075ac:	041b      	lsls	r3, r3, #16
 80075ae:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80075be:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80075c6:	68ba      	ldr	r2, [r7, #8]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	4313      	orrs	r3, r2
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80075d2:	431a      	orrs	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	430a      	orrs	r2, r1
 80075da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f042 0206 	orr.w	r2, r2, #6
 80075ea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	699a      	ldr	r2, [r3, #24]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f042 0201 	orr.w	r2, r2, #1
 80075fa:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2200      	movs	r2, #0
 8007600:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800760c:	2300      	movs	r3, #0
}
 800760e:	4618      	mov	r0, r3
 8007610:	3710      	adds	r7, #16
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
 8007616:	bf00      	nop
 8007618:	f000f800 	.word	0xf000f800

0800761c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800761c:	b5b0      	push	{r4, r5, r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800762e:	2b01      	cmp	r3, #1
 8007630:	d101      	bne.n	8007636 <HAL_LTDC_ConfigLayer+0x1a>
 8007632:	2302      	movs	r3, #2
 8007634:	e02c      	b.n	8007690 <HAL_LTDC_ConfigLayer+0x74>
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2202      	movs	r2, #2
 8007642:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007646:	68fa      	ldr	r2, [r7, #12]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2134      	movs	r1, #52	; 0x34
 800764c:	fb01 f303 	mul.w	r3, r1, r3
 8007650:	4413      	add	r3, r2
 8007652:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	4614      	mov	r4, r2
 800765a:	461d      	mov	r5, r3
 800765c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800765e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007660:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007662:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007664:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007666:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007668:	682b      	ldr	r3, [r5, #0]
 800766a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	68b9      	ldr	r1, [r7, #8]
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f000 f811 	bl	8007698 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	2201      	movs	r2, #1
 800767c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2201      	movs	r2, #1
 8007682:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2200      	movs	r2, #0
 800768a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800768e:	2300      	movs	r3, #0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3710      	adds	r7, #16
 8007694:	46bd      	mov	sp, r7
 8007696:	bdb0      	pop	{r4, r5, r7, pc}

08007698 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007698:	b480      	push	{r7}
 800769a:	b089      	sub	sp, #36	; 0x24
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	685a      	ldr	r2, [r3, #4]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	0c1b      	lsrs	r3, r3, #16
 80076b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076b4:	4413      	add	r3, r2
 80076b6:	041b      	lsls	r3, r3, #16
 80076b8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	461a      	mov	r2, r3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	01db      	lsls	r3, r3, #7
 80076c4:	4413      	add	r3, r2
 80076c6:	3384      	adds	r3, #132	; 0x84
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	68fa      	ldr	r2, [r7, #12]
 80076cc:	6812      	ldr	r2, [r2, #0]
 80076ce:	4611      	mov	r1, r2
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	01d2      	lsls	r2, r2, #7
 80076d4:	440a      	add	r2, r1
 80076d6:	3284      	adds	r2, #132	; 0x84
 80076d8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80076dc:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	0c1b      	lsrs	r3, r3, #16
 80076ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076ee:	4413      	add	r3, r2
 80076f0:	1c5a      	adds	r2, r3, #1
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4619      	mov	r1, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	01db      	lsls	r3, r3, #7
 80076fc:	440b      	add	r3, r1
 80076fe:	3384      	adds	r3, #132	; 0x84
 8007700:	4619      	mov	r1, r3
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	4313      	orrs	r3, r2
 8007706:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	68da      	ldr	r2, [r3, #12]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007716:	4413      	add	r3, r2
 8007718:	041b      	lsls	r3, r3, #16
 800771a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	461a      	mov	r2, r3
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	01db      	lsls	r3, r3, #7
 8007726:	4413      	add	r3, r2
 8007728:	3384      	adds	r3, #132	; 0x84
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	68fa      	ldr	r2, [r7, #12]
 800772e:	6812      	ldr	r2, [r2, #0]
 8007730:	4611      	mov	r1, r2
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	01d2      	lsls	r2, r2, #7
 8007736:	440a      	add	r2, r1
 8007738:	3284      	adds	r2, #132	; 0x84
 800773a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800773e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	689a      	ldr	r2, [r3, #8]
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800774e:	4413      	add	r3, r2
 8007750:	1c5a      	adds	r2, r3, #1
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4619      	mov	r1, r3
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	01db      	lsls	r3, r3, #7
 800775c:	440b      	add	r3, r1
 800775e:	3384      	adds	r3, #132	; 0x84
 8007760:	4619      	mov	r1, r3
 8007762:	69fb      	ldr	r3, [r7, #28]
 8007764:	4313      	orrs	r3, r2
 8007766:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	461a      	mov	r2, r3
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	01db      	lsls	r3, r3, #7
 8007772:	4413      	add	r3, r2
 8007774:	3384      	adds	r3, #132	; 0x84
 8007776:	691b      	ldr	r3, [r3, #16]
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	6812      	ldr	r2, [r2, #0]
 800777c:	4611      	mov	r1, r2
 800777e:	687a      	ldr	r2, [r7, #4]
 8007780:	01d2      	lsls	r2, r2, #7
 8007782:	440a      	add	r2, r1
 8007784:	3284      	adds	r2, #132	; 0x84
 8007786:	f023 0307 	bic.w	r3, r3, #7
 800778a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	461a      	mov	r2, r3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	01db      	lsls	r3, r3, #7
 8007796:	4413      	add	r3, r2
 8007798:	3384      	adds	r3, #132	; 0x84
 800779a:	461a      	mov	r2, r3
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80077a8:	021b      	lsls	r3, r3, #8
 80077aa:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80077b2:	041b      	lsls	r3, r3, #16
 80077b4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	061b      	lsls	r3, r3, #24
 80077bc:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	01db      	lsls	r3, r3, #7
 80077c8:	4413      	add	r3, r2
 80077ca:	3384      	adds	r3, #132	; 0x84
 80077cc:	699b      	ldr	r3, [r3, #24]
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	461a      	mov	r2, r3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	01db      	lsls	r3, r3, #7
 80077d8:	4413      	add	r3, r2
 80077da:	3384      	adds	r3, #132	; 0x84
 80077dc:	461a      	mov	r2, r3
 80077de:	2300      	movs	r3, #0
 80077e0:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80077e8:	461a      	mov	r2, r3
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	431a      	orrs	r2, r3
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	431a      	orrs	r2, r3
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4619      	mov	r1, r3
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	01db      	lsls	r3, r3, #7
 80077fc:	440b      	add	r3, r1
 80077fe:	3384      	adds	r3, #132	; 0x84
 8007800:	4619      	mov	r1, r3
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	4313      	orrs	r3, r2
 8007806:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	461a      	mov	r2, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	01db      	lsls	r3, r3, #7
 8007812:	4413      	add	r3, r2
 8007814:	3384      	adds	r3, #132	; 0x84
 8007816:	695b      	ldr	r3, [r3, #20]
 8007818:	68fa      	ldr	r2, [r7, #12]
 800781a:	6812      	ldr	r2, [r2, #0]
 800781c:	4611      	mov	r1, r2
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	01d2      	lsls	r2, r2, #7
 8007822:	440a      	add	r2, r1
 8007824:	3284      	adds	r2, #132	; 0x84
 8007826:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800782a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	461a      	mov	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	01db      	lsls	r3, r3, #7
 8007836:	4413      	add	r3, r2
 8007838:	3384      	adds	r3, #132	; 0x84
 800783a:	461a      	mov	r2, r3
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	695b      	ldr	r3, [r3, #20]
 8007840:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	461a      	mov	r2, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	01db      	lsls	r3, r3, #7
 800784c:	4413      	add	r3, r2
 800784e:	3384      	adds	r3, #132	; 0x84
 8007850:	69db      	ldr	r3, [r3, #28]
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	6812      	ldr	r2, [r2, #0]
 8007856:	4611      	mov	r1, r2
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	01d2      	lsls	r2, r2, #7
 800785c:	440a      	add	r2, r1
 800785e:	3284      	adds	r2, #132	; 0x84
 8007860:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007864:	f023 0307 	bic.w	r3, r3, #7
 8007868:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	69da      	ldr	r2, [r3, #28]
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	68f9      	ldr	r1, [r7, #12]
 8007874:	6809      	ldr	r1, [r1, #0]
 8007876:	4608      	mov	r0, r1
 8007878:	6879      	ldr	r1, [r7, #4]
 800787a:	01c9      	lsls	r1, r1, #7
 800787c:	4401      	add	r1, r0
 800787e:	3184      	adds	r1, #132	; 0x84
 8007880:	4313      	orrs	r3, r2
 8007882:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	461a      	mov	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	01db      	lsls	r3, r3, #7
 800788e:	4413      	add	r3, r2
 8007890:	3384      	adds	r3, #132	; 0x84
 8007892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	461a      	mov	r2, r3
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	01db      	lsls	r3, r3, #7
 800789e:	4413      	add	r3, r2
 80078a0:	3384      	adds	r3, #132	; 0x84
 80078a2:	461a      	mov	r2, r3
 80078a4:	2300      	movs	r3, #0
 80078a6:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	461a      	mov	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	01db      	lsls	r3, r3, #7
 80078b2:	4413      	add	r3, r2
 80078b4:	3384      	adds	r3, #132	; 0x84
 80078b6:	461a      	mov	r2, r3
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078bc:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d102      	bne.n	80078cc <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80078c6:	2304      	movs	r3, #4
 80078c8:	61fb      	str	r3, [r7, #28]
 80078ca:	e01b      	b.n	8007904 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d102      	bne.n	80078da <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80078d4:	2303      	movs	r3, #3
 80078d6:	61fb      	str	r3, [r7, #28]
 80078d8:	e014      	b.n	8007904 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	2b04      	cmp	r3, #4
 80078e0:	d00b      	beq.n	80078fa <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80078e6:	2b02      	cmp	r3, #2
 80078e8:	d007      	beq.n	80078fa <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80078ee:	2b03      	cmp	r3, #3
 80078f0:	d003      	beq.n	80078fa <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80078f6:	2b07      	cmp	r3, #7
 80078f8:	d102      	bne.n	8007900 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80078fa:	2302      	movs	r3, #2
 80078fc:	61fb      	str	r3, [r7, #28]
 80078fe:	e001      	b.n	8007904 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8007900:	2301      	movs	r3, #1
 8007902:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	461a      	mov	r2, r3
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	01db      	lsls	r3, r3, #7
 800790e:	4413      	add	r3, r2
 8007910:	3384      	adds	r3, #132	; 0x84
 8007912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007914:	68fa      	ldr	r2, [r7, #12]
 8007916:	6812      	ldr	r2, [r2, #0]
 8007918:	4611      	mov	r1, r2
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	01d2      	lsls	r2, r2, #7
 800791e:	440a      	add	r2, r1
 8007920:	3284      	adds	r2, #132	; 0x84
 8007922:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8007926:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800792c:	69fa      	ldr	r2, [r7, #28]
 800792e:	fb02 f303 	mul.w	r3, r2, r3
 8007932:	041a      	lsls	r2, r3, #16
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	6859      	ldr	r1, [r3, #4]
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	1acb      	subs	r3, r1, r3
 800793e:	69f9      	ldr	r1, [r7, #28]
 8007940:	fb01 f303 	mul.w	r3, r1, r3
 8007944:	3303      	adds	r3, #3
 8007946:	68f9      	ldr	r1, [r7, #12]
 8007948:	6809      	ldr	r1, [r1, #0]
 800794a:	4608      	mov	r0, r1
 800794c:	6879      	ldr	r1, [r7, #4]
 800794e:	01c9      	lsls	r1, r1, #7
 8007950:	4401      	add	r1, r0
 8007952:	3184      	adds	r1, #132	; 0x84
 8007954:	4313      	orrs	r3, r2
 8007956:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	461a      	mov	r2, r3
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	01db      	lsls	r3, r3, #7
 8007962:	4413      	add	r3, r2
 8007964:	3384      	adds	r3, #132	; 0x84
 8007966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007968:	68fa      	ldr	r2, [r7, #12]
 800796a:	6812      	ldr	r2, [r2, #0]
 800796c:	4611      	mov	r1, r2
 800796e:	687a      	ldr	r2, [r7, #4]
 8007970:	01d2      	lsls	r2, r2, #7
 8007972:	440a      	add	r2, r1
 8007974:	3284      	adds	r2, #132	; 0x84
 8007976:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800797a:	f023 0307 	bic.w	r3, r3, #7
 800797e:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	461a      	mov	r2, r3
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	01db      	lsls	r3, r3, #7
 800798a:	4413      	add	r3, r2
 800798c:	3384      	adds	r3, #132	; 0x84
 800798e:	461a      	mov	r2, r3
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007994:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	461a      	mov	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	01db      	lsls	r3, r3, #7
 80079a0:	4413      	add	r3, r2
 80079a2:	3384      	adds	r3, #132	; 0x84
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	6812      	ldr	r2, [r2, #0]
 80079aa:	4611      	mov	r1, r2
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	01d2      	lsls	r2, r2, #7
 80079b0:	440a      	add	r2, r1
 80079b2:	3284      	adds	r2, #132	; 0x84
 80079b4:	f043 0301 	orr.w	r3, r3, #1
 80079b8:	6013      	str	r3, [r2, #0]
}
 80079ba:	bf00      	nop
 80079bc:	3724      	adds	r7, #36	; 0x24
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr
	...

080079c8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80079ce:	2300      	movs	r3, #0
 80079d0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80079d2:	2300      	movs	r3, #0
 80079d4:	603b      	str	r3, [r7, #0]
 80079d6:	4b20      	ldr	r3, [pc, #128]	; (8007a58 <HAL_PWREx_EnableOverDrive+0x90>)
 80079d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079da:	4a1f      	ldr	r2, [pc, #124]	; (8007a58 <HAL_PWREx_EnableOverDrive+0x90>)
 80079dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079e0:	6413      	str	r3, [r2, #64]	; 0x40
 80079e2:	4b1d      	ldr	r3, [pc, #116]	; (8007a58 <HAL_PWREx_EnableOverDrive+0x90>)
 80079e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079ea:	603b      	str	r3, [r7, #0]
 80079ec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80079ee:	4b1b      	ldr	r3, [pc, #108]	; (8007a5c <HAL_PWREx_EnableOverDrive+0x94>)
 80079f0:	2201      	movs	r2, #1
 80079f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80079f4:	f7fb fe1a 	bl	800362c <HAL_GetTick>
 80079f8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80079fa:	e009      	b.n	8007a10 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80079fc:	f7fb fe16 	bl	800362c <HAL_GetTick>
 8007a00:	4602      	mov	r2, r0
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a0a:	d901      	bls.n	8007a10 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007a0c:	2303      	movs	r3, #3
 8007a0e:	e01f      	b.n	8007a50 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007a10:	4b13      	ldr	r3, [pc, #76]	; (8007a60 <HAL_PWREx_EnableOverDrive+0x98>)
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a1c:	d1ee      	bne.n	80079fc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007a1e:	4b11      	ldr	r3, [pc, #68]	; (8007a64 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007a20:	2201      	movs	r2, #1
 8007a22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a24:	f7fb fe02 	bl	800362c <HAL_GetTick>
 8007a28:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007a2a:	e009      	b.n	8007a40 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007a2c:	f7fb fdfe 	bl	800362c <HAL_GetTick>
 8007a30:	4602      	mov	r2, r0
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	1ad3      	subs	r3, r2, r3
 8007a36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a3a:	d901      	bls.n	8007a40 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007a3c:	2303      	movs	r3, #3
 8007a3e:	e007      	b.n	8007a50 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007a40:	4b07      	ldr	r3, [pc, #28]	; (8007a60 <HAL_PWREx_EnableOverDrive+0x98>)
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a4c:	d1ee      	bne.n	8007a2c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8007a4e:	2300      	movs	r3, #0
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3708      	adds	r7, #8
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}
 8007a58:	40023800 	.word	0x40023800
 8007a5c:	420e0040 	.word	0x420e0040
 8007a60:	40007000 	.word	0x40007000
 8007a64:	420e0044 	.word	0x420e0044

08007a68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b086      	sub	sp, #24
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d101      	bne.n	8007a7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e267      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 0301 	and.w	r3, r3, #1
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d075      	beq.n	8007b72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007a86:	4b88      	ldr	r3, [pc, #544]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	f003 030c 	and.w	r3, r3, #12
 8007a8e:	2b04      	cmp	r3, #4
 8007a90:	d00c      	beq.n	8007aac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a92:	4b85      	ldr	r3, [pc, #532]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007a9a:	2b08      	cmp	r3, #8
 8007a9c:	d112      	bne.n	8007ac4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a9e:	4b82      	ldr	r3, [pc, #520]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007aa6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007aaa:	d10b      	bne.n	8007ac4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007aac:	4b7e      	ldr	r3, [pc, #504]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d05b      	beq.n	8007b70 <HAL_RCC_OscConfig+0x108>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d157      	bne.n	8007b70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e242      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007acc:	d106      	bne.n	8007adc <HAL_RCC_OscConfig+0x74>
 8007ace:	4b76      	ldr	r3, [pc, #472]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a75      	ldr	r2, [pc, #468]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007ad4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ad8:	6013      	str	r3, [r2, #0]
 8007ada:	e01d      	b.n	8007b18 <HAL_RCC_OscConfig+0xb0>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007ae4:	d10c      	bne.n	8007b00 <HAL_RCC_OscConfig+0x98>
 8007ae6:	4b70      	ldr	r3, [pc, #448]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a6f      	ldr	r2, [pc, #444]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007aec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007af0:	6013      	str	r3, [r2, #0]
 8007af2:	4b6d      	ldr	r3, [pc, #436]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a6c      	ldr	r2, [pc, #432]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007afc:	6013      	str	r3, [r2, #0]
 8007afe:	e00b      	b.n	8007b18 <HAL_RCC_OscConfig+0xb0>
 8007b00:	4b69      	ldr	r3, [pc, #420]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a68      	ldr	r2, [pc, #416]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b0a:	6013      	str	r3, [r2, #0]
 8007b0c:	4b66      	ldr	r3, [pc, #408]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a65      	ldr	r2, [pc, #404]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007b12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d013      	beq.n	8007b48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b20:	f7fb fd84 	bl	800362c <HAL_GetTick>
 8007b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b26:	e008      	b.n	8007b3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007b28:	f7fb fd80 	bl	800362c <HAL_GetTick>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	1ad3      	subs	r3, r2, r3
 8007b32:	2b64      	cmp	r3, #100	; 0x64
 8007b34:	d901      	bls.n	8007b3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007b36:	2303      	movs	r3, #3
 8007b38:	e207      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b3a:	4b5b      	ldr	r3, [pc, #364]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d0f0      	beq.n	8007b28 <HAL_RCC_OscConfig+0xc0>
 8007b46:	e014      	b.n	8007b72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b48:	f7fb fd70 	bl	800362c <HAL_GetTick>
 8007b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b4e:	e008      	b.n	8007b62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007b50:	f7fb fd6c 	bl	800362c <HAL_GetTick>
 8007b54:	4602      	mov	r2, r0
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	1ad3      	subs	r3, r2, r3
 8007b5a:	2b64      	cmp	r3, #100	; 0x64
 8007b5c:	d901      	bls.n	8007b62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e1f3      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b62:	4b51      	ldr	r3, [pc, #324]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1f0      	bne.n	8007b50 <HAL_RCC_OscConfig+0xe8>
 8007b6e:	e000      	b.n	8007b72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0302 	and.w	r3, r3, #2
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d063      	beq.n	8007c46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007b7e:	4b4a      	ldr	r3, [pc, #296]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	f003 030c 	and.w	r3, r3, #12
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d00b      	beq.n	8007ba2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b8a:	4b47      	ldr	r3, [pc, #284]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007b8c:	689b      	ldr	r3, [r3, #8]
 8007b8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007b92:	2b08      	cmp	r3, #8
 8007b94:	d11c      	bne.n	8007bd0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b96:	4b44      	ldr	r3, [pc, #272]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d116      	bne.n	8007bd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007ba2:	4b41      	ldr	r3, [pc, #260]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0302 	and.w	r3, r3, #2
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d005      	beq.n	8007bba <HAL_RCC_OscConfig+0x152>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	2b01      	cmp	r3, #1
 8007bb4:	d001      	beq.n	8007bba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e1c7      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bba:	4b3b      	ldr	r3, [pc, #236]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	691b      	ldr	r3, [r3, #16]
 8007bc6:	00db      	lsls	r3, r3, #3
 8007bc8:	4937      	ldr	r1, [pc, #220]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007bce:	e03a      	b.n	8007c46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d020      	beq.n	8007c1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007bd8:	4b34      	ldr	r3, [pc, #208]	; (8007cac <HAL_RCC_OscConfig+0x244>)
 8007bda:	2201      	movs	r2, #1
 8007bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bde:	f7fb fd25 	bl	800362c <HAL_GetTick>
 8007be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007be4:	e008      	b.n	8007bf8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007be6:	f7fb fd21 	bl	800362c <HAL_GetTick>
 8007bea:	4602      	mov	r2, r0
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	1ad3      	subs	r3, r2, r3
 8007bf0:	2b02      	cmp	r3, #2
 8007bf2:	d901      	bls.n	8007bf8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007bf4:	2303      	movs	r3, #3
 8007bf6:	e1a8      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bf8:	4b2b      	ldr	r3, [pc, #172]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f003 0302 	and.w	r3, r3, #2
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d0f0      	beq.n	8007be6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c04:	4b28      	ldr	r3, [pc, #160]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	691b      	ldr	r3, [r3, #16]
 8007c10:	00db      	lsls	r3, r3, #3
 8007c12:	4925      	ldr	r1, [pc, #148]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007c14:	4313      	orrs	r3, r2
 8007c16:	600b      	str	r3, [r1, #0]
 8007c18:	e015      	b.n	8007c46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c1a:	4b24      	ldr	r3, [pc, #144]	; (8007cac <HAL_RCC_OscConfig+0x244>)
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c20:	f7fb fd04 	bl	800362c <HAL_GetTick>
 8007c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c26:	e008      	b.n	8007c3a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c28:	f7fb fd00 	bl	800362c <HAL_GetTick>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	1ad3      	subs	r3, r2, r3
 8007c32:	2b02      	cmp	r3, #2
 8007c34:	d901      	bls.n	8007c3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007c36:	2303      	movs	r3, #3
 8007c38:	e187      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c3a:	4b1b      	ldr	r3, [pc, #108]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f003 0302 	and.w	r3, r3, #2
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1f0      	bne.n	8007c28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0308 	and.w	r3, r3, #8
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d036      	beq.n	8007cc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	695b      	ldr	r3, [r3, #20]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d016      	beq.n	8007c88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007c5a:	4b15      	ldr	r3, [pc, #84]	; (8007cb0 <HAL_RCC_OscConfig+0x248>)
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c60:	f7fb fce4 	bl	800362c <HAL_GetTick>
 8007c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c66:	e008      	b.n	8007c7a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007c68:	f7fb fce0 	bl	800362c <HAL_GetTick>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	1ad3      	subs	r3, r2, r3
 8007c72:	2b02      	cmp	r3, #2
 8007c74:	d901      	bls.n	8007c7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007c76:	2303      	movs	r3, #3
 8007c78:	e167      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c7a:	4b0b      	ldr	r3, [pc, #44]	; (8007ca8 <HAL_RCC_OscConfig+0x240>)
 8007c7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c7e:	f003 0302 	and.w	r3, r3, #2
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d0f0      	beq.n	8007c68 <HAL_RCC_OscConfig+0x200>
 8007c86:	e01b      	b.n	8007cc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c88:	4b09      	ldr	r3, [pc, #36]	; (8007cb0 <HAL_RCC_OscConfig+0x248>)
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c8e:	f7fb fccd 	bl	800362c <HAL_GetTick>
 8007c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c94:	e00e      	b.n	8007cb4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007c96:	f7fb fcc9 	bl	800362c <HAL_GetTick>
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	693b      	ldr	r3, [r7, #16]
 8007c9e:	1ad3      	subs	r3, r2, r3
 8007ca0:	2b02      	cmp	r3, #2
 8007ca2:	d907      	bls.n	8007cb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007ca4:	2303      	movs	r3, #3
 8007ca6:	e150      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
 8007ca8:	40023800 	.word	0x40023800
 8007cac:	42470000 	.word	0x42470000
 8007cb0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007cb4:	4b88      	ldr	r3, [pc, #544]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007cb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cb8:	f003 0302 	and.w	r3, r3, #2
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1ea      	bne.n	8007c96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f003 0304 	and.w	r3, r3, #4
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f000 8097 	beq.w	8007dfc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007cd2:	4b81      	ldr	r3, [pc, #516]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10f      	bne.n	8007cfe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007cde:	2300      	movs	r3, #0
 8007ce0:	60bb      	str	r3, [r7, #8]
 8007ce2:	4b7d      	ldr	r3, [pc, #500]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce6:	4a7c      	ldr	r2, [pc, #496]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007ce8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cec:	6413      	str	r3, [r2, #64]	; 0x40
 8007cee:	4b7a      	ldr	r3, [pc, #488]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cf6:	60bb      	str	r3, [r7, #8]
 8007cf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cfe:	4b77      	ldr	r3, [pc, #476]	; (8007edc <HAL_RCC_OscConfig+0x474>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d118      	bne.n	8007d3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d0a:	4b74      	ldr	r3, [pc, #464]	; (8007edc <HAL_RCC_OscConfig+0x474>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a73      	ldr	r2, [pc, #460]	; (8007edc <HAL_RCC_OscConfig+0x474>)
 8007d10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d16:	f7fb fc89 	bl	800362c <HAL_GetTick>
 8007d1a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d1c:	e008      	b.n	8007d30 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d1e:	f7fb fc85 	bl	800362c <HAL_GetTick>
 8007d22:	4602      	mov	r2, r0
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	1ad3      	subs	r3, r2, r3
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	d901      	bls.n	8007d30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	e10c      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d30:	4b6a      	ldr	r3, [pc, #424]	; (8007edc <HAL_RCC_OscConfig+0x474>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d0f0      	beq.n	8007d1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d106      	bne.n	8007d52 <HAL_RCC_OscConfig+0x2ea>
 8007d44:	4b64      	ldr	r3, [pc, #400]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d48:	4a63      	ldr	r2, [pc, #396]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007d4a:	f043 0301 	orr.w	r3, r3, #1
 8007d4e:	6713      	str	r3, [r2, #112]	; 0x70
 8007d50:	e01c      	b.n	8007d8c <HAL_RCC_OscConfig+0x324>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	2b05      	cmp	r3, #5
 8007d58:	d10c      	bne.n	8007d74 <HAL_RCC_OscConfig+0x30c>
 8007d5a:	4b5f      	ldr	r3, [pc, #380]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d5e:	4a5e      	ldr	r2, [pc, #376]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007d60:	f043 0304 	orr.w	r3, r3, #4
 8007d64:	6713      	str	r3, [r2, #112]	; 0x70
 8007d66:	4b5c      	ldr	r3, [pc, #368]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d6a:	4a5b      	ldr	r2, [pc, #364]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007d6c:	f043 0301 	orr.w	r3, r3, #1
 8007d70:	6713      	str	r3, [r2, #112]	; 0x70
 8007d72:	e00b      	b.n	8007d8c <HAL_RCC_OscConfig+0x324>
 8007d74:	4b58      	ldr	r3, [pc, #352]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d78:	4a57      	ldr	r2, [pc, #348]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007d7a:	f023 0301 	bic.w	r3, r3, #1
 8007d7e:	6713      	str	r3, [r2, #112]	; 0x70
 8007d80:	4b55      	ldr	r3, [pc, #340]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d84:	4a54      	ldr	r2, [pc, #336]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007d86:	f023 0304 	bic.w	r3, r3, #4
 8007d8a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d015      	beq.n	8007dc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d94:	f7fb fc4a 	bl	800362c <HAL_GetTick>
 8007d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d9a:	e00a      	b.n	8007db2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d9c:	f7fb fc46 	bl	800362c <HAL_GetTick>
 8007da0:	4602      	mov	r2, r0
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	1ad3      	subs	r3, r2, r3
 8007da6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d901      	bls.n	8007db2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007dae:	2303      	movs	r3, #3
 8007db0:	e0cb      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007db2:	4b49      	ldr	r3, [pc, #292]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007db6:	f003 0302 	and.w	r3, r3, #2
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d0ee      	beq.n	8007d9c <HAL_RCC_OscConfig+0x334>
 8007dbe:	e014      	b.n	8007dea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007dc0:	f7fb fc34 	bl	800362c <HAL_GetTick>
 8007dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007dc6:	e00a      	b.n	8007dde <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007dc8:	f7fb fc30 	bl	800362c <HAL_GetTick>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	1ad3      	subs	r3, r2, r3
 8007dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d901      	bls.n	8007dde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e0b5      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007dde:	4b3e      	ldr	r3, [pc, #248]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de2:	f003 0302 	and.w	r3, r3, #2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1ee      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007dea:	7dfb      	ldrb	r3, [r7, #23]
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d105      	bne.n	8007dfc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007df0:	4b39      	ldr	r3, [pc, #228]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df4:	4a38      	ldr	r2, [pc, #224]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007df6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007dfa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	699b      	ldr	r3, [r3, #24]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	f000 80a1 	beq.w	8007f48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e06:	4b34      	ldr	r3, [pc, #208]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	f003 030c 	and.w	r3, r3, #12
 8007e0e:	2b08      	cmp	r3, #8
 8007e10:	d05c      	beq.n	8007ecc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	699b      	ldr	r3, [r3, #24]
 8007e16:	2b02      	cmp	r3, #2
 8007e18:	d141      	bne.n	8007e9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e1a:	4b31      	ldr	r3, [pc, #196]	; (8007ee0 <HAL_RCC_OscConfig+0x478>)
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e20:	f7fb fc04 	bl	800362c <HAL_GetTick>
 8007e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e26:	e008      	b.n	8007e3a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e28:	f7fb fc00 	bl	800362c <HAL_GetTick>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	1ad3      	subs	r3, r2, r3
 8007e32:	2b02      	cmp	r3, #2
 8007e34:	d901      	bls.n	8007e3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e087      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e3a:	4b27      	ldr	r3, [pc, #156]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1f0      	bne.n	8007e28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	69da      	ldr	r2, [r3, #28]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a1b      	ldr	r3, [r3, #32]
 8007e4e:	431a      	orrs	r2, r3
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e54:	019b      	lsls	r3, r3, #6
 8007e56:	431a      	orrs	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e5c:	085b      	lsrs	r3, r3, #1
 8007e5e:	3b01      	subs	r3, #1
 8007e60:	041b      	lsls	r3, r3, #16
 8007e62:	431a      	orrs	r2, r3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e68:	061b      	lsls	r3, r3, #24
 8007e6a:	491b      	ldr	r1, [pc, #108]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e70:	4b1b      	ldr	r3, [pc, #108]	; (8007ee0 <HAL_RCC_OscConfig+0x478>)
 8007e72:	2201      	movs	r2, #1
 8007e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e76:	f7fb fbd9 	bl	800362c <HAL_GetTick>
 8007e7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e7c:	e008      	b.n	8007e90 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e7e:	f7fb fbd5 	bl	800362c <HAL_GetTick>
 8007e82:	4602      	mov	r2, r0
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	1ad3      	subs	r3, r2, r3
 8007e88:	2b02      	cmp	r3, #2
 8007e8a:	d901      	bls.n	8007e90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007e8c:	2303      	movs	r3, #3
 8007e8e:	e05c      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e90:	4b11      	ldr	r3, [pc, #68]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d0f0      	beq.n	8007e7e <HAL_RCC_OscConfig+0x416>
 8007e9c:	e054      	b.n	8007f48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e9e:	4b10      	ldr	r3, [pc, #64]	; (8007ee0 <HAL_RCC_OscConfig+0x478>)
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ea4:	f7fb fbc2 	bl	800362c <HAL_GetTick>
 8007ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007eaa:	e008      	b.n	8007ebe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007eac:	f7fb fbbe 	bl	800362c <HAL_GetTick>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	1ad3      	subs	r3, r2, r3
 8007eb6:	2b02      	cmp	r3, #2
 8007eb8:	d901      	bls.n	8007ebe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007eba:	2303      	movs	r3, #3
 8007ebc:	e045      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ebe:	4b06      	ldr	r3, [pc, #24]	; (8007ed8 <HAL_RCC_OscConfig+0x470>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d1f0      	bne.n	8007eac <HAL_RCC_OscConfig+0x444>
 8007eca:	e03d      	b.n	8007f48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d107      	bne.n	8007ee4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e038      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
 8007ed8:	40023800 	.word	0x40023800
 8007edc:	40007000 	.word	0x40007000
 8007ee0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007ee4:	4b1b      	ldr	r3, [pc, #108]	; (8007f54 <HAL_RCC_OscConfig+0x4ec>)
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	699b      	ldr	r3, [r3, #24]
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d028      	beq.n	8007f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d121      	bne.n	8007f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d11a      	bne.n	8007f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f0e:	68fa      	ldr	r2, [r7, #12]
 8007f10:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007f14:	4013      	ands	r3, r2
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007f1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d111      	bne.n	8007f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f2a:	085b      	lsrs	r3, r3, #1
 8007f2c:	3b01      	subs	r3, #1
 8007f2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d107      	bne.n	8007f44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d001      	beq.n	8007f48 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e000      	b.n	8007f4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007f48:	2300      	movs	r3, #0
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3718      	adds	r7, #24
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}
 8007f52:	bf00      	nop
 8007f54:	40023800 	.word	0x40023800

08007f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d101      	bne.n	8007f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e0cc      	b.n	8008106 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007f6c:	4b68      	ldr	r3, [pc, #416]	; (8008110 <HAL_RCC_ClockConfig+0x1b8>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f003 030f 	and.w	r3, r3, #15
 8007f74:	683a      	ldr	r2, [r7, #0]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d90c      	bls.n	8007f94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f7a:	4b65      	ldr	r3, [pc, #404]	; (8008110 <HAL_RCC_ClockConfig+0x1b8>)
 8007f7c:	683a      	ldr	r2, [r7, #0]
 8007f7e:	b2d2      	uxtb	r2, r2
 8007f80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f82:	4b63      	ldr	r3, [pc, #396]	; (8008110 <HAL_RCC_ClockConfig+0x1b8>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 030f 	and.w	r3, r3, #15
 8007f8a:	683a      	ldr	r2, [r7, #0]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d001      	beq.n	8007f94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007f90:	2301      	movs	r3, #1
 8007f92:	e0b8      	b.n	8008106 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 0302 	and.w	r3, r3, #2
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d020      	beq.n	8007fe2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f003 0304 	and.w	r3, r3, #4
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d005      	beq.n	8007fb8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007fac:	4b59      	ldr	r3, [pc, #356]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	4a58      	ldr	r2, [pc, #352]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8007fb2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007fb6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 0308 	and.w	r3, r3, #8
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d005      	beq.n	8007fd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007fc4:	4b53      	ldr	r3, [pc, #332]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	4a52      	ldr	r2, [pc, #328]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8007fca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007fce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007fd0:	4b50      	ldr	r3, [pc, #320]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	494d      	ldr	r1, [pc, #308]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f003 0301 	and.w	r3, r3, #1
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d044      	beq.n	8008078 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d107      	bne.n	8008006 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ff6:	4b47      	ldr	r3, [pc, #284]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d119      	bne.n	8008036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	e07f      	b.n	8008106 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	2b02      	cmp	r3, #2
 800800c:	d003      	beq.n	8008016 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008012:	2b03      	cmp	r3, #3
 8008014:	d107      	bne.n	8008026 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008016:	4b3f      	ldr	r3, [pc, #252]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800801e:	2b00      	cmp	r3, #0
 8008020:	d109      	bne.n	8008036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	e06f      	b.n	8008106 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008026:	4b3b      	ldr	r3, [pc, #236]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f003 0302 	and.w	r3, r3, #2
 800802e:	2b00      	cmp	r3, #0
 8008030:	d101      	bne.n	8008036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008032:	2301      	movs	r3, #1
 8008034:	e067      	b.n	8008106 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008036:	4b37      	ldr	r3, [pc, #220]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	f023 0203 	bic.w	r2, r3, #3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	4934      	ldr	r1, [pc, #208]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8008044:	4313      	orrs	r3, r2
 8008046:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008048:	f7fb faf0 	bl	800362c <HAL_GetTick>
 800804c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800804e:	e00a      	b.n	8008066 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008050:	f7fb faec 	bl	800362c <HAL_GetTick>
 8008054:	4602      	mov	r2, r0
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	1ad3      	subs	r3, r2, r3
 800805a:	f241 3288 	movw	r2, #5000	; 0x1388
 800805e:	4293      	cmp	r3, r2
 8008060:	d901      	bls.n	8008066 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008062:	2303      	movs	r3, #3
 8008064:	e04f      	b.n	8008106 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008066:	4b2b      	ldr	r3, [pc, #172]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	f003 020c 	and.w	r2, r3, #12
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	429a      	cmp	r2, r3
 8008076:	d1eb      	bne.n	8008050 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008078:	4b25      	ldr	r3, [pc, #148]	; (8008110 <HAL_RCC_ClockConfig+0x1b8>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f003 030f 	and.w	r3, r3, #15
 8008080:	683a      	ldr	r2, [r7, #0]
 8008082:	429a      	cmp	r2, r3
 8008084:	d20c      	bcs.n	80080a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008086:	4b22      	ldr	r3, [pc, #136]	; (8008110 <HAL_RCC_ClockConfig+0x1b8>)
 8008088:	683a      	ldr	r2, [r7, #0]
 800808a:	b2d2      	uxtb	r2, r2
 800808c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800808e:	4b20      	ldr	r3, [pc, #128]	; (8008110 <HAL_RCC_ClockConfig+0x1b8>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f003 030f 	and.w	r3, r3, #15
 8008096:	683a      	ldr	r2, [r7, #0]
 8008098:	429a      	cmp	r2, r3
 800809a:	d001      	beq.n	80080a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	e032      	b.n	8008106 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f003 0304 	and.w	r3, r3, #4
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d008      	beq.n	80080be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80080ac:	4b19      	ldr	r3, [pc, #100]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	4916      	ldr	r1, [pc, #88]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 80080ba:	4313      	orrs	r3, r2
 80080bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 0308 	and.w	r3, r3, #8
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d009      	beq.n	80080de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80080ca:	4b12      	ldr	r3, [pc, #72]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	00db      	lsls	r3, r3, #3
 80080d8:	490e      	ldr	r1, [pc, #56]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 80080da:	4313      	orrs	r3, r2
 80080dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80080de:	f000 f821 	bl	8008124 <HAL_RCC_GetSysClockFreq>
 80080e2:	4602      	mov	r2, r0
 80080e4:	4b0b      	ldr	r3, [pc, #44]	; (8008114 <HAL_RCC_ClockConfig+0x1bc>)
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	091b      	lsrs	r3, r3, #4
 80080ea:	f003 030f 	and.w	r3, r3, #15
 80080ee:	490a      	ldr	r1, [pc, #40]	; (8008118 <HAL_RCC_ClockConfig+0x1c0>)
 80080f0:	5ccb      	ldrb	r3, [r1, r3]
 80080f2:	fa22 f303 	lsr.w	r3, r2, r3
 80080f6:	4a09      	ldr	r2, [pc, #36]	; (800811c <HAL_RCC_ClockConfig+0x1c4>)
 80080f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80080fa:	4b09      	ldr	r3, [pc, #36]	; (8008120 <HAL_RCC_ClockConfig+0x1c8>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4618      	mov	r0, r3
 8008100:	f7fa ffac 	bl	800305c <HAL_InitTick>

  return HAL_OK;
 8008104:	2300      	movs	r3, #0
}
 8008106:	4618      	mov	r0, r3
 8008108:	3710      	adds	r7, #16
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop
 8008110:	40023c00 	.word	0x40023c00
 8008114:	40023800 	.word	0x40023800
 8008118:	08048098 	.word	0x08048098
 800811c:	20009588 	.word	0x20009588
 8008120:	2000958c 	.word	0x2000958c

08008124 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008124:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008128:	b090      	sub	sp, #64	; 0x40
 800812a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800812c:	2300      	movs	r3, #0
 800812e:	637b      	str	r3, [r7, #52]	; 0x34
 8008130:	2300      	movs	r3, #0
 8008132:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008134:	2300      	movs	r3, #0
 8008136:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8008138:	2300      	movs	r3, #0
 800813a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800813c:	4b59      	ldr	r3, [pc, #356]	; (80082a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	f003 030c 	and.w	r3, r3, #12
 8008144:	2b08      	cmp	r3, #8
 8008146:	d00d      	beq.n	8008164 <HAL_RCC_GetSysClockFreq+0x40>
 8008148:	2b08      	cmp	r3, #8
 800814a:	f200 80a1 	bhi.w	8008290 <HAL_RCC_GetSysClockFreq+0x16c>
 800814e:	2b00      	cmp	r3, #0
 8008150:	d002      	beq.n	8008158 <HAL_RCC_GetSysClockFreq+0x34>
 8008152:	2b04      	cmp	r3, #4
 8008154:	d003      	beq.n	800815e <HAL_RCC_GetSysClockFreq+0x3a>
 8008156:	e09b      	b.n	8008290 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008158:	4b53      	ldr	r3, [pc, #332]	; (80082a8 <HAL_RCC_GetSysClockFreq+0x184>)
 800815a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800815c:	e09b      	b.n	8008296 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800815e:	4b53      	ldr	r3, [pc, #332]	; (80082ac <HAL_RCC_GetSysClockFreq+0x188>)
 8008160:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008162:	e098      	b.n	8008296 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008164:	4b4f      	ldr	r3, [pc, #316]	; (80082a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800816c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800816e:	4b4d      	ldr	r3, [pc, #308]	; (80082a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008176:	2b00      	cmp	r3, #0
 8008178:	d028      	beq.n	80081cc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800817a:	4b4a      	ldr	r3, [pc, #296]	; (80082a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	099b      	lsrs	r3, r3, #6
 8008180:	2200      	movs	r2, #0
 8008182:	623b      	str	r3, [r7, #32]
 8008184:	627a      	str	r2, [r7, #36]	; 0x24
 8008186:	6a3b      	ldr	r3, [r7, #32]
 8008188:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800818c:	2100      	movs	r1, #0
 800818e:	4b47      	ldr	r3, [pc, #284]	; (80082ac <HAL_RCC_GetSysClockFreq+0x188>)
 8008190:	fb03 f201 	mul.w	r2, r3, r1
 8008194:	2300      	movs	r3, #0
 8008196:	fb00 f303 	mul.w	r3, r0, r3
 800819a:	4413      	add	r3, r2
 800819c:	4a43      	ldr	r2, [pc, #268]	; (80082ac <HAL_RCC_GetSysClockFreq+0x188>)
 800819e:	fba0 1202 	umull	r1, r2, r0, r2
 80081a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80081a4:	460a      	mov	r2, r1
 80081a6:	62ba      	str	r2, [r7, #40]	; 0x28
 80081a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80081aa:	4413      	add	r3, r2
 80081ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80081ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081b0:	2200      	movs	r2, #0
 80081b2:	61bb      	str	r3, [r7, #24]
 80081b4:	61fa      	str	r2, [r7, #28]
 80081b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80081ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80081be:	f7f8 fd53 	bl	8000c68 <__aeabi_uldivmod>
 80081c2:	4602      	mov	r2, r0
 80081c4:	460b      	mov	r3, r1
 80081c6:	4613      	mov	r3, r2
 80081c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80081ca:	e053      	b.n	8008274 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081cc:	4b35      	ldr	r3, [pc, #212]	; (80082a4 <HAL_RCC_GetSysClockFreq+0x180>)
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	099b      	lsrs	r3, r3, #6
 80081d2:	2200      	movs	r2, #0
 80081d4:	613b      	str	r3, [r7, #16]
 80081d6:	617a      	str	r2, [r7, #20]
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80081de:	f04f 0b00 	mov.w	fp, #0
 80081e2:	4652      	mov	r2, sl
 80081e4:	465b      	mov	r3, fp
 80081e6:	f04f 0000 	mov.w	r0, #0
 80081ea:	f04f 0100 	mov.w	r1, #0
 80081ee:	0159      	lsls	r1, r3, #5
 80081f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80081f4:	0150      	lsls	r0, r2, #5
 80081f6:	4602      	mov	r2, r0
 80081f8:	460b      	mov	r3, r1
 80081fa:	ebb2 080a 	subs.w	r8, r2, sl
 80081fe:	eb63 090b 	sbc.w	r9, r3, fp
 8008202:	f04f 0200 	mov.w	r2, #0
 8008206:	f04f 0300 	mov.w	r3, #0
 800820a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800820e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008212:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008216:	ebb2 0408 	subs.w	r4, r2, r8
 800821a:	eb63 0509 	sbc.w	r5, r3, r9
 800821e:	f04f 0200 	mov.w	r2, #0
 8008222:	f04f 0300 	mov.w	r3, #0
 8008226:	00eb      	lsls	r3, r5, #3
 8008228:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800822c:	00e2      	lsls	r2, r4, #3
 800822e:	4614      	mov	r4, r2
 8008230:	461d      	mov	r5, r3
 8008232:	eb14 030a 	adds.w	r3, r4, sl
 8008236:	603b      	str	r3, [r7, #0]
 8008238:	eb45 030b 	adc.w	r3, r5, fp
 800823c:	607b      	str	r3, [r7, #4]
 800823e:	f04f 0200 	mov.w	r2, #0
 8008242:	f04f 0300 	mov.w	r3, #0
 8008246:	e9d7 4500 	ldrd	r4, r5, [r7]
 800824a:	4629      	mov	r1, r5
 800824c:	028b      	lsls	r3, r1, #10
 800824e:	4621      	mov	r1, r4
 8008250:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008254:	4621      	mov	r1, r4
 8008256:	028a      	lsls	r2, r1, #10
 8008258:	4610      	mov	r0, r2
 800825a:	4619      	mov	r1, r3
 800825c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800825e:	2200      	movs	r2, #0
 8008260:	60bb      	str	r3, [r7, #8]
 8008262:	60fa      	str	r2, [r7, #12]
 8008264:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008268:	f7f8 fcfe 	bl	8000c68 <__aeabi_uldivmod>
 800826c:	4602      	mov	r2, r0
 800826e:	460b      	mov	r3, r1
 8008270:	4613      	mov	r3, r2
 8008272:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008274:	4b0b      	ldr	r3, [pc, #44]	; (80082a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	0c1b      	lsrs	r3, r3, #16
 800827a:	f003 0303 	and.w	r3, r3, #3
 800827e:	3301      	adds	r3, #1
 8008280:	005b      	lsls	r3, r3, #1
 8008282:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8008284:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008288:	fbb2 f3f3 	udiv	r3, r2, r3
 800828c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800828e:	e002      	b.n	8008296 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008290:	4b05      	ldr	r3, [pc, #20]	; (80082a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8008292:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008294:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8008298:	4618      	mov	r0, r3
 800829a:	3740      	adds	r7, #64	; 0x40
 800829c:	46bd      	mov	sp, r7
 800829e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082a2:	bf00      	nop
 80082a4:	40023800 	.word	0x40023800
 80082a8:	00f42400 	.word	0x00f42400
 80082ac:	017d7840 	.word	0x017d7840

080082b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082b0:	b480      	push	{r7}
 80082b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80082b4:	4b03      	ldr	r3, [pc, #12]	; (80082c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80082b6:	681b      	ldr	r3, [r3, #0]
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr
 80082c2:	bf00      	nop
 80082c4:	20009588 	.word	0x20009588

080082c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80082cc:	f7ff fff0 	bl	80082b0 <HAL_RCC_GetHCLKFreq>
 80082d0:	4602      	mov	r2, r0
 80082d2:	4b05      	ldr	r3, [pc, #20]	; (80082e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	0a9b      	lsrs	r3, r3, #10
 80082d8:	f003 0307 	and.w	r3, r3, #7
 80082dc:	4903      	ldr	r1, [pc, #12]	; (80082ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80082de:	5ccb      	ldrb	r3, [r1, r3]
 80082e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	40023800 	.word	0x40023800
 80082ec:	080480a8 	.word	0x080480a8

080082f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80082f4:	f7ff ffdc 	bl	80082b0 <HAL_RCC_GetHCLKFreq>
 80082f8:	4602      	mov	r2, r0
 80082fa:	4b05      	ldr	r3, [pc, #20]	; (8008310 <HAL_RCC_GetPCLK2Freq+0x20>)
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	0b5b      	lsrs	r3, r3, #13
 8008300:	f003 0307 	and.w	r3, r3, #7
 8008304:	4903      	ldr	r1, [pc, #12]	; (8008314 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008306:	5ccb      	ldrb	r3, [r1, r3]
 8008308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800830c:	4618      	mov	r0, r3
 800830e:	bd80      	pop	{r7, pc}
 8008310:	40023800 	.word	0x40023800
 8008314:	080480a8 	.word	0x080480a8

08008318 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	220f      	movs	r2, #15
 8008326:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008328:	4b12      	ldr	r3, [pc, #72]	; (8008374 <HAL_RCC_GetClockConfig+0x5c>)
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	f003 0203 	and.w	r2, r3, #3
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008334:	4b0f      	ldr	r3, [pc, #60]	; (8008374 <HAL_RCC_GetClockConfig+0x5c>)
 8008336:	689b      	ldr	r3, [r3, #8]
 8008338:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008340:	4b0c      	ldr	r3, [pc, #48]	; (8008374 <HAL_RCC_GetClockConfig+0x5c>)
 8008342:	689b      	ldr	r3, [r3, #8]
 8008344:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800834c:	4b09      	ldr	r3, [pc, #36]	; (8008374 <HAL_RCC_GetClockConfig+0x5c>)
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	08db      	lsrs	r3, r3, #3
 8008352:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800835a:	4b07      	ldr	r3, [pc, #28]	; (8008378 <HAL_RCC_GetClockConfig+0x60>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f003 020f 	and.w	r2, r3, #15
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	601a      	str	r2, [r3, #0]
}
 8008366:	bf00      	nop
 8008368:	370c      	adds	r7, #12
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	40023800 	.word	0x40023800
 8008378:	40023c00 	.word	0x40023c00

0800837c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b086      	sub	sp, #24
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008384:	2300      	movs	r3, #0
 8008386:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008388:	2300      	movs	r3, #0
 800838a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f003 0301 	and.w	r3, r3, #1
 8008394:	2b00      	cmp	r3, #0
 8008396:	d10b      	bne.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d105      	bne.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d075      	beq.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80083b0:	4b91      	ldr	r3, [pc, #580]	; (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80083b2:	2200      	movs	r2, #0
 80083b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80083b6:	f7fb f939 	bl	800362c <HAL_GetTick>
 80083ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80083bc:	e008      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80083be:	f7fb f935 	bl	800362c <HAL_GetTick>
 80083c2:	4602      	mov	r2, r0
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	1ad3      	subs	r3, r2, r3
 80083c8:	2b02      	cmp	r3, #2
 80083ca:	d901      	bls.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80083cc:	2303      	movs	r3, #3
 80083ce:	e189      	b.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80083d0:	4b8a      	ldr	r3, [pc, #552]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d1f0      	bne.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f003 0301 	and.w	r3, r3, #1
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d009      	beq.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	019a      	lsls	r2, r3, #6
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	071b      	lsls	r3, r3, #28
 80083f4:	4981      	ldr	r1, [pc, #516]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80083f6:	4313      	orrs	r3, r2
 80083f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f003 0302 	and.w	r3, r3, #2
 8008404:	2b00      	cmp	r3, #0
 8008406:	d01f      	beq.n	8008448 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008408:	4b7c      	ldr	r3, [pc, #496]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800840a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800840e:	0f1b      	lsrs	r3, r3, #28
 8008410:	f003 0307 	and.w	r3, r3, #7
 8008414:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	019a      	lsls	r2, r3, #6
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	061b      	lsls	r3, r3, #24
 8008422:	431a      	orrs	r2, r3
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	071b      	lsls	r3, r3, #28
 8008428:	4974      	ldr	r1, [pc, #464]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800842a:	4313      	orrs	r3, r2
 800842c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008430:	4b72      	ldr	r3, [pc, #456]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008432:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008436:	f023 021f 	bic.w	r2, r3, #31
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	69db      	ldr	r3, [r3, #28]
 800843e:	3b01      	subs	r3, #1
 8008440:	496e      	ldr	r1, [pc, #440]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008442:	4313      	orrs	r3, r2
 8008444:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008450:	2b00      	cmp	r3, #0
 8008452:	d00d      	beq.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	019a      	lsls	r2, r3, #6
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	061b      	lsls	r3, r3, #24
 8008460:	431a      	orrs	r2, r3
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	071b      	lsls	r3, r3, #28
 8008468:	4964      	ldr	r1, [pc, #400]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800846a:	4313      	orrs	r3, r2
 800846c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008470:	4b61      	ldr	r3, [pc, #388]	; (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8008472:	2201      	movs	r2, #1
 8008474:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008476:	f7fb f8d9 	bl	800362c <HAL_GetTick>
 800847a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800847c:	e008      	b.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800847e:	f7fb f8d5 	bl	800362c <HAL_GetTick>
 8008482:	4602      	mov	r2, r0
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	1ad3      	subs	r3, r2, r3
 8008488:	2b02      	cmp	r3, #2
 800848a:	d901      	bls.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800848c:	2303      	movs	r3, #3
 800848e:	e129      	b.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008490:	4b5a      	ldr	r3, [pc, #360]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008498:	2b00      	cmp	r3, #0
 800849a:	d0f0      	beq.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f003 0304 	and.w	r3, r3, #4
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d105      	bne.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d079      	beq.n	80085a8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80084b4:	4b52      	ldr	r3, [pc, #328]	; (8008600 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80084b6:	2200      	movs	r2, #0
 80084b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80084ba:	f7fb f8b7 	bl	800362c <HAL_GetTick>
 80084be:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80084c0:	e008      	b.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80084c2:	f7fb f8b3 	bl	800362c <HAL_GetTick>
 80084c6:	4602      	mov	r2, r0
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	1ad3      	subs	r3, r2, r3
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	d901      	bls.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80084d0:	2303      	movs	r3, #3
 80084d2:	e107      	b.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80084d4:	4b49      	ldr	r3, [pc, #292]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80084dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084e0:	d0ef      	beq.n	80084c2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f003 0304 	and.w	r3, r3, #4
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d020      	beq.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80084ee:	4b43      	ldr	r3, [pc, #268]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80084f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084f4:	0f1b      	lsrs	r3, r3, #28
 80084f6:	f003 0307 	and.w	r3, r3, #7
 80084fa:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	691b      	ldr	r3, [r3, #16]
 8008500:	019a      	lsls	r2, r3, #6
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	695b      	ldr	r3, [r3, #20]
 8008506:	061b      	lsls	r3, r3, #24
 8008508:	431a      	orrs	r2, r3
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	071b      	lsls	r3, r3, #28
 800850e:	493b      	ldr	r1, [pc, #236]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008510:	4313      	orrs	r3, r2
 8008512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008516:	4b39      	ldr	r3, [pc, #228]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008518:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800851c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6a1b      	ldr	r3, [r3, #32]
 8008524:	3b01      	subs	r3, #1
 8008526:	021b      	lsls	r3, r3, #8
 8008528:	4934      	ldr	r1, [pc, #208]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800852a:	4313      	orrs	r3, r2
 800852c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f003 0308 	and.w	r3, r3, #8
 8008538:	2b00      	cmp	r3, #0
 800853a:	d01e      	beq.n	800857a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800853c:	4b2f      	ldr	r3, [pc, #188]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800853e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008542:	0e1b      	lsrs	r3, r3, #24
 8008544:	f003 030f 	and.w	r3, r3, #15
 8008548:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	019a      	lsls	r2, r3, #6
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	061b      	lsls	r3, r3, #24
 8008554:	431a      	orrs	r2, r3
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	699b      	ldr	r3, [r3, #24]
 800855a:	071b      	lsls	r3, r3, #28
 800855c:	4927      	ldr	r1, [pc, #156]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800855e:	4313      	orrs	r3, r2
 8008560:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008564:	4b25      	ldr	r3, [pc, #148]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008566:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800856a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008572:	4922      	ldr	r1, [pc, #136]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008574:	4313      	orrs	r3, r2
 8008576:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800857a:	4b21      	ldr	r3, [pc, #132]	; (8008600 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800857c:	2201      	movs	r2, #1
 800857e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008580:	f7fb f854 	bl	800362c <HAL_GetTick>
 8008584:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008586:	e008      	b.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008588:	f7fb f850 	bl	800362c <HAL_GetTick>
 800858c:	4602      	mov	r2, r0
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	1ad3      	subs	r3, r2, r3
 8008592:	2b02      	cmp	r3, #2
 8008594:	d901      	bls.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008596:	2303      	movs	r3, #3
 8008598:	e0a4      	b.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800859a:	4b18      	ldr	r3, [pc, #96]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80085a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085a6:	d1ef      	bne.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f003 0320 	and.w	r3, r3, #32
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f000 808b 	beq.w	80086cc <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80085b6:	2300      	movs	r3, #0
 80085b8:	60fb      	str	r3, [r7, #12]
 80085ba:	4b10      	ldr	r3, [pc, #64]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80085bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085be:	4a0f      	ldr	r2, [pc, #60]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80085c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085c4:	6413      	str	r3, [r2, #64]	; 0x40
 80085c6:	4b0d      	ldr	r3, [pc, #52]	; (80085fc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80085c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085ce:	60fb      	str	r3, [r7, #12]
 80085d0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80085d2:	4b0c      	ldr	r3, [pc, #48]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4a0b      	ldr	r2, [pc, #44]	; (8008604 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80085d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085dc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80085de:	f7fb f825 	bl	800362c <HAL_GetTick>
 80085e2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80085e4:	e010      	b.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80085e6:	f7fb f821 	bl	800362c <HAL_GetTick>
 80085ea:	4602      	mov	r2, r0
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	1ad3      	subs	r3, r2, r3
 80085f0:	2b02      	cmp	r3, #2
 80085f2:	d909      	bls.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80085f4:	2303      	movs	r3, #3
 80085f6:	e075      	b.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80085f8:	42470068 	.word	0x42470068
 80085fc:	40023800 	.word	0x40023800
 8008600:	42470070 	.word	0x42470070
 8008604:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008608:	4b38      	ldr	r3, [pc, #224]	; (80086ec <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008610:	2b00      	cmp	r3, #0
 8008612:	d0e8      	beq.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008614:	4b36      	ldr	r3, [pc, #216]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008618:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800861c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d02f      	beq.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008628:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800862c:	693a      	ldr	r2, [r7, #16]
 800862e:	429a      	cmp	r2, r3
 8008630:	d028      	beq.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008632:	4b2f      	ldr	r3, [pc, #188]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800863a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800863c:	4b2d      	ldr	r3, [pc, #180]	; (80086f4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800863e:	2201      	movs	r2, #1
 8008640:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008642:	4b2c      	ldr	r3, [pc, #176]	; (80086f4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008644:	2200      	movs	r2, #0
 8008646:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008648:	4a29      	ldr	r2, [pc, #164]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800864e:	4b28      	ldr	r3, [pc, #160]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	2b01      	cmp	r3, #1
 8008658:	d114      	bne.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800865a:	f7fa ffe7 	bl	800362c <HAL_GetTick>
 800865e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008660:	e00a      	b.n	8008678 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008662:	f7fa ffe3 	bl	800362c <HAL_GetTick>
 8008666:	4602      	mov	r2, r0
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008670:	4293      	cmp	r3, r2
 8008672:	d901      	bls.n	8008678 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8008674:	2303      	movs	r3, #3
 8008676:	e035      	b.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008678:	4b1d      	ldr	r3, [pc, #116]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800867a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800867c:	f003 0302 	and.w	r3, r3, #2
 8008680:	2b00      	cmp	r3, #0
 8008682:	d0ee      	beq.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008688:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800868c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008690:	d10d      	bne.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0x332>
 8008692:	4b17      	ldr	r3, [pc, #92]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800869e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80086a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086a6:	4912      	ldr	r1, [pc, #72]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80086a8:	4313      	orrs	r3, r2
 80086aa:	608b      	str	r3, [r1, #8]
 80086ac:	e005      	b.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80086ae:	4b10      	ldr	r3, [pc, #64]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	4a0f      	ldr	r2, [pc, #60]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80086b4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80086b8:	6093      	str	r3, [r2, #8]
 80086ba:	4b0d      	ldr	r3, [pc, #52]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80086bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086c6:	490a      	ldr	r1, [pc, #40]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80086c8:	4313      	orrs	r3, r2
 80086ca:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f003 0310 	and.w	r3, r3, #16
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d004      	beq.n	80086e2 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80086de:	4b06      	ldr	r3, [pc, #24]	; (80086f8 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80086e0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3718      	adds	r7, #24
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}
 80086ec:	40007000 	.word	0x40007000
 80086f0:	40023800 	.word	0x40023800
 80086f4:	42470e40 	.word	0x42470e40
 80086f8:	424711e0 	.word	0x424711e0

080086fc <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d101      	bne.n	800870e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	e01c      	b.n	8008748 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	795b      	ldrb	r3, [r3, #5]
 8008712:	b2db      	uxtb	r3, r3
 8008714:	2b00      	cmp	r3, #0
 8008716:	d105      	bne.n	8008724 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2200      	movs	r2, #0
 800871c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f7fa fb3e 	bl	8002da0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2202      	movs	r2, #2
 8008728:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f042 0204 	orr.w	r2, r2, #4
 8008738:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2201      	movs	r2, #1
 800873e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8008746:	2300      	movs	r3, #0
}
 8008748:	4618      	mov	r0, r3
 800874a:	3708      	adds	r7, #8
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d101      	bne.n	8008762 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800875e:	2301      	movs	r3, #1
 8008760:	e022      	b.n	80087a8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008768:	b2db      	uxtb	r3, r3
 800876a:	2b00      	cmp	r3, #0
 800876c:	d105      	bne.n	800877a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f7fa fb55 	bl	8002e24 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2203      	movs	r2, #3
 800877e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 f814 	bl	80087b0 <HAL_SD_InitCard>
 8008788:	4603      	mov	r3, r0
 800878a:	2b00      	cmp	r3, #0
 800878c:	d001      	beq.n	8008792 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e00a      	b.n	80087a8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2200      	movs	r2, #0
 8008796:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2201      	movs	r2, #1
 80087a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80087a6:	2300      	movs	r3, #0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	3708      	adds	r7, #8
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}

080087b0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80087b0:	b5b0      	push	{r4, r5, r7, lr}
 80087b2:	b08e      	sub	sp, #56	; 0x38
 80087b4:	af04      	add	r7, sp, #16
 80087b6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80087b8:	2300      	movs	r3, #0
 80087ba:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80087bc:	2300      	movs	r3, #0
 80087be:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80087c0:	2300      	movs	r3, #0
 80087c2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80087c4:	2300      	movs	r3, #0
 80087c6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80087c8:	2300      	movs	r3, #0
 80087ca:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80087cc:	2376      	movs	r3, #118	; 0x76
 80087ce:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681d      	ldr	r5, [r3, #0]
 80087d4:	466c      	mov	r4, sp
 80087d6:	f107 0314 	add.w	r3, r7, #20
 80087da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80087de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80087e2:	f107 0308 	add.w	r3, r7, #8
 80087e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80087e8:	4628      	mov	r0, r5
 80087ea:	f002 fbdc 	bl	800afa6 <SDIO_Init>
 80087ee:	4603      	mov	r3, r0
 80087f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80087f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d001      	beq.n	8008800 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80087fc:	2301      	movs	r3, #1
 80087fe:	e04c      	b.n	800889a <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008800:	4b28      	ldr	r3, [pc, #160]	; (80088a4 <HAL_SD_InitCard+0xf4>)
 8008802:	2200      	movs	r2, #0
 8008804:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4618      	mov	r0, r3
 800880c:	f002 fc14 	bl	800b038 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008810:	4b24      	ldr	r3, [pc, #144]	; (80088a4 <HAL_SD_InitCard+0xf4>)
 8008812:	2201      	movs	r2, #1
 8008814:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f001 f85e 	bl	80098d8 <SD_PowerON>
 800881c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800881e:	6a3b      	ldr	r3, [r7, #32]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d00b      	beq.n	800883c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2201      	movs	r2, #1
 8008828:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008830:	6a3b      	ldr	r3, [r7, #32]
 8008832:	431a      	orrs	r2, r3
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e02e      	b.n	800889a <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 ff7d 	bl	800973c <SD_InitCard>
 8008842:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008844:	6a3b      	ldr	r3, [r7, #32]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d00b      	beq.n	8008862 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2201      	movs	r2, #1
 800884e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008856:	6a3b      	ldr	r3, [r7, #32]
 8008858:	431a      	orrs	r2, r3
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800885e:	2301      	movs	r3, #1
 8008860:	e01b      	b.n	800889a <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f44f 7100 	mov.w	r1, #512	; 0x200
 800886a:	4618      	mov	r0, r3
 800886c:	f002 fc77 	bl	800b15e <SDMMC_CmdBlockLength>
 8008870:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008872:	6a3b      	ldr	r3, [r7, #32]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d00f      	beq.n	8008898 <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a0a      	ldr	r2, [pc, #40]	; (80088a8 <HAL_SD_InitCard+0xf8>)
 800887e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008884:	6a3b      	ldr	r3, [r7, #32]
 8008886:	431a      	orrs	r2, r3
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008894:	2301      	movs	r3, #1
 8008896:	e000      	b.n	800889a <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3728      	adds	r7, #40	; 0x28
 800889e:	46bd      	mov	sp, r7
 80088a0:	bdb0      	pop	{r4, r5, r7, pc}
 80088a2:	bf00      	nop
 80088a4:	422580a0 	.word	0x422580a0
 80088a8:	004005ff 	.word	0x004005ff

080088ac <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b08c      	sub	sp, #48	; 0x30
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	60f8      	str	r0, [r7, #12]
 80088b4:	60b9      	str	r1, [r7, #8]
 80088b6:	607a      	str	r2, [r7, #4]
 80088b8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d107      	bne.n	80088d4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088c8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	e0c0      	b.n	8008a56 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80088da:	b2db      	uxtb	r3, r3
 80088dc:	2b01      	cmp	r3, #1
 80088de:	f040 80b9 	bne.w	8008a54 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2200      	movs	r2, #0
 80088e6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80088e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	441a      	add	r2, r3
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d907      	bls.n	8008906 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088fa:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	e0a7      	b.n	8008a56 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2203      	movs	r2, #3
 800890a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	2200      	movs	r2, #0
 8008914:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800891c:	68fa      	ldr	r2, [r7, #12]
 800891e:	6812      	ldr	r2, [r2, #0]
 8008920:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8008924:	f043 0302 	orr.w	r3, r3, #2
 8008928:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800892e:	4a4c      	ldr	r2, [pc, #304]	; (8008a60 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8008930:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008936:	4a4b      	ldr	r2, [pc, #300]	; (8008a64 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8008938:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800893e:	2200      	movs	r2, #0
 8008940:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008946:	2200      	movs	r2, #0
 8008948:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895a:	689a      	ldr	r2, [r3, #8]
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	430a      	orrs	r2, r1
 8008964:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	3380      	adds	r3, #128	; 0x80
 8008970:	4619      	mov	r1, r3
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	025b      	lsls	r3, r3, #9
 8008978:	089b      	lsrs	r3, r3, #2
 800897a:	f7fb fc43 	bl	8004204 <HAL_DMA_Start_IT>
 800897e:	4603      	mov	r3, r0
 8008980:	2b00      	cmp	r3, #0
 8008982:	d017      	beq.n	80089b4 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8008992:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a33      	ldr	r2, [pc, #204]	; (8008a68 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800899a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089a0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2201      	movs	r2, #1
 80089ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	e050      	b.n	8008a56 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80089b4:	4b2d      	ldr	r3, [pc, #180]	; (8008a6c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80089b6:	2201      	movs	r2, #1
 80089b8:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d002      	beq.n	80089c8 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 80089c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089c4:	025b      	lsls	r3, r3, #9
 80089c6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80089c8:	f04f 33ff 	mov.w	r3, #4294967295
 80089cc:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	025b      	lsls	r3, r3, #9
 80089d2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80089d4:	2390      	movs	r3, #144	; 0x90
 80089d6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80089d8:	2302      	movs	r3, #2
 80089da:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80089dc:	2300      	movs	r3, #0
 80089de:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80089e0:	2301      	movs	r3, #1
 80089e2:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f107 0210 	add.w	r2, r7, #16
 80089ec:	4611      	mov	r1, r2
 80089ee:	4618      	mov	r0, r3
 80089f0:	f002 fb89 	bl	800b106 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d90a      	bls.n	8008a10 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2282      	movs	r2, #130	; 0x82
 80089fe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a06:	4618      	mov	r0, r3
 8008a08:	f002 fbed 	bl	800b1e6 <SDMMC_CmdReadMultiBlock>
 8008a0c:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008a0e:	e009      	b.n	8008a24 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2281      	movs	r2, #129	; 0x81
 8008a14:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f002 fbc0 	bl	800b1a2 <SDMMC_CmdReadSingleBlock>
 8008a22:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8008a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d012      	beq.n	8008a50 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a0e      	ldr	r2, [pc, #56]	; (8008a68 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8008a30:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a38:	431a      	orrs	r2, r3
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e002      	b.n	8008a56 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8008a50:	2300      	movs	r3, #0
 8008a52:	e000      	b.n	8008a56 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8008a54:	2302      	movs	r3, #2
  }
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3730      	adds	r7, #48	; 0x30
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	0800954b 	.word	0x0800954b
 8008a64:	080095bd 	.word	0x080095bd
 8008a68:	004005ff 	.word	0x004005ff
 8008a6c:	4225858c 	.word	0x4225858c

08008a70 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b08c      	sub	sp, #48	; 0x30
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	607a      	str	r2, [r7, #4]
 8008a7c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d107      	bne.n	8008a98 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a8c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008a94:	2301      	movs	r3, #1
 8008a96:	e0c5      	b.n	8008c24 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008a9e:	b2db      	uxtb	r3, r3
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	f040 80be 	bne.w	8008c22 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008aac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	441a      	add	r2, r3
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d907      	bls.n	8008aca <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008abe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	e0ac      	b.n	8008c24 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2203      	movs	r2, #3
 8008ace:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ae0:	68fa      	ldr	r2, [r7, #12]
 8008ae2:	6812      	ldr	r2, [r2, #0]
 8008ae4:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8008ae8:	f043 0302 	orr.w	r3, r3, #2
 8008aec:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008af2:	4a4e      	ldr	r2, [pc, #312]	; (8008c2c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8008af4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008afa:	4a4d      	ldr	r2, [pc, #308]	; (8008c30 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8008afc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b02:	2200      	movs	r2, #0
 8008b04:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d002      	beq.n	8008b14 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8008b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b10:	025b      	lsls	r3, r3, #9
 8008b12:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d90a      	bls.n	8008b30 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	22a0      	movs	r2, #160	; 0xa0
 8008b1e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b26:	4618      	mov	r0, r3
 8008b28:	f002 fba1 	bl	800b26e <SDMMC_CmdWriteMultiBlock>
 8008b2c:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008b2e:	e009      	b.n	8008b44 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2290      	movs	r2, #144	; 0x90
 8008b34:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	f002 fb74 	bl	800b22a <SDMMC_CmdWriteSingleBlock>
 8008b42:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d012      	beq.n	8008b70 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a39      	ldr	r2, [pc, #228]	; (8008c34 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8008b50:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b58:	431a      	orrs	r2, r3
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2201      	movs	r2, #1
 8008b62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e059      	b.n	8008c24 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8008b70:	4b31      	ldr	r3, [pc, #196]	; (8008c38 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8008b72:	2201      	movs	r2, #1
 8008b74:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b7a:	2240      	movs	r2, #64	; 0x40
 8008b7c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b8e:	689a      	ldr	r2, [r3, #8]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	430a      	orrs	r2, r1
 8008b98:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008b9e:	68b9      	ldr	r1, [r7, #8]
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	3380      	adds	r3, #128	; 0x80
 8008ba6:	461a      	mov	r2, r3
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	025b      	lsls	r3, r3, #9
 8008bac:	089b      	lsrs	r3, r3, #2
 8008bae:	f7fb fb29 	bl	8004204 <HAL_DMA_Start_IT>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d01c      	beq.n	8008bf2 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bbe:	68fa      	ldr	r2, [r7, #12]
 8008bc0:	6812      	ldr	r2, [r2, #0]
 8008bc2:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8008bc6:	f023 0302 	bic.w	r3, r3, #2
 8008bca:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a18      	ldr	r2, [pc, #96]	; (8008c34 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8008bd2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2201      	movs	r2, #1
 8008be4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	2200      	movs	r2, #0
 8008bec:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e018      	b.n	8008c24 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8008bf6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	025b      	lsls	r3, r3, #9
 8008bfc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008bfe:	2390      	movs	r3, #144	; 0x90
 8008c00:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008c02:	2300      	movs	r3, #0
 8008c04:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008c06:	2300      	movs	r3, #0
 8008c08:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f107 0210 	add.w	r2, r7, #16
 8008c16:	4611      	mov	r1, r2
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f002 fa74 	bl	800b106 <SDIO_ConfigData>

      return HAL_OK;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	e000      	b.n	8008c24 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8008c22:	2302      	movs	r3, #2
  }
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3730      	adds	r7, #48	; 0x30
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}
 8008c2c:	08009521 	.word	0x08009521
 8008c30:	080095bd 	.word	0x080095bd
 8008c34:	004005ff 	.word	0x004005ff
 8008c38:	4225858c 	.word	0x4225858c

08008c3c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c48:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d008      	beq.n	8008c6a <HAL_SD_IRQHandler+0x2e>
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f003 0308 	and.w	r3, r3, #8
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d003      	beq.n	8008c6a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f001 f857 	bl	8009d16 <SD_Read_IT>
 8008c68:	e165      	b.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	f000 808f 	beq.w	8008d98 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008c82:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c8a:	687a      	ldr	r2, [r7, #4]
 8008c8c:	6812      	ldr	r2, [r2, #0]
 8008c8e:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8008c92:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8008c96:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f022 0201 	bic.w	r2, r2, #1
 8008ca6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	f003 0308 	and.w	r3, r3, #8
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d039      	beq.n	8008d26 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f003 0302 	and.w	r3, r3, #2
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d104      	bne.n	8008cc6 <HAL_SD_IRQHandler+0x8a>
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	f003 0320 	and.w	r3, r3, #32
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d011      	beq.n	8008cea <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f002 faf2 	bl	800b2b4 <SDMMC_CmdStopTransfer>
 8008cd0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d008      	beq.n	8008cea <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	431a      	orrs	r2, r3
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 f92f 	bl	8008f48 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f240 523a 	movw	r2, #1338	; 0x53a
 8008cf2:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	f003 0301 	and.w	r3, r3, #1
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d104      	bne.n	8008d16 <HAL_SD_IRQHandler+0xda>
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f003 0302 	and.w	r3, r3, #2
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d003      	beq.n	8008d1e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f002 ff60 	bl	800bbdc <HAL_SD_RxCpltCallback>
 8008d1c:	e10b      	b.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f002 ff52 	bl	800bbc8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008d24:	e107      	b.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f000 8102 	beq.w	8008f36 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f003 0320 	and.w	r3, r3, #32
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d011      	beq.n	8008d60 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4618      	mov	r0, r3
 8008d42:	f002 fab7 	bl	800b2b4 <SDMMC_CmdStopTransfer>
 8008d46:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d008      	beq.n	8008d60 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	431a      	orrs	r2, r3
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f000 f8f4 	bl	8008f48 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f003 0301 	and.w	r3, r3, #1
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	f040 80e5 	bne.w	8008f36 <HAL_SD_IRQHandler+0x2fa>
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f003 0302 	and.w	r3, r3, #2
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	f040 80df 	bne.w	8008f36 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f022 0208 	bic.w	r2, r2, #8
 8008d86:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f002 ff19 	bl	800bbc8 <HAL_SD_TxCpltCallback>
}
 8008d96:	e0ce      	b.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d008      	beq.n	8008db8 <HAL_SD_IRQHandler+0x17c>
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	f003 0308 	and.w	r3, r3, #8
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d003      	beq.n	8008db8 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	f001 f801 	bl	8009db8 <SD_Write_IT>
 8008db6:	e0be      	b.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008dbe:	f240 233a 	movw	r3, #570	; 0x23a
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	f000 80b6 	beq.w	8008f36 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dd0:	f003 0302 	and.w	r3, r3, #2
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d005      	beq.n	8008de4 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ddc:	f043 0202 	orr.w	r2, r3, #2
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dea:	f003 0308 	and.w	r3, r3, #8
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d005      	beq.n	8008dfe <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008df6:	f043 0208 	orr.w	r2, r3, #8
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e04:	f003 0320 	and.w	r3, r3, #32
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d005      	beq.n	8008e18 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e10:	f043 0220 	orr.w	r2, r3, #32
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e1e:	f003 0310 	and.w	r3, r3, #16
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d005      	beq.n	8008e32 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e2a:	f043 0210 	orr.w	r2, r3, #16
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d005      	beq.n	8008e4c <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e44:	f043 0208 	orr.w	r2, r3, #8
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f240 723a 	movw	r2, #1850	; 0x73a
 8008e54:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e5c:	687a      	ldr	r2, [r7, #4]
 8008e5e:	6812      	ldr	r2, [r2, #0]
 8008e60:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8008e64:	f023 0302 	bic.w	r3, r3, #2
 8008e68:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f002 fa20 	bl	800b2b4 <SDMMC_CmdStopTransfer>
 8008e74:	4602      	mov	r2, r0
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e7a:	431a      	orrs	r2, r3
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f003 0308 	and.w	r3, r3, #8
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d00a      	beq.n	8008ea0 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2200      	movs	r2, #0
 8008e96:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f000 f855 	bl	8008f48 <HAL_SD_ErrorCallback>
}
 8008e9e:	e04a      	b.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d045      	beq.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f003 0310 	and.w	r3, r3, #16
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d104      	bne.n	8008ebe <HAL_SD_IRQHandler+0x282>
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f003 0320 	and.w	r3, r3, #32
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d011      	beq.n	8008ee2 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ec2:	4a1f      	ldr	r2, [pc, #124]	; (8008f40 <HAL_SD_IRQHandler+0x304>)
 8008ec4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7fb f9f2 	bl	80042b4 <HAL_DMA_Abort_IT>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d02f      	beq.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eda:	4618      	mov	r0, r3
 8008edc:	f000 fbc0 	bl	8009660 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008ee0:	e029      	b.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	f003 0301 	and.w	r3, r3, #1
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d104      	bne.n	8008ef6 <HAL_SD_IRQHandler+0x2ba>
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f003 0302 	and.w	r3, r3, #2
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d011      	beq.n	8008f1a <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008efa:	4a12      	ldr	r2, [pc, #72]	; (8008f44 <HAL_SD_IRQHandler+0x308>)
 8008efc:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7fb f9d6 	bl	80042b4 <HAL_DMA_Abort_IT>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d013      	beq.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f12:	4618      	mov	r0, r3
 8008f14:	f000 fbdb 	bl	80096ce <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008f18:	e00d      	b.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f002 fe40 	bl	800bbb4 <HAL_SD_AbortCallback>
}
 8008f34:	e7ff      	b.n	8008f36 <HAL_SD_IRQHandler+0x2fa>
 8008f36:	bf00      	nop
 8008f38:	3710      	adds	r7, #16
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}
 8008f3e:	bf00      	nop
 8008f40:	08009661 	.word	0x08009661
 8008f44:	080096cf 	.word	0x080096cf

08008f48 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008f50:	bf00      	nop
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <HAL_SD_GetCardCID>:
  * @param  pCID: Pointer to a HAL_SD_CardCIDTypeDef structure that  
  *         contains all CID register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCID(SD_HandleTypeDef *hsd, HAL_SD_CardCIDTypeDef *pCID)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
 8008f64:	6039      	str	r1, [r7, #0]
  pCID->ManufacturerID = (uint8_t)((hsd->CID[0] & 0xFF000000U) >> 24U);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f6a:	0e1b      	lsrs	r3, r3, #24
 8008f6c:	b2da      	uxtb	r2, r3
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	701a      	strb	r2, [r3, #0]

  pCID->OEM_AppliID = (uint16_t)((hsd->CID[0] & 0x00FFFF00U) >> 8U);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f76:	0a1b      	lsrs	r3, r3, #8
 8008f78:	b29a      	uxth	r2, r3
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	805a      	strh	r2, [r3, #2]

  pCID->ProdName1 = (((hsd->CID[0] & 0x000000FFU) << 24U) | ((hsd->CID[1] & 0xFFFFFF00U) >> 8U));
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f82:	061a      	lsls	r2, r3, #24
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008f88:	0a1b      	lsrs	r3, r3, #8
 8008f8a:	431a      	orrs	r2, r3
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	605a      	str	r2, [r3, #4]

  pCID->ProdName2 = (uint8_t)(hsd->CID[1] & 0x000000FFU);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008f94:	b2da      	uxtb	r2, r3
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	721a      	strb	r2, [r3, #8]

  pCID->ProdRev = (uint8_t)((hsd->CID[2] & 0xFF000000U) >> 24U);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f9e:	0e1b      	lsrs	r3, r3, #24
 8008fa0:	b2da      	uxtb	r2, r3
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	725a      	strb	r2, [r3, #9]

  pCID->ProdSN = (((hsd->CID[2] & 0x00FFFFFFU) << 8U) | ((hsd->CID[3] & 0xFF000000U) >> 24U));
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008faa:	021a      	lsls	r2, r3, #8
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008fb2:	0e1b      	lsrs	r3, r3, #24
 8008fb4:	431a      	orrs	r2, r3
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	60da      	str	r2, [r3, #12]

  pCID->Reserved1 = (uint8_t)((hsd->CID[3] & 0x00F00000U) >> 20U);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008fc0:	0d1b      	lsrs	r3, r3, #20
 8008fc2:	b2db      	uxtb	r3, r3
 8008fc4:	f003 030f 	and.w	r3, r3, #15
 8008fc8:	b2da      	uxtb	r2, r3
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	741a      	strb	r2, [r3, #16]

  pCID->ManufactDate = (uint16_t)((hsd->CID[3] & 0x000FFF00U) >> 8U);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008fd4:	0a1b      	lsrs	r3, r3, #8
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008fdc:	b29a      	uxth	r2, r3
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	825a      	strh	r2, [r3, #18]

  pCID->CID_CRC = (uint8_t)((hsd->CID[3] & 0x000000FEU) >> 1U);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008fe8:	085b      	lsrs	r3, r3, #1
 8008fea:	b2db      	uxtb	r3, r3
 8008fec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ff0:	b2da      	uxtb	r2, r3
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	751a      	strb	r2, [r3, #20]

  pCID->Reserved2 = 1U;
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	755a      	strb	r2, [r3, #21]

  return HAL_OK;
 8008ffc:	2300      	movs	r3, #0
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	370c      	adds	r7, #12
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr
	...

0800900c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800900c:	b480      	push	{r7}
 800900e:	b083      	sub	sp, #12
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800901a:	0f9b      	lsrs	r3, r3, #30
 800901c:	b2da      	uxtb	r2, r3
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009026:	0e9b      	lsrs	r3, r3, #26
 8009028:	b2db      	uxtb	r3, r3
 800902a:	f003 030f 	and.w	r3, r3, #15
 800902e:	b2da      	uxtb	r2, r3
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009038:	0e1b      	lsrs	r3, r3, #24
 800903a:	b2db      	uxtb	r3, r3
 800903c:	f003 0303 	and.w	r3, r3, #3
 8009040:	b2da      	uxtb	r2, r3
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800904a:	0c1b      	lsrs	r3, r3, #16
 800904c:	b2da      	uxtb	r2, r3
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009056:	0a1b      	lsrs	r3, r3, #8
 8009058:	b2da      	uxtb	r2, r3
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009062:	b2da      	uxtb	r2, r3
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800906c:	0d1b      	lsrs	r3, r3, #20
 800906e:	b29a      	uxth	r2, r3
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009078:	0c1b      	lsrs	r3, r3, #16
 800907a:	b2db      	uxtb	r3, r3
 800907c:	f003 030f 	and.w	r3, r3, #15
 8009080:	b2da      	uxtb	r2, r3
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800908a:	0bdb      	lsrs	r3, r3, #15
 800908c:	b2db      	uxtb	r3, r3
 800908e:	f003 0301 	and.w	r3, r3, #1
 8009092:	b2da      	uxtb	r2, r3
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800909c:	0b9b      	lsrs	r3, r3, #14
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	f003 0301 	and.w	r3, r3, #1
 80090a4:	b2da      	uxtb	r2, r3
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80090ae:	0b5b      	lsrs	r3, r3, #13
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	f003 0301 	and.w	r3, r3, #1
 80090b6:	b2da      	uxtb	r2, r3
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80090c0:	0b1b      	lsrs	r3, r3, #12
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	f003 0301 	and.w	r3, r3, #1
 80090c8:	b2da      	uxtb	r2, r3
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	2200      	movs	r2, #0
 80090d2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d163      	bne.n	80091a4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80090e0:	009a      	lsls	r2, r3, #2
 80090e2:	f640 73fc 	movw	r3, #4092	; 0xffc
 80090e6:	4013      	ands	r3, r2
 80090e8:	687a      	ldr	r2, [r7, #4]
 80090ea:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80090ec:	0f92      	lsrs	r2, r2, #30
 80090ee:	431a      	orrs	r2, r3
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090f8:	0edb      	lsrs	r3, r3, #27
 80090fa:	b2db      	uxtb	r3, r3
 80090fc:	f003 0307 	and.w	r3, r3, #7
 8009100:	b2da      	uxtb	r2, r3
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800910a:	0e1b      	lsrs	r3, r3, #24
 800910c:	b2db      	uxtb	r3, r3
 800910e:	f003 0307 	and.w	r3, r3, #7
 8009112:	b2da      	uxtb	r2, r3
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800911c:	0d5b      	lsrs	r3, r3, #21
 800911e:	b2db      	uxtb	r3, r3
 8009120:	f003 0307 	and.w	r3, r3, #7
 8009124:	b2da      	uxtb	r2, r3
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800912e:	0c9b      	lsrs	r3, r3, #18
 8009130:	b2db      	uxtb	r3, r3
 8009132:	f003 0307 	and.w	r3, r3, #7
 8009136:	b2da      	uxtb	r2, r3
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009140:	0bdb      	lsrs	r3, r3, #15
 8009142:	b2db      	uxtb	r3, r3
 8009144:	f003 0307 	and.w	r3, r3, #7
 8009148:	b2da      	uxtb	r2, r3
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	691b      	ldr	r3, [r3, #16]
 8009152:	1c5a      	adds	r2, r3, #1
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	7e1b      	ldrb	r3, [r3, #24]
 800915c:	b2db      	uxtb	r3, r3
 800915e:	f003 0307 	and.w	r3, r3, #7
 8009162:	3302      	adds	r3, #2
 8009164:	2201      	movs	r2, #1
 8009166:	fa02 f303 	lsl.w	r3, r2, r3
 800916a:	687a      	ldr	r2, [r7, #4]
 800916c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800916e:	fb03 f202 	mul.w	r2, r3, r2
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	7a1b      	ldrb	r3, [r3, #8]
 800917a:	b2db      	uxtb	r3, r3
 800917c:	f003 030f 	and.w	r3, r3, #15
 8009180:	2201      	movs	r2, #1
 8009182:	409a      	lsls	r2, r3
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800918c:	687a      	ldr	r2, [r7, #4]
 800918e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009190:	0a52      	lsrs	r2, r2, #9
 8009192:	fb03 f202 	mul.w	r2, r3, r2
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80091a0:	661a      	str	r2, [r3, #96]	; 0x60
 80091a2:	e031      	b.n	8009208 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d11d      	bne.n	80091e8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80091b0:	041b      	lsls	r3, r3, #16
 80091b2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091ba:	0c1b      	lsrs	r3, r3, #16
 80091bc:	431a      	orrs	r2, r3
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	691b      	ldr	r3, [r3, #16]
 80091c6:	3301      	adds	r3, #1
 80091c8:	029a      	lsls	r2, r3, #10
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80091dc:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	661a      	str	r2, [r3, #96]	; 0x60
 80091e6:	e00f      	b.n	8009208 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a58      	ldr	r2, [pc, #352]	; (8009350 <HAL_SD_GetCardCSD+0x344>)
 80091ee:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091f4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2201      	movs	r2, #1
 8009200:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009204:	2301      	movs	r3, #1
 8009206:	e09d      	b.n	8009344 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800920c:	0b9b      	lsrs	r3, r3, #14
 800920e:	b2db      	uxtb	r3, r3
 8009210:	f003 0301 	and.w	r3, r3, #1
 8009214:	b2da      	uxtb	r2, r3
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800921e:	09db      	lsrs	r3, r3, #7
 8009220:	b2db      	uxtb	r3, r3
 8009222:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009226:	b2da      	uxtb	r2, r3
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009230:	b2db      	uxtb	r3, r3
 8009232:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009236:	b2da      	uxtb	r2, r3
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009240:	0fdb      	lsrs	r3, r3, #31
 8009242:	b2da      	uxtb	r2, r3
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800924c:	0f5b      	lsrs	r3, r3, #29
 800924e:	b2db      	uxtb	r3, r3
 8009250:	f003 0303 	and.w	r3, r3, #3
 8009254:	b2da      	uxtb	r2, r3
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800925e:	0e9b      	lsrs	r3, r3, #26
 8009260:	b2db      	uxtb	r3, r3
 8009262:	f003 0307 	and.w	r3, r3, #7
 8009266:	b2da      	uxtb	r2, r3
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009270:	0d9b      	lsrs	r3, r3, #22
 8009272:	b2db      	uxtb	r3, r3
 8009274:	f003 030f 	and.w	r3, r3, #15
 8009278:	b2da      	uxtb	r2, r3
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009282:	0d5b      	lsrs	r3, r3, #21
 8009284:	b2db      	uxtb	r3, r3
 8009286:	f003 0301 	and.w	r3, r3, #1
 800928a:	b2da      	uxtb	r2, r3
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800929e:	0c1b      	lsrs	r3, r3, #16
 80092a0:	b2db      	uxtb	r3, r3
 80092a2:	f003 0301 	and.w	r3, r3, #1
 80092a6:	b2da      	uxtb	r2, r3
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092b2:	0bdb      	lsrs	r3, r3, #15
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	f003 0301 	and.w	r3, r3, #1
 80092ba:	b2da      	uxtb	r2, r3
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092c6:	0b9b      	lsrs	r3, r3, #14
 80092c8:	b2db      	uxtb	r3, r3
 80092ca:	f003 0301 	and.w	r3, r3, #1
 80092ce:	b2da      	uxtb	r2, r3
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092da:	0b5b      	lsrs	r3, r3, #13
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	f003 0301 	and.w	r3, r3, #1
 80092e2:	b2da      	uxtb	r2, r3
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092ee:	0b1b      	lsrs	r3, r3, #12
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	f003 0301 	and.w	r3, r3, #1
 80092f6:	b2da      	uxtb	r2, r3
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009302:	0a9b      	lsrs	r3, r3, #10
 8009304:	b2db      	uxtb	r3, r3
 8009306:	f003 0303 	and.w	r3, r3, #3
 800930a:	b2da      	uxtb	r2, r3
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009316:	0a1b      	lsrs	r3, r3, #8
 8009318:	b2db      	uxtb	r3, r3
 800931a:	f003 0303 	and.w	r3, r3, #3
 800931e:	b2da      	uxtb	r2, r3
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800932a:	085b      	lsrs	r3, r3, #1
 800932c:	b2db      	uxtb	r3, r3
 800932e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009332:	b2da      	uxtb	r2, r3
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	2201      	movs	r2, #1
 800933e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8009342:	2300      	movs	r3, #0
}
 8009344:	4618      	mov	r0, r3
 8009346:	370c      	adds	r7, #12
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr
 8009350:	004005ff 	.word	0x004005ff

08009354 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800939e:	2300      	movs	r3, #0
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	370c      	adds	r7, #12
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr

080093ac <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80093ac:	b5b0      	push	{r4, r5, r7, lr}
 80093ae:	b08e      	sub	sp, #56	; 0x38
 80093b0:	af04      	add	r7, sp, #16
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80093b6:	2300      	movs	r3, #0
 80093b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2203      	movs	r2, #3
 80093c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093c8:	2b03      	cmp	r3, #3
 80093ca:	d02e      	beq.n	800942a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093d2:	d106      	bne.n	80093e2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	639a      	str	r2, [r3, #56]	; 0x38
 80093e0:	e029      	b.n	8009436 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80093e8:	d10a      	bne.n	8009400 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 fb2a 	bl	8009a44 <SD_WideBus_Enable>
 80093f0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80093f6:	6a3b      	ldr	r3, [r7, #32]
 80093f8:	431a      	orrs	r2, r3
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	639a      	str	r2, [r3, #56]	; 0x38
 80093fe:	e01a      	b.n	8009436 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d10a      	bne.n	800941c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 fb67 	bl	8009ada <SD_WideBus_Disable>
 800940c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009412:	6a3b      	ldr	r3, [r7, #32]
 8009414:	431a      	orrs	r2, r3
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	639a      	str	r2, [r3, #56]	; 0x38
 800941a:	e00c      	b.n	8009436 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009420:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	639a      	str	r2, [r3, #56]	; 0x38
 8009428:	e005      	b.n	8009436 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800942e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00b      	beq.n	8009456 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a26      	ldr	r2, [pc, #152]	; (80094dc <HAL_SD_ConfigWideBusOperation+0x130>)
 8009444:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2201      	movs	r2, #1
 800944a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800944e:	2301      	movs	r3, #1
 8009450:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009454:	e01f      	b.n	8009496 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	689b      	ldr	r3, [r3, #8]
 8009460:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	68db      	ldr	r3, [r3, #12]
 8009466:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	695b      	ldr	r3, [r3, #20]
 8009470:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	699b      	ldr	r3, [r3, #24]
 8009476:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681d      	ldr	r5, [r3, #0]
 800947c:	466c      	mov	r4, sp
 800947e:	f107 0314 	add.w	r3, r7, #20
 8009482:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009486:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800948a:	f107 0308 	add.w	r3, r7, #8
 800948e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009490:	4628      	mov	r0, r5
 8009492:	f001 fd88 	bl	800afa6 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800949e:	4618      	mov	r0, r3
 80094a0:	f001 fe5d 	bl	800b15e <SDMMC_CmdBlockLength>
 80094a4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094a6:	6a3b      	ldr	r3, [r7, #32]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d00c      	beq.n	80094c6 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4a0a      	ldr	r2, [pc, #40]	; (80094dc <HAL_SD_ConfigWideBusOperation+0x130>)
 80094b2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094b8:	6a3b      	ldr	r3, [r7, #32]
 80094ba:	431a      	orrs	r2, r3
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80094c0:	2301      	movs	r3, #1
 80094c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2201      	movs	r2, #1
 80094ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 80094ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3728      	adds	r7, #40	; 0x28
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bdb0      	pop	{r4, r5, r7, pc}
 80094da:	bf00      	nop
 80094dc:	004005ff 	.word	0x004005ff

080094e0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b086      	sub	sp, #24
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80094e8:	2300      	movs	r3, #0
 80094ea:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80094ec:	f107 030c 	add.w	r3, r7, #12
 80094f0:	4619      	mov	r1, r3
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 fa7e 	bl	80099f4 <SD_SendStatus>
 80094f8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d005      	beq.n	800950c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	431a      	orrs	r2, r3
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	0a5b      	lsrs	r3, r3, #9
 8009510:	f003 030f 	and.w	r3, r3, #15
 8009514:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009516:	693b      	ldr	r3, [r7, #16]
}
 8009518:	4618      	mov	r0, r3
 800951a:	3718      	adds	r7, #24
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009520:	b480      	push	{r7}
 8009522:	b085      	sub	sp, #20
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800952c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800953c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800953e:	bf00      	nop
 8009540:	3714      	adds	r7, #20
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr

0800954a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800954a:	b580      	push	{r7, lr}
 800954c:	b084      	sub	sp, #16
 800954e:	af00      	add	r7, sp, #0
 8009550:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009556:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800955c:	2b82      	cmp	r3, #130	; 0x82
 800955e:	d111      	bne.n	8009584 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4618      	mov	r0, r3
 8009566:	f001 fea5 	bl	800b2b4 <SDMMC_CmdStopTransfer>
 800956a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d008      	beq.n	8009584 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	431a      	orrs	r2, r3
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800957e:	68f8      	ldr	r0, [r7, #12]
 8009580:	f7ff fce2 	bl	8008f48 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f022 0208 	bic.w	r2, r2, #8
 8009592:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f240 523a 	movw	r2, #1338	; 0x53a
 800959c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	2201      	movs	r2, #1
 80095a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2200      	movs	r2, #0
 80095aa:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80095ac:	68f8      	ldr	r0, [r7, #12]
 80095ae:	f002 fb15 	bl	800bbdc <HAL_SD_RxCpltCallback>
#endif
}
 80095b2:	bf00      	nop
 80095b4:	3710      	adds	r7, #16
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}
	...

080095bc <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b086      	sub	sp, #24
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095c8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f7fb f81e 	bl	800460c <HAL_DMA_GetError>
 80095d0:	4603      	mov	r3, r0
 80095d2:	2b02      	cmp	r3, #2
 80095d4:	d03e      	beq.n	8009654 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095dc:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095e4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d002      	beq.n	80095f2 <SD_DMAError+0x36>
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	d12d      	bne.n	800964e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a19      	ldr	r2, [pc, #100]	; (800965c <SD_DMAError+0xa0>)
 80095f8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80095fa:	697b      	ldr	r3, [r7, #20]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8009608:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800960e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009616:	6978      	ldr	r0, [r7, #20]
 8009618:	f7ff ff62 	bl	80094e0 <HAL_SD_GetCardState>
 800961c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	2b06      	cmp	r3, #6
 8009622:	d002      	beq.n	800962a <SD_DMAError+0x6e>
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	2b05      	cmp	r3, #5
 8009628:	d10a      	bne.n	8009640 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4618      	mov	r0, r3
 8009630:	f001 fe40 	bl	800b2b4 <SDMMC_CmdStopTransfer>
 8009634:	4602      	mov	r2, r0
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800963a:	431a      	orrs	r2, r3
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	2201      	movs	r2, #1
 8009644:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	2200      	movs	r2, #0
 800964c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800964e:	6978      	ldr	r0, [r7, #20]
 8009650:	f7ff fc7a 	bl	8008f48 <HAL_SD_ErrorCallback>
#endif
  }
}
 8009654:	bf00      	nop
 8009656:	3718      	adds	r7, #24
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}
 800965c:	004005ff 	.word	0x004005ff

08009660 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b084      	sub	sp, #16
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800966c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f240 523a 	movw	r2, #1338	; 0x53a
 8009676:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009678:	68f8      	ldr	r0, [r7, #12]
 800967a:	f7ff ff31 	bl	80094e0 <HAL_SD_GetCardState>
 800967e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	2200      	movs	r2, #0
 800968c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	2b06      	cmp	r3, #6
 8009692:	d002      	beq.n	800969a <SD_DMATxAbort+0x3a>
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	2b05      	cmp	r3, #5
 8009698:	d10a      	bne.n	80096b0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	4618      	mov	r0, r3
 80096a0:	f001 fe08 	bl	800b2b4 <SDMMC_CmdStopTransfer>
 80096a4:	4602      	mov	r2, r0
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096aa:	431a      	orrs	r2, r3
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d103      	bne.n	80096c0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80096b8:	68f8      	ldr	r0, [r7, #12]
 80096ba:	f002 fa7b 	bl	800bbb4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80096be:	e002      	b.n	80096c6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80096c0:	68f8      	ldr	r0, [r7, #12]
 80096c2:	f7ff fc41 	bl	8008f48 <HAL_SD_ErrorCallback>
}
 80096c6:	bf00      	nop
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b084      	sub	sp, #16
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096da:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f240 523a 	movw	r2, #1338	; 0x53a
 80096e4:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80096e6:	68f8      	ldr	r0, [r7, #12]
 80096e8:	f7ff fefa 	bl	80094e0 <HAL_SD_GetCardState>
 80096ec:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2201      	movs	r2, #1
 80096f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2200      	movs	r2, #0
 80096fa:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	2b06      	cmp	r3, #6
 8009700:	d002      	beq.n	8009708 <SD_DMARxAbort+0x3a>
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	2b05      	cmp	r3, #5
 8009706:	d10a      	bne.n	800971e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4618      	mov	r0, r3
 800970e:	f001 fdd1 	bl	800b2b4 <SDMMC_CmdStopTransfer>
 8009712:	4602      	mov	r2, r0
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009718:	431a      	orrs	r2, r3
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009722:	2b00      	cmp	r3, #0
 8009724:	d103      	bne.n	800972e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009726:	68f8      	ldr	r0, [r7, #12]
 8009728:	f002 fa44 	bl	800bbb4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800972c:	e002      	b.n	8009734 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800972e:	68f8      	ldr	r0, [r7, #12]
 8009730:	f7ff fc0a 	bl	8008f48 <HAL_SD_ErrorCallback>
}
 8009734:	bf00      	nop
 8009736:	3710      	adds	r7, #16
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800973c:	b5b0      	push	{r4, r5, r7, lr}
 800973e:	b094      	sub	sp, #80	; 0x50
 8009740:	af04      	add	r7, sp, #16
 8009742:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009744:	2301      	movs	r3, #1
 8009746:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	4618      	mov	r0, r3
 800974e:	f001 fc82 	bl	800b056 <SDIO_GetPowerState>
 8009752:	4603      	mov	r3, r0
 8009754:	2b00      	cmp	r3, #0
 8009756:	d102      	bne.n	800975e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009758:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800975c:	e0b8      	b.n	80098d0 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009762:	2b03      	cmp	r3, #3
 8009764:	d02f      	beq.n	80097c6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4618      	mov	r0, r3
 800976c:	f001 feac 	bl	800b4c8 <SDMMC_CmdSendCID>
 8009770:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009772:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009774:	2b00      	cmp	r3, #0
 8009776:	d001      	beq.n	800977c <SD_InitCard+0x40>
    {
      return errorstate;
 8009778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800977a:	e0a9      	b.n	80098d0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	2100      	movs	r1, #0
 8009782:	4618      	mov	r0, r3
 8009784:	f001 fcac 	bl	800b0e0 <SDIO_GetResponse>
 8009788:	4602      	mov	r2, r0
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2104      	movs	r1, #4
 8009794:	4618      	mov	r0, r3
 8009796:	f001 fca3 	bl	800b0e0 <SDIO_GetResponse>
 800979a:	4602      	mov	r2, r0
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	2108      	movs	r1, #8
 80097a6:	4618      	mov	r0, r3
 80097a8:	f001 fc9a 	bl	800b0e0 <SDIO_GetResponse>
 80097ac:	4602      	mov	r2, r0
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	210c      	movs	r1, #12
 80097b8:	4618      	mov	r0, r3
 80097ba:	f001 fc91 	bl	800b0e0 <SDIO_GetResponse>
 80097be:	4602      	mov	r2, r0
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097ca:	2b03      	cmp	r3, #3
 80097cc:	d00d      	beq.n	80097ea <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f107 020e 	add.w	r2, r7, #14
 80097d6:	4611      	mov	r1, r2
 80097d8:	4618      	mov	r0, r3
 80097da:	f001 feb2 	bl	800b542 <SDMMC_CmdSetRelAdd>
 80097de:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80097e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d001      	beq.n	80097ea <SD_InitCard+0xae>
    {
      return errorstate;
 80097e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097e8:	e072      	b.n	80098d0 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097ee:	2b03      	cmp	r3, #3
 80097f0:	d036      	beq.n	8009860 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80097f2:	89fb      	ldrh	r3, [r7, #14]
 80097f4:	461a      	mov	r2, r3
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681a      	ldr	r2, [r3, #0]
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009802:	041b      	lsls	r3, r3, #16
 8009804:	4619      	mov	r1, r3
 8009806:	4610      	mov	r0, r2
 8009808:	f001 fe7c 	bl	800b504 <SDMMC_CmdSendCSD>
 800980c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800980e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009810:	2b00      	cmp	r3, #0
 8009812:	d001      	beq.n	8009818 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009816:	e05b      	b.n	80098d0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	2100      	movs	r1, #0
 800981e:	4618      	mov	r0, r3
 8009820:	f001 fc5e 	bl	800b0e0 <SDIO_GetResponse>
 8009824:	4602      	mov	r2, r0
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	2104      	movs	r1, #4
 8009830:	4618      	mov	r0, r3
 8009832:	f001 fc55 	bl	800b0e0 <SDIO_GetResponse>
 8009836:	4602      	mov	r2, r0
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2108      	movs	r1, #8
 8009842:	4618      	mov	r0, r3
 8009844:	f001 fc4c 	bl	800b0e0 <SDIO_GetResponse>
 8009848:	4602      	mov	r2, r0
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	210c      	movs	r1, #12
 8009854:	4618      	mov	r0, r3
 8009856:	f001 fc43 	bl	800b0e0 <SDIO_GetResponse>
 800985a:	4602      	mov	r2, r0
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2104      	movs	r1, #4
 8009866:	4618      	mov	r0, r3
 8009868:	f001 fc3a 	bl	800b0e0 <SDIO_GetResponse>
 800986c:	4603      	mov	r3, r0
 800986e:	0d1a      	lsrs	r2, r3, #20
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009874:	f107 0310 	add.w	r3, r7, #16
 8009878:	4619      	mov	r1, r3
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f7ff fbc6 	bl	800900c <HAL_SD_GetCardCSD>
 8009880:	4603      	mov	r3, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	d002      	beq.n	800988c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009886:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800988a:	e021      	b.n	80098d0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6819      	ldr	r1, [r3, #0]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009894:	041b      	lsls	r3, r3, #16
 8009896:	2200      	movs	r2, #0
 8009898:	461c      	mov	r4, r3
 800989a:	4615      	mov	r5, r2
 800989c:	4622      	mov	r2, r4
 800989e:	462b      	mov	r3, r5
 80098a0:	4608      	mov	r0, r1
 80098a2:	f001 fd29 	bl	800b2f8 <SDMMC_CmdSelDesel>
 80098a6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80098a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d001      	beq.n	80098b2 <SD_InitCard+0x176>
  {
    return errorstate;
 80098ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098b0:	e00e      	b.n	80098d0 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681d      	ldr	r5, [r3, #0]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	466c      	mov	r4, sp
 80098ba:	f103 0210 	add.w	r2, r3, #16
 80098be:	ca07      	ldmia	r2, {r0, r1, r2}
 80098c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80098c4:	3304      	adds	r3, #4
 80098c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80098c8:	4628      	mov	r0, r5
 80098ca:	f001 fb6c 	bl	800afa6 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80098ce:	2300      	movs	r3, #0
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3740      	adds	r7, #64	; 0x40
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bdb0      	pop	{r4, r5, r7, pc}

080098d8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b086      	sub	sp, #24
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80098e0:	2300      	movs	r3, #0
 80098e2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80098e4:	2300      	movs	r3, #0
 80098e6:	617b      	str	r3, [r7, #20]
 80098e8:	2300      	movs	r3, #0
 80098ea:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4618      	mov	r0, r3
 80098f2:	f001 fd24 	bl	800b33e <SDMMC_CmdGoIdleState>
 80098f6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d001      	beq.n	8009902 <SD_PowerON+0x2a>
  {
    return errorstate;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	e072      	b.n	80099e8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4618      	mov	r0, r3
 8009908:	f001 fd37 	bl	800b37a <SDMMC_CmdOperCond>
 800990c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d00d      	beq.n	8009930 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2200      	movs	r2, #0
 8009918:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4618      	mov	r0, r3
 8009920:	f001 fd0d 	bl	800b33e <SDMMC_CmdGoIdleState>
 8009924:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d004      	beq.n	8009936 <SD_PowerON+0x5e>
    {
      return errorstate;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	e05b      	b.n	80099e8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2201      	movs	r2, #1
 8009934:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800993a:	2b01      	cmp	r3, #1
 800993c:	d137      	bne.n	80099ae <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	2100      	movs	r1, #0
 8009944:	4618      	mov	r0, r3
 8009946:	f001 fd37 	bl	800b3b8 <SDMMC_CmdAppCommand>
 800994a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d02d      	beq.n	80099ae <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009952:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009956:	e047      	b.n	80099e8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	2100      	movs	r1, #0
 800995e:	4618      	mov	r0, r3
 8009960:	f001 fd2a 	bl	800b3b8 <SDMMC_CmdAppCommand>
 8009964:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d001      	beq.n	8009970 <SD_PowerON+0x98>
    {
      return errorstate;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	e03b      	b.n	80099e8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	491e      	ldr	r1, [pc, #120]	; (80099f0 <SD_PowerON+0x118>)
 8009976:	4618      	mov	r0, r3
 8009978:	f001 fd40 	bl	800b3fc <SDMMC_CmdAppOperCommand>
 800997c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d002      	beq.n	800998a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009984:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009988:	e02e      	b.n	80099e8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	2100      	movs	r1, #0
 8009990:	4618      	mov	r0, r3
 8009992:	f001 fba5 	bl	800b0e0 <SDIO_GetResponse>
 8009996:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	0fdb      	lsrs	r3, r3, #31
 800999c:	2b01      	cmp	r3, #1
 800999e:	d101      	bne.n	80099a4 <SD_PowerON+0xcc>
 80099a0:	2301      	movs	r3, #1
 80099a2:	e000      	b.n	80099a6 <SD_PowerON+0xce>
 80099a4:	2300      	movs	r3, #0
 80099a6:	613b      	str	r3, [r7, #16]

    count++;
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	3301      	adds	r3, #1
 80099ac:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d802      	bhi.n	80099be <SD_PowerON+0xe6>
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d0cc      	beq.n	8009958 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d902      	bls.n	80099ce <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80099c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80099cc:	e00c      	b.n	80099e8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d003      	beq.n	80099e0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2201      	movs	r2, #1
 80099dc:	645a      	str	r2, [r3, #68]	; 0x44
 80099de:	e002      	b.n	80099e6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2200      	movs	r2, #0
 80099e4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80099e6:	2300      	movs	r3, #0
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3718      	adds	r7, #24
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}
 80099f0:	c1100000 	.word	0xc1100000

080099f4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d102      	bne.n	8009a0a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009a04:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009a08:	e018      	b.n	8009a3c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681a      	ldr	r2, [r3, #0]
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a12:	041b      	lsls	r3, r3, #16
 8009a14:	4619      	mov	r1, r3
 8009a16:	4610      	mov	r0, r2
 8009a18:	f001 fdb4 	bl	800b584 <SDMMC_CmdSendStatus>
 8009a1c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d001      	beq.n	8009a28 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	e009      	b.n	8009a3c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	2100      	movs	r1, #0
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f001 fb56 	bl	800b0e0 <SDIO_GetResponse>
 8009a34:	4602      	mov	r2, r0
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009a3a:	2300      	movs	r3, #0
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	3710      	adds	r7, #16
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}

08009a44 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b086      	sub	sp, #24
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	60fb      	str	r3, [r7, #12]
 8009a50:	2300      	movs	r3, #0
 8009a52:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2100      	movs	r1, #0
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f001 fb40 	bl	800b0e0 <SDIO_GetResponse>
 8009a60:	4603      	mov	r3, r0
 8009a62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a66:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009a6a:	d102      	bne.n	8009a72 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009a6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009a70:	e02f      	b.n	8009ad2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009a72:	f107 030c 	add.w	r3, r7, #12
 8009a76:	4619      	mov	r1, r3
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f000 f879 	bl	8009b70 <SD_FindSCR>
 8009a7e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d001      	beq.n	8009a8a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	e023      	b.n	8009ad2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009a8a:	693b      	ldr	r3, [r7, #16]
 8009a8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d01c      	beq.n	8009ace <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681a      	ldr	r2, [r3, #0]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a9c:	041b      	lsls	r3, r3, #16
 8009a9e:	4619      	mov	r1, r3
 8009aa0:	4610      	mov	r0, r2
 8009aa2:	f001 fc89 	bl	800b3b8 <SDMMC_CmdAppCommand>
 8009aa6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d001      	beq.n	8009ab2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	e00f      	b.n	8009ad2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	2102      	movs	r1, #2
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f001 fcc2 	bl	800b442 <SDMMC_CmdBusWidth>
 8009abe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d001      	beq.n	8009aca <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	e003      	b.n	8009ad2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009aca:	2300      	movs	r3, #0
 8009acc:	e001      	b.n	8009ad2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009ace:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3718      	adds	r7, #24
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}

08009ada <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009ada:	b580      	push	{r7, lr}
 8009adc:	b086      	sub	sp, #24
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	60fb      	str	r3, [r7, #12]
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	2100      	movs	r1, #0
 8009af0:	4618      	mov	r0, r3
 8009af2:	f001 faf5 	bl	800b0e0 <SDIO_GetResponse>
 8009af6:	4603      	mov	r3, r0
 8009af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009afc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009b00:	d102      	bne.n	8009b08 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009b02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009b06:	e02f      	b.n	8009b68 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009b08:	f107 030c 	add.w	r3, r7, #12
 8009b0c:	4619      	mov	r1, r3
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f000 f82e 	bl	8009b70 <SD_FindSCR>
 8009b14:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d001      	beq.n	8009b20 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	e023      	b.n	8009b68 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d01c      	beq.n	8009b64 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b32:	041b      	lsls	r3, r3, #16
 8009b34:	4619      	mov	r1, r3
 8009b36:	4610      	mov	r0, r2
 8009b38:	f001 fc3e 	bl	800b3b8 <SDMMC_CmdAppCommand>
 8009b3c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d001      	beq.n	8009b48 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009b44:	697b      	ldr	r3, [r7, #20]
 8009b46:	e00f      	b.n	8009b68 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f001 fc77 	bl	800b442 <SDMMC_CmdBusWidth>
 8009b54:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d001      	beq.n	8009b60 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	e003      	b.n	8009b68 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009b60:	2300      	movs	r3, #0
 8009b62:	e001      	b.n	8009b68 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009b64:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3718      	adds	r7, #24
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009b70:	b590      	push	{r4, r7, lr}
 8009b72:	b08f      	sub	sp, #60	; 0x3c
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009b7a:	f7f9 fd57 	bl	800362c <HAL_GetTick>
 8009b7e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8009b80:	2300      	movs	r3, #0
 8009b82:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8009b84:	2300      	movs	r3, #0
 8009b86:	60bb      	str	r3, [r7, #8]
 8009b88:	2300      	movs	r3, #0
 8009b8a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2108      	movs	r1, #8
 8009b96:	4618      	mov	r0, r3
 8009b98:	f001 fae1 	bl	800b15e <SDMMC_CmdBlockLength>
 8009b9c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d001      	beq.n	8009ba8 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ba6:	e0b2      	b.n	8009d0e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681a      	ldr	r2, [r3, #0]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bb0:	041b      	lsls	r3, r3, #16
 8009bb2:	4619      	mov	r1, r3
 8009bb4:	4610      	mov	r0, r2
 8009bb6:	f001 fbff 	bl	800b3b8 <SDMMC_CmdAppCommand>
 8009bba:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d001      	beq.n	8009bc6 <SD_FindSCR+0x56>
  {
    return errorstate;
 8009bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc4:	e0a3      	b.n	8009d0e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8009bca:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009bcc:	2308      	movs	r3, #8
 8009bce:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8009bd0:	2330      	movs	r3, #48	; 0x30
 8009bd2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009bd4:	2302      	movs	r3, #2
 8009bd6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009bd8:	2300      	movs	r3, #0
 8009bda:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f107 0210 	add.w	r2, r7, #16
 8009be8:	4611      	mov	r1, r2
 8009bea:	4618      	mov	r0, r3
 8009bec:	f001 fa8b 	bl	800b106 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	f001 fc46 	bl	800b486 <SDMMC_CmdSendSCR>
 8009bfa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d02a      	beq.n	8009c58 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8009c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c04:	e083      	b.n	8009d0e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d00f      	beq.n	8009c34 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6819      	ldr	r1, [r3, #0]
 8009c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c1a:	009b      	lsls	r3, r3, #2
 8009c1c:	f107 0208 	add.w	r2, r7, #8
 8009c20:	18d4      	adds	r4, r2, r3
 8009c22:	4608      	mov	r0, r1
 8009c24:	f001 f9ea 	bl	800affc <SDIO_ReadFIFO>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	6023      	str	r3, [r4, #0]
      index++;
 8009c2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c2e:	3301      	adds	r3, #1
 8009c30:	637b      	str	r3, [r7, #52]	; 0x34
 8009c32:	e006      	b.n	8009c42 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d012      	beq.n	8009c68 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009c42:	f7f9 fcf3 	bl	800362c <HAL_GetTick>
 8009c46:	4602      	mov	r2, r0
 8009c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c4a:	1ad3      	subs	r3, r2, r3
 8009c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c50:	d102      	bne.n	8009c58 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009c52:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009c56:	e05a      	b.n	8009d0e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c5e:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d0cf      	beq.n	8009c06 <SD_FindSCR+0x96>
 8009c66:	e000      	b.n	8009c6a <SD_FindSCR+0xfa>
      break;
 8009c68:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c70:	f003 0308 	and.w	r3, r3, #8
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d005      	beq.n	8009c84 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	2208      	movs	r2, #8
 8009c7e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009c80:	2308      	movs	r3, #8
 8009c82:	e044      	b.n	8009d0e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c8a:	f003 0302 	and.w	r3, r3, #2
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d005      	beq.n	8009c9e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2202      	movs	r2, #2
 8009c98:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009c9a:	2302      	movs	r3, #2
 8009c9c:	e037      	b.n	8009d0e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ca4:	f003 0320 	and.w	r3, r3, #32
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d005      	beq.n	8009cb8 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	2220      	movs	r2, #32
 8009cb2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009cb4:	2320      	movs	r3, #32
 8009cb6:	e02a      	b.n	8009d0e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f240 523a 	movw	r2, #1338	; 0x53a
 8009cc0:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	061a      	lsls	r2, r3, #24
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	021b      	lsls	r3, r3, #8
 8009cca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009cce:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	0a1b      	lsrs	r3, r3, #8
 8009cd4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009cd8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	0e1b      	lsrs	r3, r3, #24
 8009cde:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ce2:	601a      	str	r2, [r3, #0]
    scr++;
 8009ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ce6:	3304      	adds	r3, #4
 8009ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	061a      	lsls	r2, r3, #24
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	021b      	lsls	r3, r3, #8
 8009cf2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009cf6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	0a1b      	lsrs	r3, r3, #8
 8009cfc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009d00:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	0e1b      	lsrs	r3, r3, #24
 8009d06:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d0a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009d0c:	2300      	movs	r3, #0
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	373c      	adds	r7, #60	; 0x3c
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd90      	pop	{r4, r7, pc}

08009d16 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009d16:	b580      	push	{r7, lr}
 8009d18:	b086      	sub	sp, #24
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d22:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d28:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d03f      	beq.n	8009db0 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8009d30:	2300      	movs	r3, #0
 8009d32:	617b      	str	r3, [r7, #20]
 8009d34:	e033      	b.n	8009d9e <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f001 f95e 	bl	800affc <SDIO_ReadFIFO>
 8009d40:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	b2da      	uxtb	r2, r3
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	3b01      	subs	r3, #1
 8009d54:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	0a1b      	lsrs	r3, r3, #8
 8009d5a:	b2da      	uxtb	r2, r3
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	3301      	adds	r3, #1
 8009d64:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	0c1b      	lsrs	r3, r3, #16
 8009d70:	b2da      	uxtb	r2, r3
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	3301      	adds	r3, #1
 8009d7a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009d7c:	693b      	ldr	r3, [r7, #16]
 8009d7e:	3b01      	subs	r3, #1
 8009d80:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	0e1b      	lsrs	r3, r3, #24
 8009d86:	b2da      	uxtb	r2, r3
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	3301      	adds	r3, #1
 8009d90:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	3b01      	subs	r3, #1
 8009d96:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8009d98:	697b      	ldr	r3, [r7, #20]
 8009d9a:	3301      	adds	r3, #1
 8009d9c:	617b      	str	r3, [r7, #20]
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	2b07      	cmp	r3, #7
 8009da2:	d9c8      	bls.n	8009d36 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	68fa      	ldr	r2, [r7, #12]
 8009da8:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	693a      	ldr	r2, [r7, #16]
 8009dae:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8009db0:	bf00      	nop
 8009db2:	3718      	adds	r7, #24
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b086      	sub	sp, #24
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6a1b      	ldr	r3, [r3, #32]
 8009dc4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dca:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d043      	beq.n	8009e5a <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	617b      	str	r3, [r7, #20]
 8009dd6:	e037      	b.n	8009e48 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	781b      	ldrb	r3, [r3, #0]
 8009ddc:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	3301      	adds	r3, #1
 8009de2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009de4:	693b      	ldr	r3, [r7, #16]
 8009de6:	3b01      	subs	r3, #1
 8009de8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	021a      	lsls	r2, r3, #8
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	4313      	orrs	r3, r2
 8009df4:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	3301      	adds	r3, #1
 8009dfa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009dfc:	693b      	ldr	r3, [r7, #16]
 8009dfe:	3b01      	subs	r3, #1
 8009e00:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	781b      	ldrb	r3, [r3, #0]
 8009e06:	041a      	lsls	r2, r3, #16
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	4313      	orrs	r3, r2
 8009e0c:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	3301      	adds	r3, #1
 8009e12:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	3b01      	subs	r3, #1
 8009e18:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	061a      	lsls	r2, r3, #24
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	4313      	orrs	r3, r2
 8009e24:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	3301      	adds	r3, #1
 8009e2a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009e2c:	693b      	ldr	r3, [r7, #16]
 8009e2e:	3b01      	subs	r3, #1
 8009e30:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f107 0208 	add.w	r2, r7, #8
 8009e3a:	4611      	mov	r1, r2
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f001 f8ea 	bl	800b016 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8009e42:	697b      	ldr	r3, [r7, #20]
 8009e44:	3301      	adds	r3, #1
 8009e46:	617b      	str	r3, [r7, #20]
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	2b07      	cmp	r3, #7
 8009e4c:	d9c4      	bls.n	8009dd8 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	68fa      	ldr	r2, [r7, #12]
 8009e52:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	693a      	ldr	r2, [r7, #16]
 8009e58:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009e5a:	bf00      	nop
 8009e5c:	3718      	adds	r7, #24
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}

08009e62 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8009e62:	b580      	push	{r7, lr}
 8009e64:	b082      	sub	sp, #8
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	6078      	str	r0, [r7, #4]
 8009e6a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d101      	bne.n	8009e76 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009e72:	2301      	movs	r3, #1
 8009e74:	e025      	b.n	8009ec2 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009e7c:	b2db      	uxtb	r3, r3
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d106      	bne.n	8009e90 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2200      	movs	r2, #0
 8009e86:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f7f7 fe18 	bl	8001ac0 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2202      	movs	r2, #2
 8009e94:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681a      	ldr	r2, [r3, #0]
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	3304      	adds	r3, #4
 8009ea0:	4619      	mov	r1, r3
 8009ea2:	4610      	mov	r0, r2
 8009ea4:	f000 ff3e 	bl	800ad24 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6818      	ldr	r0, [r3, #0]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	685b      	ldr	r3, [r3, #4]
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	6839      	ldr	r1, [r7, #0]
 8009eb4:	f000 ffa9 	bl	800ae0a <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2201      	movs	r2, #1
 8009ebc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8009ec0:	2300      	movs	r3, #0
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3708      	adds	r7, #8
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}

08009eca <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009eca:	b580      	push	{r7, lr}
 8009ecc:	b084      	sub	sp, #16
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	60f8      	str	r0, [r7, #12]
 8009ed2:	60b9      	str	r1, [r7, #8]
 8009ed4:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	2b02      	cmp	r3, #2
 8009ee0:	d101      	bne.n	8009ee6 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8009ee2:	2302      	movs	r3, #2
 8009ee4:	e018      	b.n	8009f18 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2202      	movs	r2, #2
 8009eea:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	687a      	ldr	r2, [r7, #4]
 8009ef4:	68b9      	ldr	r1, [r7, #8]
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f001 f806 	bl	800af08 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2b02      	cmp	r3, #2
 8009f02:	d104      	bne.n	8009f0e <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2205      	movs	r2, #5
 8009f08:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8009f0c:	e003      	b.n	8009f16 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2201      	movs	r2, #1
 8009f12:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8009f16:	2300      	movs	r3, #0
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3710      	adds	r7, #16
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bd80      	pop	{r7, pc}

08009f20 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b082      	sub	sp, #8
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009f30:	b2db      	uxtb	r3, r3
 8009f32:	2b02      	cmp	r3, #2
 8009f34:	d101      	bne.n	8009f3a <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009f36:	2302      	movs	r3, #2
 8009f38:	e00e      	b.n	8009f58 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2202      	movs	r2, #2
 8009f3e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	6839      	ldr	r1, [r7, #0]
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f001 f819 	bl	800af80 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2201      	movs	r2, #1
 8009f52:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8009f56:	2300      	movs	r3, #0
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	3708      	adds	r7, #8
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bd80      	pop	{r7, pc}

08009f60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b082      	sub	sp, #8
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d101      	bne.n	8009f72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009f6e:	2301      	movs	r3, #1
 8009f70:	e041      	b.n	8009ff6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f78:	b2db      	uxtb	r3, r3
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d106      	bne.n	8009f8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f7f9 fa3c 	bl	8003404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2202      	movs	r2, #2
 8009f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681a      	ldr	r2, [r3, #0]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	3304      	adds	r3, #4
 8009f9c:	4619      	mov	r1, r3
 8009f9e:	4610      	mov	r0, r2
 8009fa0:	f000 f9ce 	bl	800a340 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2201      	movs	r2, #1
 8009fa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2201      	movs	r2, #1
 8009fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2201      	movs	r2, #1
 8009ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009ff4:	2300      	movs	r3, #0
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3708      	adds	r7, #8
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}
	...

0800a000 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a000:	b480      	push	{r7}
 800a002:	b085      	sub	sp, #20
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	2b01      	cmp	r3, #1
 800a012:	d001      	beq.n	800a018 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a014:	2301      	movs	r3, #1
 800a016:	e04e      	b.n	800a0b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2202      	movs	r2, #2
 800a01c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	68da      	ldr	r2, [r3, #12]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f042 0201 	orr.w	r2, r2, #1
 800a02e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a23      	ldr	r2, [pc, #140]	; (800a0c4 <HAL_TIM_Base_Start_IT+0xc4>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d022      	beq.n	800a080 <HAL_TIM_Base_Start_IT+0x80>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a042:	d01d      	beq.n	800a080 <HAL_TIM_Base_Start_IT+0x80>
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a1f      	ldr	r2, [pc, #124]	; (800a0c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d018      	beq.n	800a080 <HAL_TIM_Base_Start_IT+0x80>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	4a1e      	ldr	r2, [pc, #120]	; (800a0cc <HAL_TIM_Base_Start_IT+0xcc>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d013      	beq.n	800a080 <HAL_TIM_Base_Start_IT+0x80>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a1c      	ldr	r2, [pc, #112]	; (800a0d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d00e      	beq.n	800a080 <HAL_TIM_Base_Start_IT+0x80>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	4a1b      	ldr	r2, [pc, #108]	; (800a0d4 <HAL_TIM_Base_Start_IT+0xd4>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d009      	beq.n	800a080 <HAL_TIM_Base_Start_IT+0x80>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4a19      	ldr	r2, [pc, #100]	; (800a0d8 <HAL_TIM_Base_Start_IT+0xd8>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d004      	beq.n	800a080 <HAL_TIM_Base_Start_IT+0x80>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	4a18      	ldr	r2, [pc, #96]	; (800a0dc <HAL_TIM_Base_Start_IT+0xdc>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d111      	bne.n	800a0a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	f003 0307 	and.w	r3, r3, #7
 800a08a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2b06      	cmp	r3, #6
 800a090:	d010      	beq.n	800a0b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f042 0201 	orr.w	r2, r2, #1
 800a0a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a0a2:	e007      	b.n	800a0b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	681a      	ldr	r2, [r3, #0]
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f042 0201 	orr.w	r2, r2, #1
 800a0b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a0b4:	2300      	movs	r3, #0
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3714      	adds	r7, #20
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr
 800a0c2:	bf00      	nop
 800a0c4:	40010000 	.word	0x40010000
 800a0c8:	40000400 	.word	0x40000400
 800a0cc:	40000800 	.word	0x40000800
 800a0d0:	40000c00 	.word	0x40000c00
 800a0d4:	40010400 	.word	0x40010400
 800a0d8:	40014000 	.word	0x40014000
 800a0dc:	40001800 	.word	0x40001800

0800a0e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	691b      	ldr	r3, [r3, #16]
 800a0ee:	f003 0302 	and.w	r3, r3, #2
 800a0f2:	2b02      	cmp	r3, #2
 800a0f4:	d122      	bne.n	800a13c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	68db      	ldr	r3, [r3, #12]
 800a0fc:	f003 0302 	and.w	r3, r3, #2
 800a100:	2b02      	cmp	r3, #2
 800a102:	d11b      	bne.n	800a13c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f06f 0202 	mvn.w	r2, #2
 800a10c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2201      	movs	r2, #1
 800a112:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	f003 0303 	and.w	r3, r3, #3
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d003      	beq.n	800a12a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f000 f8ee 	bl	800a304 <HAL_TIM_IC_CaptureCallback>
 800a128:	e005      	b.n	800a136 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f000 f8e0 	bl	800a2f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f000 f8f1 	bl	800a318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2200      	movs	r2, #0
 800a13a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	691b      	ldr	r3, [r3, #16]
 800a142:	f003 0304 	and.w	r3, r3, #4
 800a146:	2b04      	cmp	r3, #4
 800a148:	d122      	bne.n	800a190 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	68db      	ldr	r3, [r3, #12]
 800a150:	f003 0304 	and.w	r3, r3, #4
 800a154:	2b04      	cmp	r3, #4
 800a156:	d11b      	bne.n	800a190 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f06f 0204 	mvn.w	r2, #4
 800a160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2202      	movs	r2, #2
 800a166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	699b      	ldr	r3, [r3, #24]
 800a16e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a172:	2b00      	cmp	r3, #0
 800a174:	d003      	beq.n	800a17e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	f000 f8c4 	bl	800a304 <HAL_TIM_IC_CaptureCallback>
 800a17c:	e005      	b.n	800a18a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 f8b6 	bl	800a2f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	f000 f8c7 	bl	800a318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2200      	movs	r2, #0
 800a18e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	691b      	ldr	r3, [r3, #16]
 800a196:	f003 0308 	and.w	r3, r3, #8
 800a19a:	2b08      	cmp	r3, #8
 800a19c:	d122      	bne.n	800a1e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	68db      	ldr	r3, [r3, #12]
 800a1a4:	f003 0308 	and.w	r3, r3, #8
 800a1a8:	2b08      	cmp	r3, #8
 800a1aa:	d11b      	bne.n	800a1e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f06f 0208 	mvn.w	r2, #8
 800a1b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2204      	movs	r2, #4
 800a1ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	69db      	ldr	r3, [r3, #28]
 800a1c2:	f003 0303 	and.w	r3, r3, #3
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d003      	beq.n	800a1d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f000 f89a 	bl	800a304 <HAL_TIM_IC_CaptureCallback>
 800a1d0:	e005      	b.n	800a1de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f000 f88c 	bl	800a2f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f000 f89d 	bl	800a318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	691b      	ldr	r3, [r3, #16]
 800a1ea:	f003 0310 	and.w	r3, r3, #16
 800a1ee:	2b10      	cmp	r3, #16
 800a1f0:	d122      	bne.n	800a238 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	68db      	ldr	r3, [r3, #12]
 800a1f8:	f003 0310 	and.w	r3, r3, #16
 800a1fc:	2b10      	cmp	r3, #16
 800a1fe:	d11b      	bne.n	800a238 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	f06f 0210 	mvn.w	r2, #16
 800a208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2208      	movs	r2, #8
 800a20e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	69db      	ldr	r3, [r3, #28]
 800a216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d003      	beq.n	800a226 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f000 f870 	bl	800a304 <HAL_TIM_IC_CaptureCallback>
 800a224:	e005      	b.n	800a232 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 f862 	bl	800a2f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	f000 f873 	bl	800a318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2200      	movs	r2, #0
 800a236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	691b      	ldr	r3, [r3, #16]
 800a23e:	f003 0301 	and.w	r3, r3, #1
 800a242:	2b01      	cmp	r3, #1
 800a244:	d10e      	bne.n	800a264 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	68db      	ldr	r3, [r3, #12]
 800a24c:	f003 0301 	and.w	r3, r3, #1
 800a250:	2b01      	cmp	r3, #1
 800a252:	d107      	bne.n	800a264 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f06f 0201 	mvn.w	r2, #1
 800a25c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f7f8 fd64 	bl	8002d2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	691b      	ldr	r3, [r3, #16]
 800a26a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a26e:	2b80      	cmp	r3, #128	; 0x80
 800a270:	d10e      	bne.n	800a290 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a27c:	2b80      	cmp	r3, #128	; 0x80
 800a27e:	d107      	bne.n	800a290 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f000 f97e 	bl	800a58c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	691b      	ldr	r3, [r3, #16]
 800a296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a29a:	2b40      	cmp	r3, #64	; 0x40
 800a29c:	d10e      	bne.n	800a2bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	68db      	ldr	r3, [r3, #12]
 800a2a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2a8:	2b40      	cmp	r3, #64	; 0x40
 800a2aa:	d107      	bne.n	800a2bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a2b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f000 f838 	bl	800a32c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	691b      	ldr	r3, [r3, #16]
 800a2c2:	f003 0320 	and.w	r3, r3, #32
 800a2c6:	2b20      	cmp	r3, #32
 800a2c8:	d10e      	bne.n	800a2e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	68db      	ldr	r3, [r3, #12]
 800a2d0:	f003 0320 	and.w	r3, r3, #32
 800a2d4:	2b20      	cmp	r3, #32
 800a2d6:	d107      	bne.n	800a2e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f06f 0220 	mvn.w	r2, #32
 800a2e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f000 f948 	bl	800a578 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a2e8:	bf00      	nop
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b083      	sub	sp, #12
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a2f8:	bf00      	nop
 800a2fa:	370c      	adds	r7, #12
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr

0800a304 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a304:	b480      	push	{r7}
 800a306:	b083      	sub	sp, #12
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a30c:	bf00      	nop
 800a30e:	370c      	adds	r7, #12
 800a310:	46bd      	mov	sp, r7
 800a312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a316:	4770      	bx	lr

0800a318 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a318:	b480      	push	{r7}
 800a31a:	b083      	sub	sp, #12
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a320:	bf00      	nop
 800a322:	370c      	adds	r7, #12
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b083      	sub	sp, #12
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a334:	bf00      	nop
 800a336:	370c      	adds	r7, #12
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr

0800a340 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a340:	b480      	push	{r7}
 800a342:	b085      	sub	sp, #20
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a40      	ldr	r2, [pc, #256]	; (800a454 <TIM_Base_SetConfig+0x114>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d013      	beq.n	800a380 <TIM_Base_SetConfig+0x40>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a35e:	d00f      	beq.n	800a380 <TIM_Base_SetConfig+0x40>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	4a3d      	ldr	r2, [pc, #244]	; (800a458 <TIM_Base_SetConfig+0x118>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d00b      	beq.n	800a380 <TIM_Base_SetConfig+0x40>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	4a3c      	ldr	r2, [pc, #240]	; (800a45c <TIM_Base_SetConfig+0x11c>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d007      	beq.n	800a380 <TIM_Base_SetConfig+0x40>
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	4a3b      	ldr	r2, [pc, #236]	; (800a460 <TIM_Base_SetConfig+0x120>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d003      	beq.n	800a380 <TIM_Base_SetConfig+0x40>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4a3a      	ldr	r2, [pc, #232]	; (800a464 <TIM_Base_SetConfig+0x124>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d108      	bne.n	800a392 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a386:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	685b      	ldr	r3, [r3, #4]
 800a38c:	68fa      	ldr	r2, [r7, #12]
 800a38e:	4313      	orrs	r3, r2
 800a390:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	4a2f      	ldr	r2, [pc, #188]	; (800a454 <TIM_Base_SetConfig+0x114>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d02b      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3a0:	d027      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	4a2c      	ldr	r2, [pc, #176]	; (800a458 <TIM_Base_SetConfig+0x118>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d023      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a2b      	ldr	r2, [pc, #172]	; (800a45c <TIM_Base_SetConfig+0x11c>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d01f      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	4a2a      	ldr	r2, [pc, #168]	; (800a460 <TIM_Base_SetConfig+0x120>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d01b      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	4a29      	ldr	r2, [pc, #164]	; (800a464 <TIM_Base_SetConfig+0x124>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d017      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	4a28      	ldr	r2, [pc, #160]	; (800a468 <TIM_Base_SetConfig+0x128>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d013      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	4a27      	ldr	r2, [pc, #156]	; (800a46c <TIM_Base_SetConfig+0x12c>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d00f      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	4a26      	ldr	r2, [pc, #152]	; (800a470 <TIM_Base_SetConfig+0x130>)
 800a3d6:	4293      	cmp	r3, r2
 800a3d8:	d00b      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	4a25      	ldr	r2, [pc, #148]	; (800a474 <TIM_Base_SetConfig+0x134>)
 800a3de:	4293      	cmp	r3, r2
 800a3e0:	d007      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	4a24      	ldr	r2, [pc, #144]	; (800a478 <TIM_Base_SetConfig+0x138>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d003      	beq.n	800a3f2 <TIM_Base_SetConfig+0xb2>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	4a23      	ldr	r2, [pc, #140]	; (800a47c <TIM_Base_SetConfig+0x13c>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d108      	bne.n	800a404 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	68db      	ldr	r3, [r3, #12]
 800a3fe:	68fa      	ldr	r2, [r7, #12]
 800a400:	4313      	orrs	r3, r2
 800a402:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	695b      	ldr	r3, [r3, #20]
 800a40e:	4313      	orrs	r3, r2
 800a410:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	68fa      	ldr	r2, [r7, #12]
 800a416:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	689a      	ldr	r2, [r3, #8]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	681a      	ldr	r2, [r3, #0]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	4a0a      	ldr	r2, [pc, #40]	; (800a454 <TIM_Base_SetConfig+0x114>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d003      	beq.n	800a438 <TIM_Base_SetConfig+0xf8>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	4a0c      	ldr	r2, [pc, #48]	; (800a464 <TIM_Base_SetConfig+0x124>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d103      	bne.n	800a440 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	691a      	ldr	r2, [r3, #16]
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2201      	movs	r2, #1
 800a444:	615a      	str	r2, [r3, #20]
}
 800a446:	bf00      	nop
 800a448:	3714      	adds	r7, #20
 800a44a:	46bd      	mov	sp, r7
 800a44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a450:	4770      	bx	lr
 800a452:	bf00      	nop
 800a454:	40010000 	.word	0x40010000
 800a458:	40000400 	.word	0x40000400
 800a45c:	40000800 	.word	0x40000800
 800a460:	40000c00 	.word	0x40000c00
 800a464:	40010400 	.word	0x40010400
 800a468:	40014000 	.word	0x40014000
 800a46c:	40014400 	.word	0x40014400
 800a470:	40014800 	.word	0x40014800
 800a474:	40001800 	.word	0x40001800
 800a478:	40001c00 	.word	0x40001c00
 800a47c:	40002000 	.word	0x40002000

0800a480 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a480:	b480      	push	{r7}
 800a482:	b085      	sub	sp, #20
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a490:	2b01      	cmp	r3, #1
 800a492:	d101      	bne.n	800a498 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a494:	2302      	movs	r3, #2
 800a496:	e05a      	b.n	800a54e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2201      	movs	r2, #1
 800a49c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2202      	movs	r2, #2
 800a4a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	689b      	ldr	r3, [r3, #8]
 800a4b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	68fa      	ldr	r2, [r7, #12]
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	68fa      	ldr	r2, [r7, #12]
 800a4d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a21      	ldr	r2, [pc, #132]	; (800a55c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d022      	beq.n	800a522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4e4:	d01d      	beq.n	800a522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a1d      	ldr	r2, [pc, #116]	; (800a560 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d018      	beq.n	800a522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	4a1b      	ldr	r2, [pc, #108]	; (800a564 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d013      	beq.n	800a522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	4a1a      	ldr	r2, [pc, #104]	; (800a568 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d00e      	beq.n	800a522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	4a18      	ldr	r2, [pc, #96]	; (800a56c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d009      	beq.n	800a522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4a17      	ldr	r2, [pc, #92]	; (800a570 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d004      	beq.n	800a522 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	4a15      	ldr	r2, [pc, #84]	; (800a574 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a51e:	4293      	cmp	r3, r2
 800a520:	d10c      	bne.n	800a53c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a528:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	685b      	ldr	r3, [r3, #4]
 800a52e:	68ba      	ldr	r2, [r7, #8]
 800a530:	4313      	orrs	r3, r2
 800a532:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	68ba      	ldr	r2, [r7, #8]
 800a53a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2201      	movs	r2, #1
 800a540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2200      	movs	r2, #0
 800a548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a54c:	2300      	movs	r3, #0
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3714      	adds	r7, #20
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr
 800a55a:	bf00      	nop
 800a55c:	40010000 	.word	0x40010000
 800a560:	40000400 	.word	0x40000400
 800a564:	40000800 	.word	0x40000800
 800a568:	40000c00 	.word	0x40000c00
 800a56c:	40010400 	.word	0x40010400
 800a570:	40014000 	.word	0x40014000
 800a574:	40001800 	.word	0x40001800

0800a578 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a578:	b480      	push	{r7}
 800a57a:	b083      	sub	sp, #12
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a580:	bf00      	nop
 800a582:	370c      	adds	r7, #12
 800a584:	46bd      	mov	sp, r7
 800a586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58a:	4770      	bx	lr

0800a58c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a594:	bf00      	nop
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b082      	sub	sp, #8
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d101      	bne.n	800a5b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	e03f      	b.n	800a632 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a5b8:	b2db      	uxtb	r3, r3
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d106      	bne.n	800a5cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f7f8 ff6e 	bl	80034a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2224      	movs	r2, #36	; 0x24
 800a5d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	68da      	ldr	r2, [r3, #12]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a5e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f000 f929 	bl	800a83c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	691a      	ldr	r2, [r3, #16]
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a5f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	695a      	ldr	r2, [r3, #20]
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a608:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	68da      	ldr	r2, [r3, #12]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a618:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2200      	movs	r2, #0
 800a61e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2220      	movs	r2, #32
 800a624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2220      	movs	r2, #32
 800a62c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a630:	2300      	movs	r3, #0
}
 800a632:	4618      	mov	r0, r3
 800a634:	3708      	adds	r7, #8
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}

0800a63a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a63a:	b580      	push	{r7, lr}
 800a63c:	b08a      	sub	sp, #40	; 0x28
 800a63e:	af02      	add	r7, sp, #8
 800a640:	60f8      	str	r0, [r7, #12]
 800a642:	60b9      	str	r1, [r7, #8]
 800a644:	603b      	str	r3, [r7, #0]
 800a646:	4613      	mov	r3, r2
 800a648:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a64a:	2300      	movs	r3, #0
 800a64c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a654:	b2db      	uxtb	r3, r3
 800a656:	2b20      	cmp	r3, #32
 800a658:	d17c      	bne.n	800a754 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d002      	beq.n	800a666 <HAL_UART_Transmit+0x2c>
 800a660:	88fb      	ldrh	r3, [r7, #6]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d101      	bne.n	800a66a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a666:	2301      	movs	r3, #1
 800a668:	e075      	b.n	800a756 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a670:	2b01      	cmp	r3, #1
 800a672:	d101      	bne.n	800a678 <HAL_UART_Transmit+0x3e>
 800a674:	2302      	movs	r3, #2
 800a676:	e06e      	b.n	800a756 <HAL_UART_Transmit+0x11c>
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	2201      	movs	r2, #1
 800a67c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	2200      	movs	r2, #0
 800a684:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	2221      	movs	r2, #33	; 0x21
 800a68a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a68e:	f7f8 ffcd 	bl	800362c <HAL_GetTick>
 800a692:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	88fa      	ldrh	r2, [r7, #6]
 800a698:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	88fa      	ldrh	r2, [r7, #6]
 800a69e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	689b      	ldr	r3, [r3, #8]
 800a6a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6a8:	d108      	bne.n	800a6bc <HAL_UART_Transmit+0x82>
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	691b      	ldr	r3, [r3, #16]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d104      	bne.n	800a6bc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	61bb      	str	r3, [r7, #24]
 800a6ba:	e003      	b.n	800a6c4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a6cc:	e02a      	b.n	800a724 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	9300      	str	r3, [sp, #0]
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	2180      	movs	r1, #128	; 0x80
 800a6d8:	68f8      	ldr	r0, [r7, #12]
 800a6da:	f000 f840 	bl	800a75e <UART_WaitOnFlagUntilTimeout>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d001      	beq.n	800a6e8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a6e4:	2303      	movs	r3, #3
 800a6e6:	e036      	b.n	800a756 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a6e8:	69fb      	ldr	r3, [r7, #28]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d10b      	bne.n	800a706 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a6ee:	69bb      	ldr	r3, [r7, #24]
 800a6f0:	881b      	ldrh	r3, [r3, #0]
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a6fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a6fe:	69bb      	ldr	r3, [r7, #24]
 800a700:	3302      	adds	r3, #2
 800a702:	61bb      	str	r3, [r7, #24]
 800a704:	e007      	b.n	800a716 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a706:	69fb      	ldr	r3, [r7, #28]
 800a708:	781a      	ldrb	r2, [r3, #0]
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a710:	69fb      	ldr	r3, [r7, #28]
 800a712:	3301      	adds	r3, #1
 800a714:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a71a:	b29b      	uxth	r3, r3
 800a71c:	3b01      	subs	r3, #1
 800a71e:	b29a      	uxth	r2, r3
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a728:	b29b      	uxth	r3, r3
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d1cf      	bne.n	800a6ce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	9300      	str	r3, [sp, #0]
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	2200      	movs	r2, #0
 800a736:	2140      	movs	r1, #64	; 0x40
 800a738:	68f8      	ldr	r0, [r7, #12]
 800a73a:	f000 f810 	bl	800a75e <UART_WaitOnFlagUntilTimeout>
 800a73e:	4603      	mov	r3, r0
 800a740:	2b00      	cmp	r3, #0
 800a742:	d001      	beq.n	800a748 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a744:	2303      	movs	r3, #3
 800a746:	e006      	b.n	800a756 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	2220      	movs	r2, #32
 800a74c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a750:	2300      	movs	r3, #0
 800a752:	e000      	b.n	800a756 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a754:	2302      	movs	r3, #2
  }
}
 800a756:	4618      	mov	r0, r3
 800a758:	3720      	adds	r7, #32
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}

0800a75e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a75e:	b580      	push	{r7, lr}
 800a760:	b090      	sub	sp, #64	; 0x40
 800a762:	af00      	add	r7, sp, #0
 800a764:	60f8      	str	r0, [r7, #12]
 800a766:	60b9      	str	r1, [r7, #8]
 800a768:	603b      	str	r3, [r7, #0]
 800a76a:	4613      	mov	r3, r2
 800a76c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a76e:	e050      	b.n	800a812 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a770:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a772:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a776:	d04c      	beq.n	800a812 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a778:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d007      	beq.n	800a78e <UART_WaitOnFlagUntilTimeout+0x30>
 800a77e:	f7f8 ff55 	bl	800362c <HAL_GetTick>
 800a782:	4602      	mov	r2, r0
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	1ad3      	subs	r3, r2, r3
 800a788:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d241      	bcs.n	800a812 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	330c      	adds	r3, #12
 800a794:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a798:	e853 3f00 	ldrex	r3, [r3]
 800a79c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a7a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	330c      	adds	r3, #12
 800a7ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a7ae:	637a      	str	r2, [r7, #52]	; 0x34
 800a7b0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a7b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a7b6:	e841 2300 	strex	r3, r2, [r1]
 800a7ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a7bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d1e5      	bne.n	800a78e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	3314      	adds	r3, #20
 800a7c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	e853 3f00 	ldrex	r3, [r3]
 800a7d0:	613b      	str	r3, [r7, #16]
   return(result);
 800a7d2:	693b      	ldr	r3, [r7, #16]
 800a7d4:	f023 0301 	bic.w	r3, r3, #1
 800a7d8:	63bb      	str	r3, [r7, #56]	; 0x38
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	3314      	adds	r3, #20
 800a7e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a7e2:	623a      	str	r2, [r7, #32]
 800a7e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e6:	69f9      	ldr	r1, [r7, #28]
 800a7e8:	6a3a      	ldr	r2, [r7, #32]
 800a7ea:	e841 2300 	strex	r3, r2, [r1]
 800a7ee:	61bb      	str	r3, [r7, #24]
   return(result);
 800a7f0:	69bb      	ldr	r3, [r7, #24]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d1e5      	bne.n	800a7c2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	2220      	movs	r2, #32
 800a7fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	2220      	movs	r2, #32
 800a802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	2200      	movs	r2, #0
 800a80a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a80e:	2303      	movs	r3, #3
 800a810:	e00f      	b.n	800a832 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	681a      	ldr	r2, [r3, #0]
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	4013      	ands	r3, r2
 800a81c:	68ba      	ldr	r2, [r7, #8]
 800a81e:	429a      	cmp	r2, r3
 800a820:	bf0c      	ite	eq
 800a822:	2301      	moveq	r3, #1
 800a824:	2300      	movne	r3, #0
 800a826:	b2db      	uxtb	r3, r3
 800a828:	461a      	mov	r2, r3
 800a82a:	79fb      	ldrb	r3, [r7, #7]
 800a82c:	429a      	cmp	r2, r3
 800a82e:	d09f      	beq.n	800a770 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a830:	2300      	movs	r3, #0
}
 800a832:	4618      	mov	r0, r3
 800a834:	3740      	adds	r7, #64	; 0x40
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}
	...

0800a83c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a83c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a840:	b0c0      	sub	sp, #256	; 0x100
 800a842:	af00      	add	r7, sp, #0
 800a844:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	691b      	ldr	r3, [r3, #16]
 800a850:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a858:	68d9      	ldr	r1, [r3, #12]
 800a85a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a85e:	681a      	ldr	r2, [r3, #0]
 800a860:	ea40 0301 	orr.w	r3, r0, r1
 800a864:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a86a:	689a      	ldr	r2, [r3, #8]
 800a86c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a870:	691b      	ldr	r3, [r3, #16]
 800a872:	431a      	orrs	r2, r3
 800a874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a878:	695b      	ldr	r3, [r3, #20]
 800a87a:	431a      	orrs	r2, r3
 800a87c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a880:	69db      	ldr	r3, [r3, #28]
 800a882:	4313      	orrs	r3, r2
 800a884:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	68db      	ldr	r3, [r3, #12]
 800a890:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a894:	f021 010c 	bic.w	r1, r1, #12
 800a898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a8a2:	430b      	orrs	r3, r1
 800a8a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a8a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	695b      	ldr	r3, [r3, #20]
 800a8ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a8b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8b6:	6999      	ldr	r1, [r3, #24]
 800a8b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8bc:	681a      	ldr	r2, [r3, #0]
 800a8be:	ea40 0301 	orr.w	r3, r0, r1
 800a8c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a8c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8c8:	681a      	ldr	r2, [r3, #0]
 800a8ca:	4b8f      	ldr	r3, [pc, #572]	; (800ab08 <UART_SetConfig+0x2cc>)
 800a8cc:	429a      	cmp	r2, r3
 800a8ce:	d005      	beq.n	800a8dc <UART_SetConfig+0xa0>
 800a8d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8d4:	681a      	ldr	r2, [r3, #0]
 800a8d6:	4b8d      	ldr	r3, [pc, #564]	; (800ab0c <UART_SetConfig+0x2d0>)
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	d104      	bne.n	800a8e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a8dc:	f7fd fd08 	bl	80082f0 <HAL_RCC_GetPCLK2Freq>
 800a8e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a8e4:	e003      	b.n	800a8ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a8e6:	f7fd fcef 	bl	80082c8 <HAL_RCC_GetPCLK1Freq>
 800a8ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a8ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8f2:	69db      	ldr	r3, [r3, #28]
 800a8f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a8f8:	f040 810c 	bne.w	800ab14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a8fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a900:	2200      	movs	r2, #0
 800a902:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a906:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a90a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a90e:	4622      	mov	r2, r4
 800a910:	462b      	mov	r3, r5
 800a912:	1891      	adds	r1, r2, r2
 800a914:	65b9      	str	r1, [r7, #88]	; 0x58
 800a916:	415b      	adcs	r3, r3
 800a918:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a91a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a91e:	4621      	mov	r1, r4
 800a920:	eb12 0801 	adds.w	r8, r2, r1
 800a924:	4629      	mov	r1, r5
 800a926:	eb43 0901 	adc.w	r9, r3, r1
 800a92a:	f04f 0200 	mov.w	r2, #0
 800a92e:	f04f 0300 	mov.w	r3, #0
 800a932:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a936:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a93a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a93e:	4690      	mov	r8, r2
 800a940:	4699      	mov	r9, r3
 800a942:	4623      	mov	r3, r4
 800a944:	eb18 0303 	adds.w	r3, r8, r3
 800a948:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a94c:	462b      	mov	r3, r5
 800a94e:	eb49 0303 	adc.w	r3, r9, r3
 800a952:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a962:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a966:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a96a:	460b      	mov	r3, r1
 800a96c:	18db      	adds	r3, r3, r3
 800a96e:	653b      	str	r3, [r7, #80]	; 0x50
 800a970:	4613      	mov	r3, r2
 800a972:	eb42 0303 	adc.w	r3, r2, r3
 800a976:	657b      	str	r3, [r7, #84]	; 0x54
 800a978:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a97c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a980:	f7f6 f972 	bl	8000c68 <__aeabi_uldivmod>
 800a984:	4602      	mov	r2, r0
 800a986:	460b      	mov	r3, r1
 800a988:	4b61      	ldr	r3, [pc, #388]	; (800ab10 <UART_SetConfig+0x2d4>)
 800a98a:	fba3 2302 	umull	r2, r3, r3, r2
 800a98e:	095b      	lsrs	r3, r3, #5
 800a990:	011c      	lsls	r4, r3, #4
 800a992:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a996:	2200      	movs	r2, #0
 800a998:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a99c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a9a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a9a4:	4642      	mov	r2, r8
 800a9a6:	464b      	mov	r3, r9
 800a9a8:	1891      	adds	r1, r2, r2
 800a9aa:	64b9      	str	r1, [r7, #72]	; 0x48
 800a9ac:	415b      	adcs	r3, r3
 800a9ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a9b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a9b4:	4641      	mov	r1, r8
 800a9b6:	eb12 0a01 	adds.w	sl, r2, r1
 800a9ba:	4649      	mov	r1, r9
 800a9bc:	eb43 0b01 	adc.w	fp, r3, r1
 800a9c0:	f04f 0200 	mov.w	r2, #0
 800a9c4:	f04f 0300 	mov.w	r3, #0
 800a9c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a9cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a9d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a9d4:	4692      	mov	sl, r2
 800a9d6:	469b      	mov	fp, r3
 800a9d8:	4643      	mov	r3, r8
 800a9da:	eb1a 0303 	adds.w	r3, sl, r3
 800a9de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a9e2:	464b      	mov	r3, r9
 800a9e4:	eb4b 0303 	adc.w	r3, fp, r3
 800a9e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a9ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a9f8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a9fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800aa00:	460b      	mov	r3, r1
 800aa02:	18db      	adds	r3, r3, r3
 800aa04:	643b      	str	r3, [r7, #64]	; 0x40
 800aa06:	4613      	mov	r3, r2
 800aa08:	eb42 0303 	adc.w	r3, r2, r3
 800aa0c:	647b      	str	r3, [r7, #68]	; 0x44
 800aa0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800aa12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800aa16:	f7f6 f927 	bl	8000c68 <__aeabi_uldivmod>
 800aa1a:	4602      	mov	r2, r0
 800aa1c:	460b      	mov	r3, r1
 800aa1e:	4611      	mov	r1, r2
 800aa20:	4b3b      	ldr	r3, [pc, #236]	; (800ab10 <UART_SetConfig+0x2d4>)
 800aa22:	fba3 2301 	umull	r2, r3, r3, r1
 800aa26:	095b      	lsrs	r3, r3, #5
 800aa28:	2264      	movs	r2, #100	; 0x64
 800aa2a:	fb02 f303 	mul.w	r3, r2, r3
 800aa2e:	1acb      	subs	r3, r1, r3
 800aa30:	00db      	lsls	r3, r3, #3
 800aa32:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800aa36:	4b36      	ldr	r3, [pc, #216]	; (800ab10 <UART_SetConfig+0x2d4>)
 800aa38:	fba3 2302 	umull	r2, r3, r3, r2
 800aa3c:	095b      	lsrs	r3, r3, #5
 800aa3e:	005b      	lsls	r3, r3, #1
 800aa40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800aa44:	441c      	add	r4, r3
 800aa46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800aa50:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800aa54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800aa58:	4642      	mov	r2, r8
 800aa5a:	464b      	mov	r3, r9
 800aa5c:	1891      	adds	r1, r2, r2
 800aa5e:	63b9      	str	r1, [r7, #56]	; 0x38
 800aa60:	415b      	adcs	r3, r3
 800aa62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800aa68:	4641      	mov	r1, r8
 800aa6a:	1851      	adds	r1, r2, r1
 800aa6c:	6339      	str	r1, [r7, #48]	; 0x30
 800aa6e:	4649      	mov	r1, r9
 800aa70:	414b      	adcs	r3, r1
 800aa72:	637b      	str	r3, [r7, #52]	; 0x34
 800aa74:	f04f 0200 	mov.w	r2, #0
 800aa78:	f04f 0300 	mov.w	r3, #0
 800aa7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800aa80:	4659      	mov	r1, fp
 800aa82:	00cb      	lsls	r3, r1, #3
 800aa84:	4651      	mov	r1, sl
 800aa86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aa8a:	4651      	mov	r1, sl
 800aa8c:	00ca      	lsls	r2, r1, #3
 800aa8e:	4610      	mov	r0, r2
 800aa90:	4619      	mov	r1, r3
 800aa92:	4603      	mov	r3, r0
 800aa94:	4642      	mov	r2, r8
 800aa96:	189b      	adds	r3, r3, r2
 800aa98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aa9c:	464b      	mov	r3, r9
 800aa9e:	460a      	mov	r2, r1
 800aaa0:	eb42 0303 	adc.w	r3, r2, r3
 800aaa4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800aaa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaac:	685b      	ldr	r3, [r3, #4]
 800aaae:	2200      	movs	r2, #0
 800aab0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800aab4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800aab8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800aabc:	460b      	mov	r3, r1
 800aabe:	18db      	adds	r3, r3, r3
 800aac0:	62bb      	str	r3, [r7, #40]	; 0x28
 800aac2:	4613      	mov	r3, r2
 800aac4:	eb42 0303 	adc.w	r3, r2, r3
 800aac8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aaca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aace:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800aad2:	f7f6 f8c9 	bl	8000c68 <__aeabi_uldivmod>
 800aad6:	4602      	mov	r2, r0
 800aad8:	460b      	mov	r3, r1
 800aada:	4b0d      	ldr	r3, [pc, #52]	; (800ab10 <UART_SetConfig+0x2d4>)
 800aadc:	fba3 1302 	umull	r1, r3, r3, r2
 800aae0:	095b      	lsrs	r3, r3, #5
 800aae2:	2164      	movs	r1, #100	; 0x64
 800aae4:	fb01 f303 	mul.w	r3, r1, r3
 800aae8:	1ad3      	subs	r3, r2, r3
 800aaea:	00db      	lsls	r3, r3, #3
 800aaec:	3332      	adds	r3, #50	; 0x32
 800aaee:	4a08      	ldr	r2, [pc, #32]	; (800ab10 <UART_SetConfig+0x2d4>)
 800aaf0:	fba2 2303 	umull	r2, r3, r2, r3
 800aaf4:	095b      	lsrs	r3, r3, #5
 800aaf6:	f003 0207 	and.w	r2, r3, #7
 800aafa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	4422      	add	r2, r4
 800ab02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ab04:	e105      	b.n	800ad12 <UART_SetConfig+0x4d6>
 800ab06:	bf00      	nop
 800ab08:	40011000 	.word	0x40011000
 800ab0c:	40011400 	.word	0x40011400
 800ab10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ab14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800ab1e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800ab22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800ab26:	4642      	mov	r2, r8
 800ab28:	464b      	mov	r3, r9
 800ab2a:	1891      	adds	r1, r2, r2
 800ab2c:	6239      	str	r1, [r7, #32]
 800ab2e:	415b      	adcs	r3, r3
 800ab30:	627b      	str	r3, [r7, #36]	; 0x24
 800ab32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ab36:	4641      	mov	r1, r8
 800ab38:	1854      	adds	r4, r2, r1
 800ab3a:	4649      	mov	r1, r9
 800ab3c:	eb43 0501 	adc.w	r5, r3, r1
 800ab40:	f04f 0200 	mov.w	r2, #0
 800ab44:	f04f 0300 	mov.w	r3, #0
 800ab48:	00eb      	lsls	r3, r5, #3
 800ab4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ab4e:	00e2      	lsls	r2, r4, #3
 800ab50:	4614      	mov	r4, r2
 800ab52:	461d      	mov	r5, r3
 800ab54:	4643      	mov	r3, r8
 800ab56:	18e3      	adds	r3, r4, r3
 800ab58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ab5c:	464b      	mov	r3, r9
 800ab5e:	eb45 0303 	adc.w	r3, r5, r3
 800ab62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ab66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab6a:	685b      	ldr	r3, [r3, #4]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ab72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ab76:	f04f 0200 	mov.w	r2, #0
 800ab7a:	f04f 0300 	mov.w	r3, #0
 800ab7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800ab82:	4629      	mov	r1, r5
 800ab84:	008b      	lsls	r3, r1, #2
 800ab86:	4621      	mov	r1, r4
 800ab88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ab8c:	4621      	mov	r1, r4
 800ab8e:	008a      	lsls	r2, r1, #2
 800ab90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ab94:	f7f6 f868 	bl	8000c68 <__aeabi_uldivmod>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	4b60      	ldr	r3, [pc, #384]	; (800ad20 <UART_SetConfig+0x4e4>)
 800ab9e:	fba3 2302 	umull	r2, r3, r3, r2
 800aba2:	095b      	lsrs	r3, r3, #5
 800aba4:	011c      	lsls	r4, r3, #4
 800aba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800abaa:	2200      	movs	r2, #0
 800abac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800abb0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800abb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800abb8:	4642      	mov	r2, r8
 800abba:	464b      	mov	r3, r9
 800abbc:	1891      	adds	r1, r2, r2
 800abbe:	61b9      	str	r1, [r7, #24]
 800abc0:	415b      	adcs	r3, r3
 800abc2:	61fb      	str	r3, [r7, #28]
 800abc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800abc8:	4641      	mov	r1, r8
 800abca:	1851      	adds	r1, r2, r1
 800abcc:	6139      	str	r1, [r7, #16]
 800abce:	4649      	mov	r1, r9
 800abd0:	414b      	adcs	r3, r1
 800abd2:	617b      	str	r3, [r7, #20]
 800abd4:	f04f 0200 	mov.w	r2, #0
 800abd8:	f04f 0300 	mov.w	r3, #0
 800abdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800abe0:	4659      	mov	r1, fp
 800abe2:	00cb      	lsls	r3, r1, #3
 800abe4:	4651      	mov	r1, sl
 800abe6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800abea:	4651      	mov	r1, sl
 800abec:	00ca      	lsls	r2, r1, #3
 800abee:	4610      	mov	r0, r2
 800abf0:	4619      	mov	r1, r3
 800abf2:	4603      	mov	r3, r0
 800abf4:	4642      	mov	r2, r8
 800abf6:	189b      	adds	r3, r3, r2
 800abf8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800abfc:	464b      	mov	r3, r9
 800abfe:	460a      	mov	r2, r1
 800ac00:	eb42 0303 	adc.w	r3, r2, r3
 800ac04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ac08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac0c:	685b      	ldr	r3, [r3, #4]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	67bb      	str	r3, [r7, #120]	; 0x78
 800ac12:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ac14:	f04f 0200 	mov.w	r2, #0
 800ac18:	f04f 0300 	mov.w	r3, #0
 800ac1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800ac20:	4649      	mov	r1, r9
 800ac22:	008b      	lsls	r3, r1, #2
 800ac24:	4641      	mov	r1, r8
 800ac26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ac2a:	4641      	mov	r1, r8
 800ac2c:	008a      	lsls	r2, r1, #2
 800ac2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800ac32:	f7f6 f819 	bl	8000c68 <__aeabi_uldivmod>
 800ac36:	4602      	mov	r2, r0
 800ac38:	460b      	mov	r3, r1
 800ac3a:	4b39      	ldr	r3, [pc, #228]	; (800ad20 <UART_SetConfig+0x4e4>)
 800ac3c:	fba3 1302 	umull	r1, r3, r3, r2
 800ac40:	095b      	lsrs	r3, r3, #5
 800ac42:	2164      	movs	r1, #100	; 0x64
 800ac44:	fb01 f303 	mul.w	r3, r1, r3
 800ac48:	1ad3      	subs	r3, r2, r3
 800ac4a:	011b      	lsls	r3, r3, #4
 800ac4c:	3332      	adds	r3, #50	; 0x32
 800ac4e:	4a34      	ldr	r2, [pc, #208]	; (800ad20 <UART_SetConfig+0x4e4>)
 800ac50:	fba2 2303 	umull	r2, r3, r2, r3
 800ac54:	095b      	lsrs	r3, r3, #5
 800ac56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac5a:	441c      	add	r4, r3
 800ac5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ac60:	2200      	movs	r2, #0
 800ac62:	673b      	str	r3, [r7, #112]	; 0x70
 800ac64:	677a      	str	r2, [r7, #116]	; 0x74
 800ac66:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800ac6a:	4642      	mov	r2, r8
 800ac6c:	464b      	mov	r3, r9
 800ac6e:	1891      	adds	r1, r2, r2
 800ac70:	60b9      	str	r1, [r7, #8]
 800ac72:	415b      	adcs	r3, r3
 800ac74:	60fb      	str	r3, [r7, #12]
 800ac76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ac7a:	4641      	mov	r1, r8
 800ac7c:	1851      	adds	r1, r2, r1
 800ac7e:	6039      	str	r1, [r7, #0]
 800ac80:	4649      	mov	r1, r9
 800ac82:	414b      	adcs	r3, r1
 800ac84:	607b      	str	r3, [r7, #4]
 800ac86:	f04f 0200 	mov.w	r2, #0
 800ac8a:	f04f 0300 	mov.w	r3, #0
 800ac8e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ac92:	4659      	mov	r1, fp
 800ac94:	00cb      	lsls	r3, r1, #3
 800ac96:	4651      	mov	r1, sl
 800ac98:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ac9c:	4651      	mov	r1, sl
 800ac9e:	00ca      	lsls	r2, r1, #3
 800aca0:	4610      	mov	r0, r2
 800aca2:	4619      	mov	r1, r3
 800aca4:	4603      	mov	r3, r0
 800aca6:	4642      	mov	r2, r8
 800aca8:	189b      	adds	r3, r3, r2
 800acaa:	66bb      	str	r3, [r7, #104]	; 0x68
 800acac:	464b      	mov	r3, r9
 800acae:	460a      	mov	r2, r1
 800acb0:	eb42 0303 	adc.w	r3, r2, r3
 800acb4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800acb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	2200      	movs	r2, #0
 800acbe:	663b      	str	r3, [r7, #96]	; 0x60
 800acc0:	667a      	str	r2, [r7, #100]	; 0x64
 800acc2:	f04f 0200 	mov.w	r2, #0
 800acc6:	f04f 0300 	mov.w	r3, #0
 800acca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800acce:	4649      	mov	r1, r9
 800acd0:	008b      	lsls	r3, r1, #2
 800acd2:	4641      	mov	r1, r8
 800acd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800acd8:	4641      	mov	r1, r8
 800acda:	008a      	lsls	r2, r1, #2
 800acdc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800ace0:	f7f5 ffc2 	bl	8000c68 <__aeabi_uldivmod>
 800ace4:	4602      	mov	r2, r0
 800ace6:	460b      	mov	r3, r1
 800ace8:	4b0d      	ldr	r3, [pc, #52]	; (800ad20 <UART_SetConfig+0x4e4>)
 800acea:	fba3 1302 	umull	r1, r3, r3, r2
 800acee:	095b      	lsrs	r3, r3, #5
 800acf0:	2164      	movs	r1, #100	; 0x64
 800acf2:	fb01 f303 	mul.w	r3, r1, r3
 800acf6:	1ad3      	subs	r3, r2, r3
 800acf8:	011b      	lsls	r3, r3, #4
 800acfa:	3332      	adds	r3, #50	; 0x32
 800acfc:	4a08      	ldr	r2, [pc, #32]	; (800ad20 <UART_SetConfig+0x4e4>)
 800acfe:	fba2 2303 	umull	r2, r3, r2, r3
 800ad02:	095b      	lsrs	r3, r3, #5
 800ad04:	f003 020f 	and.w	r2, r3, #15
 800ad08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	4422      	add	r2, r4
 800ad10:	609a      	str	r2, [r3, #8]
}
 800ad12:	bf00      	nop
 800ad14:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ad1e:	bf00      	nop
 800ad20:	51eb851f 	.word	0x51eb851f

0800ad24 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b085      	sub	sp, #20
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
 800ad2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 800ad32:	2300      	movs	r3, #0
 800ad34:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	2b01      	cmp	r3, #1
 800ad3c:	d029      	beq.n	800ad92 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800ad4a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ad4e:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800ad58:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 800ad5e:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 800ad64:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800ad6a:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 800ad70:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 800ad76:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 800ad7c:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 800ad82:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800ad84:	68fa      	ldr	r2, [r7, #12]
 800ad86:	4313      	orrs	r3, r2
 800ad88:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	68fa      	ldr	r2, [r7, #12]
 800ad8e:	601a      	str	r2, [r3, #0]
 800ad90:	e034      	b.n	800adfc <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ad9e:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800ada8:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800adae:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800adb0:	68fa      	ldr	r2, [r7, #12]
 800adb2:	4313      	orrs	r3, r2
 800adb4:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	685b      	ldr	r3, [r3, #4]
 800adba:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800adbc:	68bb      	ldr	r3, [r7, #8]
 800adbe:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800adc2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800adc6:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800add0:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 800add6:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 800addc:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 800ade2:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 800ade8:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800adea:	68ba      	ldr	r2, [r7, #8]
 800adec:	4313      	orrs	r3, r2
 800adee:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	68fa      	ldr	r2, [r7, #12]
 800adf4:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	68ba      	ldr	r2, [r7, #8]
 800adfa:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 800adfc:	2300      	movs	r3, #0
}
 800adfe:	4618      	mov	r0, r3
 800ae00:	3714      	adds	r7, #20
 800ae02:	46bd      	mov	sp, r7
 800ae04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae08:	4770      	bx	lr

0800ae0a <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ae0a:	b480      	push	{r7}
 800ae0c:	b087      	sub	sp, #28
 800ae0e:	af00      	add	r7, sp, #0
 800ae10:	60f8      	str	r0, [r7, #12]
 800ae12:	60b9      	str	r1, [r7, #8]
 800ae14:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 800ae16:	2300      	movs	r3, #0
 800ae18:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d02e      	beq.n	800ae82 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800ae30:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	3b01      	subs	r3, #1
 800ae3e:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800ae40:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	689b      	ldr	r3, [r3, #8]
 800ae46:	3b01      	subs	r3, #1
 800ae48:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800ae4a:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800ae4c:	68bb      	ldr	r3, [r7, #8]
 800ae4e:	68db      	ldr	r3, [r3, #12]
 800ae50:	3b01      	subs	r3, #1
 800ae52:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800ae54:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	691b      	ldr	r3, [r3, #16]
 800ae5a:	3b01      	subs	r3, #1
 800ae5c:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800ae5e:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	695b      	ldr	r3, [r3, #20]
 800ae64:	3b01      	subs	r3, #1
 800ae66:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800ae68:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800ae6a:	68bb      	ldr	r3, [r7, #8]
 800ae6c:	699b      	ldr	r3, [r3, #24]
 800ae6e:	3b01      	subs	r3, #1
 800ae70:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800ae72:	4313      	orrs	r3, r2
 800ae74:	697a      	ldr	r2, [r7, #20]
 800ae76:	4313      	orrs	r3, r2
 800ae78:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	697a      	ldr	r2, [r7, #20]
 800ae7e:	609a      	str	r2, [r3, #8]
 800ae80:	e03b      	b.n	800aefa <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ae8e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ae92:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	68db      	ldr	r3, [r3, #12]
 800ae98:	3b01      	subs	r3, #1
 800ae9a:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	695b      	ldr	r3, [r3, #20]
 800aea0:	3b01      	subs	r3, #1
 800aea2:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800aea4:	4313      	orrs	r3, r2
 800aea6:	697a      	ldr	r2, [r7, #20]
 800aea8:	4313      	orrs	r3, r2
 800aeaa:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	68db      	ldr	r3, [r3, #12]
 800aeb0:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800aeb8:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800aeba:	68bb      	ldr	r3, [r7, #8]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	685b      	ldr	r3, [r3, #4]
 800aec4:	3b01      	subs	r3, #1
 800aec6:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800aec8:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	3b01      	subs	r3, #1
 800aed0:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800aed2:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	691b      	ldr	r3, [r3, #16]
 800aed8:	3b01      	subs	r3, #1
 800aeda:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800aedc:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	699b      	ldr	r3, [r3, #24]
 800aee2:	3b01      	subs	r3, #1
 800aee4:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800aee6:	4313      	orrs	r3, r2
 800aee8:	693a      	ldr	r2, [r7, #16]
 800aeea:	4313      	orrs	r3, r2
 800aeec:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	697a      	ldr	r2, [r7, #20]
 800aef2:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	693a      	ldr	r2, [r7, #16]
 800aef8:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 800aefa:	2300      	movs	r3, #0
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	371c      	adds	r7, #28
 800af00:	46bd      	mov	sp, r7
 800af02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af06:	4770      	bx	lr

0800af08 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800af08:	b580      	push	{r7, lr}
 800af0a:	b086      	sub	sp, #24
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	60f8      	str	r0, [r7, #12]
 800af10:	60b9      	str	r1, [r7, #8]
 800af12:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 800af14:	2300      	movs	r3, #0
 800af16:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 800af18:	2300      	movs	r3, #0
 800af1a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800af24:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	689b      	ldr	r3, [r3, #8]
 800af2a:	3b01      	subs	r3, #1
 800af2c:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800af2e:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	68db      	ldr	r3, [r3, #12]
 800af34:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800af36:	4313      	orrs	r3, r2
 800af38:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800af3a:	693a      	ldr	r2, [r7, #16]
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800af40:	f7f8 fb74 	bl	800362c <HAL_GetTick>
 800af44:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800af46:	e010      	b.n	800af6a <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af4e:	d00c      	beq.n	800af6a <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d007      	beq.n	800af66 <FMC_SDRAM_SendCommand+0x5e>
 800af56:	f7f8 fb69 	bl	800362c <HAL_GetTick>
 800af5a:	4602      	mov	r2, r0
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	1ad3      	subs	r3, r2, r3
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	429a      	cmp	r2, r3
 800af64:	d201      	bcs.n	800af6a <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 800af66:	2303      	movs	r3, #3
 800af68:	e006      	b.n	800af78 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	699b      	ldr	r3, [r3, #24]
 800af6e:	f003 0320 	and.w	r3, r3, #32
 800af72:	2b20      	cmp	r3, #32
 800af74:	d0e8      	beq.n	800af48 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 800af76:	2300      	movs	r3, #0
}
 800af78:	4618      	mov	r0, r3
 800af7a:	3718      	adds	r7, #24
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}

0800af80 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800af80:	b480      	push	{r7}
 800af82:	b083      	sub	sp, #12
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
 800af88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	695a      	ldr	r2, [r3, #20]
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	005b      	lsls	r3, r3, #1
 800af92:	431a      	orrs	r2, r3
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800af98:	2300      	movs	r3, #0
}
 800af9a:	4618      	mov	r0, r3
 800af9c:	370c      	adds	r7, #12
 800af9e:	46bd      	mov	sp, r7
 800afa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa4:	4770      	bx	lr

0800afa6 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800afa6:	b084      	sub	sp, #16
 800afa8:	b480      	push	{r7}
 800afaa:	b085      	sub	sp, #20
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
 800afb0:	f107 001c 	add.w	r0, r7, #28
 800afb4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800afb8:	2300      	movs	r3, #0
 800afba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800afbc:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800afbe:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800afc0:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800afc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800afc4:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800afc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800afc8:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800afca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800afcc:	431a      	orrs	r2, r3
             Init.ClockDiv
 800afce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800afd0:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	4313      	orrs	r3, r2
 800afd6:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800afe0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800afe4:	68fa      	ldr	r2, [r7, #12]
 800afe6:	431a      	orrs	r2, r3
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800afec:	2300      	movs	r3, #0
}
 800afee:	4618      	mov	r0, r3
 800aff0:	3714      	adds	r7, #20
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	b004      	add	sp, #16
 800affa:	4770      	bx	lr

0800affc <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800affc:	b480      	push	{r7}
 800affe:	b083      	sub	sp, #12
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	370c      	adds	r7, #12
 800b00e:	46bd      	mov	sp, r7
 800b010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b014:	4770      	bx	lr

0800b016 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800b016:	b480      	push	{r7}
 800b018:	b083      	sub	sp, #12
 800b01a:	af00      	add	r7, sp, #0
 800b01c:	6078      	str	r0, [r7, #4]
 800b01e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	681a      	ldr	r2, [r3, #0]
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b02a:	2300      	movs	r3, #0
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	370c      	adds	r7, #12
 800b030:	46bd      	mov	sp, r7
 800b032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b036:	4770      	bx	lr

0800b038 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800b038:	b580      	push	{r7, lr}
 800b03a:	b082      	sub	sp, #8
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	2203      	movs	r2, #3
 800b044:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800b046:	2002      	movs	r0, #2
 800b048:	f7f8 fafc 	bl	8003644 <HAL_Delay>
  
  return HAL_OK;
 800b04c:	2300      	movs	r3, #0
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3708      	adds	r7, #8
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}

0800b056 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800b056:	b480      	push	{r7}
 800b058:	b083      	sub	sp, #12
 800b05a:	af00      	add	r7, sp, #0
 800b05c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f003 0303 	and.w	r3, r3, #3
}
 800b066:	4618      	mov	r0, r3
 800b068:	370c      	adds	r7, #12
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr

0800b072 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b072:	b480      	push	{r7}
 800b074:	b085      	sub	sp, #20
 800b076:	af00      	add	r7, sp, #0
 800b078:	6078      	str	r0, [r7, #4]
 800b07a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b07c:	2300      	movs	r3, #0
 800b07e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	681a      	ldr	r2, [r3, #0]
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b090:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b096:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b09c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b09e:	68fa      	ldr	r2, [r7, #12]
 800b0a0:	4313      	orrs	r3, r2
 800b0a2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	68db      	ldr	r3, [r3, #12]
 800b0a8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b0ac:	f023 030f 	bic.w	r3, r3, #15
 800b0b0:	68fa      	ldr	r2, [r7, #12]
 800b0b2:	431a      	orrs	r2, r3
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b0b8:	2300      	movs	r3, #0
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3714      	adds	r7, #20
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr

0800b0c6 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b0c6:	b480      	push	{r7}
 800b0c8:	b083      	sub	sp, #12
 800b0ca:	af00      	add	r7, sp, #0
 800b0cc:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	691b      	ldr	r3, [r3, #16]
 800b0d2:	b2db      	uxtb	r3, r3
}
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	370c      	adds	r7, #12
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0de:	4770      	bx	lr

0800b0e0 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b0e0:	b480      	push	{r7}
 800b0e2:	b085      	sub	sp, #20
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
 800b0e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	3314      	adds	r3, #20
 800b0ee:	461a      	mov	r2, r3
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	4413      	add	r3, r2
 800b0f4:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681b      	ldr	r3, [r3, #0]
}  
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3714      	adds	r7, #20
 800b0fe:	46bd      	mov	sp, r7
 800b100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b104:	4770      	bx	lr

0800b106 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b106:	b480      	push	{r7}
 800b108:	b085      	sub	sp, #20
 800b10a:	af00      	add	r7, sp, #0
 800b10c:	6078      	str	r0, [r7, #4]
 800b10e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b110:	2300      	movs	r3, #0
 800b112:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	681a      	ldr	r2, [r3, #0]
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	685a      	ldr	r2, [r3, #4]
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b12c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b132:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b138:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b13a:	68fa      	ldr	r2, [r7, #12]
 800b13c:	4313      	orrs	r3, r2
 800b13e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b144:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	431a      	orrs	r2, r3
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b150:	2300      	movs	r3, #0

}
 800b152:	4618      	mov	r0, r3
 800b154:	3714      	adds	r7, #20
 800b156:	46bd      	mov	sp, r7
 800b158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15c:	4770      	bx	lr

0800b15e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b15e:	b580      	push	{r7, lr}
 800b160:	b088      	sub	sp, #32
 800b162:	af00      	add	r7, sp, #0
 800b164:	6078      	str	r0, [r7, #4]
 800b166:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b16c:	2310      	movs	r3, #16
 800b16e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b170:	2340      	movs	r3, #64	; 0x40
 800b172:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b174:	2300      	movs	r3, #0
 800b176:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b178:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b17c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b17e:	f107 0308 	add.w	r3, r7, #8
 800b182:	4619      	mov	r1, r3
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f7ff ff74 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b18a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b18e:	2110      	movs	r1, #16
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f000 fa45 	bl	800b620 <SDMMC_GetCmdResp1>
 800b196:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b198:	69fb      	ldr	r3, [r7, #28]
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	3720      	adds	r7, #32
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}

0800b1a2 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b1a2:	b580      	push	{r7, lr}
 800b1a4:	b088      	sub	sp, #32
 800b1a6:	af00      	add	r7, sp, #0
 800b1a8:	6078      	str	r0, [r7, #4]
 800b1aa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b1b0:	2311      	movs	r3, #17
 800b1b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1b4:	2340      	movs	r3, #64	; 0x40
 800b1b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1c0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1c2:	f107 0308 	add.w	r3, r7, #8
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f7ff ff52 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b1ce:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1d2:	2111      	movs	r1, #17
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f000 fa23 	bl	800b620 <SDMMC_GetCmdResp1>
 800b1da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1dc:	69fb      	ldr	r3, [r7, #28]
}
 800b1de:	4618      	mov	r0, r3
 800b1e0:	3720      	adds	r7, #32
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}

0800b1e6 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b1e6:	b580      	push	{r7, lr}
 800b1e8:	b088      	sub	sp, #32
 800b1ea:	af00      	add	r7, sp, #0
 800b1ec:	6078      	str	r0, [r7, #4]
 800b1ee:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b1f4:	2312      	movs	r3, #18
 800b1f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1f8:	2340      	movs	r3, #64	; 0x40
 800b1fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b200:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b204:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b206:	f107 0308 	add.w	r3, r7, #8
 800b20a:	4619      	mov	r1, r3
 800b20c:	6878      	ldr	r0, [r7, #4]
 800b20e:	f7ff ff30 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b212:	f241 3288 	movw	r2, #5000	; 0x1388
 800b216:	2112      	movs	r1, #18
 800b218:	6878      	ldr	r0, [r7, #4]
 800b21a:	f000 fa01 	bl	800b620 <SDMMC_GetCmdResp1>
 800b21e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b220:	69fb      	ldr	r3, [r7, #28]
}
 800b222:	4618      	mov	r0, r3
 800b224:	3720      	adds	r7, #32
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}

0800b22a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b22a:	b580      	push	{r7, lr}
 800b22c:	b088      	sub	sp, #32
 800b22e:	af00      	add	r7, sp, #0
 800b230:	6078      	str	r0, [r7, #4]
 800b232:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b238:	2318      	movs	r3, #24
 800b23a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b23c:	2340      	movs	r3, #64	; 0x40
 800b23e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b240:	2300      	movs	r3, #0
 800b242:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b244:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b248:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b24a:	f107 0308 	add.w	r3, r7, #8
 800b24e:	4619      	mov	r1, r3
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f7ff ff0e 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b256:	f241 3288 	movw	r2, #5000	; 0x1388
 800b25a:	2118      	movs	r1, #24
 800b25c:	6878      	ldr	r0, [r7, #4]
 800b25e:	f000 f9df 	bl	800b620 <SDMMC_GetCmdResp1>
 800b262:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b264:	69fb      	ldr	r3, [r7, #28]
}
 800b266:	4618      	mov	r0, r3
 800b268:	3720      	adds	r7, #32
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}

0800b26e <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b26e:	b580      	push	{r7, lr}
 800b270:	b088      	sub	sp, #32
 800b272:	af00      	add	r7, sp, #0
 800b274:	6078      	str	r0, [r7, #4]
 800b276:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b27c:	2319      	movs	r3, #25
 800b27e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b280:	2340      	movs	r3, #64	; 0x40
 800b282:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b284:	2300      	movs	r3, #0
 800b286:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b288:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b28c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b28e:	f107 0308 	add.w	r3, r7, #8
 800b292:	4619      	mov	r1, r3
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f7ff feec 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b29a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b29e:	2119      	movs	r1, #25
 800b2a0:	6878      	ldr	r0, [r7, #4]
 800b2a2:	f000 f9bd 	bl	800b620 <SDMMC_GetCmdResp1>
 800b2a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2a8:	69fb      	ldr	r3, [r7, #28]
}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	3720      	adds	r7, #32
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}
	...

0800b2b4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b088      	sub	sp, #32
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b2bc:	2300      	movs	r3, #0
 800b2be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b2c0:	230c      	movs	r3, #12
 800b2c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2c4:	2340      	movs	r3, #64	; 0x40
 800b2c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2d0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2d2:	f107 0308 	add.w	r3, r7, #8
 800b2d6:	4619      	mov	r1, r3
 800b2d8:	6878      	ldr	r0, [r7, #4]
 800b2da:	f7ff feca 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b2de:	4a05      	ldr	r2, [pc, #20]	; (800b2f4 <SDMMC_CmdStopTransfer+0x40>)
 800b2e0:	210c      	movs	r1, #12
 800b2e2:	6878      	ldr	r0, [r7, #4]
 800b2e4:	f000 f99c 	bl	800b620 <SDMMC_GetCmdResp1>
 800b2e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2ea:	69fb      	ldr	r3, [r7, #28]
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	3720      	adds	r7, #32
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}
 800b2f4:	05f5e100 	.word	0x05f5e100

0800b2f8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b08a      	sub	sp, #40	; 0x28
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	60f8      	str	r0, [r7, #12]
 800b300:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b308:	2307      	movs	r3, #7
 800b30a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b30c:	2340      	movs	r3, #64	; 0x40
 800b30e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b310:	2300      	movs	r3, #0
 800b312:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b314:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b318:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b31a:	f107 0310 	add.w	r3, r7, #16
 800b31e:	4619      	mov	r1, r3
 800b320:	68f8      	ldr	r0, [r7, #12]
 800b322:	f7ff fea6 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b326:	f241 3288 	movw	r2, #5000	; 0x1388
 800b32a:	2107      	movs	r1, #7
 800b32c:	68f8      	ldr	r0, [r7, #12]
 800b32e:	f000 f977 	bl	800b620 <SDMMC_GetCmdResp1>
 800b332:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b336:	4618      	mov	r0, r3
 800b338:	3728      	adds	r7, #40	; 0x28
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}

0800b33e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b33e:	b580      	push	{r7, lr}
 800b340:	b088      	sub	sp, #32
 800b342:	af00      	add	r7, sp, #0
 800b344:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b346:	2300      	movs	r3, #0
 800b348:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b34a:	2300      	movs	r3, #0
 800b34c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b34e:	2300      	movs	r3, #0
 800b350:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b352:	2300      	movs	r3, #0
 800b354:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b356:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b35a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b35c:	f107 0308 	add.w	r3, r7, #8
 800b360:	4619      	mov	r1, r3
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f7ff fe85 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f000 f92d 	bl	800b5c8 <SDMMC_GetCmdError>
 800b36e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b370:	69fb      	ldr	r3, [r7, #28]
}
 800b372:	4618      	mov	r0, r3
 800b374:	3720      	adds	r7, #32
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}

0800b37a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b37a:	b580      	push	{r7, lr}
 800b37c:	b088      	sub	sp, #32
 800b37e:	af00      	add	r7, sp, #0
 800b380:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b382:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b386:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b388:	2308      	movs	r3, #8
 800b38a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b38c:	2340      	movs	r3, #64	; 0x40
 800b38e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b390:	2300      	movs	r3, #0
 800b392:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b394:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b398:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b39a:	f107 0308 	add.w	r3, r7, #8
 800b39e:	4619      	mov	r1, r3
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f7ff fe66 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	f000 fb24 	bl	800b9f4 <SDMMC_GetCmdResp7>
 800b3ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3ae:	69fb      	ldr	r3, [r7, #28]
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	3720      	adds	r7, #32
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}

0800b3b8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b088      	sub	sp, #32
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
 800b3c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b3c6:	2337      	movs	r3, #55	; 0x37
 800b3c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3ca:	2340      	movs	r3, #64	; 0x40
 800b3cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b3d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3d8:	f107 0308 	add.w	r3, r7, #8
 800b3dc:	4619      	mov	r1, r3
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f7ff fe47 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b3e4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3e8:	2137      	movs	r1, #55	; 0x37
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f000 f918 	bl	800b620 <SDMMC_GetCmdResp1>
 800b3f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3f2:	69fb      	ldr	r3, [r7, #28]
}
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	3720      	adds	r7, #32
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}

0800b3fc <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b088      	sub	sp, #32
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
 800b404:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b40c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b410:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b412:	2329      	movs	r3, #41	; 0x29
 800b414:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b416:	2340      	movs	r3, #64	; 0x40
 800b418:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b41a:	2300      	movs	r3, #0
 800b41c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b41e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b422:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b424:	f107 0308 	add.w	r3, r7, #8
 800b428:	4619      	mov	r1, r3
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f7ff fe21 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f000 fa2b 	bl	800b88c <SDMMC_GetCmdResp3>
 800b436:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b438:	69fb      	ldr	r3, [r7, #28]
}
 800b43a:	4618      	mov	r0, r3
 800b43c:	3720      	adds	r7, #32
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}

0800b442 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800b442:	b580      	push	{r7, lr}
 800b444:	b088      	sub	sp, #32
 800b446:	af00      	add	r7, sp, #0
 800b448:	6078      	str	r0, [r7, #4]
 800b44a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b450:	2306      	movs	r3, #6
 800b452:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b454:	2340      	movs	r3, #64	; 0x40
 800b456:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b458:	2300      	movs	r3, #0
 800b45a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b45c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b460:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b462:	f107 0308 	add.w	r3, r7, #8
 800b466:	4619      	mov	r1, r3
 800b468:	6878      	ldr	r0, [r7, #4]
 800b46a:	f7ff fe02 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800b46e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b472:	2106      	movs	r1, #6
 800b474:	6878      	ldr	r0, [r7, #4]
 800b476:	f000 f8d3 	bl	800b620 <SDMMC_GetCmdResp1>
 800b47a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b47c:	69fb      	ldr	r3, [r7, #28]
}
 800b47e:	4618      	mov	r0, r3
 800b480:	3720      	adds	r7, #32
 800b482:	46bd      	mov	sp, r7
 800b484:	bd80      	pop	{r7, pc}

0800b486 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800b486:	b580      	push	{r7, lr}
 800b488:	b088      	sub	sp, #32
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b48e:	2300      	movs	r3, #0
 800b490:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b492:	2333      	movs	r3, #51	; 0x33
 800b494:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b496:	2340      	movs	r3, #64	; 0x40
 800b498:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b49a:	2300      	movs	r3, #0
 800b49c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b49e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4a4:	f107 0308 	add.w	r3, r7, #8
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f7ff fde1 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800b4b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4b4:	2133      	movs	r1, #51	; 0x33
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f000 f8b2 	bl	800b620 <SDMMC_GetCmdResp1>
 800b4bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4be:	69fb      	ldr	r3, [r7, #28]
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3720      	adds	r7, #32
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}

0800b4c8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b088      	sub	sp, #32
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b4d4:	2302      	movs	r3, #2
 800b4d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b4d8:	23c0      	movs	r3, #192	; 0xc0
 800b4da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b4dc:	2300      	movs	r3, #0
 800b4de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b4e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b4e6:	f107 0308 	add.w	r3, r7, #8
 800b4ea:	4619      	mov	r1, r3
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	f7ff fdc0 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f000 f982 	bl	800b7fc <SDMMC_GetCmdResp2>
 800b4f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b4fa:	69fb      	ldr	r3, [r7, #28]
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3720      	adds	r7, #32
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b088      	sub	sp, #32
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b512:	2309      	movs	r3, #9
 800b514:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b516:	23c0      	movs	r3, #192	; 0xc0
 800b518:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b51a:	2300      	movs	r3, #0
 800b51c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b51e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b522:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b524:	f107 0308 	add.w	r3, r7, #8
 800b528:	4619      	mov	r1, r3
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f7ff fda1 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b530:	6878      	ldr	r0, [r7, #4]
 800b532:	f000 f963 	bl	800b7fc <SDMMC_GetCmdResp2>
 800b536:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b538:	69fb      	ldr	r3, [r7, #28]
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3720      	adds	r7, #32
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}

0800b542 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b542:	b580      	push	{r7, lr}
 800b544:	b088      	sub	sp, #32
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
 800b54a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b54c:	2300      	movs	r3, #0
 800b54e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b550:	2303      	movs	r3, #3
 800b552:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b554:	2340      	movs	r3, #64	; 0x40
 800b556:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b558:	2300      	movs	r3, #0
 800b55a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b55c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b560:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b562:	f107 0308 	add.w	r3, r7, #8
 800b566:	4619      	mov	r1, r3
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f7ff fd82 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b56e:	683a      	ldr	r2, [r7, #0]
 800b570:	2103      	movs	r1, #3
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f000 f9c8 	bl	800b908 <SDMMC_GetCmdResp6>
 800b578:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b57a:	69fb      	ldr	r3, [r7, #28]
}
 800b57c:	4618      	mov	r0, r3
 800b57e:	3720      	adds	r7, #32
 800b580:	46bd      	mov	sp, r7
 800b582:	bd80      	pop	{r7, pc}

0800b584 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b088      	sub	sp, #32
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
 800b58c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b592:	230d      	movs	r3, #13
 800b594:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b596:	2340      	movs	r3, #64	; 0x40
 800b598:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b59a:	2300      	movs	r3, #0
 800b59c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b59e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b5a4:	f107 0308 	add.w	r3, r7, #8
 800b5a8:	4619      	mov	r1, r3
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f7ff fd61 	bl	800b072 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b5b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5b4:	210d      	movs	r1, #13
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f000 f832 	bl	800b620 <SDMMC_GetCmdResp1>
 800b5bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b5be:	69fb      	ldr	r3, [r7, #28]
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	3720      	adds	r7, #32
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}

0800b5c8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b085      	sub	sp, #20
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b5d0:	4b11      	ldr	r3, [pc, #68]	; (800b618 <SDMMC_GetCmdError+0x50>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	4a11      	ldr	r2, [pc, #68]	; (800b61c <SDMMC_GetCmdError+0x54>)
 800b5d6:	fba2 2303 	umull	r2, r3, r2, r3
 800b5da:	0a5b      	lsrs	r3, r3, #9
 800b5dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5e0:	fb02 f303 	mul.w	r3, r2, r3
 800b5e4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	1e5a      	subs	r2, r3, #1
 800b5ea:	60fa      	str	r2, [r7, #12]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d102      	bne.n	800b5f6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b5f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b5f4:	e009      	b.n	800b60a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d0f1      	beq.n	800b5e6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	22c5      	movs	r2, #197	; 0xc5
 800b606:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b608:	2300      	movs	r3, #0
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	3714      	adds	r7, #20
 800b60e:	46bd      	mov	sp, r7
 800b610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b614:	4770      	bx	lr
 800b616:	bf00      	nop
 800b618:	20009588 	.word	0x20009588
 800b61c:	10624dd3 	.word	0x10624dd3

0800b620 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b088      	sub	sp, #32
 800b624:	af00      	add	r7, sp, #0
 800b626:	60f8      	str	r0, [r7, #12]
 800b628:	460b      	mov	r3, r1
 800b62a:	607a      	str	r2, [r7, #4]
 800b62c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b62e:	4b70      	ldr	r3, [pc, #448]	; (800b7f0 <SDMMC_GetCmdResp1+0x1d0>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4a70      	ldr	r2, [pc, #448]	; (800b7f4 <SDMMC_GetCmdResp1+0x1d4>)
 800b634:	fba2 2303 	umull	r2, r3, r2, r3
 800b638:	0a5a      	lsrs	r2, r3, #9
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	fb02 f303 	mul.w	r3, r2, r3
 800b640:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b642:	69fb      	ldr	r3, [r7, #28]
 800b644:	1e5a      	subs	r2, r3, #1
 800b646:	61fa      	str	r2, [r7, #28]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d102      	bne.n	800b652 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b64c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b650:	e0c9      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b656:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b658:	69bb      	ldr	r3, [r7, #24]
 800b65a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d0ef      	beq.n	800b642 <SDMMC_GetCmdResp1+0x22>
 800b662:	69bb      	ldr	r3, [r7, #24]
 800b664:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d1ea      	bne.n	800b642 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b670:	f003 0304 	and.w	r3, r3, #4
 800b674:	2b00      	cmp	r3, #0
 800b676:	d004      	beq.n	800b682 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	2204      	movs	r2, #4
 800b67c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b67e:	2304      	movs	r3, #4
 800b680:	e0b1      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b686:	f003 0301 	and.w	r3, r3, #1
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d004      	beq.n	800b698 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2201      	movs	r2, #1
 800b692:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b694:	2301      	movs	r3, #1
 800b696:	e0a6      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	22c5      	movs	r2, #197	; 0xc5
 800b69c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b69e:	68f8      	ldr	r0, [r7, #12]
 800b6a0:	f7ff fd11 	bl	800b0c6 <SDIO_GetCommandResponse>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	7afb      	ldrb	r3, [r7, #11]
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d001      	beq.n	800b6b2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	e099      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b6b2:	2100      	movs	r1, #0
 800b6b4:	68f8      	ldr	r0, [r7, #12]
 800b6b6:	f7ff fd13 	bl	800b0e0 <SDIO_GetResponse>
 800b6ba:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b6bc:	697a      	ldr	r2, [r7, #20]
 800b6be:	4b4e      	ldr	r3, [pc, #312]	; (800b7f8 <SDMMC_GetCmdResp1+0x1d8>)
 800b6c0:	4013      	ands	r3, r2
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d101      	bne.n	800b6ca <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	e08d      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b6ca:	697b      	ldr	r3, [r7, #20]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	da02      	bge.n	800b6d6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b6d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b6d4:	e087      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b6d6:	697b      	ldr	r3, [r7, #20]
 800b6d8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d001      	beq.n	800b6e4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b6e0:	2340      	movs	r3, #64	; 0x40
 800b6e2:	e080      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d001      	beq.n	800b6f2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b6ee:	2380      	movs	r3, #128	; 0x80
 800b6f0:	e079      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b6f2:	697b      	ldr	r3, [r7, #20]
 800b6f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d002      	beq.n	800b702 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b6fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b700:	e071      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d002      	beq.n	800b712 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b70c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b710:	e069      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d002      	beq.n	800b722 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b71c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b720:	e061      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d002      	beq.n	800b732 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b72c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b730:	e059      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b732:	697b      	ldr	r3, [r7, #20]
 800b734:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d002      	beq.n	800b742 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b73c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b740:	e051      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d002      	beq.n	800b752 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b74c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b750:	e049      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d002      	beq.n	800b762 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b75c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b760:	e041      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d002      	beq.n	800b772 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b76c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b770:	e039      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d002      	beq.n	800b782 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b77c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b780:	e031      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b782:	697b      	ldr	r3, [r7, #20]
 800b784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d002      	beq.n	800b792 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b78c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b790:	e029      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d002      	beq.n	800b7a2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b79c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b7a0:	e021      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b7a2:	697b      	ldr	r3, [r7, #20]
 800b7a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d002      	beq.n	800b7b2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b7ac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b7b0:	e019      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b7b2:	697b      	ldr	r3, [r7, #20]
 800b7b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d002      	beq.n	800b7c2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b7bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b7c0:	e011      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b7c2:	697b      	ldr	r3, [r7, #20]
 800b7c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d002      	beq.n	800b7d2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b7cc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b7d0:	e009      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	f003 0308 	and.w	r3, r3, #8
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d002      	beq.n	800b7e2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b7dc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b7e0:	e001      	b.n	800b7e6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b7e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3720      	adds	r7, #32
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bd80      	pop	{r7, pc}
 800b7ee:	bf00      	nop
 800b7f0:	20009588 	.word	0x20009588
 800b7f4:	10624dd3 	.word	0x10624dd3
 800b7f8:	fdffe008 	.word	0xfdffe008

0800b7fc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	b085      	sub	sp, #20
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b804:	4b1f      	ldr	r3, [pc, #124]	; (800b884 <SDMMC_GetCmdResp2+0x88>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	4a1f      	ldr	r2, [pc, #124]	; (800b888 <SDMMC_GetCmdResp2+0x8c>)
 800b80a:	fba2 2303 	umull	r2, r3, r2, r3
 800b80e:	0a5b      	lsrs	r3, r3, #9
 800b810:	f241 3288 	movw	r2, #5000	; 0x1388
 800b814:	fb02 f303 	mul.w	r3, r2, r3
 800b818:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	1e5a      	subs	r2, r3, #1
 800b81e:	60fa      	str	r2, [r7, #12]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d102      	bne.n	800b82a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b824:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b828:	e026      	b.n	800b878 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b82e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b836:	2b00      	cmp	r3, #0
 800b838:	d0ef      	beq.n	800b81a <SDMMC_GetCmdResp2+0x1e>
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b840:	2b00      	cmp	r3, #0
 800b842:	d1ea      	bne.n	800b81a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b848:	f003 0304 	and.w	r3, r3, #4
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d004      	beq.n	800b85a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2204      	movs	r2, #4
 800b854:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b856:	2304      	movs	r3, #4
 800b858:	e00e      	b.n	800b878 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b85e:	f003 0301 	and.w	r3, r3, #1
 800b862:	2b00      	cmp	r3, #0
 800b864:	d004      	beq.n	800b870 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2201      	movs	r2, #1
 800b86a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b86c:	2301      	movs	r3, #1
 800b86e:	e003      	b.n	800b878 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	22c5      	movs	r2, #197	; 0xc5
 800b874:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b876:	2300      	movs	r3, #0
}
 800b878:	4618      	mov	r0, r3
 800b87a:	3714      	adds	r7, #20
 800b87c:	46bd      	mov	sp, r7
 800b87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b882:	4770      	bx	lr
 800b884:	20009588 	.word	0x20009588
 800b888:	10624dd3 	.word	0x10624dd3

0800b88c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b085      	sub	sp, #20
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b894:	4b1a      	ldr	r3, [pc, #104]	; (800b900 <SDMMC_GetCmdResp3+0x74>)
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	4a1a      	ldr	r2, [pc, #104]	; (800b904 <SDMMC_GetCmdResp3+0x78>)
 800b89a:	fba2 2303 	umull	r2, r3, r2, r3
 800b89e:	0a5b      	lsrs	r3, r3, #9
 800b8a0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8a4:	fb02 f303 	mul.w	r3, r2, r3
 800b8a8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	1e5a      	subs	r2, r3, #1
 800b8ae:	60fa      	str	r2, [r7, #12]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d102      	bne.n	800b8ba <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b8b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b8b8:	e01b      	b.n	800b8f2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8be:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d0ef      	beq.n	800b8aa <SDMMC_GetCmdResp3+0x1e>
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d1ea      	bne.n	800b8aa <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8d8:	f003 0304 	and.w	r3, r3, #4
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d004      	beq.n	800b8ea <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2204      	movs	r2, #4
 800b8e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b8e6:	2304      	movs	r3, #4
 800b8e8:	e003      	b.n	800b8f2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	22c5      	movs	r2, #197	; 0xc5
 800b8ee:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b8f0:	2300      	movs	r3, #0
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3714      	adds	r7, #20
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr
 800b8fe:	bf00      	nop
 800b900:	20009588 	.word	0x20009588
 800b904:	10624dd3 	.word	0x10624dd3

0800b908 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b088      	sub	sp, #32
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	60f8      	str	r0, [r7, #12]
 800b910:	460b      	mov	r3, r1
 800b912:	607a      	str	r2, [r7, #4]
 800b914:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b916:	4b35      	ldr	r3, [pc, #212]	; (800b9ec <SDMMC_GetCmdResp6+0xe4>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	4a35      	ldr	r2, [pc, #212]	; (800b9f0 <SDMMC_GetCmdResp6+0xe8>)
 800b91c:	fba2 2303 	umull	r2, r3, r2, r3
 800b920:	0a5b      	lsrs	r3, r3, #9
 800b922:	f241 3288 	movw	r2, #5000	; 0x1388
 800b926:	fb02 f303 	mul.w	r3, r2, r3
 800b92a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b92c:	69fb      	ldr	r3, [r7, #28]
 800b92e:	1e5a      	subs	r2, r3, #1
 800b930:	61fa      	str	r2, [r7, #28]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d102      	bne.n	800b93c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b936:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b93a:	e052      	b.n	800b9e2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b940:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b942:	69bb      	ldr	r3, [r7, #24]
 800b944:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d0ef      	beq.n	800b92c <SDMMC_GetCmdResp6+0x24>
 800b94c:	69bb      	ldr	r3, [r7, #24]
 800b94e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b952:	2b00      	cmp	r3, #0
 800b954:	d1ea      	bne.n	800b92c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b95a:	f003 0304 	and.w	r3, r3, #4
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d004      	beq.n	800b96c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	2204      	movs	r2, #4
 800b966:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b968:	2304      	movs	r3, #4
 800b96a:	e03a      	b.n	800b9e2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b970:	f003 0301 	and.w	r3, r3, #1
 800b974:	2b00      	cmp	r3, #0
 800b976:	d004      	beq.n	800b982 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	2201      	movs	r2, #1
 800b97c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b97e:	2301      	movs	r3, #1
 800b980:	e02f      	b.n	800b9e2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b982:	68f8      	ldr	r0, [r7, #12]
 800b984:	f7ff fb9f 	bl	800b0c6 <SDIO_GetCommandResponse>
 800b988:	4603      	mov	r3, r0
 800b98a:	461a      	mov	r2, r3
 800b98c:	7afb      	ldrb	r3, [r7, #11]
 800b98e:	4293      	cmp	r3, r2
 800b990:	d001      	beq.n	800b996 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b992:	2301      	movs	r3, #1
 800b994:	e025      	b.n	800b9e2 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	22c5      	movs	r2, #197	; 0xc5
 800b99a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b99c:	2100      	movs	r1, #0
 800b99e:	68f8      	ldr	r0, [r7, #12]
 800b9a0:	f7ff fb9e 	bl	800b0e0 <SDIO_GetResponse>
 800b9a4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b9a6:	697b      	ldr	r3, [r7, #20]
 800b9a8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d106      	bne.n	800b9be <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	0c1b      	lsrs	r3, r3, #16
 800b9b4:	b29a      	uxth	r2, r3
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	e011      	b.n	800b9e2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d002      	beq.n	800b9ce <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b9c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b9cc:	e009      	b.n	800b9e2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d002      	beq.n	800b9de <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b9d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b9dc:	e001      	b.n	800b9e2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b9de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	3720      	adds	r7, #32
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}
 800b9ea:	bf00      	nop
 800b9ec:	20009588 	.word	0x20009588
 800b9f0:	10624dd3 	.word	0x10624dd3

0800b9f4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b9f4:	b480      	push	{r7}
 800b9f6:	b085      	sub	sp, #20
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b9fc:	4b22      	ldr	r3, [pc, #136]	; (800ba88 <SDMMC_GetCmdResp7+0x94>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	4a22      	ldr	r2, [pc, #136]	; (800ba8c <SDMMC_GetCmdResp7+0x98>)
 800ba02:	fba2 2303 	umull	r2, r3, r2, r3
 800ba06:	0a5b      	lsrs	r3, r3, #9
 800ba08:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba0c:	fb02 f303 	mul.w	r3, r2, r3
 800ba10:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	1e5a      	subs	r2, r3, #1
 800ba16:	60fa      	str	r2, [r7, #12]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d102      	bne.n	800ba22 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ba1c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ba20:	e02c      	b.n	800ba7c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba26:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d0ef      	beq.n	800ba12 <SDMMC_GetCmdResp7+0x1e>
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d1ea      	bne.n	800ba12 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba40:	f003 0304 	and.w	r3, r3, #4
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d004      	beq.n	800ba52 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2204      	movs	r2, #4
 800ba4c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ba4e:	2304      	movs	r3, #4
 800ba50:	e014      	b.n	800ba7c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba56:	f003 0301 	and.w	r3, r3, #1
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d004      	beq.n	800ba68 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	2201      	movs	r2, #1
 800ba62:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ba64:	2301      	movs	r3, #1
 800ba66:	e009      	b.n	800ba7c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ba6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d002      	beq.n	800ba7a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2240      	movs	r2, #64	; 0x40
 800ba78:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ba7a:	2300      	movs	r3, #0
  
}
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	3714      	adds	r7, #20
 800ba80:	46bd      	mov	sp, r7
 800ba82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba86:	4770      	bx	lr
 800ba88:	20009588 	.word	0x20009588
 800ba8c:	10624dd3 	.word	0x10624dd3

0800ba90 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ba94:	4904      	ldr	r1, [pc, #16]	; (800baa8 <MX_FATFS_Init+0x18>)
 800ba96:	4805      	ldr	r0, [pc, #20]	; (800baac <MX_FATFS_Init+0x1c>)
 800ba98:	f004 fb4a 	bl	8010130 <FATFS_LinkDriver>
 800ba9c:	4603      	mov	r3, r0
 800ba9e:	461a      	mov	r2, r3
 800baa0:	4b03      	ldr	r3, [pc, #12]	; (800bab0 <MX_FATFS_Init+0x20>)
 800baa2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800baa4:	bf00      	nop
 800baa6:	bd80      	pop	{r7, pc}
 800baa8:	2000a384 	.word	0x2000a384
 800baac:	080480b8 	.word	0x080480b8
 800bab0:	2000a380 	.word	0x2000a380

0800bab4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800bab4:	b480      	push	{r7}
 800bab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800bab8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800baba:	4618      	mov	r0, r3
 800babc:	46bd      	mov	sp, r7
 800babe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac2:	4770      	bx	lr

0800bac4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b082      	sub	sp, #8
 800bac8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800baca:	2300      	movs	r3, #0
 800bacc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800bace:	f000 f896 	bl	800bbfe <BSP_SD_IsDetected>
 800bad2:	4603      	mov	r3, r0
 800bad4:	2b01      	cmp	r3, #1
 800bad6:	d001      	beq.n	800badc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800bad8:	2301      	movs	r3, #1
 800bada:	e012      	b.n	800bb02 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800badc:	480b      	ldr	r0, [pc, #44]	; (800bb0c <BSP_SD_Init+0x48>)
 800bade:	f7fc fe37 	bl	8008750 <HAL_SD_Init>
 800bae2:	4603      	mov	r3, r0
 800bae4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800bae6:	79fb      	ldrb	r3, [r7, #7]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d109      	bne.n	800bb00 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800baec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800baf0:	4806      	ldr	r0, [pc, #24]	; (800bb0c <BSP_SD_Init+0x48>)
 800baf2:	f7fd fc5b 	bl	80093ac <HAL_SD_ConfigWideBusOperation>
 800baf6:	4603      	mov	r3, r0
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d001      	beq.n	800bb00 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800bafc:	2301      	movs	r3, #1
 800bafe:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800bb00:	79fb      	ldrb	r3, [r7, #7]
}
 800bb02:	4618      	mov	r0, r3
 800bb04:	3708      	adds	r7, #8
 800bb06:	46bd      	mov	sp, r7
 800bb08:	bd80      	pop	{r7, pc}
 800bb0a:	bf00      	nop
 800bb0c:	2000a15c 	.word	0x2000a15c

0800bb10 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b086      	sub	sp, #24
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	60f8      	str	r0, [r7, #12]
 800bb18:	60b9      	str	r1, [r7, #8]
 800bb1a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	68ba      	ldr	r2, [r7, #8]
 800bb24:	68f9      	ldr	r1, [r7, #12]
 800bb26:	4806      	ldr	r0, [pc, #24]	; (800bb40 <BSP_SD_ReadBlocks_DMA+0x30>)
 800bb28:	f7fc fec0 	bl	80088ac <HAL_SD_ReadBlocks_DMA>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d001      	beq.n	800bb36 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800bb32:	2301      	movs	r3, #1
 800bb34:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800bb36:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb38:	4618      	mov	r0, r3
 800bb3a:	3718      	adds	r7, #24
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	bd80      	pop	{r7, pc}
 800bb40:	2000a15c 	.word	0x2000a15c

0800bb44 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b086      	sub	sp, #24
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	60f8      	str	r0, [r7, #12]
 800bb4c:	60b9      	str	r1, [r7, #8]
 800bb4e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800bb50:	2300      	movs	r3, #0
 800bb52:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	68ba      	ldr	r2, [r7, #8]
 800bb58:	68f9      	ldr	r1, [r7, #12]
 800bb5a:	4806      	ldr	r0, [pc, #24]	; (800bb74 <BSP_SD_WriteBlocks_DMA+0x30>)
 800bb5c:	f7fc ff88 	bl	8008a70 <HAL_SD_WriteBlocks_DMA>
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d001      	beq.n	800bb6a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800bb66:	2301      	movs	r3, #1
 800bb68:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800bb6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3718      	adds	r7, #24
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}
 800bb74:	2000a15c 	.word	0x2000a15c

0800bb78 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800bb7c:	4805      	ldr	r0, [pc, #20]	; (800bb94 <BSP_SD_GetCardState+0x1c>)
 800bb7e:	f7fd fcaf 	bl	80094e0 <HAL_SD_GetCardState>
 800bb82:	4603      	mov	r3, r0
 800bb84:	2b04      	cmp	r3, #4
 800bb86:	bf14      	ite	ne
 800bb88:	2301      	movne	r3, #1
 800bb8a:	2300      	moveq	r3, #0
 800bb8c:	b2db      	uxtb	r3, r3
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	bd80      	pop	{r7, pc}
 800bb92:	bf00      	nop
 800bb94:	2000a15c 	.word	0x2000a15c

0800bb98 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b082      	sub	sp, #8
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800bba0:	6879      	ldr	r1, [r7, #4]
 800bba2:	4803      	ldr	r0, [pc, #12]	; (800bbb0 <BSP_SD_GetCardInfo+0x18>)
 800bba4:	f7fd fbd6 	bl	8009354 <HAL_SD_GetCardInfo>
}
 800bba8:	bf00      	nop
 800bbaa:	3708      	adds	r7, #8
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bd80      	pop	{r7, pc}
 800bbb0:	2000a15c 	.word	0x2000a15c

0800bbb4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b082      	sub	sp, #8
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800bbbc:	f000 f818 	bl	800bbf0 <BSP_SD_AbortCallback>
}
 800bbc0:	bf00      	nop
 800bbc2:	3708      	adds	r7, #8
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}

0800bbc8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b082      	sub	sp, #8
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800bbd0:	f000 f998 	bl	800bf04 <BSP_SD_WriteCpltCallback>
}
 800bbd4:	bf00      	nop
 800bbd6:	3708      	adds	r7, #8
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	bd80      	pop	{r7, pc}

0800bbdc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b082      	sub	sp, #8
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800bbe4:	f000 f9a0 	bl	800bf28 <BSP_SD_ReadCpltCallback>
}
 800bbe8:	bf00      	nop
 800bbea:	3708      	adds	r7, #8
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	af00      	add	r7, sp, #0

}
 800bbf4:	bf00      	nop
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfc:	4770      	bx	lr

0800bbfe <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800bbfe:	b480      	push	{r7}
 800bc00:	b083      	sub	sp, #12
 800bc02:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800bc04:	2301      	movs	r3, #1
 800bc06:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800bc08:	79fb      	ldrb	r3, [r7, #7]
 800bc0a:	b2db      	uxtb	r3, r3
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	370c      	adds	r7, #12
 800bc10:	46bd      	mov	sp, r7
 800bc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc16:	4770      	bx	lr

0800bc18 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800bc20:	f004 fc76 	bl	8010510 <osKernelGetTickCount>
 800bc24:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800bc26:	e006      	b.n	800bc36 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bc28:	f7ff ffa6 	bl	800bb78 <BSP_SD_GetCardState>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d101      	bne.n	800bc36 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800bc32:	2300      	movs	r3, #0
 800bc34:	e009      	b.n	800bc4a <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800bc36:	f004 fc6b 	bl	8010510 <osKernelGetTickCount>
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	1ad3      	subs	r3, r2, r3
 800bc40:	687a      	ldr	r2, [r7, #4]
 800bc42:	429a      	cmp	r2, r3
 800bc44:	d8f0      	bhi.n	800bc28 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800bc46:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3710      	adds	r7, #16
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}
	...

0800bc54 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b082      	sub	sp, #8
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bc5e:	4b0b      	ldr	r3, [pc, #44]	; (800bc8c <SD_CheckStatus+0x38>)
 800bc60:	2201      	movs	r2, #1
 800bc62:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bc64:	f7ff ff88 	bl	800bb78 <BSP_SD_GetCardState>
 800bc68:	4603      	mov	r3, r0
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d107      	bne.n	800bc7e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800bc6e:	4b07      	ldr	r3, [pc, #28]	; (800bc8c <SD_CheckStatus+0x38>)
 800bc70:	781b      	ldrb	r3, [r3, #0]
 800bc72:	b2db      	uxtb	r3, r3
 800bc74:	f023 0301 	bic.w	r3, r3, #1
 800bc78:	b2da      	uxtb	r2, r3
 800bc7a:	4b04      	ldr	r3, [pc, #16]	; (800bc8c <SD_CheckStatus+0x38>)
 800bc7c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800bc7e:	4b03      	ldr	r3, [pc, #12]	; (800bc8c <SD_CheckStatus+0x38>)
 800bc80:	781b      	ldrb	r3, [r3, #0]
 800bc82:	b2db      	uxtb	r3, r3
}
 800bc84:	4618      	mov	r0, r3
 800bc86:	3708      	adds	r7, #8
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bd80      	pop	{r7, pc}
 800bc8c:	20009591 	.word	0x20009591

0800bc90 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b082      	sub	sp, #8
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	4603      	mov	r3, r0
 800bc98:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800bc9a:	4b1c      	ldr	r3, [pc, #112]	; (800bd0c <SD_initialize+0x7c>)
 800bc9c:	2201      	movs	r2, #1
 800bc9e:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800bca0:	f004 fbee 	bl	8010480 <osKernelGetState>
 800bca4:	4603      	mov	r3, r0
 800bca6:	2b02      	cmp	r3, #2
 800bca8:	d129      	bne.n	800bcfe <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800bcaa:	f7ff ff0b 	bl	800bac4 <BSP_SD_Init>
 800bcae:	4603      	mov	r3, r0
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d107      	bne.n	800bcc4 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800bcb4:	79fb      	ldrb	r3, [r7, #7]
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f7ff ffcc 	bl	800bc54 <SD_CheckStatus>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	461a      	mov	r2, r3
 800bcc0:	4b12      	ldr	r3, [pc, #72]	; (800bd0c <SD_initialize+0x7c>)
 800bcc2:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800bcc4:	4b11      	ldr	r3, [pc, #68]	; (800bd0c <SD_initialize+0x7c>)
 800bcc6:	781b      	ldrb	r3, [r3, #0]
 800bcc8:	b2db      	uxtb	r3, r3
 800bcca:	2b01      	cmp	r3, #1
 800bccc:	d017      	beq.n	800bcfe <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800bcce:	4b10      	ldr	r3, [pc, #64]	; (800bd10 <SD_initialize+0x80>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d107      	bne.n	800bce6 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	2102      	movs	r1, #2
 800bcda:	200a      	movs	r0, #10
 800bcdc:	f004 ff2c 	bl	8010b38 <osMessageQueueNew>
 800bce0:	4603      	mov	r3, r0
 800bce2:	4a0b      	ldr	r2, [pc, #44]	; (800bd10 <SD_initialize+0x80>)
 800bce4:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800bce6:	4b0a      	ldr	r3, [pc, #40]	; (800bd10 <SD_initialize+0x80>)
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d107      	bne.n	800bcfe <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800bcee:	4b07      	ldr	r3, [pc, #28]	; (800bd0c <SD_initialize+0x7c>)
 800bcf0:	781b      	ldrb	r3, [r3, #0]
 800bcf2:	b2db      	uxtb	r3, r3
 800bcf4:	f043 0301 	orr.w	r3, r3, #1
 800bcf8:	b2da      	uxtb	r2, r3
 800bcfa:	4b04      	ldr	r3, [pc, #16]	; (800bd0c <SD_initialize+0x7c>)
 800bcfc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800bcfe:	4b03      	ldr	r3, [pc, #12]	; (800bd0c <SD_initialize+0x7c>)
 800bd00:	781b      	ldrb	r3, [r3, #0]
 800bd02:	b2db      	uxtb	r3, r3
}
 800bd04:	4618      	mov	r0, r3
 800bd06:	3708      	adds	r7, #8
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}
 800bd0c:	20009591 	.word	0x20009591
 800bd10:	2000a5c0 	.word	0x2000a5c0

0800bd14 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b082      	sub	sp, #8
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800bd1e:	79fb      	ldrb	r3, [r7, #7]
 800bd20:	4618      	mov	r0, r3
 800bd22:	f7ff ff97 	bl	800bc54 <SD_CheckStatus>
 800bd26:	4603      	mov	r3, r0
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3708      	adds	r7, #8
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	bd80      	pop	{r7, pc}

0800bd30 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b088      	sub	sp, #32
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	60b9      	str	r1, [r7, #8]
 800bd38:	607a      	str	r2, [r7, #4]
 800bd3a:	603b      	str	r3, [r7, #0]
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800bd40:	2301      	movs	r3, #1
 800bd42:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bd44:	f247 5030 	movw	r0, #30000	; 0x7530
 800bd48:	f7ff ff66 	bl	800bc18 <SD_CheckStatusWithTimeout>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	da01      	bge.n	800bd56 <SD_read+0x26>
  {
    return res;
 800bd52:	7ffb      	ldrb	r3, [r7, #31]
 800bd54:	e02f      	b.n	800bdb6 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800bd56:	683a      	ldr	r2, [r7, #0]
 800bd58:	6879      	ldr	r1, [r7, #4]
 800bd5a:	68b8      	ldr	r0, [r7, #8]
 800bd5c:	f7ff fed8 	bl	800bb10 <BSP_SD_ReadBlocks_DMA>
 800bd60:	4603      	mov	r3, r0
 800bd62:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800bd64:	7fbb      	ldrb	r3, [r7, #30]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d124      	bne.n	800bdb4 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800bd6a:	4b15      	ldr	r3, [pc, #84]	; (800bdc0 <SD_read+0x90>)
 800bd6c:	6818      	ldr	r0, [r3, #0]
 800bd6e:	f107 0112 	add.w	r1, r7, #18
 800bd72:	f247 5330 	movw	r3, #30000	; 0x7530
 800bd76:	2200      	movs	r2, #0
 800bd78:	f004 ffb2 	bl	8010ce0 <osMessageQueueGet>
 800bd7c:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800bd7e:	69bb      	ldr	r3, [r7, #24]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d117      	bne.n	800bdb4 <SD_read+0x84>
 800bd84:	8a7b      	ldrh	r3, [r7, #18]
 800bd86:	2b01      	cmp	r3, #1
 800bd88:	d114      	bne.n	800bdb4 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800bd8a:	f004 fbc1 	bl	8010510 <osKernelGetTickCount>
 800bd8e:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800bd90:	e007      	b.n	800bda2 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bd92:	f7ff fef1 	bl	800bb78 <BSP_SD_GetCardState>
 800bd96:	4603      	mov	r3, r0
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d102      	bne.n	800bda2 <SD_read+0x72>
              {
                res = RES_OK;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800bda0:	e008      	b.n	800bdb4 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800bda2:	f004 fbb5 	bl	8010510 <osKernelGetTickCount>
 800bda6:	4602      	mov	r2, r0
 800bda8:	697b      	ldr	r3, [r7, #20]
 800bdaa:	1ad3      	subs	r3, r2, r3
 800bdac:	f247 522f 	movw	r2, #29999	; 0x752f
 800bdb0:	4293      	cmp	r3, r2
 800bdb2:	d9ee      	bls.n	800bd92 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800bdb4:	7ffb      	ldrb	r3, [r7, #31]
}
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	3720      	adds	r7, #32
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}
 800bdbe:	bf00      	nop
 800bdc0:	2000a5c0 	.word	0x2000a5c0

0800bdc4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b088      	sub	sp, #32
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	60b9      	str	r1, [r7, #8]
 800bdcc:	607a      	str	r2, [r7, #4]
 800bdce:	603b      	str	r3, [r7, #0]
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bdd8:	f247 5030 	movw	r0, #30000	; 0x7530
 800bddc:	f7ff ff1c 	bl	800bc18 <SD_CheckStatusWithTimeout>
 800bde0:	4603      	mov	r3, r0
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	da01      	bge.n	800bdea <SD_write+0x26>
  {
    return res;
 800bde6:	7ffb      	ldrb	r3, [r7, #31]
 800bde8:	e02d      	b.n	800be46 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800bdea:	683a      	ldr	r2, [r7, #0]
 800bdec:	6879      	ldr	r1, [r7, #4]
 800bdee:	68b8      	ldr	r0, [r7, #8]
 800bdf0:	f7ff fea8 	bl	800bb44 <BSP_SD_WriteBlocks_DMA>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d124      	bne.n	800be44 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800bdfa:	4b15      	ldr	r3, [pc, #84]	; (800be50 <SD_write+0x8c>)
 800bdfc:	6818      	ldr	r0, [r3, #0]
 800bdfe:	f107 0112 	add.w	r1, r7, #18
 800be02:	f247 5330 	movw	r3, #30000	; 0x7530
 800be06:	2200      	movs	r2, #0
 800be08:	f004 ff6a 	bl	8010ce0 <osMessageQueueGet>
 800be0c:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800be0e:	69bb      	ldr	r3, [r7, #24]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d117      	bne.n	800be44 <SD_write+0x80>
 800be14:	8a7b      	ldrh	r3, [r7, #18]
 800be16:	2b02      	cmp	r3, #2
 800be18:	d114      	bne.n	800be44 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800be1a:	f004 fb79 	bl	8010510 <osKernelGetTickCount>
 800be1e:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800be20:	e007      	b.n	800be32 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800be22:	f7ff fea9 	bl	800bb78 <BSP_SD_GetCardState>
 800be26:	4603      	mov	r3, r0
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d102      	bne.n	800be32 <SD_write+0x6e>
          {
            res = RES_OK;
 800be2c:	2300      	movs	r3, #0
 800be2e:	77fb      	strb	r3, [r7, #31]
            break;
 800be30:	e008      	b.n	800be44 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800be32:	f004 fb6d 	bl	8010510 <osKernelGetTickCount>
 800be36:	4602      	mov	r2, r0
 800be38:	697b      	ldr	r3, [r7, #20]
 800be3a:	1ad3      	subs	r3, r2, r3
 800be3c:	f247 522f 	movw	r2, #29999	; 0x752f
 800be40:	4293      	cmp	r3, r2
 800be42:	d9ee      	bls.n	800be22 <SD_write+0x5e>
    }

  }
#endif

  return res;
 800be44:	7ffb      	ldrb	r3, [r7, #31]
}
 800be46:	4618      	mov	r0, r3
 800be48:	3720      	adds	r7, #32
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}
 800be4e:	bf00      	nop
 800be50:	2000a5c0 	.word	0x2000a5c0

0800be54 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b08c      	sub	sp, #48	; 0x30
 800be58:	af00      	add	r7, sp, #0
 800be5a:	4603      	mov	r3, r0
 800be5c:	603a      	str	r2, [r7, #0]
 800be5e:	71fb      	strb	r3, [r7, #7]
 800be60:	460b      	mov	r3, r1
 800be62:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800be64:	2301      	movs	r3, #1
 800be66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800be6a:	4b25      	ldr	r3, [pc, #148]	; (800bf00 <SD_ioctl+0xac>)
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	b2db      	uxtb	r3, r3
 800be70:	f003 0301 	and.w	r3, r3, #1
 800be74:	2b00      	cmp	r3, #0
 800be76:	d001      	beq.n	800be7c <SD_ioctl+0x28>
 800be78:	2303      	movs	r3, #3
 800be7a:	e03c      	b.n	800bef6 <SD_ioctl+0xa2>

  switch (cmd)
 800be7c:	79bb      	ldrb	r3, [r7, #6]
 800be7e:	2b03      	cmp	r3, #3
 800be80:	d834      	bhi.n	800beec <SD_ioctl+0x98>
 800be82:	a201      	add	r2, pc, #4	; (adr r2, 800be88 <SD_ioctl+0x34>)
 800be84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be88:	0800be99 	.word	0x0800be99
 800be8c:	0800bea1 	.word	0x0800bea1
 800be90:	0800beb9 	.word	0x0800beb9
 800be94:	0800bed3 	.word	0x0800bed3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800be98:	2300      	movs	r3, #0
 800be9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800be9e:	e028      	b.n	800bef2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bea0:	f107 030c 	add.w	r3, r7, #12
 800bea4:	4618      	mov	r0, r3
 800bea6:	f7ff fe77 	bl	800bb98 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800beaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800beb0:	2300      	movs	r3, #0
 800beb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800beb6:	e01c      	b.n	800bef2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800beb8:	f107 030c 	add.w	r3, r7, #12
 800bebc:	4618      	mov	r0, r3
 800bebe:	f7ff fe6b 	bl	800bb98 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec4:	b29a      	uxth	r2, r3
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800beca:	2300      	movs	r3, #0
 800becc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bed0:	e00f      	b.n	800bef2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bed2:	f107 030c 	add.w	r3, r7, #12
 800bed6:	4618      	mov	r0, r3
 800bed8:	f7ff fe5e 	bl	800bb98 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bede:	0a5a      	lsrs	r2, r3, #9
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bee4:	2300      	movs	r3, #0
 800bee6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800beea:	e002      	b.n	800bef2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800beec:	2304      	movs	r3, #4
 800beee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800bef2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3730      	adds	r7, #48	; 0x30
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
 800befe:	bf00      	nop
 800bf00:	20009591 	.word	0x20009591

0800bf04 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800bf0a:	2302      	movs	r3, #2
 800bf0c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800bf0e:	4b05      	ldr	r3, [pc, #20]	; (800bf24 <BSP_SD_WriteCpltCallback+0x20>)
 800bf10:	6818      	ldr	r0, [r3, #0]
 800bf12:	1db9      	adds	r1, r7, #6
 800bf14:	2300      	movs	r3, #0
 800bf16:	2200      	movs	r2, #0
 800bf18:	f004 fe82 	bl	8010c20 <osMessageQueuePut>
#endif
}
 800bf1c:	bf00      	nop
 800bf1e:	3708      	adds	r7, #8
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}
 800bf24:	2000a5c0 	.word	0x2000a5c0

0800bf28 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800bf2e:	2301      	movs	r3, #1
 800bf30:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800bf32:	4b05      	ldr	r3, [pc, #20]	; (800bf48 <BSP_SD_ReadCpltCallback+0x20>)
 800bf34:	6818      	ldr	r0, [r3, #0]
 800bf36:	1db9      	adds	r1, r7, #6
 800bf38:	2300      	movs	r3, #0
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f004 fe70 	bl	8010c20 <osMessageQueuePut>
#endif
}
 800bf40:	bf00      	nop
 800bf42:	3708      	adds	r7, #8
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bd80      	pop	{r7, pc}
 800bf48:	2000a5c0 	.word	0x2000a5c0

0800bf4c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b084      	sub	sp, #16
 800bf50:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800bf52:	4ba0      	ldr	r3, [pc, #640]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bf54:	22c0      	movs	r2, #192	; 0xc0
 800bf56:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800bf58:	4b9e      	ldr	r3, [pc, #632]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bf5a:	22a8      	movs	r2, #168	; 0xa8
 800bf5c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 800bf5e:	4b9d      	ldr	r3, [pc, #628]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bf60:	2200      	movs	r2, #0
 800bf62:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 123;
 800bf64:	4b9b      	ldr	r3, [pc, #620]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bf66:	227b      	movs	r2, #123	; 0x7b
 800bf68:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800bf6a:	4b9b      	ldr	r3, [pc, #620]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800bf6c:	22ff      	movs	r2, #255	; 0xff
 800bf6e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800bf70:	4b99      	ldr	r3, [pc, #612]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800bf72:	22ff      	movs	r2, #255	; 0xff
 800bf74:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800bf76:	4b98      	ldr	r3, [pc, #608]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800bf78:	22ff      	movs	r2, #255	; 0xff
 800bf7a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800bf7c:	4b96      	ldr	r3, [pc, #600]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800bf7e:	2200      	movs	r2, #0
 800bf80:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800bf82:	4b96      	ldr	r3, [pc, #600]	; (800c1dc <MX_LWIP_Init+0x290>)
 800bf84:	22c0      	movs	r2, #192	; 0xc0
 800bf86:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800bf88:	4b94      	ldr	r3, [pc, #592]	; (800c1dc <MX_LWIP_Init+0x290>)
 800bf8a:	22a8      	movs	r2, #168	; 0xa8
 800bf8c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800bf8e:	4b93      	ldr	r3, [pc, #588]	; (800c1dc <MX_LWIP_Init+0x290>)
 800bf90:	2200      	movs	r2, #0
 800bf92:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800bf94:	4b91      	ldr	r3, [pc, #580]	; (800c1dc <MX_LWIP_Init+0x290>)
 800bf96:	2201      	movs	r2, #1
 800bf98:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800bf9a:	2100      	movs	r1, #0
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	f008 fd3d 	bl	8014a1c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800bfa2:	4b8c      	ldr	r3, [pc, #560]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bfa4:	781b      	ldrb	r3, [r3, #0]
 800bfa6:	061a      	lsls	r2, r3, #24
 800bfa8:	4b8a      	ldr	r3, [pc, #552]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bfaa:	785b      	ldrb	r3, [r3, #1]
 800bfac:	041b      	lsls	r3, r3, #16
 800bfae:	431a      	orrs	r2, r3
 800bfb0:	4b88      	ldr	r3, [pc, #544]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bfb2:	789b      	ldrb	r3, [r3, #2]
 800bfb4:	021b      	lsls	r3, r3, #8
 800bfb6:	4313      	orrs	r3, r2
 800bfb8:	4a86      	ldr	r2, [pc, #536]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bfba:	78d2      	ldrb	r2, [r2, #3]
 800bfbc:	4313      	orrs	r3, r2
 800bfbe:	061a      	lsls	r2, r3, #24
 800bfc0:	4b84      	ldr	r3, [pc, #528]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bfc2:	781b      	ldrb	r3, [r3, #0]
 800bfc4:	0619      	lsls	r1, r3, #24
 800bfc6:	4b83      	ldr	r3, [pc, #524]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bfc8:	785b      	ldrb	r3, [r3, #1]
 800bfca:	041b      	lsls	r3, r3, #16
 800bfcc:	4319      	orrs	r1, r3
 800bfce:	4b81      	ldr	r3, [pc, #516]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bfd0:	789b      	ldrb	r3, [r3, #2]
 800bfd2:	021b      	lsls	r3, r3, #8
 800bfd4:	430b      	orrs	r3, r1
 800bfd6:	497f      	ldr	r1, [pc, #508]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bfd8:	78c9      	ldrb	r1, [r1, #3]
 800bfda:	430b      	orrs	r3, r1
 800bfdc:	021b      	lsls	r3, r3, #8
 800bfde:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bfe2:	431a      	orrs	r2, r3
 800bfe4:	4b7b      	ldr	r3, [pc, #492]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bfe6:	781b      	ldrb	r3, [r3, #0]
 800bfe8:	0619      	lsls	r1, r3, #24
 800bfea:	4b7a      	ldr	r3, [pc, #488]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bfec:	785b      	ldrb	r3, [r3, #1]
 800bfee:	041b      	lsls	r3, r3, #16
 800bff0:	4319      	orrs	r1, r3
 800bff2:	4b78      	ldr	r3, [pc, #480]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bff4:	789b      	ldrb	r3, [r3, #2]
 800bff6:	021b      	lsls	r3, r3, #8
 800bff8:	430b      	orrs	r3, r1
 800bffa:	4976      	ldr	r1, [pc, #472]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800bffc:	78c9      	ldrb	r1, [r1, #3]
 800bffe:	430b      	orrs	r3, r1
 800c000:	0a1b      	lsrs	r3, r3, #8
 800c002:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c006:	431a      	orrs	r2, r3
 800c008:	4b72      	ldr	r3, [pc, #456]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	0619      	lsls	r1, r3, #24
 800c00e:	4b71      	ldr	r3, [pc, #452]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800c010:	785b      	ldrb	r3, [r3, #1]
 800c012:	041b      	lsls	r3, r3, #16
 800c014:	4319      	orrs	r1, r3
 800c016:	4b6f      	ldr	r3, [pc, #444]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800c018:	789b      	ldrb	r3, [r3, #2]
 800c01a:	021b      	lsls	r3, r3, #8
 800c01c:	430b      	orrs	r3, r1
 800c01e:	496d      	ldr	r1, [pc, #436]	; (800c1d4 <MX_LWIP_Init+0x288>)
 800c020:	78c9      	ldrb	r1, [r1, #3]
 800c022:	430b      	orrs	r3, r1
 800c024:	0e1b      	lsrs	r3, r3, #24
 800c026:	4313      	orrs	r3, r2
 800c028:	4a6d      	ldr	r2, [pc, #436]	; (800c1e0 <MX_LWIP_Init+0x294>)
 800c02a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800c02c:	4b6a      	ldr	r3, [pc, #424]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c02e:	781b      	ldrb	r3, [r3, #0]
 800c030:	061a      	lsls	r2, r3, #24
 800c032:	4b69      	ldr	r3, [pc, #420]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c034:	785b      	ldrb	r3, [r3, #1]
 800c036:	041b      	lsls	r3, r3, #16
 800c038:	431a      	orrs	r2, r3
 800c03a:	4b67      	ldr	r3, [pc, #412]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c03c:	789b      	ldrb	r3, [r3, #2]
 800c03e:	021b      	lsls	r3, r3, #8
 800c040:	4313      	orrs	r3, r2
 800c042:	4a65      	ldr	r2, [pc, #404]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c044:	78d2      	ldrb	r2, [r2, #3]
 800c046:	4313      	orrs	r3, r2
 800c048:	061a      	lsls	r2, r3, #24
 800c04a:	4b63      	ldr	r3, [pc, #396]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c04c:	781b      	ldrb	r3, [r3, #0]
 800c04e:	0619      	lsls	r1, r3, #24
 800c050:	4b61      	ldr	r3, [pc, #388]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c052:	785b      	ldrb	r3, [r3, #1]
 800c054:	041b      	lsls	r3, r3, #16
 800c056:	4319      	orrs	r1, r3
 800c058:	4b5f      	ldr	r3, [pc, #380]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c05a:	789b      	ldrb	r3, [r3, #2]
 800c05c:	021b      	lsls	r3, r3, #8
 800c05e:	430b      	orrs	r3, r1
 800c060:	495d      	ldr	r1, [pc, #372]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c062:	78c9      	ldrb	r1, [r1, #3]
 800c064:	430b      	orrs	r3, r1
 800c066:	021b      	lsls	r3, r3, #8
 800c068:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c06c:	431a      	orrs	r2, r3
 800c06e:	4b5a      	ldr	r3, [pc, #360]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c070:	781b      	ldrb	r3, [r3, #0]
 800c072:	0619      	lsls	r1, r3, #24
 800c074:	4b58      	ldr	r3, [pc, #352]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c076:	785b      	ldrb	r3, [r3, #1]
 800c078:	041b      	lsls	r3, r3, #16
 800c07a:	4319      	orrs	r1, r3
 800c07c:	4b56      	ldr	r3, [pc, #344]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c07e:	789b      	ldrb	r3, [r3, #2]
 800c080:	021b      	lsls	r3, r3, #8
 800c082:	430b      	orrs	r3, r1
 800c084:	4954      	ldr	r1, [pc, #336]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c086:	78c9      	ldrb	r1, [r1, #3]
 800c088:	430b      	orrs	r3, r1
 800c08a:	0a1b      	lsrs	r3, r3, #8
 800c08c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c090:	431a      	orrs	r2, r3
 800c092:	4b51      	ldr	r3, [pc, #324]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c094:	781b      	ldrb	r3, [r3, #0]
 800c096:	0619      	lsls	r1, r3, #24
 800c098:	4b4f      	ldr	r3, [pc, #316]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c09a:	785b      	ldrb	r3, [r3, #1]
 800c09c:	041b      	lsls	r3, r3, #16
 800c09e:	4319      	orrs	r1, r3
 800c0a0:	4b4d      	ldr	r3, [pc, #308]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c0a2:	789b      	ldrb	r3, [r3, #2]
 800c0a4:	021b      	lsls	r3, r3, #8
 800c0a6:	430b      	orrs	r3, r1
 800c0a8:	494b      	ldr	r1, [pc, #300]	; (800c1d8 <MX_LWIP_Init+0x28c>)
 800c0aa:	78c9      	ldrb	r1, [r1, #3]
 800c0ac:	430b      	orrs	r3, r1
 800c0ae:	0e1b      	lsrs	r3, r3, #24
 800c0b0:	4313      	orrs	r3, r2
 800c0b2:	4a4c      	ldr	r2, [pc, #304]	; (800c1e4 <MX_LWIP_Init+0x298>)
 800c0b4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800c0b6:	4b49      	ldr	r3, [pc, #292]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c0b8:	781b      	ldrb	r3, [r3, #0]
 800c0ba:	061a      	lsls	r2, r3, #24
 800c0bc:	4b47      	ldr	r3, [pc, #284]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c0be:	785b      	ldrb	r3, [r3, #1]
 800c0c0:	041b      	lsls	r3, r3, #16
 800c0c2:	431a      	orrs	r2, r3
 800c0c4:	4b45      	ldr	r3, [pc, #276]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c0c6:	789b      	ldrb	r3, [r3, #2]
 800c0c8:	021b      	lsls	r3, r3, #8
 800c0ca:	4313      	orrs	r3, r2
 800c0cc:	4a43      	ldr	r2, [pc, #268]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c0ce:	78d2      	ldrb	r2, [r2, #3]
 800c0d0:	4313      	orrs	r3, r2
 800c0d2:	061a      	lsls	r2, r3, #24
 800c0d4:	4b41      	ldr	r3, [pc, #260]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c0d6:	781b      	ldrb	r3, [r3, #0]
 800c0d8:	0619      	lsls	r1, r3, #24
 800c0da:	4b40      	ldr	r3, [pc, #256]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c0dc:	785b      	ldrb	r3, [r3, #1]
 800c0de:	041b      	lsls	r3, r3, #16
 800c0e0:	4319      	orrs	r1, r3
 800c0e2:	4b3e      	ldr	r3, [pc, #248]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c0e4:	789b      	ldrb	r3, [r3, #2]
 800c0e6:	021b      	lsls	r3, r3, #8
 800c0e8:	430b      	orrs	r3, r1
 800c0ea:	493c      	ldr	r1, [pc, #240]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c0ec:	78c9      	ldrb	r1, [r1, #3]
 800c0ee:	430b      	orrs	r3, r1
 800c0f0:	021b      	lsls	r3, r3, #8
 800c0f2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c0f6:	431a      	orrs	r2, r3
 800c0f8:	4b38      	ldr	r3, [pc, #224]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c0fa:	781b      	ldrb	r3, [r3, #0]
 800c0fc:	0619      	lsls	r1, r3, #24
 800c0fe:	4b37      	ldr	r3, [pc, #220]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c100:	785b      	ldrb	r3, [r3, #1]
 800c102:	041b      	lsls	r3, r3, #16
 800c104:	4319      	orrs	r1, r3
 800c106:	4b35      	ldr	r3, [pc, #212]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c108:	789b      	ldrb	r3, [r3, #2]
 800c10a:	021b      	lsls	r3, r3, #8
 800c10c:	430b      	orrs	r3, r1
 800c10e:	4933      	ldr	r1, [pc, #204]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c110:	78c9      	ldrb	r1, [r1, #3]
 800c112:	430b      	orrs	r3, r1
 800c114:	0a1b      	lsrs	r3, r3, #8
 800c116:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c11a:	431a      	orrs	r2, r3
 800c11c:	4b2f      	ldr	r3, [pc, #188]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c11e:	781b      	ldrb	r3, [r3, #0]
 800c120:	0619      	lsls	r1, r3, #24
 800c122:	4b2e      	ldr	r3, [pc, #184]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c124:	785b      	ldrb	r3, [r3, #1]
 800c126:	041b      	lsls	r3, r3, #16
 800c128:	4319      	orrs	r1, r3
 800c12a:	4b2c      	ldr	r3, [pc, #176]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c12c:	789b      	ldrb	r3, [r3, #2]
 800c12e:	021b      	lsls	r3, r3, #8
 800c130:	430b      	orrs	r3, r1
 800c132:	492a      	ldr	r1, [pc, #168]	; (800c1dc <MX_LWIP_Init+0x290>)
 800c134:	78c9      	ldrb	r1, [r1, #3]
 800c136:	430b      	orrs	r3, r1
 800c138:	0e1b      	lsrs	r3, r3, #24
 800c13a:	4313      	orrs	r3, r2
 800c13c:	4a2a      	ldr	r2, [pc, #168]	; (800c1e8 <MX_LWIP_Init+0x29c>)
 800c13e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800c140:	4b2a      	ldr	r3, [pc, #168]	; (800c1ec <MX_LWIP_Init+0x2a0>)
 800c142:	9302      	str	r3, [sp, #8]
 800c144:	4b2a      	ldr	r3, [pc, #168]	; (800c1f0 <MX_LWIP_Init+0x2a4>)
 800c146:	9301      	str	r3, [sp, #4]
 800c148:	2300      	movs	r3, #0
 800c14a:	9300      	str	r3, [sp, #0]
 800c14c:	4b26      	ldr	r3, [pc, #152]	; (800c1e8 <MX_LWIP_Init+0x29c>)
 800c14e:	4a25      	ldr	r2, [pc, #148]	; (800c1e4 <MX_LWIP_Init+0x298>)
 800c150:	4923      	ldr	r1, [pc, #140]	; (800c1e0 <MX_LWIP_Init+0x294>)
 800c152:	4828      	ldr	r0, [pc, #160]	; (800c1f4 <MX_LWIP_Init+0x2a8>)
 800c154:	f00a ff28 	bl	8016fa8 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800c158:	4826      	ldr	r0, [pc, #152]	; (800c1f4 <MX_LWIP_Init+0x2a8>)
 800c15a:	f00b f8e3 	bl	8017324 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800c15e:	4b25      	ldr	r3, [pc, #148]	; (800c1f4 <MX_LWIP_Init+0x2a8>)
 800c160:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c164:	089b      	lsrs	r3, r3, #2
 800c166:	f003 0301 	and.w	r3, r3, #1
 800c16a:	b2db      	uxtb	r3, r3
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d003      	beq.n	800c178 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800c170:	4820      	ldr	r0, [pc, #128]	; (800c1f4 <MX_LWIP_Init+0x2a8>)
 800c172:	f00b f8e7 	bl	8017344 <netif_set_up>
 800c176:	e002      	b.n	800c17e <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800c178:	481e      	ldr	r0, [pc, #120]	; (800c1f4 <MX_LWIP_Init+0x2a8>)
 800c17a:	f00b f957 	bl	801742c <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800c17e:	491e      	ldr	r1, [pc, #120]	; (800c1f8 <MX_LWIP_Init+0x2ac>)
 800c180:	481c      	ldr	r0, [pc, #112]	; (800c1f4 <MX_LWIP_Init+0x2a8>)
 800c182:	f00b f9f1 	bl	8017568 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  Netif_LinkSemaphore = osSemaphoreNew(1, 1, NULL);
 800c186:	2200      	movs	r2, #0
 800c188:	2101      	movs	r1, #1
 800c18a:	2001      	movs	r0, #1
 800c18c:	f004 fb90 	bl	80108b0 <osSemaphoreNew>
 800c190:	4603      	mov	r3, r0
 800c192:	4a1a      	ldr	r2, [pc, #104]	; (800c1fc <MX_LWIP_Init+0x2b0>)
 800c194:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 800c196:	4b1a      	ldr	r3, [pc, #104]	; (800c200 <MX_LWIP_Init+0x2b4>)
 800c198:	4a16      	ldr	r2, [pc, #88]	; (800c1f4 <MX_LWIP_Init+0x2a8>)
 800c19a:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800c19c:	4b17      	ldr	r3, [pc, #92]	; (800c1fc <MX_LWIP_Init+0x2b0>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	4a17      	ldr	r2, [pc, #92]	; (800c200 <MX_LWIP_Init+0x2b4>)
 800c1a2:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800c1a4:	2224      	movs	r2, #36	; 0x24
 800c1a6:	2100      	movs	r1, #0
 800c1a8:	4816      	ldr	r0, [pc, #88]	; (800c204 <MX_LWIP_Init+0x2b8>)
 800c1aa:	f015 f86b 	bl	8021284 <memset>
  attributes.name = "LinkThr";
 800c1ae:	4b15      	ldr	r3, [pc, #84]	; (800c204 <MX_LWIP_Init+0x2b8>)
 800c1b0:	4a15      	ldr	r2, [pc, #84]	; (800c208 <MX_LWIP_Init+0x2bc>)
 800c1b2:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800c1b4:	4b13      	ldr	r3, [pc, #76]	; (800c204 <MX_LWIP_Init+0x2b8>)
 800c1b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c1ba:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800c1bc:	4b11      	ldr	r3, [pc, #68]	; (800c204 <MX_LWIP_Init+0x2b8>)
 800c1be:	2210      	movs	r2, #16
 800c1c0:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernetif_set_link, &link_arg, &attributes);
 800c1c2:	4a10      	ldr	r2, [pc, #64]	; (800c204 <MX_LWIP_Init+0x2b8>)
 800c1c4:	490e      	ldr	r1, [pc, #56]	; (800c200 <MX_LWIP_Init+0x2b4>)
 800c1c6:	4811      	ldr	r0, [pc, #68]	; (800c20c <MX_LWIP_Init+0x2c0>)
 800c1c8:	f004 f9b7 	bl	801053a <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800c1cc:	bf00      	nop
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bd80      	pop	{r7, pc}
 800c1d2:	bf00      	nop
 800c1d4:	2000a614 	.word	0x2000a614
 800c1d8:	2000a618 	.word	0x2000a618
 800c1dc:	2000a61c 	.word	0x2000a61c
 800c1e0:	2000a608 	.word	0x2000a608
 800c1e4:	2000a60c 	.word	0x2000a60c
 800c1e8:	2000a610 	.word	0x2000a610
 800c1ec:	08014959 	.word	0x08014959
 800c1f0:	0800c841 	.word	0x0800c841
 800c1f4:	2000a5d0 	.word	0x2000a5d0
 800c1f8:	0800c925 	.word	0x0800c925
 800c1fc:	2000a5c4 	.word	0x2000a5c4
 800c200:	2000a5c8 	.word	0x2000a5c8
 800c204:	2000a620 	.word	0x2000a620
 800c208:	080277dc 	.word	0x080277dc
 800c20c:	0800c8ad 	.word	0x0800c8ad

0800c210 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b08e      	sub	sp, #56	; 0x38
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c218:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c21c:	2200      	movs	r2, #0
 800c21e:	601a      	str	r2, [r3, #0]
 800c220:	605a      	str	r2, [r3, #4]
 800c222:	609a      	str	r2, [r3, #8]
 800c224:	60da      	str	r2, [r3, #12]
 800c226:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	4a59      	ldr	r2, [pc, #356]	; (800c394 <HAL_ETH_MspInit+0x184>)
 800c22e:	4293      	cmp	r3, r2
 800c230:	f040 80ac 	bne.w	800c38c <HAL_ETH_MspInit+0x17c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800c234:	2300      	movs	r3, #0
 800c236:	623b      	str	r3, [r7, #32]
 800c238:	4b57      	ldr	r3, [pc, #348]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c23a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c23c:	4a56      	ldr	r2, [pc, #344]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c23e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800c242:	6313      	str	r3, [r2, #48]	; 0x30
 800c244:	4b54      	ldr	r3, [pc, #336]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c24c:	623b      	str	r3, [r7, #32]
 800c24e:	6a3b      	ldr	r3, [r7, #32]
 800c250:	2300      	movs	r3, #0
 800c252:	61fb      	str	r3, [r7, #28]
 800c254:	4b50      	ldr	r3, [pc, #320]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c258:	4a4f      	ldr	r2, [pc, #316]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c25a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c25e:	6313      	str	r3, [r2, #48]	; 0x30
 800c260:	4b4d      	ldr	r3, [pc, #308]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c264:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c268:	61fb      	str	r3, [r7, #28]
 800c26a:	69fb      	ldr	r3, [r7, #28]
 800c26c:	2300      	movs	r3, #0
 800c26e:	61bb      	str	r3, [r7, #24]
 800c270:	4b49      	ldr	r3, [pc, #292]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c274:	4a48      	ldr	r2, [pc, #288]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c276:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c27a:	6313      	str	r3, [r2, #48]	; 0x30
 800c27c:	4b46      	ldr	r3, [pc, #280]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c27e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c280:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c284:	61bb      	str	r3, [r7, #24]
 800c286:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c288:	2300      	movs	r3, #0
 800c28a:	617b      	str	r3, [r7, #20]
 800c28c:	4b42      	ldr	r3, [pc, #264]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c28e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c290:	4a41      	ldr	r2, [pc, #260]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c292:	f043 0304 	orr.w	r3, r3, #4
 800c296:	6313      	str	r3, [r2, #48]	; 0x30
 800c298:	4b3f      	ldr	r3, [pc, #252]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c29a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c29c:	f003 0304 	and.w	r3, r3, #4
 800c2a0:	617b      	str	r3, [r7, #20]
 800c2a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	613b      	str	r3, [r7, #16]
 800c2a8:	4b3b      	ldr	r3, [pc, #236]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c2aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2ac:	4a3a      	ldr	r2, [pc, #232]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c2ae:	f043 0301 	orr.w	r3, r3, #1
 800c2b2:	6313      	str	r3, [r2, #48]	; 0x30
 800c2b4:	4b38      	ldr	r3, [pc, #224]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c2b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2b8:	f003 0301 	and.w	r3, r3, #1
 800c2bc:	613b      	str	r3, [r7, #16]
 800c2be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	60fb      	str	r3, [r7, #12]
 800c2c4:	4b34      	ldr	r3, [pc, #208]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c2c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2c8:	4a33      	ldr	r2, [pc, #204]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c2ca:	f043 0302 	orr.w	r3, r3, #2
 800c2ce:	6313      	str	r3, [r2, #48]	; 0x30
 800c2d0:	4b31      	ldr	r3, [pc, #196]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c2d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2d4:	f003 0302 	and.w	r3, r3, #2
 800c2d8:	60fb      	str	r3, [r7, #12]
 800c2da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800c2dc:	2300      	movs	r3, #0
 800c2de:	60bb      	str	r3, [r7, #8]
 800c2e0:	4b2d      	ldr	r3, [pc, #180]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c2e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2e4:	4a2c      	ldr	r2, [pc, #176]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c2e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2ea:	6313      	str	r3, [r2, #48]	; 0x30
 800c2ec:	4b2a      	ldr	r3, [pc, #168]	; (800c398 <HAL_ETH_MspInit+0x188>)
 800c2ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2f4:	60bb      	str	r3, [r7, #8]
 800c2f6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    PG14     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800c2f8:	2332      	movs	r3, #50	; 0x32
 800c2fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c2fc:	2302      	movs	r3, #2
 800c2fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c300:	2300      	movs	r3, #0
 800c302:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c304:	2303      	movs	r3, #3
 800c306:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c308:	230b      	movs	r3, #11
 800c30a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c30c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c310:	4619      	mov	r1, r3
 800c312:	4822      	ldr	r0, [pc, #136]	; (800c39c <HAL_ETH_MspInit+0x18c>)
 800c314:	f7f9 fe80 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800c318:	2386      	movs	r3, #134	; 0x86
 800c31a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c31c:	2302      	movs	r3, #2
 800c31e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c320:	2300      	movs	r3, #0
 800c322:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c324:	2303      	movs	r3, #3
 800c326:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c328:	230b      	movs	r3, #11
 800c32a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c32c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c330:	4619      	mov	r1, r3
 800c332:	481b      	ldr	r0, [pc, #108]	; (800c3a0 <HAL_ETH_MspInit+0x190>)
 800c334:	f7f9 fe70 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800c338:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c33c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c33e:	2302      	movs	r3, #2
 800c340:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c342:	2300      	movs	r3, #0
 800c344:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c346:	2303      	movs	r3, #3
 800c348:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c34a:	230b      	movs	r3, #11
 800c34c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c34e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c352:	4619      	mov	r1, r3
 800c354:	4813      	ldr	r0, [pc, #76]	; (800c3a4 <HAL_ETH_MspInit+0x194>)
 800c356:	f7f9 fe5f 	bl	8006018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800c35a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800c35e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c360:	2302      	movs	r3, #2
 800c362:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c364:	2300      	movs	r3, #0
 800c366:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c368:	2303      	movs	r3, #3
 800c36a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c36c:	230b      	movs	r3, #11
 800c36e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c370:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c374:	4619      	mov	r1, r3
 800c376:	480c      	ldr	r0, [pc, #48]	; (800c3a8 <HAL_ETH_MspInit+0x198>)
 800c378:	f7f9 fe4e 	bl	8006018 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800c37c:	2200      	movs	r2, #0
 800c37e:	2105      	movs	r1, #5
 800c380:	203d      	movs	r0, #61	; 0x3d
 800c382:	f7f7 fe4b 	bl	800401c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800c386:	203d      	movs	r0, #61	; 0x3d
 800c388:	f7f7 fe64 	bl	8004054 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800c38c:	bf00      	nop
 800c38e:	3738      	adds	r7, #56	; 0x38
 800c390:	46bd      	mov	sp, r7
 800c392:	bd80      	pop	{r7, pc}
 800c394:	40028000 	.word	0x40028000
 800c398:	40023800 	.word	0x40023800
 800c39c:	40020800 	.word	0x40020800
 800c3a0:	40020000 	.word	0x40020000
 800c3a4:	40020400 	.word	0x40020400
 800c3a8:	40021800 	.word	0x40021800

0800c3ac <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b082      	sub	sp, #8
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 800c3b4:	4b04      	ldr	r3, [pc, #16]	; (800c3c8 <HAL_ETH_RxCpltCallback+0x1c>)
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f004 fb55 	bl	8010a68 <osSemaphoreRelease>
}
 800c3be:	bf00      	nop
 800c3c0:	3708      	adds	r7, #8
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	bd80      	pop	{r7, pc}
 800c3c6:	bf00      	nop
 800c3c8:	2000d6e4 	.word	0x2000d6e4

0800c3cc <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b08e      	sub	sp, #56	; 0x38
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800c3d4:	4b51      	ldr	r3, [pc, #324]	; (800c51c <low_level_init+0x150>)
 800c3d6:	4a52      	ldr	r2, [pc, #328]	; (800c520 <low_level_init+0x154>)
 800c3d8:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800c3da:	4b50      	ldr	r3, [pc, #320]	; (800c51c <low_level_init+0x150>)
 800c3dc:	2201      	movs	r2, #1
 800c3de:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800c3e0:	4b4e      	ldr	r3, [pc, #312]	; (800c51c <low_level_init+0x150>)
 800c3e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c3e6:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800c3e8:	4b4c      	ldr	r3, [pc, #304]	; (800c51c <low_level_init+0x150>)
 800c3ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c3ee:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8720A_PHY_ADDRESS_PHY_ADDRESS;
 800c3f0:	4b4a      	ldr	r3, [pc, #296]	; (800c51c <low_level_init+0x150>)
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800c3fa:	2380      	movs	r3, #128	; 0x80
 800c3fc:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800c3fe:	23e1      	movs	r3, #225	; 0xe1
 800c400:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800c402:	2300      	movs	r3, #0
 800c404:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800c406:	2300      	movs	r3, #0
 800c408:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800c40a:	2300      	movs	r3, #0
 800c40c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800c40e:	4a43      	ldr	r2, [pc, #268]	; (800c51c <low_level_init+0x150>)
 800c410:	f107 0308 	add.w	r3, r7, #8
 800c414:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800c416:	4b41      	ldr	r3, [pc, #260]	; (800c51c <low_level_init+0x150>)
 800c418:	2201      	movs	r2, #1
 800c41a:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800c41c:	4b3f      	ldr	r3, [pc, #252]	; (800c51c <low_level_init+0x150>)
 800c41e:	2200      	movs	r2, #0
 800c420:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800c422:	4b3e      	ldr	r3, [pc, #248]	; (800c51c <low_level_init+0x150>)
 800c424:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800c428:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800c42a:	483c      	ldr	r0, [pc, #240]	; (800c51c <low_level_init+0x150>)
 800c42c:	f7f8 fc66 	bl	8004cfc <HAL_ETH_Init>
 800c430:	4603      	mov	r3, r0
 800c432:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  if (hal_eth_init_status == HAL_OK)
 800c436:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d108      	bne.n	800c450 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c444:	f043 0304 	orr.w	r3, r3, #4
 800c448:	b2da      	uxtb	r2, r3
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800c450:	2304      	movs	r3, #4
 800c452:	4a34      	ldr	r2, [pc, #208]	; (800c524 <low_level_init+0x158>)
 800c454:	4934      	ldr	r1, [pc, #208]	; (800c528 <low_level_init+0x15c>)
 800c456:	4831      	ldr	r0, [pc, #196]	; (800c51c <low_level_init+0x150>)
 800c458:	f7f8 fdea 	bl	8005030 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800c45c:	2304      	movs	r3, #4
 800c45e:	4a33      	ldr	r2, [pc, #204]	; (800c52c <low_level_init+0x160>)
 800c460:	4933      	ldr	r1, [pc, #204]	; (800c530 <low_level_init+0x164>)
 800c462:	482e      	ldr	r0, [pc, #184]	; (800c51c <low_level_init+0x150>)
 800c464:	f7f8 fe4c 	bl	8005100 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2206      	movs	r2, #6
 800c46c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800c470:	4b2a      	ldr	r3, [pc, #168]	; (800c51c <low_level_init+0x150>)
 800c472:	695b      	ldr	r3, [r3, #20]
 800c474:	781a      	ldrb	r2, [r3, #0]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800c47c:	4b27      	ldr	r3, [pc, #156]	; (800c51c <low_level_init+0x150>)
 800c47e:	695b      	ldr	r3, [r3, #20]
 800c480:	785a      	ldrb	r2, [r3, #1]
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800c488:	4b24      	ldr	r3, [pc, #144]	; (800c51c <low_level_init+0x150>)
 800c48a:	695b      	ldr	r3, [r3, #20]
 800c48c:	789a      	ldrb	r2, [r3, #2]
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800c494:	4b21      	ldr	r3, [pc, #132]	; (800c51c <low_level_init+0x150>)
 800c496:	695b      	ldr	r3, [r3, #20]
 800c498:	78da      	ldrb	r2, [r3, #3]
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800c4a0:	4b1e      	ldr	r3, [pc, #120]	; (800c51c <low_level_init+0x150>)
 800c4a2:	695b      	ldr	r3, [r3, #20]
 800c4a4:	791a      	ldrb	r2, [r3, #4]
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800c4ac:	4b1b      	ldr	r3, [pc, #108]	; (800c51c <low_level_init+0x150>)
 800c4ae:	695b      	ldr	r3, [r3, #20]
 800c4b0:	795a      	ldrb	r2, [r3, #5]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800c4be:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c4c6:	f043 030a 	orr.w	r3, r3, #10
 800c4ca:	b2da      	uxtb	r2, r3
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  s_xSemaphore = osSemaphoreNew(1, 1, NULL);
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	2101      	movs	r1, #1
 800c4d6:	2001      	movs	r0, #1
 800c4d8:	f004 f9ea 	bl	80108b0 <osSemaphoreNew>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	4a15      	ldr	r2, [pc, #84]	; (800c534 <low_level_init+0x168>)
 800c4e0:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800c4e2:	f107 0310 	add.w	r3, r7, #16
 800c4e6:	2224      	movs	r2, #36	; 0x24
 800c4e8:	2100      	movs	r1, #0
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	f014 feca 	bl	8021284 <memset>
  attributes.name = "EthIf";
 800c4f0:	4b11      	ldr	r3, [pc, #68]	; (800c538 <low_level_init+0x16c>)
 800c4f2:	613b      	str	r3, [r7, #16]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800c4f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c4f8:	627b      	str	r3, [r7, #36]	; 0x24
  attributes.priority = osPriorityRealtime;
 800c4fa:	2330      	movs	r3, #48	; 0x30
 800c4fc:	62bb      	str	r3, [r7, #40]	; 0x28
  osThreadNew(ethernetif_input, netif, &attributes);
 800c4fe:	f107 0310 	add.w	r3, r7, #16
 800c502:	461a      	mov	r2, r3
 800c504:	6879      	ldr	r1, [r7, #4]
 800c506:	480d      	ldr	r0, [pc, #52]	; (800c53c <low_level_init+0x170>)
 800c508:	f004 f817 	bl	801053a <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800c50c:	4803      	ldr	r0, [pc, #12]	; (800c51c <low_level_init+0x150>)
 800c50e:	f7f9 f91b 	bl	8005748 <HAL_ETH_Start>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800c512:	bf00      	nop
 800c514:	3738      	adds	r7, #56	; 0x38
 800c516:	46bd      	mov	sp, r7
 800c518:	bd80      	pop	{r7, pc}
 800c51a:	bf00      	nop
 800c51c:	2000d6e8 	.word	0x2000d6e8
 800c520:	40028000 	.word	0x40028000
 800c524:	2000bf14 	.word	0x2000bf14
 800c528:	2000a6c4 	.word	0x2000a6c4
 800c52c:	2000a744 	.word	0x2000a744
 800c530:	2000a644 	.word	0x2000a644
 800c534:	2000d6e4 	.word	0x2000d6e4
 800c538:	080277e4 	.word	0x080277e4
 800c53c:	0800c7e1 	.word	0x0800c7e1

0800c540 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b08a      	sub	sp, #40	; 0x28
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
 800c548:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800c54a:	4b4b      	ldr	r3, [pc, #300]	; (800c678 <low_level_output+0x138>)
 800c54c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c54e:	689b      	ldr	r3, [r3, #8]
 800c550:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800c552:	2300      	movs	r3, #0
 800c554:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800c556:	2300      	movs	r3, #0
 800c558:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800c55a:	2300      	movs	r3, #0
 800c55c:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800c55e:	2300      	movs	r3, #0
 800c560:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800c562:	4b45      	ldr	r3, [pc, #276]	; (800c678 <low_level_output+0x138>)
 800c564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c566:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800c568:	2300      	movs	r3, #0
 800c56a:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800c56c:	683b      	ldr	r3, [r7, #0]
 800c56e:	623b      	str	r3, [r7, #32]
 800c570:	e05a      	b.n	800c628 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800c572:	69bb      	ldr	r3, [r7, #24]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	2b00      	cmp	r3, #0
 800c578:	da03      	bge.n	800c582 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800c57a:	23f8      	movs	r3, #248	; 0xf8
 800c57c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800c580:	e05c      	b.n	800c63c <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800c582:	6a3b      	ldr	r3, [r7, #32]
 800c584:	895b      	ldrh	r3, [r3, #10]
 800c586:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800c588:	2300      	movs	r3, #0
 800c58a:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800c58c:	e02f      	b.n	800c5ee <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800c58e:	69fa      	ldr	r2, [r7, #28]
 800c590:	693b      	ldr	r3, [r7, #16]
 800c592:	18d0      	adds	r0, r2, r3
 800c594:	6a3b      	ldr	r3, [r7, #32]
 800c596:	685a      	ldr	r2, [r3, #4]
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	18d1      	adds	r1, r2, r3
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800c5a2:	3304      	adds	r3, #4
 800c5a4:	461a      	mov	r2, r3
 800c5a6:	f014 fe45 	bl	8021234 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800c5aa:	69bb      	ldr	r3, [r7, #24]
 800c5ac:	68db      	ldr	r3, [r3, #12]
 800c5ae:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800c5b0:	69bb      	ldr	r3, [r7, #24]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	da03      	bge.n	800c5c0 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800c5b8:	23f8      	movs	r3, #248	; 0xf8
 800c5ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800c5be:	e03d      	b.n	800c63c <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800c5c0:	69bb      	ldr	r3, [r7, #24]
 800c5c2:	689b      	ldr	r3, [r3, #8]
 800c5c4:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800c5c6:	693a      	ldr	r2, [r7, #16]
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	4413      	add	r3, r2
 800c5cc:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800c5d0:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800c5d2:	68ba      	ldr	r2, [r7, #8]
 800c5d4:	693b      	ldr	r3, [r7, #16]
 800c5d6:	1ad3      	subs	r3, r2, r3
 800c5d8:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800c5dc:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800c5de:	697a      	ldr	r2, [r7, #20]
 800c5e0:	693b      	ldr	r3, [r7, #16]
 800c5e2:	1ad3      	subs	r3, r2, r3
 800c5e4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800c5e8:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800c5ee:	68fa      	ldr	r2, [r7, #12]
 800c5f0:	693b      	ldr	r3, [r7, #16]
 800c5f2:	4413      	add	r3, r2
 800c5f4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800c5f8:	4293      	cmp	r3, r2
 800c5fa:	d8c8      	bhi.n	800c58e <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800c5fc:	69fa      	ldr	r2, [r7, #28]
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	18d0      	adds	r0, r2, r3
 800c602:	6a3b      	ldr	r3, [r7, #32]
 800c604:	685a      	ldr	r2, [r3, #4]
 800c606:	68bb      	ldr	r3, [r7, #8]
 800c608:	4413      	add	r3, r2
 800c60a:	68fa      	ldr	r2, [r7, #12]
 800c60c:	4619      	mov	r1, r3
 800c60e:	f014 fe11 	bl	8021234 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800c612:	693a      	ldr	r2, [r7, #16]
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	4413      	add	r3, r2
 800c618:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800c61a:	697a      	ldr	r2, [r7, #20]
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	4413      	add	r3, r2
 800c620:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800c622:	6a3b      	ldr	r3, [r7, #32]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	623b      	str	r3, [r7, #32]
 800c628:	6a3b      	ldr	r3, [r7, #32]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d1a1      	bne.n	800c572 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800c62e:	6979      	ldr	r1, [r7, #20]
 800c630:	4811      	ldr	r0, [pc, #68]	; (800c678 <low_level_output+0x138>)
 800c632:	f7f8 fdd1 	bl	80051d8 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800c636:	2300      	movs	r3, #0
 800c638:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800c63c:	4b0e      	ldr	r3, [pc, #56]	; (800c678 <low_level_output+0x138>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c644:	695b      	ldr	r3, [r3, #20]
 800c646:	f003 0320 	and.w	r3, r3, #32
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d00d      	beq.n	800c66a <low_level_output+0x12a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800c64e:	4b0a      	ldr	r3, [pc, #40]	; (800c678 <low_level_output+0x138>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c656:	461a      	mov	r2, r3
 800c658:	2320      	movs	r3, #32
 800c65a:	6153      	str	r3, [r2, #20]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800c65c:	4b06      	ldr	r3, [pc, #24]	; (800c678 <low_level_output+0x138>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c664:	461a      	mov	r2, r3
 800c666:	2300      	movs	r3, #0
 800c668:	6053      	str	r3, [r2, #4]
  }
  return errval;
 800c66a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3728      	adds	r7, #40	; 0x28
 800c672:	46bd      	mov	sp, r7
 800c674:	bd80      	pop	{r7, pc}
 800c676:	bf00      	nop
 800c678:	2000d6e8 	.word	0x2000d6e8

0800c67c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b08c      	sub	sp, #48	; 0x30
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800c684:	2300      	movs	r3, #0
 800c686:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800c688:	2300      	movs	r3, #0
 800c68a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800c68c:	2300      	movs	r3, #0
 800c68e:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800c690:	2300      	movs	r3, #0
 800c692:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800c694:	2300      	movs	r3, #0
 800c696:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800c698:	2300      	movs	r3, #0
 800c69a:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800c69c:	2300      	movs	r3, #0
 800c69e:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800c6a0:	484e      	ldr	r0, [pc, #312]	; (800c7dc <low_level_input+0x160>)
 800c6a2:	f7f8 fe83 	bl	80053ac <HAL_ETH_GetReceivedFrame_IT>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d001      	beq.n	800c6b0 <low_level_input+0x34>

    return NULL;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	e091      	b.n	800c7d4 <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800c6b0:	4b4a      	ldr	r3, [pc, #296]	; (800c7dc <low_level_input+0x160>)
 800c6b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6b4:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800c6b6:	4b49      	ldr	r3, [pc, #292]	; (800c7dc <low_level_input+0x160>)
 800c6b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6ba:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800c6bc:	89fb      	ldrh	r3, [r7, #14]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d007      	beq.n	800c6d2 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800c6c2:	89fb      	ldrh	r3, [r7, #14]
 800c6c4:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800c6c8:	4619      	mov	r1, r3
 800c6ca:	2000      	movs	r0, #0
 800c6cc:	f00b f816 	bl	80176fc <pbuf_alloc>
 800c6d0:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800c6d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d04b      	beq.n	800c770 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800c6d8:	4b40      	ldr	r3, [pc, #256]	; (800c7dc <low_level_input+0x160>)
 800c6da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6dc:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800c6e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6e4:	62bb      	str	r3, [r7, #40]	; 0x28
 800c6e6:	e040      	b.n	800c76a <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800c6e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ea:	895b      	ldrh	r3, [r3, #10]
 800c6ec:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800c6f2:	e021      	b.n	800c738 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800c6f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6f6:	685a      	ldr	r2, [r3, #4]
 800c6f8:	69bb      	ldr	r3, [r7, #24]
 800c6fa:	18d0      	adds	r0, r2, r3
 800c6fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c6fe:	69fb      	ldr	r3, [r7, #28]
 800c700:	18d1      	adds	r1, r2, r3
 800c702:	69fb      	ldr	r3, [r7, #28]
 800c704:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800c708:	3304      	adds	r3, #4
 800c70a:	461a      	mov	r2, r3
 800c70c:	f014 fd92 	bl	8021234 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800c710:	6a3b      	ldr	r3, [r7, #32]
 800c712:	68db      	ldr	r3, [r3, #12]
 800c714:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800c716:	6a3b      	ldr	r3, [r7, #32]
 800c718:	689b      	ldr	r3, [r3, #8]
 800c71a:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800c71c:	69fa      	ldr	r2, [r7, #28]
 800c71e:	697b      	ldr	r3, [r7, #20]
 800c720:	4413      	add	r3, r2
 800c722:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800c726:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800c728:	69ba      	ldr	r2, [r7, #24]
 800c72a:	69fb      	ldr	r3, [r7, #28]
 800c72c:	1ad3      	subs	r3, r2, r3
 800c72e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800c732:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800c734:	2300      	movs	r3, #0
 800c736:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800c738:	697a      	ldr	r2, [r7, #20]
 800c73a:	69fb      	ldr	r3, [r7, #28]
 800c73c:	4413      	add	r3, r2
 800c73e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800c742:	4293      	cmp	r3, r2
 800c744:	d8d6      	bhi.n	800c6f4 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800c746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c748:	685a      	ldr	r2, [r3, #4]
 800c74a:	69bb      	ldr	r3, [r7, #24]
 800c74c:	18d0      	adds	r0, r2, r3
 800c74e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c750:	69fb      	ldr	r3, [r7, #28]
 800c752:	4413      	add	r3, r2
 800c754:	697a      	ldr	r2, [r7, #20]
 800c756:	4619      	mov	r1, r3
 800c758:	f014 fd6c 	bl	8021234 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800c75c:	69fa      	ldr	r2, [r7, #28]
 800c75e:	697b      	ldr	r3, [r7, #20]
 800c760:	4413      	add	r3, r2
 800c762:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800c764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	62bb      	str	r3, [r7, #40]	; 0x28
 800c76a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d1bb      	bne.n	800c6e8 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800c770:	4b1a      	ldr	r3, [pc, #104]	; (800c7dc <low_level_input+0x160>)
 800c772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c774:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800c776:	2300      	movs	r3, #0
 800c778:	613b      	str	r3, [r7, #16]
 800c77a:	e00b      	b.n	800c794 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800c77c:	6a3b      	ldr	r3, [r7, #32]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800c784:	6a3b      	ldr	r3, [r7, #32]
 800c786:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800c788:	6a3b      	ldr	r3, [r7, #32]
 800c78a:	68db      	ldr	r3, [r3, #12]
 800c78c:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800c78e:	693b      	ldr	r3, [r7, #16]
 800c790:	3301      	adds	r3, #1
 800c792:	613b      	str	r3, [r7, #16]
 800c794:	4b11      	ldr	r3, [pc, #68]	; (800c7dc <low_level_input+0x160>)
 800c796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c798:	693a      	ldr	r2, [r7, #16]
 800c79a:	429a      	cmp	r2, r3
 800c79c:	d3ee      	bcc.n	800c77c <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800c79e:	4b0f      	ldr	r3, [pc, #60]	; (800c7dc <low_level_input+0x160>)
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800c7a4:	4b0d      	ldr	r3, [pc, #52]	; (800c7dc <low_level_input+0x160>)
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7ac:	695b      	ldr	r3, [r3, #20]
 800c7ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d00d      	beq.n	800c7d2 <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800c7b6:	4b09      	ldr	r3, [pc, #36]	; (800c7dc <low_level_input+0x160>)
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7be:	461a      	mov	r2, r3
 800c7c0:	2380      	movs	r3, #128	; 0x80
 800c7c2:	6153      	str	r3, [r2, #20]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800c7c4:	4b05      	ldr	r3, [pc, #20]	; (800c7dc <low_level_input+0x160>)
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7cc:	461a      	mov	r2, r3
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	6093      	str	r3, [r2, #8]
  }
  return p;
 800c7d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	3730      	adds	r7, #48	; 0x30
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd80      	pop	{r7, pc}
 800c7dc:	2000d6e8 	.word	0x2000d6e8

0800c7e0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b084      	sub	sp, #16
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800c7ec:	4b12      	ldr	r3, [pc, #72]	; (800c838 <ethernetif_input+0x58>)
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f04f 31ff 	mov.w	r1, #4294967295
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	f004 f8e5 	bl	80109c4 <osSemaphoreAcquire>
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d1f5      	bne.n	800c7ec <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800c800:	480e      	ldr	r0, [pc, #56]	; (800c83c <ethernetif_input+0x5c>)
 800c802:	f014 fc89 	bl	8021118 <sys_mutex_lock>
        p = low_level_input( netif );
 800c806:	68f8      	ldr	r0, [r7, #12]
 800c808:	f7ff ff38 	bl	800c67c <low_level_input>
 800c80c:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d00a      	beq.n	800c82a <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	691b      	ldr	r3, [r3, #16]
 800c818:	68f9      	ldr	r1, [r7, #12]
 800c81a:	68b8      	ldr	r0, [r7, #8]
 800c81c:	4798      	blx	r3
 800c81e:	4603      	mov	r3, r0
 800c820:	2b00      	cmp	r3, #0
 800c822:	d002      	beq.n	800c82a <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 800c824:	68b8      	ldr	r0, [r7, #8]
 800c826:	f00b fa4d 	bl	8017cc4 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800c82a:	4804      	ldr	r0, [pc, #16]	; (800c83c <ethernetif_input+0x5c>)
 800c82c:	f014 fc83 	bl	8021136 <sys_mutex_unlock>
      } while(p!=NULL);
 800c830:	68bb      	ldr	r3, [r7, #8]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d1e4      	bne.n	800c800 <ethernetif_input+0x20>
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800c836:	e7d9      	b.n	800c7ec <ethernetif_input+0xc>
 800c838:	2000d6e4 	.word	0x2000d6e4
 800c83c:	2001acd0 	.word	0x2001acd0

0800c840 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b082      	sub	sp, #8
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d106      	bne.n	800c85c <ethernetif_init+0x1c>
 800c84e:	4b0e      	ldr	r3, [pc, #56]	; (800c888 <ethernetif_init+0x48>)
 800c850:	f44f 720c 	mov.w	r2, #560	; 0x230
 800c854:	490d      	ldr	r1, [pc, #52]	; (800c88c <ethernetif_init+0x4c>)
 800c856:	480e      	ldr	r0, [pc, #56]	; (800c890 <ethernetif_init+0x50>)
 800c858:	f014 fd1c 	bl	8021294 <printf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2273      	movs	r2, #115	; 0x73
 800c860:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2274      	movs	r2, #116	; 0x74
 800c868:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	4a09      	ldr	r2, [pc, #36]	; (800c894 <ethernetif_init+0x54>)
 800c870:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	4a08      	ldr	r2, [pc, #32]	; (800c898 <ethernetif_init+0x58>)
 800c876:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800c878:	6878      	ldr	r0, [r7, #4]
 800c87a:	f7ff fda7 	bl	800c3cc <low_level_init>

  return ERR_OK;
 800c87e:	2300      	movs	r3, #0
}
 800c880:	4618      	mov	r0, r3
 800c882:	3708      	adds	r7, #8
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}
 800c888:	080277ec 	.word	0x080277ec
 800c88c:	08027808 	.word	0x08027808
 800c890:	08027818 	.word	0x08027818
 800c894:	0801f2f5 	.word	0x0801f2f5
 800c898:	0800c541 	.word	0x0800c541

0800c89c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800c8a0:	f7f6 fec4 	bl	800362c <HAL_GetTick>
 800c8a4:	4603      	mov	r3, r0
}
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	bd80      	pop	{r7, pc}
	...

0800c8ac <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void* argument)

{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b084      	sub	sp, #16
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800c8bc:	f107 0308 	add.w	r3, r7, #8
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	2101      	movs	r1, #1
 800c8c4:	4816      	ldr	r0, [pc, #88]	; (800c920 <ethernetif_set_link+0x74>)
 800c8c6:	f7f8 fe71 	bl	80055ac <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 800c8ca:	68bb      	ldr	r3, [r7, #8]
 800c8cc:	f003 0304 	and.w	r3, r3, #4
 800c8d0:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c8da:	f003 0304 	and.w	r3, r3, #4
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d108      	bne.n	800c8f4 <ethernetif_set_link+0x48>
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d005      	beq.n	800c8f4 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	f00a fdd7 	bl	80174a0 <netif_set_link_up>
 800c8f2:	e011      	b.n	800c918 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c8fc:	089b      	lsrs	r3, r3, #2
 800c8fe:	f003 0301 	and.w	r3, r3, #1
 800c902:	b2db      	uxtb	r3, r3
 800c904:	2b00      	cmp	r3, #0
 800c906:	d007      	beq.n	800c918 <ethernetif_set_link+0x6c>
 800c908:	68bb      	ldr	r3, [r7, #8]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d104      	bne.n	800c918 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	4618      	mov	r0, r3
 800c914:	f00a fdf8 	bl	8017508 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 800c918:	20c8      	movs	r0, #200	; 0xc8
 800c91a:	f003 fea0 	bl	801065e <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800c91e:	e7cd      	b.n	800c8bc <ethernetif_set_link+0x10>
 800c920:	2000d6e8 	.word	0x2000d6e8

0800c924 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b084      	sub	sp, #16
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800c92c:	2300      	movs	r3, #0
 800c92e:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800c930:	2300      	movs	r3, #0
 800c932:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c93a:	089b      	lsrs	r3, r3, #2
 800c93c:	f003 0301 	and.w	r3, r3, #1
 800c940:	b2db      	uxtb	r3, r3
 800c942:	2b00      	cmp	r3, #0
 800c944:	d05d      	beq.n	800ca02 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800c946:	4b34      	ldr	r3, [pc, #208]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c948:	685b      	ldr	r3, [r3, #4]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d03f      	beq.n	800c9ce <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800c94e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c952:	2100      	movs	r1, #0
 800c954:	4830      	ldr	r0, [pc, #192]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c956:	f7f8 fe91 	bl	800567c <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800c95a:	f7f6 fe67 	bl	800362c <HAL_GetTick>
 800c95e:	4603      	mov	r3, r0
 800c960:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800c962:	f107 0308 	add.w	r3, r7, #8
 800c966:	461a      	mov	r2, r3
 800c968:	2101      	movs	r1, #1
 800c96a:	482b      	ldr	r0, [pc, #172]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c96c:	f7f8 fe1e 	bl	80055ac <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800c970:	f7f6 fe5c 	bl	800362c <HAL_GetTick>
 800c974:	4602      	mov	r2, r0
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	1ad3      	subs	r3, r2, r3
 800c97a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c97e:	d828      	bhi.n	800c9d2 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	f003 0320 	and.w	r3, r3, #32
 800c986:	2b00      	cmp	r3, #0
 800c988:	d0eb      	beq.n	800c962 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800c98a:	f107 0308 	add.w	r3, r7, #8
 800c98e:	461a      	mov	r2, r3
 800c990:	211f      	movs	r1, #31
 800c992:	4821      	ldr	r0, [pc, #132]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c994:	f7f8 fe0a 	bl	80055ac <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	f003 0310 	and.w	r3, r3, #16
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d004      	beq.n	800c9ac <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800c9a2:	4b1d      	ldr	r3, [pc, #116]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c9a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c9a8:	60da      	str	r2, [r3, #12]
 800c9aa:	e002      	b.n	800c9b2 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800c9ac:	4b1a      	ldr	r3, [pc, #104]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	f003 0304 	and.w	r3, r3, #4
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d003      	beq.n	800c9c4 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800c9bc:	4b16      	ldr	r3, [pc, #88]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c9be:	2200      	movs	r2, #0
 800c9c0:	609a      	str	r2, [r3, #8]
 800c9c2:	e016      	b.n	800c9f2 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800c9c4:	4b14      	ldr	r3, [pc, #80]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c9c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c9ca:	609a      	str	r2, [r3, #8]
 800c9cc:	e011      	b.n	800c9f2 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800c9ce:	bf00      	nop
 800c9d0:	e000      	b.n	800c9d4 <ethernetif_update_config+0xb0>
          goto error;
 800c9d2:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800c9d4:	4b10      	ldr	r3, [pc, #64]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c9d6:	68db      	ldr	r3, [r3, #12]
 800c9d8:	08db      	lsrs	r3, r3, #3
 800c9da:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800c9dc:	4b0e      	ldr	r3, [pc, #56]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c9de:	689b      	ldr	r3, [r3, #8]
 800c9e0:	085b      	lsrs	r3, r3, #1
 800c9e2:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800c9e4:	4313      	orrs	r3, r2
 800c9e6:	b29b      	uxth	r3, r3
 800c9e8:	461a      	mov	r2, r3
 800c9ea:	2100      	movs	r1, #0
 800c9ec:	480a      	ldr	r0, [pc, #40]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c9ee:	f7f8 fe45 	bl	800567c <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800c9f2:	2100      	movs	r1, #0
 800c9f4:	4808      	ldr	r0, [pc, #32]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c9f6:	f7f8 ff05 	bl	8005804 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800c9fa:	4807      	ldr	r0, [pc, #28]	; (800ca18 <ethernetif_update_config+0xf4>)
 800c9fc:	f7f8 fea4 	bl	8005748 <HAL_ETH_Start>
 800ca00:	e002      	b.n	800ca08 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800ca02:	4805      	ldr	r0, [pc, #20]	; (800ca18 <ethernetif_update_config+0xf4>)
 800ca04:	f7f8 fecf 	bl	80057a6 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800ca08:	6878      	ldr	r0, [r7, #4]
 800ca0a:	f000 f807 	bl	800ca1c <ethernetif_notify_conn_changed>
}
 800ca0e:	bf00      	nop
 800ca10:	3710      	adds	r7, #16
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}
 800ca16:	bf00      	nop
 800ca18:	2000d6e8 	.word	0x2000d6e8

0800ca1c <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800ca1c:	b480      	push	{r7}
 800ca1e:	b083      	sub	sp, #12
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800ca24:	bf00      	nop
 800ca26:	370c      	adds	r7, #12
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2e:	4770      	bx	lr

0800ca30 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b084      	sub	sp, #16
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	4603      	mov	r3, r0
 800ca38:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ca3a:	79fb      	ldrb	r3, [r7, #7]
 800ca3c:	4a08      	ldr	r2, [pc, #32]	; (800ca60 <disk_status+0x30>)
 800ca3e:	009b      	lsls	r3, r3, #2
 800ca40:	4413      	add	r3, r2
 800ca42:	685b      	ldr	r3, [r3, #4]
 800ca44:	685b      	ldr	r3, [r3, #4]
 800ca46:	79fa      	ldrb	r2, [r7, #7]
 800ca48:	4905      	ldr	r1, [pc, #20]	; (800ca60 <disk_status+0x30>)
 800ca4a:	440a      	add	r2, r1
 800ca4c:	7a12      	ldrb	r2, [r2, #8]
 800ca4e:	4610      	mov	r0, r2
 800ca50:	4798      	blx	r3
 800ca52:	4603      	mov	r3, r0
 800ca54:	73fb      	strb	r3, [r7, #15]
  return stat;
 800ca56:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	3710      	adds	r7, #16
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	bd80      	pop	{r7, pc}
 800ca60:	2000d758 	.word	0x2000d758

0800ca64 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b084      	sub	sp, #16
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800ca6e:	2300      	movs	r3, #0
 800ca70:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800ca72:	79fb      	ldrb	r3, [r7, #7]
 800ca74:	4a0d      	ldr	r2, [pc, #52]	; (800caac <disk_initialize+0x48>)
 800ca76:	5cd3      	ldrb	r3, [r2, r3]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d111      	bne.n	800caa0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800ca7c:	79fb      	ldrb	r3, [r7, #7]
 800ca7e:	4a0b      	ldr	r2, [pc, #44]	; (800caac <disk_initialize+0x48>)
 800ca80:	2101      	movs	r1, #1
 800ca82:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ca84:	79fb      	ldrb	r3, [r7, #7]
 800ca86:	4a09      	ldr	r2, [pc, #36]	; (800caac <disk_initialize+0x48>)
 800ca88:	009b      	lsls	r3, r3, #2
 800ca8a:	4413      	add	r3, r2
 800ca8c:	685b      	ldr	r3, [r3, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	79fa      	ldrb	r2, [r7, #7]
 800ca92:	4906      	ldr	r1, [pc, #24]	; (800caac <disk_initialize+0x48>)
 800ca94:	440a      	add	r2, r1
 800ca96:	7a12      	ldrb	r2, [r2, #8]
 800ca98:	4610      	mov	r0, r2
 800ca9a:	4798      	blx	r3
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800caa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800caa2:	4618      	mov	r0, r3
 800caa4:	3710      	adds	r7, #16
 800caa6:	46bd      	mov	sp, r7
 800caa8:	bd80      	pop	{r7, pc}
 800caaa:	bf00      	nop
 800caac:	2000d758 	.word	0x2000d758

0800cab0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800cab0:	b590      	push	{r4, r7, lr}
 800cab2:	b087      	sub	sp, #28
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	60b9      	str	r1, [r7, #8]
 800cab8:	607a      	str	r2, [r7, #4]
 800caba:	603b      	str	r3, [r7, #0]
 800cabc:	4603      	mov	r3, r0
 800cabe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800cac0:	7bfb      	ldrb	r3, [r7, #15]
 800cac2:	4a0a      	ldr	r2, [pc, #40]	; (800caec <disk_read+0x3c>)
 800cac4:	009b      	lsls	r3, r3, #2
 800cac6:	4413      	add	r3, r2
 800cac8:	685b      	ldr	r3, [r3, #4]
 800caca:	689c      	ldr	r4, [r3, #8]
 800cacc:	7bfb      	ldrb	r3, [r7, #15]
 800cace:	4a07      	ldr	r2, [pc, #28]	; (800caec <disk_read+0x3c>)
 800cad0:	4413      	add	r3, r2
 800cad2:	7a18      	ldrb	r0, [r3, #8]
 800cad4:	683b      	ldr	r3, [r7, #0]
 800cad6:	687a      	ldr	r2, [r7, #4]
 800cad8:	68b9      	ldr	r1, [r7, #8]
 800cada:	47a0      	blx	r4
 800cadc:	4603      	mov	r3, r0
 800cade:	75fb      	strb	r3, [r7, #23]
  return res;
 800cae0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	371c      	adds	r7, #28
 800cae6:	46bd      	mov	sp, r7
 800cae8:	bd90      	pop	{r4, r7, pc}
 800caea:	bf00      	nop
 800caec:	2000d758 	.word	0x2000d758

0800caf0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800caf0:	b590      	push	{r4, r7, lr}
 800caf2:	b087      	sub	sp, #28
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	60b9      	str	r1, [r7, #8]
 800caf8:	607a      	str	r2, [r7, #4]
 800cafa:	603b      	str	r3, [r7, #0]
 800cafc:	4603      	mov	r3, r0
 800cafe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800cb00:	7bfb      	ldrb	r3, [r7, #15]
 800cb02:	4a0a      	ldr	r2, [pc, #40]	; (800cb2c <disk_write+0x3c>)
 800cb04:	009b      	lsls	r3, r3, #2
 800cb06:	4413      	add	r3, r2
 800cb08:	685b      	ldr	r3, [r3, #4]
 800cb0a:	68dc      	ldr	r4, [r3, #12]
 800cb0c:	7bfb      	ldrb	r3, [r7, #15]
 800cb0e:	4a07      	ldr	r2, [pc, #28]	; (800cb2c <disk_write+0x3c>)
 800cb10:	4413      	add	r3, r2
 800cb12:	7a18      	ldrb	r0, [r3, #8]
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	687a      	ldr	r2, [r7, #4]
 800cb18:	68b9      	ldr	r1, [r7, #8]
 800cb1a:	47a0      	blx	r4
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	75fb      	strb	r3, [r7, #23]
  return res;
 800cb20:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	371c      	adds	r7, #28
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd90      	pop	{r4, r7, pc}
 800cb2a:	bf00      	nop
 800cb2c:	2000d758 	.word	0x2000d758

0800cb30 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b084      	sub	sp, #16
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	4603      	mov	r3, r0
 800cb38:	603a      	str	r2, [r7, #0]
 800cb3a:	71fb      	strb	r3, [r7, #7]
 800cb3c:	460b      	mov	r3, r1
 800cb3e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800cb40:	79fb      	ldrb	r3, [r7, #7]
 800cb42:	4a09      	ldr	r2, [pc, #36]	; (800cb68 <disk_ioctl+0x38>)
 800cb44:	009b      	lsls	r3, r3, #2
 800cb46:	4413      	add	r3, r2
 800cb48:	685b      	ldr	r3, [r3, #4]
 800cb4a:	691b      	ldr	r3, [r3, #16]
 800cb4c:	79fa      	ldrb	r2, [r7, #7]
 800cb4e:	4906      	ldr	r1, [pc, #24]	; (800cb68 <disk_ioctl+0x38>)
 800cb50:	440a      	add	r2, r1
 800cb52:	7a10      	ldrb	r0, [r2, #8]
 800cb54:	79b9      	ldrb	r1, [r7, #6]
 800cb56:	683a      	ldr	r2, [r7, #0]
 800cb58:	4798      	blx	r3
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	73fb      	strb	r3, [r7, #15]
  return res;
 800cb5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	3710      	adds	r7, #16
 800cb64:	46bd      	mov	sp, r7
 800cb66:	bd80      	pop	{r7, pc}
 800cb68:	2000d758 	.word	0x2000d758

0800cb6c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	b085      	sub	sp, #20
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	3301      	adds	r3, #1
 800cb78:	781b      	ldrb	r3, [r3, #0]
 800cb7a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800cb7c:	89fb      	ldrh	r3, [r7, #14]
 800cb7e:	021b      	lsls	r3, r3, #8
 800cb80:	b21a      	sxth	r2, r3
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	781b      	ldrb	r3, [r3, #0]
 800cb86:	b21b      	sxth	r3, r3
 800cb88:	4313      	orrs	r3, r2
 800cb8a:	b21b      	sxth	r3, r3
 800cb8c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800cb8e:	89fb      	ldrh	r3, [r7, #14]
}
 800cb90:	4618      	mov	r0, r3
 800cb92:	3714      	adds	r7, #20
 800cb94:	46bd      	mov	sp, r7
 800cb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9a:	4770      	bx	lr

0800cb9c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800cb9c:	b480      	push	{r7}
 800cb9e:	b085      	sub	sp, #20
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	3303      	adds	r3, #3
 800cba8:	781b      	ldrb	r3, [r3, #0]
 800cbaa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	021b      	lsls	r3, r3, #8
 800cbb0:	687a      	ldr	r2, [r7, #4]
 800cbb2:	3202      	adds	r2, #2
 800cbb4:	7812      	ldrb	r2, [r2, #0]
 800cbb6:	4313      	orrs	r3, r2
 800cbb8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	021b      	lsls	r3, r3, #8
 800cbbe:	687a      	ldr	r2, [r7, #4]
 800cbc0:	3201      	adds	r2, #1
 800cbc2:	7812      	ldrb	r2, [r2, #0]
 800cbc4:	4313      	orrs	r3, r2
 800cbc6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	021b      	lsls	r3, r3, #8
 800cbcc:	687a      	ldr	r2, [r7, #4]
 800cbce:	7812      	ldrb	r2, [r2, #0]
 800cbd0:	4313      	orrs	r3, r2
 800cbd2:	60fb      	str	r3, [r7, #12]
	return rv;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
}
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	3714      	adds	r7, #20
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe0:	4770      	bx	lr

0800cbe2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800cbe2:	b480      	push	{r7}
 800cbe4:	b083      	sub	sp, #12
 800cbe6:	af00      	add	r7, sp, #0
 800cbe8:	6078      	str	r0, [r7, #4]
 800cbea:	460b      	mov	r3, r1
 800cbec:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	1c5a      	adds	r2, r3, #1
 800cbf2:	607a      	str	r2, [r7, #4]
 800cbf4:	887a      	ldrh	r2, [r7, #2]
 800cbf6:	b2d2      	uxtb	r2, r2
 800cbf8:	701a      	strb	r2, [r3, #0]
 800cbfa:	887b      	ldrh	r3, [r7, #2]
 800cbfc:	0a1b      	lsrs	r3, r3, #8
 800cbfe:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	1c5a      	adds	r2, r3, #1
 800cc04:	607a      	str	r2, [r7, #4]
 800cc06:	887a      	ldrh	r2, [r7, #2]
 800cc08:	b2d2      	uxtb	r2, r2
 800cc0a:	701a      	strb	r2, [r3, #0]
}
 800cc0c:	bf00      	nop
 800cc0e:	370c      	adds	r7, #12
 800cc10:	46bd      	mov	sp, r7
 800cc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc16:	4770      	bx	lr

0800cc18 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b083      	sub	sp, #12
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
 800cc20:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	1c5a      	adds	r2, r3, #1
 800cc26:	607a      	str	r2, [r7, #4]
 800cc28:	683a      	ldr	r2, [r7, #0]
 800cc2a:	b2d2      	uxtb	r2, r2
 800cc2c:	701a      	strb	r2, [r3, #0]
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	0a1b      	lsrs	r3, r3, #8
 800cc32:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	1c5a      	adds	r2, r3, #1
 800cc38:	607a      	str	r2, [r7, #4]
 800cc3a:	683a      	ldr	r2, [r7, #0]
 800cc3c:	b2d2      	uxtb	r2, r2
 800cc3e:	701a      	strb	r2, [r3, #0]
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	0a1b      	lsrs	r3, r3, #8
 800cc44:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	1c5a      	adds	r2, r3, #1
 800cc4a:	607a      	str	r2, [r7, #4]
 800cc4c:	683a      	ldr	r2, [r7, #0]
 800cc4e:	b2d2      	uxtb	r2, r2
 800cc50:	701a      	strb	r2, [r3, #0]
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	0a1b      	lsrs	r3, r3, #8
 800cc56:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	1c5a      	adds	r2, r3, #1
 800cc5c:	607a      	str	r2, [r7, #4]
 800cc5e:	683a      	ldr	r2, [r7, #0]
 800cc60:	b2d2      	uxtb	r2, r2
 800cc62:	701a      	strb	r2, [r3, #0]
}
 800cc64:	bf00      	nop
 800cc66:	370c      	adds	r7, #12
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6e:	4770      	bx	lr

0800cc70 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800cc70:	b480      	push	{r7}
 800cc72:	b087      	sub	sp, #28
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	60f8      	str	r0, [r7, #12]
 800cc78:	60b9      	str	r1, [r7, #8]
 800cc7a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d00d      	beq.n	800cca6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800cc8a:	693a      	ldr	r2, [r7, #16]
 800cc8c:	1c53      	adds	r3, r2, #1
 800cc8e:	613b      	str	r3, [r7, #16]
 800cc90:	697b      	ldr	r3, [r7, #20]
 800cc92:	1c59      	adds	r1, r3, #1
 800cc94:	6179      	str	r1, [r7, #20]
 800cc96:	7812      	ldrb	r2, [r2, #0]
 800cc98:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	3b01      	subs	r3, #1
 800cc9e:	607b      	str	r3, [r7, #4]
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d1f1      	bne.n	800cc8a <mem_cpy+0x1a>
	}
}
 800cca6:	bf00      	nop
 800cca8:	371c      	adds	r7, #28
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb0:	4770      	bx	lr

0800ccb2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ccb2:	b480      	push	{r7}
 800ccb4:	b087      	sub	sp, #28
 800ccb6:	af00      	add	r7, sp, #0
 800ccb8:	60f8      	str	r0, [r7, #12]
 800ccba:	60b9      	str	r1, [r7, #8]
 800ccbc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800ccc2:	697b      	ldr	r3, [r7, #20]
 800ccc4:	1c5a      	adds	r2, r3, #1
 800ccc6:	617a      	str	r2, [r7, #20]
 800ccc8:	68ba      	ldr	r2, [r7, #8]
 800ccca:	b2d2      	uxtb	r2, r2
 800cccc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	3b01      	subs	r3, #1
 800ccd2:	607b      	str	r3, [r7, #4]
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d1f3      	bne.n	800ccc2 <mem_set+0x10>
}
 800ccda:	bf00      	nop
 800ccdc:	bf00      	nop
 800ccde:	371c      	adds	r7, #28
 800cce0:	46bd      	mov	sp, r7
 800cce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce6:	4770      	bx	lr

0800cce8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800cce8:	b480      	push	{r7}
 800ccea:	b089      	sub	sp, #36	; 0x24
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	60f8      	str	r0, [r7, #12]
 800ccf0:	60b9      	str	r1, [r7, #8]
 800ccf2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	61fb      	str	r3, [r7, #28]
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800cd00:	69fb      	ldr	r3, [r7, #28]
 800cd02:	1c5a      	adds	r2, r3, #1
 800cd04:	61fa      	str	r2, [r7, #28]
 800cd06:	781b      	ldrb	r3, [r3, #0]
 800cd08:	4619      	mov	r1, r3
 800cd0a:	69bb      	ldr	r3, [r7, #24]
 800cd0c:	1c5a      	adds	r2, r3, #1
 800cd0e:	61ba      	str	r2, [r7, #24]
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	1acb      	subs	r3, r1, r3
 800cd14:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	3b01      	subs	r3, #1
 800cd1a:	607b      	str	r3, [r7, #4]
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d002      	beq.n	800cd28 <mem_cmp+0x40>
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d0eb      	beq.n	800cd00 <mem_cmp+0x18>

	return r;
 800cd28:	697b      	ldr	r3, [r7, #20]
}
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	3724      	adds	r7, #36	; 0x24
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd34:	4770      	bx	lr

0800cd36 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800cd36:	b480      	push	{r7}
 800cd38:	b083      	sub	sp, #12
 800cd3a:	af00      	add	r7, sp, #0
 800cd3c:	6078      	str	r0, [r7, #4]
 800cd3e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800cd40:	e002      	b.n	800cd48 <chk_chr+0x12>
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	3301      	adds	r3, #1
 800cd46:	607b      	str	r3, [r7, #4]
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	781b      	ldrb	r3, [r3, #0]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d005      	beq.n	800cd5c <chk_chr+0x26>
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	461a      	mov	r2, r3
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	4293      	cmp	r3, r2
 800cd5a:	d1f2      	bne.n	800cd42 <chk_chr+0xc>
	return *str;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	781b      	ldrb	r3, [r3, #0]
}
 800cd60:	4618      	mov	r0, r3
 800cd62:	370c      	adds	r7, #12
 800cd64:	46bd      	mov	sp, r7
 800cd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6a:	4770      	bx	lr

0800cd6c <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800cd6c:	b580      	push	{r7, lr}
 800cd6e:	b082      	sub	sp, #8
 800cd70:	af00      	add	r7, sp, #0
 800cd72:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d009      	beq.n	800cd8e <lock_fs+0x22>
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	691b      	ldr	r3, [r3, #16]
 800cd7e:	4618      	mov	r0, r3
 800cd80:	f003 faf5 	bl	801036e <ff_req_grant>
 800cd84:	4603      	mov	r3, r0
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d001      	beq.n	800cd8e <lock_fs+0x22>
 800cd8a:	2301      	movs	r3, #1
 800cd8c:	e000      	b.n	800cd90 <lock_fs+0x24>
 800cd8e:	2300      	movs	r3, #0
}
 800cd90:	4618      	mov	r0, r3
 800cd92:	3708      	adds	r7, #8
 800cd94:	46bd      	mov	sp, r7
 800cd96:	bd80      	pop	{r7, pc}

0800cd98 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b082      	sub	sp, #8
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
 800cda0:	460b      	mov	r3, r1
 800cda2:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d00d      	beq.n	800cdc6 <unlock_fs+0x2e>
 800cdaa:	78fb      	ldrb	r3, [r7, #3]
 800cdac:	2b0c      	cmp	r3, #12
 800cdae:	d00a      	beq.n	800cdc6 <unlock_fs+0x2e>
 800cdb0:	78fb      	ldrb	r3, [r7, #3]
 800cdb2:	2b0b      	cmp	r3, #11
 800cdb4:	d007      	beq.n	800cdc6 <unlock_fs+0x2e>
 800cdb6:	78fb      	ldrb	r3, [r7, #3]
 800cdb8:	2b0f      	cmp	r3, #15
 800cdba:	d004      	beq.n	800cdc6 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	691b      	ldr	r3, [r3, #16]
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	f003 fae9 	bl	8010398 <ff_rel_grant>
	}
}
 800cdc6:	bf00      	nop
 800cdc8:	3708      	adds	r7, #8
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
	...

0800cdd0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cdd0:	b480      	push	{r7}
 800cdd2:	b085      	sub	sp, #20
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
 800cdd8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800cdda:	2300      	movs	r3, #0
 800cddc:	60bb      	str	r3, [r7, #8]
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	60fb      	str	r3, [r7, #12]
 800cde2:	e029      	b.n	800ce38 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800cde4:	4a27      	ldr	r2, [pc, #156]	; (800ce84 <chk_lock+0xb4>)
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	011b      	lsls	r3, r3, #4
 800cdea:	4413      	add	r3, r2
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d01d      	beq.n	800ce2e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800cdf2:	4a24      	ldr	r2, [pc, #144]	; (800ce84 <chk_lock+0xb4>)
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	011b      	lsls	r3, r3, #4
 800cdf8:	4413      	add	r3, r2
 800cdfa:	681a      	ldr	r2, [r3, #0]
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	429a      	cmp	r2, r3
 800ce02:	d116      	bne.n	800ce32 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ce04:	4a1f      	ldr	r2, [pc, #124]	; (800ce84 <chk_lock+0xb4>)
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	011b      	lsls	r3, r3, #4
 800ce0a:	4413      	add	r3, r2
 800ce0c:	3304      	adds	r3, #4
 800ce0e:	681a      	ldr	r2, [r3, #0]
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ce14:	429a      	cmp	r2, r3
 800ce16:	d10c      	bne.n	800ce32 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ce18:	4a1a      	ldr	r2, [pc, #104]	; (800ce84 <chk_lock+0xb4>)
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	011b      	lsls	r3, r3, #4
 800ce1e:	4413      	add	r3, r2
 800ce20:	3308      	adds	r3, #8
 800ce22:	681a      	ldr	r2, [r3, #0]
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ce28:	429a      	cmp	r2, r3
 800ce2a:	d102      	bne.n	800ce32 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ce2c:	e007      	b.n	800ce3e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ce2e:	2301      	movs	r3, #1
 800ce30:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	3301      	adds	r3, #1
 800ce36:	60fb      	str	r3, [r7, #12]
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	2b01      	cmp	r3, #1
 800ce3c:	d9d2      	bls.n	800cde4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	2b02      	cmp	r3, #2
 800ce42:	d109      	bne.n	800ce58 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d102      	bne.n	800ce50 <chk_lock+0x80>
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	2b02      	cmp	r3, #2
 800ce4e:	d101      	bne.n	800ce54 <chk_lock+0x84>
 800ce50:	2300      	movs	r3, #0
 800ce52:	e010      	b.n	800ce76 <chk_lock+0xa6>
 800ce54:	2312      	movs	r3, #18
 800ce56:	e00e      	b.n	800ce76 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ce58:	683b      	ldr	r3, [r7, #0]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d108      	bne.n	800ce70 <chk_lock+0xa0>
 800ce5e:	4a09      	ldr	r2, [pc, #36]	; (800ce84 <chk_lock+0xb4>)
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	011b      	lsls	r3, r3, #4
 800ce64:	4413      	add	r3, r2
 800ce66:	330c      	adds	r3, #12
 800ce68:	881b      	ldrh	r3, [r3, #0]
 800ce6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ce6e:	d101      	bne.n	800ce74 <chk_lock+0xa4>
 800ce70:	2310      	movs	r3, #16
 800ce72:	e000      	b.n	800ce76 <chk_lock+0xa6>
 800ce74:	2300      	movs	r3, #0
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	3714      	adds	r7, #20
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce80:	4770      	bx	lr
 800ce82:	bf00      	nop
 800ce84:	2000d738 	.word	0x2000d738

0800ce88 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ce88:	b480      	push	{r7}
 800ce8a:	b083      	sub	sp, #12
 800ce8c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ce8e:	2300      	movs	r3, #0
 800ce90:	607b      	str	r3, [r7, #4]
 800ce92:	e002      	b.n	800ce9a <enq_lock+0x12>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	3301      	adds	r3, #1
 800ce98:	607b      	str	r3, [r7, #4]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	2b01      	cmp	r3, #1
 800ce9e:	d806      	bhi.n	800ceae <enq_lock+0x26>
 800cea0:	4a09      	ldr	r2, [pc, #36]	; (800cec8 <enq_lock+0x40>)
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	011b      	lsls	r3, r3, #4
 800cea6:	4413      	add	r3, r2
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d1f2      	bne.n	800ce94 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	2b02      	cmp	r3, #2
 800ceb2:	bf14      	ite	ne
 800ceb4:	2301      	movne	r3, #1
 800ceb6:	2300      	moveq	r3, #0
 800ceb8:	b2db      	uxtb	r3, r3
}
 800ceba:	4618      	mov	r0, r3
 800cebc:	370c      	adds	r7, #12
 800cebe:	46bd      	mov	sp, r7
 800cec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec4:	4770      	bx	lr
 800cec6:	bf00      	nop
 800cec8:	2000d738 	.word	0x2000d738

0800cecc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cecc:	b480      	push	{r7}
 800cece:	b085      	sub	sp, #20
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
 800ced4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ced6:	2300      	movs	r3, #0
 800ced8:	60fb      	str	r3, [r7, #12]
 800ceda:	e01f      	b.n	800cf1c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800cedc:	4a41      	ldr	r2, [pc, #260]	; (800cfe4 <inc_lock+0x118>)
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	011b      	lsls	r3, r3, #4
 800cee2:	4413      	add	r3, r2
 800cee4:	681a      	ldr	r2, [r3, #0]
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	429a      	cmp	r2, r3
 800ceec:	d113      	bne.n	800cf16 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ceee:	4a3d      	ldr	r2, [pc, #244]	; (800cfe4 <inc_lock+0x118>)
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	011b      	lsls	r3, r3, #4
 800cef4:	4413      	add	r3, r2
 800cef6:	3304      	adds	r3, #4
 800cef8:	681a      	ldr	r2, [r3, #0]
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800cefe:	429a      	cmp	r2, r3
 800cf00:	d109      	bne.n	800cf16 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800cf02:	4a38      	ldr	r2, [pc, #224]	; (800cfe4 <inc_lock+0x118>)
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	011b      	lsls	r3, r3, #4
 800cf08:	4413      	add	r3, r2
 800cf0a:	3308      	adds	r3, #8
 800cf0c:	681a      	ldr	r2, [r3, #0]
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800cf12:	429a      	cmp	r2, r3
 800cf14:	d006      	beq.n	800cf24 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	3301      	adds	r3, #1
 800cf1a:	60fb      	str	r3, [r7, #12]
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	2b01      	cmp	r3, #1
 800cf20:	d9dc      	bls.n	800cedc <inc_lock+0x10>
 800cf22:	e000      	b.n	800cf26 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800cf24:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	2b02      	cmp	r3, #2
 800cf2a:	d132      	bne.n	800cf92 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	60fb      	str	r3, [r7, #12]
 800cf30:	e002      	b.n	800cf38 <inc_lock+0x6c>
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	3301      	adds	r3, #1
 800cf36:	60fb      	str	r3, [r7, #12]
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	2b01      	cmp	r3, #1
 800cf3c:	d806      	bhi.n	800cf4c <inc_lock+0x80>
 800cf3e:	4a29      	ldr	r2, [pc, #164]	; (800cfe4 <inc_lock+0x118>)
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	011b      	lsls	r3, r3, #4
 800cf44:	4413      	add	r3, r2
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d1f2      	bne.n	800cf32 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	2b02      	cmp	r3, #2
 800cf50:	d101      	bne.n	800cf56 <inc_lock+0x8a>
 800cf52:	2300      	movs	r3, #0
 800cf54:	e040      	b.n	800cfd8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681a      	ldr	r2, [r3, #0]
 800cf5a:	4922      	ldr	r1, [pc, #136]	; (800cfe4 <inc_lock+0x118>)
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	011b      	lsls	r3, r3, #4
 800cf60:	440b      	add	r3, r1
 800cf62:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	689a      	ldr	r2, [r3, #8]
 800cf68:	491e      	ldr	r1, [pc, #120]	; (800cfe4 <inc_lock+0x118>)
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	011b      	lsls	r3, r3, #4
 800cf6e:	440b      	add	r3, r1
 800cf70:	3304      	adds	r3, #4
 800cf72:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	695a      	ldr	r2, [r3, #20]
 800cf78:	491a      	ldr	r1, [pc, #104]	; (800cfe4 <inc_lock+0x118>)
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	011b      	lsls	r3, r3, #4
 800cf7e:	440b      	add	r3, r1
 800cf80:	3308      	adds	r3, #8
 800cf82:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800cf84:	4a17      	ldr	r2, [pc, #92]	; (800cfe4 <inc_lock+0x118>)
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	011b      	lsls	r3, r3, #4
 800cf8a:	4413      	add	r3, r2
 800cf8c:	330c      	adds	r3, #12
 800cf8e:	2200      	movs	r2, #0
 800cf90:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d009      	beq.n	800cfac <inc_lock+0xe0>
 800cf98:	4a12      	ldr	r2, [pc, #72]	; (800cfe4 <inc_lock+0x118>)
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	011b      	lsls	r3, r3, #4
 800cf9e:	4413      	add	r3, r2
 800cfa0:	330c      	adds	r3, #12
 800cfa2:	881b      	ldrh	r3, [r3, #0]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d001      	beq.n	800cfac <inc_lock+0xe0>
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	e015      	b.n	800cfd8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d108      	bne.n	800cfc4 <inc_lock+0xf8>
 800cfb2:	4a0c      	ldr	r2, [pc, #48]	; (800cfe4 <inc_lock+0x118>)
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	011b      	lsls	r3, r3, #4
 800cfb8:	4413      	add	r3, r2
 800cfba:	330c      	adds	r3, #12
 800cfbc:	881b      	ldrh	r3, [r3, #0]
 800cfbe:	3301      	adds	r3, #1
 800cfc0:	b29a      	uxth	r2, r3
 800cfc2:	e001      	b.n	800cfc8 <inc_lock+0xfc>
 800cfc4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cfc8:	4906      	ldr	r1, [pc, #24]	; (800cfe4 <inc_lock+0x118>)
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	011b      	lsls	r3, r3, #4
 800cfce:	440b      	add	r3, r1
 800cfd0:	330c      	adds	r3, #12
 800cfd2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	3301      	adds	r3, #1
}
 800cfd8:	4618      	mov	r0, r3
 800cfda:	3714      	adds	r7, #20
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe2:	4770      	bx	lr
 800cfe4:	2000d738 	.word	0x2000d738

0800cfe8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800cfe8:	b480      	push	{r7}
 800cfea:	b085      	sub	sp, #20
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	3b01      	subs	r3, #1
 800cff4:	607b      	str	r3, [r7, #4]
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	2b01      	cmp	r3, #1
 800cffa:	d825      	bhi.n	800d048 <dec_lock+0x60>
		n = Files[i].ctr;
 800cffc:	4a17      	ldr	r2, [pc, #92]	; (800d05c <dec_lock+0x74>)
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	011b      	lsls	r3, r3, #4
 800d002:	4413      	add	r3, r2
 800d004:	330c      	adds	r3, #12
 800d006:	881b      	ldrh	r3, [r3, #0]
 800d008:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d00a:	89fb      	ldrh	r3, [r7, #14]
 800d00c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d010:	d101      	bne.n	800d016 <dec_lock+0x2e>
 800d012:	2300      	movs	r3, #0
 800d014:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d016:	89fb      	ldrh	r3, [r7, #14]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d002      	beq.n	800d022 <dec_lock+0x3a>
 800d01c:	89fb      	ldrh	r3, [r7, #14]
 800d01e:	3b01      	subs	r3, #1
 800d020:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d022:	4a0e      	ldr	r2, [pc, #56]	; (800d05c <dec_lock+0x74>)
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	011b      	lsls	r3, r3, #4
 800d028:	4413      	add	r3, r2
 800d02a:	330c      	adds	r3, #12
 800d02c:	89fa      	ldrh	r2, [r7, #14]
 800d02e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d030:	89fb      	ldrh	r3, [r7, #14]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d105      	bne.n	800d042 <dec_lock+0x5a>
 800d036:	4a09      	ldr	r2, [pc, #36]	; (800d05c <dec_lock+0x74>)
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	011b      	lsls	r3, r3, #4
 800d03c:	4413      	add	r3, r2
 800d03e:	2200      	movs	r2, #0
 800d040:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d042:	2300      	movs	r3, #0
 800d044:	737b      	strb	r3, [r7, #13]
 800d046:	e001      	b.n	800d04c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d048:	2302      	movs	r3, #2
 800d04a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d04c:	7b7b      	ldrb	r3, [r7, #13]
}
 800d04e:	4618      	mov	r0, r3
 800d050:	3714      	adds	r7, #20
 800d052:	46bd      	mov	sp, r7
 800d054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d058:	4770      	bx	lr
 800d05a:	bf00      	nop
 800d05c:	2000d738 	.word	0x2000d738

0800d060 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d060:	b480      	push	{r7}
 800d062:	b085      	sub	sp, #20
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d068:	2300      	movs	r3, #0
 800d06a:	60fb      	str	r3, [r7, #12]
 800d06c:	e010      	b.n	800d090 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d06e:	4a0d      	ldr	r2, [pc, #52]	; (800d0a4 <clear_lock+0x44>)
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	011b      	lsls	r3, r3, #4
 800d074:	4413      	add	r3, r2
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	687a      	ldr	r2, [r7, #4]
 800d07a:	429a      	cmp	r2, r3
 800d07c:	d105      	bne.n	800d08a <clear_lock+0x2a>
 800d07e:	4a09      	ldr	r2, [pc, #36]	; (800d0a4 <clear_lock+0x44>)
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	011b      	lsls	r3, r3, #4
 800d084:	4413      	add	r3, r2
 800d086:	2200      	movs	r2, #0
 800d088:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	3301      	adds	r3, #1
 800d08e:	60fb      	str	r3, [r7, #12]
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	2b01      	cmp	r3, #1
 800d094:	d9eb      	bls.n	800d06e <clear_lock+0xe>
	}
}
 800d096:	bf00      	nop
 800d098:	bf00      	nop
 800d09a:	3714      	adds	r7, #20
 800d09c:	46bd      	mov	sp, r7
 800d09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a2:	4770      	bx	lr
 800d0a4:	2000d738 	.word	0x2000d738

0800d0a8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d0a8:	b580      	push	{r7, lr}
 800d0aa:	b086      	sub	sp, #24
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	78db      	ldrb	r3, [r3, #3]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d034      	beq.n	800d126 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0c0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	7858      	ldrb	r0, [r3, #1]
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	697a      	ldr	r2, [r7, #20]
 800d0d0:	f7ff fd0e 	bl	800caf0 <disk_write>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d002      	beq.n	800d0e0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d0da:	2301      	movs	r3, #1
 800d0dc:	73fb      	strb	r3, [r7, #15]
 800d0de:	e022      	b.n	800d126 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0ea:	697a      	ldr	r2, [r7, #20]
 800d0ec:	1ad2      	subs	r2, r2, r3
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	6a1b      	ldr	r3, [r3, #32]
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	d217      	bcs.n	800d126 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	789b      	ldrb	r3, [r3, #2]
 800d0fa:	613b      	str	r3, [r7, #16]
 800d0fc:	e010      	b.n	800d120 <sync_window+0x78>
					wsect += fs->fsize;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6a1b      	ldr	r3, [r3, #32]
 800d102:	697a      	ldr	r2, [r7, #20]
 800d104:	4413      	add	r3, r2
 800d106:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	7858      	ldrb	r0, [r3, #1]
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d112:	2301      	movs	r3, #1
 800d114:	697a      	ldr	r2, [r7, #20]
 800d116:	f7ff fceb 	bl	800caf0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d11a:	693b      	ldr	r3, [r7, #16]
 800d11c:	3b01      	subs	r3, #1
 800d11e:	613b      	str	r3, [r7, #16]
 800d120:	693b      	ldr	r3, [r7, #16]
 800d122:	2b01      	cmp	r3, #1
 800d124:	d8eb      	bhi.n	800d0fe <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d126:	7bfb      	ldrb	r3, [r7, #15]
}
 800d128:	4618      	mov	r0, r3
 800d12a:	3718      	adds	r7, #24
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}

0800d130 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b084      	sub	sp, #16
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
 800d138:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d13a:	2300      	movs	r3, #0
 800d13c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d142:	683a      	ldr	r2, [r7, #0]
 800d144:	429a      	cmp	r2, r3
 800d146:	d01b      	beq.n	800d180 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d148:	6878      	ldr	r0, [r7, #4]
 800d14a:	f7ff ffad 	bl	800d0a8 <sync_window>
 800d14e:	4603      	mov	r3, r0
 800d150:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d152:	7bfb      	ldrb	r3, [r7, #15]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d113      	bne.n	800d180 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	7858      	ldrb	r0, [r3, #1]
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d162:	2301      	movs	r3, #1
 800d164:	683a      	ldr	r2, [r7, #0]
 800d166:	f7ff fca3 	bl	800cab0 <disk_read>
 800d16a:	4603      	mov	r3, r0
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d004      	beq.n	800d17a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d170:	f04f 33ff 	mov.w	r3, #4294967295
 800d174:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d176:	2301      	movs	r3, #1
 800d178:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	683a      	ldr	r2, [r7, #0]
 800d17e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800d180:	7bfb      	ldrb	r3, [r7, #15]
}
 800d182:	4618      	mov	r0, r3
 800d184:	3710      	adds	r7, #16
 800d186:	46bd      	mov	sp, r7
 800d188:	bd80      	pop	{r7, pc}
	...

0800d18c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b084      	sub	sp, #16
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d194:	6878      	ldr	r0, [r7, #4]
 800d196:	f7ff ff87 	bl	800d0a8 <sync_window>
 800d19a:	4603      	mov	r3, r0
 800d19c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d19e:	7bfb      	ldrb	r3, [r7, #15]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d158      	bne.n	800d256 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	781b      	ldrb	r3, [r3, #0]
 800d1a8:	2b03      	cmp	r3, #3
 800d1aa:	d148      	bne.n	800d23e <sync_fs+0xb2>
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	791b      	ldrb	r3, [r3, #4]
 800d1b0:	2b01      	cmp	r3, #1
 800d1b2:	d144      	bne.n	800d23e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	3338      	adds	r3, #56	; 0x38
 800d1b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d1bc:	2100      	movs	r1, #0
 800d1be:	4618      	mov	r0, r3
 800d1c0:	f7ff fd77 	bl	800ccb2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	3338      	adds	r3, #56	; 0x38
 800d1c8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d1cc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	f7ff fd06 	bl	800cbe2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	3338      	adds	r3, #56	; 0x38
 800d1da:	4921      	ldr	r1, [pc, #132]	; (800d260 <sync_fs+0xd4>)
 800d1dc:	4618      	mov	r0, r3
 800d1de:	f7ff fd1b 	bl	800cc18 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	3338      	adds	r3, #56	; 0x38
 800d1e6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d1ea:	491e      	ldr	r1, [pc, #120]	; (800d264 <sync_fs+0xd8>)
 800d1ec:	4618      	mov	r0, r3
 800d1ee:	f7ff fd13 	bl	800cc18 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	3338      	adds	r3, #56	; 0x38
 800d1f6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	699b      	ldr	r3, [r3, #24]
 800d1fe:	4619      	mov	r1, r3
 800d200:	4610      	mov	r0, r2
 800d202:	f7ff fd09 	bl	800cc18 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	3338      	adds	r3, #56	; 0x38
 800d20a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	695b      	ldr	r3, [r3, #20]
 800d212:	4619      	mov	r1, r3
 800d214:	4610      	mov	r0, r2
 800d216:	f7ff fcff 	bl	800cc18 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d21e:	1c5a      	adds	r2, r3, #1
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	7858      	ldrb	r0, [r3, #1]
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d232:	2301      	movs	r3, #1
 800d234:	f7ff fc5c 	bl	800caf0 <disk_write>
			fs->fsi_flag = 0;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2200      	movs	r2, #0
 800d23c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	785b      	ldrb	r3, [r3, #1]
 800d242:	2200      	movs	r2, #0
 800d244:	2100      	movs	r1, #0
 800d246:	4618      	mov	r0, r3
 800d248:	f7ff fc72 	bl	800cb30 <disk_ioctl>
 800d24c:	4603      	mov	r3, r0
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d001      	beq.n	800d256 <sync_fs+0xca>
 800d252:	2301      	movs	r3, #1
 800d254:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d256:	7bfb      	ldrb	r3, [r7, #15]
}
 800d258:	4618      	mov	r0, r3
 800d25a:	3710      	adds	r7, #16
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bd80      	pop	{r7, pc}
 800d260:	41615252 	.word	0x41615252
 800d264:	61417272 	.word	0x61417272

0800d268 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d268:	b480      	push	{r7}
 800d26a:	b083      	sub	sp, #12
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
 800d270:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	3b02      	subs	r3, #2
 800d276:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	69db      	ldr	r3, [r3, #28]
 800d27c:	3b02      	subs	r3, #2
 800d27e:	683a      	ldr	r2, [r7, #0]
 800d280:	429a      	cmp	r2, r3
 800d282:	d301      	bcc.n	800d288 <clust2sect+0x20>
 800d284:	2300      	movs	r3, #0
 800d286:	e008      	b.n	800d29a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	895b      	ldrh	r3, [r3, #10]
 800d28c:	461a      	mov	r2, r3
 800d28e:	683b      	ldr	r3, [r7, #0]
 800d290:	fb03 f202 	mul.w	r2, r3, r2
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d298:	4413      	add	r3, r2
}
 800d29a:	4618      	mov	r0, r3
 800d29c:	370c      	adds	r7, #12
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a4:	4770      	bx	lr

0800d2a6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d2a6:	b580      	push	{r7, lr}
 800d2a8:	b086      	sub	sp, #24
 800d2aa:	af00      	add	r7, sp, #0
 800d2ac:	6078      	str	r0, [r7, #4]
 800d2ae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	2b01      	cmp	r3, #1
 800d2ba:	d904      	bls.n	800d2c6 <get_fat+0x20>
 800d2bc:	693b      	ldr	r3, [r7, #16]
 800d2be:	69db      	ldr	r3, [r3, #28]
 800d2c0:	683a      	ldr	r2, [r7, #0]
 800d2c2:	429a      	cmp	r2, r3
 800d2c4:	d302      	bcc.n	800d2cc <get_fat+0x26>
		val = 1;	/* Internal error */
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	617b      	str	r3, [r7, #20]
 800d2ca:	e08f      	b.n	800d3ec <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d2cc:	f04f 33ff 	mov.w	r3, #4294967295
 800d2d0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d2d2:	693b      	ldr	r3, [r7, #16]
 800d2d4:	781b      	ldrb	r3, [r3, #0]
 800d2d6:	2b03      	cmp	r3, #3
 800d2d8:	d062      	beq.n	800d3a0 <get_fat+0xfa>
 800d2da:	2b03      	cmp	r3, #3
 800d2dc:	dc7c      	bgt.n	800d3d8 <get_fat+0x132>
 800d2de:	2b01      	cmp	r3, #1
 800d2e0:	d002      	beq.n	800d2e8 <get_fat+0x42>
 800d2e2:	2b02      	cmp	r3, #2
 800d2e4:	d042      	beq.n	800d36c <get_fat+0xc6>
 800d2e6:	e077      	b.n	800d3d8 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	60fb      	str	r3, [r7, #12]
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	085b      	lsrs	r3, r3, #1
 800d2f0:	68fa      	ldr	r2, [r7, #12]
 800d2f2:	4413      	add	r3, r2
 800d2f4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d2f6:	693b      	ldr	r3, [r7, #16]
 800d2f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	0a5b      	lsrs	r3, r3, #9
 800d2fe:	4413      	add	r3, r2
 800d300:	4619      	mov	r1, r3
 800d302:	6938      	ldr	r0, [r7, #16]
 800d304:	f7ff ff14 	bl	800d130 <move_window>
 800d308:	4603      	mov	r3, r0
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d167      	bne.n	800d3de <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	1c5a      	adds	r2, r3, #1
 800d312:	60fa      	str	r2, [r7, #12]
 800d314:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d318:	693a      	ldr	r2, [r7, #16]
 800d31a:	4413      	add	r3, r2
 800d31c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d320:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d322:	693b      	ldr	r3, [r7, #16]
 800d324:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	0a5b      	lsrs	r3, r3, #9
 800d32a:	4413      	add	r3, r2
 800d32c:	4619      	mov	r1, r3
 800d32e:	6938      	ldr	r0, [r7, #16]
 800d330:	f7ff fefe 	bl	800d130 <move_window>
 800d334:	4603      	mov	r3, r0
 800d336:	2b00      	cmp	r3, #0
 800d338:	d153      	bne.n	800d3e2 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d340:	693a      	ldr	r2, [r7, #16]
 800d342:	4413      	add	r3, r2
 800d344:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d348:	021b      	lsls	r3, r3, #8
 800d34a:	461a      	mov	r2, r3
 800d34c:	68bb      	ldr	r3, [r7, #8]
 800d34e:	4313      	orrs	r3, r2
 800d350:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	f003 0301 	and.w	r3, r3, #1
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d002      	beq.n	800d362 <get_fat+0xbc>
 800d35c:	68bb      	ldr	r3, [r7, #8]
 800d35e:	091b      	lsrs	r3, r3, #4
 800d360:	e002      	b.n	800d368 <get_fat+0xc2>
 800d362:	68bb      	ldr	r3, [r7, #8]
 800d364:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d368:	617b      	str	r3, [r7, #20]
			break;
 800d36a:	e03f      	b.n	800d3ec <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d36c:	693b      	ldr	r3, [r7, #16]
 800d36e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	0a1b      	lsrs	r3, r3, #8
 800d374:	4413      	add	r3, r2
 800d376:	4619      	mov	r1, r3
 800d378:	6938      	ldr	r0, [r7, #16]
 800d37a:	f7ff fed9 	bl	800d130 <move_window>
 800d37e:	4603      	mov	r3, r0
 800d380:	2b00      	cmp	r3, #0
 800d382:	d130      	bne.n	800d3e6 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d384:	693b      	ldr	r3, [r7, #16]
 800d386:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	005b      	lsls	r3, r3, #1
 800d38e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d392:	4413      	add	r3, r2
 800d394:	4618      	mov	r0, r3
 800d396:	f7ff fbe9 	bl	800cb6c <ld_word>
 800d39a:	4603      	mov	r3, r0
 800d39c:	617b      	str	r3, [r7, #20]
			break;
 800d39e:	e025      	b.n	800d3ec <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d3a0:	693b      	ldr	r3, [r7, #16]
 800d3a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	09db      	lsrs	r3, r3, #7
 800d3a8:	4413      	add	r3, r2
 800d3aa:	4619      	mov	r1, r3
 800d3ac:	6938      	ldr	r0, [r7, #16]
 800d3ae:	f7ff febf 	bl	800d130 <move_window>
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d118      	bne.n	800d3ea <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	009b      	lsls	r3, r3, #2
 800d3c2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d3c6:	4413      	add	r3, r2
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	f7ff fbe7 	bl	800cb9c <ld_dword>
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d3d4:	617b      	str	r3, [r7, #20]
			break;
 800d3d6:	e009      	b.n	800d3ec <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d3d8:	2301      	movs	r3, #1
 800d3da:	617b      	str	r3, [r7, #20]
 800d3dc:	e006      	b.n	800d3ec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d3de:	bf00      	nop
 800d3e0:	e004      	b.n	800d3ec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d3e2:	bf00      	nop
 800d3e4:	e002      	b.n	800d3ec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d3e6:	bf00      	nop
 800d3e8:	e000      	b.n	800d3ec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d3ea:	bf00      	nop
		}
	}

	return val;
 800d3ec:	697b      	ldr	r3, [r7, #20]
}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	3718      	adds	r7, #24
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bd80      	pop	{r7, pc}

0800d3f6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d3f6:	b590      	push	{r4, r7, lr}
 800d3f8:	b089      	sub	sp, #36	; 0x24
 800d3fa:	af00      	add	r7, sp, #0
 800d3fc:	60f8      	str	r0, [r7, #12]
 800d3fe:	60b9      	str	r1, [r7, #8]
 800d400:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d402:	2302      	movs	r3, #2
 800d404:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	2b01      	cmp	r3, #1
 800d40a:	f240 80d2 	bls.w	800d5b2 <put_fat+0x1bc>
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	69db      	ldr	r3, [r3, #28]
 800d412:	68ba      	ldr	r2, [r7, #8]
 800d414:	429a      	cmp	r2, r3
 800d416:	f080 80cc 	bcs.w	800d5b2 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	781b      	ldrb	r3, [r3, #0]
 800d41e:	2b03      	cmp	r3, #3
 800d420:	f000 8096 	beq.w	800d550 <put_fat+0x15a>
 800d424:	2b03      	cmp	r3, #3
 800d426:	f300 80cd 	bgt.w	800d5c4 <put_fat+0x1ce>
 800d42a:	2b01      	cmp	r3, #1
 800d42c:	d002      	beq.n	800d434 <put_fat+0x3e>
 800d42e:	2b02      	cmp	r3, #2
 800d430:	d06e      	beq.n	800d510 <put_fat+0x11a>
 800d432:	e0c7      	b.n	800d5c4 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d434:	68bb      	ldr	r3, [r7, #8]
 800d436:	61bb      	str	r3, [r7, #24]
 800d438:	69bb      	ldr	r3, [r7, #24]
 800d43a:	085b      	lsrs	r3, r3, #1
 800d43c:	69ba      	ldr	r2, [r7, #24]
 800d43e:	4413      	add	r3, r2
 800d440:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d446:	69bb      	ldr	r3, [r7, #24]
 800d448:	0a5b      	lsrs	r3, r3, #9
 800d44a:	4413      	add	r3, r2
 800d44c:	4619      	mov	r1, r3
 800d44e:	68f8      	ldr	r0, [r7, #12]
 800d450:	f7ff fe6e 	bl	800d130 <move_window>
 800d454:	4603      	mov	r3, r0
 800d456:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d458:	7ffb      	ldrb	r3, [r7, #31]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	f040 80ab 	bne.w	800d5b6 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d466:	69bb      	ldr	r3, [r7, #24]
 800d468:	1c59      	adds	r1, r3, #1
 800d46a:	61b9      	str	r1, [r7, #24]
 800d46c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d470:	4413      	add	r3, r2
 800d472:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d474:	68bb      	ldr	r3, [r7, #8]
 800d476:	f003 0301 	and.w	r3, r3, #1
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d00d      	beq.n	800d49a <put_fat+0xa4>
 800d47e:	697b      	ldr	r3, [r7, #20]
 800d480:	781b      	ldrb	r3, [r3, #0]
 800d482:	b25b      	sxtb	r3, r3
 800d484:	f003 030f 	and.w	r3, r3, #15
 800d488:	b25a      	sxtb	r2, r3
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	b2db      	uxtb	r3, r3
 800d48e:	011b      	lsls	r3, r3, #4
 800d490:	b25b      	sxtb	r3, r3
 800d492:	4313      	orrs	r3, r2
 800d494:	b25b      	sxtb	r3, r3
 800d496:	b2db      	uxtb	r3, r3
 800d498:	e001      	b.n	800d49e <put_fat+0xa8>
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	b2db      	uxtb	r3, r3
 800d49e:	697a      	ldr	r2, [r7, #20]
 800d4a0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	2201      	movs	r2, #1
 800d4a6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d4ac:	69bb      	ldr	r3, [r7, #24]
 800d4ae:	0a5b      	lsrs	r3, r3, #9
 800d4b0:	4413      	add	r3, r2
 800d4b2:	4619      	mov	r1, r3
 800d4b4:	68f8      	ldr	r0, [r7, #12]
 800d4b6:	f7ff fe3b 	bl	800d130 <move_window>
 800d4ba:	4603      	mov	r3, r0
 800d4bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d4be:	7ffb      	ldrb	r3, [r7, #31]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d17a      	bne.n	800d5ba <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d4ca:	69bb      	ldr	r3, [r7, #24]
 800d4cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4d0:	4413      	add	r3, r2
 800d4d2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d4d4:	68bb      	ldr	r3, [r7, #8]
 800d4d6:	f003 0301 	and.w	r3, r3, #1
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d003      	beq.n	800d4e6 <put_fat+0xf0>
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	091b      	lsrs	r3, r3, #4
 800d4e2:	b2db      	uxtb	r3, r3
 800d4e4:	e00e      	b.n	800d504 <put_fat+0x10e>
 800d4e6:	697b      	ldr	r3, [r7, #20]
 800d4e8:	781b      	ldrb	r3, [r3, #0]
 800d4ea:	b25b      	sxtb	r3, r3
 800d4ec:	f023 030f 	bic.w	r3, r3, #15
 800d4f0:	b25a      	sxtb	r2, r3
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	0a1b      	lsrs	r3, r3, #8
 800d4f6:	b25b      	sxtb	r3, r3
 800d4f8:	f003 030f 	and.w	r3, r3, #15
 800d4fc:	b25b      	sxtb	r3, r3
 800d4fe:	4313      	orrs	r3, r2
 800d500:	b25b      	sxtb	r3, r3
 800d502:	b2db      	uxtb	r3, r3
 800d504:	697a      	ldr	r2, [r7, #20]
 800d506:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	2201      	movs	r2, #1
 800d50c:	70da      	strb	r2, [r3, #3]
			break;
 800d50e:	e059      	b.n	800d5c4 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	0a1b      	lsrs	r3, r3, #8
 800d518:	4413      	add	r3, r2
 800d51a:	4619      	mov	r1, r3
 800d51c:	68f8      	ldr	r0, [r7, #12]
 800d51e:	f7ff fe07 	bl	800d130 <move_window>
 800d522:	4603      	mov	r3, r0
 800d524:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d526:	7ffb      	ldrb	r3, [r7, #31]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d148      	bne.n	800d5be <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	005b      	lsls	r3, r3, #1
 800d536:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800d53a:	4413      	add	r3, r2
 800d53c:	687a      	ldr	r2, [r7, #4]
 800d53e:	b292      	uxth	r2, r2
 800d540:	4611      	mov	r1, r2
 800d542:	4618      	mov	r0, r3
 800d544:	f7ff fb4d 	bl	800cbe2 <st_word>
			fs->wflag = 1;
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	2201      	movs	r2, #1
 800d54c:	70da      	strb	r2, [r3, #3]
			break;
 800d54e:	e039      	b.n	800d5c4 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	09db      	lsrs	r3, r3, #7
 800d558:	4413      	add	r3, r2
 800d55a:	4619      	mov	r1, r3
 800d55c:	68f8      	ldr	r0, [r7, #12]
 800d55e:	f7ff fde7 	bl	800d130 <move_window>
 800d562:	4603      	mov	r3, r0
 800d564:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d566:	7ffb      	ldrb	r3, [r7, #31]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d12a      	bne.n	800d5c2 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	009b      	lsls	r3, r3, #2
 800d57c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d580:	4413      	add	r3, r2
 800d582:	4618      	mov	r0, r3
 800d584:	f7ff fb0a 	bl	800cb9c <ld_dword>
 800d588:	4603      	mov	r3, r0
 800d58a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d58e:	4323      	orrs	r3, r4
 800d590:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d598:	68bb      	ldr	r3, [r7, #8]
 800d59a:	009b      	lsls	r3, r3, #2
 800d59c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800d5a0:	4413      	add	r3, r2
 800d5a2:	6879      	ldr	r1, [r7, #4]
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	f7ff fb37 	bl	800cc18 <st_dword>
			fs->wflag = 1;
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	2201      	movs	r2, #1
 800d5ae:	70da      	strb	r2, [r3, #3]
			break;
 800d5b0:	e008      	b.n	800d5c4 <put_fat+0x1ce>
		}
	}
 800d5b2:	bf00      	nop
 800d5b4:	e006      	b.n	800d5c4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800d5b6:	bf00      	nop
 800d5b8:	e004      	b.n	800d5c4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800d5ba:	bf00      	nop
 800d5bc:	e002      	b.n	800d5c4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800d5be:	bf00      	nop
 800d5c0:	e000      	b.n	800d5c4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800d5c2:	bf00      	nop
	return res;
 800d5c4:	7ffb      	ldrb	r3, [r7, #31]
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	3724      	adds	r7, #36	; 0x24
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd90      	pop	{r4, r7, pc}

0800d5ce <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d5ce:	b580      	push	{r7, lr}
 800d5d0:	b088      	sub	sp, #32
 800d5d2:	af00      	add	r7, sp, #0
 800d5d4:	60f8      	str	r0, [r7, #12]
 800d5d6:	60b9      	str	r1, [r7, #8]
 800d5d8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d5da:	2300      	movs	r3, #0
 800d5dc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d5e4:	68bb      	ldr	r3, [r7, #8]
 800d5e6:	2b01      	cmp	r3, #1
 800d5e8:	d904      	bls.n	800d5f4 <remove_chain+0x26>
 800d5ea:	69bb      	ldr	r3, [r7, #24]
 800d5ec:	69db      	ldr	r3, [r3, #28]
 800d5ee:	68ba      	ldr	r2, [r7, #8]
 800d5f0:	429a      	cmp	r2, r3
 800d5f2:	d301      	bcc.n	800d5f8 <remove_chain+0x2a>
 800d5f4:	2302      	movs	r3, #2
 800d5f6:	e04b      	b.n	800d690 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d00c      	beq.n	800d618 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d5fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d602:	6879      	ldr	r1, [r7, #4]
 800d604:	69b8      	ldr	r0, [r7, #24]
 800d606:	f7ff fef6 	bl	800d3f6 <put_fat>
 800d60a:	4603      	mov	r3, r0
 800d60c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d60e:	7ffb      	ldrb	r3, [r7, #31]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d001      	beq.n	800d618 <remove_chain+0x4a>
 800d614:	7ffb      	ldrb	r3, [r7, #31]
 800d616:	e03b      	b.n	800d690 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d618:	68b9      	ldr	r1, [r7, #8]
 800d61a:	68f8      	ldr	r0, [r7, #12]
 800d61c:	f7ff fe43 	bl	800d2a6 <get_fat>
 800d620:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d031      	beq.n	800d68c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	2b01      	cmp	r3, #1
 800d62c:	d101      	bne.n	800d632 <remove_chain+0x64>
 800d62e:	2302      	movs	r3, #2
 800d630:	e02e      	b.n	800d690 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d632:	697b      	ldr	r3, [r7, #20]
 800d634:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d638:	d101      	bne.n	800d63e <remove_chain+0x70>
 800d63a:	2301      	movs	r3, #1
 800d63c:	e028      	b.n	800d690 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d63e:	2200      	movs	r2, #0
 800d640:	68b9      	ldr	r1, [r7, #8]
 800d642:	69b8      	ldr	r0, [r7, #24]
 800d644:	f7ff fed7 	bl	800d3f6 <put_fat>
 800d648:	4603      	mov	r3, r0
 800d64a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d64c:	7ffb      	ldrb	r3, [r7, #31]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d001      	beq.n	800d656 <remove_chain+0x88>
 800d652:	7ffb      	ldrb	r3, [r7, #31]
 800d654:	e01c      	b.n	800d690 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d656:	69bb      	ldr	r3, [r7, #24]
 800d658:	699a      	ldr	r2, [r3, #24]
 800d65a:	69bb      	ldr	r3, [r7, #24]
 800d65c:	69db      	ldr	r3, [r3, #28]
 800d65e:	3b02      	subs	r3, #2
 800d660:	429a      	cmp	r2, r3
 800d662:	d20b      	bcs.n	800d67c <remove_chain+0xae>
			fs->free_clst++;
 800d664:	69bb      	ldr	r3, [r7, #24]
 800d666:	699b      	ldr	r3, [r3, #24]
 800d668:	1c5a      	adds	r2, r3, #1
 800d66a:	69bb      	ldr	r3, [r7, #24]
 800d66c:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800d66e:	69bb      	ldr	r3, [r7, #24]
 800d670:	791b      	ldrb	r3, [r3, #4]
 800d672:	f043 0301 	orr.w	r3, r3, #1
 800d676:	b2da      	uxtb	r2, r3
 800d678:	69bb      	ldr	r3, [r7, #24]
 800d67a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d67c:	697b      	ldr	r3, [r7, #20]
 800d67e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d680:	69bb      	ldr	r3, [r7, #24]
 800d682:	69db      	ldr	r3, [r3, #28]
 800d684:	68ba      	ldr	r2, [r7, #8]
 800d686:	429a      	cmp	r2, r3
 800d688:	d3c6      	bcc.n	800d618 <remove_chain+0x4a>
 800d68a:	e000      	b.n	800d68e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d68c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d68e:	2300      	movs	r3, #0
}
 800d690:	4618      	mov	r0, r3
 800d692:	3720      	adds	r7, #32
 800d694:	46bd      	mov	sp, r7
 800d696:	bd80      	pop	{r7, pc}

0800d698 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b088      	sub	sp, #32
 800d69c:	af00      	add	r7, sp, #0
 800d69e:	6078      	str	r0, [r7, #4]
 800d6a0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d6a8:	683b      	ldr	r3, [r7, #0]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d10d      	bne.n	800d6ca <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d6ae:	693b      	ldr	r3, [r7, #16]
 800d6b0:	695b      	ldr	r3, [r3, #20]
 800d6b2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d6b4:	69bb      	ldr	r3, [r7, #24]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d004      	beq.n	800d6c4 <create_chain+0x2c>
 800d6ba:	693b      	ldr	r3, [r7, #16]
 800d6bc:	69db      	ldr	r3, [r3, #28]
 800d6be:	69ba      	ldr	r2, [r7, #24]
 800d6c0:	429a      	cmp	r2, r3
 800d6c2:	d31b      	bcc.n	800d6fc <create_chain+0x64>
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	61bb      	str	r3, [r7, #24]
 800d6c8:	e018      	b.n	800d6fc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d6ca:	6839      	ldr	r1, [r7, #0]
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f7ff fdea 	bl	800d2a6 <get_fat>
 800d6d2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	2b01      	cmp	r3, #1
 800d6d8:	d801      	bhi.n	800d6de <create_chain+0x46>
 800d6da:	2301      	movs	r3, #1
 800d6dc:	e070      	b.n	800d7c0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6e4:	d101      	bne.n	800d6ea <create_chain+0x52>
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	e06a      	b.n	800d7c0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d6ea:	693b      	ldr	r3, [r7, #16]
 800d6ec:	69db      	ldr	r3, [r3, #28]
 800d6ee:	68fa      	ldr	r2, [r7, #12]
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d201      	bcs.n	800d6f8 <create_chain+0x60>
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	e063      	b.n	800d7c0 <create_chain+0x128>
		scl = clst;
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d6fc:	69bb      	ldr	r3, [r7, #24]
 800d6fe:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d700:	69fb      	ldr	r3, [r7, #28]
 800d702:	3301      	adds	r3, #1
 800d704:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d706:	693b      	ldr	r3, [r7, #16]
 800d708:	69db      	ldr	r3, [r3, #28]
 800d70a:	69fa      	ldr	r2, [r7, #28]
 800d70c:	429a      	cmp	r2, r3
 800d70e:	d307      	bcc.n	800d720 <create_chain+0x88>
				ncl = 2;
 800d710:	2302      	movs	r3, #2
 800d712:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d714:	69fa      	ldr	r2, [r7, #28]
 800d716:	69bb      	ldr	r3, [r7, #24]
 800d718:	429a      	cmp	r2, r3
 800d71a:	d901      	bls.n	800d720 <create_chain+0x88>
 800d71c:	2300      	movs	r3, #0
 800d71e:	e04f      	b.n	800d7c0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d720:	69f9      	ldr	r1, [r7, #28]
 800d722:	6878      	ldr	r0, [r7, #4]
 800d724:	f7ff fdbf 	bl	800d2a6 <get_fat>
 800d728:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d00e      	beq.n	800d74e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2b01      	cmp	r3, #1
 800d734:	d003      	beq.n	800d73e <create_chain+0xa6>
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d73c:	d101      	bne.n	800d742 <create_chain+0xaa>
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	e03e      	b.n	800d7c0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d742:	69fa      	ldr	r2, [r7, #28]
 800d744:	69bb      	ldr	r3, [r7, #24]
 800d746:	429a      	cmp	r2, r3
 800d748:	d1da      	bne.n	800d700 <create_chain+0x68>
 800d74a:	2300      	movs	r3, #0
 800d74c:	e038      	b.n	800d7c0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d74e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d750:	f04f 32ff 	mov.w	r2, #4294967295
 800d754:	69f9      	ldr	r1, [r7, #28]
 800d756:	6938      	ldr	r0, [r7, #16]
 800d758:	f7ff fe4d 	bl	800d3f6 <put_fat>
 800d75c:	4603      	mov	r3, r0
 800d75e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d760:	7dfb      	ldrb	r3, [r7, #23]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d109      	bne.n	800d77a <create_chain+0xe2>
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d006      	beq.n	800d77a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d76c:	69fa      	ldr	r2, [r7, #28]
 800d76e:	6839      	ldr	r1, [r7, #0]
 800d770:	6938      	ldr	r0, [r7, #16]
 800d772:	f7ff fe40 	bl	800d3f6 <put_fat>
 800d776:	4603      	mov	r3, r0
 800d778:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d77a:	7dfb      	ldrb	r3, [r7, #23]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d116      	bne.n	800d7ae <create_chain+0x116>
		fs->last_clst = ncl;
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	69fa      	ldr	r2, [r7, #28]
 800d784:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d786:	693b      	ldr	r3, [r7, #16]
 800d788:	699a      	ldr	r2, [r3, #24]
 800d78a:	693b      	ldr	r3, [r7, #16]
 800d78c:	69db      	ldr	r3, [r3, #28]
 800d78e:	3b02      	subs	r3, #2
 800d790:	429a      	cmp	r2, r3
 800d792:	d804      	bhi.n	800d79e <create_chain+0x106>
 800d794:	693b      	ldr	r3, [r7, #16]
 800d796:	699b      	ldr	r3, [r3, #24]
 800d798:	1e5a      	subs	r2, r3, #1
 800d79a:	693b      	ldr	r3, [r7, #16]
 800d79c:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800d79e:	693b      	ldr	r3, [r7, #16]
 800d7a0:	791b      	ldrb	r3, [r3, #4]
 800d7a2:	f043 0301 	orr.w	r3, r3, #1
 800d7a6:	b2da      	uxtb	r2, r3
 800d7a8:	693b      	ldr	r3, [r7, #16]
 800d7aa:	711a      	strb	r2, [r3, #4]
 800d7ac:	e007      	b.n	800d7be <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d7ae:	7dfb      	ldrb	r3, [r7, #23]
 800d7b0:	2b01      	cmp	r3, #1
 800d7b2:	d102      	bne.n	800d7ba <create_chain+0x122>
 800d7b4:	f04f 33ff 	mov.w	r3, #4294967295
 800d7b8:	e000      	b.n	800d7bc <create_chain+0x124>
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d7be:	69fb      	ldr	r3, [r7, #28]
}
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	3720      	adds	r7, #32
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	bd80      	pop	{r7, pc}

0800d7c8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d7c8:	b480      	push	{r7}
 800d7ca:	b087      	sub	sp, #28
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
 800d7d0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7dc:	3304      	adds	r3, #4
 800d7de:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d7e0:	683b      	ldr	r3, [r7, #0]
 800d7e2:	0a5b      	lsrs	r3, r3, #9
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	8952      	ldrh	r2, [r2, #10]
 800d7e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800d7ec:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d7ee:	693b      	ldr	r3, [r7, #16]
 800d7f0:	1d1a      	adds	r2, r3, #4
 800d7f2:	613a      	str	r2, [r7, #16]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d7f8:	68bb      	ldr	r3, [r7, #8]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d101      	bne.n	800d802 <clmt_clust+0x3a>
 800d7fe:	2300      	movs	r3, #0
 800d800:	e010      	b.n	800d824 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d802:	697a      	ldr	r2, [r7, #20]
 800d804:	68bb      	ldr	r3, [r7, #8]
 800d806:	429a      	cmp	r2, r3
 800d808:	d307      	bcc.n	800d81a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d80a:	697a      	ldr	r2, [r7, #20]
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	1ad3      	subs	r3, r2, r3
 800d810:	617b      	str	r3, [r7, #20]
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	3304      	adds	r3, #4
 800d816:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d818:	e7e9      	b.n	800d7ee <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d81a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d81c:	693b      	ldr	r3, [r7, #16]
 800d81e:	681a      	ldr	r2, [r3, #0]
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	4413      	add	r3, r2
}
 800d824:	4618      	mov	r0, r3
 800d826:	371c      	adds	r7, #28
 800d828:	46bd      	mov	sp, r7
 800d82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82e:	4770      	bx	lr

0800d830 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b086      	sub	sp, #24
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]
 800d838:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d846:	d204      	bcs.n	800d852 <dir_sdi+0x22>
 800d848:	683b      	ldr	r3, [r7, #0]
 800d84a:	f003 031f 	and.w	r3, r3, #31
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d001      	beq.n	800d856 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d852:	2302      	movs	r3, #2
 800d854:	e063      	b.n	800d91e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	683a      	ldr	r2, [r7, #0]
 800d85a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	689b      	ldr	r3, [r3, #8]
 800d860:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d862:	697b      	ldr	r3, [r7, #20]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d106      	bne.n	800d876 <dir_sdi+0x46>
 800d868:	693b      	ldr	r3, [r7, #16]
 800d86a:	781b      	ldrb	r3, [r3, #0]
 800d86c:	2b02      	cmp	r3, #2
 800d86e:	d902      	bls.n	800d876 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d870:	693b      	ldr	r3, [r7, #16]
 800d872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d874:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d876:	697b      	ldr	r3, [r7, #20]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d10c      	bne.n	800d896 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	095b      	lsrs	r3, r3, #5
 800d880:	693a      	ldr	r2, [r7, #16]
 800d882:	8912      	ldrh	r2, [r2, #8]
 800d884:	4293      	cmp	r3, r2
 800d886:	d301      	bcc.n	800d88c <dir_sdi+0x5c>
 800d888:	2302      	movs	r3, #2
 800d88a:	e048      	b.n	800d91e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d88c:	693b      	ldr	r3, [r7, #16]
 800d88e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	61da      	str	r2, [r3, #28]
 800d894:	e029      	b.n	800d8ea <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d896:	693b      	ldr	r3, [r7, #16]
 800d898:	895b      	ldrh	r3, [r3, #10]
 800d89a:	025b      	lsls	r3, r3, #9
 800d89c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d89e:	e019      	b.n	800d8d4 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	6979      	ldr	r1, [r7, #20]
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	f7ff fcfe 	bl	800d2a6 <get_fat>
 800d8aa:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d8ac:	697b      	ldr	r3, [r7, #20]
 800d8ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8b2:	d101      	bne.n	800d8b8 <dir_sdi+0x88>
 800d8b4:	2301      	movs	r3, #1
 800d8b6:	e032      	b.n	800d91e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d8b8:	697b      	ldr	r3, [r7, #20]
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d904      	bls.n	800d8c8 <dir_sdi+0x98>
 800d8be:	693b      	ldr	r3, [r7, #16]
 800d8c0:	69db      	ldr	r3, [r3, #28]
 800d8c2:	697a      	ldr	r2, [r7, #20]
 800d8c4:	429a      	cmp	r2, r3
 800d8c6:	d301      	bcc.n	800d8cc <dir_sdi+0x9c>
 800d8c8:	2302      	movs	r3, #2
 800d8ca:	e028      	b.n	800d91e <dir_sdi+0xee>
			ofs -= csz;
 800d8cc:	683a      	ldr	r2, [r7, #0]
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	1ad3      	subs	r3, r2, r3
 800d8d2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d8d4:	683a      	ldr	r2, [r7, #0]
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	429a      	cmp	r2, r3
 800d8da:	d2e1      	bcs.n	800d8a0 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d8dc:	6979      	ldr	r1, [r7, #20]
 800d8de:	6938      	ldr	r0, [r7, #16]
 800d8e0:	f7ff fcc2 	bl	800d268 <clust2sect>
 800d8e4:	4602      	mov	r2, r0
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	697a      	ldr	r2, [r7, #20]
 800d8ee:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	69db      	ldr	r3, [r3, #28]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d101      	bne.n	800d8fc <dir_sdi+0xcc>
 800d8f8:	2302      	movs	r3, #2
 800d8fa:	e010      	b.n	800d91e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	69da      	ldr	r2, [r3, #28]
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	0a5b      	lsrs	r3, r3, #9
 800d904:	441a      	add	r2, r3
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d90a:	693b      	ldr	r3, [r7, #16]
 800d90c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d916:	441a      	add	r2, r3
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d91c:	2300      	movs	r3, #0
}
 800d91e:	4618      	mov	r0, r3
 800d920:	3718      	adds	r7, #24
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}

0800d926 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d926:	b580      	push	{r7, lr}
 800d928:	b086      	sub	sp, #24
 800d92a:	af00      	add	r7, sp, #0
 800d92c:	6078      	str	r0, [r7, #4]
 800d92e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	695b      	ldr	r3, [r3, #20]
 800d93a:	3320      	adds	r3, #32
 800d93c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	69db      	ldr	r3, [r3, #28]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d003      	beq.n	800d94e <dir_next+0x28>
 800d946:	68bb      	ldr	r3, [r7, #8]
 800d948:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d94c:	d301      	bcc.n	800d952 <dir_next+0x2c>
 800d94e:	2304      	movs	r3, #4
 800d950:	e0aa      	b.n	800daa8 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d958:	2b00      	cmp	r3, #0
 800d95a:	f040 8098 	bne.w	800da8e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	69db      	ldr	r3, [r3, #28]
 800d962:	1c5a      	adds	r2, r3, #1
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	699b      	ldr	r3, [r3, #24]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d10b      	bne.n	800d988 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d970:	68bb      	ldr	r3, [r7, #8]
 800d972:	095b      	lsrs	r3, r3, #5
 800d974:	68fa      	ldr	r2, [r7, #12]
 800d976:	8912      	ldrh	r2, [r2, #8]
 800d978:	4293      	cmp	r3, r2
 800d97a:	f0c0 8088 	bcc.w	800da8e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	2200      	movs	r2, #0
 800d982:	61da      	str	r2, [r3, #28]
 800d984:	2304      	movs	r3, #4
 800d986:	e08f      	b.n	800daa8 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d988:	68bb      	ldr	r3, [r7, #8]
 800d98a:	0a5b      	lsrs	r3, r3, #9
 800d98c:	68fa      	ldr	r2, [r7, #12]
 800d98e:	8952      	ldrh	r2, [r2, #10]
 800d990:	3a01      	subs	r2, #1
 800d992:	4013      	ands	r3, r2
 800d994:	2b00      	cmp	r3, #0
 800d996:	d17a      	bne.n	800da8e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d998:	687a      	ldr	r2, [r7, #4]
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	699b      	ldr	r3, [r3, #24]
 800d99e:	4619      	mov	r1, r3
 800d9a0:	4610      	mov	r0, r2
 800d9a2:	f7ff fc80 	bl	800d2a6 <get_fat>
 800d9a6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d9a8:	697b      	ldr	r3, [r7, #20]
 800d9aa:	2b01      	cmp	r3, #1
 800d9ac:	d801      	bhi.n	800d9b2 <dir_next+0x8c>
 800d9ae:	2302      	movs	r3, #2
 800d9b0:	e07a      	b.n	800daa8 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d9b2:	697b      	ldr	r3, [r7, #20]
 800d9b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9b8:	d101      	bne.n	800d9be <dir_next+0x98>
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	e074      	b.n	800daa8 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	69db      	ldr	r3, [r3, #28]
 800d9c2:	697a      	ldr	r2, [r7, #20]
 800d9c4:	429a      	cmp	r2, r3
 800d9c6:	d358      	bcc.n	800da7a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d104      	bne.n	800d9d8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	61da      	str	r2, [r3, #28]
 800d9d4:	2304      	movs	r3, #4
 800d9d6:	e067      	b.n	800daa8 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d9d8:	687a      	ldr	r2, [r7, #4]
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	699b      	ldr	r3, [r3, #24]
 800d9de:	4619      	mov	r1, r3
 800d9e0:	4610      	mov	r0, r2
 800d9e2:	f7ff fe59 	bl	800d698 <create_chain>
 800d9e6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d9e8:	697b      	ldr	r3, [r7, #20]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d101      	bne.n	800d9f2 <dir_next+0xcc>
 800d9ee:	2307      	movs	r3, #7
 800d9f0:	e05a      	b.n	800daa8 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d9f2:	697b      	ldr	r3, [r7, #20]
 800d9f4:	2b01      	cmp	r3, #1
 800d9f6:	d101      	bne.n	800d9fc <dir_next+0xd6>
 800d9f8:	2302      	movs	r3, #2
 800d9fa:	e055      	b.n	800daa8 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d9fc:	697b      	ldr	r3, [r7, #20]
 800d9fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da02:	d101      	bne.n	800da08 <dir_next+0xe2>
 800da04:	2301      	movs	r3, #1
 800da06:	e04f      	b.n	800daa8 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800da08:	68f8      	ldr	r0, [r7, #12]
 800da0a:	f7ff fb4d 	bl	800d0a8 <sync_window>
 800da0e:	4603      	mov	r3, r0
 800da10:	2b00      	cmp	r3, #0
 800da12:	d001      	beq.n	800da18 <dir_next+0xf2>
 800da14:	2301      	movs	r3, #1
 800da16:	e047      	b.n	800daa8 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	3338      	adds	r3, #56	; 0x38
 800da1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800da20:	2100      	movs	r1, #0
 800da22:	4618      	mov	r0, r3
 800da24:	f7ff f945 	bl	800ccb2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800da28:	2300      	movs	r3, #0
 800da2a:	613b      	str	r3, [r7, #16]
 800da2c:	6979      	ldr	r1, [r7, #20]
 800da2e:	68f8      	ldr	r0, [r7, #12]
 800da30:	f7ff fc1a 	bl	800d268 <clust2sect>
 800da34:	4602      	mov	r2, r0
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	635a      	str	r2, [r3, #52]	; 0x34
 800da3a:	e012      	b.n	800da62 <dir_next+0x13c>
						fs->wflag = 1;
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	2201      	movs	r2, #1
 800da40:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800da42:	68f8      	ldr	r0, [r7, #12]
 800da44:	f7ff fb30 	bl	800d0a8 <sync_window>
 800da48:	4603      	mov	r3, r0
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d001      	beq.n	800da52 <dir_next+0x12c>
 800da4e:	2301      	movs	r3, #1
 800da50:	e02a      	b.n	800daa8 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800da52:	693b      	ldr	r3, [r7, #16]
 800da54:	3301      	adds	r3, #1
 800da56:	613b      	str	r3, [r7, #16]
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da5c:	1c5a      	adds	r2, r3, #1
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	635a      	str	r2, [r3, #52]	; 0x34
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	895b      	ldrh	r3, [r3, #10]
 800da66:	461a      	mov	r2, r3
 800da68:	693b      	ldr	r3, [r7, #16]
 800da6a:	4293      	cmp	r3, r2
 800da6c:	d3e6      	bcc.n	800da3c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800da72:	693b      	ldr	r3, [r7, #16]
 800da74:	1ad2      	subs	r2, r2, r3
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	697a      	ldr	r2, [r7, #20]
 800da7e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800da80:	6979      	ldr	r1, [r7, #20]
 800da82:	68f8      	ldr	r0, [r7, #12]
 800da84:	f7ff fbf0 	bl	800d268 <clust2sect>
 800da88:	4602      	mov	r2, r0
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	68ba      	ldr	r2, [r7, #8]
 800da92:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800da9a:	68bb      	ldr	r3, [r7, #8]
 800da9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800daa0:	441a      	add	r2, r3
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800daa6:	2300      	movs	r3, #0
}
 800daa8:	4618      	mov	r0, r3
 800daaa:	3718      	adds	r7, #24
 800daac:	46bd      	mov	sp, r7
 800daae:	bd80      	pop	{r7, pc}

0800dab0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800dab0:	b580      	push	{r7, lr}
 800dab2:	b086      	sub	sp, #24
 800dab4:	af00      	add	r7, sp, #0
 800dab6:	6078      	str	r0, [r7, #4]
 800dab8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800dac0:	2100      	movs	r1, #0
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f7ff feb4 	bl	800d830 <dir_sdi>
 800dac8:	4603      	mov	r3, r0
 800daca:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dacc:	7dfb      	ldrb	r3, [r7, #23]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d12b      	bne.n	800db2a <dir_alloc+0x7a>
		n = 0;
 800dad2:	2300      	movs	r3, #0
 800dad4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	69db      	ldr	r3, [r3, #28]
 800dada:	4619      	mov	r1, r3
 800dadc:	68f8      	ldr	r0, [r7, #12]
 800dade:	f7ff fb27 	bl	800d130 <move_window>
 800dae2:	4603      	mov	r3, r0
 800dae4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dae6:	7dfb      	ldrb	r3, [r7, #23]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d11d      	bne.n	800db28 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	6a1b      	ldr	r3, [r3, #32]
 800daf0:	781b      	ldrb	r3, [r3, #0]
 800daf2:	2be5      	cmp	r3, #229	; 0xe5
 800daf4:	d004      	beq.n	800db00 <dir_alloc+0x50>
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	6a1b      	ldr	r3, [r3, #32]
 800dafa:	781b      	ldrb	r3, [r3, #0]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d107      	bne.n	800db10 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800db00:	693b      	ldr	r3, [r7, #16]
 800db02:	3301      	adds	r3, #1
 800db04:	613b      	str	r3, [r7, #16]
 800db06:	693a      	ldr	r2, [r7, #16]
 800db08:	683b      	ldr	r3, [r7, #0]
 800db0a:	429a      	cmp	r2, r3
 800db0c:	d102      	bne.n	800db14 <dir_alloc+0x64>
 800db0e:	e00c      	b.n	800db2a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800db10:	2300      	movs	r3, #0
 800db12:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800db14:	2101      	movs	r1, #1
 800db16:	6878      	ldr	r0, [r7, #4]
 800db18:	f7ff ff05 	bl	800d926 <dir_next>
 800db1c:	4603      	mov	r3, r0
 800db1e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800db20:	7dfb      	ldrb	r3, [r7, #23]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d0d7      	beq.n	800dad6 <dir_alloc+0x26>
 800db26:	e000      	b.n	800db2a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800db28:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800db2a:	7dfb      	ldrb	r3, [r7, #23]
 800db2c:	2b04      	cmp	r3, #4
 800db2e:	d101      	bne.n	800db34 <dir_alloc+0x84>
 800db30:	2307      	movs	r3, #7
 800db32:	75fb      	strb	r3, [r7, #23]
	return res;
 800db34:	7dfb      	ldrb	r3, [r7, #23]
}
 800db36:	4618      	mov	r0, r3
 800db38:	3718      	adds	r7, #24
 800db3a:	46bd      	mov	sp, r7
 800db3c:	bd80      	pop	{r7, pc}

0800db3e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800db3e:	b580      	push	{r7, lr}
 800db40:	b084      	sub	sp, #16
 800db42:	af00      	add	r7, sp, #0
 800db44:	6078      	str	r0, [r7, #4]
 800db46:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	331a      	adds	r3, #26
 800db4c:	4618      	mov	r0, r3
 800db4e:	f7ff f80d 	bl	800cb6c <ld_word>
 800db52:	4603      	mov	r3, r0
 800db54:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	781b      	ldrb	r3, [r3, #0]
 800db5a:	2b03      	cmp	r3, #3
 800db5c:	d109      	bne.n	800db72 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	3314      	adds	r3, #20
 800db62:	4618      	mov	r0, r3
 800db64:	f7ff f802 	bl	800cb6c <ld_word>
 800db68:	4603      	mov	r3, r0
 800db6a:	041b      	lsls	r3, r3, #16
 800db6c:	68fa      	ldr	r2, [r7, #12]
 800db6e:	4313      	orrs	r3, r2
 800db70:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800db72:	68fb      	ldr	r3, [r7, #12]
}
 800db74:	4618      	mov	r0, r3
 800db76:	3710      	adds	r7, #16
 800db78:	46bd      	mov	sp, r7
 800db7a:	bd80      	pop	{r7, pc}

0800db7c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b084      	sub	sp, #16
 800db80:	af00      	add	r7, sp, #0
 800db82:	60f8      	str	r0, [r7, #12]
 800db84:	60b9      	str	r1, [r7, #8]
 800db86:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800db88:	68bb      	ldr	r3, [r7, #8]
 800db8a:	331a      	adds	r3, #26
 800db8c:	687a      	ldr	r2, [r7, #4]
 800db8e:	b292      	uxth	r2, r2
 800db90:	4611      	mov	r1, r2
 800db92:	4618      	mov	r0, r3
 800db94:	f7ff f825 	bl	800cbe2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	781b      	ldrb	r3, [r3, #0]
 800db9c:	2b03      	cmp	r3, #3
 800db9e:	d109      	bne.n	800dbb4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800dba0:	68bb      	ldr	r3, [r7, #8]
 800dba2:	f103 0214 	add.w	r2, r3, #20
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	0c1b      	lsrs	r3, r3, #16
 800dbaa:	b29b      	uxth	r3, r3
 800dbac:	4619      	mov	r1, r3
 800dbae:	4610      	mov	r0, r2
 800dbb0:	f7ff f817 	bl	800cbe2 <st_word>
	}
}
 800dbb4:	bf00      	nop
 800dbb6:	3710      	adds	r7, #16
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}

0800dbbc <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800dbbc:	b590      	push	{r4, r7, lr}
 800dbbe:	b087      	sub	sp, #28
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
 800dbc4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	331a      	adds	r3, #26
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f7fe ffce 	bl	800cb6c <ld_word>
 800dbd0:	4603      	mov	r3, r0
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d001      	beq.n	800dbda <cmp_lfn+0x1e>
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	e059      	b.n	800dc8e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dbe2:	1e5a      	subs	r2, r3, #1
 800dbe4:	4613      	mov	r3, r2
 800dbe6:	005b      	lsls	r3, r3, #1
 800dbe8:	4413      	add	r3, r2
 800dbea:	009b      	lsls	r3, r3, #2
 800dbec:	4413      	add	r3, r2
 800dbee:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800dbf0:	2301      	movs	r3, #1
 800dbf2:	81fb      	strh	r3, [r7, #14]
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	613b      	str	r3, [r7, #16]
 800dbf8:	e033      	b.n	800dc62 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800dbfa:	4a27      	ldr	r2, [pc, #156]	; (800dc98 <cmp_lfn+0xdc>)
 800dbfc:	693b      	ldr	r3, [r7, #16]
 800dbfe:	4413      	add	r3, r2
 800dc00:	781b      	ldrb	r3, [r3, #0]
 800dc02:	461a      	mov	r2, r3
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	4413      	add	r3, r2
 800dc08:	4618      	mov	r0, r3
 800dc0a:	f7fe ffaf 	bl	800cb6c <ld_word>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800dc12:	89fb      	ldrh	r3, [r7, #14]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d01a      	beq.n	800dc4e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800dc18:	697b      	ldr	r3, [r7, #20]
 800dc1a:	2bfe      	cmp	r3, #254	; 0xfe
 800dc1c:	d812      	bhi.n	800dc44 <cmp_lfn+0x88>
 800dc1e:	89bb      	ldrh	r3, [r7, #12]
 800dc20:	4618      	mov	r0, r3
 800dc22:	f002 faf3 	bl	801020c <ff_wtoupper>
 800dc26:	4603      	mov	r3, r0
 800dc28:	461c      	mov	r4, r3
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	1c5a      	adds	r2, r3, #1
 800dc2e:	617a      	str	r2, [r7, #20]
 800dc30:	005b      	lsls	r3, r3, #1
 800dc32:	687a      	ldr	r2, [r7, #4]
 800dc34:	4413      	add	r3, r2
 800dc36:	881b      	ldrh	r3, [r3, #0]
 800dc38:	4618      	mov	r0, r3
 800dc3a:	f002 fae7 	bl	801020c <ff_wtoupper>
 800dc3e:	4603      	mov	r3, r0
 800dc40:	429c      	cmp	r4, r3
 800dc42:	d001      	beq.n	800dc48 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800dc44:	2300      	movs	r3, #0
 800dc46:	e022      	b.n	800dc8e <cmp_lfn+0xd2>
			}
			wc = uc;
 800dc48:	89bb      	ldrh	r3, [r7, #12]
 800dc4a:	81fb      	strh	r3, [r7, #14]
 800dc4c:	e006      	b.n	800dc5c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800dc4e:	89bb      	ldrh	r3, [r7, #12]
 800dc50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dc54:	4293      	cmp	r3, r2
 800dc56:	d001      	beq.n	800dc5c <cmp_lfn+0xa0>
 800dc58:	2300      	movs	r3, #0
 800dc5a:	e018      	b.n	800dc8e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800dc5c:	693b      	ldr	r3, [r7, #16]
 800dc5e:	3301      	adds	r3, #1
 800dc60:	613b      	str	r3, [r7, #16]
 800dc62:	693b      	ldr	r3, [r7, #16]
 800dc64:	2b0c      	cmp	r3, #12
 800dc66:	d9c8      	bls.n	800dbfa <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800dc68:	683b      	ldr	r3, [r7, #0]
 800dc6a:	781b      	ldrb	r3, [r3, #0]
 800dc6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d00b      	beq.n	800dc8c <cmp_lfn+0xd0>
 800dc74:	89fb      	ldrh	r3, [r7, #14]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d008      	beq.n	800dc8c <cmp_lfn+0xd0>
 800dc7a:	697b      	ldr	r3, [r7, #20]
 800dc7c:	005b      	lsls	r3, r3, #1
 800dc7e:	687a      	ldr	r2, [r7, #4]
 800dc80:	4413      	add	r3, r2
 800dc82:	881b      	ldrh	r3, [r3, #0]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d001      	beq.n	800dc8c <cmp_lfn+0xd0>
 800dc88:	2300      	movs	r3, #0
 800dc8a:	e000      	b.n	800dc8e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800dc8c:	2301      	movs	r3, #1
}
 800dc8e:	4618      	mov	r0, r3
 800dc90:	371c      	adds	r7, #28
 800dc92:	46bd      	mov	sp, r7
 800dc94:	bd90      	pop	{r4, r7, pc}
 800dc96:	bf00      	nop
 800dc98:	080480cc 	.word	0x080480cc

0800dc9c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	b088      	sub	sp, #32
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	60f8      	str	r0, [r7, #12]
 800dca4:	60b9      	str	r1, [r7, #8]
 800dca6:	4611      	mov	r1, r2
 800dca8:	461a      	mov	r2, r3
 800dcaa:	460b      	mov	r3, r1
 800dcac:	71fb      	strb	r3, [r7, #7]
 800dcae:	4613      	mov	r3, r2
 800dcb0:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800dcb2:	68bb      	ldr	r3, [r7, #8]
 800dcb4:	330d      	adds	r3, #13
 800dcb6:	79ba      	ldrb	r2, [r7, #6]
 800dcb8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800dcba:	68bb      	ldr	r3, [r7, #8]
 800dcbc:	330b      	adds	r3, #11
 800dcbe:	220f      	movs	r2, #15
 800dcc0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	330c      	adds	r3, #12
 800dcc6:	2200      	movs	r2, #0
 800dcc8:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800dcca:	68bb      	ldr	r3, [r7, #8]
 800dccc:	331a      	adds	r3, #26
 800dcce:	2100      	movs	r1, #0
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f7fe ff86 	bl	800cbe2 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800dcd6:	79fb      	ldrb	r3, [r7, #7]
 800dcd8:	1e5a      	subs	r2, r3, #1
 800dcda:	4613      	mov	r3, r2
 800dcdc:	005b      	lsls	r3, r3, #1
 800dcde:	4413      	add	r3, r2
 800dce0:	009b      	lsls	r3, r3, #2
 800dce2:	4413      	add	r3, r2
 800dce4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800dce6:	2300      	movs	r3, #0
 800dce8:	82fb      	strh	r3, [r7, #22]
 800dcea:	2300      	movs	r3, #0
 800dcec:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800dcee:	8afb      	ldrh	r3, [r7, #22]
 800dcf0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dcf4:	4293      	cmp	r3, r2
 800dcf6:	d007      	beq.n	800dd08 <put_lfn+0x6c>
 800dcf8:	69fb      	ldr	r3, [r7, #28]
 800dcfa:	1c5a      	adds	r2, r3, #1
 800dcfc:	61fa      	str	r2, [r7, #28]
 800dcfe:	005b      	lsls	r3, r3, #1
 800dd00:	68fa      	ldr	r2, [r7, #12]
 800dd02:	4413      	add	r3, r2
 800dd04:	881b      	ldrh	r3, [r3, #0]
 800dd06:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800dd08:	4a17      	ldr	r2, [pc, #92]	; (800dd68 <put_lfn+0xcc>)
 800dd0a:	69bb      	ldr	r3, [r7, #24]
 800dd0c:	4413      	add	r3, r2
 800dd0e:	781b      	ldrb	r3, [r3, #0]
 800dd10:	461a      	mov	r2, r3
 800dd12:	68bb      	ldr	r3, [r7, #8]
 800dd14:	4413      	add	r3, r2
 800dd16:	8afa      	ldrh	r2, [r7, #22]
 800dd18:	4611      	mov	r1, r2
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f7fe ff61 	bl	800cbe2 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800dd20:	8afb      	ldrh	r3, [r7, #22]
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d102      	bne.n	800dd2c <put_lfn+0x90>
 800dd26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dd2a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800dd2c:	69bb      	ldr	r3, [r7, #24]
 800dd2e:	3301      	adds	r3, #1
 800dd30:	61bb      	str	r3, [r7, #24]
 800dd32:	69bb      	ldr	r3, [r7, #24]
 800dd34:	2b0c      	cmp	r3, #12
 800dd36:	d9da      	bls.n	800dcee <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800dd38:	8afb      	ldrh	r3, [r7, #22]
 800dd3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dd3e:	4293      	cmp	r3, r2
 800dd40:	d006      	beq.n	800dd50 <put_lfn+0xb4>
 800dd42:	69fb      	ldr	r3, [r7, #28]
 800dd44:	005b      	lsls	r3, r3, #1
 800dd46:	68fa      	ldr	r2, [r7, #12]
 800dd48:	4413      	add	r3, r2
 800dd4a:	881b      	ldrh	r3, [r3, #0]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d103      	bne.n	800dd58 <put_lfn+0xbc>
 800dd50:	79fb      	ldrb	r3, [r7, #7]
 800dd52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd56:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800dd58:	68bb      	ldr	r3, [r7, #8]
 800dd5a:	79fa      	ldrb	r2, [r7, #7]
 800dd5c:	701a      	strb	r2, [r3, #0]
}
 800dd5e:	bf00      	nop
 800dd60:	3720      	adds	r7, #32
 800dd62:	46bd      	mov	sp, r7
 800dd64:	bd80      	pop	{r7, pc}
 800dd66:	bf00      	nop
 800dd68:	080480cc 	.word	0x080480cc

0800dd6c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b08c      	sub	sp, #48	; 0x30
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	60f8      	str	r0, [r7, #12]
 800dd74:	60b9      	str	r1, [r7, #8]
 800dd76:	607a      	str	r2, [r7, #4]
 800dd78:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800dd7a:	220b      	movs	r2, #11
 800dd7c:	68b9      	ldr	r1, [r7, #8]
 800dd7e:	68f8      	ldr	r0, [r7, #12]
 800dd80:	f7fe ff76 	bl	800cc70 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800dd84:	683b      	ldr	r3, [r7, #0]
 800dd86:	2b05      	cmp	r3, #5
 800dd88:	d92b      	bls.n	800dde2 <gen_numname+0x76>
		sr = seq;
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800dd8e:	e022      	b.n	800ddd6 <gen_numname+0x6a>
			wc = *lfn++;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	1c9a      	adds	r2, r3, #2
 800dd94:	607a      	str	r2, [r7, #4]
 800dd96:	881b      	ldrh	r3, [r3, #0]
 800dd98:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	62bb      	str	r3, [r7, #40]	; 0x28
 800dd9e:	e017      	b.n	800ddd0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800dda0:	69fb      	ldr	r3, [r7, #28]
 800dda2:	005a      	lsls	r2, r3, #1
 800dda4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800dda6:	f003 0301 	and.w	r3, r3, #1
 800ddaa:	4413      	add	r3, r2
 800ddac:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800ddae:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ddb0:	085b      	lsrs	r3, r3, #1
 800ddb2:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800ddb4:	69fb      	ldr	r3, [r7, #28]
 800ddb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d005      	beq.n	800ddca <gen_numname+0x5e>
 800ddbe:	69fb      	ldr	r3, [r7, #28]
 800ddc0:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800ddc4:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800ddc8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800ddca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddcc:	3301      	adds	r3, #1
 800ddce:	62bb      	str	r3, [r7, #40]	; 0x28
 800ddd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddd2:	2b0f      	cmp	r3, #15
 800ddd4:	d9e4      	bls.n	800dda0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	881b      	ldrh	r3, [r3, #0]
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d1d8      	bne.n	800dd90 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800ddde:	69fb      	ldr	r3, [r7, #28]
 800dde0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800dde2:	2307      	movs	r3, #7
 800dde4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	b2db      	uxtb	r3, r3
 800ddea:	f003 030f 	and.w	r3, r3, #15
 800ddee:	b2db      	uxtb	r3, r3
 800ddf0:	3330      	adds	r3, #48	; 0x30
 800ddf2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800ddf6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ddfa:	2b39      	cmp	r3, #57	; 0x39
 800ddfc:	d904      	bls.n	800de08 <gen_numname+0x9c>
 800ddfe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800de02:	3307      	adds	r3, #7
 800de04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800de08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de0a:	1e5a      	subs	r2, r3, #1
 800de0c:	62ba      	str	r2, [r7, #40]	; 0x28
 800de0e:	3330      	adds	r3, #48	; 0x30
 800de10:	443b      	add	r3, r7
 800de12:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800de16:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	091b      	lsrs	r3, r3, #4
 800de1e:	603b      	str	r3, [r7, #0]
	} while (seq);
 800de20:	683b      	ldr	r3, [r7, #0]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d1df      	bne.n	800dde6 <gen_numname+0x7a>
	ns[i] = '~';
 800de26:	f107 0214 	add.w	r2, r7, #20
 800de2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de2c:	4413      	add	r3, r2
 800de2e:	227e      	movs	r2, #126	; 0x7e
 800de30:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800de32:	2300      	movs	r3, #0
 800de34:	627b      	str	r3, [r7, #36]	; 0x24
 800de36:	e016      	b.n	800de66 <gen_numname+0xfa>
		if (IsDBCS1(dst[j])) {
 800de38:	68fa      	ldr	r2, [r7, #12]
 800de3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de3c:	4413      	add	r3, r2
 800de3e:	781b      	ldrb	r3, [r3, #0]
 800de40:	2b80      	cmp	r3, #128	; 0x80
 800de42:	d90d      	bls.n	800de60 <gen_numname+0xf4>
 800de44:	68fa      	ldr	r2, [r7, #12]
 800de46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de48:	4413      	add	r3, r2
 800de4a:	781b      	ldrb	r3, [r3, #0]
 800de4c:	2bff      	cmp	r3, #255	; 0xff
 800de4e:	d007      	beq.n	800de60 <gen_numname+0xf4>
			if (j == i - 1) break;
 800de50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de52:	3b01      	subs	r3, #1
 800de54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800de56:	429a      	cmp	r2, r3
 800de58:	d010      	beq.n	800de7c <gen_numname+0x110>
			j++;
 800de5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de5c:	3301      	adds	r3, #1
 800de5e:	627b      	str	r3, [r7, #36]	; 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800de60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de62:	3301      	adds	r3, #1
 800de64:	627b      	str	r3, [r7, #36]	; 0x24
 800de66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800de68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de6a:	429a      	cmp	r2, r3
 800de6c:	d207      	bcs.n	800de7e <gen_numname+0x112>
 800de6e:	68fa      	ldr	r2, [r7, #12]
 800de70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de72:	4413      	add	r3, r2
 800de74:	781b      	ldrb	r3, [r3, #0]
 800de76:	2b20      	cmp	r3, #32
 800de78:	d1de      	bne.n	800de38 <gen_numname+0xcc>
 800de7a:	e000      	b.n	800de7e <gen_numname+0x112>
			if (j == i - 1) break;
 800de7c:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800de7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de80:	2b07      	cmp	r3, #7
 800de82:	d807      	bhi.n	800de94 <gen_numname+0x128>
 800de84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de86:	1c5a      	adds	r2, r3, #1
 800de88:	62ba      	str	r2, [r7, #40]	; 0x28
 800de8a:	3330      	adds	r3, #48	; 0x30
 800de8c:	443b      	add	r3, r7
 800de8e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800de92:	e000      	b.n	800de96 <gen_numname+0x12a>
 800de94:	2120      	movs	r1, #32
 800de96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de98:	1c5a      	adds	r2, r3, #1
 800de9a:	627a      	str	r2, [r7, #36]	; 0x24
 800de9c:	68fa      	ldr	r2, [r7, #12]
 800de9e:	4413      	add	r3, r2
 800dea0:	460a      	mov	r2, r1
 800dea2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800dea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea6:	2b07      	cmp	r3, #7
 800dea8:	d9e9      	bls.n	800de7e <gen_numname+0x112>
}
 800deaa:	bf00      	nop
 800deac:	bf00      	nop
 800deae:	3730      	adds	r7, #48	; 0x30
 800deb0:	46bd      	mov	sp, r7
 800deb2:	bd80      	pop	{r7, pc}

0800deb4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800deb4:	b480      	push	{r7}
 800deb6:	b085      	sub	sp, #20
 800deb8:	af00      	add	r7, sp, #0
 800deba:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800debc:	2300      	movs	r3, #0
 800debe:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800dec0:	230b      	movs	r3, #11
 800dec2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800dec4:	7bfb      	ldrb	r3, [r7, #15]
 800dec6:	b2da      	uxtb	r2, r3
 800dec8:	0852      	lsrs	r2, r2, #1
 800deca:	01db      	lsls	r3, r3, #7
 800decc:	4313      	orrs	r3, r2
 800dece:	b2da      	uxtb	r2, r3
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	1c59      	adds	r1, r3, #1
 800ded4:	6079      	str	r1, [r7, #4]
 800ded6:	781b      	ldrb	r3, [r3, #0]
 800ded8:	4413      	add	r3, r2
 800deda:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800dedc:	68bb      	ldr	r3, [r7, #8]
 800dede:	3b01      	subs	r3, #1
 800dee0:	60bb      	str	r3, [r7, #8]
 800dee2:	68bb      	ldr	r3, [r7, #8]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d1ed      	bne.n	800dec4 <sum_sfn+0x10>
	return sum;
 800dee8:	7bfb      	ldrb	r3, [r7, #15]
}
 800deea:	4618      	mov	r0, r3
 800deec:	3714      	adds	r7, #20
 800deee:	46bd      	mov	sp, r7
 800def0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def4:	4770      	bx	lr

0800def6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800def6:	b580      	push	{r7, lr}
 800def8:	b086      	sub	sp, #24
 800defa:	af00      	add	r7, sp, #0
 800defc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800df04:	2100      	movs	r1, #0
 800df06:	6878      	ldr	r0, [r7, #4]
 800df08:	f7ff fc92 	bl	800d830 <dir_sdi>
 800df0c:	4603      	mov	r3, r0
 800df0e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800df10:	7dfb      	ldrb	r3, [r7, #23]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d001      	beq.n	800df1a <dir_find+0x24>
 800df16:	7dfb      	ldrb	r3, [r7, #23]
 800df18:	e0a9      	b.n	800e06e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800df1a:	23ff      	movs	r3, #255	; 0xff
 800df1c:	753b      	strb	r3, [r7, #20]
 800df1e:	7d3b      	ldrb	r3, [r7, #20]
 800df20:	757b      	strb	r3, [r7, #21]
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	f04f 32ff 	mov.w	r2, #4294967295
 800df28:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	69db      	ldr	r3, [r3, #28]
 800df2e:	4619      	mov	r1, r3
 800df30:	6938      	ldr	r0, [r7, #16]
 800df32:	f7ff f8fd 	bl	800d130 <move_window>
 800df36:	4603      	mov	r3, r0
 800df38:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800df3a:	7dfb      	ldrb	r3, [r7, #23]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	f040 8090 	bne.w	800e062 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	6a1b      	ldr	r3, [r3, #32]
 800df46:	781b      	ldrb	r3, [r3, #0]
 800df48:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800df4a:	7dbb      	ldrb	r3, [r7, #22]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d102      	bne.n	800df56 <dir_find+0x60>
 800df50:	2304      	movs	r3, #4
 800df52:	75fb      	strb	r3, [r7, #23]
 800df54:	e08a      	b.n	800e06c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	6a1b      	ldr	r3, [r3, #32]
 800df5a:	330b      	adds	r3, #11
 800df5c:	781b      	ldrb	r3, [r3, #0]
 800df5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800df62:	73fb      	strb	r3, [r7, #15]
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	7bfa      	ldrb	r2, [r7, #15]
 800df68:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800df6a:	7dbb      	ldrb	r3, [r7, #22]
 800df6c:	2be5      	cmp	r3, #229	; 0xe5
 800df6e:	d007      	beq.n	800df80 <dir_find+0x8a>
 800df70:	7bfb      	ldrb	r3, [r7, #15]
 800df72:	f003 0308 	and.w	r3, r3, #8
 800df76:	2b00      	cmp	r3, #0
 800df78:	d009      	beq.n	800df8e <dir_find+0x98>
 800df7a:	7bfb      	ldrb	r3, [r7, #15]
 800df7c:	2b0f      	cmp	r3, #15
 800df7e:	d006      	beq.n	800df8e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800df80:	23ff      	movs	r3, #255	; 0xff
 800df82:	757b      	strb	r3, [r7, #21]
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	f04f 32ff 	mov.w	r2, #4294967295
 800df8a:	631a      	str	r2, [r3, #48]	; 0x30
 800df8c:	e05e      	b.n	800e04c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800df8e:	7bfb      	ldrb	r3, [r7, #15]
 800df90:	2b0f      	cmp	r3, #15
 800df92:	d136      	bne.n	800e002 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800df9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d154      	bne.n	800e04c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800dfa2:	7dbb      	ldrb	r3, [r7, #22]
 800dfa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d00d      	beq.n	800dfc8 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	6a1b      	ldr	r3, [r3, #32]
 800dfb0:	7b5b      	ldrb	r3, [r3, #13]
 800dfb2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800dfb4:	7dbb      	ldrb	r3, [r7, #22]
 800dfb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dfba:	75bb      	strb	r3, [r7, #22]
 800dfbc:	7dbb      	ldrb	r3, [r7, #22]
 800dfbe:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	695a      	ldr	r2, [r3, #20]
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800dfc8:	7dba      	ldrb	r2, [r7, #22]
 800dfca:	7d7b      	ldrb	r3, [r7, #21]
 800dfcc:	429a      	cmp	r2, r3
 800dfce:	d115      	bne.n	800dffc <dir_find+0x106>
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	6a1b      	ldr	r3, [r3, #32]
 800dfd4:	330d      	adds	r3, #13
 800dfd6:	781b      	ldrb	r3, [r3, #0]
 800dfd8:	7d3a      	ldrb	r2, [r7, #20]
 800dfda:	429a      	cmp	r2, r3
 800dfdc:	d10e      	bne.n	800dffc <dir_find+0x106>
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	68da      	ldr	r2, [r3, #12]
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6a1b      	ldr	r3, [r3, #32]
 800dfe6:	4619      	mov	r1, r3
 800dfe8:	4610      	mov	r0, r2
 800dfea:	f7ff fde7 	bl	800dbbc <cmp_lfn>
 800dfee:	4603      	mov	r3, r0
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d003      	beq.n	800dffc <dir_find+0x106>
 800dff4:	7d7b      	ldrb	r3, [r7, #21]
 800dff6:	3b01      	subs	r3, #1
 800dff8:	b2db      	uxtb	r3, r3
 800dffa:	e000      	b.n	800dffe <dir_find+0x108>
 800dffc:	23ff      	movs	r3, #255	; 0xff
 800dffe:	757b      	strb	r3, [r7, #21]
 800e000:	e024      	b.n	800e04c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e002:	7d7b      	ldrb	r3, [r7, #21]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d109      	bne.n	800e01c <dir_find+0x126>
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	6a1b      	ldr	r3, [r3, #32]
 800e00c:	4618      	mov	r0, r3
 800e00e:	f7ff ff51 	bl	800deb4 <sum_sfn>
 800e012:	4603      	mov	r3, r0
 800e014:	461a      	mov	r2, r3
 800e016:	7d3b      	ldrb	r3, [r7, #20]
 800e018:	4293      	cmp	r3, r2
 800e01a:	d024      	beq.n	800e066 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e022:	f003 0301 	and.w	r3, r3, #1
 800e026:	2b00      	cmp	r3, #0
 800e028:	d10a      	bne.n	800e040 <dir_find+0x14a>
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	6a18      	ldr	r0, [r3, #32]
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	3324      	adds	r3, #36	; 0x24
 800e032:	220b      	movs	r2, #11
 800e034:	4619      	mov	r1, r3
 800e036:	f7fe fe57 	bl	800cce8 <mem_cmp>
 800e03a:	4603      	mov	r3, r0
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d014      	beq.n	800e06a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e040:	23ff      	movs	r3, #255	; 0xff
 800e042:	757b      	strb	r3, [r7, #21]
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f04f 32ff 	mov.w	r2, #4294967295
 800e04a:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e04c:	2100      	movs	r1, #0
 800e04e:	6878      	ldr	r0, [r7, #4]
 800e050:	f7ff fc69 	bl	800d926 <dir_next>
 800e054:	4603      	mov	r3, r0
 800e056:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e058:	7dfb      	ldrb	r3, [r7, #23]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	f43f af65 	beq.w	800df2a <dir_find+0x34>
 800e060:	e004      	b.n	800e06c <dir_find+0x176>
		if (res != FR_OK) break;
 800e062:	bf00      	nop
 800e064:	e002      	b.n	800e06c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e066:	bf00      	nop
 800e068:	e000      	b.n	800e06c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e06a:	bf00      	nop

	return res;
 800e06c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e06e:	4618      	mov	r0, r3
 800e070:	3718      	adds	r7, #24
 800e072:	46bd      	mov	sp, r7
 800e074:	bd80      	pop	{r7, pc}
	...

0800e078 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b08c      	sub	sp, #48	; 0x30
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e08c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800e090:	2b00      	cmp	r3, #0
 800e092:	d001      	beq.n	800e098 <dir_register+0x20>
 800e094:	2306      	movs	r3, #6
 800e096:	e0e0      	b.n	800e25a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800e098:	2300      	movs	r3, #0
 800e09a:	627b      	str	r3, [r7, #36]	; 0x24
 800e09c:	e002      	b.n	800e0a4 <dir_register+0x2c>
 800e09e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	627b      	str	r3, [r7, #36]	; 0x24
 800e0a4:	69fb      	ldr	r3, [r7, #28]
 800e0a6:	68da      	ldr	r2, [r3, #12]
 800e0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0aa:	005b      	lsls	r3, r3, #1
 800e0ac:	4413      	add	r3, r2
 800e0ae:	881b      	ldrh	r3, [r3, #0]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d1f4      	bne.n	800e09e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800e0ba:	f107 030c 	add.w	r3, r7, #12
 800e0be:	220c      	movs	r2, #12
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f7fe fdd5 	bl	800cc70 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800e0c6:	7dfb      	ldrb	r3, [r7, #23]
 800e0c8:	f003 0301 	and.w	r3, r3, #1
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d032      	beq.n	800e136 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2240      	movs	r2, #64	; 0x40
 800e0d4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800e0d8:	2301      	movs	r3, #1
 800e0da:	62bb      	str	r3, [r7, #40]	; 0x28
 800e0dc:	e016      	b.n	800e10c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800e0e4:	69fb      	ldr	r3, [r7, #28]
 800e0e6:	68da      	ldr	r2, [r3, #12]
 800e0e8:	f107 010c 	add.w	r1, r7, #12
 800e0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0ee:	f7ff fe3d 	bl	800dd6c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800e0f2:	6878      	ldr	r0, [r7, #4]
 800e0f4:	f7ff feff 	bl	800def6 <dir_find>
 800e0f8:	4603      	mov	r3, r0
 800e0fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800e0fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e102:	2b00      	cmp	r3, #0
 800e104:	d106      	bne.n	800e114 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800e106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e108:	3301      	adds	r3, #1
 800e10a:	62bb      	str	r3, [r7, #40]	; 0x28
 800e10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e10e:	2b63      	cmp	r3, #99	; 0x63
 800e110:	d9e5      	bls.n	800e0de <dir_register+0x66>
 800e112:	e000      	b.n	800e116 <dir_register+0x9e>
			if (res != FR_OK) break;
 800e114:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800e116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e118:	2b64      	cmp	r3, #100	; 0x64
 800e11a:	d101      	bne.n	800e120 <dir_register+0xa8>
 800e11c:	2307      	movs	r3, #7
 800e11e:	e09c      	b.n	800e25a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800e120:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e124:	2b04      	cmp	r3, #4
 800e126:	d002      	beq.n	800e12e <dir_register+0xb6>
 800e128:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e12c:	e095      	b.n	800e25a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800e12e:	7dfa      	ldrb	r2, [r7, #23]
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800e136:	7dfb      	ldrb	r3, [r7, #23]
 800e138:	f003 0302 	and.w	r3, r3, #2
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d007      	beq.n	800e150 <dir_register+0xd8>
 800e140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e142:	330c      	adds	r3, #12
 800e144:	4a47      	ldr	r2, [pc, #284]	; (800e264 <dir_register+0x1ec>)
 800e146:	fba2 2303 	umull	r2, r3, r2, r3
 800e14a:	089b      	lsrs	r3, r3, #2
 800e14c:	3301      	adds	r3, #1
 800e14e:	e000      	b.n	800e152 <dir_register+0xda>
 800e150:	2301      	movs	r3, #1
 800e152:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800e154:	6a39      	ldr	r1, [r7, #32]
 800e156:	6878      	ldr	r0, [r7, #4]
 800e158:	f7ff fcaa 	bl	800dab0 <dir_alloc>
 800e15c:	4603      	mov	r3, r0
 800e15e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800e162:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e166:	2b00      	cmp	r3, #0
 800e168:	d148      	bne.n	800e1fc <dir_register+0x184>
 800e16a:	6a3b      	ldr	r3, [r7, #32]
 800e16c:	3b01      	subs	r3, #1
 800e16e:	623b      	str	r3, [r7, #32]
 800e170:	6a3b      	ldr	r3, [r7, #32]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d042      	beq.n	800e1fc <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	695a      	ldr	r2, [r3, #20]
 800e17a:	6a3b      	ldr	r3, [r7, #32]
 800e17c:	015b      	lsls	r3, r3, #5
 800e17e:	1ad3      	subs	r3, r2, r3
 800e180:	4619      	mov	r1, r3
 800e182:	6878      	ldr	r0, [r7, #4]
 800e184:	f7ff fb54 	bl	800d830 <dir_sdi>
 800e188:	4603      	mov	r3, r0
 800e18a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800e18e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e192:	2b00      	cmp	r3, #0
 800e194:	d132      	bne.n	800e1fc <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	3324      	adds	r3, #36	; 0x24
 800e19a:	4618      	mov	r0, r3
 800e19c:	f7ff fe8a 	bl	800deb4 <sum_sfn>
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	69db      	ldr	r3, [r3, #28]
 800e1a8:	4619      	mov	r1, r3
 800e1aa:	69f8      	ldr	r0, [r7, #28]
 800e1ac:	f7fe ffc0 	bl	800d130 <move_window>
 800e1b0:	4603      	mov	r3, r0
 800e1b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800e1b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d11d      	bne.n	800e1fa <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800e1be:	69fb      	ldr	r3, [r7, #28]
 800e1c0:	68d8      	ldr	r0, [r3, #12]
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6a19      	ldr	r1, [r3, #32]
 800e1c6:	6a3b      	ldr	r3, [r7, #32]
 800e1c8:	b2da      	uxtb	r2, r3
 800e1ca:	7efb      	ldrb	r3, [r7, #27]
 800e1cc:	f7ff fd66 	bl	800dc9c <put_lfn>
				fs->wflag = 1;
 800e1d0:	69fb      	ldr	r3, [r7, #28]
 800e1d2:	2201      	movs	r2, #1
 800e1d4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800e1d6:	2100      	movs	r1, #0
 800e1d8:	6878      	ldr	r0, [r7, #4]
 800e1da:	f7ff fba4 	bl	800d926 <dir_next>
 800e1de:	4603      	mov	r3, r0
 800e1e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800e1e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d107      	bne.n	800e1fc <dir_register+0x184>
 800e1ec:	6a3b      	ldr	r3, [r7, #32]
 800e1ee:	3b01      	subs	r3, #1
 800e1f0:	623b      	str	r3, [r7, #32]
 800e1f2:	6a3b      	ldr	r3, [r7, #32]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d1d5      	bne.n	800e1a4 <dir_register+0x12c>
 800e1f8:	e000      	b.n	800e1fc <dir_register+0x184>
				if (res != FR_OK) break;
 800e1fa:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e1fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e200:	2b00      	cmp	r3, #0
 800e202:	d128      	bne.n	800e256 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	69db      	ldr	r3, [r3, #28]
 800e208:	4619      	mov	r1, r3
 800e20a:	69f8      	ldr	r0, [r7, #28]
 800e20c:	f7fe ff90 	bl	800d130 <move_window>
 800e210:	4603      	mov	r3, r0
 800e212:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800e216:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d11b      	bne.n	800e256 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	6a1b      	ldr	r3, [r3, #32]
 800e222:	2220      	movs	r2, #32
 800e224:	2100      	movs	r1, #0
 800e226:	4618      	mov	r0, r3
 800e228:	f7fe fd43 	bl	800ccb2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	6a18      	ldr	r0, [r3, #32]
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	3324      	adds	r3, #36	; 0x24
 800e234:	220b      	movs	r2, #11
 800e236:	4619      	mov	r1, r3
 800e238:	f7fe fd1a 	bl	800cc70 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	6a1b      	ldr	r3, [r3, #32]
 800e246:	330c      	adds	r3, #12
 800e248:	f002 0218 	and.w	r2, r2, #24
 800e24c:	b2d2      	uxtb	r2, r2
 800e24e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800e250:	69fb      	ldr	r3, [r7, #28]
 800e252:	2201      	movs	r2, #1
 800e254:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e256:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e25a:	4618      	mov	r0, r3
 800e25c:	3730      	adds	r7, #48	; 0x30
 800e25e:	46bd      	mov	sp, r7
 800e260:	bd80      	pop	{r7, pc}
 800e262:	bf00      	nop
 800e264:	4ec4ec4f 	.word	0x4ec4ec4f

0800e268 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b08a      	sub	sp, #40	; 0x28
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	6078      	str	r0, [r7, #4]
 800e270:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800e272:	683b      	ldr	r3, [r7, #0]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	613b      	str	r3, [r7, #16]
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	68db      	ldr	r3, [r3, #12]
 800e27e:	60fb      	str	r3, [r7, #12]
 800e280:	2300      	movs	r3, #0
 800e282:	617b      	str	r3, [r7, #20]
 800e284:	697b      	ldr	r3, [r7, #20]
 800e286:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800e288:	69bb      	ldr	r3, [r7, #24]
 800e28a:	1c5a      	adds	r2, r3, #1
 800e28c:	61ba      	str	r2, [r7, #24]
 800e28e:	693a      	ldr	r2, [r7, #16]
 800e290:	4413      	add	r3, r2
 800e292:	781b      	ldrb	r3, [r3, #0]
 800e294:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800e296:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e298:	2b1f      	cmp	r3, #31
 800e29a:	d96a      	bls.n	800e372 <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800e29c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e29e:	2b2f      	cmp	r3, #47	; 0x2f
 800e2a0:	d006      	beq.n	800e2b0 <create_name+0x48>
 800e2a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e2a4:	2b5c      	cmp	r3, #92	; 0x5c
 800e2a6:	d110      	bne.n	800e2ca <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e2a8:	e002      	b.n	800e2b0 <create_name+0x48>
 800e2aa:	69bb      	ldr	r3, [r7, #24]
 800e2ac:	3301      	adds	r3, #1
 800e2ae:	61bb      	str	r3, [r7, #24]
 800e2b0:	693a      	ldr	r2, [r7, #16]
 800e2b2:	69bb      	ldr	r3, [r7, #24]
 800e2b4:	4413      	add	r3, r2
 800e2b6:	781b      	ldrb	r3, [r3, #0]
 800e2b8:	2b2f      	cmp	r3, #47	; 0x2f
 800e2ba:	d0f6      	beq.n	800e2aa <create_name+0x42>
 800e2bc:	693a      	ldr	r2, [r7, #16]
 800e2be:	69bb      	ldr	r3, [r7, #24]
 800e2c0:	4413      	add	r3, r2
 800e2c2:	781b      	ldrb	r3, [r3, #0]
 800e2c4:	2b5c      	cmp	r3, #92	; 0x5c
 800e2c6:	d0f0      	beq.n	800e2aa <create_name+0x42>
			break;
 800e2c8:	e054      	b.n	800e374 <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800e2ca:	697b      	ldr	r3, [r7, #20]
 800e2cc:	2bfe      	cmp	r3, #254	; 0xfe
 800e2ce:	d901      	bls.n	800e2d4 <create_name+0x6c>
 800e2d0:	2306      	movs	r3, #6
 800e2d2:	e1bf      	b.n	800e654 <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 800e2d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e2d6:	b2db      	uxtb	r3, r3
 800e2d8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 800e2da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e2dc:	b2db      	uxtb	r3, r3
 800e2de:	2b80      	cmp	r3, #128	; 0x80
 800e2e0:	d925      	bls.n	800e32e <create_name+0xc6>
 800e2e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e2e4:	b2db      	uxtb	r3, r3
 800e2e6:	2bff      	cmp	r3, #255	; 0xff
 800e2e8:	d021      	beq.n	800e32e <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800e2ea:	69bb      	ldr	r3, [r7, #24]
 800e2ec:	1c5a      	adds	r2, r3, #1
 800e2ee:	61ba      	str	r2, [r7, #24]
 800e2f0:	693a      	ldr	r2, [r7, #16]
 800e2f2:	4413      	add	r3, r2
 800e2f4:	781b      	ldrb	r3, [r3, #0]
 800e2f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			w = (w << 8) + b;			/* Create a DBC */
 800e2fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e2fc:	021b      	lsls	r3, r3, #8
 800e2fe:	b29a      	uxth	r2, r3
 800e300:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e304:	b29b      	uxth	r3, r3
 800e306:	4413      	add	r3, r2
 800e308:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 800e30a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e30e:	2b3f      	cmp	r3, #63	; 0x3f
 800e310:	d903      	bls.n	800e31a <create_name+0xb2>
 800e312:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e316:	2b7e      	cmp	r3, #126	; 0x7e
 800e318:	d909      	bls.n	800e32e <create_name+0xc6>
 800e31a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800e31e:	2b00      	cmp	r3, #0
 800e320:	da03      	bge.n	800e32a <create_name+0xc2>
 800e322:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e326:	2bff      	cmp	r3, #255	; 0xff
 800e328:	d101      	bne.n	800e32e <create_name+0xc6>
 800e32a:	2306      	movs	r3, #6
 800e32c:	e192      	b.n	800e654 <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800e32e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e330:	2101      	movs	r1, #1
 800e332:	4618      	mov	r0, r3
 800e334:	f001 ff0c 	bl	8010150 <ff_convert>
 800e338:	4603      	mov	r3, r0
 800e33a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800e33c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d101      	bne.n	800e346 <create_name+0xde>
 800e342:	2306      	movs	r3, #6
 800e344:	e186      	b.n	800e654 <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800e346:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e348:	2b7f      	cmp	r3, #127	; 0x7f
 800e34a:	d809      	bhi.n	800e360 <create_name+0xf8>
 800e34c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e34e:	4619      	mov	r1, r3
 800e350:	489a      	ldr	r0, [pc, #616]	; (800e5bc <create_name+0x354>)
 800e352:	f7fe fcf0 	bl	800cd36 <chk_chr>
 800e356:	4603      	mov	r3, r0
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d001      	beq.n	800e360 <create_name+0xf8>
 800e35c:	2306      	movs	r3, #6
 800e35e:	e179      	b.n	800e654 <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 800e360:	697b      	ldr	r3, [r7, #20]
 800e362:	1c5a      	adds	r2, r3, #1
 800e364:	617a      	str	r2, [r7, #20]
 800e366:	005b      	lsls	r3, r3, #1
 800e368:	68fa      	ldr	r2, [r7, #12]
 800e36a:	4413      	add	r3, r2
 800e36c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e36e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800e370:	e78a      	b.n	800e288 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800e372:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800e374:	693a      	ldr	r2, [r7, #16]
 800e376:	69bb      	ldr	r3, [r7, #24]
 800e378:	441a      	add	r2, r3
 800e37a:	683b      	ldr	r3, [r7, #0]
 800e37c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e37e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e380:	2b1f      	cmp	r3, #31
 800e382:	d801      	bhi.n	800e388 <create_name+0x120>
 800e384:	2304      	movs	r3, #4
 800e386:	e000      	b.n	800e38a <create_name+0x122>
 800e388:	2300      	movs	r3, #0
 800e38a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800e38e:	e011      	b.n	800e3b4 <create_name+0x14c>
		w = lfn[di - 1];
 800e390:	697b      	ldr	r3, [r7, #20]
 800e392:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e396:	3b01      	subs	r3, #1
 800e398:	005b      	lsls	r3, r3, #1
 800e39a:	68fa      	ldr	r2, [r7, #12]
 800e39c:	4413      	add	r3, r2
 800e39e:	881b      	ldrh	r3, [r3, #0]
 800e3a0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800e3a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e3a4:	2b20      	cmp	r3, #32
 800e3a6:	d002      	beq.n	800e3ae <create_name+0x146>
 800e3a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e3aa:	2b2e      	cmp	r3, #46	; 0x2e
 800e3ac:	d106      	bne.n	800e3bc <create_name+0x154>
		di--;
 800e3ae:	697b      	ldr	r3, [r7, #20]
 800e3b0:	3b01      	subs	r3, #1
 800e3b2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800e3b4:	697b      	ldr	r3, [r7, #20]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d1ea      	bne.n	800e390 <create_name+0x128>
 800e3ba:	e000      	b.n	800e3be <create_name+0x156>
		if (w != ' ' && w != '.') break;
 800e3bc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800e3be:	697b      	ldr	r3, [r7, #20]
 800e3c0:	005b      	lsls	r3, r3, #1
 800e3c2:	68fa      	ldr	r2, [r7, #12]
 800e3c4:	4413      	add	r3, r2
 800e3c6:	2200      	movs	r2, #0
 800e3c8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800e3ca:	697b      	ldr	r3, [r7, #20]
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d101      	bne.n	800e3d4 <create_name+0x16c>
 800e3d0:	2306      	movs	r3, #6
 800e3d2:	e13f      	b.n	800e654 <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	3324      	adds	r3, #36	; 0x24
 800e3d8:	220b      	movs	r2, #11
 800e3da:	2120      	movs	r1, #32
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f7fe fc68 	bl	800ccb2 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800e3e2:	2300      	movs	r3, #0
 800e3e4:	61bb      	str	r3, [r7, #24]
 800e3e6:	e002      	b.n	800e3ee <create_name+0x186>
 800e3e8:	69bb      	ldr	r3, [r7, #24]
 800e3ea:	3301      	adds	r3, #1
 800e3ec:	61bb      	str	r3, [r7, #24]
 800e3ee:	69bb      	ldr	r3, [r7, #24]
 800e3f0:	005b      	lsls	r3, r3, #1
 800e3f2:	68fa      	ldr	r2, [r7, #12]
 800e3f4:	4413      	add	r3, r2
 800e3f6:	881b      	ldrh	r3, [r3, #0]
 800e3f8:	2b20      	cmp	r3, #32
 800e3fa:	d0f5      	beq.n	800e3e8 <create_name+0x180>
 800e3fc:	69bb      	ldr	r3, [r7, #24]
 800e3fe:	005b      	lsls	r3, r3, #1
 800e400:	68fa      	ldr	r2, [r7, #12]
 800e402:	4413      	add	r3, r2
 800e404:	881b      	ldrh	r3, [r3, #0]
 800e406:	2b2e      	cmp	r3, #46	; 0x2e
 800e408:	d0ee      	beq.n	800e3e8 <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 800e40a:	69bb      	ldr	r3, [r7, #24]
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d009      	beq.n	800e424 <create_name+0x1bc>
 800e410:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e414:	f043 0303 	orr.w	r3, r3, #3
 800e418:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800e41c:	e002      	b.n	800e424 <create_name+0x1bc>
 800e41e:	697b      	ldr	r3, [r7, #20]
 800e420:	3b01      	subs	r3, #1
 800e422:	617b      	str	r3, [r7, #20]
 800e424:	697b      	ldr	r3, [r7, #20]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d009      	beq.n	800e43e <create_name+0x1d6>
 800e42a:	697b      	ldr	r3, [r7, #20]
 800e42c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e430:	3b01      	subs	r3, #1
 800e432:	005b      	lsls	r3, r3, #1
 800e434:	68fa      	ldr	r2, [r7, #12]
 800e436:	4413      	add	r3, r2
 800e438:	881b      	ldrh	r3, [r3, #0]
 800e43a:	2b2e      	cmp	r3, #46	; 0x2e
 800e43c:	d1ef      	bne.n	800e41e <create_name+0x1b6>

	i = b = 0; ni = 8;
 800e43e:	2300      	movs	r3, #0
 800e440:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e444:	2300      	movs	r3, #0
 800e446:	623b      	str	r3, [r7, #32]
 800e448:	2308      	movs	r3, #8
 800e44a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800e44c:	69bb      	ldr	r3, [r7, #24]
 800e44e:	1c5a      	adds	r2, r3, #1
 800e450:	61ba      	str	r2, [r7, #24]
 800e452:	005b      	lsls	r3, r3, #1
 800e454:	68fa      	ldr	r2, [r7, #12]
 800e456:	4413      	add	r3, r2
 800e458:	881b      	ldrh	r3, [r3, #0]
 800e45a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800e45c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e45e:	2b00      	cmp	r3, #0
 800e460:	f000 80aa 	beq.w	800e5b8 <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800e464:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e466:	2b20      	cmp	r3, #32
 800e468:	d006      	beq.n	800e478 <create_name+0x210>
 800e46a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e46c:	2b2e      	cmp	r3, #46	; 0x2e
 800e46e:	d10a      	bne.n	800e486 <create_name+0x21e>
 800e470:	69ba      	ldr	r2, [r7, #24]
 800e472:	697b      	ldr	r3, [r7, #20]
 800e474:	429a      	cmp	r2, r3
 800e476:	d006      	beq.n	800e486 <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 800e478:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e47c:	f043 0303 	orr.w	r3, r3, #3
 800e480:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e484:	e097      	b.n	800e5b6 <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800e486:	6a3a      	ldr	r2, [r7, #32]
 800e488:	69fb      	ldr	r3, [r7, #28]
 800e48a:	429a      	cmp	r2, r3
 800e48c:	d203      	bcs.n	800e496 <create_name+0x22e>
 800e48e:	69ba      	ldr	r2, [r7, #24]
 800e490:	697b      	ldr	r3, [r7, #20]
 800e492:	429a      	cmp	r2, r3
 800e494:	d123      	bne.n	800e4de <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800e496:	69fb      	ldr	r3, [r7, #28]
 800e498:	2b0b      	cmp	r3, #11
 800e49a:	d106      	bne.n	800e4aa <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 800e49c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e4a0:	f043 0303 	orr.w	r3, r3, #3
 800e4a4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e4a8:	e08d      	b.n	800e5c6 <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800e4aa:	69ba      	ldr	r2, [r7, #24]
 800e4ac:	697b      	ldr	r3, [r7, #20]
 800e4ae:	429a      	cmp	r2, r3
 800e4b0:	d005      	beq.n	800e4be <create_name+0x256>
 800e4b2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e4b6:	f043 0303 	orr.w	r3, r3, #3
 800e4ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 800e4be:	69ba      	ldr	r2, [r7, #24]
 800e4c0:	697b      	ldr	r3, [r7, #20]
 800e4c2:	429a      	cmp	r2, r3
 800e4c4:	d87e      	bhi.n	800e5c4 <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800e4c6:	697b      	ldr	r3, [r7, #20]
 800e4c8:	61bb      	str	r3, [r7, #24]
 800e4ca:	2308      	movs	r3, #8
 800e4cc:	623b      	str	r3, [r7, #32]
 800e4ce:	230b      	movs	r3, #11
 800e4d0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800e4d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e4d6:	009b      	lsls	r3, r3, #2
 800e4d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e4dc:	e06b      	b.n	800e5b6 <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800e4de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e4e0:	2b7f      	cmp	r3, #127	; 0x7f
 800e4e2:	d910      	bls.n	800e506 <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 800e4e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f001 fe90 	bl	801020c <ff_wtoupper>
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	2100      	movs	r1, #0
 800e4f0:	4618      	mov	r0, r3
 800e4f2:	f001 fe2d 	bl	8010150 <ff_convert>
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	84bb      	strh	r3, [r7, #36]	; 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800e4fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e4fe:	f043 0302 	orr.w	r3, r3, #2
 800e502:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800e506:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e508:	2bff      	cmp	r3, #255	; 0xff
 800e50a:	d91a      	bls.n	800e542 <create_name+0x2da>
			if (i >= ni - 1) {
 800e50c:	69fb      	ldr	r3, [r7, #28]
 800e50e:	3b01      	subs	r3, #1
 800e510:	6a3a      	ldr	r2, [r7, #32]
 800e512:	429a      	cmp	r2, r3
 800e514:	d308      	bcc.n	800e528 <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 800e516:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e51a:	f043 0303 	orr.w	r3, r3, #3
 800e51e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e522:	69fb      	ldr	r3, [r7, #28]
 800e524:	623b      	str	r3, [r7, #32]
 800e526:	e046      	b.n	800e5b6 <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 800e528:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e52a:	0a1b      	lsrs	r3, r3, #8
 800e52c:	b299      	uxth	r1, r3
 800e52e:	6a3b      	ldr	r3, [r7, #32]
 800e530:	1c5a      	adds	r2, r3, #1
 800e532:	623a      	str	r2, [r7, #32]
 800e534:	b2c9      	uxtb	r1, r1
 800e536:	687a      	ldr	r2, [r7, #4]
 800e538:	4413      	add	r3, r2
 800e53a:	460a      	mov	r2, r1
 800e53c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800e540:	e02f      	b.n	800e5a2 <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800e542:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e544:	2b00      	cmp	r3, #0
 800e546:	d007      	beq.n	800e558 <create_name+0x2f0>
 800e548:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e54a:	4619      	mov	r1, r3
 800e54c:	481c      	ldr	r0, [pc, #112]	; (800e5c0 <create_name+0x358>)
 800e54e:	f7fe fbf2 	bl	800cd36 <chk_chr>
 800e552:	4603      	mov	r3, r0
 800e554:	2b00      	cmp	r3, #0
 800e556:	d008      	beq.n	800e56a <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800e558:	235f      	movs	r3, #95	; 0x5f
 800e55a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800e55c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e560:	f043 0303 	orr.w	r3, r3, #3
 800e564:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e568:	e01b      	b.n	800e5a2 <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800e56a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e56c:	2b40      	cmp	r3, #64	; 0x40
 800e56e:	d909      	bls.n	800e584 <create_name+0x31c>
 800e570:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e572:	2b5a      	cmp	r3, #90	; 0x5a
 800e574:	d806      	bhi.n	800e584 <create_name+0x31c>
					b |= 2;
 800e576:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e57a:	f043 0302 	orr.w	r3, r3, #2
 800e57e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e582:	e00e      	b.n	800e5a2 <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800e584:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e586:	2b60      	cmp	r3, #96	; 0x60
 800e588:	d90b      	bls.n	800e5a2 <create_name+0x33a>
 800e58a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e58c:	2b7a      	cmp	r3, #122	; 0x7a
 800e58e:	d808      	bhi.n	800e5a2 <create_name+0x33a>
						b |= 1; w -= 0x20;
 800e590:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e594:	f043 0301 	orr.w	r3, r3, #1
 800e598:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e59c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e59e:	3b20      	subs	r3, #32
 800e5a0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800e5a2:	6a3b      	ldr	r3, [r7, #32]
 800e5a4:	1c5a      	adds	r2, r3, #1
 800e5a6:	623a      	str	r2, [r7, #32]
 800e5a8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800e5aa:	b2d1      	uxtb	r1, r2
 800e5ac:	687a      	ldr	r2, [r7, #4]
 800e5ae:	4413      	add	r3, r2
 800e5b0:	460a      	mov	r2, r1
 800e5b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800e5b6:	e749      	b.n	800e44c <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 800e5b8:	bf00      	nop
 800e5ba:	e004      	b.n	800e5c6 <create_name+0x35e>
 800e5bc:	08027840 	.word	0x08027840
 800e5c0:	0802784c 	.word	0x0802784c
			if (si > di) break;			/* No extension */
 800e5c4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e5cc:	2be5      	cmp	r3, #229	; 0xe5
 800e5ce:	d103      	bne.n	800e5d8 <create_name+0x370>
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2205      	movs	r2, #5
 800e5d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800e5d8:	69fb      	ldr	r3, [r7, #28]
 800e5da:	2b08      	cmp	r3, #8
 800e5dc:	d104      	bne.n	800e5e8 <create_name+0x380>
 800e5de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e5e2:	009b      	lsls	r3, r3, #2
 800e5e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800e5e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e5ec:	f003 030c 	and.w	r3, r3, #12
 800e5f0:	2b0c      	cmp	r3, #12
 800e5f2:	d005      	beq.n	800e600 <create_name+0x398>
 800e5f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e5f8:	f003 0303 	and.w	r3, r3, #3
 800e5fc:	2b03      	cmp	r3, #3
 800e5fe:	d105      	bne.n	800e60c <create_name+0x3a4>
 800e600:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e604:	f043 0302 	orr.w	r3, r3, #2
 800e608:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800e60c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e610:	f003 0302 	and.w	r3, r3, #2
 800e614:	2b00      	cmp	r3, #0
 800e616:	d117      	bne.n	800e648 <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800e618:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e61c:	f003 0303 	and.w	r3, r3, #3
 800e620:	2b01      	cmp	r3, #1
 800e622:	d105      	bne.n	800e630 <create_name+0x3c8>
 800e624:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e628:	f043 0310 	orr.w	r3, r3, #16
 800e62c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800e630:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e634:	f003 030c 	and.w	r3, r3, #12
 800e638:	2b04      	cmp	r3, #4
 800e63a:	d105      	bne.n	800e648 <create_name+0x3e0>
 800e63c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e640:	f043 0308 	orr.w	r3, r3, #8
 800e644:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800e64e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800e652:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800e654:	4618      	mov	r0, r3
 800e656:	3728      	adds	r7, #40	; 0x28
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}

0800e65c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b086      	sub	sp, #24
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
 800e664:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800e66a:	693b      	ldr	r3, [r7, #16]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e670:	e002      	b.n	800e678 <follow_path+0x1c>
 800e672:	683b      	ldr	r3, [r7, #0]
 800e674:	3301      	adds	r3, #1
 800e676:	603b      	str	r3, [r7, #0]
 800e678:	683b      	ldr	r3, [r7, #0]
 800e67a:	781b      	ldrb	r3, [r3, #0]
 800e67c:	2b2f      	cmp	r3, #47	; 0x2f
 800e67e:	d0f8      	beq.n	800e672 <follow_path+0x16>
 800e680:	683b      	ldr	r3, [r7, #0]
 800e682:	781b      	ldrb	r3, [r3, #0]
 800e684:	2b5c      	cmp	r3, #92	; 0x5c
 800e686:	d0f4      	beq.n	800e672 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e688:	693b      	ldr	r3, [r7, #16]
 800e68a:	2200      	movs	r2, #0
 800e68c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	781b      	ldrb	r3, [r3, #0]
 800e692:	2b1f      	cmp	r3, #31
 800e694:	d80a      	bhi.n	800e6ac <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	2280      	movs	r2, #128	; 0x80
 800e69a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800e69e:	2100      	movs	r1, #0
 800e6a0:	6878      	ldr	r0, [r7, #4]
 800e6a2:	f7ff f8c5 	bl	800d830 <dir_sdi>
 800e6a6:	4603      	mov	r3, r0
 800e6a8:	75fb      	strb	r3, [r7, #23]
 800e6aa:	e043      	b.n	800e734 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e6ac:	463b      	mov	r3, r7
 800e6ae:	4619      	mov	r1, r3
 800e6b0:	6878      	ldr	r0, [r7, #4]
 800e6b2:	f7ff fdd9 	bl	800e268 <create_name>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e6ba:	7dfb      	ldrb	r3, [r7, #23]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d134      	bne.n	800e72a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800e6c0:	6878      	ldr	r0, [r7, #4]
 800e6c2:	f7ff fc18 	bl	800def6 <dir_find>
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e6d0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800e6d2:	7dfb      	ldrb	r3, [r7, #23]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d00a      	beq.n	800e6ee <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e6d8:	7dfb      	ldrb	r3, [r7, #23]
 800e6da:	2b04      	cmp	r3, #4
 800e6dc:	d127      	bne.n	800e72e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e6de:	7afb      	ldrb	r3, [r7, #11]
 800e6e0:	f003 0304 	and.w	r3, r3, #4
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d122      	bne.n	800e72e <follow_path+0xd2>
 800e6e8:	2305      	movs	r3, #5
 800e6ea:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e6ec:	e01f      	b.n	800e72e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e6ee:	7afb      	ldrb	r3, [r7, #11]
 800e6f0:	f003 0304 	and.w	r3, r3, #4
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d11c      	bne.n	800e732 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e6f8:	693b      	ldr	r3, [r7, #16]
 800e6fa:	799b      	ldrb	r3, [r3, #6]
 800e6fc:	f003 0310 	and.w	r3, r3, #16
 800e700:	2b00      	cmp	r3, #0
 800e702:	d102      	bne.n	800e70a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e704:	2305      	movs	r3, #5
 800e706:	75fb      	strb	r3, [r7, #23]
 800e708:	e014      	b.n	800e734 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	695b      	ldr	r3, [r3, #20]
 800e714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e718:	4413      	add	r3, r2
 800e71a:	4619      	mov	r1, r3
 800e71c:	68f8      	ldr	r0, [r7, #12]
 800e71e:	f7ff fa0e 	bl	800db3e <ld_clust>
 800e722:	4602      	mov	r2, r0
 800e724:	693b      	ldr	r3, [r7, #16]
 800e726:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e728:	e7c0      	b.n	800e6ac <follow_path+0x50>
			if (res != FR_OK) break;
 800e72a:	bf00      	nop
 800e72c:	e002      	b.n	800e734 <follow_path+0xd8>
				break;
 800e72e:	bf00      	nop
 800e730:	e000      	b.n	800e734 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e732:	bf00      	nop
			}
		}
	}

	return res;
 800e734:	7dfb      	ldrb	r3, [r7, #23]
}
 800e736:	4618      	mov	r0, r3
 800e738:	3718      	adds	r7, #24
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}

0800e73e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e73e:	b480      	push	{r7}
 800e740:	b087      	sub	sp, #28
 800e742:	af00      	add	r7, sp, #0
 800e744:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e746:	f04f 33ff 	mov.w	r3, #4294967295
 800e74a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d031      	beq.n	800e7b8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	617b      	str	r3, [r7, #20]
 800e75a:	e002      	b.n	800e762 <get_ldnumber+0x24>
 800e75c:	697b      	ldr	r3, [r7, #20]
 800e75e:	3301      	adds	r3, #1
 800e760:	617b      	str	r3, [r7, #20]
 800e762:	697b      	ldr	r3, [r7, #20]
 800e764:	781b      	ldrb	r3, [r3, #0]
 800e766:	2b1f      	cmp	r3, #31
 800e768:	d903      	bls.n	800e772 <get_ldnumber+0x34>
 800e76a:	697b      	ldr	r3, [r7, #20]
 800e76c:	781b      	ldrb	r3, [r3, #0]
 800e76e:	2b3a      	cmp	r3, #58	; 0x3a
 800e770:	d1f4      	bne.n	800e75c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e772:	697b      	ldr	r3, [r7, #20]
 800e774:	781b      	ldrb	r3, [r3, #0]
 800e776:	2b3a      	cmp	r3, #58	; 0x3a
 800e778:	d11c      	bne.n	800e7b4 <get_ldnumber+0x76>
			tp = *path;
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	1c5a      	adds	r2, r3, #1
 800e784:	60fa      	str	r2, [r7, #12]
 800e786:	781b      	ldrb	r3, [r3, #0]
 800e788:	3b30      	subs	r3, #48	; 0x30
 800e78a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e78c:	68bb      	ldr	r3, [r7, #8]
 800e78e:	2b09      	cmp	r3, #9
 800e790:	d80e      	bhi.n	800e7b0 <get_ldnumber+0x72>
 800e792:	68fa      	ldr	r2, [r7, #12]
 800e794:	697b      	ldr	r3, [r7, #20]
 800e796:	429a      	cmp	r2, r3
 800e798:	d10a      	bne.n	800e7b0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e79a:	68bb      	ldr	r3, [r7, #8]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d107      	bne.n	800e7b0 <get_ldnumber+0x72>
					vol = (int)i;
 800e7a0:	68bb      	ldr	r3, [r7, #8]
 800e7a2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	3301      	adds	r3, #1
 800e7a8:	617b      	str	r3, [r7, #20]
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	697a      	ldr	r2, [r7, #20]
 800e7ae:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e7b0:	693b      	ldr	r3, [r7, #16]
 800e7b2:	e002      	b.n	800e7ba <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e7b8:	693b      	ldr	r3, [r7, #16]
}
 800e7ba:	4618      	mov	r0, r3
 800e7bc:	371c      	adds	r7, #28
 800e7be:	46bd      	mov	sp, r7
 800e7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c4:	4770      	bx	lr
	...

0800e7c8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e7c8:	b580      	push	{r7, lr}
 800e7ca:	b082      	sub	sp, #8
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	6078      	str	r0, [r7, #4]
 800e7d0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	70da      	strb	r2, [r3, #3]
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	f04f 32ff 	mov.w	r2, #4294967295
 800e7de:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e7e0:	6839      	ldr	r1, [r7, #0]
 800e7e2:	6878      	ldr	r0, [r7, #4]
 800e7e4:	f7fe fca4 	bl	800d130 <move_window>
 800e7e8:	4603      	mov	r3, r0
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d001      	beq.n	800e7f2 <check_fs+0x2a>
 800e7ee:	2304      	movs	r3, #4
 800e7f0:	e038      	b.n	800e864 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	3338      	adds	r3, #56	; 0x38
 800e7f6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	f7fe f9b6 	bl	800cb6c <ld_word>
 800e800:	4603      	mov	r3, r0
 800e802:	461a      	mov	r2, r3
 800e804:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e808:	429a      	cmp	r2, r3
 800e80a:	d001      	beq.n	800e810 <check_fs+0x48>
 800e80c:	2303      	movs	r3, #3
 800e80e:	e029      	b.n	800e864 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e816:	2be9      	cmp	r3, #233	; 0xe9
 800e818:	d009      	beq.n	800e82e <check_fs+0x66>
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800e820:	2beb      	cmp	r3, #235	; 0xeb
 800e822:	d11e      	bne.n	800e862 <check_fs+0x9a>
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800e82a:	2b90      	cmp	r3, #144	; 0x90
 800e82c:	d119      	bne.n	800e862 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	3338      	adds	r3, #56	; 0x38
 800e832:	3336      	adds	r3, #54	; 0x36
 800e834:	4618      	mov	r0, r3
 800e836:	f7fe f9b1 	bl	800cb9c <ld_dword>
 800e83a:	4603      	mov	r3, r0
 800e83c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e840:	4a0a      	ldr	r2, [pc, #40]	; (800e86c <check_fs+0xa4>)
 800e842:	4293      	cmp	r3, r2
 800e844:	d101      	bne.n	800e84a <check_fs+0x82>
 800e846:	2300      	movs	r3, #0
 800e848:	e00c      	b.n	800e864 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	3338      	adds	r3, #56	; 0x38
 800e84e:	3352      	adds	r3, #82	; 0x52
 800e850:	4618      	mov	r0, r3
 800e852:	f7fe f9a3 	bl	800cb9c <ld_dword>
 800e856:	4603      	mov	r3, r0
 800e858:	4a05      	ldr	r2, [pc, #20]	; (800e870 <check_fs+0xa8>)
 800e85a:	4293      	cmp	r3, r2
 800e85c:	d101      	bne.n	800e862 <check_fs+0x9a>
 800e85e:	2300      	movs	r3, #0
 800e860:	e000      	b.n	800e864 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e862:	2302      	movs	r3, #2
}
 800e864:	4618      	mov	r0, r3
 800e866:	3708      	adds	r7, #8
 800e868:	46bd      	mov	sp, r7
 800e86a:	bd80      	pop	{r7, pc}
 800e86c:	00544146 	.word	0x00544146
 800e870:	33544146 	.word	0x33544146

0800e874 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e874:	b580      	push	{r7, lr}
 800e876:	b096      	sub	sp, #88	; 0x58
 800e878:	af00      	add	r7, sp, #0
 800e87a:	60f8      	str	r0, [r7, #12]
 800e87c:	60b9      	str	r1, [r7, #8]
 800e87e:	4613      	mov	r3, r2
 800e880:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	2200      	movs	r2, #0
 800e886:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e888:	68f8      	ldr	r0, [r7, #12]
 800e88a:	f7ff ff58 	bl	800e73e <get_ldnumber>
 800e88e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e890:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e892:	2b00      	cmp	r3, #0
 800e894:	da01      	bge.n	800e89a <find_volume+0x26>
 800e896:	230b      	movs	r3, #11
 800e898:	e235      	b.n	800ed06 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e89a:	4aa5      	ldr	r2, [pc, #660]	; (800eb30 <find_volume+0x2bc>)
 800e89c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e89e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e8a2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e8a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d101      	bne.n	800e8ae <find_volume+0x3a>
 800e8aa:	230c      	movs	r3, #12
 800e8ac:	e22b      	b.n	800ed06 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800e8ae:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e8b0:	f7fe fa5c 	bl	800cd6c <lock_fs>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d101      	bne.n	800e8be <find_volume+0x4a>
 800e8ba:	230f      	movs	r3, #15
 800e8bc:	e223      	b.n	800ed06 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800e8be:	68bb      	ldr	r3, [r7, #8]
 800e8c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e8c2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e8c4:	79fb      	ldrb	r3, [r7, #7]
 800e8c6:	f023 0301 	bic.w	r3, r3, #1
 800e8ca:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e8cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8ce:	781b      	ldrb	r3, [r3, #0]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d01a      	beq.n	800e90a <find_volume+0x96>
		stat = disk_status(fs->drv);
 800e8d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8d6:	785b      	ldrb	r3, [r3, #1]
 800e8d8:	4618      	mov	r0, r3
 800e8da:	f7fe f8a9 	bl	800ca30 <disk_status>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e8e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e8e8:	f003 0301 	and.w	r3, r3, #1
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d10c      	bne.n	800e90a <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e8f0:	79fb      	ldrb	r3, [r7, #7]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d007      	beq.n	800e906 <find_volume+0x92>
 800e8f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e8fa:	f003 0304 	and.w	r3, r3, #4
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d001      	beq.n	800e906 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800e902:	230a      	movs	r3, #10
 800e904:	e1ff      	b.n	800ed06 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800e906:	2300      	movs	r3, #0
 800e908:	e1fd      	b.n	800ed06 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e90a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e90c:	2200      	movs	r2, #0
 800e90e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e912:	b2da      	uxtb	r2, r3
 800e914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e916:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e91a:	785b      	ldrb	r3, [r3, #1]
 800e91c:	4618      	mov	r0, r3
 800e91e:	f7fe f8a1 	bl	800ca64 <disk_initialize>
 800e922:	4603      	mov	r3, r0
 800e924:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e928:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e92c:	f003 0301 	and.w	r3, r3, #1
 800e930:	2b00      	cmp	r3, #0
 800e932:	d001      	beq.n	800e938 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e934:	2303      	movs	r3, #3
 800e936:	e1e6      	b.n	800ed06 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e938:	79fb      	ldrb	r3, [r7, #7]
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d007      	beq.n	800e94e <find_volume+0xda>
 800e93e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e942:	f003 0304 	and.w	r3, r3, #4
 800e946:	2b00      	cmp	r3, #0
 800e948:	d001      	beq.n	800e94e <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800e94a:	230a      	movs	r3, #10
 800e94c:	e1db      	b.n	800ed06 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e94e:	2300      	movs	r3, #0
 800e950:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e952:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e954:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e956:	f7ff ff37 	bl	800e7c8 <check_fs>
 800e95a:	4603      	mov	r3, r0
 800e95c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e960:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e964:	2b02      	cmp	r3, #2
 800e966:	d149      	bne.n	800e9fc <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e968:	2300      	movs	r3, #0
 800e96a:	643b      	str	r3, [r7, #64]	; 0x40
 800e96c:	e01e      	b.n	800e9ac <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e96e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e970:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800e974:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e976:	011b      	lsls	r3, r3, #4
 800e978:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800e97c:	4413      	add	r3, r2
 800e97e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e982:	3304      	adds	r3, #4
 800e984:	781b      	ldrb	r3, [r3, #0]
 800e986:	2b00      	cmp	r3, #0
 800e988:	d006      	beq.n	800e998 <find_volume+0x124>
 800e98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e98c:	3308      	adds	r3, #8
 800e98e:	4618      	mov	r0, r3
 800e990:	f7fe f904 	bl	800cb9c <ld_dword>
 800e994:	4602      	mov	r2, r0
 800e996:	e000      	b.n	800e99a <find_volume+0x126>
 800e998:	2200      	movs	r2, #0
 800e99a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e99c:	009b      	lsls	r3, r3, #2
 800e99e:	3358      	adds	r3, #88	; 0x58
 800e9a0:	443b      	add	r3, r7
 800e9a2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e9a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e9a8:	3301      	adds	r3, #1
 800e9aa:	643b      	str	r3, [r7, #64]	; 0x40
 800e9ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e9ae:	2b03      	cmp	r3, #3
 800e9b0:	d9dd      	bls.n	800e96e <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800e9b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d002      	beq.n	800e9c2 <find_volume+0x14e>
 800e9bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e9be:	3b01      	subs	r3, #1
 800e9c0:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e9c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e9c4:	009b      	lsls	r3, r3, #2
 800e9c6:	3358      	adds	r3, #88	; 0x58
 800e9c8:	443b      	add	r3, r7
 800e9ca:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e9ce:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e9d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d005      	beq.n	800e9e2 <find_volume+0x16e>
 800e9d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e9d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e9da:	f7ff fef5 	bl	800e7c8 <check_fs>
 800e9de:	4603      	mov	r3, r0
 800e9e0:	e000      	b.n	800e9e4 <find_volume+0x170>
 800e9e2:	2303      	movs	r3, #3
 800e9e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e9e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e9ec:	2b01      	cmp	r3, #1
 800e9ee:	d905      	bls.n	800e9fc <find_volume+0x188>
 800e9f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e9f2:	3301      	adds	r3, #1
 800e9f4:	643b      	str	r3, [r7, #64]	; 0x40
 800e9f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e9f8:	2b03      	cmp	r3, #3
 800e9fa:	d9e2      	bls.n	800e9c2 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e9fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ea00:	2b04      	cmp	r3, #4
 800ea02:	d101      	bne.n	800ea08 <find_volume+0x194>
 800ea04:	2301      	movs	r3, #1
 800ea06:	e17e      	b.n	800ed06 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800ea08:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ea0c:	2b01      	cmp	r3, #1
 800ea0e:	d901      	bls.n	800ea14 <find_volume+0x1a0>
 800ea10:	230d      	movs	r3, #13
 800ea12:	e178      	b.n	800ed06 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ea14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea16:	3338      	adds	r3, #56	; 0x38
 800ea18:	330b      	adds	r3, #11
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f7fe f8a6 	bl	800cb6c <ld_word>
 800ea20:	4603      	mov	r3, r0
 800ea22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ea26:	d001      	beq.n	800ea2c <find_volume+0x1b8>
 800ea28:	230d      	movs	r3, #13
 800ea2a:	e16c      	b.n	800ed06 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ea2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea2e:	3338      	adds	r3, #56	; 0x38
 800ea30:	3316      	adds	r3, #22
 800ea32:	4618      	mov	r0, r3
 800ea34:	f7fe f89a 	bl	800cb6c <ld_word>
 800ea38:	4603      	mov	r3, r0
 800ea3a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800ea3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d106      	bne.n	800ea50 <find_volume+0x1dc>
 800ea42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea44:	3338      	adds	r3, #56	; 0x38
 800ea46:	3324      	adds	r3, #36	; 0x24
 800ea48:	4618      	mov	r0, r3
 800ea4a:	f7fe f8a7 	bl	800cb9c <ld_dword>
 800ea4e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800ea50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea52:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ea54:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ea56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea58:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800ea5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea5e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ea60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea62:	789b      	ldrb	r3, [r3, #2]
 800ea64:	2b01      	cmp	r3, #1
 800ea66:	d005      	beq.n	800ea74 <find_volume+0x200>
 800ea68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea6a:	789b      	ldrb	r3, [r3, #2]
 800ea6c:	2b02      	cmp	r3, #2
 800ea6e:	d001      	beq.n	800ea74 <find_volume+0x200>
 800ea70:	230d      	movs	r3, #13
 800ea72:	e148      	b.n	800ed06 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ea74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea76:	789b      	ldrb	r3, [r3, #2]
 800ea78:	461a      	mov	r2, r3
 800ea7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ea7c:	fb02 f303 	mul.w	r3, r2, r3
 800ea80:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ea82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ea88:	b29a      	uxth	r2, r3
 800ea8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea8c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ea8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea90:	895b      	ldrh	r3, [r3, #10]
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d008      	beq.n	800eaa8 <find_volume+0x234>
 800ea96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea98:	895b      	ldrh	r3, [r3, #10]
 800ea9a:	461a      	mov	r2, r3
 800ea9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea9e:	895b      	ldrh	r3, [r3, #10]
 800eaa0:	3b01      	subs	r3, #1
 800eaa2:	4013      	ands	r3, r2
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d001      	beq.n	800eaac <find_volume+0x238>
 800eaa8:	230d      	movs	r3, #13
 800eaaa:	e12c      	b.n	800ed06 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800eaac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaae:	3338      	adds	r3, #56	; 0x38
 800eab0:	3311      	adds	r3, #17
 800eab2:	4618      	mov	r0, r3
 800eab4:	f7fe f85a 	bl	800cb6c <ld_word>
 800eab8:	4603      	mov	r3, r0
 800eaba:	461a      	mov	r2, r3
 800eabc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eabe:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800eac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eac2:	891b      	ldrh	r3, [r3, #8]
 800eac4:	f003 030f 	and.w	r3, r3, #15
 800eac8:	b29b      	uxth	r3, r3
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d001      	beq.n	800ead2 <find_volume+0x25e>
 800eace:	230d      	movs	r3, #13
 800ead0:	e119      	b.n	800ed06 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ead2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ead4:	3338      	adds	r3, #56	; 0x38
 800ead6:	3313      	adds	r3, #19
 800ead8:	4618      	mov	r0, r3
 800eada:	f7fe f847 	bl	800cb6c <ld_word>
 800eade:	4603      	mov	r3, r0
 800eae0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800eae2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d106      	bne.n	800eaf6 <find_volume+0x282>
 800eae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaea:	3338      	adds	r3, #56	; 0x38
 800eaec:	3320      	adds	r3, #32
 800eaee:	4618      	mov	r0, r3
 800eaf0:	f7fe f854 	bl	800cb9c <ld_dword>
 800eaf4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800eaf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaf8:	3338      	adds	r3, #56	; 0x38
 800eafa:	330e      	adds	r3, #14
 800eafc:	4618      	mov	r0, r3
 800eafe:	f7fe f835 	bl	800cb6c <ld_word>
 800eb02:	4603      	mov	r3, r0
 800eb04:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800eb06:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d101      	bne.n	800eb10 <find_volume+0x29c>
 800eb0c:	230d      	movs	r3, #13
 800eb0e:	e0fa      	b.n	800ed06 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800eb10:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800eb12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eb14:	4413      	add	r3, r2
 800eb16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb18:	8912      	ldrh	r2, [r2, #8]
 800eb1a:	0912      	lsrs	r2, r2, #4
 800eb1c:	b292      	uxth	r2, r2
 800eb1e:	4413      	add	r3, r2
 800eb20:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800eb22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800eb24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb26:	429a      	cmp	r2, r3
 800eb28:	d204      	bcs.n	800eb34 <find_volume+0x2c0>
 800eb2a:	230d      	movs	r3, #13
 800eb2c:	e0eb      	b.n	800ed06 <find_volume+0x492>
 800eb2e:	bf00      	nop
 800eb30:	2000d730 	.word	0x2000d730
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800eb34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800eb36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb38:	1ad3      	subs	r3, r2, r3
 800eb3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb3c:	8952      	ldrh	r2, [r2, #10]
 800eb3e:	fbb3 f3f2 	udiv	r3, r3, r2
 800eb42:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800eb44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d101      	bne.n	800eb4e <find_volume+0x2da>
 800eb4a:	230d      	movs	r3, #13
 800eb4c:	e0db      	b.n	800ed06 <find_volume+0x492>
		fmt = FS_FAT32;
 800eb4e:	2303      	movs	r3, #3
 800eb50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800eb54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb56:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800eb5a:	4293      	cmp	r3, r2
 800eb5c:	d802      	bhi.n	800eb64 <find_volume+0x2f0>
 800eb5e:	2302      	movs	r3, #2
 800eb60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800eb64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb66:	f640 72f5 	movw	r2, #4085	; 0xff5
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	d802      	bhi.n	800eb74 <find_volume+0x300>
 800eb6e:	2301      	movs	r3, #1
 800eb70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800eb74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb76:	1c9a      	adds	r2, r3, #2
 800eb78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb7a:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800eb7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb7e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800eb80:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800eb82:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800eb84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eb86:	441a      	add	r2, r3
 800eb88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb8a:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800eb8c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800eb8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb90:	441a      	add	r2, r3
 800eb92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb94:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800eb96:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800eb9a:	2b03      	cmp	r3, #3
 800eb9c:	d11e      	bne.n	800ebdc <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800eb9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eba0:	3338      	adds	r3, #56	; 0x38
 800eba2:	332a      	adds	r3, #42	; 0x2a
 800eba4:	4618      	mov	r0, r3
 800eba6:	f7fd ffe1 	bl	800cb6c <ld_word>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d001      	beq.n	800ebb4 <find_volume+0x340>
 800ebb0:	230d      	movs	r3, #13
 800ebb2:	e0a8      	b.n	800ed06 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ebb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebb6:	891b      	ldrh	r3, [r3, #8]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d001      	beq.n	800ebc0 <find_volume+0x34c>
 800ebbc:	230d      	movs	r3, #13
 800ebbe:	e0a2      	b.n	800ed06 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ebc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebc2:	3338      	adds	r3, #56	; 0x38
 800ebc4:	332c      	adds	r3, #44	; 0x2c
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	f7fd ffe8 	bl	800cb9c <ld_dword>
 800ebcc:	4602      	mov	r2, r0
 800ebce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebd0:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ebd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebd4:	69db      	ldr	r3, [r3, #28]
 800ebd6:	009b      	lsls	r3, r3, #2
 800ebd8:	647b      	str	r3, [r7, #68]	; 0x44
 800ebda:	e01f      	b.n	800ec1c <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ebdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebde:	891b      	ldrh	r3, [r3, #8]
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d101      	bne.n	800ebe8 <find_volume+0x374>
 800ebe4:	230d      	movs	r3, #13
 800ebe6:	e08e      	b.n	800ed06 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ebe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ebec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ebee:	441a      	add	r2, r3
 800ebf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebf2:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ebf4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ebf8:	2b02      	cmp	r3, #2
 800ebfa:	d103      	bne.n	800ec04 <find_volume+0x390>
 800ebfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebfe:	69db      	ldr	r3, [r3, #28]
 800ec00:	005b      	lsls	r3, r3, #1
 800ec02:	e00a      	b.n	800ec1a <find_volume+0x3a6>
 800ec04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec06:	69da      	ldr	r2, [r3, #28]
 800ec08:	4613      	mov	r3, r2
 800ec0a:	005b      	lsls	r3, r3, #1
 800ec0c:	4413      	add	r3, r2
 800ec0e:	085a      	lsrs	r2, r3, #1
 800ec10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec12:	69db      	ldr	r3, [r3, #28]
 800ec14:	f003 0301 	and.w	r3, r3, #1
 800ec18:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ec1a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ec1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec1e:	6a1a      	ldr	r2, [r3, #32]
 800ec20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec22:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800ec26:	0a5b      	lsrs	r3, r3, #9
 800ec28:	429a      	cmp	r2, r3
 800ec2a:	d201      	bcs.n	800ec30 <find_volume+0x3bc>
 800ec2c:	230d      	movs	r3, #13
 800ec2e:	e06a      	b.n	800ed06 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ec30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec32:	f04f 32ff 	mov.w	r2, #4294967295
 800ec36:	619a      	str	r2, [r3, #24]
 800ec38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec3a:	699a      	ldr	r2, [r3, #24]
 800ec3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec3e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800ec40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec42:	2280      	movs	r2, #128	; 0x80
 800ec44:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ec46:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ec4a:	2b03      	cmp	r3, #3
 800ec4c:	d149      	bne.n	800ece2 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ec4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec50:	3338      	adds	r3, #56	; 0x38
 800ec52:	3330      	adds	r3, #48	; 0x30
 800ec54:	4618      	mov	r0, r3
 800ec56:	f7fd ff89 	bl	800cb6c <ld_word>
 800ec5a:	4603      	mov	r3, r0
 800ec5c:	2b01      	cmp	r3, #1
 800ec5e:	d140      	bne.n	800ece2 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ec60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ec62:	3301      	adds	r3, #1
 800ec64:	4619      	mov	r1, r3
 800ec66:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ec68:	f7fe fa62 	bl	800d130 <move_window>
 800ec6c:	4603      	mov	r3, r0
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d137      	bne.n	800ece2 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800ec72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec74:	2200      	movs	r2, #0
 800ec76:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ec78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec7a:	3338      	adds	r3, #56	; 0x38
 800ec7c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ec80:	4618      	mov	r0, r3
 800ec82:	f7fd ff73 	bl	800cb6c <ld_word>
 800ec86:	4603      	mov	r3, r0
 800ec88:	461a      	mov	r2, r3
 800ec8a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ec8e:	429a      	cmp	r2, r3
 800ec90:	d127      	bne.n	800ece2 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ec92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec94:	3338      	adds	r3, #56	; 0x38
 800ec96:	4618      	mov	r0, r3
 800ec98:	f7fd ff80 	bl	800cb9c <ld_dword>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	4a1c      	ldr	r2, [pc, #112]	; (800ed10 <find_volume+0x49c>)
 800eca0:	4293      	cmp	r3, r2
 800eca2:	d11e      	bne.n	800ece2 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800eca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eca6:	3338      	adds	r3, #56	; 0x38
 800eca8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ecac:	4618      	mov	r0, r3
 800ecae:	f7fd ff75 	bl	800cb9c <ld_dword>
 800ecb2:	4603      	mov	r3, r0
 800ecb4:	4a17      	ldr	r2, [pc, #92]	; (800ed14 <find_volume+0x4a0>)
 800ecb6:	4293      	cmp	r3, r2
 800ecb8:	d113      	bne.n	800ece2 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ecba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecbc:	3338      	adds	r3, #56	; 0x38
 800ecbe:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	f7fd ff6a 	bl	800cb9c <ld_dword>
 800ecc8:	4602      	mov	r2, r0
 800ecca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eccc:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ecce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecd0:	3338      	adds	r3, #56	; 0x38
 800ecd2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f7fd ff60 	bl	800cb9c <ld_dword>
 800ecdc:	4602      	mov	r2, r0
 800ecde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ece0:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ece2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ece4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800ece8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ecea:	4b0b      	ldr	r3, [pc, #44]	; (800ed18 <find_volume+0x4a4>)
 800ecec:	881b      	ldrh	r3, [r3, #0]
 800ecee:	3301      	adds	r3, #1
 800ecf0:	b29a      	uxth	r2, r3
 800ecf2:	4b09      	ldr	r3, [pc, #36]	; (800ed18 <find_volume+0x4a4>)
 800ecf4:	801a      	strh	r2, [r3, #0]
 800ecf6:	4b08      	ldr	r3, [pc, #32]	; (800ed18 <find_volume+0x4a4>)
 800ecf8:	881a      	ldrh	r2, [r3, #0]
 800ecfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecfc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ecfe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ed00:	f7fe f9ae 	bl	800d060 <clear_lock>
#endif
	return FR_OK;
 800ed04:	2300      	movs	r3, #0
}
 800ed06:	4618      	mov	r0, r3
 800ed08:	3758      	adds	r7, #88	; 0x58
 800ed0a:	46bd      	mov	sp, r7
 800ed0c:	bd80      	pop	{r7, pc}
 800ed0e:	bf00      	nop
 800ed10:	41615252 	.word	0x41615252
 800ed14:	61417272 	.word	0x61417272
 800ed18:	2000d734 	.word	0x2000d734

0800ed1c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ed1c:	b580      	push	{r7, lr}
 800ed1e:	b084      	sub	sp, #16
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	6078      	str	r0, [r7, #4]
 800ed24:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ed26:	2309      	movs	r3, #9
 800ed28:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d02e      	beq.n	800ed8e <validate+0x72>
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d02a      	beq.n	800ed8e <validate+0x72>
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	781b      	ldrb	r3, [r3, #0]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d025      	beq.n	800ed8e <validate+0x72>
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	889a      	ldrh	r2, [r3, #4]
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	88db      	ldrh	r3, [r3, #6]
 800ed4c:	429a      	cmp	r2, r3
 800ed4e:	d11e      	bne.n	800ed8e <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	4618      	mov	r0, r3
 800ed56:	f7fe f809 	bl	800cd6c <lock_fs>
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d014      	beq.n	800ed8a <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	785b      	ldrb	r3, [r3, #1]
 800ed66:	4618      	mov	r0, r3
 800ed68:	f7fd fe62 	bl	800ca30 <disk_status>
 800ed6c:	4603      	mov	r3, r0
 800ed6e:	f003 0301 	and.w	r3, r3, #1
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d102      	bne.n	800ed7c <validate+0x60>
				res = FR_OK;
 800ed76:	2300      	movs	r3, #0
 800ed78:	73fb      	strb	r3, [r7, #15]
 800ed7a:	e008      	b.n	800ed8e <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	2100      	movs	r1, #0
 800ed82:	4618      	mov	r0, r3
 800ed84:	f7fe f808 	bl	800cd98 <unlock_fs>
 800ed88:	e001      	b.n	800ed8e <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800ed8a:	230f      	movs	r3, #15
 800ed8c:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ed8e:	7bfb      	ldrb	r3, [r7, #15]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d102      	bne.n	800ed9a <validate+0x7e>
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	e000      	b.n	800ed9c <validate+0x80>
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	683a      	ldr	r2, [r7, #0]
 800ed9e:	6013      	str	r3, [r2, #0]
	return res;
 800eda0:	7bfb      	ldrb	r3, [r7, #15]
}
 800eda2:	4618      	mov	r0, r3
 800eda4:	3710      	adds	r7, #16
 800eda6:	46bd      	mov	sp, r7
 800eda8:	bd80      	pop	{r7, pc}
	...

0800edac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800edac:	b580      	push	{r7, lr}
 800edae:	b088      	sub	sp, #32
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	60f8      	str	r0, [r7, #12]
 800edb4:	60b9      	str	r1, [r7, #8]
 800edb6:	4613      	mov	r3, r2
 800edb8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800edba:	68bb      	ldr	r3, [r7, #8]
 800edbc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800edbe:	f107 0310 	add.w	r3, r7, #16
 800edc2:	4618      	mov	r0, r3
 800edc4:	f7ff fcbb 	bl	800e73e <get_ldnumber>
 800edc8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800edca:	69fb      	ldr	r3, [r7, #28]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	da01      	bge.n	800edd4 <f_mount+0x28>
 800edd0:	230b      	movs	r3, #11
 800edd2:	e048      	b.n	800ee66 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800edd4:	4a26      	ldr	r2, [pc, #152]	; (800ee70 <f_mount+0xc4>)
 800edd6:	69fb      	ldr	r3, [r7, #28]
 800edd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eddc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800edde:	69bb      	ldr	r3, [r7, #24]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d00f      	beq.n	800ee04 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ede4:	69b8      	ldr	r0, [r7, #24]
 800ede6:	f7fe f93b 	bl	800d060 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800edea:	69bb      	ldr	r3, [r7, #24]
 800edec:	691b      	ldr	r3, [r3, #16]
 800edee:	4618      	mov	r0, r3
 800edf0:	f001 fab1 	bl	8010356 <ff_del_syncobj>
 800edf4:	4603      	mov	r3, r0
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d101      	bne.n	800edfe <f_mount+0x52>
 800edfa:	2302      	movs	r3, #2
 800edfc:	e033      	b.n	800ee66 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800edfe:	69bb      	ldr	r3, [r7, #24]
 800ee00:	2200      	movs	r2, #0
 800ee02:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d00f      	beq.n	800ee2a <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	2200      	movs	r2, #0
 800ee0e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800ee10:	69fb      	ldr	r3, [r7, #28]
 800ee12:	b2da      	uxtb	r2, r3
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	3310      	adds	r3, #16
 800ee18:	4619      	mov	r1, r3
 800ee1a:	4610      	mov	r0, r2
 800ee1c:	f001 fa80 	bl	8010320 <ff_cre_syncobj>
 800ee20:	4603      	mov	r3, r0
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d101      	bne.n	800ee2a <f_mount+0x7e>
 800ee26:	2302      	movs	r3, #2
 800ee28:	e01d      	b.n	800ee66 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ee2a:	68fa      	ldr	r2, [r7, #12]
 800ee2c:	4910      	ldr	r1, [pc, #64]	; (800ee70 <f_mount+0xc4>)
 800ee2e:	69fb      	ldr	r3, [r7, #28]
 800ee30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d002      	beq.n	800ee40 <f_mount+0x94>
 800ee3a:	79fb      	ldrb	r3, [r7, #7]
 800ee3c:	2b01      	cmp	r3, #1
 800ee3e:	d001      	beq.n	800ee44 <f_mount+0x98>
 800ee40:	2300      	movs	r3, #0
 800ee42:	e010      	b.n	800ee66 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ee44:	f107 010c 	add.w	r1, r7, #12
 800ee48:	f107 0308 	add.w	r3, r7, #8
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	4618      	mov	r0, r3
 800ee50:	f7ff fd10 	bl	800e874 <find_volume>
 800ee54:	4603      	mov	r3, r0
 800ee56:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	7dfa      	ldrb	r2, [r7, #23]
 800ee5c:	4611      	mov	r1, r2
 800ee5e:	4618      	mov	r0, r3
 800ee60:	f7fd ff9a 	bl	800cd98 <unlock_fs>
 800ee64:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee66:	4618      	mov	r0, r3
 800ee68:	3720      	adds	r7, #32
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	bd80      	pop	{r7, pc}
 800ee6e:	bf00      	nop
 800ee70:	2000d730 	.word	0x2000d730

0800ee74 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 800ee7a:	af00      	add	r7, sp, #0
 800ee7c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ee80:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800ee84:	6018      	str	r0, [r3, #0]
 800ee86:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ee8a:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800ee8e:	6019      	str	r1, [r3, #0]
 800ee90:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ee94:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800ee98:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ee9a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ee9e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d101      	bne.n	800eeac <f_open+0x38>
 800eea8:	2309      	movs	r3, #9
 800eeaa:	e29d      	b.n	800f3e8 <f_open+0x574>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800eeac:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800eeb0:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800eeb4:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800eeb8:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800eebc:	7812      	ldrb	r2, [r2, #0]
 800eebe:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800eec2:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800eec4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800eec8:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800eecc:	781a      	ldrb	r2, [r3, #0]
 800eece:	f507 7105 	add.w	r1, r7, #532	; 0x214
 800eed2:	f107 0308 	add.w	r3, r7, #8
 800eed6:	4618      	mov	r0, r3
 800eed8:	f7ff fccc 	bl	800e874 <find_volume>
 800eedc:	4603      	mov	r3, r0
 800eede:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	if (res == FR_OK) {
 800eee2:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	f040 8269 	bne.w	800f3be <f_open+0x54a>
		dj.obj.fs = fs;
 800eeec:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800eef0:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
		INIT_NAMBUF(fs);
 800eef4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800eef8:	f107 0214 	add.w	r2, r7, #20
 800eefc:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800eefe:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ef02:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 800ef06:	681a      	ldr	r2, [r3, #0]
 800ef08:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ef0c:	4611      	mov	r1, r2
 800ef0e:	4618      	mov	r0, r3
 800ef10:	f7ff fba4 	bl	800e65c <follow_path>
 800ef14:	4603      	mov	r3, r0
 800ef16:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ef1a:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d11e      	bne.n	800ef60 <f_open+0xec>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ef22:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 800ef26:	b25b      	sxtb	r3, r3
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	da03      	bge.n	800ef34 <f_open+0xc0>
				res = FR_INVALID_NAME;
 800ef2c:	2306      	movs	r3, #6
 800ef2e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800ef32:	e015      	b.n	800ef60 <f_open+0xec>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ef34:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ef38:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800ef3c:	781b      	ldrb	r3, [r3, #0]
 800ef3e:	f023 0301 	bic.w	r3, r3, #1
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	bf14      	ite	ne
 800ef46:	2301      	movne	r3, #1
 800ef48:	2300      	moveq	r3, #0
 800ef4a:	b2db      	uxtb	r3, r3
 800ef4c:	461a      	mov	r2, r3
 800ef4e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ef52:	4611      	mov	r1, r2
 800ef54:	4618      	mov	r0, r3
 800ef56:	f7fd ff3b 	bl	800cdd0 <chk_lock>
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ef60:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800ef64:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800ef68:	781b      	ldrb	r3, [r3, #0]
 800ef6a:	f003 031c 	and.w	r3, r3, #28
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	f000 80a7 	beq.w	800f0c2 <f_open+0x24e>
			if (res != FR_OK) {					/* No file, create new */
 800ef74:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d01f      	beq.n	800efbc <f_open+0x148>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ef7c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800ef80:	2b04      	cmp	r3, #4
 800ef82:	d10e      	bne.n	800efa2 <f_open+0x12e>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ef84:	f7fd ff80 	bl	800ce88 <enq_lock>
 800ef88:	4603      	mov	r3, r0
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d006      	beq.n	800ef9c <f_open+0x128>
 800ef8e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800ef92:	4618      	mov	r0, r3
 800ef94:	f7ff f870 	bl	800e078 <dir_register>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	e000      	b.n	800ef9e <f_open+0x12a>
 800ef9c:	2312      	movs	r3, #18
 800ef9e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800efa2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800efa6:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800efaa:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800efae:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800efb2:	7812      	ldrb	r2, [r2, #0]
 800efb4:	f042 0208 	orr.w	r2, r2, #8
 800efb8:	701a      	strb	r2, [r3, #0]
 800efba:	e015      	b.n	800efe8 <f_open+0x174>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800efbc:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800efc0:	f003 0311 	and.w	r3, r3, #17
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d003      	beq.n	800efd0 <f_open+0x15c>
					res = FR_DENIED;
 800efc8:	2307      	movs	r3, #7
 800efca:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800efce:	e00b      	b.n	800efe8 <f_open+0x174>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800efd0:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800efd4:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800efd8:	781b      	ldrb	r3, [r3, #0]
 800efda:	f003 0304 	and.w	r3, r3, #4
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d002      	beq.n	800efe8 <f_open+0x174>
 800efe2:	2308      	movs	r3, #8
 800efe4:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800efe8:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800efec:	2b00      	cmp	r3, #0
 800efee:	f040 8088 	bne.w	800f102 <f_open+0x28e>
 800eff2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800eff6:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800effa:	781b      	ldrb	r3, [r3, #0]
 800effc:	f003 0308 	and.w	r3, r3, #8
 800f000:	2b00      	cmp	r3, #0
 800f002:	d07e      	beq.n	800f102 <f_open+0x28e>
				dw = GET_FATTIME();
 800f004:	f7fc fd56 	bl	800bab4 <get_fattime>
 800f008:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800f00c:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800f010:	330e      	adds	r3, #14
 800f012:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800f016:	4618      	mov	r0, r3
 800f018:	f7fd fdfe 	bl	800cc18 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800f01c:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800f020:	3316      	adds	r3, #22
 800f022:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800f026:	4618      	mov	r0, r3
 800f028:	f7fd fdf6 	bl	800cc18 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f02c:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800f030:	330b      	adds	r3, #11
 800f032:	2220      	movs	r2, #32
 800f034:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800f036:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f03a:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800f03e:	4611      	mov	r1, r2
 800f040:	4618      	mov	r0, r3
 800f042:	f7fe fd7c 	bl	800db3e <ld_clust>
 800f046:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800f04a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f04e:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 800f052:	2200      	movs	r2, #0
 800f054:	4618      	mov	r0, r3
 800f056:	f7fe fd91 	bl	800db7c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800f05a:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800f05e:	331c      	adds	r3, #28
 800f060:	2100      	movs	r1, #0
 800f062:	4618      	mov	r0, r3
 800f064:	f7fd fdd8 	bl	800cc18 <st_dword>
					fs->wflag = 1;
 800f068:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f06c:	2201      	movs	r2, #1
 800f06e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800f070:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 800f074:	2b00      	cmp	r3, #0
 800f076:	d044      	beq.n	800f102 <f_open+0x28e>
						dw = fs->winsect;
 800f078:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f07c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f07e:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800f082:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f086:	2200      	movs	r2, #0
 800f088:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 800f08c:	4618      	mov	r0, r3
 800f08e:	f7fe fa9e 	bl	800d5ce <remove_chain>
 800f092:	4603      	mov	r3, r0
 800f094:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
						if (res == FR_OK) {
 800f098:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d130      	bne.n	800f102 <f_open+0x28e>
							res = move_window(fs, dw);
 800f0a0:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f0a4:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	f7fe f841 	bl	800d130 <move_window>
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f0b4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f0b8:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 800f0bc:	3a01      	subs	r2, #1
 800f0be:	615a      	str	r2, [r3, #20]
 800f0c0:	e01f      	b.n	800f102 <f_open+0x28e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800f0c2:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d11b      	bne.n	800f102 <f_open+0x28e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800f0ca:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800f0ce:	f003 0310 	and.w	r3, r3, #16
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d003      	beq.n	800f0de <f_open+0x26a>
					res = FR_NO_FILE;
 800f0d6:	2304      	movs	r3, #4
 800f0d8:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800f0dc:	e011      	b.n	800f102 <f_open+0x28e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800f0de:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f0e2:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800f0e6:	781b      	ldrb	r3, [r3, #0]
 800f0e8:	f003 0302 	and.w	r3, r3, #2
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d008      	beq.n	800f102 <f_open+0x28e>
 800f0f0:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 800f0f4:	f003 0301 	and.w	r3, r3, #1
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d002      	beq.n	800f102 <f_open+0x28e>
						res = FR_DENIED;
 800f0fc:	2307      	movs	r3, #7
 800f0fe:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800f102:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800f106:	2b00      	cmp	r3, #0
 800f108:	d14a      	bne.n	800f1a0 <f_open+0x32c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f10a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f10e:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800f112:	781b      	ldrb	r3, [r3, #0]
 800f114:	f003 0308 	and.w	r3, r3, #8
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d00b      	beq.n	800f134 <f_open+0x2c0>
				mode |= FA_MODIFIED;
 800f11c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f120:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800f124:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800f128:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800f12c:	7812      	ldrb	r2, [r2, #0]
 800f12e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f132:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f134:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f138:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f13a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f13e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800f146:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800f14a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f14e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f156:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f15a:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800f15e:	781b      	ldrb	r3, [r3, #0]
 800f160:	f023 0301 	bic.w	r3, r3, #1
 800f164:	2b00      	cmp	r3, #0
 800f166:	bf14      	ite	ne
 800f168:	2301      	movne	r3, #1
 800f16a:	2300      	moveq	r3, #0
 800f16c:	b2db      	uxtb	r3, r3
 800f16e:	461a      	mov	r2, r3
 800f170:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800f174:	4611      	mov	r1, r2
 800f176:	4618      	mov	r0, r3
 800f178:	f7fd fea8 	bl	800cecc <inc_lock>
 800f17c:	4602      	mov	r2, r0
 800f17e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f182:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800f18a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f18e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	691b      	ldr	r3, [r3, #16]
 800f196:	2b00      	cmp	r3, #0
 800f198:	d102      	bne.n	800f1a0 <f_open+0x32c>
 800f19a:	2302      	movs	r3, #2
 800f19c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800f1a0:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	f040 810a 	bne.w	800f3be <f_open+0x54a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800f1aa:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f1ae:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800f1b2:	4611      	mov	r1, r2
 800f1b4:	4618      	mov	r0, r3
 800f1b6:	f7fe fcc2 	bl	800db3e <ld_clust>
 800f1ba:	4602      	mov	r2, r0
 800f1bc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f1c0:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f1c8:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 800f1cc:	331c      	adds	r3, #28
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	f7fd fce4 	bl	800cb9c <ld_dword>
 800f1d4:	4602      	mov	r2, r0
 800f1d6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f1da:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f1e2:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f1e6:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800f1f0:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800f1f4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f1f8:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800f200:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f204:	88da      	ldrh	r2, [r3, #6]
 800f206:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f20a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800f212:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f216:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	f507 721a 	add.w	r2, r7, #616	; 0x268
 800f220:	f2a2 2261 	subw	r2, r2, #609	; 0x261
 800f224:	7812      	ldrb	r2, [r2, #0]
 800f226:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800f228:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f22c:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	2200      	movs	r2, #0
 800f234:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f236:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f23a:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	2200      	movs	r2, #0
 800f242:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f244:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f248:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	2200      	movs	r2, #0
 800f250:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f252:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f256:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	3330      	adds	r3, #48	; 0x30
 800f25e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f262:	2100      	movs	r1, #0
 800f264:	4618      	mov	r0, r3
 800f266:	f7fd fd24 	bl	800ccb2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f26a:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f26e:	f2a3 2361 	subw	r3, r3, #609	; 0x261
 800f272:	781b      	ldrb	r3, [r3, #0]
 800f274:	f003 0320 	and.w	r3, r3, #32
 800f278:	2b00      	cmp	r3, #0
 800f27a:	f000 80a0 	beq.w	800f3be <f_open+0x54a>
 800f27e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f282:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	68db      	ldr	r3, [r3, #12]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	f000 8097 	beq.w	800f3be <f_open+0x54a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f290:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f294:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	68da      	ldr	r2, [r3, #12]
 800f29c:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f2a0:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f2a8:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f2ac:	895b      	ldrh	r3, [r3, #10]
 800f2ae:	025b      	lsls	r3, r3, #9
 800f2b0:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f2b4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f2b8:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	689b      	ldr	r3, [r3, #8]
 800f2c0:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f2c4:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f2c8:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	68db      	ldr	r3, [r3, #12]
 800f2d0:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800f2d4:	e021      	b.n	800f31a <f_open+0x4a6>
					clst = get_fat(&fp->obj, clst);
 800f2d6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f2da:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800f2e4:	4618      	mov	r0, r3
 800f2e6:	f7fd ffde 	bl	800d2a6 <get_fat>
 800f2ea:	f8c7 0260 	str.w	r0, [r7, #608]	; 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800f2ee:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800f2f2:	2b01      	cmp	r3, #1
 800f2f4:	d802      	bhi.n	800f2fc <f_open+0x488>
 800f2f6:	2302      	movs	r3, #2
 800f2f8:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f2fc:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800f300:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f304:	d102      	bne.n	800f30c <f_open+0x498>
 800f306:	2301      	movs	r3, #1
 800f308:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f30c:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800f310:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800f314:	1ad3      	subs	r3, r2, r3
 800f316:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 800f31a:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d105      	bne.n	800f32e <f_open+0x4ba>
 800f322:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800f326:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800f32a:	429a      	cmp	r2, r3
 800f32c:	d8d3      	bhi.n	800f2d6 <f_open+0x462>
				}
				fp->clust = clst;
 800f32e:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f332:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 800f33c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f33e:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800f342:	2b00      	cmp	r3, #0
 800f344:	d13b      	bne.n	800f3be <f_open+0x54a>
 800f346:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800f34a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d035      	beq.n	800f3be <f_open+0x54a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f352:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f356:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800f35a:	4618      	mov	r0, r3
 800f35c:	f7fd ff84 	bl	800d268 <clust2sect>
 800f360:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
 800f364:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d103      	bne.n	800f374 <f_open+0x500>
						res = FR_INT_ERR;
 800f36c:	2302      	movs	r3, #2
 800f36e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800f372:	e024      	b.n	800f3be <f_open+0x54a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f374:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 800f378:	0a5a      	lsrs	r2, r3, #9
 800f37a:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800f37e:	441a      	add	r2, r3
 800f380:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f384:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f38c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f390:	7858      	ldrb	r0, [r3, #1]
 800f392:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f396:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f3a0:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f3a4:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	6a1a      	ldr	r2, [r3, #32]
 800f3ac:	2301      	movs	r3, #1
 800f3ae:	f7fd fb7f 	bl	800cab0 <disk_read>
 800f3b2:	4603      	mov	r3, r0
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d002      	beq.n	800f3be <f_open+0x54a>
 800f3b8:	2301      	movs	r3, #1
 800f3ba:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f3be:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d006      	beq.n	800f3d4 <f_open+0x560>
 800f3c6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 800f3ca:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f3d4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800f3d8:	f897 2267 	ldrb.w	r2, [r7, #615]	; 0x267
 800f3dc:	4611      	mov	r1, r2
 800f3de:	4618      	mov	r0, r3
 800f3e0:	f7fd fcda 	bl	800cd98 <unlock_fs>
 800f3e4:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
}
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	f507 771a 	add.w	r7, r7, #616	; 0x268
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	bd80      	pop	{r7, pc}

0800f3f2 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800f3f2:	b580      	push	{r7, lr}
 800f3f4:	b08e      	sub	sp, #56	; 0x38
 800f3f6:	af00      	add	r7, sp, #0
 800f3f8:	60f8      	str	r0, [r7, #12]
 800f3fa:	60b9      	str	r1, [r7, #8]
 800f3fc:	607a      	str	r2, [r7, #4]
 800f3fe:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800f400:	68bb      	ldr	r3, [r7, #8]
 800f402:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800f404:	683b      	ldr	r3, [r7, #0]
 800f406:	2200      	movs	r2, #0
 800f408:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	f107 0214 	add.w	r2, r7, #20
 800f410:	4611      	mov	r1, r2
 800f412:	4618      	mov	r0, r3
 800f414:	f7ff fc82 	bl	800ed1c <validate>
 800f418:	4603      	mov	r3, r0
 800f41a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f41e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f422:	2b00      	cmp	r3, #0
 800f424:	d107      	bne.n	800f436 <f_read+0x44>
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	7d5b      	ldrb	r3, [r3, #21]
 800f42a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800f42e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f432:	2b00      	cmp	r3, #0
 800f434:	d009      	beq.n	800f44a <f_read+0x58>
 800f436:	697b      	ldr	r3, [r7, #20]
 800f438:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800f43c:	4611      	mov	r1, r2
 800f43e:	4618      	mov	r0, r3
 800f440:	f7fd fcaa 	bl	800cd98 <unlock_fs>
 800f444:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f448:	e13d      	b.n	800f6c6 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	7d1b      	ldrb	r3, [r3, #20]
 800f44e:	f003 0301 	and.w	r3, r3, #1
 800f452:	2b00      	cmp	r3, #0
 800f454:	d106      	bne.n	800f464 <f_read+0x72>
 800f456:	697b      	ldr	r3, [r7, #20]
 800f458:	2107      	movs	r1, #7
 800f45a:	4618      	mov	r0, r3
 800f45c:	f7fd fc9c 	bl	800cd98 <unlock_fs>
 800f460:	2307      	movs	r3, #7
 800f462:	e130      	b.n	800f6c6 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	68da      	ldr	r2, [r3, #12]
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	699b      	ldr	r3, [r3, #24]
 800f46c:	1ad3      	subs	r3, r2, r3
 800f46e:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800f470:	687a      	ldr	r2, [r7, #4]
 800f472:	6a3b      	ldr	r3, [r7, #32]
 800f474:	429a      	cmp	r2, r3
 800f476:	f240 811c 	bls.w	800f6b2 <f_read+0x2c0>
 800f47a:	6a3b      	ldr	r3, [r7, #32]
 800f47c:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800f47e:	e118      	b.n	800f6b2 <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	699b      	ldr	r3, [r3, #24]
 800f484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f488:	2b00      	cmp	r3, #0
 800f48a:	f040 80e4 	bne.w	800f656 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	699b      	ldr	r3, [r3, #24]
 800f492:	0a5b      	lsrs	r3, r3, #9
 800f494:	697a      	ldr	r2, [r7, #20]
 800f496:	8952      	ldrh	r2, [r2, #10]
 800f498:	3a01      	subs	r2, #1
 800f49a:	4013      	ands	r3, r2
 800f49c:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800f49e:	69fb      	ldr	r3, [r7, #28]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d139      	bne.n	800f518 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	699b      	ldr	r3, [r3, #24]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d103      	bne.n	800f4b4 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	689b      	ldr	r3, [r3, #8]
 800f4b0:	633b      	str	r3, [r7, #48]	; 0x30
 800f4b2:	e013      	b.n	800f4dc <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d007      	beq.n	800f4cc <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	699b      	ldr	r3, [r3, #24]
 800f4c0:	4619      	mov	r1, r3
 800f4c2:	68f8      	ldr	r0, [r7, #12]
 800f4c4:	f7fe f980 	bl	800d7c8 <clmt_clust>
 800f4c8:	6338      	str	r0, [r7, #48]	; 0x30
 800f4ca:	e007      	b.n	800f4dc <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800f4cc:	68fa      	ldr	r2, [r7, #12]
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	69db      	ldr	r3, [r3, #28]
 800f4d2:	4619      	mov	r1, r3
 800f4d4:	4610      	mov	r0, r2
 800f4d6:	f7fd fee6 	bl	800d2a6 <get_fat>
 800f4da:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800f4dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4de:	2b01      	cmp	r3, #1
 800f4e0:	d809      	bhi.n	800f4f6 <f_read+0x104>
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	2202      	movs	r2, #2
 800f4e6:	755a      	strb	r2, [r3, #21]
 800f4e8:	697b      	ldr	r3, [r7, #20]
 800f4ea:	2102      	movs	r1, #2
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	f7fd fc53 	bl	800cd98 <unlock_fs>
 800f4f2:	2302      	movs	r3, #2
 800f4f4:	e0e7      	b.n	800f6c6 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f4f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4fc:	d109      	bne.n	800f512 <f_read+0x120>
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	2201      	movs	r2, #1
 800f502:	755a      	strb	r2, [r3, #21]
 800f504:	697b      	ldr	r3, [r7, #20]
 800f506:	2101      	movs	r1, #1
 800f508:	4618      	mov	r0, r3
 800f50a:	f7fd fc45 	bl	800cd98 <unlock_fs>
 800f50e:	2301      	movs	r3, #1
 800f510:	e0d9      	b.n	800f6c6 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f516:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f518:	697a      	ldr	r2, [r7, #20]
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	69db      	ldr	r3, [r3, #28]
 800f51e:	4619      	mov	r1, r3
 800f520:	4610      	mov	r0, r2
 800f522:	f7fd fea1 	bl	800d268 <clust2sect>
 800f526:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f528:	69bb      	ldr	r3, [r7, #24]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d109      	bne.n	800f542 <f_read+0x150>
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	2202      	movs	r2, #2
 800f532:	755a      	strb	r2, [r3, #21]
 800f534:	697b      	ldr	r3, [r7, #20]
 800f536:	2102      	movs	r1, #2
 800f538:	4618      	mov	r0, r3
 800f53a:	f7fd fc2d 	bl	800cd98 <unlock_fs>
 800f53e:	2302      	movs	r3, #2
 800f540:	e0c1      	b.n	800f6c6 <f_read+0x2d4>
			sect += csect;
 800f542:	69ba      	ldr	r2, [r7, #24]
 800f544:	69fb      	ldr	r3, [r7, #28]
 800f546:	4413      	add	r3, r2
 800f548:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	0a5b      	lsrs	r3, r3, #9
 800f54e:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800f550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f552:	2b00      	cmp	r3, #0
 800f554:	d03e      	beq.n	800f5d4 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f556:	69fa      	ldr	r2, [r7, #28]
 800f558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f55a:	4413      	add	r3, r2
 800f55c:	697a      	ldr	r2, [r7, #20]
 800f55e:	8952      	ldrh	r2, [r2, #10]
 800f560:	4293      	cmp	r3, r2
 800f562:	d905      	bls.n	800f570 <f_read+0x17e>
					cc = fs->csize - csect;
 800f564:	697b      	ldr	r3, [r7, #20]
 800f566:	895b      	ldrh	r3, [r3, #10]
 800f568:	461a      	mov	r2, r3
 800f56a:	69fb      	ldr	r3, [r7, #28]
 800f56c:	1ad3      	subs	r3, r2, r3
 800f56e:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f570:	697b      	ldr	r3, [r7, #20]
 800f572:	7858      	ldrb	r0, [r3, #1]
 800f574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f576:	69ba      	ldr	r2, [r7, #24]
 800f578:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f57a:	f7fd fa99 	bl	800cab0 <disk_read>
 800f57e:	4603      	mov	r3, r0
 800f580:	2b00      	cmp	r3, #0
 800f582:	d009      	beq.n	800f598 <f_read+0x1a6>
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	2201      	movs	r2, #1
 800f588:	755a      	strb	r2, [r3, #21]
 800f58a:	697b      	ldr	r3, [r7, #20]
 800f58c:	2101      	movs	r1, #1
 800f58e:	4618      	mov	r0, r3
 800f590:	f7fd fc02 	bl	800cd98 <unlock_fs>
 800f594:	2301      	movs	r3, #1
 800f596:	e096      	b.n	800f6c6 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	7d1b      	ldrb	r3, [r3, #20]
 800f59c:	b25b      	sxtb	r3, r3
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	da14      	bge.n	800f5cc <f_read+0x1da>
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	6a1a      	ldr	r2, [r3, #32]
 800f5a6:	69bb      	ldr	r3, [r7, #24]
 800f5a8:	1ad3      	subs	r3, r2, r3
 800f5aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f5ac:	429a      	cmp	r2, r3
 800f5ae:	d90d      	bls.n	800f5cc <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	6a1a      	ldr	r2, [r3, #32]
 800f5b4:	69bb      	ldr	r3, [r7, #24]
 800f5b6:	1ad3      	subs	r3, r2, r3
 800f5b8:	025b      	lsls	r3, r3, #9
 800f5ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f5bc:	18d0      	adds	r0, r2, r3
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	3330      	adds	r3, #48	; 0x30
 800f5c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f5c6:	4619      	mov	r1, r3
 800f5c8:	f7fd fb52 	bl	800cc70 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800f5cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5ce:	025b      	lsls	r3, r3, #9
 800f5d0:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800f5d2:	e05a      	b.n	800f68a <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	6a1b      	ldr	r3, [r3, #32]
 800f5d8:	69ba      	ldr	r2, [r7, #24]
 800f5da:	429a      	cmp	r2, r3
 800f5dc:	d038      	beq.n	800f650 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	7d1b      	ldrb	r3, [r3, #20]
 800f5e2:	b25b      	sxtb	r3, r3
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	da1d      	bge.n	800f624 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f5e8:	697b      	ldr	r3, [r7, #20]
 800f5ea:	7858      	ldrb	r0, [r3, #1]
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	6a1a      	ldr	r2, [r3, #32]
 800f5f6:	2301      	movs	r3, #1
 800f5f8:	f7fd fa7a 	bl	800caf0 <disk_write>
 800f5fc:	4603      	mov	r3, r0
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d009      	beq.n	800f616 <f_read+0x224>
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	2201      	movs	r2, #1
 800f606:	755a      	strb	r2, [r3, #21]
 800f608:	697b      	ldr	r3, [r7, #20]
 800f60a:	2101      	movs	r1, #1
 800f60c:	4618      	mov	r0, r3
 800f60e:	f7fd fbc3 	bl	800cd98 <unlock_fs>
 800f612:	2301      	movs	r3, #1
 800f614:	e057      	b.n	800f6c6 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	7d1b      	ldrb	r3, [r3, #20]
 800f61a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f61e:	b2da      	uxtb	r2, r3
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f624:	697b      	ldr	r3, [r7, #20]
 800f626:	7858      	ldrb	r0, [r3, #1]
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f62e:	2301      	movs	r3, #1
 800f630:	69ba      	ldr	r2, [r7, #24]
 800f632:	f7fd fa3d 	bl	800cab0 <disk_read>
 800f636:	4603      	mov	r3, r0
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d009      	beq.n	800f650 <f_read+0x25e>
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	2201      	movs	r2, #1
 800f640:	755a      	strb	r2, [r3, #21]
 800f642:	697b      	ldr	r3, [r7, #20]
 800f644:	2101      	movs	r1, #1
 800f646:	4618      	mov	r0, r3
 800f648:	f7fd fba6 	bl	800cd98 <unlock_fs>
 800f64c:	2301      	movs	r3, #1
 800f64e:	e03a      	b.n	800f6c6 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	69ba      	ldr	r2, [r7, #24]
 800f654:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	699b      	ldr	r3, [r3, #24]
 800f65a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f65e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800f662:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800f664:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	429a      	cmp	r2, r3
 800f66a:	d901      	bls.n	800f670 <f_read+0x27e>
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	699b      	ldr	r3, [r3, #24]
 800f67a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f67e:	4413      	add	r3, r2
 800f680:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f682:	4619      	mov	r1, r3
 800f684:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f686:	f7fd faf3 	bl	800cc70 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800f68a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f68c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f68e:	4413      	add	r3, r2
 800f690:	627b      	str	r3, [r7, #36]	; 0x24
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	699a      	ldr	r2, [r3, #24]
 800f696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f698:	441a      	add	r2, r3
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	619a      	str	r2, [r3, #24]
 800f69e:	683b      	ldr	r3, [r7, #0]
 800f6a0:	681a      	ldr	r2, [r3, #0]
 800f6a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6a4:	441a      	add	r2, r3
 800f6a6:	683b      	ldr	r3, [r7, #0]
 800f6a8:	601a      	str	r2, [r3, #0]
 800f6aa:	687a      	ldr	r2, [r7, #4]
 800f6ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6ae:	1ad3      	subs	r3, r2, r3
 800f6b0:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	f47f aee3 	bne.w	800f480 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800f6ba:	697b      	ldr	r3, [r7, #20]
 800f6bc:	2100      	movs	r1, #0
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f7fd fb6a 	bl	800cd98 <unlock_fs>
 800f6c4:	2300      	movs	r3, #0
}
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	3738      	adds	r7, #56	; 0x38
 800f6ca:	46bd      	mov	sp, r7
 800f6cc:	bd80      	pop	{r7, pc}

0800f6ce <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800f6ce:	b580      	push	{r7, lr}
 800f6d0:	b086      	sub	sp, #24
 800f6d2:	af00      	add	r7, sp, #0
 800f6d4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	f107 0208 	add.w	r2, r7, #8
 800f6dc:	4611      	mov	r1, r2
 800f6de:	4618      	mov	r0, r3
 800f6e0:	f7ff fb1c 	bl	800ed1c <validate>
 800f6e4:	4603      	mov	r3, r0
 800f6e6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f6e8:	7dfb      	ldrb	r3, [r7, #23]
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d16d      	bne.n	800f7ca <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	7d1b      	ldrb	r3, [r3, #20]
 800f6f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d067      	beq.n	800f7ca <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	7d1b      	ldrb	r3, [r3, #20]
 800f6fe:	b25b      	sxtb	r3, r3
 800f700:	2b00      	cmp	r3, #0
 800f702:	da1a      	bge.n	800f73a <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f704:	68bb      	ldr	r3, [r7, #8]
 800f706:	7858      	ldrb	r0, [r3, #1]
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	6a1a      	ldr	r2, [r3, #32]
 800f712:	2301      	movs	r3, #1
 800f714:	f7fd f9ec 	bl	800caf0 <disk_write>
 800f718:	4603      	mov	r3, r0
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d006      	beq.n	800f72c <f_sync+0x5e>
 800f71e:	68bb      	ldr	r3, [r7, #8]
 800f720:	2101      	movs	r1, #1
 800f722:	4618      	mov	r0, r3
 800f724:	f7fd fb38 	bl	800cd98 <unlock_fs>
 800f728:	2301      	movs	r3, #1
 800f72a:	e055      	b.n	800f7d8 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	7d1b      	ldrb	r3, [r3, #20]
 800f730:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f734:	b2da      	uxtb	r2, r3
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f73a:	f7fc f9bb 	bl	800bab4 <get_fattime>
 800f73e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f740:	68ba      	ldr	r2, [r7, #8]
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f746:	4619      	mov	r1, r3
 800f748:	4610      	mov	r0, r2
 800f74a:	f7fd fcf1 	bl	800d130 <move_window>
 800f74e:	4603      	mov	r3, r0
 800f750:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f752:	7dfb      	ldrb	r3, [r7, #23]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d138      	bne.n	800f7ca <f_sync+0xfc>
					dir = fp->dir_ptr;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f75c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	330b      	adds	r3, #11
 800f762:	781a      	ldrb	r2, [r3, #0]
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	330b      	adds	r3, #11
 800f768:	f042 0220 	orr.w	r2, r2, #32
 800f76c:	b2d2      	uxtb	r2, r2
 800f76e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	6818      	ldr	r0, [r3, #0]
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	689b      	ldr	r3, [r3, #8]
 800f778:	461a      	mov	r2, r3
 800f77a:	68f9      	ldr	r1, [r7, #12]
 800f77c:	f7fe f9fe 	bl	800db7c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	f103 021c 	add.w	r2, r3, #28
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	68db      	ldr	r3, [r3, #12]
 800f78a:	4619      	mov	r1, r3
 800f78c:	4610      	mov	r0, r2
 800f78e:	f7fd fa43 	bl	800cc18 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	3316      	adds	r3, #22
 800f796:	6939      	ldr	r1, [r7, #16]
 800f798:	4618      	mov	r0, r3
 800f79a:	f7fd fa3d 	bl	800cc18 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	3312      	adds	r3, #18
 800f7a2:	2100      	movs	r1, #0
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	f7fd fa1c 	bl	800cbe2 <st_word>
					fs->wflag = 1;
 800f7aa:	68bb      	ldr	r3, [r7, #8]
 800f7ac:	2201      	movs	r2, #1
 800f7ae:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f7b0:	68bb      	ldr	r3, [r7, #8]
 800f7b2:	4618      	mov	r0, r3
 800f7b4:	f7fd fcea 	bl	800d18c <sync_fs>
 800f7b8:	4603      	mov	r3, r0
 800f7ba:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	7d1b      	ldrb	r3, [r3, #20]
 800f7c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f7c4:	b2da      	uxtb	r2, r3
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f7ca:	68bb      	ldr	r3, [r7, #8]
 800f7cc:	7dfa      	ldrb	r2, [r7, #23]
 800f7ce:	4611      	mov	r1, r2
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	f7fd fae1 	bl	800cd98 <unlock_fs>
 800f7d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800f7d8:	4618      	mov	r0, r3
 800f7da:	3718      	adds	r7, #24
 800f7dc:	46bd      	mov	sp, r7
 800f7de:	bd80      	pop	{r7, pc}

0800f7e0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f7e0:	b580      	push	{r7, lr}
 800f7e2:	b084      	sub	sp, #16
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f7e8:	6878      	ldr	r0, [r7, #4]
 800f7ea:	f7ff ff70 	bl	800f6ce <f_sync>
 800f7ee:	4603      	mov	r3, r0
 800f7f0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f7f2:	7bfb      	ldrb	r3, [r7, #15]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d11d      	bne.n	800f834 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f107 0208 	add.w	r2, r7, #8
 800f7fe:	4611      	mov	r1, r2
 800f800:	4618      	mov	r0, r3
 800f802:	f7ff fa8b 	bl	800ed1c <validate>
 800f806:	4603      	mov	r3, r0
 800f808:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f80a:	7bfb      	ldrb	r3, [r7, #15]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d111      	bne.n	800f834 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	691b      	ldr	r3, [r3, #16]
 800f814:	4618      	mov	r0, r3
 800f816:	f7fd fbe7 	bl	800cfe8 <dec_lock>
 800f81a:	4603      	mov	r3, r0
 800f81c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800f81e:	7bfb      	ldrb	r3, [r7, #15]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d102      	bne.n	800f82a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	2200      	movs	r2, #0
 800f828:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800f82a:	68bb      	ldr	r3, [r7, #8]
 800f82c:	2100      	movs	r1, #0
 800f82e:	4618      	mov	r0, r3
 800f830:	f7fd fab2 	bl	800cd98 <unlock_fs>
#endif
		}
	}
	return res;
 800f834:	7bfb      	ldrb	r3, [r7, #15]
}
 800f836:	4618      	mov	r0, r3
 800f838:	3710      	adds	r7, #16
 800f83a:	46bd      	mov	sp, r7
 800f83c:	bd80      	pop	{r7, pc}
	...

0800f840 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800f840:	b590      	push	{r4, r7, lr}
 800f842:	b09d      	sub	sp, #116	; 0x74
 800f844:	af00      	add	r7, sp, #0
 800f846:	60f8      	str	r0, [r7, #12]
 800f848:	607a      	str	r2, [r7, #4]
 800f84a:	603b      	str	r3, [r7, #0]
 800f84c:	460b      	mov	r3, r1
 800f84e:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800f850:	2301      	movs	r3, #1
 800f852:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800f854:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f858:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800f85a:	f107 030c 	add.w	r3, r7, #12
 800f85e:	4618      	mov	r0, r3
 800f860:	f7fe ff6d 	bl	800e73e <get_ldnumber>
 800f864:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f868:	2b00      	cmp	r3, #0
 800f86a:	da02      	bge.n	800f872 <f_mkfs+0x32>
 800f86c:	230b      	movs	r3, #11
 800f86e:	f000 bc0d 	b.w	801008c <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800f872:	4a94      	ldr	r2, [pc, #592]	; (800fac4 <f_mkfs+0x284>)
 800f874:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d005      	beq.n	800f88a <f_mkfs+0x4a>
 800f87e:	4a91      	ldr	r2, [pc, #580]	; (800fac4 <f_mkfs+0x284>)
 800f880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f886:	2200      	movs	r2, #0
 800f888:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800f88a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f88c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800f890:	2300      	movs	r3, #0
 800f892:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800f896:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f89a:	4618      	mov	r0, r3
 800f89c:	f7fd f8e2 	bl	800ca64 <disk_initialize>
 800f8a0:	4603      	mov	r3, r0
 800f8a2:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800f8a6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800f8aa:	f003 0301 	and.w	r3, r3, #1
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d001      	beq.n	800f8b6 <f_mkfs+0x76>
 800f8b2:	2303      	movs	r3, #3
 800f8b4:	e3ea      	b.n	801008c <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800f8b6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800f8ba:	f003 0304 	and.w	r3, r3, #4
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d001      	beq.n	800f8c6 <f_mkfs+0x86>
 800f8c2:	230a      	movs	r3, #10
 800f8c4:	e3e2      	b.n	801008c <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800f8c6:	f107 0214 	add.w	r2, r7, #20
 800f8ca:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f8ce:	2103      	movs	r1, #3
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	f7fd f92d 	bl	800cb30 <disk_ioctl>
 800f8d6:	4603      	mov	r3, r0
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d10c      	bne.n	800f8f6 <f_mkfs+0xb6>
 800f8dc:	697b      	ldr	r3, [r7, #20]
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d009      	beq.n	800f8f6 <f_mkfs+0xb6>
 800f8e2:	697b      	ldr	r3, [r7, #20]
 800f8e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f8e8:	d805      	bhi.n	800f8f6 <f_mkfs+0xb6>
 800f8ea:	697b      	ldr	r3, [r7, #20]
 800f8ec:	1e5a      	subs	r2, r3, #1
 800f8ee:	697b      	ldr	r3, [r7, #20]
 800f8f0:	4013      	ands	r3, r2
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d001      	beq.n	800f8fa <f_mkfs+0xba>
 800f8f6:	2301      	movs	r3, #1
 800f8f8:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800f8fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f8fe:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d003      	beq.n	800f90e <f_mkfs+0xce>
 800f906:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f908:	687a      	ldr	r2, [r7, #4]
 800f90a:	429a      	cmp	r2, r3
 800f90c:	d309      	bcc.n	800f922 <f_mkfs+0xe2>
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800f914:	d805      	bhi.n	800f922 <f_mkfs+0xe2>
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	1e5a      	subs	r2, r3, #1
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	4013      	ands	r3, r2
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d001      	beq.n	800f926 <f_mkfs+0xe6>
 800f922:	2313      	movs	r3, #19
 800f924:	e3b2      	b.n	801008c <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800f926:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f928:	687a      	ldr	r2, [r7, #4]
 800f92a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f92e:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800f934:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f936:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f93a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f93e:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800f940:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800f942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f944:	fb02 f303 	mul.w	r3, r2, r3
 800f948:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800f94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	d101      	bne.n	800f954 <f_mkfs+0x114>
 800f950:	230e      	movs	r3, #14
 800f952:	e39b      	b.n	801008c <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800f954:	f107 0210 	add.w	r2, r7, #16
 800f958:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f95c:	2101      	movs	r1, #1
 800f95e:	4618      	mov	r0, r3
 800f960:	f7fd f8e6 	bl	800cb30 <disk_ioctl>
 800f964:	4603      	mov	r3, r0
 800f966:	2b00      	cmp	r3, #0
 800f968:	d001      	beq.n	800f96e <f_mkfs+0x12e>
 800f96a:	2301      	movs	r3, #1
 800f96c:	e38e      	b.n	801008c <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800f96e:	7afb      	ldrb	r3, [r7, #11]
 800f970:	f003 0308 	and.w	r3, r3, #8
 800f974:	2b00      	cmp	r3, #0
 800f976:	d001      	beq.n	800f97c <f_mkfs+0x13c>
 800f978:	2300      	movs	r3, #0
 800f97a:	e000      	b.n	800f97e <f_mkfs+0x13e>
 800f97c:	233f      	movs	r3, #63	; 0x3f
 800f97e:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800f980:	693b      	ldr	r3, [r7, #16]
 800f982:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f984:	429a      	cmp	r2, r3
 800f986:	d901      	bls.n	800f98c <f_mkfs+0x14c>
 800f988:	230e      	movs	r3, #14
 800f98a:	e37f      	b.n	801008c <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800f98c:	693a      	ldr	r2, [r7, #16]
 800f98e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f990:	1ad3      	subs	r3, r2, r3
 800f992:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800f994:	693b      	ldr	r3, [r7, #16]
 800f996:	2b7f      	cmp	r3, #127	; 0x7f
 800f998:	d801      	bhi.n	800f99e <f_mkfs+0x15e>
 800f99a:	230e      	movs	r3, #14
 800f99c:	e376      	b.n	801008c <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	2b80      	cmp	r3, #128	; 0x80
 800f9a2:	d901      	bls.n	800f9a8 <f_mkfs+0x168>
 800f9a4:	2313      	movs	r3, #19
 800f9a6:	e371      	b.n	801008c <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800f9a8:	7afb      	ldrb	r3, [r7, #11]
 800f9aa:	f003 0302 	and.w	r3, r3, #2
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d00d      	beq.n	800f9ce <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800f9b2:	7afb      	ldrb	r3, [r7, #11]
 800f9b4:	f003 0307 	and.w	r3, r3, #7
 800f9b8:	2b02      	cmp	r3, #2
 800f9ba:	d004      	beq.n	800f9c6 <f_mkfs+0x186>
 800f9bc:	7afb      	ldrb	r3, [r7, #11]
 800f9be:	f003 0301 	and.w	r3, r3, #1
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d103      	bne.n	800f9ce <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800f9c6:	2303      	movs	r3, #3
 800f9c8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800f9cc:	e009      	b.n	800f9e2 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800f9ce:	7afb      	ldrb	r3, [r7, #11]
 800f9d0:	f003 0301 	and.w	r3, r3, #1
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d101      	bne.n	800f9dc <f_mkfs+0x19c>
 800f9d8:	2313      	movs	r3, #19
 800f9da:	e357      	b.n	801008c <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800f9dc:	2302      	movs	r3, #2
 800f9de:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800f9e6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800f9ea:	2b03      	cmp	r3, #3
 800f9ec:	d13c      	bne.n	800fa68 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800f9ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d11b      	bne.n	800fa2c <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800f9f4:	693b      	ldr	r3, [r7, #16]
 800f9f6:	0c5b      	lsrs	r3, r3, #17
 800f9f8:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800f9fa:	2300      	movs	r3, #0
 800f9fc:	64bb      	str	r3, [r7, #72]	; 0x48
 800f9fe:	2301      	movs	r3, #1
 800fa00:	653b      	str	r3, [r7, #80]	; 0x50
 800fa02:	e005      	b.n	800fa10 <f_mkfs+0x1d0>
 800fa04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fa06:	3301      	adds	r3, #1
 800fa08:	64bb      	str	r3, [r7, #72]	; 0x48
 800fa0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa0c:	005b      	lsls	r3, r3, #1
 800fa0e:	653b      	str	r3, [r7, #80]	; 0x50
 800fa10:	4a2d      	ldr	r2, [pc, #180]	; (800fac8 <f_mkfs+0x288>)
 800fa12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fa14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d007      	beq.n	800fa2c <f_mkfs+0x1ec>
 800fa1c:	4a2a      	ldr	r2, [pc, #168]	; (800fac8 <f_mkfs+0x288>)
 800fa1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fa20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa24:	461a      	mov	r2, r3
 800fa26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fa28:	4293      	cmp	r3, r2
 800fa2a:	d2eb      	bcs.n	800fa04 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800fa2c:	693a      	ldr	r2, [r7, #16]
 800fa2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa30:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa34:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800fa36:	6a3b      	ldr	r3, [r7, #32]
 800fa38:	3302      	adds	r3, #2
 800fa3a:	009a      	lsls	r2, r3, #2
 800fa3c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fa3e:	4413      	add	r3, r2
 800fa40:	1e5a      	subs	r2, r3, #1
 800fa42:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fa44:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa48:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 800fa4a:	2320      	movs	r3, #32
 800fa4c:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 800fa4e:	2300      	movs	r3, #0
 800fa50:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800fa52:	6a3b      	ldr	r3, [r7, #32]
 800fa54:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fa58:	4293      	cmp	r3, r2
 800fa5a:	d903      	bls.n	800fa64 <f_mkfs+0x224>
 800fa5c:	6a3b      	ldr	r3, [r7, #32]
 800fa5e:	4a1b      	ldr	r2, [pc, #108]	; (800facc <f_mkfs+0x28c>)
 800fa60:	4293      	cmp	r3, r2
 800fa62:	d952      	bls.n	800fb0a <f_mkfs+0x2ca>
 800fa64:	230e      	movs	r3, #14
 800fa66:	e311      	b.n	801008c <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800fa68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d11b      	bne.n	800faa6 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800fa6e:	693b      	ldr	r3, [r7, #16]
 800fa70:	0b1b      	lsrs	r3, r3, #12
 800fa72:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800fa74:	2300      	movs	r3, #0
 800fa76:	64bb      	str	r3, [r7, #72]	; 0x48
 800fa78:	2301      	movs	r3, #1
 800fa7a:	653b      	str	r3, [r7, #80]	; 0x50
 800fa7c:	e005      	b.n	800fa8a <f_mkfs+0x24a>
 800fa7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fa80:	3301      	adds	r3, #1
 800fa82:	64bb      	str	r3, [r7, #72]	; 0x48
 800fa84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa86:	005b      	lsls	r3, r3, #1
 800fa88:	653b      	str	r3, [r7, #80]	; 0x50
 800fa8a:	4a11      	ldr	r2, [pc, #68]	; (800fad0 <f_mkfs+0x290>)
 800fa8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fa8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d007      	beq.n	800faa6 <f_mkfs+0x266>
 800fa96:	4a0e      	ldr	r2, [pc, #56]	; (800fad0 <f_mkfs+0x290>)
 800fa98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fa9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa9e:	461a      	mov	r2, r3
 800faa0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800faa2:	4293      	cmp	r3, r2
 800faa4:	d2eb      	bcs.n	800fa7e <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800faa6:	693a      	ldr	r2, [r7, #16]
 800faa8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800faaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800faae:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800fab0:	6a3b      	ldr	r3, [r7, #32]
 800fab2:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fab6:	4293      	cmp	r3, r2
 800fab8:	d90c      	bls.n	800fad4 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800faba:	6a3b      	ldr	r3, [r7, #32]
 800fabc:	3302      	adds	r3, #2
 800fabe:	005b      	lsls	r3, r3, #1
 800fac0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fac2:	e012      	b.n	800faea <f_mkfs+0x2aa>
 800fac4:	2000d730 	.word	0x2000d730
 800fac8:	080480dc 	.word	0x080480dc
 800facc:	0ffffff5 	.word	0x0ffffff5
 800fad0:	080480ec 	.word	0x080480ec
				} else {
					fmt = FS_FAT12;
 800fad4:	2301      	movs	r3, #1
 800fad6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800fada:	6a3a      	ldr	r2, [r7, #32]
 800fadc:	4613      	mov	r3, r2
 800fade:	005b      	lsls	r3, r3, #1
 800fae0:	4413      	add	r3, r2
 800fae2:	3301      	adds	r3, #1
 800fae4:	085b      	lsrs	r3, r3, #1
 800fae6:	3303      	adds	r3, #3
 800fae8:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800faea:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800faec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800faee:	4413      	add	r3, r2
 800faf0:	1e5a      	subs	r2, r3, #1
 800faf2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800faf4:	fbb2 f3f3 	udiv	r3, r2, r3
 800faf8:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 800fafa:	2301      	movs	r3, #1
 800fafc:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800fafe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fb00:	015a      	lsls	r2, r3, #5
 800fb02:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fb04:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb08:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800fb0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fb0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb0e:	4413      	add	r3, r2
 800fb10:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800fb12:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fb14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fb16:	fb03 f202 	mul.w	r2, r3, r2
 800fb1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fb1c:	4413      	add	r3, r2
 800fb1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800fb20:	4413      	add	r3, r2
 800fb22:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800fb24:	697a      	ldr	r2, [r7, #20]
 800fb26:	69fb      	ldr	r3, [r7, #28]
 800fb28:	4413      	add	r3, r2
 800fb2a:	1e5a      	subs	r2, r3, #1
 800fb2c:	697b      	ldr	r3, [r7, #20]
 800fb2e:	425b      	negs	r3, r3
 800fb30:	401a      	ands	r2, r3
 800fb32:	69fb      	ldr	r3, [r7, #28]
 800fb34:	1ad3      	subs	r3, r2, r3
 800fb36:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800fb38:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fb3c:	2b03      	cmp	r3, #3
 800fb3e:	d108      	bne.n	800fb52 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800fb40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800fb42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fb44:	4413      	add	r3, r2
 800fb46:	657b      	str	r3, [r7, #84]	; 0x54
 800fb48:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800fb4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fb4c:	4413      	add	r3, r2
 800fb4e:	65bb      	str	r3, [r7, #88]	; 0x58
 800fb50:	e006      	b.n	800fb60 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800fb52:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fb54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb56:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb5a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800fb5c:	4413      	add	r3, r2
 800fb5e:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800fb60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fb62:	011a      	lsls	r2, r3, #4
 800fb64:	69fb      	ldr	r3, [r7, #28]
 800fb66:	441a      	add	r2, r3
 800fb68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb6a:	1ad2      	subs	r2, r2, r3
 800fb6c:	693b      	ldr	r3, [r7, #16]
 800fb6e:	429a      	cmp	r2, r3
 800fb70:	d901      	bls.n	800fb76 <f_mkfs+0x336>
 800fb72:	230e      	movs	r3, #14
 800fb74:	e28a      	b.n	801008c <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800fb76:	693a      	ldr	r2, [r7, #16]
 800fb78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb7a:	1ad2      	subs	r2, r2, r3
 800fb7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fb7e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fb80:	fb01 f303 	mul.w	r3, r1, r3
 800fb84:	1ad2      	subs	r2, r2, r3
 800fb86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb88:	1ad2      	subs	r2, r2, r3
 800fb8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fb8c:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb90:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800fb92:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fb96:	2b03      	cmp	r3, #3
 800fb98:	d10f      	bne.n	800fbba <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800fb9a:	6a3b      	ldr	r3, [r7, #32]
 800fb9c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fba0:	4293      	cmp	r3, r2
 800fba2:	d80a      	bhi.n	800fbba <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d105      	bne.n	800fbb6 <f_mkfs+0x376>
 800fbaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fbac:	085b      	lsrs	r3, r3, #1
 800fbae:	607b      	str	r3, [r7, #4]
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d144      	bne.n	800fc40 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800fbb6:	230e      	movs	r3, #14
 800fbb8:	e268      	b.n	801008c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800fbba:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fbbe:	2b02      	cmp	r3, #2
 800fbc0:	d133      	bne.n	800fc2a <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800fbc2:	6a3b      	ldr	r3, [r7, #32]
 800fbc4:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fbc8:	4293      	cmp	r3, r2
 800fbca:	d91e      	bls.n	800fc0a <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d107      	bne.n	800fbe2 <f_mkfs+0x3a2>
 800fbd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fbd4:	005b      	lsls	r3, r3, #1
 800fbd6:	2b40      	cmp	r3, #64	; 0x40
 800fbd8:	d803      	bhi.n	800fbe2 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800fbda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fbdc:	005b      	lsls	r3, r3, #1
 800fbde:	607b      	str	r3, [r7, #4]
 800fbe0:	e033      	b.n	800fc4a <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800fbe2:	7afb      	ldrb	r3, [r7, #11]
 800fbe4:	f003 0302 	and.w	r3, r3, #2
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d003      	beq.n	800fbf4 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800fbec:	2303      	movs	r3, #3
 800fbee:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800fbf2:	e02a      	b.n	800fc4a <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d105      	bne.n	800fc06 <f_mkfs+0x3c6>
 800fbfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fbfc:	005b      	lsls	r3, r3, #1
 800fbfe:	607b      	str	r3, [r7, #4]
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	2b80      	cmp	r3, #128	; 0x80
 800fc04:	d91e      	bls.n	800fc44 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800fc06:	230e      	movs	r3, #14
 800fc08:	e240      	b.n	801008c <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800fc0a:	6a3b      	ldr	r3, [r7, #32]
 800fc0c:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fc10:	4293      	cmp	r3, r2
 800fc12:	d80a      	bhi.n	800fc2a <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d105      	bne.n	800fc26 <f_mkfs+0x3e6>
 800fc1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc1c:	005b      	lsls	r3, r3, #1
 800fc1e:	607b      	str	r3, [r7, #4]
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	2b80      	cmp	r3, #128	; 0x80
 800fc24:	d910      	bls.n	800fc48 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800fc26:	230e      	movs	r3, #14
 800fc28:	e230      	b.n	801008c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800fc2a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fc2e:	2b01      	cmp	r3, #1
 800fc30:	d10c      	bne.n	800fc4c <f_mkfs+0x40c>
 800fc32:	6a3b      	ldr	r3, [r7, #32]
 800fc34:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fc38:	4293      	cmp	r3, r2
 800fc3a:	d907      	bls.n	800fc4c <f_mkfs+0x40c>
 800fc3c:	230e      	movs	r3, #14
 800fc3e:	e225      	b.n	801008c <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800fc40:	bf00      	nop
 800fc42:	e6ce      	b.n	800f9e2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800fc44:	bf00      	nop
 800fc46:	e6cc      	b.n	800f9e2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800fc48:	bf00      	nop
			pau = au;
 800fc4a:	e6ca      	b.n	800f9e2 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800fc4c:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800fc4e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fc50:	461a      	mov	r2, r3
 800fc52:	2100      	movs	r1, #0
 800fc54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fc56:	f7fd f82c 	bl	800ccb2 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800fc5a:	220b      	movs	r2, #11
 800fc5c:	49b2      	ldr	r1, [pc, #712]	; (800ff28 <f_mkfs+0x6e8>)
 800fc5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fc60:	f7fd f806 	bl	800cc70 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800fc64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc66:	330b      	adds	r3, #11
 800fc68:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800fc6a:	4611      	mov	r1, r2
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	f7fc ffb8 	bl	800cbe2 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800fc72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc74:	330d      	adds	r3, #13
 800fc76:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fc78:	b2d2      	uxtb	r2, r2
 800fc7a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800fc7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc7e:	330e      	adds	r3, #14
 800fc80:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800fc82:	b292      	uxth	r2, r2
 800fc84:	4611      	mov	r1, r2
 800fc86:	4618      	mov	r0, r3
 800fc88:	f7fc ffab 	bl	800cbe2 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800fc8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc8e:	3310      	adds	r3, #16
 800fc90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fc92:	b2d2      	uxtb	r2, r2
 800fc94:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800fc96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc98:	f103 0211 	add.w	r2, r3, #17
 800fc9c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fca0:	2b03      	cmp	r3, #3
 800fca2:	d002      	beq.n	800fcaa <f_mkfs+0x46a>
 800fca4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fca6:	b29b      	uxth	r3, r3
 800fca8:	e000      	b.n	800fcac <f_mkfs+0x46c>
 800fcaa:	2300      	movs	r3, #0
 800fcac:	4619      	mov	r1, r3
 800fcae:	4610      	mov	r0, r2
 800fcb0:	f7fc ff97 	bl	800cbe2 <st_word>
		if (sz_vol < 0x10000) {
 800fcb4:	693b      	ldr	r3, [r7, #16]
 800fcb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fcba:	d208      	bcs.n	800fcce <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800fcbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcbe:	3313      	adds	r3, #19
 800fcc0:	693a      	ldr	r2, [r7, #16]
 800fcc2:	b292      	uxth	r2, r2
 800fcc4:	4611      	mov	r1, r2
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	f7fc ff8b 	bl	800cbe2 <st_word>
 800fccc:	e006      	b.n	800fcdc <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800fcce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcd0:	3320      	adds	r3, #32
 800fcd2:	693a      	ldr	r2, [r7, #16]
 800fcd4:	4611      	mov	r1, r2
 800fcd6:	4618      	mov	r0, r3
 800fcd8:	f7fc ff9e 	bl	800cc18 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800fcdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcde:	3315      	adds	r3, #21
 800fce0:	22f8      	movs	r2, #248	; 0xf8
 800fce2:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800fce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fce6:	3318      	adds	r3, #24
 800fce8:	213f      	movs	r1, #63	; 0x3f
 800fcea:	4618      	mov	r0, r3
 800fcec:	f7fc ff79 	bl	800cbe2 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800fcf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcf2:	331a      	adds	r3, #26
 800fcf4:	21ff      	movs	r1, #255	; 0xff
 800fcf6:	4618      	mov	r0, r3
 800fcf8:	f7fc ff73 	bl	800cbe2 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800fcfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcfe:	331c      	adds	r3, #28
 800fd00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fd02:	4618      	mov	r0, r3
 800fd04:	f7fc ff88 	bl	800cc18 <st_dword>
		if (fmt == FS_FAT32) {
 800fd08:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fd0c:	2b03      	cmp	r3, #3
 800fd0e:	d131      	bne.n	800fd74 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800fd10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd12:	f103 0443 	add.w	r4, r3, #67	; 0x43
 800fd16:	f7fb fecd 	bl	800bab4 <get_fattime>
 800fd1a:	4603      	mov	r3, r0
 800fd1c:	4619      	mov	r1, r3
 800fd1e:	4620      	mov	r0, r4
 800fd20:	f7fc ff7a 	bl	800cc18 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800fd24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd26:	3324      	adds	r3, #36	; 0x24
 800fd28:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f7fc ff74 	bl	800cc18 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800fd30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd32:	332c      	adds	r3, #44	; 0x2c
 800fd34:	2102      	movs	r1, #2
 800fd36:	4618      	mov	r0, r3
 800fd38:	f7fc ff6e 	bl	800cc18 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800fd3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd3e:	3330      	adds	r3, #48	; 0x30
 800fd40:	2101      	movs	r1, #1
 800fd42:	4618      	mov	r0, r3
 800fd44:	f7fc ff4d 	bl	800cbe2 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800fd48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd4a:	3332      	adds	r3, #50	; 0x32
 800fd4c:	2106      	movs	r1, #6
 800fd4e:	4618      	mov	r0, r3
 800fd50:	f7fc ff47 	bl	800cbe2 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800fd54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd56:	3340      	adds	r3, #64	; 0x40
 800fd58:	2280      	movs	r2, #128	; 0x80
 800fd5a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800fd5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd5e:	3342      	adds	r3, #66	; 0x42
 800fd60:	2229      	movs	r2, #41	; 0x29
 800fd62:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800fd64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd66:	3347      	adds	r3, #71	; 0x47
 800fd68:	2213      	movs	r2, #19
 800fd6a:	4970      	ldr	r1, [pc, #448]	; (800ff2c <f_mkfs+0x6ec>)
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	f7fc ff7f 	bl	800cc70 <mem_cpy>
 800fd72:	e020      	b.n	800fdb6 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800fd74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd76:	f103 0427 	add.w	r4, r3, #39	; 0x27
 800fd7a:	f7fb fe9b 	bl	800bab4 <get_fattime>
 800fd7e:	4603      	mov	r3, r0
 800fd80:	4619      	mov	r1, r3
 800fd82:	4620      	mov	r0, r4
 800fd84:	f7fc ff48 	bl	800cc18 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800fd88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd8a:	3316      	adds	r3, #22
 800fd8c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800fd8e:	b292      	uxth	r2, r2
 800fd90:	4611      	mov	r1, r2
 800fd92:	4618      	mov	r0, r3
 800fd94:	f7fc ff25 	bl	800cbe2 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800fd98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd9a:	3324      	adds	r3, #36	; 0x24
 800fd9c:	2280      	movs	r2, #128	; 0x80
 800fd9e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800fda0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fda2:	3326      	adds	r3, #38	; 0x26
 800fda4:	2229      	movs	r2, #41	; 0x29
 800fda6:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800fda8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdaa:	332b      	adds	r3, #43	; 0x2b
 800fdac:	2213      	movs	r2, #19
 800fdae:	4960      	ldr	r1, [pc, #384]	; (800ff30 <f_mkfs+0x6f0>)
 800fdb0:	4618      	mov	r0, r3
 800fdb2:	f7fc ff5d 	bl	800cc70 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800fdb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdb8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fdbc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	f7fc ff0e 	bl	800cbe2 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800fdc6:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800fdca:	2301      	movs	r3, #1
 800fdcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fdce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fdd0:	f7fc fe8e 	bl	800caf0 <disk_write>
 800fdd4:	4603      	mov	r3, r0
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d001      	beq.n	800fdde <f_mkfs+0x59e>
 800fdda:	2301      	movs	r3, #1
 800fddc:	e156      	b.n	801008c <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800fdde:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fde2:	2b03      	cmp	r3, #3
 800fde4:	d140      	bne.n	800fe68 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800fde6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fde8:	1d9a      	adds	r2, r3, #6
 800fdea:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800fdee:	2301      	movs	r3, #1
 800fdf0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fdf2:	f7fc fe7d 	bl	800caf0 <disk_write>
			mem_set(buf, 0, ss);
 800fdf6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fdf8:	461a      	mov	r2, r3
 800fdfa:	2100      	movs	r1, #0
 800fdfc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fdfe:	f7fc ff58 	bl	800ccb2 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800fe02:	494c      	ldr	r1, [pc, #304]	; (800ff34 <f_mkfs+0x6f4>)
 800fe04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fe06:	f7fc ff07 	bl	800cc18 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800fe0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe0c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800fe10:	4949      	ldr	r1, [pc, #292]	; (800ff38 <f_mkfs+0x6f8>)
 800fe12:	4618      	mov	r0, r3
 800fe14:	f7fc ff00 	bl	800cc18 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800fe18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe1a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800fe1e:	6a3b      	ldr	r3, [r7, #32]
 800fe20:	3b01      	subs	r3, #1
 800fe22:	4619      	mov	r1, r3
 800fe24:	4610      	mov	r0, r2
 800fe26:	f7fc fef7 	bl	800cc18 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800fe2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe2c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800fe30:	2102      	movs	r1, #2
 800fe32:	4618      	mov	r0, r3
 800fe34:	f7fc fef0 	bl	800cc18 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800fe38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe3a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fe3e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800fe42:	4618      	mov	r0, r3
 800fe44:	f7fc fecd 	bl	800cbe2 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800fe48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe4a:	1dda      	adds	r2, r3, #7
 800fe4c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800fe50:	2301      	movs	r3, #1
 800fe52:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fe54:	f7fc fe4c 	bl	800caf0 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800fe58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe5a:	1c5a      	adds	r2, r3, #1
 800fe5c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800fe60:	2301      	movs	r3, #1
 800fe62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fe64:	f7fc fe44 	bl	800caf0 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800fe68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe6a:	2100      	movs	r1, #0
 800fe6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fe6e:	f7fc ff20 	bl	800ccb2 <mem_set>
		sect = b_fat;		/* FAT start sector */
 800fe72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fe74:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800fe76:	2300      	movs	r3, #0
 800fe78:	64bb      	str	r3, [r7, #72]	; 0x48
 800fe7a:	e04b      	b.n	800ff14 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800fe7c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fe80:	2b03      	cmp	r3, #3
 800fe82:	d113      	bne.n	800feac <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800fe84:	f06f 0107 	mvn.w	r1, #7
 800fe88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fe8a:	f7fc fec5 	bl	800cc18 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800fe8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe90:	3304      	adds	r3, #4
 800fe92:	f04f 31ff 	mov.w	r1, #4294967295
 800fe96:	4618      	mov	r0, r3
 800fe98:	f7fc febe 	bl	800cc18 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800fe9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe9e:	3308      	adds	r3, #8
 800fea0:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800fea4:	4618      	mov	r0, r3
 800fea6:	f7fc feb7 	bl	800cc18 <st_dword>
 800feaa:	e00b      	b.n	800fec4 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800feac:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800feb0:	2b01      	cmp	r3, #1
 800feb2:	d101      	bne.n	800feb8 <f_mkfs+0x678>
 800feb4:	4b21      	ldr	r3, [pc, #132]	; (800ff3c <f_mkfs+0x6fc>)
 800feb6:	e001      	b.n	800febc <f_mkfs+0x67c>
 800feb8:	f06f 0307 	mvn.w	r3, #7
 800febc:	4619      	mov	r1, r3
 800febe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fec0:	f7fc feaa 	bl	800cc18 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800fec4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fec6:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800fec8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800feca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fecc:	4293      	cmp	r3, r2
 800fece:	bf28      	it	cs
 800fed0:	4613      	movcs	r3, r2
 800fed2:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800fed4:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800fed8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800feda:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fedc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fede:	f7fc fe07 	bl	800caf0 <disk_write>
 800fee2:	4603      	mov	r3, r0
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d001      	beq.n	800feec <f_mkfs+0x6ac>
 800fee8:	2301      	movs	r3, #1
 800feea:	e0cf      	b.n	801008c <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800feec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800feee:	461a      	mov	r2, r3
 800fef0:	2100      	movs	r1, #0
 800fef2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fef4:	f7fc fedd 	bl	800ccb2 <mem_set>
				sect += n; nsect -= n;
 800fef8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fefa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fefc:	4413      	add	r3, r2
 800fefe:	667b      	str	r3, [r7, #100]	; 0x64
 800ff00:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ff02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ff04:	1ad3      	subs	r3, r2, r3
 800ff06:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 800ff08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d1dc      	bne.n	800fec8 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800ff0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ff10:	3301      	adds	r3, #1
 800ff12:	64bb      	str	r3, [r7, #72]	; 0x48
 800ff14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ff16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ff18:	429a      	cmp	r2, r3
 800ff1a:	d3af      	bcc.n	800fe7c <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800ff1c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ff20:	2b03      	cmp	r3, #3
 800ff22:	d10d      	bne.n	800ff40 <f_mkfs+0x700>
 800ff24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff26:	e00c      	b.n	800ff42 <f_mkfs+0x702>
 800ff28:	08027854 	.word	0x08027854
 800ff2c:	08027860 	.word	0x08027860
 800ff30:	08027874 	.word	0x08027874
 800ff34:	41615252 	.word	0x41615252
 800ff38:	61417272 	.word	0x61417272
 800ff3c:	00fffff8 	.word	0x00fffff8
 800ff40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ff42:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800ff44:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ff46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff48:	4293      	cmp	r3, r2
 800ff4a:	bf28      	it	cs
 800ff4c:	4613      	movcs	r3, r2
 800ff4e:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800ff50:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800ff54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ff56:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ff58:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ff5a:	f7fc fdc9 	bl	800caf0 <disk_write>
 800ff5e:	4603      	mov	r3, r0
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d001      	beq.n	800ff68 <f_mkfs+0x728>
 800ff64:	2301      	movs	r3, #1
 800ff66:	e091      	b.n	801008c <f_mkfs+0x84c>
			sect += n; nsect -= n;
 800ff68:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ff6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ff6c:	4413      	add	r3, r2
 800ff6e:	667b      	str	r3, [r7, #100]	; 0x64
 800ff70:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ff72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ff74:	1ad3      	subs	r3, r2, r3
 800ff76:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 800ff78:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d1e2      	bne.n	800ff44 <f_mkfs+0x704>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800ff7e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ff82:	2b03      	cmp	r3, #3
 800ff84:	d103      	bne.n	800ff8e <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800ff86:	230c      	movs	r3, #12
 800ff88:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800ff8c:	e010      	b.n	800ffb0 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800ff8e:	693b      	ldr	r3, [r7, #16]
 800ff90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ff94:	d303      	bcc.n	800ff9e <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800ff96:	2306      	movs	r3, #6
 800ff98:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800ff9c:	e008      	b.n	800ffb0 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800ff9e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ffa2:	2b02      	cmp	r3, #2
 800ffa4:	d101      	bne.n	800ffaa <f_mkfs+0x76a>
 800ffa6:	2304      	movs	r3, #4
 800ffa8:	e000      	b.n	800ffac <f_mkfs+0x76c>
 800ffaa:	2301      	movs	r3, #1
 800ffac:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800ffb0:	7afb      	ldrb	r3, [r7, #11]
 800ffb2:	f003 0308 	and.w	r3, r3, #8
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d15b      	bne.n	8010072 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800ffba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ffbc:	461a      	mov	r2, r3
 800ffbe:	2100      	movs	r1, #0
 800ffc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ffc2:	f7fc fe76 	bl	800ccb2 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800ffc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffc8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ffcc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ffd0:	4618      	mov	r0, r3
 800ffd2:	f7fc fe06 	bl	800cbe2 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800ffd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffd8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800ffdc:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800ffde:	69bb      	ldr	r3, [r7, #24]
 800ffe0:	2200      	movs	r2, #0
 800ffe2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800ffe4:	69bb      	ldr	r3, [r7, #24]
 800ffe6:	3301      	adds	r3, #1
 800ffe8:	2201      	movs	r2, #1
 800ffea:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800ffec:	69bb      	ldr	r3, [r7, #24]
 800ffee:	3302      	adds	r3, #2
 800fff0:	2201      	movs	r2, #1
 800fff2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800fff4:	69bb      	ldr	r3, [r7, #24]
 800fff6:	3303      	adds	r3, #3
 800fff8:	2200      	movs	r2, #0
 800fffa:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800fffc:	69bb      	ldr	r3, [r7, #24]
 800fffe:	3304      	adds	r3, #4
 8010000:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8010004:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 8010006:	693a      	ldr	r2, [r7, #16]
 8010008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801000a:	441a      	add	r2, r3
 801000c:	4b21      	ldr	r3, [pc, #132]	; (8010094 <f_mkfs+0x854>)
 801000e:	fba3 1302 	umull	r1, r3, r3, r2
 8010012:	1ad2      	subs	r2, r2, r3
 8010014:	0852      	lsrs	r2, r2, #1
 8010016:	4413      	add	r3, r2
 8010018:	0b5b      	lsrs	r3, r3, #13
 801001a:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 801001c:	69bb      	ldr	r3, [r7, #24]
 801001e:	3305      	adds	r3, #5
 8010020:	22fe      	movs	r2, #254	; 0xfe
 8010022:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8010024:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010026:	089b      	lsrs	r3, r3, #2
 8010028:	b2da      	uxtb	r2, r3
 801002a:	69bb      	ldr	r3, [r7, #24]
 801002c:	3306      	adds	r3, #6
 801002e:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 8010032:	b2d2      	uxtb	r2, r2
 8010034:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 8010036:	69bb      	ldr	r3, [r7, #24]
 8010038:	3307      	adds	r3, #7
 801003a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801003c:	b2d2      	uxtb	r2, r2
 801003e:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8010040:	69bb      	ldr	r3, [r7, #24]
 8010042:	3308      	adds	r3, #8
 8010044:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010046:	4618      	mov	r0, r3
 8010048:	f7fc fde6 	bl	800cc18 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 801004c:	69bb      	ldr	r3, [r7, #24]
 801004e:	330c      	adds	r3, #12
 8010050:	693a      	ldr	r2, [r7, #16]
 8010052:	4611      	mov	r1, r2
 8010054:	4618      	mov	r0, r3
 8010056:	f7fc fddf 	bl	800cc18 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 801005a:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801005e:	2301      	movs	r3, #1
 8010060:	2200      	movs	r2, #0
 8010062:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010064:	f7fc fd44 	bl	800caf0 <disk_write>
 8010068:	4603      	mov	r3, r0
 801006a:	2b00      	cmp	r3, #0
 801006c:	d001      	beq.n	8010072 <f_mkfs+0x832>
 801006e:	2301      	movs	r3, #1
 8010070:	e00c      	b.n	801008c <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 8010072:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8010076:	2200      	movs	r2, #0
 8010078:	2100      	movs	r1, #0
 801007a:	4618      	mov	r0, r3
 801007c:	f7fc fd58 	bl	800cb30 <disk_ioctl>
 8010080:	4603      	mov	r3, r0
 8010082:	2b00      	cmp	r3, #0
 8010084:	d001      	beq.n	801008a <f_mkfs+0x84a>
 8010086:	2301      	movs	r3, #1
 8010088:	e000      	b.n	801008c <f_mkfs+0x84c>

	return FR_OK;
 801008a:	2300      	movs	r3, #0
}
 801008c:	4618      	mov	r0, r3
 801008e:	3774      	adds	r7, #116	; 0x74
 8010090:	46bd      	mov	sp, r7
 8010092:	bd90      	pop	{r4, r7, pc}
 8010094:	0515565b 	.word	0x0515565b

08010098 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8010098:	b480      	push	{r7}
 801009a:	b087      	sub	sp, #28
 801009c:	af00      	add	r7, sp, #0
 801009e:	60f8      	str	r0, [r7, #12]
 80100a0:	60b9      	str	r1, [r7, #8]
 80100a2:	4613      	mov	r3, r2
 80100a4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80100a6:	2301      	movs	r3, #1
 80100a8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80100aa:	2300      	movs	r3, #0
 80100ac:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80100ae:	4b1f      	ldr	r3, [pc, #124]	; (801012c <FATFS_LinkDriverEx+0x94>)
 80100b0:	7a5b      	ldrb	r3, [r3, #9]
 80100b2:	b2db      	uxtb	r3, r3
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d131      	bne.n	801011c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80100b8:	4b1c      	ldr	r3, [pc, #112]	; (801012c <FATFS_LinkDriverEx+0x94>)
 80100ba:	7a5b      	ldrb	r3, [r3, #9]
 80100bc:	b2db      	uxtb	r3, r3
 80100be:	461a      	mov	r2, r3
 80100c0:	4b1a      	ldr	r3, [pc, #104]	; (801012c <FATFS_LinkDriverEx+0x94>)
 80100c2:	2100      	movs	r1, #0
 80100c4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80100c6:	4b19      	ldr	r3, [pc, #100]	; (801012c <FATFS_LinkDriverEx+0x94>)
 80100c8:	7a5b      	ldrb	r3, [r3, #9]
 80100ca:	b2db      	uxtb	r3, r3
 80100cc:	4a17      	ldr	r2, [pc, #92]	; (801012c <FATFS_LinkDriverEx+0x94>)
 80100ce:	009b      	lsls	r3, r3, #2
 80100d0:	4413      	add	r3, r2
 80100d2:	68fa      	ldr	r2, [r7, #12]
 80100d4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80100d6:	4b15      	ldr	r3, [pc, #84]	; (801012c <FATFS_LinkDriverEx+0x94>)
 80100d8:	7a5b      	ldrb	r3, [r3, #9]
 80100da:	b2db      	uxtb	r3, r3
 80100dc:	461a      	mov	r2, r3
 80100de:	4b13      	ldr	r3, [pc, #76]	; (801012c <FATFS_LinkDriverEx+0x94>)
 80100e0:	4413      	add	r3, r2
 80100e2:	79fa      	ldrb	r2, [r7, #7]
 80100e4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80100e6:	4b11      	ldr	r3, [pc, #68]	; (801012c <FATFS_LinkDriverEx+0x94>)
 80100e8:	7a5b      	ldrb	r3, [r3, #9]
 80100ea:	b2db      	uxtb	r3, r3
 80100ec:	1c5a      	adds	r2, r3, #1
 80100ee:	b2d1      	uxtb	r1, r2
 80100f0:	4a0e      	ldr	r2, [pc, #56]	; (801012c <FATFS_LinkDriverEx+0x94>)
 80100f2:	7251      	strb	r1, [r2, #9]
 80100f4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80100f6:	7dbb      	ldrb	r3, [r7, #22]
 80100f8:	3330      	adds	r3, #48	; 0x30
 80100fa:	b2da      	uxtb	r2, r3
 80100fc:	68bb      	ldr	r3, [r7, #8]
 80100fe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010100:	68bb      	ldr	r3, [r7, #8]
 8010102:	3301      	adds	r3, #1
 8010104:	223a      	movs	r2, #58	; 0x3a
 8010106:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010108:	68bb      	ldr	r3, [r7, #8]
 801010a:	3302      	adds	r3, #2
 801010c:	222f      	movs	r2, #47	; 0x2f
 801010e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010110:	68bb      	ldr	r3, [r7, #8]
 8010112:	3303      	adds	r3, #3
 8010114:	2200      	movs	r2, #0
 8010116:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010118:	2300      	movs	r3, #0
 801011a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801011c:	7dfb      	ldrb	r3, [r7, #23]
}
 801011e:	4618      	mov	r0, r3
 8010120:	371c      	adds	r7, #28
 8010122:	46bd      	mov	sp, r7
 8010124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010128:	4770      	bx	lr
 801012a:	bf00      	nop
 801012c:	2000d758 	.word	0x2000d758

08010130 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010130:	b580      	push	{r7, lr}
 8010132:	b082      	sub	sp, #8
 8010134:	af00      	add	r7, sp, #0
 8010136:	6078      	str	r0, [r7, #4]
 8010138:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801013a:	2200      	movs	r2, #0
 801013c:	6839      	ldr	r1, [r7, #0]
 801013e:	6878      	ldr	r0, [r7, #4]
 8010140:	f7ff ffaa 	bl	8010098 <FATFS_LinkDriverEx>
 8010144:	4603      	mov	r3, r0
}
 8010146:	4618      	mov	r0, r3
 8010148:	3708      	adds	r7, #8
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}
	...

08010150 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8010150:	b480      	push	{r7}
 8010152:	b089      	sub	sp, #36	; 0x24
 8010154:	af00      	add	r7, sp, #0
 8010156:	4603      	mov	r3, r0
 8010158:	6039      	str	r1, [r7, #0]
 801015a:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 801015c:	88fb      	ldrh	r3, [r7, #6]
 801015e:	2b7f      	cmp	r3, #127	; 0x7f
 8010160:	d802      	bhi.n	8010168 <ff_convert+0x18>
		c = chr;
 8010162:	88fb      	ldrh	r3, [r7, #6]
 8010164:	837b      	strh	r3, [r7, #26]
 8010166:	e045      	b.n	80101f4 <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 8010168:	683b      	ldr	r3, [r7, #0]
 801016a:	2b00      	cmp	r3, #0
 801016c:	d005      	beq.n	801017a <ff_convert+0x2a>
			p = oem2uni;
 801016e:	4b25      	ldr	r3, [pc, #148]	; (8010204 <ff_convert+0xb4>)
 8010170:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 8010172:	f245 5320 	movw	r3, #21792	; 0x5520
 8010176:	60bb      	str	r3, [r7, #8]
 8010178:	e004      	b.n	8010184 <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 801017a:	4b23      	ldr	r3, [pc, #140]	; (8010208 <ff_convert+0xb8>)
 801017c:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 801017e:	f245 5320 	movw	r3, #21792	; 0x5520
 8010182:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 8010184:	2300      	movs	r3, #0
 8010186:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 8010188:	2310      	movs	r3, #16
 801018a:	613b      	str	r3, [r7, #16]
 801018c:	e021      	b.n	80101d2 <ff_convert+0x82>
			i = li + (hi - li) / 2;
 801018e:	68ba      	ldr	r2, [r7, #8]
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	1ad3      	subs	r3, r2, r3
 8010194:	0fda      	lsrs	r2, r3, #31
 8010196:	4413      	add	r3, r2
 8010198:	105b      	asrs	r3, r3, #1
 801019a:	461a      	mov	r2, r3
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	4413      	add	r3, r2
 80101a0:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 80101a2:	697b      	ldr	r3, [r7, #20]
 80101a4:	009b      	lsls	r3, r3, #2
 80101a6:	69fa      	ldr	r2, [r7, #28]
 80101a8:	4413      	add	r3, r2
 80101aa:	881b      	ldrh	r3, [r3, #0]
 80101ac:	88fa      	ldrh	r2, [r7, #6]
 80101ae:	429a      	cmp	r2, r3
 80101b0:	d013      	beq.n	80101da <ff_convert+0x8a>
			if (chr > p[i * 2])
 80101b2:	697b      	ldr	r3, [r7, #20]
 80101b4:	009b      	lsls	r3, r3, #2
 80101b6:	69fa      	ldr	r2, [r7, #28]
 80101b8:	4413      	add	r3, r2
 80101ba:	881b      	ldrh	r3, [r3, #0]
 80101bc:	88fa      	ldrh	r2, [r7, #6]
 80101be:	429a      	cmp	r2, r3
 80101c0:	d902      	bls.n	80101c8 <ff_convert+0x78>
				li = i;
 80101c2:	697b      	ldr	r3, [r7, #20]
 80101c4:	60fb      	str	r3, [r7, #12]
 80101c6:	e001      	b.n	80101cc <ff_convert+0x7c>
			else
				hi = i;
 80101c8:	697b      	ldr	r3, [r7, #20]
 80101ca:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 80101cc:	693b      	ldr	r3, [r7, #16]
 80101ce:	3b01      	subs	r3, #1
 80101d0:	613b      	str	r3, [r7, #16]
 80101d2:	693b      	ldr	r3, [r7, #16]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d1da      	bne.n	801018e <ff_convert+0x3e>
 80101d8:	e000      	b.n	80101dc <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 80101da:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 80101dc:	693b      	ldr	r3, [r7, #16]
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d006      	beq.n	80101f0 <ff_convert+0xa0>
 80101e2:	697b      	ldr	r3, [r7, #20]
 80101e4:	009b      	lsls	r3, r3, #2
 80101e6:	3302      	adds	r3, #2
 80101e8:	69fa      	ldr	r2, [r7, #28]
 80101ea:	4413      	add	r3, r2
 80101ec:	881b      	ldrh	r3, [r3, #0]
 80101ee:	e000      	b.n	80101f2 <ff_convert+0xa2>
 80101f0:	2300      	movs	r3, #0
 80101f2:	837b      	strh	r3, [r7, #26]
	}

	return c;
 80101f4:	8b7b      	ldrh	r3, [r7, #26]
}
 80101f6:	4618      	mov	r0, r3
 80101f8:	3724      	adds	r7, #36	; 0x24
 80101fa:	46bd      	mov	sp, r7
 80101fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010200:	4770      	bx	lr
 8010202:	bf00      	nop
 8010204:	0805d580 	.word	0x0805d580
 8010208:	080480fc 	.word	0x080480fc

0801020c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801020c:	b480      	push	{r7}
 801020e:	b087      	sub	sp, #28
 8010210:	af00      	add	r7, sp, #0
 8010212:	4603      	mov	r3, r0
 8010214:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8010216:	88fb      	ldrh	r3, [r7, #6]
 8010218:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801021c:	d201      	bcs.n	8010222 <ff_wtoupper+0x16>
 801021e:	4b3e      	ldr	r3, [pc, #248]	; (8010318 <ff_wtoupper+0x10c>)
 8010220:	e000      	b.n	8010224 <ff_wtoupper+0x18>
 8010222:	4b3e      	ldr	r3, [pc, #248]	; (801031c <ff_wtoupper+0x110>)
 8010224:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8010226:	697b      	ldr	r3, [r7, #20]
 8010228:	1c9a      	adds	r2, r3, #2
 801022a:	617a      	str	r2, [r7, #20]
 801022c:	881b      	ldrh	r3, [r3, #0]
 801022e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8010230:	8a7b      	ldrh	r3, [r7, #18]
 8010232:	2b00      	cmp	r3, #0
 8010234:	d068      	beq.n	8010308 <ff_wtoupper+0xfc>
 8010236:	88fa      	ldrh	r2, [r7, #6]
 8010238:	8a7b      	ldrh	r3, [r7, #18]
 801023a:	429a      	cmp	r2, r3
 801023c:	d364      	bcc.n	8010308 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801023e:	697b      	ldr	r3, [r7, #20]
 8010240:	1c9a      	adds	r2, r3, #2
 8010242:	617a      	str	r2, [r7, #20]
 8010244:	881b      	ldrh	r3, [r3, #0]
 8010246:	823b      	strh	r3, [r7, #16]
 8010248:	8a3b      	ldrh	r3, [r7, #16]
 801024a:	0a1b      	lsrs	r3, r3, #8
 801024c:	81fb      	strh	r3, [r7, #14]
 801024e:	8a3b      	ldrh	r3, [r7, #16]
 8010250:	b2db      	uxtb	r3, r3
 8010252:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8010254:	88fa      	ldrh	r2, [r7, #6]
 8010256:	8a79      	ldrh	r1, [r7, #18]
 8010258:	8a3b      	ldrh	r3, [r7, #16]
 801025a:	440b      	add	r3, r1
 801025c:	429a      	cmp	r2, r3
 801025e:	da49      	bge.n	80102f4 <ff_wtoupper+0xe8>
			switch (cmd) {
 8010260:	89fb      	ldrh	r3, [r7, #14]
 8010262:	2b08      	cmp	r3, #8
 8010264:	d84f      	bhi.n	8010306 <ff_wtoupper+0xfa>
 8010266:	a201      	add	r2, pc, #4	; (adr r2, 801026c <ff_wtoupper+0x60>)
 8010268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801026c:	08010291 	.word	0x08010291
 8010270:	080102a3 	.word	0x080102a3
 8010274:	080102b9 	.word	0x080102b9
 8010278:	080102c1 	.word	0x080102c1
 801027c:	080102c9 	.word	0x080102c9
 8010280:	080102d1 	.word	0x080102d1
 8010284:	080102d9 	.word	0x080102d9
 8010288:	080102e1 	.word	0x080102e1
 801028c:	080102e9 	.word	0x080102e9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8010290:	88fa      	ldrh	r2, [r7, #6]
 8010292:	8a7b      	ldrh	r3, [r7, #18]
 8010294:	1ad3      	subs	r3, r2, r3
 8010296:	005b      	lsls	r3, r3, #1
 8010298:	697a      	ldr	r2, [r7, #20]
 801029a:	4413      	add	r3, r2
 801029c:	881b      	ldrh	r3, [r3, #0]
 801029e:	80fb      	strh	r3, [r7, #6]
 80102a0:	e027      	b.n	80102f2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80102a2:	88fa      	ldrh	r2, [r7, #6]
 80102a4:	8a7b      	ldrh	r3, [r7, #18]
 80102a6:	1ad3      	subs	r3, r2, r3
 80102a8:	b29b      	uxth	r3, r3
 80102aa:	f003 0301 	and.w	r3, r3, #1
 80102ae:	b29b      	uxth	r3, r3
 80102b0:	88fa      	ldrh	r2, [r7, #6]
 80102b2:	1ad3      	subs	r3, r2, r3
 80102b4:	80fb      	strh	r3, [r7, #6]
 80102b6:	e01c      	b.n	80102f2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80102b8:	88fb      	ldrh	r3, [r7, #6]
 80102ba:	3b10      	subs	r3, #16
 80102bc:	80fb      	strh	r3, [r7, #6]
 80102be:	e018      	b.n	80102f2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80102c0:	88fb      	ldrh	r3, [r7, #6]
 80102c2:	3b20      	subs	r3, #32
 80102c4:	80fb      	strh	r3, [r7, #6]
 80102c6:	e014      	b.n	80102f2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80102c8:	88fb      	ldrh	r3, [r7, #6]
 80102ca:	3b30      	subs	r3, #48	; 0x30
 80102cc:	80fb      	strh	r3, [r7, #6]
 80102ce:	e010      	b.n	80102f2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80102d0:	88fb      	ldrh	r3, [r7, #6]
 80102d2:	3b1a      	subs	r3, #26
 80102d4:	80fb      	strh	r3, [r7, #6]
 80102d6:	e00c      	b.n	80102f2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80102d8:	88fb      	ldrh	r3, [r7, #6]
 80102da:	3308      	adds	r3, #8
 80102dc:	80fb      	strh	r3, [r7, #6]
 80102de:	e008      	b.n	80102f2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80102e0:	88fb      	ldrh	r3, [r7, #6]
 80102e2:	3b50      	subs	r3, #80	; 0x50
 80102e4:	80fb      	strh	r3, [r7, #6]
 80102e6:	e004      	b.n	80102f2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80102e8:	88fb      	ldrh	r3, [r7, #6]
 80102ea:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80102ee:	80fb      	strh	r3, [r7, #6]
 80102f0:	bf00      	nop
			}
			break;
 80102f2:	e008      	b.n	8010306 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80102f4:	89fb      	ldrh	r3, [r7, #14]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d195      	bne.n	8010226 <ff_wtoupper+0x1a>
 80102fa:	8a3b      	ldrh	r3, [r7, #16]
 80102fc:	005b      	lsls	r3, r3, #1
 80102fe:	697a      	ldr	r2, [r7, #20]
 8010300:	4413      	add	r3, r2
 8010302:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8010304:	e78f      	b.n	8010226 <ff_wtoupper+0x1a>
			break;
 8010306:	bf00      	nop
	}

	return chr;
 8010308:	88fb      	ldrh	r3, [r7, #6]
}
 801030a:	4618      	mov	r0, r3
 801030c:	371c      	adds	r7, #28
 801030e:	46bd      	mov	sp, r7
 8010310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010314:	4770      	bx	lr
 8010316:	bf00      	nop
 8010318:	08072a04 	.word	0x08072a04
 801031c:	08072bf8 	.word	0x08072bf8

08010320 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8010320:	b580      	push	{r7, lr}
 8010322:	b084      	sub	sp, #16
 8010324:	af00      	add	r7, sp, #0
 8010326:	4603      	mov	r3, r0
 8010328:	6039      	str	r1, [r7, #0]
 801032a:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 801032c:	2200      	movs	r2, #0
 801032e:	2101      	movs	r1, #1
 8010330:	2001      	movs	r0, #1
 8010332:	f000 fabd 	bl	80108b0 <osSemaphoreNew>
 8010336:	4602      	mov	r2, r0
 8010338:	683b      	ldr	r3, [r7, #0]
 801033a:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 801033c:	683b      	ldr	r3, [r7, #0]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	2b00      	cmp	r3, #0
 8010342:	bf14      	ite	ne
 8010344:	2301      	movne	r3, #1
 8010346:	2300      	moveq	r3, #0
 8010348:	b2db      	uxtb	r3, r3
 801034a:	60fb      	str	r3, [r7, #12]

    return ret;
 801034c:	68fb      	ldr	r3, [r7, #12]
}
 801034e:	4618      	mov	r0, r3
 8010350:	3710      	adds	r7, #16
 8010352:	46bd      	mov	sp, r7
 8010354:	bd80      	pop	{r7, pc}

08010356 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8010356:	b580      	push	{r7, lr}
 8010358:	b082      	sub	sp, #8
 801035a:	af00      	add	r7, sp, #0
 801035c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 801035e:	6878      	ldr	r0, [r7, #4]
 8010360:	f000 fbc6 	bl	8010af0 <osSemaphoreDelete>
#endif
    return 1;
 8010364:	2301      	movs	r3, #1
}
 8010366:	4618      	mov	r0, r3
 8010368:	3708      	adds	r7, #8
 801036a:	46bd      	mov	sp, r7
 801036c:	bd80      	pop	{r7, pc}

0801036e <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 801036e:	b580      	push	{r7, lr}
 8010370:	b084      	sub	sp, #16
 8010372:	af00      	add	r7, sp, #0
 8010374:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8010376:	2300      	movs	r3, #0
 8010378:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 801037a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801037e:	6878      	ldr	r0, [r7, #4]
 8010380:	f000 fb20 	bl	80109c4 <osSemaphoreAcquire>
 8010384:	4603      	mov	r3, r0
 8010386:	2b00      	cmp	r3, #0
 8010388:	d101      	bne.n	801038e <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 801038a:	2301      	movs	r3, #1
 801038c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 801038e:	68fb      	ldr	r3, [r7, #12]
}
 8010390:	4618      	mov	r0, r3
 8010392:	3710      	adds	r7, #16
 8010394:	46bd      	mov	sp, r7
 8010396:	bd80      	pop	{r7, pc}

08010398 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8010398:	b580      	push	{r7, lr}
 801039a:	b082      	sub	sp, #8
 801039c:	af00      	add	r7, sp, #0
 801039e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80103a0:	6878      	ldr	r0, [r7, #4]
 80103a2:	f000 fb61 	bl	8010a68 <osSemaphoreRelease>
#endif
}
 80103a6:	bf00      	nop
 80103a8:	3708      	adds	r7, #8
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}
	...

080103b0 <__NVIC_SetPriority>:
{
 80103b0:	b480      	push	{r7}
 80103b2:	b083      	sub	sp, #12
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	4603      	mov	r3, r0
 80103b8:	6039      	str	r1, [r7, #0]
 80103ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80103bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	db0a      	blt.n	80103da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80103c4:	683b      	ldr	r3, [r7, #0]
 80103c6:	b2da      	uxtb	r2, r3
 80103c8:	490c      	ldr	r1, [pc, #48]	; (80103fc <__NVIC_SetPriority+0x4c>)
 80103ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80103ce:	0112      	lsls	r2, r2, #4
 80103d0:	b2d2      	uxtb	r2, r2
 80103d2:	440b      	add	r3, r1
 80103d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80103d8:	e00a      	b.n	80103f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80103da:	683b      	ldr	r3, [r7, #0]
 80103dc:	b2da      	uxtb	r2, r3
 80103de:	4908      	ldr	r1, [pc, #32]	; (8010400 <__NVIC_SetPriority+0x50>)
 80103e0:	79fb      	ldrb	r3, [r7, #7]
 80103e2:	f003 030f 	and.w	r3, r3, #15
 80103e6:	3b04      	subs	r3, #4
 80103e8:	0112      	lsls	r2, r2, #4
 80103ea:	b2d2      	uxtb	r2, r2
 80103ec:	440b      	add	r3, r1
 80103ee:	761a      	strb	r2, [r3, #24]
}
 80103f0:	bf00      	nop
 80103f2:	370c      	adds	r7, #12
 80103f4:	46bd      	mov	sp, r7
 80103f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103fa:	4770      	bx	lr
 80103fc:	e000e100 	.word	0xe000e100
 8010400:	e000ed00 	.word	0xe000ed00

08010404 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010404:	b580      	push	{r7, lr}
 8010406:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010408:	4b05      	ldr	r3, [pc, #20]	; (8010420 <SysTick_Handler+0x1c>)
 801040a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 801040c:	f002 ff0c 	bl	8013228 <xTaskGetSchedulerState>
 8010410:	4603      	mov	r3, r0
 8010412:	2b01      	cmp	r3, #1
 8010414:	d001      	beq.n	801041a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8010416:	f003 ff2f 	bl	8014278 <xPortSysTickHandler>
  }
}
 801041a:	bf00      	nop
 801041c:	bd80      	pop	{r7, pc}
 801041e:	bf00      	nop
 8010420:	e000e010 	.word	0xe000e010

08010424 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010424:	b580      	push	{r7, lr}
 8010426:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8010428:	2100      	movs	r1, #0
 801042a:	f06f 0004 	mvn.w	r0, #4
 801042e:	f7ff ffbf 	bl	80103b0 <__NVIC_SetPriority>
#endif
}
 8010432:	bf00      	nop
 8010434:	bd80      	pop	{r7, pc}
	...

08010438 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010438:	b480      	push	{r7}
 801043a:	b083      	sub	sp, #12
 801043c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801043e:	f3ef 8305 	mrs	r3, IPSR
 8010442:	603b      	str	r3, [r7, #0]
  return(result);
 8010444:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010446:	2b00      	cmp	r3, #0
 8010448:	d003      	beq.n	8010452 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801044a:	f06f 0305 	mvn.w	r3, #5
 801044e:	607b      	str	r3, [r7, #4]
 8010450:	e00c      	b.n	801046c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010452:	4b0a      	ldr	r3, [pc, #40]	; (801047c <osKernelInitialize+0x44>)
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	2b00      	cmp	r3, #0
 8010458:	d105      	bne.n	8010466 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801045a:	4b08      	ldr	r3, [pc, #32]	; (801047c <osKernelInitialize+0x44>)
 801045c:	2201      	movs	r2, #1
 801045e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010460:	2300      	movs	r3, #0
 8010462:	607b      	str	r3, [r7, #4]
 8010464:	e002      	b.n	801046c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010466:	f04f 33ff 	mov.w	r3, #4294967295
 801046a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801046c:	687b      	ldr	r3, [r7, #4]
}
 801046e:	4618      	mov	r0, r3
 8010470:	370c      	adds	r7, #12
 8010472:	46bd      	mov	sp, r7
 8010474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010478:	4770      	bx	lr
 801047a:	bf00      	nop
 801047c:	2000d764 	.word	0x2000d764

08010480 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8010480:	b580      	push	{r7, lr}
 8010482:	b082      	sub	sp, #8
 8010484:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8010486:	f002 fecf 	bl	8013228 <xTaskGetSchedulerState>
 801048a:	4603      	mov	r3, r0
 801048c:	2b00      	cmp	r3, #0
 801048e:	d004      	beq.n	801049a <osKernelGetState+0x1a>
 8010490:	2b02      	cmp	r3, #2
 8010492:	d105      	bne.n	80104a0 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8010494:	2302      	movs	r3, #2
 8010496:	607b      	str	r3, [r7, #4]
      break;
 8010498:	e00c      	b.n	80104b4 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 801049a:	2303      	movs	r3, #3
 801049c:	607b      	str	r3, [r7, #4]
      break;
 801049e:	e009      	b.n	80104b4 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 80104a0:	4b07      	ldr	r3, [pc, #28]	; (80104c0 <osKernelGetState+0x40>)
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	2b01      	cmp	r3, #1
 80104a6:	d102      	bne.n	80104ae <osKernelGetState+0x2e>
        state = osKernelReady;
 80104a8:	2301      	movs	r3, #1
 80104aa:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 80104ac:	e001      	b.n	80104b2 <osKernelGetState+0x32>
        state = osKernelInactive;
 80104ae:	2300      	movs	r3, #0
 80104b0:	607b      	str	r3, [r7, #4]
      break;
 80104b2:	bf00      	nop
  }

  return (state);
 80104b4:	687b      	ldr	r3, [r7, #4]
}
 80104b6:	4618      	mov	r0, r3
 80104b8:	3708      	adds	r7, #8
 80104ba:	46bd      	mov	sp, r7
 80104bc:	bd80      	pop	{r7, pc}
 80104be:	bf00      	nop
 80104c0:	2000d764 	.word	0x2000d764

080104c4 <osKernelStart>:

osStatus_t osKernelStart (void) {
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b082      	sub	sp, #8
 80104c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80104ca:	f3ef 8305 	mrs	r3, IPSR
 80104ce:	603b      	str	r3, [r7, #0]
  return(result);
 80104d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d003      	beq.n	80104de <osKernelStart+0x1a>
    stat = osErrorISR;
 80104d6:	f06f 0305 	mvn.w	r3, #5
 80104da:	607b      	str	r3, [r7, #4]
 80104dc:	e010      	b.n	8010500 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80104de:	4b0b      	ldr	r3, [pc, #44]	; (801050c <osKernelStart+0x48>)
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	2b01      	cmp	r3, #1
 80104e4:	d109      	bne.n	80104fa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80104e6:	f7ff ff9d 	bl	8010424 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80104ea:	4b08      	ldr	r3, [pc, #32]	; (801050c <osKernelStart+0x48>)
 80104ec:	2202      	movs	r2, #2
 80104ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80104f0:	f002 f8b0 	bl	8012654 <vTaskStartScheduler>
      stat = osOK;
 80104f4:	2300      	movs	r3, #0
 80104f6:	607b      	str	r3, [r7, #4]
 80104f8:	e002      	b.n	8010500 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80104fa:	f04f 33ff 	mov.w	r3, #4294967295
 80104fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010500:	687b      	ldr	r3, [r7, #4]
}
 8010502:	4618      	mov	r0, r3
 8010504:	3708      	adds	r7, #8
 8010506:	46bd      	mov	sp, r7
 8010508:	bd80      	pop	{r7, pc}
 801050a:	bf00      	nop
 801050c:	2000d764 	.word	0x2000d764

08010510 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8010510:	b580      	push	{r7, lr}
 8010512:	b082      	sub	sp, #8
 8010514:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010516:	f3ef 8305 	mrs	r3, IPSR
 801051a:	603b      	str	r3, [r7, #0]
  return(result);
 801051c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 801051e:	2b00      	cmp	r3, #0
 8010520:	d003      	beq.n	801052a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8010522:	f002 f9bb 	bl	801289c <xTaskGetTickCountFromISR>
 8010526:	6078      	str	r0, [r7, #4]
 8010528:	e002      	b.n	8010530 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 801052a:	f002 f9a7 	bl	801287c <xTaskGetTickCount>
 801052e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8010530:	687b      	ldr	r3, [r7, #4]
}
 8010532:	4618      	mov	r0, r3
 8010534:	3708      	adds	r7, #8
 8010536:	46bd      	mov	sp, r7
 8010538:	bd80      	pop	{r7, pc}

0801053a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 801053a:	b580      	push	{r7, lr}
 801053c:	b08e      	sub	sp, #56	; 0x38
 801053e:	af04      	add	r7, sp, #16
 8010540:	60f8      	str	r0, [r7, #12]
 8010542:	60b9      	str	r1, [r7, #8]
 8010544:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010546:	2300      	movs	r3, #0
 8010548:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801054a:	f3ef 8305 	mrs	r3, IPSR
 801054e:	617b      	str	r3, [r7, #20]
  return(result);
 8010550:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010552:	2b00      	cmp	r3, #0
 8010554:	d17e      	bne.n	8010654 <osThreadNew+0x11a>
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	2b00      	cmp	r3, #0
 801055a:	d07b      	beq.n	8010654 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801055c:	2380      	movs	r3, #128	; 0x80
 801055e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010560:	2318      	movs	r3, #24
 8010562:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010564:	2300      	movs	r3, #0
 8010566:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8010568:	f04f 33ff 	mov.w	r3, #4294967295
 801056c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	2b00      	cmp	r3, #0
 8010572:	d045      	beq.n	8010600 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d002      	beq.n	8010582 <osThreadNew+0x48>
        name = attr->name;
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	699b      	ldr	r3, [r3, #24]
 8010586:	2b00      	cmp	r3, #0
 8010588:	d002      	beq.n	8010590 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	699b      	ldr	r3, [r3, #24]
 801058e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010590:	69fb      	ldr	r3, [r7, #28]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d008      	beq.n	80105a8 <osThreadNew+0x6e>
 8010596:	69fb      	ldr	r3, [r7, #28]
 8010598:	2b38      	cmp	r3, #56	; 0x38
 801059a:	d805      	bhi.n	80105a8 <osThreadNew+0x6e>
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	685b      	ldr	r3, [r3, #4]
 80105a0:	f003 0301 	and.w	r3, r3, #1
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d001      	beq.n	80105ac <osThreadNew+0x72>
        return (NULL);
 80105a8:	2300      	movs	r3, #0
 80105aa:	e054      	b.n	8010656 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	695b      	ldr	r3, [r3, #20]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d003      	beq.n	80105bc <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	695b      	ldr	r3, [r3, #20]
 80105b8:	089b      	lsrs	r3, r3, #2
 80105ba:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	689b      	ldr	r3, [r3, #8]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d00e      	beq.n	80105e2 <osThreadNew+0xa8>
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	68db      	ldr	r3, [r3, #12]
 80105c8:	2b5f      	cmp	r3, #95	; 0x5f
 80105ca:	d90a      	bls.n	80105e2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d006      	beq.n	80105e2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	695b      	ldr	r3, [r3, #20]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d002      	beq.n	80105e2 <osThreadNew+0xa8>
        mem = 1;
 80105dc:	2301      	movs	r3, #1
 80105de:	61bb      	str	r3, [r7, #24]
 80105e0:	e010      	b.n	8010604 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	689b      	ldr	r3, [r3, #8]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d10c      	bne.n	8010604 <osThreadNew+0xca>
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	68db      	ldr	r3, [r3, #12]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d108      	bne.n	8010604 <osThreadNew+0xca>
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	691b      	ldr	r3, [r3, #16]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d104      	bne.n	8010604 <osThreadNew+0xca>
          mem = 0;
 80105fa:	2300      	movs	r3, #0
 80105fc:	61bb      	str	r3, [r7, #24]
 80105fe:	e001      	b.n	8010604 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8010600:	2300      	movs	r3, #0
 8010602:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010604:	69bb      	ldr	r3, [r7, #24]
 8010606:	2b01      	cmp	r3, #1
 8010608:	d110      	bne.n	801062c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 801060e:	687a      	ldr	r2, [r7, #4]
 8010610:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010612:	9202      	str	r2, [sp, #8]
 8010614:	9301      	str	r3, [sp, #4]
 8010616:	69fb      	ldr	r3, [r7, #28]
 8010618:	9300      	str	r3, [sp, #0]
 801061a:	68bb      	ldr	r3, [r7, #8]
 801061c:	6a3a      	ldr	r2, [r7, #32]
 801061e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010620:	68f8      	ldr	r0, [r7, #12]
 8010622:	f001 fd67 	bl	80120f4 <xTaskCreateStatic>
 8010626:	4603      	mov	r3, r0
 8010628:	613b      	str	r3, [r7, #16]
 801062a:	e013      	b.n	8010654 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 801062c:	69bb      	ldr	r3, [r7, #24]
 801062e:	2b00      	cmp	r3, #0
 8010630:	d110      	bne.n	8010654 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010632:	6a3b      	ldr	r3, [r7, #32]
 8010634:	b29a      	uxth	r2, r3
 8010636:	f107 0310 	add.w	r3, r7, #16
 801063a:	9301      	str	r3, [sp, #4]
 801063c:	69fb      	ldr	r3, [r7, #28]
 801063e:	9300      	str	r3, [sp, #0]
 8010640:	68bb      	ldr	r3, [r7, #8]
 8010642:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010644:	68f8      	ldr	r0, [r7, #12]
 8010646:	f001 fdb2 	bl	80121ae <xTaskCreate>
 801064a:	4603      	mov	r3, r0
 801064c:	2b01      	cmp	r3, #1
 801064e:	d001      	beq.n	8010654 <osThreadNew+0x11a>
            hTask = NULL;
 8010650:	2300      	movs	r3, #0
 8010652:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010654:	693b      	ldr	r3, [r7, #16]
}
 8010656:	4618      	mov	r0, r3
 8010658:	3728      	adds	r7, #40	; 0x28
 801065a:	46bd      	mov	sp, r7
 801065c:	bd80      	pop	{r7, pc}

0801065e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 801065e:	b580      	push	{r7, lr}
 8010660:	b084      	sub	sp, #16
 8010662:	af00      	add	r7, sp, #0
 8010664:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010666:	f3ef 8305 	mrs	r3, IPSR
 801066a:	60bb      	str	r3, [r7, #8]
  return(result);
 801066c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 801066e:	2b00      	cmp	r3, #0
 8010670:	d003      	beq.n	801067a <osDelay+0x1c>
    stat = osErrorISR;
 8010672:	f06f 0305 	mvn.w	r3, #5
 8010676:	60fb      	str	r3, [r7, #12]
 8010678:	e007      	b.n	801068a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 801067a:	2300      	movs	r3, #0
 801067c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	2b00      	cmp	r3, #0
 8010682:	d002      	beq.n	801068a <osDelay+0x2c>
      vTaskDelay(ticks);
 8010684:	6878      	ldr	r0, [r7, #4]
 8010686:	f001 ff4b 	bl	8012520 <vTaskDelay>
    }
  }

  return (stat);
 801068a:	68fb      	ldr	r3, [r7, #12]
}
 801068c:	4618      	mov	r0, r3
 801068e:	3710      	adds	r7, #16
 8010690:	46bd      	mov	sp, r7
 8010692:	bd80      	pop	{r7, pc}

08010694 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8010694:	b580      	push	{r7, lr}
 8010696:	b088      	sub	sp, #32
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 801069c:	2300      	movs	r3, #0
 801069e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80106a0:	f3ef 8305 	mrs	r3, IPSR
 80106a4:	60bb      	str	r3, [r7, #8]
  return(result);
 80106a6:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	d174      	bne.n	8010796 <osMutexNew+0x102>
    if (attr != NULL) {
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d003      	beq.n	80106ba <osMutexNew+0x26>
      type = attr->attr_bits;
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	685b      	ldr	r3, [r3, #4]
 80106b6:	61bb      	str	r3, [r7, #24]
 80106b8:	e001      	b.n	80106be <osMutexNew+0x2a>
    } else {
      type = 0U;
 80106ba:	2300      	movs	r3, #0
 80106bc:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80106be:	69bb      	ldr	r3, [r7, #24]
 80106c0:	f003 0301 	and.w	r3, r3, #1
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d002      	beq.n	80106ce <osMutexNew+0x3a>
      rmtx = 1U;
 80106c8:	2301      	movs	r3, #1
 80106ca:	617b      	str	r3, [r7, #20]
 80106cc:	e001      	b.n	80106d2 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80106ce:	2300      	movs	r3, #0
 80106d0:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80106d2:	69bb      	ldr	r3, [r7, #24]
 80106d4:	f003 0308 	and.w	r3, r3, #8
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d15c      	bne.n	8010796 <osMutexNew+0x102>
      mem = -1;
 80106dc:	f04f 33ff 	mov.w	r3, #4294967295
 80106e0:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d015      	beq.n	8010714 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	689b      	ldr	r3, [r3, #8]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d006      	beq.n	80106fe <osMutexNew+0x6a>
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	68db      	ldr	r3, [r3, #12]
 80106f4:	2b4f      	cmp	r3, #79	; 0x4f
 80106f6:	d902      	bls.n	80106fe <osMutexNew+0x6a>
          mem = 1;
 80106f8:	2301      	movs	r3, #1
 80106fa:	613b      	str	r3, [r7, #16]
 80106fc:	e00c      	b.n	8010718 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	689b      	ldr	r3, [r3, #8]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d108      	bne.n	8010718 <osMutexNew+0x84>
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	68db      	ldr	r3, [r3, #12]
 801070a:	2b00      	cmp	r3, #0
 801070c:	d104      	bne.n	8010718 <osMutexNew+0x84>
            mem = 0;
 801070e:	2300      	movs	r3, #0
 8010710:	613b      	str	r3, [r7, #16]
 8010712:	e001      	b.n	8010718 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8010714:	2300      	movs	r3, #0
 8010716:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8010718:	693b      	ldr	r3, [r7, #16]
 801071a:	2b01      	cmp	r3, #1
 801071c:	d112      	bne.n	8010744 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 801071e:	697b      	ldr	r3, [r7, #20]
 8010720:	2b00      	cmp	r3, #0
 8010722:	d007      	beq.n	8010734 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	689b      	ldr	r3, [r3, #8]
 8010728:	4619      	mov	r1, r3
 801072a:	2004      	movs	r0, #4
 801072c:	f000 fd8d 	bl	801124a <xQueueCreateMutexStatic>
 8010730:	61f8      	str	r0, [r7, #28]
 8010732:	e016      	b.n	8010762 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	689b      	ldr	r3, [r3, #8]
 8010738:	4619      	mov	r1, r3
 801073a:	2001      	movs	r0, #1
 801073c:	f000 fd85 	bl	801124a <xQueueCreateMutexStatic>
 8010740:	61f8      	str	r0, [r7, #28]
 8010742:	e00e      	b.n	8010762 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8010744:	693b      	ldr	r3, [r7, #16]
 8010746:	2b00      	cmp	r3, #0
 8010748:	d10b      	bne.n	8010762 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 801074a:	697b      	ldr	r3, [r7, #20]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d004      	beq.n	801075a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8010750:	2004      	movs	r0, #4
 8010752:	f000 fd62 	bl	801121a <xQueueCreateMutex>
 8010756:	61f8      	str	r0, [r7, #28]
 8010758:	e003      	b.n	8010762 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 801075a:	2001      	movs	r0, #1
 801075c:	f000 fd5d 	bl	801121a <xQueueCreateMutex>
 8010760:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8010762:	69fb      	ldr	r3, [r7, #28]
 8010764:	2b00      	cmp	r3, #0
 8010766:	d00c      	beq.n	8010782 <osMutexNew+0xee>
        if (attr != NULL) {
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	2b00      	cmp	r3, #0
 801076c:	d003      	beq.n	8010776 <osMutexNew+0xe2>
          name = attr->name;
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	60fb      	str	r3, [r7, #12]
 8010774:	e001      	b.n	801077a <osMutexNew+0xe6>
        } else {
          name = NULL;
 8010776:	2300      	movs	r3, #0
 8010778:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 801077a:	68f9      	ldr	r1, [r7, #12]
 801077c:	69f8      	ldr	r0, [r7, #28]
 801077e:	f001 fc31 	bl	8011fe4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8010782:	69fb      	ldr	r3, [r7, #28]
 8010784:	2b00      	cmp	r3, #0
 8010786:	d006      	beq.n	8010796 <osMutexNew+0x102>
 8010788:	697b      	ldr	r3, [r7, #20]
 801078a:	2b00      	cmp	r3, #0
 801078c:	d003      	beq.n	8010796 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 801078e:	69fb      	ldr	r3, [r7, #28]
 8010790:	f043 0301 	orr.w	r3, r3, #1
 8010794:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8010796:	69fb      	ldr	r3, [r7, #28]
}
 8010798:	4618      	mov	r0, r3
 801079a:	3720      	adds	r7, #32
 801079c:	46bd      	mov	sp, r7
 801079e:	bd80      	pop	{r7, pc}

080107a0 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80107a0:	b580      	push	{r7, lr}
 80107a2:	b086      	sub	sp, #24
 80107a4:	af00      	add	r7, sp, #0
 80107a6:	6078      	str	r0, [r7, #4]
 80107a8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	f023 0301 	bic.w	r3, r3, #1
 80107b0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	f003 0301 	and.w	r3, r3, #1
 80107b8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80107ba:	2300      	movs	r3, #0
 80107bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80107be:	f3ef 8305 	mrs	r3, IPSR
 80107c2:	60bb      	str	r3, [r7, #8]
  return(result);
 80107c4:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d003      	beq.n	80107d2 <osMutexAcquire+0x32>
    stat = osErrorISR;
 80107ca:	f06f 0305 	mvn.w	r3, #5
 80107ce:	617b      	str	r3, [r7, #20]
 80107d0:	e02c      	b.n	801082c <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80107d2:	693b      	ldr	r3, [r7, #16]
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d103      	bne.n	80107e0 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80107d8:	f06f 0303 	mvn.w	r3, #3
 80107dc:	617b      	str	r3, [r7, #20]
 80107de:	e025      	b.n	801082c <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d011      	beq.n	801080a <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80107e6:	6839      	ldr	r1, [r7, #0]
 80107e8:	6938      	ldr	r0, [r7, #16]
 80107ea:	f000 fd7d 	bl	80112e8 <xQueueTakeMutexRecursive>
 80107ee:	4603      	mov	r3, r0
 80107f0:	2b01      	cmp	r3, #1
 80107f2:	d01b      	beq.n	801082c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80107f4:	683b      	ldr	r3, [r7, #0]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d003      	beq.n	8010802 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80107fa:	f06f 0301 	mvn.w	r3, #1
 80107fe:	617b      	str	r3, [r7, #20]
 8010800:	e014      	b.n	801082c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8010802:	f06f 0302 	mvn.w	r3, #2
 8010806:	617b      	str	r3, [r7, #20]
 8010808:	e010      	b.n	801082c <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 801080a:	6839      	ldr	r1, [r7, #0]
 801080c:	6938      	ldr	r0, [r7, #16]
 801080e:	f001 f911 	bl	8011a34 <xQueueSemaphoreTake>
 8010812:	4603      	mov	r3, r0
 8010814:	2b01      	cmp	r3, #1
 8010816:	d009      	beq.n	801082c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8010818:	683b      	ldr	r3, [r7, #0]
 801081a:	2b00      	cmp	r3, #0
 801081c:	d003      	beq.n	8010826 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 801081e:	f06f 0301 	mvn.w	r3, #1
 8010822:	617b      	str	r3, [r7, #20]
 8010824:	e002      	b.n	801082c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8010826:	f06f 0302 	mvn.w	r3, #2
 801082a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 801082c:	697b      	ldr	r3, [r7, #20]
}
 801082e:	4618      	mov	r0, r3
 8010830:	3718      	adds	r7, #24
 8010832:	46bd      	mov	sp, r7
 8010834:	bd80      	pop	{r7, pc}

08010836 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8010836:	b580      	push	{r7, lr}
 8010838:	b086      	sub	sp, #24
 801083a:	af00      	add	r7, sp, #0
 801083c:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	f023 0301 	bic.w	r3, r3, #1
 8010844:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	f003 0301 	and.w	r3, r3, #1
 801084c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 801084e:	2300      	movs	r3, #0
 8010850:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010852:	f3ef 8305 	mrs	r3, IPSR
 8010856:	60bb      	str	r3, [r7, #8]
  return(result);
 8010858:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 801085a:	2b00      	cmp	r3, #0
 801085c:	d003      	beq.n	8010866 <osMutexRelease+0x30>
    stat = osErrorISR;
 801085e:	f06f 0305 	mvn.w	r3, #5
 8010862:	617b      	str	r3, [r7, #20]
 8010864:	e01f      	b.n	80108a6 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8010866:	693b      	ldr	r3, [r7, #16]
 8010868:	2b00      	cmp	r3, #0
 801086a:	d103      	bne.n	8010874 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 801086c:	f06f 0303 	mvn.w	r3, #3
 8010870:	617b      	str	r3, [r7, #20]
 8010872:	e018      	b.n	80108a6 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	2b00      	cmp	r3, #0
 8010878:	d009      	beq.n	801088e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 801087a:	6938      	ldr	r0, [r7, #16]
 801087c:	f000 fd00 	bl	8011280 <xQueueGiveMutexRecursive>
 8010880:	4603      	mov	r3, r0
 8010882:	2b01      	cmp	r3, #1
 8010884:	d00f      	beq.n	80108a6 <osMutexRelease+0x70>
        stat = osErrorResource;
 8010886:	f06f 0302 	mvn.w	r3, #2
 801088a:	617b      	str	r3, [r7, #20]
 801088c:	e00b      	b.n	80108a6 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 801088e:	2300      	movs	r3, #0
 8010890:	2200      	movs	r2, #0
 8010892:	2100      	movs	r1, #0
 8010894:	6938      	ldr	r0, [r7, #16]
 8010896:	f000 fdc7 	bl	8011428 <xQueueGenericSend>
 801089a:	4603      	mov	r3, r0
 801089c:	2b01      	cmp	r3, #1
 801089e:	d002      	beq.n	80108a6 <osMutexRelease+0x70>
        stat = osErrorResource;
 80108a0:	f06f 0302 	mvn.w	r3, #2
 80108a4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80108a6:	697b      	ldr	r3, [r7, #20]
}
 80108a8:	4618      	mov	r0, r3
 80108aa:	3718      	adds	r7, #24
 80108ac:	46bd      	mov	sp, r7
 80108ae:	bd80      	pop	{r7, pc}

080108b0 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b08a      	sub	sp, #40	; 0x28
 80108b4:	af02      	add	r7, sp, #8
 80108b6:	60f8      	str	r0, [r7, #12]
 80108b8:	60b9      	str	r1, [r7, #8]
 80108ba:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80108bc:	2300      	movs	r3, #0
 80108be:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80108c0:	f3ef 8305 	mrs	r3, IPSR
 80108c4:	613b      	str	r3, [r7, #16]
  return(result);
 80108c6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d175      	bne.n	80109b8 <osSemaphoreNew+0x108>
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d072      	beq.n	80109b8 <osSemaphoreNew+0x108>
 80108d2:	68ba      	ldr	r2, [r7, #8]
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	429a      	cmp	r2, r3
 80108d8:	d86e      	bhi.n	80109b8 <osSemaphoreNew+0x108>
    mem = -1;
 80108da:	f04f 33ff 	mov.w	r3, #4294967295
 80108de:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d015      	beq.n	8010912 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	689b      	ldr	r3, [r3, #8]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d006      	beq.n	80108fc <osSemaphoreNew+0x4c>
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	68db      	ldr	r3, [r3, #12]
 80108f2:	2b4f      	cmp	r3, #79	; 0x4f
 80108f4:	d902      	bls.n	80108fc <osSemaphoreNew+0x4c>
        mem = 1;
 80108f6:	2301      	movs	r3, #1
 80108f8:	61bb      	str	r3, [r7, #24]
 80108fa:	e00c      	b.n	8010916 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	689b      	ldr	r3, [r3, #8]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d108      	bne.n	8010916 <osSemaphoreNew+0x66>
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	68db      	ldr	r3, [r3, #12]
 8010908:	2b00      	cmp	r3, #0
 801090a:	d104      	bne.n	8010916 <osSemaphoreNew+0x66>
          mem = 0;
 801090c:	2300      	movs	r3, #0
 801090e:	61bb      	str	r3, [r7, #24]
 8010910:	e001      	b.n	8010916 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8010912:	2300      	movs	r3, #0
 8010914:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8010916:	69bb      	ldr	r3, [r7, #24]
 8010918:	f1b3 3fff 	cmp.w	r3, #4294967295
 801091c:	d04c      	beq.n	80109b8 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	2b01      	cmp	r3, #1
 8010922:	d128      	bne.n	8010976 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8010924:	69bb      	ldr	r3, [r7, #24]
 8010926:	2b01      	cmp	r3, #1
 8010928:	d10a      	bne.n	8010940 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	689b      	ldr	r3, [r3, #8]
 801092e:	2203      	movs	r2, #3
 8010930:	9200      	str	r2, [sp, #0]
 8010932:	2200      	movs	r2, #0
 8010934:	2100      	movs	r1, #0
 8010936:	2001      	movs	r0, #1
 8010938:	f000 fb80 	bl	801103c <xQueueGenericCreateStatic>
 801093c:	61f8      	str	r0, [r7, #28]
 801093e:	e005      	b.n	801094c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8010940:	2203      	movs	r2, #3
 8010942:	2100      	movs	r1, #0
 8010944:	2001      	movs	r0, #1
 8010946:	f000 fbf1 	bl	801112c <xQueueGenericCreate>
 801094a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 801094c:	69fb      	ldr	r3, [r7, #28]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d022      	beq.n	8010998 <osSemaphoreNew+0xe8>
 8010952:	68bb      	ldr	r3, [r7, #8]
 8010954:	2b00      	cmp	r3, #0
 8010956:	d01f      	beq.n	8010998 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8010958:	2300      	movs	r3, #0
 801095a:	2200      	movs	r2, #0
 801095c:	2100      	movs	r1, #0
 801095e:	69f8      	ldr	r0, [r7, #28]
 8010960:	f000 fd62 	bl	8011428 <xQueueGenericSend>
 8010964:	4603      	mov	r3, r0
 8010966:	2b01      	cmp	r3, #1
 8010968:	d016      	beq.n	8010998 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 801096a:	69f8      	ldr	r0, [r7, #28]
 801096c:	f001 f9ee 	bl	8011d4c <vQueueDelete>
            hSemaphore = NULL;
 8010970:	2300      	movs	r3, #0
 8010972:	61fb      	str	r3, [r7, #28]
 8010974:	e010      	b.n	8010998 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8010976:	69bb      	ldr	r3, [r7, #24]
 8010978:	2b01      	cmp	r3, #1
 801097a:	d108      	bne.n	801098e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	689b      	ldr	r3, [r3, #8]
 8010980:	461a      	mov	r2, r3
 8010982:	68b9      	ldr	r1, [r7, #8]
 8010984:	68f8      	ldr	r0, [r7, #12]
 8010986:	f000 fce5 	bl	8011354 <xQueueCreateCountingSemaphoreStatic>
 801098a:	61f8      	str	r0, [r7, #28]
 801098c:	e004      	b.n	8010998 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 801098e:	68b9      	ldr	r1, [r7, #8]
 8010990:	68f8      	ldr	r0, [r7, #12]
 8010992:	f000 fd16 	bl	80113c2 <xQueueCreateCountingSemaphore>
 8010996:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8010998:	69fb      	ldr	r3, [r7, #28]
 801099a:	2b00      	cmp	r3, #0
 801099c:	d00c      	beq.n	80109b8 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d003      	beq.n	80109ac <osSemaphoreNew+0xfc>
          name = attr->name;
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	617b      	str	r3, [r7, #20]
 80109aa:	e001      	b.n	80109b0 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80109ac:	2300      	movs	r3, #0
 80109ae:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80109b0:	6979      	ldr	r1, [r7, #20]
 80109b2:	69f8      	ldr	r0, [r7, #28]
 80109b4:	f001 fb16 	bl	8011fe4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80109b8:	69fb      	ldr	r3, [r7, #28]
}
 80109ba:	4618      	mov	r0, r3
 80109bc:	3720      	adds	r7, #32
 80109be:	46bd      	mov	sp, r7
 80109c0:	bd80      	pop	{r7, pc}
	...

080109c4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80109c4:	b580      	push	{r7, lr}
 80109c6:	b086      	sub	sp, #24
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]
 80109cc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80109d2:	2300      	movs	r3, #0
 80109d4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80109d6:	693b      	ldr	r3, [r7, #16]
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d103      	bne.n	80109e4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80109dc:	f06f 0303 	mvn.w	r3, #3
 80109e0:	617b      	str	r3, [r7, #20]
 80109e2:	e039      	b.n	8010a58 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80109e4:	f3ef 8305 	mrs	r3, IPSR
 80109e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80109ea:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d022      	beq.n	8010a36 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80109f0:	683b      	ldr	r3, [r7, #0]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d003      	beq.n	80109fe <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80109f6:	f06f 0303 	mvn.w	r3, #3
 80109fa:	617b      	str	r3, [r7, #20]
 80109fc:	e02c      	b.n	8010a58 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80109fe:	2300      	movs	r3, #0
 8010a00:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8010a02:	f107 0308 	add.w	r3, r7, #8
 8010a06:	461a      	mov	r2, r3
 8010a08:	2100      	movs	r1, #0
 8010a0a:	6938      	ldr	r0, [r7, #16]
 8010a0c:	f001 f91e 	bl	8011c4c <xQueueReceiveFromISR>
 8010a10:	4603      	mov	r3, r0
 8010a12:	2b01      	cmp	r3, #1
 8010a14:	d003      	beq.n	8010a1e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8010a16:	f06f 0302 	mvn.w	r3, #2
 8010a1a:	617b      	str	r3, [r7, #20]
 8010a1c:	e01c      	b.n	8010a58 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8010a1e:	68bb      	ldr	r3, [r7, #8]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d019      	beq.n	8010a58 <osSemaphoreAcquire+0x94>
 8010a24:	4b0f      	ldr	r3, [pc, #60]	; (8010a64 <osSemaphoreAcquire+0xa0>)
 8010a26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a2a:	601a      	str	r2, [r3, #0]
 8010a2c:	f3bf 8f4f 	dsb	sy
 8010a30:	f3bf 8f6f 	isb	sy
 8010a34:	e010      	b.n	8010a58 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8010a36:	6839      	ldr	r1, [r7, #0]
 8010a38:	6938      	ldr	r0, [r7, #16]
 8010a3a:	f000 fffb 	bl	8011a34 <xQueueSemaphoreTake>
 8010a3e:	4603      	mov	r3, r0
 8010a40:	2b01      	cmp	r3, #1
 8010a42:	d009      	beq.n	8010a58 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8010a44:	683b      	ldr	r3, [r7, #0]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d003      	beq.n	8010a52 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8010a4a:	f06f 0301 	mvn.w	r3, #1
 8010a4e:	617b      	str	r3, [r7, #20]
 8010a50:	e002      	b.n	8010a58 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8010a52:	f06f 0302 	mvn.w	r3, #2
 8010a56:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8010a58:	697b      	ldr	r3, [r7, #20]
}
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	3718      	adds	r7, #24
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	bd80      	pop	{r7, pc}
 8010a62:	bf00      	nop
 8010a64:	e000ed04 	.word	0xe000ed04

08010a68 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b086      	sub	sp, #24
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8010a74:	2300      	movs	r3, #0
 8010a76:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8010a78:	693b      	ldr	r3, [r7, #16]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d103      	bne.n	8010a86 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8010a7e:	f06f 0303 	mvn.w	r3, #3
 8010a82:	617b      	str	r3, [r7, #20]
 8010a84:	e02c      	b.n	8010ae0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010a86:	f3ef 8305 	mrs	r3, IPSR
 8010a8a:	60fb      	str	r3, [r7, #12]
  return(result);
 8010a8c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d01a      	beq.n	8010ac8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8010a92:	2300      	movs	r3, #0
 8010a94:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8010a96:	f107 0308 	add.w	r3, r7, #8
 8010a9a:	4619      	mov	r1, r3
 8010a9c:	6938      	ldr	r0, [r7, #16]
 8010a9e:	f000 fe5c 	bl	801175a <xQueueGiveFromISR>
 8010aa2:	4603      	mov	r3, r0
 8010aa4:	2b01      	cmp	r3, #1
 8010aa6:	d003      	beq.n	8010ab0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8010aa8:	f06f 0302 	mvn.w	r3, #2
 8010aac:	617b      	str	r3, [r7, #20]
 8010aae:	e017      	b.n	8010ae0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d014      	beq.n	8010ae0 <osSemaphoreRelease+0x78>
 8010ab6:	4b0d      	ldr	r3, [pc, #52]	; (8010aec <osSemaphoreRelease+0x84>)
 8010ab8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010abc:	601a      	str	r2, [r3, #0]
 8010abe:	f3bf 8f4f 	dsb	sy
 8010ac2:	f3bf 8f6f 	isb	sy
 8010ac6:	e00b      	b.n	8010ae0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8010ac8:	2300      	movs	r3, #0
 8010aca:	2200      	movs	r2, #0
 8010acc:	2100      	movs	r1, #0
 8010ace:	6938      	ldr	r0, [r7, #16]
 8010ad0:	f000 fcaa 	bl	8011428 <xQueueGenericSend>
 8010ad4:	4603      	mov	r3, r0
 8010ad6:	2b01      	cmp	r3, #1
 8010ad8:	d002      	beq.n	8010ae0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8010ada:	f06f 0302 	mvn.w	r3, #2
 8010ade:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8010ae0:	697b      	ldr	r3, [r7, #20]
}
 8010ae2:	4618      	mov	r0, r3
 8010ae4:	3718      	adds	r7, #24
 8010ae6:	46bd      	mov	sp, r7
 8010ae8:	bd80      	pop	{r7, pc}
 8010aea:	bf00      	nop
 8010aec:	e000ed04 	.word	0xe000ed04

08010af0 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8010af0:	b580      	push	{r7, lr}
 8010af2:	b086      	sub	sp, #24
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010afc:	f3ef 8305 	mrs	r3, IPSR
 8010b00:	60fb      	str	r3, [r7, #12]
  return(result);
 8010b02:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d003      	beq.n	8010b10 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8010b08:	f06f 0305 	mvn.w	r3, #5
 8010b0c:	617b      	str	r3, [r7, #20]
 8010b0e:	e00e      	b.n	8010b2e <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8010b10:	693b      	ldr	r3, [r7, #16]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d103      	bne.n	8010b1e <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8010b16:	f06f 0303 	mvn.w	r3, #3
 8010b1a:	617b      	str	r3, [r7, #20]
 8010b1c:	e007      	b.n	8010b2e <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8010b1e:	6938      	ldr	r0, [r7, #16]
 8010b20:	f001 fa8a 	bl	8012038 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8010b24:	2300      	movs	r3, #0
 8010b26:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8010b28:	6938      	ldr	r0, [r7, #16]
 8010b2a:	f001 f90f 	bl	8011d4c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8010b2e:	697b      	ldr	r3, [r7, #20]
}
 8010b30:	4618      	mov	r0, r3
 8010b32:	3718      	adds	r7, #24
 8010b34:	46bd      	mov	sp, r7
 8010b36:	bd80      	pop	{r7, pc}

08010b38 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	b08a      	sub	sp, #40	; 0x28
 8010b3c:	af02      	add	r7, sp, #8
 8010b3e:	60f8      	str	r0, [r7, #12]
 8010b40:	60b9      	str	r1, [r7, #8]
 8010b42:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8010b44:	2300      	movs	r3, #0
 8010b46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010b48:	f3ef 8305 	mrs	r3, IPSR
 8010b4c:	613b      	str	r3, [r7, #16]
  return(result);
 8010b4e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d15f      	bne.n	8010c14 <osMessageQueueNew+0xdc>
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d05c      	beq.n	8010c14 <osMessageQueueNew+0xdc>
 8010b5a:	68bb      	ldr	r3, [r7, #8]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d059      	beq.n	8010c14 <osMessageQueueNew+0xdc>
    mem = -1;
 8010b60:	f04f 33ff 	mov.w	r3, #4294967295
 8010b64:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d029      	beq.n	8010bc0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	689b      	ldr	r3, [r3, #8]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d012      	beq.n	8010b9a <osMessageQueueNew+0x62>
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	68db      	ldr	r3, [r3, #12]
 8010b78:	2b4f      	cmp	r3, #79	; 0x4f
 8010b7a:	d90e      	bls.n	8010b9a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d00a      	beq.n	8010b9a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	695a      	ldr	r2, [r3, #20]
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	68b9      	ldr	r1, [r7, #8]
 8010b8c:	fb01 f303 	mul.w	r3, r1, r3
 8010b90:	429a      	cmp	r2, r3
 8010b92:	d302      	bcc.n	8010b9a <osMessageQueueNew+0x62>
        mem = 1;
 8010b94:	2301      	movs	r3, #1
 8010b96:	61bb      	str	r3, [r7, #24]
 8010b98:	e014      	b.n	8010bc4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	689b      	ldr	r3, [r3, #8]
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d110      	bne.n	8010bc4 <osMessageQueueNew+0x8c>
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	68db      	ldr	r3, [r3, #12]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d10c      	bne.n	8010bc4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d108      	bne.n	8010bc4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	695b      	ldr	r3, [r3, #20]
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d104      	bne.n	8010bc4 <osMessageQueueNew+0x8c>
          mem = 0;
 8010bba:	2300      	movs	r3, #0
 8010bbc:	61bb      	str	r3, [r7, #24]
 8010bbe:	e001      	b.n	8010bc4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8010bc0:	2300      	movs	r3, #0
 8010bc2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010bc4:	69bb      	ldr	r3, [r7, #24]
 8010bc6:	2b01      	cmp	r3, #1
 8010bc8:	d10b      	bne.n	8010be2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	691a      	ldr	r2, [r3, #16]
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	689b      	ldr	r3, [r3, #8]
 8010bd2:	2100      	movs	r1, #0
 8010bd4:	9100      	str	r1, [sp, #0]
 8010bd6:	68b9      	ldr	r1, [r7, #8]
 8010bd8:	68f8      	ldr	r0, [r7, #12]
 8010bda:	f000 fa2f 	bl	801103c <xQueueGenericCreateStatic>
 8010bde:	61f8      	str	r0, [r7, #28]
 8010be0:	e008      	b.n	8010bf4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8010be2:	69bb      	ldr	r3, [r7, #24]
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	d105      	bne.n	8010bf4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8010be8:	2200      	movs	r2, #0
 8010bea:	68b9      	ldr	r1, [r7, #8]
 8010bec:	68f8      	ldr	r0, [r7, #12]
 8010bee:	f000 fa9d 	bl	801112c <xQueueGenericCreate>
 8010bf2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8010bf4:	69fb      	ldr	r3, [r7, #28]
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d00c      	beq.n	8010c14 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d003      	beq.n	8010c08 <osMessageQueueNew+0xd0>
        name = attr->name;
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	617b      	str	r3, [r7, #20]
 8010c06:	e001      	b.n	8010c0c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8010c08:	2300      	movs	r3, #0
 8010c0a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8010c0c:	6979      	ldr	r1, [r7, #20]
 8010c0e:	69f8      	ldr	r0, [r7, #28]
 8010c10:	f001 f9e8 	bl	8011fe4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8010c14:	69fb      	ldr	r3, [r7, #28]
}
 8010c16:	4618      	mov	r0, r3
 8010c18:	3720      	adds	r7, #32
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	bd80      	pop	{r7, pc}
	...

08010c20 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b088      	sub	sp, #32
 8010c24:	af00      	add	r7, sp, #0
 8010c26:	60f8      	str	r0, [r7, #12]
 8010c28:	60b9      	str	r1, [r7, #8]
 8010c2a:	603b      	str	r3, [r7, #0]
 8010c2c:	4613      	mov	r3, r2
 8010c2e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8010c34:	2300      	movs	r3, #0
 8010c36:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010c38:	f3ef 8305 	mrs	r3, IPSR
 8010c3c:	617b      	str	r3, [r7, #20]
  return(result);
 8010c3e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d028      	beq.n	8010c96 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010c44:	69bb      	ldr	r3, [r7, #24]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d005      	beq.n	8010c56 <osMessageQueuePut+0x36>
 8010c4a:	68bb      	ldr	r3, [r7, #8]
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d002      	beq.n	8010c56 <osMessageQueuePut+0x36>
 8010c50:	683b      	ldr	r3, [r7, #0]
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d003      	beq.n	8010c5e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8010c56:	f06f 0303 	mvn.w	r3, #3
 8010c5a:	61fb      	str	r3, [r7, #28]
 8010c5c:	e038      	b.n	8010cd0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8010c5e:	2300      	movs	r3, #0
 8010c60:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8010c62:	f107 0210 	add.w	r2, r7, #16
 8010c66:	2300      	movs	r3, #0
 8010c68:	68b9      	ldr	r1, [r7, #8]
 8010c6a:	69b8      	ldr	r0, [r7, #24]
 8010c6c:	f000 fcda 	bl	8011624 <xQueueGenericSendFromISR>
 8010c70:	4603      	mov	r3, r0
 8010c72:	2b01      	cmp	r3, #1
 8010c74:	d003      	beq.n	8010c7e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8010c76:	f06f 0302 	mvn.w	r3, #2
 8010c7a:	61fb      	str	r3, [r7, #28]
 8010c7c:	e028      	b.n	8010cd0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8010c7e:	693b      	ldr	r3, [r7, #16]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d025      	beq.n	8010cd0 <osMessageQueuePut+0xb0>
 8010c84:	4b15      	ldr	r3, [pc, #84]	; (8010cdc <osMessageQueuePut+0xbc>)
 8010c86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010c8a:	601a      	str	r2, [r3, #0]
 8010c8c:	f3bf 8f4f 	dsb	sy
 8010c90:	f3bf 8f6f 	isb	sy
 8010c94:	e01c      	b.n	8010cd0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010c96:	69bb      	ldr	r3, [r7, #24]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d002      	beq.n	8010ca2 <osMessageQueuePut+0x82>
 8010c9c:	68bb      	ldr	r3, [r7, #8]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d103      	bne.n	8010caa <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8010ca2:	f06f 0303 	mvn.w	r3, #3
 8010ca6:	61fb      	str	r3, [r7, #28]
 8010ca8:	e012      	b.n	8010cd0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010caa:	2300      	movs	r3, #0
 8010cac:	683a      	ldr	r2, [r7, #0]
 8010cae:	68b9      	ldr	r1, [r7, #8]
 8010cb0:	69b8      	ldr	r0, [r7, #24]
 8010cb2:	f000 fbb9 	bl	8011428 <xQueueGenericSend>
 8010cb6:	4603      	mov	r3, r0
 8010cb8:	2b01      	cmp	r3, #1
 8010cba:	d009      	beq.n	8010cd0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8010cbc:	683b      	ldr	r3, [r7, #0]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d003      	beq.n	8010cca <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8010cc2:	f06f 0301 	mvn.w	r3, #1
 8010cc6:	61fb      	str	r3, [r7, #28]
 8010cc8:	e002      	b.n	8010cd0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8010cca:	f06f 0302 	mvn.w	r3, #2
 8010cce:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010cd0:	69fb      	ldr	r3, [r7, #28]
}
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	3720      	adds	r7, #32
 8010cd6:	46bd      	mov	sp, r7
 8010cd8:	bd80      	pop	{r7, pc}
 8010cda:	bf00      	nop
 8010cdc:	e000ed04 	.word	0xe000ed04

08010ce0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8010ce0:	b580      	push	{r7, lr}
 8010ce2:	b088      	sub	sp, #32
 8010ce4:	af00      	add	r7, sp, #0
 8010ce6:	60f8      	str	r0, [r7, #12]
 8010ce8:	60b9      	str	r1, [r7, #8]
 8010cea:	607a      	str	r2, [r7, #4]
 8010cec:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010cf6:	f3ef 8305 	mrs	r3, IPSR
 8010cfa:	617b      	str	r3, [r7, #20]
  return(result);
 8010cfc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d028      	beq.n	8010d54 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010d02:	69bb      	ldr	r3, [r7, #24]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d005      	beq.n	8010d14 <osMessageQueueGet+0x34>
 8010d08:	68bb      	ldr	r3, [r7, #8]
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d002      	beq.n	8010d14 <osMessageQueueGet+0x34>
 8010d0e:	683b      	ldr	r3, [r7, #0]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d003      	beq.n	8010d1c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8010d14:	f06f 0303 	mvn.w	r3, #3
 8010d18:	61fb      	str	r3, [r7, #28]
 8010d1a:	e037      	b.n	8010d8c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8010d1c:	2300      	movs	r3, #0
 8010d1e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8010d20:	f107 0310 	add.w	r3, r7, #16
 8010d24:	461a      	mov	r2, r3
 8010d26:	68b9      	ldr	r1, [r7, #8]
 8010d28:	69b8      	ldr	r0, [r7, #24]
 8010d2a:	f000 ff8f 	bl	8011c4c <xQueueReceiveFromISR>
 8010d2e:	4603      	mov	r3, r0
 8010d30:	2b01      	cmp	r3, #1
 8010d32:	d003      	beq.n	8010d3c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8010d34:	f06f 0302 	mvn.w	r3, #2
 8010d38:	61fb      	str	r3, [r7, #28]
 8010d3a:	e027      	b.n	8010d8c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8010d3c:	693b      	ldr	r3, [r7, #16]
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d024      	beq.n	8010d8c <osMessageQueueGet+0xac>
 8010d42:	4b15      	ldr	r3, [pc, #84]	; (8010d98 <osMessageQueueGet+0xb8>)
 8010d44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010d48:	601a      	str	r2, [r3, #0]
 8010d4a:	f3bf 8f4f 	dsb	sy
 8010d4e:	f3bf 8f6f 	isb	sy
 8010d52:	e01b      	b.n	8010d8c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010d54:	69bb      	ldr	r3, [r7, #24]
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d002      	beq.n	8010d60 <osMessageQueueGet+0x80>
 8010d5a:	68bb      	ldr	r3, [r7, #8]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d103      	bne.n	8010d68 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8010d60:	f06f 0303 	mvn.w	r3, #3
 8010d64:	61fb      	str	r3, [r7, #28]
 8010d66:	e011      	b.n	8010d8c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010d68:	683a      	ldr	r2, [r7, #0]
 8010d6a:	68b9      	ldr	r1, [r7, #8]
 8010d6c:	69b8      	ldr	r0, [r7, #24]
 8010d6e:	f000 fd81 	bl	8011874 <xQueueReceive>
 8010d72:	4603      	mov	r3, r0
 8010d74:	2b01      	cmp	r3, #1
 8010d76:	d009      	beq.n	8010d8c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8010d78:	683b      	ldr	r3, [r7, #0]
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d003      	beq.n	8010d86 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8010d7e:	f06f 0301 	mvn.w	r3, #1
 8010d82:	61fb      	str	r3, [r7, #28]
 8010d84:	e002      	b.n	8010d8c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8010d86:	f06f 0302 	mvn.w	r3, #2
 8010d8a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010d8c:	69fb      	ldr	r3, [r7, #28]
}
 8010d8e:	4618      	mov	r0, r3
 8010d90:	3720      	adds	r7, #32
 8010d92:	46bd      	mov	sp, r7
 8010d94:	bd80      	pop	{r7, pc}
 8010d96:	bf00      	nop
 8010d98:	e000ed04 	.word	0xe000ed04

08010d9c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010d9c:	b480      	push	{r7}
 8010d9e:	b085      	sub	sp, #20
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	60f8      	str	r0, [r7, #12]
 8010da4:	60b9      	str	r1, [r7, #8]
 8010da6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	4a07      	ldr	r2, [pc, #28]	; (8010dc8 <vApplicationGetIdleTaskMemory+0x2c>)
 8010dac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8010dae:	68bb      	ldr	r3, [r7, #8]
 8010db0:	4a06      	ldr	r2, [pc, #24]	; (8010dcc <vApplicationGetIdleTaskMemory+0x30>)
 8010db2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	2280      	movs	r2, #128	; 0x80
 8010db8:	601a      	str	r2, [r3, #0]
}
 8010dba:	bf00      	nop
 8010dbc:	3714      	adds	r7, #20
 8010dbe:	46bd      	mov	sp, r7
 8010dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc4:	4770      	bx	lr
 8010dc6:	bf00      	nop
 8010dc8:	2000d768 	.word	0x2000d768
 8010dcc:	2000d7c8 	.word	0x2000d7c8

08010dd0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010dd0:	b480      	push	{r7}
 8010dd2:	b085      	sub	sp, #20
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	60f8      	str	r0, [r7, #12]
 8010dd8:	60b9      	str	r1, [r7, #8]
 8010dda:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	4a07      	ldr	r2, [pc, #28]	; (8010dfc <vApplicationGetTimerTaskMemory+0x2c>)
 8010de0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010de2:	68bb      	ldr	r3, [r7, #8]
 8010de4:	4a06      	ldr	r2, [pc, #24]	; (8010e00 <vApplicationGetTimerTaskMemory+0x30>)
 8010de6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010dee:	601a      	str	r2, [r3, #0]
}
 8010df0:	bf00      	nop
 8010df2:	3714      	adds	r7, #20
 8010df4:	46bd      	mov	sp, r7
 8010df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dfa:	4770      	bx	lr
 8010dfc:	2000d9c8 	.word	0x2000d9c8
 8010e00:	2000da28 	.word	0x2000da28

08010e04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010e04:	b480      	push	{r7}
 8010e06:	b083      	sub	sp, #12
 8010e08:	af00      	add	r7, sp, #0
 8010e0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	f103 0208 	add.w	r2, r3, #8
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	f04f 32ff 	mov.w	r2, #4294967295
 8010e1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	f103 0208 	add.w	r2, r3, #8
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	f103 0208 	add.w	r2, r3, #8
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	2200      	movs	r2, #0
 8010e36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010e38:	bf00      	nop
 8010e3a:	370c      	adds	r7, #12
 8010e3c:	46bd      	mov	sp, r7
 8010e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e42:	4770      	bx	lr

08010e44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010e44:	b480      	push	{r7}
 8010e46:	b083      	sub	sp, #12
 8010e48:	af00      	add	r7, sp, #0
 8010e4a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	2200      	movs	r2, #0
 8010e50:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010e52:	bf00      	nop
 8010e54:	370c      	adds	r7, #12
 8010e56:	46bd      	mov	sp, r7
 8010e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e5c:	4770      	bx	lr

08010e5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010e5e:	b480      	push	{r7}
 8010e60:	b085      	sub	sp, #20
 8010e62:	af00      	add	r7, sp, #0
 8010e64:	6078      	str	r0, [r7, #4]
 8010e66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	685b      	ldr	r3, [r3, #4]
 8010e6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010e6e:	683b      	ldr	r3, [r7, #0]
 8010e70:	68fa      	ldr	r2, [r7, #12]
 8010e72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	689a      	ldr	r2, [r3, #8]
 8010e78:	683b      	ldr	r3, [r7, #0]
 8010e7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010e7c:	68fb      	ldr	r3, [r7, #12]
 8010e7e:	689b      	ldr	r3, [r3, #8]
 8010e80:	683a      	ldr	r2, [r7, #0]
 8010e82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	683a      	ldr	r2, [r7, #0]
 8010e88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010e8a:	683b      	ldr	r3, [r7, #0]
 8010e8c:	687a      	ldr	r2, [r7, #4]
 8010e8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	1c5a      	adds	r2, r3, #1
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	601a      	str	r2, [r3, #0]
}
 8010e9a:	bf00      	nop
 8010e9c:	3714      	adds	r7, #20
 8010e9e:	46bd      	mov	sp, r7
 8010ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea4:	4770      	bx	lr

08010ea6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010ea6:	b480      	push	{r7}
 8010ea8:	b085      	sub	sp, #20
 8010eaa:	af00      	add	r7, sp, #0
 8010eac:	6078      	str	r0, [r7, #4]
 8010eae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010eb0:	683b      	ldr	r3, [r7, #0]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010eb6:	68bb      	ldr	r3, [r7, #8]
 8010eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ebc:	d103      	bne.n	8010ec6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	691b      	ldr	r3, [r3, #16]
 8010ec2:	60fb      	str	r3, [r7, #12]
 8010ec4:	e00c      	b.n	8010ee0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	3308      	adds	r3, #8
 8010eca:	60fb      	str	r3, [r7, #12]
 8010ecc:	e002      	b.n	8010ed4 <vListInsert+0x2e>
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	685b      	ldr	r3, [r3, #4]
 8010ed2:	60fb      	str	r3, [r7, #12]
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	685b      	ldr	r3, [r3, #4]
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	68ba      	ldr	r2, [r7, #8]
 8010edc:	429a      	cmp	r2, r3
 8010ede:	d2f6      	bcs.n	8010ece <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	685a      	ldr	r2, [r3, #4]
 8010ee4:	683b      	ldr	r3, [r7, #0]
 8010ee6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010ee8:	683b      	ldr	r3, [r7, #0]
 8010eea:	685b      	ldr	r3, [r3, #4]
 8010eec:	683a      	ldr	r2, [r7, #0]
 8010eee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010ef0:	683b      	ldr	r3, [r7, #0]
 8010ef2:	68fa      	ldr	r2, [r7, #12]
 8010ef4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	683a      	ldr	r2, [r7, #0]
 8010efa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010efc:	683b      	ldr	r3, [r7, #0]
 8010efe:	687a      	ldr	r2, [r7, #4]
 8010f00:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	1c5a      	adds	r2, r3, #1
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	601a      	str	r2, [r3, #0]
}
 8010f0c:	bf00      	nop
 8010f0e:	3714      	adds	r7, #20
 8010f10:	46bd      	mov	sp, r7
 8010f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f16:	4770      	bx	lr

08010f18 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010f18:	b480      	push	{r7}
 8010f1a:	b085      	sub	sp, #20
 8010f1c:	af00      	add	r7, sp, #0
 8010f1e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	691b      	ldr	r3, [r3, #16]
 8010f24:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	685b      	ldr	r3, [r3, #4]
 8010f2a:	687a      	ldr	r2, [r7, #4]
 8010f2c:	6892      	ldr	r2, [r2, #8]
 8010f2e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	689b      	ldr	r3, [r3, #8]
 8010f34:	687a      	ldr	r2, [r7, #4]
 8010f36:	6852      	ldr	r2, [r2, #4]
 8010f38:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	685b      	ldr	r3, [r3, #4]
 8010f3e:	687a      	ldr	r2, [r7, #4]
 8010f40:	429a      	cmp	r2, r3
 8010f42:	d103      	bne.n	8010f4c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	689a      	ldr	r2, [r3, #8]
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	2200      	movs	r2, #0
 8010f50:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010f52:	68fb      	ldr	r3, [r7, #12]
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	1e5a      	subs	r2, r3, #1
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	681b      	ldr	r3, [r3, #0]
}
 8010f60:	4618      	mov	r0, r3
 8010f62:	3714      	adds	r7, #20
 8010f64:	46bd      	mov	sp, r7
 8010f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f6a:	4770      	bx	lr

08010f6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010f6c:	b580      	push	{r7, lr}
 8010f6e:	b084      	sub	sp, #16
 8010f70:	af00      	add	r7, sp, #0
 8010f72:	6078      	str	r0, [r7, #4]
 8010f74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d10a      	bne.n	8010f96 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f84:	f383 8811 	msr	BASEPRI, r3
 8010f88:	f3bf 8f6f 	isb	sy
 8010f8c:	f3bf 8f4f 	dsb	sy
 8010f90:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010f92:	bf00      	nop
 8010f94:	e7fe      	b.n	8010f94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010f96:	f003 f8dd 	bl	8014154 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	681a      	ldr	r2, [r3, #0]
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010fa2:	68f9      	ldr	r1, [r7, #12]
 8010fa4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010fa6:	fb01 f303 	mul.w	r3, r1, r3
 8010faa:	441a      	add	r2, r3
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	681a      	ldr	r2, [r3, #0]
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	681a      	ldr	r2, [r3, #0]
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010fc6:	3b01      	subs	r3, #1
 8010fc8:	68f9      	ldr	r1, [r7, #12]
 8010fca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010fcc:	fb01 f303 	mul.w	r3, r1, r3
 8010fd0:	441a      	add	r2, r3
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	22ff      	movs	r2, #255	; 0xff
 8010fda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010fde:	68fb      	ldr	r3, [r7, #12]
 8010fe0:	22ff      	movs	r2, #255	; 0xff
 8010fe2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8010fe6:	683b      	ldr	r3, [r7, #0]
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d114      	bne.n	8011016 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	691b      	ldr	r3, [r3, #16]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d01a      	beq.n	801102a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	3310      	adds	r3, #16
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	f001 fe73 	bl	8012ce4 <xTaskRemoveFromEventList>
 8010ffe:	4603      	mov	r3, r0
 8011000:	2b00      	cmp	r3, #0
 8011002:	d012      	beq.n	801102a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011004:	4b0c      	ldr	r3, [pc, #48]	; (8011038 <xQueueGenericReset+0xcc>)
 8011006:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801100a:	601a      	str	r2, [r3, #0]
 801100c:	f3bf 8f4f 	dsb	sy
 8011010:	f3bf 8f6f 	isb	sy
 8011014:	e009      	b.n	801102a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	3310      	adds	r3, #16
 801101a:	4618      	mov	r0, r3
 801101c:	f7ff fef2 	bl	8010e04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	3324      	adds	r3, #36	; 0x24
 8011024:	4618      	mov	r0, r3
 8011026:	f7ff feed 	bl	8010e04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801102a:	f003 f8c3 	bl	80141b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801102e:	2301      	movs	r3, #1
}
 8011030:	4618      	mov	r0, r3
 8011032:	3710      	adds	r7, #16
 8011034:	46bd      	mov	sp, r7
 8011036:	bd80      	pop	{r7, pc}
 8011038:	e000ed04 	.word	0xe000ed04

0801103c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801103c:	b580      	push	{r7, lr}
 801103e:	b08e      	sub	sp, #56	; 0x38
 8011040:	af02      	add	r7, sp, #8
 8011042:	60f8      	str	r0, [r7, #12]
 8011044:	60b9      	str	r1, [r7, #8]
 8011046:	607a      	str	r2, [r7, #4]
 8011048:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	2b00      	cmp	r3, #0
 801104e:	d10a      	bne.n	8011066 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8011050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011054:	f383 8811 	msr	BASEPRI, r3
 8011058:	f3bf 8f6f 	isb	sy
 801105c:	f3bf 8f4f 	dsb	sy
 8011060:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011062:	bf00      	nop
 8011064:	e7fe      	b.n	8011064 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011066:	683b      	ldr	r3, [r7, #0]
 8011068:	2b00      	cmp	r3, #0
 801106a:	d10a      	bne.n	8011082 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 801106c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011070:	f383 8811 	msr	BASEPRI, r3
 8011074:	f3bf 8f6f 	isb	sy
 8011078:	f3bf 8f4f 	dsb	sy
 801107c:	627b      	str	r3, [r7, #36]	; 0x24
}
 801107e:	bf00      	nop
 8011080:	e7fe      	b.n	8011080 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	2b00      	cmp	r3, #0
 8011086:	d002      	beq.n	801108e <xQueueGenericCreateStatic+0x52>
 8011088:	68bb      	ldr	r3, [r7, #8]
 801108a:	2b00      	cmp	r3, #0
 801108c:	d001      	beq.n	8011092 <xQueueGenericCreateStatic+0x56>
 801108e:	2301      	movs	r3, #1
 8011090:	e000      	b.n	8011094 <xQueueGenericCreateStatic+0x58>
 8011092:	2300      	movs	r3, #0
 8011094:	2b00      	cmp	r3, #0
 8011096:	d10a      	bne.n	80110ae <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8011098:	f04f 0350 	mov.w	r3, #80	; 0x50
 801109c:	f383 8811 	msr	BASEPRI, r3
 80110a0:	f3bf 8f6f 	isb	sy
 80110a4:	f3bf 8f4f 	dsb	sy
 80110a8:	623b      	str	r3, [r7, #32]
}
 80110aa:	bf00      	nop
 80110ac:	e7fe      	b.n	80110ac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d102      	bne.n	80110ba <xQueueGenericCreateStatic+0x7e>
 80110b4:	68bb      	ldr	r3, [r7, #8]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d101      	bne.n	80110be <xQueueGenericCreateStatic+0x82>
 80110ba:	2301      	movs	r3, #1
 80110bc:	e000      	b.n	80110c0 <xQueueGenericCreateStatic+0x84>
 80110be:	2300      	movs	r3, #0
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d10a      	bne.n	80110da <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80110c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110c8:	f383 8811 	msr	BASEPRI, r3
 80110cc:	f3bf 8f6f 	isb	sy
 80110d0:	f3bf 8f4f 	dsb	sy
 80110d4:	61fb      	str	r3, [r7, #28]
}
 80110d6:	bf00      	nop
 80110d8:	e7fe      	b.n	80110d8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80110da:	2350      	movs	r3, #80	; 0x50
 80110dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80110de:	697b      	ldr	r3, [r7, #20]
 80110e0:	2b50      	cmp	r3, #80	; 0x50
 80110e2:	d00a      	beq.n	80110fa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80110e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110e8:	f383 8811 	msr	BASEPRI, r3
 80110ec:	f3bf 8f6f 	isb	sy
 80110f0:	f3bf 8f4f 	dsb	sy
 80110f4:	61bb      	str	r3, [r7, #24]
}
 80110f6:	bf00      	nop
 80110f8:	e7fe      	b.n	80110f8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80110fa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80110fc:	683b      	ldr	r3, [r7, #0]
 80110fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8011100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011102:	2b00      	cmp	r3, #0
 8011104:	d00d      	beq.n	8011122 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011108:	2201      	movs	r2, #1
 801110a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801110e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8011112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011114:	9300      	str	r3, [sp, #0]
 8011116:	4613      	mov	r3, r2
 8011118:	687a      	ldr	r2, [r7, #4]
 801111a:	68b9      	ldr	r1, [r7, #8]
 801111c:	68f8      	ldr	r0, [r7, #12]
 801111e:	f000 f83f 	bl	80111a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8011124:	4618      	mov	r0, r3
 8011126:	3730      	adds	r7, #48	; 0x30
 8011128:	46bd      	mov	sp, r7
 801112a:	bd80      	pop	{r7, pc}

0801112c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801112c:	b580      	push	{r7, lr}
 801112e:	b08a      	sub	sp, #40	; 0x28
 8011130:	af02      	add	r7, sp, #8
 8011132:	60f8      	str	r0, [r7, #12]
 8011134:	60b9      	str	r1, [r7, #8]
 8011136:	4613      	mov	r3, r2
 8011138:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	2b00      	cmp	r3, #0
 801113e:	d10a      	bne.n	8011156 <xQueueGenericCreate+0x2a>
	__asm volatile
 8011140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011144:	f383 8811 	msr	BASEPRI, r3
 8011148:	f3bf 8f6f 	isb	sy
 801114c:	f3bf 8f4f 	dsb	sy
 8011150:	613b      	str	r3, [r7, #16]
}
 8011152:	bf00      	nop
 8011154:	e7fe      	b.n	8011154 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	68ba      	ldr	r2, [r7, #8]
 801115a:	fb02 f303 	mul.w	r3, r2, r3
 801115e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011160:	69fb      	ldr	r3, [r7, #28]
 8011162:	3350      	adds	r3, #80	; 0x50
 8011164:	4618      	mov	r0, r3
 8011166:	f003 f917 	bl	8014398 <pvPortMalloc>
 801116a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801116c:	69bb      	ldr	r3, [r7, #24]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d011      	beq.n	8011196 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011172:	69bb      	ldr	r3, [r7, #24]
 8011174:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011176:	697b      	ldr	r3, [r7, #20]
 8011178:	3350      	adds	r3, #80	; 0x50
 801117a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801117c:	69bb      	ldr	r3, [r7, #24]
 801117e:	2200      	movs	r2, #0
 8011180:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011184:	79fa      	ldrb	r2, [r7, #7]
 8011186:	69bb      	ldr	r3, [r7, #24]
 8011188:	9300      	str	r3, [sp, #0]
 801118a:	4613      	mov	r3, r2
 801118c:	697a      	ldr	r2, [r7, #20]
 801118e:	68b9      	ldr	r1, [r7, #8]
 8011190:	68f8      	ldr	r0, [r7, #12]
 8011192:	f000 f805 	bl	80111a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011196:	69bb      	ldr	r3, [r7, #24]
	}
 8011198:	4618      	mov	r0, r3
 801119a:	3720      	adds	r7, #32
 801119c:	46bd      	mov	sp, r7
 801119e:	bd80      	pop	{r7, pc}

080111a0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80111a0:	b580      	push	{r7, lr}
 80111a2:	b084      	sub	sp, #16
 80111a4:	af00      	add	r7, sp, #0
 80111a6:	60f8      	str	r0, [r7, #12]
 80111a8:	60b9      	str	r1, [r7, #8]
 80111aa:	607a      	str	r2, [r7, #4]
 80111ac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80111ae:	68bb      	ldr	r3, [r7, #8]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d103      	bne.n	80111bc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80111b4:	69bb      	ldr	r3, [r7, #24]
 80111b6:	69ba      	ldr	r2, [r7, #24]
 80111b8:	601a      	str	r2, [r3, #0]
 80111ba:	e002      	b.n	80111c2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80111bc:	69bb      	ldr	r3, [r7, #24]
 80111be:	687a      	ldr	r2, [r7, #4]
 80111c0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80111c2:	69bb      	ldr	r3, [r7, #24]
 80111c4:	68fa      	ldr	r2, [r7, #12]
 80111c6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80111c8:	69bb      	ldr	r3, [r7, #24]
 80111ca:	68ba      	ldr	r2, [r7, #8]
 80111cc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80111ce:	2101      	movs	r1, #1
 80111d0:	69b8      	ldr	r0, [r7, #24]
 80111d2:	f7ff fecb 	bl	8010f6c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80111d6:	69bb      	ldr	r3, [r7, #24]
 80111d8:	78fa      	ldrb	r2, [r7, #3]
 80111da:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80111de:	bf00      	nop
 80111e0:	3710      	adds	r7, #16
 80111e2:	46bd      	mov	sp, r7
 80111e4:	bd80      	pop	{r7, pc}

080111e6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80111e6:	b580      	push	{r7, lr}
 80111e8:	b082      	sub	sp, #8
 80111ea:	af00      	add	r7, sp, #0
 80111ec:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d00e      	beq.n	8011212 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	2200      	movs	r2, #0
 80111f8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	2200      	movs	r2, #0
 80111fe:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	2200      	movs	r2, #0
 8011204:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8011206:	2300      	movs	r3, #0
 8011208:	2200      	movs	r2, #0
 801120a:	2100      	movs	r1, #0
 801120c:	6878      	ldr	r0, [r7, #4]
 801120e:	f000 f90b 	bl	8011428 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8011212:	bf00      	nop
 8011214:	3708      	adds	r7, #8
 8011216:	46bd      	mov	sp, r7
 8011218:	bd80      	pop	{r7, pc}

0801121a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 801121a:	b580      	push	{r7, lr}
 801121c:	b086      	sub	sp, #24
 801121e:	af00      	add	r7, sp, #0
 8011220:	4603      	mov	r3, r0
 8011222:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8011224:	2301      	movs	r3, #1
 8011226:	617b      	str	r3, [r7, #20]
 8011228:	2300      	movs	r3, #0
 801122a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801122c:	79fb      	ldrb	r3, [r7, #7]
 801122e:	461a      	mov	r2, r3
 8011230:	6939      	ldr	r1, [r7, #16]
 8011232:	6978      	ldr	r0, [r7, #20]
 8011234:	f7ff ff7a 	bl	801112c <xQueueGenericCreate>
 8011238:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801123a:	68f8      	ldr	r0, [r7, #12]
 801123c:	f7ff ffd3 	bl	80111e6 <prvInitialiseMutex>

		return xNewQueue;
 8011240:	68fb      	ldr	r3, [r7, #12]
	}
 8011242:	4618      	mov	r0, r3
 8011244:	3718      	adds	r7, #24
 8011246:	46bd      	mov	sp, r7
 8011248:	bd80      	pop	{r7, pc}

0801124a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 801124a:	b580      	push	{r7, lr}
 801124c:	b088      	sub	sp, #32
 801124e:	af02      	add	r7, sp, #8
 8011250:	4603      	mov	r3, r0
 8011252:	6039      	str	r1, [r7, #0]
 8011254:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8011256:	2301      	movs	r3, #1
 8011258:	617b      	str	r3, [r7, #20]
 801125a:	2300      	movs	r3, #0
 801125c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801125e:	79fb      	ldrb	r3, [r7, #7]
 8011260:	9300      	str	r3, [sp, #0]
 8011262:	683b      	ldr	r3, [r7, #0]
 8011264:	2200      	movs	r2, #0
 8011266:	6939      	ldr	r1, [r7, #16]
 8011268:	6978      	ldr	r0, [r7, #20]
 801126a:	f7ff fee7 	bl	801103c <xQueueGenericCreateStatic>
 801126e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8011270:	68f8      	ldr	r0, [r7, #12]
 8011272:	f7ff ffb8 	bl	80111e6 <prvInitialiseMutex>

		return xNewQueue;
 8011276:	68fb      	ldr	r3, [r7, #12]
	}
 8011278:	4618      	mov	r0, r3
 801127a:	3718      	adds	r7, #24
 801127c:	46bd      	mov	sp, r7
 801127e:	bd80      	pop	{r7, pc}

08011280 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8011280:	b590      	push	{r4, r7, lr}
 8011282:	b087      	sub	sp, #28
 8011284:	af00      	add	r7, sp, #0
 8011286:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 801128c:	693b      	ldr	r3, [r7, #16]
 801128e:	2b00      	cmp	r3, #0
 8011290:	d10a      	bne.n	80112a8 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8011292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011296:	f383 8811 	msr	BASEPRI, r3
 801129a:	f3bf 8f6f 	isb	sy
 801129e:	f3bf 8f4f 	dsb	sy
 80112a2:	60fb      	str	r3, [r7, #12]
}
 80112a4:	bf00      	nop
 80112a6:	e7fe      	b.n	80112a6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80112a8:	693b      	ldr	r3, [r7, #16]
 80112aa:	689c      	ldr	r4, [r3, #8]
 80112ac:	f001 ffac 	bl	8013208 <xTaskGetCurrentTaskHandle>
 80112b0:	4603      	mov	r3, r0
 80112b2:	429c      	cmp	r4, r3
 80112b4:	d111      	bne.n	80112da <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80112b6:	693b      	ldr	r3, [r7, #16]
 80112b8:	68db      	ldr	r3, [r3, #12]
 80112ba:	1e5a      	subs	r2, r3, #1
 80112bc:	693b      	ldr	r3, [r7, #16]
 80112be:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80112c0:	693b      	ldr	r3, [r7, #16]
 80112c2:	68db      	ldr	r3, [r3, #12]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d105      	bne.n	80112d4 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80112c8:	2300      	movs	r3, #0
 80112ca:	2200      	movs	r2, #0
 80112cc:	2100      	movs	r1, #0
 80112ce:	6938      	ldr	r0, [r7, #16]
 80112d0:	f000 f8aa 	bl	8011428 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80112d4:	2301      	movs	r3, #1
 80112d6:	617b      	str	r3, [r7, #20]
 80112d8:	e001      	b.n	80112de <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80112da:	2300      	movs	r3, #0
 80112dc:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80112de:	697b      	ldr	r3, [r7, #20]
	}
 80112e0:	4618      	mov	r0, r3
 80112e2:	371c      	adds	r7, #28
 80112e4:	46bd      	mov	sp, r7
 80112e6:	bd90      	pop	{r4, r7, pc}

080112e8 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80112e8:	b590      	push	{r4, r7, lr}
 80112ea:	b087      	sub	sp, #28
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
 80112f0:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80112f6:	693b      	ldr	r3, [r7, #16]
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d10a      	bne.n	8011312 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 80112fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011300:	f383 8811 	msr	BASEPRI, r3
 8011304:	f3bf 8f6f 	isb	sy
 8011308:	f3bf 8f4f 	dsb	sy
 801130c:	60fb      	str	r3, [r7, #12]
}
 801130e:	bf00      	nop
 8011310:	e7fe      	b.n	8011310 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8011312:	693b      	ldr	r3, [r7, #16]
 8011314:	689c      	ldr	r4, [r3, #8]
 8011316:	f001 ff77 	bl	8013208 <xTaskGetCurrentTaskHandle>
 801131a:	4603      	mov	r3, r0
 801131c:	429c      	cmp	r4, r3
 801131e:	d107      	bne.n	8011330 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8011320:	693b      	ldr	r3, [r7, #16]
 8011322:	68db      	ldr	r3, [r3, #12]
 8011324:	1c5a      	adds	r2, r3, #1
 8011326:	693b      	ldr	r3, [r7, #16]
 8011328:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 801132a:	2301      	movs	r3, #1
 801132c:	617b      	str	r3, [r7, #20]
 801132e:	e00c      	b.n	801134a <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8011330:	6839      	ldr	r1, [r7, #0]
 8011332:	6938      	ldr	r0, [r7, #16]
 8011334:	f000 fb7e 	bl	8011a34 <xQueueSemaphoreTake>
 8011338:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 801133a:	697b      	ldr	r3, [r7, #20]
 801133c:	2b00      	cmp	r3, #0
 801133e:	d004      	beq.n	801134a <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8011340:	693b      	ldr	r3, [r7, #16]
 8011342:	68db      	ldr	r3, [r3, #12]
 8011344:	1c5a      	adds	r2, r3, #1
 8011346:	693b      	ldr	r3, [r7, #16]
 8011348:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 801134a:	697b      	ldr	r3, [r7, #20]
	}
 801134c:	4618      	mov	r0, r3
 801134e:	371c      	adds	r7, #28
 8011350:	46bd      	mov	sp, r7
 8011352:	bd90      	pop	{r4, r7, pc}

08011354 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8011354:	b580      	push	{r7, lr}
 8011356:	b08a      	sub	sp, #40	; 0x28
 8011358:	af02      	add	r7, sp, #8
 801135a:	60f8      	str	r0, [r7, #12]
 801135c:	60b9      	str	r1, [r7, #8]
 801135e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	2b00      	cmp	r3, #0
 8011364:	d10a      	bne.n	801137c <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8011366:	f04f 0350 	mov.w	r3, #80	; 0x50
 801136a:	f383 8811 	msr	BASEPRI, r3
 801136e:	f3bf 8f6f 	isb	sy
 8011372:	f3bf 8f4f 	dsb	sy
 8011376:	61bb      	str	r3, [r7, #24]
}
 8011378:	bf00      	nop
 801137a:	e7fe      	b.n	801137a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 801137c:	68ba      	ldr	r2, [r7, #8]
 801137e:	68fb      	ldr	r3, [r7, #12]
 8011380:	429a      	cmp	r2, r3
 8011382:	d90a      	bls.n	801139a <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8011384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011388:	f383 8811 	msr	BASEPRI, r3
 801138c:	f3bf 8f6f 	isb	sy
 8011390:	f3bf 8f4f 	dsb	sy
 8011394:	617b      	str	r3, [r7, #20]
}
 8011396:	bf00      	nop
 8011398:	e7fe      	b.n	8011398 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801139a:	2302      	movs	r3, #2
 801139c:	9300      	str	r3, [sp, #0]
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	2200      	movs	r2, #0
 80113a2:	2100      	movs	r1, #0
 80113a4:	68f8      	ldr	r0, [r7, #12]
 80113a6:	f7ff fe49 	bl	801103c <xQueueGenericCreateStatic>
 80113aa:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80113ac:	69fb      	ldr	r3, [r7, #28]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d002      	beq.n	80113b8 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80113b2:	69fb      	ldr	r3, [r7, #28]
 80113b4:	68ba      	ldr	r2, [r7, #8]
 80113b6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80113b8:	69fb      	ldr	r3, [r7, #28]
	}
 80113ba:	4618      	mov	r0, r3
 80113bc:	3720      	adds	r7, #32
 80113be:	46bd      	mov	sp, r7
 80113c0:	bd80      	pop	{r7, pc}

080113c2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80113c2:	b580      	push	{r7, lr}
 80113c4:	b086      	sub	sp, #24
 80113c6:	af00      	add	r7, sp, #0
 80113c8:	6078      	str	r0, [r7, #4]
 80113ca:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d10a      	bne.n	80113e8 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80113d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113d6:	f383 8811 	msr	BASEPRI, r3
 80113da:	f3bf 8f6f 	isb	sy
 80113de:	f3bf 8f4f 	dsb	sy
 80113e2:	613b      	str	r3, [r7, #16]
}
 80113e4:	bf00      	nop
 80113e6:	e7fe      	b.n	80113e6 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80113e8:	683a      	ldr	r2, [r7, #0]
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	429a      	cmp	r2, r3
 80113ee:	d90a      	bls.n	8011406 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80113f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113f4:	f383 8811 	msr	BASEPRI, r3
 80113f8:	f3bf 8f6f 	isb	sy
 80113fc:	f3bf 8f4f 	dsb	sy
 8011400:	60fb      	str	r3, [r7, #12]
}
 8011402:	bf00      	nop
 8011404:	e7fe      	b.n	8011404 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011406:	2202      	movs	r2, #2
 8011408:	2100      	movs	r1, #0
 801140a:	6878      	ldr	r0, [r7, #4]
 801140c:	f7ff fe8e 	bl	801112c <xQueueGenericCreate>
 8011410:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8011412:	697b      	ldr	r3, [r7, #20]
 8011414:	2b00      	cmp	r3, #0
 8011416:	d002      	beq.n	801141e <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011418:	697b      	ldr	r3, [r7, #20]
 801141a:	683a      	ldr	r2, [r7, #0]
 801141c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801141e:	697b      	ldr	r3, [r7, #20]
	}
 8011420:	4618      	mov	r0, r3
 8011422:	3718      	adds	r7, #24
 8011424:	46bd      	mov	sp, r7
 8011426:	bd80      	pop	{r7, pc}

08011428 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011428:	b580      	push	{r7, lr}
 801142a:	b08e      	sub	sp, #56	; 0x38
 801142c:	af00      	add	r7, sp, #0
 801142e:	60f8      	str	r0, [r7, #12]
 8011430:	60b9      	str	r1, [r7, #8]
 8011432:	607a      	str	r2, [r7, #4]
 8011434:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011436:	2300      	movs	r3, #0
 8011438:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801143e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011440:	2b00      	cmp	r3, #0
 8011442:	d10a      	bne.n	801145a <xQueueGenericSend+0x32>
	__asm volatile
 8011444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011448:	f383 8811 	msr	BASEPRI, r3
 801144c:	f3bf 8f6f 	isb	sy
 8011450:	f3bf 8f4f 	dsb	sy
 8011454:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011456:	bf00      	nop
 8011458:	e7fe      	b.n	8011458 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801145a:	68bb      	ldr	r3, [r7, #8]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d103      	bne.n	8011468 <xQueueGenericSend+0x40>
 8011460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011464:	2b00      	cmp	r3, #0
 8011466:	d101      	bne.n	801146c <xQueueGenericSend+0x44>
 8011468:	2301      	movs	r3, #1
 801146a:	e000      	b.n	801146e <xQueueGenericSend+0x46>
 801146c:	2300      	movs	r3, #0
 801146e:	2b00      	cmp	r3, #0
 8011470:	d10a      	bne.n	8011488 <xQueueGenericSend+0x60>
	__asm volatile
 8011472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011476:	f383 8811 	msr	BASEPRI, r3
 801147a:	f3bf 8f6f 	isb	sy
 801147e:	f3bf 8f4f 	dsb	sy
 8011482:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011484:	bf00      	nop
 8011486:	e7fe      	b.n	8011486 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011488:	683b      	ldr	r3, [r7, #0]
 801148a:	2b02      	cmp	r3, #2
 801148c:	d103      	bne.n	8011496 <xQueueGenericSend+0x6e>
 801148e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011492:	2b01      	cmp	r3, #1
 8011494:	d101      	bne.n	801149a <xQueueGenericSend+0x72>
 8011496:	2301      	movs	r3, #1
 8011498:	e000      	b.n	801149c <xQueueGenericSend+0x74>
 801149a:	2300      	movs	r3, #0
 801149c:	2b00      	cmp	r3, #0
 801149e:	d10a      	bne.n	80114b6 <xQueueGenericSend+0x8e>
	__asm volatile
 80114a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114a4:	f383 8811 	msr	BASEPRI, r3
 80114a8:	f3bf 8f6f 	isb	sy
 80114ac:	f3bf 8f4f 	dsb	sy
 80114b0:	623b      	str	r3, [r7, #32]
}
 80114b2:	bf00      	nop
 80114b4:	e7fe      	b.n	80114b4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80114b6:	f001 feb7 	bl	8013228 <xTaskGetSchedulerState>
 80114ba:	4603      	mov	r3, r0
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d102      	bne.n	80114c6 <xQueueGenericSend+0x9e>
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d101      	bne.n	80114ca <xQueueGenericSend+0xa2>
 80114c6:	2301      	movs	r3, #1
 80114c8:	e000      	b.n	80114cc <xQueueGenericSend+0xa4>
 80114ca:	2300      	movs	r3, #0
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d10a      	bne.n	80114e6 <xQueueGenericSend+0xbe>
	__asm volatile
 80114d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114d4:	f383 8811 	msr	BASEPRI, r3
 80114d8:	f3bf 8f6f 	isb	sy
 80114dc:	f3bf 8f4f 	dsb	sy
 80114e0:	61fb      	str	r3, [r7, #28]
}
 80114e2:	bf00      	nop
 80114e4:	e7fe      	b.n	80114e4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80114e6:	f002 fe35 	bl	8014154 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80114ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80114ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80114f2:	429a      	cmp	r2, r3
 80114f4:	d302      	bcc.n	80114fc <xQueueGenericSend+0xd4>
 80114f6:	683b      	ldr	r3, [r7, #0]
 80114f8:	2b02      	cmp	r3, #2
 80114fa:	d129      	bne.n	8011550 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80114fc:	683a      	ldr	r2, [r7, #0]
 80114fe:	68b9      	ldr	r1, [r7, #8]
 8011500:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011502:	f000 fc5e 	bl	8011dc2 <prvCopyDataToQueue>
 8011506:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801150a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801150c:	2b00      	cmp	r3, #0
 801150e:	d010      	beq.n	8011532 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011512:	3324      	adds	r3, #36	; 0x24
 8011514:	4618      	mov	r0, r3
 8011516:	f001 fbe5 	bl	8012ce4 <xTaskRemoveFromEventList>
 801151a:	4603      	mov	r3, r0
 801151c:	2b00      	cmp	r3, #0
 801151e:	d013      	beq.n	8011548 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011520:	4b3f      	ldr	r3, [pc, #252]	; (8011620 <xQueueGenericSend+0x1f8>)
 8011522:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011526:	601a      	str	r2, [r3, #0]
 8011528:	f3bf 8f4f 	dsb	sy
 801152c:	f3bf 8f6f 	isb	sy
 8011530:	e00a      	b.n	8011548 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011534:	2b00      	cmp	r3, #0
 8011536:	d007      	beq.n	8011548 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011538:	4b39      	ldr	r3, [pc, #228]	; (8011620 <xQueueGenericSend+0x1f8>)
 801153a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801153e:	601a      	str	r2, [r3, #0]
 8011540:	f3bf 8f4f 	dsb	sy
 8011544:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011548:	f002 fe34 	bl	80141b4 <vPortExitCritical>
				return pdPASS;
 801154c:	2301      	movs	r3, #1
 801154e:	e063      	b.n	8011618 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d103      	bne.n	801155e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011556:	f002 fe2d 	bl	80141b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801155a:	2300      	movs	r3, #0
 801155c:	e05c      	b.n	8011618 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801155e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011560:	2b00      	cmp	r3, #0
 8011562:	d106      	bne.n	8011572 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011564:	f107 0314 	add.w	r3, r7, #20
 8011568:	4618      	mov	r0, r3
 801156a:	f001 fc1f 	bl	8012dac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801156e:	2301      	movs	r3, #1
 8011570:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011572:	f002 fe1f 	bl	80141b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011576:	f001 f8d5 	bl	8012724 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801157a:	f002 fdeb 	bl	8014154 <vPortEnterCritical>
 801157e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011580:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011584:	b25b      	sxtb	r3, r3
 8011586:	f1b3 3fff 	cmp.w	r3, #4294967295
 801158a:	d103      	bne.n	8011594 <xQueueGenericSend+0x16c>
 801158c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801158e:	2200      	movs	r2, #0
 8011590:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011596:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801159a:	b25b      	sxtb	r3, r3
 801159c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115a0:	d103      	bne.n	80115aa <xQueueGenericSend+0x182>
 80115a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115a4:	2200      	movs	r2, #0
 80115a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80115aa:	f002 fe03 	bl	80141b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80115ae:	1d3a      	adds	r2, r7, #4
 80115b0:	f107 0314 	add.w	r3, r7, #20
 80115b4:	4611      	mov	r1, r2
 80115b6:	4618      	mov	r0, r3
 80115b8:	f001 fc0e 	bl	8012dd8 <xTaskCheckForTimeOut>
 80115bc:	4603      	mov	r3, r0
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d124      	bne.n	801160c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80115c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80115c4:	f000 fcf5 	bl	8011fb2 <prvIsQueueFull>
 80115c8:	4603      	mov	r3, r0
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d018      	beq.n	8011600 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80115ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80115d0:	3310      	adds	r3, #16
 80115d2:	687a      	ldr	r2, [r7, #4]
 80115d4:	4611      	mov	r1, r2
 80115d6:	4618      	mov	r0, r3
 80115d8:	f001 fb34 	bl	8012c44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80115dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80115de:	f000 fc80 	bl	8011ee2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80115e2:	f001 f8ad 	bl	8012740 <xTaskResumeAll>
 80115e6:	4603      	mov	r3, r0
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	f47f af7c 	bne.w	80114e6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80115ee:	4b0c      	ldr	r3, [pc, #48]	; (8011620 <xQueueGenericSend+0x1f8>)
 80115f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80115f4:	601a      	str	r2, [r3, #0]
 80115f6:	f3bf 8f4f 	dsb	sy
 80115fa:	f3bf 8f6f 	isb	sy
 80115fe:	e772      	b.n	80114e6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011600:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011602:	f000 fc6e 	bl	8011ee2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011606:	f001 f89b 	bl	8012740 <xTaskResumeAll>
 801160a:	e76c      	b.n	80114e6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801160c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801160e:	f000 fc68 	bl	8011ee2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011612:	f001 f895 	bl	8012740 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011616:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011618:	4618      	mov	r0, r3
 801161a:	3738      	adds	r7, #56	; 0x38
 801161c:	46bd      	mov	sp, r7
 801161e:	bd80      	pop	{r7, pc}
 8011620:	e000ed04 	.word	0xe000ed04

08011624 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011624:	b580      	push	{r7, lr}
 8011626:	b090      	sub	sp, #64	; 0x40
 8011628:	af00      	add	r7, sp, #0
 801162a:	60f8      	str	r0, [r7, #12]
 801162c:	60b9      	str	r1, [r7, #8]
 801162e:	607a      	str	r2, [r7, #4]
 8011630:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011632:	68fb      	ldr	r3, [r7, #12]
 8011634:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8011636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011638:	2b00      	cmp	r3, #0
 801163a:	d10a      	bne.n	8011652 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 801163c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011640:	f383 8811 	msr	BASEPRI, r3
 8011644:	f3bf 8f6f 	isb	sy
 8011648:	f3bf 8f4f 	dsb	sy
 801164c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801164e:	bf00      	nop
 8011650:	e7fe      	b.n	8011650 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011652:	68bb      	ldr	r3, [r7, #8]
 8011654:	2b00      	cmp	r3, #0
 8011656:	d103      	bne.n	8011660 <xQueueGenericSendFromISR+0x3c>
 8011658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801165a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801165c:	2b00      	cmp	r3, #0
 801165e:	d101      	bne.n	8011664 <xQueueGenericSendFromISR+0x40>
 8011660:	2301      	movs	r3, #1
 8011662:	e000      	b.n	8011666 <xQueueGenericSendFromISR+0x42>
 8011664:	2300      	movs	r3, #0
 8011666:	2b00      	cmp	r3, #0
 8011668:	d10a      	bne.n	8011680 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 801166a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801166e:	f383 8811 	msr	BASEPRI, r3
 8011672:	f3bf 8f6f 	isb	sy
 8011676:	f3bf 8f4f 	dsb	sy
 801167a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801167c:	bf00      	nop
 801167e:	e7fe      	b.n	801167e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011680:	683b      	ldr	r3, [r7, #0]
 8011682:	2b02      	cmp	r3, #2
 8011684:	d103      	bne.n	801168e <xQueueGenericSendFromISR+0x6a>
 8011686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801168a:	2b01      	cmp	r3, #1
 801168c:	d101      	bne.n	8011692 <xQueueGenericSendFromISR+0x6e>
 801168e:	2301      	movs	r3, #1
 8011690:	e000      	b.n	8011694 <xQueueGenericSendFromISR+0x70>
 8011692:	2300      	movs	r3, #0
 8011694:	2b00      	cmp	r3, #0
 8011696:	d10a      	bne.n	80116ae <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8011698:	f04f 0350 	mov.w	r3, #80	; 0x50
 801169c:	f383 8811 	msr	BASEPRI, r3
 80116a0:	f3bf 8f6f 	isb	sy
 80116a4:	f3bf 8f4f 	dsb	sy
 80116a8:	623b      	str	r3, [r7, #32]
}
 80116aa:	bf00      	nop
 80116ac:	e7fe      	b.n	80116ac <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80116ae:	f002 fe33 	bl	8014318 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80116b2:	f3ef 8211 	mrs	r2, BASEPRI
 80116b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116ba:	f383 8811 	msr	BASEPRI, r3
 80116be:	f3bf 8f6f 	isb	sy
 80116c2:	f3bf 8f4f 	dsb	sy
 80116c6:	61fa      	str	r2, [r7, #28]
 80116c8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80116ca:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80116cc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80116ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80116d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80116d6:	429a      	cmp	r2, r3
 80116d8:	d302      	bcc.n	80116e0 <xQueueGenericSendFromISR+0xbc>
 80116da:	683b      	ldr	r3, [r7, #0]
 80116dc:	2b02      	cmp	r3, #2
 80116de:	d12f      	bne.n	8011740 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80116e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80116e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80116ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80116ee:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80116f0:	683a      	ldr	r2, [r7, #0]
 80116f2:	68b9      	ldr	r1, [r7, #8]
 80116f4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80116f6:	f000 fb64 	bl	8011dc2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80116fa:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80116fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011702:	d112      	bne.n	801172a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011708:	2b00      	cmp	r3, #0
 801170a:	d016      	beq.n	801173a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801170c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801170e:	3324      	adds	r3, #36	; 0x24
 8011710:	4618      	mov	r0, r3
 8011712:	f001 fae7 	bl	8012ce4 <xTaskRemoveFromEventList>
 8011716:	4603      	mov	r3, r0
 8011718:	2b00      	cmp	r3, #0
 801171a:	d00e      	beq.n	801173a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	2b00      	cmp	r3, #0
 8011720:	d00b      	beq.n	801173a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	2201      	movs	r2, #1
 8011726:	601a      	str	r2, [r3, #0]
 8011728:	e007      	b.n	801173a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801172a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801172e:	3301      	adds	r3, #1
 8011730:	b2db      	uxtb	r3, r3
 8011732:	b25a      	sxtb	r2, r3
 8011734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011736:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801173a:	2301      	movs	r3, #1
 801173c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 801173e:	e001      	b.n	8011744 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011740:	2300      	movs	r3, #0
 8011742:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011744:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011746:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011748:	697b      	ldr	r3, [r7, #20]
 801174a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801174e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011750:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8011752:	4618      	mov	r0, r3
 8011754:	3740      	adds	r7, #64	; 0x40
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}

0801175a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801175a:	b580      	push	{r7, lr}
 801175c:	b08e      	sub	sp, #56	; 0x38
 801175e:	af00      	add	r7, sp, #0
 8011760:	6078      	str	r0, [r7, #4]
 8011762:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801176a:	2b00      	cmp	r3, #0
 801176c:	d10a      	bne.n	8011784 <xQueueGiveFromISR+0x2a>
	__asm volatile
 801176e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011772:	f383 8811 	msr	BASEPRI, r3
 8011776:	f3bf 8f6f 	isb	sy
 801177a:	f3bf 8f4f 	dsb	sy
 801177e:	623b      	str	r3, [r7, #32]
}
 8011780:	bf00      	nop
 8011782:	e7fe      	b.n	8011782 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011788:	2b00      	cmp	r3, #0
 801178a:	d00a      	beq.n	80117a2 <xQueueGiveFromISR+0x48>
	__asm volatile
 801178c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011790:	f383 8811 	msr	BASEPRI, r3
 8011794:	f3bf 8f6f 	isb	sy
 8011798:	f3bf 8f4f 	dsb	sy
 801179c:	61fb      	str	r3, [r7, #28]
}
 801179e:	bf00      	nop
 80117a0:	e7fe      	b.n	80117a0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80117a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117a4:	681b      	ldr	r3, [r3, #0]
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	d103      	bne.n	80117b2 <xQueueGiveFromISR+0x58>
 80117aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117ac:	689b      	ldr	r3, [r3, #8]
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d101      	bne.n	80117b6 <xQueueGiveFromISR+0x5c>
 80117b2:	2301      	movs	r3, #1
 80117b4:	e000      	b.n	80117b8 <xQueueGiveFromISR+0x5e>
 80117b6:	2300      	movs	r3, #0
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d10a      	bne.n	80117d2 <xQueueGiveFromISR+0x78>
	__asm volatile
 80117bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117c0:	f383 8811 	msr	BASEPRI, r3
 80117c4:	f3bf 8f6f 	isb	sy
 80117c8:	f3bf 8f4f 	dsb	sy
 80117cc:	61bb      	str	r3, [r7, #24]
}
 80117ce:	bf00      	nop
 80117d0:	e7fe      	b.n	80117d0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80117d2:	f002 fda1 	bl	8014318 <vPortValidateInterruptPriority>
	__asm volatile
 80117d6:	f3ef 8211 	mrs	r2, BASEPRI
 80117da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117de:	f383 8811 	msr	BASEPRI, r3
 80117e2:	f3bf 8f6f 	isb	sy
 80117e6:	f3bf 8f4f 	dsb	sy
 80117ea:	617a      	str	r2, [r7, #20]
 80117ec:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80117ee:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80117f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80117f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80117f6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80117f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80117fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80117fe:	429a      	cmp	r2, r3
 8011800:	d22b      	bcs.n	801185a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011804:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011808:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801180c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801180e:	1c5a      	adds	r2, r3, #1
 8011810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011812:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011814:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011818:	f1b3 3fff 	cmp.w	r3, #4294967295
 801181c:	d112      	bne.n	8011844 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801181e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011822:	2b00      	cmp	r3, #0
 8011824:	d016      	beq.n	8011854 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011828:	3324      	adds	r3, #36	; 0x24
 801182a:	4618      	mov	r0, r3
 801182c:	f001 fa5a 	bl	8012ce4 <xTaskRemoveFromEventList>
 8011830:	4603      	mov	r3, r0
 8011832:	2b00      	cmp	r3, #0
 8011834:	d00e      	beq.n	8011854 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011836:	683b      	ldr	r3, [r7, #0]
 8011838:	2b00      	cmp	r3, #0
 801183a:	d00b      	beq.n	8011854 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	2201      	movs	r2, #1
 8011840:	601a      	str	r2, [r3, #0]
 8011842:	e007      	b.n	8011854 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011844:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011848:	3301      	adds	r3, #1
 801184a:	b2db      	uxtb	r3, r3
 801184c:	b25a      	sxtb	r2, r3
 801184e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8011854:	2301      	movs	r3, #1
 8011856:	637b      	str	r3, [r7, #52]	; 0x34
 8011858:	e001      	b.n	801185e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801185a:	2300      	movs	r3, #0
 801185c:	637b      	str	r3, [r7, #52]	; 0x34
 801185e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011860:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	f383 8811 	msr	BASEPRI, r3
}
 8011868:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801186a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801186c:	4618      	mov	r0, r3
 801186e:	3738      	adds	r7, #56	; 0x38
 8011870:	46bd      	mov	sp, r7
 8011872:	bd80      	pop	{r7, pc}

08011874 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011874:	b580      	push	{r7, lr}
 8011876:	b08c      	sub	sp, #48	; 0x30
 8011878:	af00      	add	r7, sp, #0
 801187a:	60f8      	str	r0, [r7, #12]
 801187c:	60b9      	str	r1, [r7, #8]
 801187e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011880:	2300      	movs	r3, #0
 8011882:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801188a:	2b00      	cmp	r3, #0
 801188c:	d10a      	bne.n	80118a4 <xQueueReceive+0x30>
	__asm volatile
 801188e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011892:	f383 8811 	msr	BASEPRI, r3
 8011896:	f3bf 8f6f 	isb	sy
 801189a:	f3bf 8f4f 	dsb	sy
 801189e:	623b      	str	r3, [r7, #32]
}
 80118a0:	bf00      	nop
 80118a2:	e7fe      	b.n	80118a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80118a4:	68bb      	ldr	r3, [r7, #8]
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d103      	bne.n	80118b2 <xQueueReceive+0x3e>
 80118aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d101      	bne.n	80118b6 <xQueueReceive+0x42>
 80118b2:	2301      	movs	r3, #1
 80118b4:	e000      	b.n	80118b8 <xQueueReceive+0x44>
 80118b6:	2300      	movs	r3, #0
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d10a      	bne.n	80118d2 <xQueueReceive+0x5e>
	__asm volatile
 80118bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118c0:	f383 8811 	msr	BASEPRI, r3
 80118c4:	f3bf 8f6f 	isb	sy
 80118c8:	f3bf 8f4f 	dsb	sy
 80118cc:	61fb      	str	r3, [r7, #28]
}
 80118ce:	bf00      	nop
 80118d0:	e7fe      	b.n	80118d0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80118d2:	f001 fca9 	bl	8013228 <xTaskGetSchedulerState>
 80118d6:	4603      	mov	r3, r0
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d102      	bne.n	80118e2 <xQueueReceive+0x6e>
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d101      	bne.n	80118e6 <xQueueReceive+0x72>
 80118e2:	2301      	movs	r3, #1
 80118e4:	e000      	b.n	80118e8 <xQueueReceive+0x74>
 80118e6:	2300      	movs	r3, #0
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d10a      	bne.n	8011902 <xQueueReceive+0x8e>
	__asm volatile
 80118ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118f0:	f383 8811 	msr	BASEPRI, r3
 80118f4:	f3bf 8f6f 	isb	sy
 80118f8:	f3bf 8f4f 	dsb	sy
 80118fc:	61bb      	str	r3, [r7, #24]
}
 80118fe:	bf00      	nop
 8011900:	e7fe      	b.n	8011900 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011902:	f002 fc27 	bl	8014154 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801190a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801190c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801190e:	2b00      	cmp	r3, #0
 8011910:	d01f      	beq.n	8011952 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011912:	68b9      	ldr	r1, [r7, #8]
 8011914:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011916:	f000 fabe 	bl	8011e96 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801191a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801191c:	1e5a      	subs	r2, r3, #1
 801191e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011920:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011924:	691b      	ldr	r3, [r3, #16]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d00f      	beq.n	801194a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801192a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801192c:	3310      	adds	r3, #16
 801192e:	4618      	mov	r0, r3
 8011930:	f001 f9d8 	bl	8012ce4 <xTaskRemoveFromEventList>
 8011934:	4603      	mov	r3, r0
 8011936:	2b00      	cmp	r3, #0
 8011938:	d007      	beq.n	801194a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801193a:	4b3d      	ldr	r3, [pc, #244]	; (8011a30 <xQueueReceive+0x1bc>)
 801193c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011940:	601a      	str	r2, [r3, #0]
 8011942:	f3bf 8f4f 	dsb	sy
 8011946:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801194a:	f002 fc33 	bl	80141b4 <vPortExitCritical>
				return pdPASS;
 801194e:	2301      	movs	r3, #1
 8011950:	e069      	b.n	8011a26 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	2b00      	cmp	r3, #0
 8011956:	d103      	bne.n	8011960 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011958:	f002 fc2c 	bl	80141b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801195c:	2300      	movs	r3, #0
 801195e:	e062      	b.n	8011a26 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011962:	2b00      	cmp	r3, #0
 8011964:	d106      	bne.n	8011974 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011966:	f107 0310 	add.w	r3, r7, #16
 801196a:	4618      	mov	r0, r3
 801196c:	f001 fa1e 	bl	8012dac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011970:	2301      	movs	r3, #1
 8011972:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011974:	f002 fc1e 	bl	80141b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011978:	f000 fed4 	bl	8012724 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801197c:	f002 fbea 	bl	8014154 <vPortEnterCritical>
 8011980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011982:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011986:	b25b      	sxtb	r3, r3
 8011988:	f1b3 3fff 	cmp.w	r3, #4294967295
 801198c:	d103      	bne.n	8011996 <xQueueReceive+0x122>
 801198e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011990:	2200      	movs	r2, #0
 8011992:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011998:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801199c:	b25b      	sxtb	r3, r3
 801199e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119a2:	d103      	bne.n	80119ac <xQueueReceive+0x138>
 80119a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119a6:	2200      	movs	r2, #0
 80119a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80119ac:	f002 fc02 	bl	80141b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80119b0:	1d3a      	adds	r2, r7, #4
 80119b2:	f107 0310 	add.w	r3, r7, #16
 80119b6:	4611      	mov	r1, r2
 80119b8:	4618      	mov	r0, r3
 80119ba:	f001 fa0d 	bl	8012dd8 <xTaskCheckForTimeOut>
 80119be:	4603      	mov	r3, r0
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d123      	bne.n	8011a0c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80119c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80119c6:	f000 fade 	bl	8011f86 <prvIsQueueEmpty>
 80119ca:	4603      	mov	r3, r0
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d017      	beq.n	8011a00 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80119d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119d2:	3324      	adds	r3, #36	; 0x24
 80119d4:	687a      	ldr	r2, [r7, #4]
 80119d6:	4611      	mov	r1, r2
 80119d8:	4618      	mov	r0, r3
 80119da:	f001 f933 	bl	8012c44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80119de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80119e0:	f000 fa7f 	bl	8011ee2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80119e4:	f000 feac 	bl	8012740 <xTaskResumeAll>
 80119e8:	4603      	mov	r3, r0
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d189      	bne.n	8011902 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80119ee:	4b10      	ldr	r3, [pc, #64]	; (8011a30 <xQueueReceive+0x1bc>)
 80119f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80119f4:	601a      	str	r2, [r3, #0]
 80119f6:	f3bf 8f4f 	dsb	sy
 80119fa:	f3bf 8f6f 	isb	sy
 80119fe:	e780      	b.n	8011902 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011a00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011a02:	f000 fa6e 	bl	8011ee2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011a06:	f000 fe9b 	bl	8012740 <xTaskResumeAll>
 8011a0a:	e77a      	b.n	8011902 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011a0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011a0e:	f000 fa68 	bl	8011ee2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011a12:	f000 fe95 	bl	8012740 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011a16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011a18:	f000 fab5 	bl	8011f86 <prvIsQueueEmpty>
 8011a1c:	4603      	mov	r3, r0
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	f43f af6f 	beq.w	8011902 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011a24:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011a26:	4618      	mov	r0, r3
 8011a28:	3730      	adds	r7, #48	; 0x30
 8011a2a:	46bd      	mov	sp, r7
 8011a2c:	bd80      	pop	{r7, pc}
 8011a2e:	bf00      	nop
 8011a30:	e000ed04 	.word	0xe000ed04

08011a34 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011a34:	b580      	push	{r7, lr}
 8011a36:	b08e      	sub	sp, #56	; 0x38
 8011a38:	af00      	add	r7, sp, #0
 8011a3a:	6078      	str	r0, [r7, #4]
 8011a3c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8011a3e:	2300      	movs	r3, #0
 8011a40:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8011a46:	2300      	movs	r3, #0
 8011a48:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d10a      	bne.n	8011a66 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8011a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a54:	f383 8811 	msr	BASEPRI, r3
 8011a58:	f3bf 8f6f 	isb	sy
 8011a5c:	f3bf 8f4f 	dsb	sy
 8011a60:	623b      	str	r3, [r7, #32]
}
 8011a62:	bf00      	nop
 8011a64:	e7fe      	b.n	8011a64 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d00a      	beq.n	8011a84 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8011a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a72:	f383 8811 	msr	BASEPRI, r3
 8011a76:	f3bf 8f6f 	isb	sy
 8011a7a:	f3bf 8f4f 	dsb	sy
 8011a7e:	61fb      	str	r3, [r7, #28]
}
 8011a80:	bf00      	nop
 8011a82:	e7fe      	b.n	8011a82 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011a84:	f001 fbd0 	bl	8013228 <xTaskGetSchedulerState>
 8011a88:	4603      	mov	r3, r0
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d102      	bne.n	8011a94 <xQueueSemaphoreTake+0x60>
 8011a8e:	683b      	ldr	r3, [r7, #0]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d101      	bne.n	8011a98 <xQueueSemaphoreTake+0x64>
 8011a94:	2301      	movs	r3, #1
 8011a96:	e000      	b.n	8011a9a <xQueueSemaphoreTake+0x66>
 8011a98:	2300      	movs	r3, #0
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d10a      	bne.n	8011ab4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8011a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011aa2:	f383 8811 	msr	BASEPRI, r3
 8011aa6:	f3bf 8f6f 	isb	sy
 8011aaa:	f3bf 8f4f 	dsb	sy
 8011aae:	61bb      	str	r3, [r7, #24]
}
 8011ab0:	bf00      	nop
 8011ab2:	e7fe      	b.n	8011ab2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011ab4:	f002 fb4e 	bl	8014154 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011abc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d024      	beq.n	8011b0e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ac6:	1e5a      	subs	r2, r3, #1
 8011ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aca:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d104      	bne.n	8011ade <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011ad4:	f001 fe5e 	bl	8013794 <pvTaskIncrementMutexHeldCount>
 8011ad8:	4602      	mov	r2, r0
 8011ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011adc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ae0:	691b      	ldr	r3, [r3, #16]
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d00f      	beq.n	8011b06 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ae8:	3310      	adds	r3, #16
 8011aea:	4618      	mov	r0, r3
 8011aec:	f001 f8fa 	bl	8012ce4 <xTaskRemoveFromEventList>
 8011af0:	4603      	mov	r3, r0
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d007      	beq.n	8011b06 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011af6:	4b54      	ldr	r3, [pc, #336]	; (8011c48 <xQueueSemaphoreTake+0x214>)
 8011af8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011afc:	601a      	str	r2, [r3, #0]
 8011afe:	f3bf 8f4f 	dsb	sy
 8011b02:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011b06:	f002 fb55 	bl	80141b4 <vPortExitCritical>
				return pdPASS;
 8011b0a:	2301      	movs	r3, #1
 8011b0c:	e097      	b.n	8011c3e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011b0e:	683b      	ldr	r3, [r7, #0]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d111      	bne.n	8011b38 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d00a      	beq.n	8011b30 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8011b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b1e:	f383 8811 	msr	BASEPRI, r3
 8011b22:	f3bf 8f6f 	isb	sy
 8011b26:	f3bf 8f4f 	dsb	sy
 8011b2a:	617b      	str	r3, [r7, #20]
}
 8011b2c:	bf00      	nop
 8011b2e:	e7fe      	b.n	8011b2e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011b30:	f002 fb40 	bl	80141b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011b34:	2300      	movs	r3, #0
 8011b36:	e082      	b.n	8011c3e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011b38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d106      	bne.n	8011b4c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011b3e:	f107 030c 	add.w	r3, r7, #12
 8011b42:	4618      	mov	r0, r3
 8011b44:	f001 f932 	bl	8012dac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011b48:	2301      	movs	r3, #1
 8011b4a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011b4c:	f002 fb32 	bl	80141b4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011b50:	f000 fde8 	bl	8012724 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011b54:	f002 fafe 	bl	8014154 <vPortEnterCritical>
 8011b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011b5e:	b25b      	sxtb	r3, r3
 8011b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b64:	d103      	bne.n	8011b6e <xQueueSemaphoreTake+0x13a>
 8011b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b68:	2200      	movs	r2, #0
 8011b6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011b74:	b25b      	sxtb	r3, r3
 8011b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b7a:	d103      	bne.n	8011b84 <xQueueSemaphoreTake+0x150>
 8011b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b7e:	2200      	movs	r2, #0
 8011b80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011b84:	f002 fb16 	bl	80141b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011b88:	463a      	mov	r2, r7
 8011b8a:	f107 030c 	add.w	r3, r7, #12
 8011b8e:	4611      	mov	r1, r2
 8011b90:	4618      	mov	r0, r3
 8011b92:	f001 f921 	bl	8012dd8 <xTaskCheckForTimeOut>
 8011b96:	4603      	mov	r3, r0
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d132      	bne.n	8011c02 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011b9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011b9e:	f000 f9f2 	bl	8011f86 <prvIsQueueEmpty>
 8011ba2:	4603      	mov	r3, r0
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d026      	beq.n	8011bf6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d109      	bne.n	8011bc4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8011bb0:	f002 fad0 	bl	8014154 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bb6:	689b      	ldr	r3, [r3, #8]
 8011bb8:	4618      	mov	r0, r3
 8011bba:	f001 fb53 	bl	8013264 <xTaskPriorityInherit>
 8011bbe:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8011bc0:	f002 faf8 	bl	80141b4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bc6:	3324      	adds	r3, #36	; 0x24
 8011bc8:	683a      	ldr	r2, [r7, #0]
 8011bca:	4611      	mov	r1, r2
 8011bcc:	4618      	mov	r0, r3
 8011bce:	f001 f839 	bl	8012c44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011bd2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011bd4:	f000 f985 	bl	8011ee2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011bd8:	f000 fdb2 	bl	8012740 <xTaskResumeAll>
 8011bdc:	4603      	mov	r3, r0
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	f47f af68 	bne.w	8011ab4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8011be4:	4b18      	ldr	r3, [pc, #96]	; (8011c48 <xQueueSemaphoreTake+0x214>)
 8011be6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011bea:	601a      	str	r2, [r3, #0]
 8011bec:	f3bf 8f4f 	dsb	sy
 8011bf0:	f3bf 8f6f 	isb	sy
 8011bf4:	e75e      	b.n	8011ab4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8011bf6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011bf8:	f000 f973 	bl	8011ee2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011bfc:	f000 fda0 	bl	8012740 <xTaskResumeAll>
 8011c00:	e758      	b.n	8011ab4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8011c02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011c04:	f000 f96d 	bl	8011ee2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011c08:	f000 fd9a 	bl	8012740 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011c0c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011c0e:	f000 f9ba 	bl	8011f86 <prvIsQueueEmpty>
 8011c12:	4603      	mov	r3, r0
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	f43f af4d 	beq.w	8011ab4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8011c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d00d      	beq.n	8011c3c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8011c20:	f002 fa98 	bl	8014154 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8011c24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011c26:	f000 f8b4 	bl	8011d92 <prvGetDisinheritPriorityAfterTimeout>
 8011c2a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c2e:	689b      	ldr	r3, [r3, #8]
 8011c30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011c32:	4618      	mov	r0, r3
 8011c34:	f001 fbec 	bl	8013410 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8011c38:	f002 fabc 	bl	80141b4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011c3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011c3e:	4618      	mov	r0, r3
 8011c40:	3738      	adds	r7, #56	; 0x38
 8011c42:	46bd      	mov	sp, r7
 8011c44:	bd80      	pop	{r7, pc}
 8011c46:	bf00      	nop
 8011c48:	e000ed04 	.word	0xe000ed04

08011c4c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011c4c:	b580      	push	{r7, lr}
 8011c4e:	b08e      	sub	sp, #56	; 0x38
 8011c50:	af00      	add	r7, sp, #0
 8011c52:	60f8      	str	r0, [r7, #12]
 8011c54:	60b9      	str	r1, [r7, #8]
 8011c56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8011c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d10a      	bne.n	8011c78 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8011c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c66:	f383 8811 	msr	BASEPRI, r3
 8011c6a:	f3bf 8f6f 	isb	sy
 8011c6e:	f3bf 8f4f 	dsb	sy
 8011c72:	623b      	str	r3, [r7, #32]
}
 8011c74:	bf00      	nop
 8011c76:	e7fe      	b.n	8011c76 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011c78:	68bb      	ldr	r3, [r7, #8]
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d103      	bne.n	8011c86 <xQueueReceiveFromISR+0x3a>
 8011c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d101      	bne.n	8011c8a <xQueueReceiveFromISR+0x3e>
 8011c86:	2301      	movs	r3, #1
 8011c88:	e000      	b.n	8011c8c <xQueueReceiveFromISR+0x40>
 8011c8a:	2300      	movs	r3, #0
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d10a      	bne.n	8011ca6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8011c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c94:	f383 8811 	msr	BASEPRI, r3
 8011c98:	f3bf 8f6f 	isb	sy
 8011c9c:	f3bf 8f4f 	dsb	sy
 8011ca0:	61fb      	str	r3, [r7, #28]
}
 8011ca2:	bf00      	nop
 8011ca4:	e7fe      	b.n	8011ca4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011ca6:	f002 fb37 	bl	8014318 <vPortValidateInterruptPriority>
	__asm volatile
 8011caa:	f3ef 8211 	mrs	r2, BASEPRI
 8011cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cb2:	f383 8811 	msr	BASEPRI, r3
 8011cb6:	f3bf 8f6f 	isb	sy
 8011cba:	f3bf 8f4f 	dsb	sy
 8011cbe:	61ba      	str	r2, [r7, #24]
 8011cc0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8011cc2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011cca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d02f      	beq.n	8011d32 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8011cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cd4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011cd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011cdc:	68b9      	ldr	r1, [r7, #8]
 8011cde:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011ce0:	f000 f8d9 	bl	8011e96 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ce6:	1e5a      	subs	r2, r3, #1
 8011ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cea:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8011cec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011cf4:	d112      	bne.n	8011d1c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cf8:	691b      	ldr	r3, [r3, #16]
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d016      	beq.n	8011d2c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d00:	3310      	adds	r3, #16
 8011d02:	4618      	mov	r0, r3
 8011d04:	f000 ffee 	bl	8012ce4 <xTaskRemoveFromEventList>
 8011d08:	4603      	mov	r3, r0
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d00e      	beq.n	8011d2c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d00b      	beq.n	8011d2c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	2201      	movs	r2, #1
 8011d18:	601a      	str	r2, [r3, #0]
 8011d1a:	e007      	b.n	8011d2c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011d1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d20:	3301      	adds	r3, #1
 8011d22:	b2db      	uxtb	r3, r3
 8011d24:	b25a      	sxtb	r2, r3
 8011d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8011d2c:	2301      	movs	r3, #1
 8011d2e:	637b      	str	r3, [r7, #52]	; 0x34
 8011d30:	e001      	b.n	8011d36 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8011d32:	2300      	movs	r3, #0
 8011d34:	637b      	str	r3, [r7, #52]	; 0x34
 8011d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d38:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011d3a:	693b      	ldr	r3, [r7, #16]
 8011d3c:	f383 8811 	msr	BASEPRI, r3
}
 8011d40:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8011d44:	4618      	mov	r0, r3
 8011d46:	3738      	adds	r7, #56	; 0x38
 8011d48:	46bd      	mov	sp, r7
 8011d4a:	bd80      	pop	{r7, pc}

08011d4c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8011d4c:	b580      	push	{r7, lr}
 8011d4e:	b084      	sub	sp, #16
 8011d50:	af00      	add	r7, sp, #0
 8011d52:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011d58:	68fb      	ldr	r3, [r7, #12]
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d10a      	bne.n	8011d74 <vQueueDelete+0x28>
	__asm volatile
 8011d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d62:	f383 8811 	msr	BASEPRI, r3
 8011d66:	f3bf 8f6f 	isb	sy
 8011d6a:	f3bf 8f4f 	dsb	sy
 8011d6e:	60bb      	str	r3, [r7, #8]
}
 8011d70:	bf00      	nop
 8011d72:	e7fe      	b.n	8011d72 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8011d74:	68f8      	ldr	r0, [r7, #12]
 8011d76:	f000 f95f 	bl	8012038 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8011d7a:	68fb      	ldr	r3, [r7, #12]
 8011d7c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d102      	bne.n	8011d8a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8011d84:	68f8      	ldr	r0, [r7, #12]
 8011d86:	f002 fbd3 	bl	8014530 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8011d8a:	bf00      	nop
 8011d8c:	3710      	adds	r7, #16
 8011d8e:	46bd      	mov	sp, r7
 8011d90:	bd80      	pop	{r7, pc}

08011d92 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8011d92:	b480      	push	{r7}
 8011d94:	b085      	sub	sp, #20
 8011d96:	af00      	add	r7, sp, #0
 8011d98:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d006      	beq.n	8011db0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011da6:	681b      	ldr	r3, [r3, #0]
 8011da8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8011dac:	60fb      	str	r3, [r7, #12]
 8011dae:	e001      	b.n	8011db4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011db0:	2300      	movs	r3, #0
 8011db2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011db4:	68fb      	ldr	r3, [r7, #12]
	}
 8011db6:	4618      	mov	r0, r3
 8011db8:	3714      	adds	r7, #20
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc0:	4770      	bx	lr

08011dc2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011dc2:	b580      	push	{r7, lr}
 8011dc4:	b086      	sub	sp, #24
 8011dc6:	af00      	add	r7, sp, #0
 8011dc8:	60f8      	str	r0, [r7, #12]
 8011dca:	60b9      	str	r1, [r7, #8]
 8011dcc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011dce:	2300      	movs	r3, #0
 8011dd0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011dd2:	68fb      	ldr	r3, [r7, #12]
 8011dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011dd6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d10d      	bne.n	8011dfc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011de0:	68fb      	ldr	r3, [r7, #12]
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d14d      	bne.n	8011e84 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	689b      	ldr	r3, [r3, #8]
 8011dec:	4618      	mov	r0, r3
 8011dee:	f001 faa1 	bl	8013334 <xTaskPriorityDisinherit>
 8011df2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	2200      	movs	r2, #0
 8011df8:	609a      	str	r2, [r3, #8]
 8011dfa:	e043      	b.n	8011e84 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d119      	bne.n	8011e36 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011e02:	68fb      	ldr	r3, [r7, #12]
 8011e04:	6858      	ldr	r0, [r3, #4]
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011e0a:	461a      	mov	r2, r3
 8011e0c:	68b9      	ldr	r1, [r7, #8]
 8011e0e:	f00f fa11 	bl	8021234 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011e12:	68fb      	ldr	r3, [r7, #12]
 8011e14:	685a      	ldr	r2, [r3, #4]
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011e1a:	441a      	add	r2, r3
 8011e1c:	68fb      	ldr	r3, [r7, #12]
 8011e1e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011e20:	68fb      	ldr	r3, [r7, #12]
 8011e22:	685a      	ldr	r2, [r3, #4]
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	689b      	ldr	r3, [r3, #8]
 8011e28:	429a      	cmp	r2, r3
 8011e2a:	d32b      	bcc.n	8011e84 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011e2c:	68fb      	ldr	r3, [r7, #12]
 8011e2e:	681a      	ldr	r2, [r3, #0]
 8011e30:	68fb      	ldr	r3, [r7, #12]
 8011e32:	605a      	str	r2, [r3, #4]
 8011e34:	e026      	b.n	8011e84 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	68d8      	ldr	r0, [r3, #12]
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011e3e:	461a      	mov	r2, r3
 8011e40:	68b9      	ldr	r1, [r7, #8]
 8011e42:	f00f f9f7 	bl	8021234 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011e46:	68fb      	ldr	r3, [r7, #12]
 8011e48:	68da      	ldr	r2, [r3, #12]
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011e4e:	425b      	negs	r3, r3
 8011e50:	441a      	add	r2, r3
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	68da      	ldr	r2, [r3, #12]
 8011e5a:	68fb      	ldr	r3, [r7, #12]
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	429a      	cmp	r2, r3
 8011e60:	d207      	bcs.n	8011e72 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011e62:	68fb      	ldr	r3, [r7, #12]
 8011e64:	689a      	ldr	r2, [r3, #8]
 8011e66:	68fb      	ldr	r3, [r7, #12]
 8011e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011e6a:	425b      	negs	r3, r3
 8011e6c:	441a      	add	r2, r3
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	2b02      	cmp	r3, #2
 8011e76:	d105      	bne.n	8011e84 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011e78:	693b      	ldr	r3, [r7, #16]
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d002      	beq.n	8011e84 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011e7e:	693b      	ldr	r3, [r7, #16]
 8011e80:	3b01      	subs	r3, #1
 8011e82:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011e84:	693b      	ldr	r3, [r7, #16]
 8011e86:	1c5a      	adds	r2, r3, #1
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8011e8c:	697b      	ldr	r3, [r7, #20]
}
 8011e8e:	4618      	mov	r0, r3
 8011e90:	3718      	adds	r7, #24
 8011e92:	46bd      	mov	sp, r7
 8011e94:	bd80      	pop	{r7, pc}

08011e96 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011e96:	b580      	push	{r7, lr}
 8011e98:	b082      	sub	sp, #8
 8011e9a:	af00      	add	r7, sp, #0
 8011e9c:	6078      	str	r0, [r7, #4]
 8011e9e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d018      	beq.n	8011eda <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	68da      	ldr	r2, [r3, #12]
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011eb0:	441a      	add	r2, r3
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	68da      	ldr	r2, [r3, #12]
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	689b      	ldr	r3, [r3, #8]
 8011ebe:	429a      	cmp	r2, r3
 8011ec0:	d303      	bcc.n	8011eca <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	681a      	ldr	r2, [r3, #0]
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	68d9      	ldr	r1, [r3, #12]
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ed2:	461a      	mov	r2, r3
 8011ed4:	6838      	ldr	r0, [r7, #0]
 8011ed6:	f00f f9ad 	bl	8021234 <memcpy>
	}
}
 8011eda:	bf00      	nop
 8011edc:	3708      	adds	r7, #8
 8011ede:	46bd      	mov	sp, r7
 8011ee0:	bd80      	pop	{r7, pc}

08011ee2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011ee2:	b580      	push	{r7, lr}
 8011ee4:	b084      	sub	sp, #16
 8011ee6:	af00      	add	r7, sp, #0
 8011ee8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011eea:	f002 f933 	bl	8014154 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011ef4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011ef6:	e011      	b.n	8011f1c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d012      	beq.n	8011f26 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	3324      	adds	r3, #36	; 0x24
 8011f04:	4618      	mov	r0, r3
 8011f06:	f000 feed 	bl	8012ce4 <xTaskRemoveFromEventList>
 8011f0a:	4603      	mov	r3, r0
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d001      	beq.n	8011f14 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011f10:	f000 ffc4 	bl	8012e9c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011f14:	7bfb      	ldrb	r3, [r7, #15]
 8011f16:	3b01      	subs	r3, #1
 8011f18:	b2db      	uxtb	r3, r3
 8011f1a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	dce9      	bgt.n	8011ef8 <prvUnlockQueue+0x16>
 8011f24:	e000      	b.n	8011f28 <prvUnlockQueue+0x46>
					break;
 8011f26:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	22ff      	movs	r2, #255	; 0xff
 8011f2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8011f30:	f002 f940 	bl	80141b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011f34:	f002 f90e 	bl	8014154 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011f3e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011f40:	e011      	b.n	8011f66 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	691b      	ldr	r3, [r3, #16]
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	d012      	beq.n	8011f70 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	3310      	adds	r3, #16
 8011f4e:	4618      	mov	r0, r3
 8011f50:	f000 fec8 	bl	8012ce4 <xTaskRemoveFromEventList>
 8011f54:	4603      	mov	r3, r0
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d001      	beq.n	8011f5e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011f5a:	f000 ff9f 	bl	8012e9c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011f5e:	7bbb      	ldrb	r3, [r7, #14]
 8011f60:	3b01      	subs	r3, #1
 8011f62:	b2db      	uxtb	r3, r3
 8011f64:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011f66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	dce9      	bgt.n	8011f42 <prvUnlockQueue+0x60>
 8011f6e:	e000      	b.n	8011f72 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011f70:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	22ff      	movs	r2, #255	; 0xff
 8011f76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8011f7a:	f002 f91b 	bl	80141b4 <vPortExitCritical>
}
 8011f7e:	bf00      	nop
 8011f80:	3710      	adds	r7, #16
 8011f82:	46bd      	mov	sp, r7
 8011f84:	bd80      	pop	{r7, pc}

08011f86 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011f86:	b580      	push	{r7, lr}
 8011f88:	b084      	sub	sp, #16
 8011f8a:	af00      	add	r7, sp, #0
 8011f8c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011f8e:	f002 f8e1 	bl	8014154 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d102      	bne.n	8011fa0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011f9a:	2301      	movs	r3, #1
 8011f9c:	60fb      	str	r3, [r7, #12]
 8011f9e:	e001      	b.n	8011fa4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011fa0:	2300      	movs	r3, #0
 8011fa2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011fa4:	f002 f906 	bl	80141b4 <vPortExitCritical>

	return xReturn;
 8011fa8:	68fb      	ldr	r3, [r7, #12]
}
 8011faa:	4618      	mov	r0, r3
 8011fac:	3710      	adds	r7, #16
 8011fae:	46bd      	mov	sp, r7
 8011fb0:	bd80      	pop	{r7, pc}

08011fb2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011fb2:	b580      	push	{r7, lr}
 8011fb4:	b084      	sub	sp, #16
 8011fb6:	af00      	add	r7, sp, #0
 8011fb8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011fba:	f002 f8cb 	bl	8014154 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011fc6:	429a      	cmp	r2, r3
 8011fc8:	d102      	bne.n	8011fd0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011fca:	2301      	movs	r3, #1
 8011fcc:	60fb      	str	r3, [r7, #12]
 8011fce:	e001      	b.n	8011fd4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011fd4:	f002 f8ee 	bl	80141b4 <vPortExitCritical>

	return xReturn;
 8011fd8:	68fb      	ldr	r3, [r7, #12]
}
 8011fda:	4618      	mov	r0, r3
 8011fdc:	3710      	adds	r7, #16
 8011fde:	46bd      	mov	sp, r7
 8011fe0:	bd80      	pop	{r7, pc}
	...

08011fe4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011fe4:	b480      	push	{r7}
 8011fe6:	b085      	sub	sp, #20
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	6078      	str	r0, [r7, #4]
 8011fec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011fee:	2300      	movs	r3, #0
 8011ff0:	60fb      	str	r3, [r7, #12]
 8011ff2:	e014      	b.n	801201e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011ff4:	4a0f      	ldr	r2, [pc, #60]	; (8012034 <vQueueAddToRegistry+0x50>)
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d10b      	bne.n	8012018 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012000:	490c      	ldr	r1, [pc, #48]	; (8012034 <vQueueAddToRegistry+0x50>)
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	683a      	ldr	r2, [r7, #0]
 8012006:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801200a:	4a0a      	ldr	r2, [pc, #40]	; (8012034 <vQueueAddToRegistry+0x50>)
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	00db      	lsls	r3, r3, #3
 8012010:	4413      	add	r3, r2
 8012012:	687a      	ldr	r2, [r7, #4]
 8012014:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012016:	e006      	b.n	8012026 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	3301      	adds	r3, #1
 801201c:	60fb      	str	r3, [r7, #12]
 801201e:	68fb      	ldr	r3, [r7, #12]
 8012020:	2b07      	cmp	r3, #7
 8012022:	d9e7      	bls.n	8011ff4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012024:	bf00      	nop
 8012026:	bf00      	nop
 8012028:	3714      	adds	r7, #20
 801202a:	46bd      	mov	sp, r7
 801202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012030:	4770      	bx	lr
 8012032:	bf00      	nop
 8012034:	2000de28 	.word	0x2000de28

08012038 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8012038:	b480      	push	{r7}
 801203a:	b085      	sub	sp, #20
 801203c:	af00      	add	r7, sp, #0
 801203e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012040:	2300      	movs	r3, #0
 8012042:	60fb      	str	r3, [r7, #12]
 8012044:	e016      	b.n	8012074 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8012046:	4a10      	ldr	r2, [pc, #64]	; (8012088 <vQueueUnregisterQueue+0x50>)
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	00db      	lsls	r3, r3, #3
 801204c:	4413      	add	r3, r2
 801204e:	685b      	ldr	r3, [r3, #4]
 8012050:	687a      	ldr	r2, [r7, #4]
 8012052:	429a      	cmp	r2, r3
 8012054:	d10b      	bne.n	801206e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8012056:	4a0c      	ldr	r2, [pc, #48]	; (8012088 <vQueueUnregisterQueue+0x50>)
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	2100      	movs	r1, #0
 801205c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8012060:	4a09      	ldr	r2, [pc, #36]	; (8012088 <vQueueUnregisterQueue+0x50>)
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	00db      	lsls	r3, r3, #3
 8012066:	4413      	add	r3, r2
 8012068:	2200      	movs	r2, #0
 801206a:	605a      	str	r2, [r3, #4]
				break;
 801206c:	e006      	b.n	801207c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	3301      	adds	r3, #1
 8012072:	60fb      	str	r3, [r7, #12]
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	2b07      	cmp	r3, #7
 8012078:	d9e5      	bls.n	8012046 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801207a:	bf00      	nop
 801207c:	bf00      	nop
 801207e:	3714      	adds	r7, #20
 8012080:	46bd      	mov	sp, r7
 8012082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012086:	4770      	bx	lr
 8012088:	2000de28 	.word	0x2000de28

0801208c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801208c:	b580      	push	{r7, lr}
 801208e:	b086      	sub	sp, #24
 8012090:	af00      	add	r7, sp, #0
 8012092:	60f8      	str	r0, [r7, #12]
 8012094:	60b9      	str	r1, [r7, #8]
 8012096:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 801209c:	f002 f85a 	bl	8014154 <vPortEnterCritical>
 80120a0:	697b      	ldr	r3, [r7, #20]
 80120a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80120a6:	b25b      	sxtb	r3, r3
 80120a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120ac:	d103      	bne.n	80120b6 <vQueueWaitForMessageRestricted+0x2a>
 80120ae:	697b      	ldr	r3, [r7, #20]
 80120b0:	2200      	movs	r2, #0
 80120b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80120b6:	697b      	ldr	r3, [r7, #20]
 80120b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80120bc:	b25b      	sxtb	r3, r3
 80120be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120c2:	d103      	bne.n	80120cc <vQueueWaitForMessageRestricted+0x40>
 80120c4:	697b      	ldr	r3, [r7, #20]
 80120c6:	2200      	movs	r2, #0
 80120c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80120cc:	f002 f872 	bl	80141b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80120d0:	697b      	ldr	r3, [r7, #20]
 80120d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d106      	bne.n	80120e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80120d8:	697b      	ldr	r3, [r7, #20]
 80120da:	3324      	adds	r3, #36	; 0x24
 80120dc:	687a      	ldr	r2, [r7, #4]
 80120de:	68b9      	ldr	r1, [r7, #8]
 80120e0:	4618      	mov	r0, r3
 80120e2:	f000 fdd3 	bl	8012c8c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80120e6:	6978      	ldr	r0, [r7, #20]
 80120e8:	f7ff fefb 	bl	8011ee2 <prvUnlockQueue>
	}
 80120ec:	bf00      	nop
 80120ee:	3718      	adds	r7, #24
 80120f0:	46bd      	mov	sp, r7
 80120f2:	bd80      	pop	{r7, pc}

080120f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80120f4:	b580      	push	{r7, lr}
 80120f6:	b08e      	sub	sp, #56	; 0x38
 80120f8:	af04      	add	r7, sp, #16
 80120fa:	60f8      	str	r0, [r7, #12]
 80120fc:	60b9      	str	r1, [r7, #8]
 80120fe:	607a      	str	r2, [r7, #4]
 8012100:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8012102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012104:	2b00      	cmp	r3, #0
 8012106:	d10a      	bne.n	801211e <xTaskCreateStatic+0x2a>
	__asm volatile
 8012108:	f04f 0350 	mov.w	r3, #80	; 0x50
 801210c:	f383 8811 	msr	BASEPRI, r3
 8012110:	f3bf 8f6f 	isb	sy
 8012114:	f3bf 8f4f 	dsb	sy
 8012118:	623b      	str	r3, [r7, #32]
}
 801211a:	bf00      	nop
 801211c:	e7fe      	b.n	801211c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801211e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012120:	2b00      	cmp	r3, #0
 8012122:	d10a      	bne.n	801213a <xTaskCreateStatic+0x46>
	__asm volatile
 8012124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012128:	f383 8811 	msr	BASEPRI, r3
 801212c:	f3bf 8f6f 	isb	sy
 8012130:	f3bf 8f4f 	dsb	sy
 8012134:	61fb      	str	r3, [r7, #28]
}
 8012136:	bf00      	nop
 8012138:	e7fe      	b.n	8012138 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801213a:	2360      	movs	r3, #96	; 0x60
 801213c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801213e:	693b      	ldr	r3, [r7, #16]
 8012140:	2b60      	cmp	r3, #96	; 0x60
 8012142:	d00a      	beq.n	801215a <xTaskCreateStatic+0x66>
	__asm volatile
 8012144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012148:	f383 8811 	msr	BASEPRI, r3
 801214c:	f3bf 8f6f 	isb	sy
 8012150:	f3bf 8f4f 	dsb	sy
 8012154:	61bb      	str	r3, [r7, #24]
}
 8012156:	bf00      	nop
 8012158:	e7fe      	b.n	8012158 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801215a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801215c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801215e:	2b00      	cmp	r3, #0
 8012160:	d01e      	beq.n	80121a0 <xTaskCreateStatic+0xac>
 8012162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012164:	2b00      	cmp	r3, #0
 8012166:	d01b      	beq.n	80121a0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801216a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801216c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801216e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012170:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012174:	2202      	movs	r2, #2
 8012176:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801217a:	2300      	movs	r3, #0
 801217c:	9303      	str	r3, [sp, #12]
 801217e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012180:	9302      	str	r3, [sp, #8]
 8012182:	f107 0314 	add.w	r3, r7, #20
 8012186:	9301      	str	r3, [sp, #4]
 8012188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801218a:	9300      	str	r3, [sp, #0]
 801218c:	683b      	ldr	r3, [r7, #0]
 801218e:	687a      	ldr	r2, [r7, #4]
 8012190:	68b9      	ldr	r1, [r7, #8]
 8012192:	68f8      	ldr	r0, [r7, #12]
 8012194:	f000 f850 	bl	8012238 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012198:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801219a:	f000 f8df 	bl	801235c <prvAddNewTaskToReadyList>
 801219e:	e001      	b.n	80121a4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80121a0:	2300      	movs	r3, #0
 80121a2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80121a4:	697b      	ldr	r3, [r7, #20]
	}
 80121a6:	4618      	mov	r0, r3
 80121a8:	3728      	adds	r7, #40	; 0x28
 80121aa:	46bd      	mov	sp, r7
 80121ac:	bd80      	pop	{r7, pc}

080121ae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80121ae:	b580      	push	{r7, lr}
 80121b0:	b08c      	sub	sp, #48	; 0x30
 80121b2:	af04      	add	r7, sp, #16
 80121b4:	60f8      	str	r0, [r7, #12]
 80121b6:	60b9      	str	r1, [r7, #8]
 80121b8:	603b      	str	r3, [r7, #0]
 80121ba:	4613      	mov	r3, r2
 80121bc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80121be:	88fb      	ldrh	r3, [r7, #6]
 80121c0:	009b      	lsls	r3, r3, #2
 80121c2:	4618      	mov	r0, r3
 80121c4:	f002 f8e8 	bl	8014398 <pvPortMalloc>
 80121c8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80121ca:	697b      	ldr	r3, [r7, #20]
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d00e      	beq.n	80121ee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80121d0:	2060      	movs	r0, #96	; 0x60
 80121d2:	f002 f8e1 	bl	8014398 <pvPortMalloc>
 80121d6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80121d8:	69fb      	ldr	r3, [r7, #28]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d003      	beq.n	80121e6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80121de:	69fb      	ldr	r3, [r7, #28]
 80121e0:	697a      	ldr	r2, [r7, #20]
 80121e2:	631a      	str	r2, [r3, #48]	; 0x30
 80121e4:	e005      	b.n	80121f2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80121e6:	6978      	ldr	r0, [r7, #20]
 80121e8:	f002 f9a2 	bl	8014530 <vPortFree>
 80121ec:	e001      	b.n	80121f2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80121ee:	2300      	movs	r3, #0
 80121f0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80121f2:	69fb      	ldr	r3, [r7, #28]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d017      	beq.n	8012228 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80121f8:	69fb      	ldr	r3, [r7, #28]
 80121fa:	2200      	movs	r2, #0
 80121fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012200:	88fa      	ldrh	r2, [r7, #6]
 8012202:	2300      	movs	r3, #0
 8012204:	9303      	str	r3, [sp, #12]
 8012206:	69fb      	ldr	r3, [r7, #28]
 8012208:	9302      	str	r3, [sp, #8]
 801220a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801220c:	9301      	str	r3, [sp, #4]
 801220e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012210:	9300      	str	r3, [sp, #0]
 8012212:	683b      	ldr	r3, [r7, #0]
 8012214:	68b9      	ldr	r1, [r7, #8]
 8012216:	68f8      	ldr	r0, [r7, #12]
 8012218:	f000 f80e 	bl	8012238 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801221c:	69f8      	ldr	r0, [r7, #28]
 801221e:	f000 f89d 	bl	801235c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012222:	2301      	movs	r3, #1
 8012224:	61bb      	str	r3, [r7, #24]
 8012226:	e002      	b.n	801222e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012228:	f04f 33ff 	mov.w	r3, #4294967295
 801222c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801222e:	69bb      	ldr	r3, [r7, #24]
	}
 8012230:	4618      	mov	r0, r3
 8012232:	3720      	adds	r7, #32
 8012234:	46bd      	mov	sp, r7
 8012236:	bd80      	pop	{r7, pc}

08012238 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012238:	b580      	push	{r7, lr}
 801223a:	b088      	sub	sp, #32
 801223c:	af00      	add	r7, sp, #0
 801223e:	60f8      	str	r0, [r7, #12]
 8012240:	60b9      	str	r1, [r7, #8]
 8012242:	607a      	str	r2, [r7, #4]
 8012244:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012248:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	009b      	lsls	r3, r3, #2
 801224e:	461a      	mov	r2, r3
 8012250:	21a5      	movs	r1, #165	; 0xa5
 8012252:	f00f f817 	bl	8021284 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012258:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8012260:	3b01      	subs	r3, #1
 8012262:	009b      	lsls	r3, r3, #2
 8012264:	4413      	add	r3, r2
 8012266:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012268:	69bb      	ldr	r3, [r7, #24]
 801226a:	f023 0307 	bic.w	r3, r3, #7
 801226e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012270:	69bb      	ldr	r3, [r7, #24]
 8012272:	f003 0307 	and.w	r3, r3, #7
 8012276:	2b00      	cmp	r3, #0
 8012278:	d00a      	beq.n	8012290 <prvInitialiseNewTask+0x58>
	__asm volatile
 801227a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801227e:	f383 8811 	msr	BASEPRI, r3
 8012282:	f3bf 8f6f 	isb	sy
 8012286:	f3bf 8f4f 	dsb	sy
 801228a:	617b      	str	r3, [r7, #20]
}
 801228c:	bf00      	nop
 801228e:	e7fe      	b.n	801228e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012290:	68bb      	ldr	r3, [r7, #8]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d01f      	beq.n	80122d6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012296:	2300      	movs	r3, #0
 8012298:	61fb      	str	r3, [r7, #28]
 801229a:	e012      	b.n	80122c2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801229c:	68ba      	ldr	r2, [r7, #8]
 801229e:	69fb      	ldr	r3, [r7, #28]
 80122a0:	4413      	add	r3, r2
 80122a2:	7819      	ldrb	r1, [r3, #0]
 80122a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80122a6:	69fb      	ldr	r3, [r7, #28]
 80122a8:	4413      	add	r3, r2
 80122aa:	3334      	adds	r3, #52	; 0x34
 80122ac:	460a      	mov	r2, r1
 80122ae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80122b0:	68ba      	ldr	r2, [r7, #8]
 80122b2:	69fb      	ldr	r3, [r7, #28]
 80122b4:	4413      	add	r3, r2
 80122b6:	781b      	ldrb	r3, [r3, #0]
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d006      	beq.n	80122ca <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80122bc:	69fb      	ldr	r3, [r7, #28]
 80122be:	3301      	adds	r3, #1
 80122c0:	61fb      	str	r3, [r7, #28]
 80122c2:	69fb      	ldr	r3, [r7, #28]
 80122c4:	2b0f      	cmp	r3, #15
 80122c6:	d9e9      	bls.n	801229c <prvInitialiseNewTask+0x64>
 80122c8:	e000      	b.n	80122cc <prvInitialiseNewTask+0x94>
			{
				break;
 80122ca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80122cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122ce:	2200      	movs	r2, #0
 80122d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80122d4:	e003      	b.n	80122de <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80122d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122d8:	2200      	movs	r2, #0
 80122da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80122de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122e0:	2b37      	cmp	r3, #55	; 0x37
 80122e2:	d901      	bls.n	80122e8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80122e4:	2337      	movs	r3, #55	; 0x37
 80122e6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80122e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80122ec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80122ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80122f2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80122f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122f6:	2200      	movs	r2, #0
 80122f8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80122fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122fc:	3304      	adds	r3, #4
 80122fe:	4618      	mov	r0, r3
 8012300:	f7fe fda0 	bl	8010e44 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012306:	3318      	adds	r3, #24
 8012308:	4618      	mov	r0, r3
 801230a:	f7fe fd9b 	bl	8010e44 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801230e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012310:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012312:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012316:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801231a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801231c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801231e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012322:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8012324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012326:	2200      	movs	r2, #0
 8012328:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801232a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801232c:	2200      	movs	r2, #0
 801232e:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012332:	2200      	movs	r2, #0
 8012334:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012338:	683a      	ldr	r2, [r7, #0]
 801233a:	68f9      	ldr	r1, [r7, #12]
 801233c:	69b8      	ldr	r0, [r7, #24]
 801233e:	f001 fddf 	bl	8013f00 <pxPortInitialiseStack>
 8012342:	4602      	mov	r2, r0
 8012344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012346:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801234a:	2b00      	cmp	r3, #0
 801234c:	d002      	beq.n	8012354 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801234e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012350:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012352:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012354:	bf00      	nop
 8012356:	3720      	adds	r7, #32
 8012358:	46bd      	mov	sp, r7
 801235a:	bd80      	pop	{r7, pc}

0801235c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801235c:	b580      	push	{r7, lr}
 801235e:	b082      	sub	sp, #8
 8012360:	af00      	add	r7, sp, #0
 8012362:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012364:	f001 fef6 	bl	8014154 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012368:	4b2d      	ldr	r3, [pc, #180]	; (8012420 <prvAddNewTaskToReadyList+0xc4>)
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	3301      	adds	r3, #1
 801236e:	4a2c      	ldr	r2, [pc, #176]	; (8012420 <prvAddNewTaskToReadyList+0xc4>)
 8012370:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012372:	4b2c      	ldr	r3, [pc, #176]	; (8012424 <prvAddNewTaskToReadyList+0xc8>)
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	2b00      	cmp	r3, #0
 8012378:	d109      	bne.n	801238e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801237a:	4a2a      	ldr	r2, [pc, #168]	; (8012424 <prvAddNewTaskToReadyList+0xc8>)
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012380:	4b27      	ldr	r3, [pc, #156]	; (8012420 <prvAddNewTaskToReadyList+0xc4>)
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	2b01      	cmp	r3, #1
 8012386:	d110      	bne.n	80123aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012388:	f000 fdac 	bl	8012ee4 <prvInitialiseTaskLists>
 801238c:	e00d      	b.n	80123aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801238e:	4b26      	ldr	r3, [pc, #152]	; (8012428 <prvAddNewTaskToReadyList+0xcc>)
 8012390:	681b      	ldr	r3, [r3, #0]
 8012392:	2b00      	cmp	r3, #0
 8012394:	d109      	bne.n	80123aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012396:	4b23      	ldr	r3, [pc, #140]	; (8012424 <prvAddNewTaskToReadyList+0xc8>)
 8012398:	681b      	ldr	r3, [r3, #0]
 801239a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123a0:	429a      	cmp	r2, r3
 80123a2:	d802      	bhi.n	80123aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80123a4:	4a1f      	ldr	r2, [pc, #124]	; (8012424 <prvAddNewTaskToReadyList+0xc8>)
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80123aa:	4b20      	ldr	r3, [pc, #128]	; (801242c <prvAddNewTaskToReadyList+0xd0>)
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	3301      	adds	r3, #1
 80123b0:	4a1e      	ldr	r2, [pc, #120]	; (801242c <prvAddNewTaskToReadyList+0xd0>)
 80123b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80123b4:	4b1d      	ldr	r3, [pc, #116]	; (801242c <prvAddNewTaskToReadyList+0xd0>)
 80123b6:	681a      	ldr	r2, [r3, #0]
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80123c0:	4b1b      	ldr	r3, [pc, #108]	; (8012430 <prvAddNewTaskToReadyList+0xd4>)
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	429a      	cmp	r2, r3
 80123c6:	d903      	bls.n	80123d0 <prvAddNewTaskToReadyList+0x74>
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123cc:	4a18      	ldr	r2, [pc, #96]	; (8012430 <prvAddNewTaskToReadyList+0xd4>)
 80123ce:	6013      	str	r3, [r2, #0]
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80123d4:	4613      	mov	r3, r2
 80123d6:	009b      	lsls	r3, r3, #2
 80123d8:	4413      	add	r3, r2
 80123da:	009b      	lsls	r3, r3, #2
 80123dc:	4a15      	ldr	r2, [pc, #84]	; (8012434 <prvAddNewTaskToReadyList+0xd8>)
 80123de:	441a      	add	r2, r3
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	3304      	adds	r3, #4
 80123e4:	4619      	mov	r1, r3
 80123e6:	4610      	mov	r0, r2
 80123e8:	f7fe fd39 	bl	8010e5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80123ec:	f001 fee2 	bl	80141b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80123f0:	4b0d      	ldr	r3, [pc, #52]	; (8012428 <prvAddNewTaskToReadyList+0xcc>)
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d00e      	beq.n	8012416 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80123f8:	4b0a      	ldr	r3, [pc, #40]	; (8012424 <prvAddNewTaskToReadyList+0xc8>)
 80123fa:	681b      	ldr	r3, [r3, #0]
 80123fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012402:	429a      	cmp	r2, r3
 8012404:	d207      	bcs.n	8012416 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012406:	4b0c      	ldr	r3, [pc, #48]	; (8012438 <prvAddNewTaskToReadyList+0xdc>)
 8012408:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801240c:	601a      	str	r2, [r3, #0]
 801240e:	f3bf 8f4f 	dsb	sy
 8012412:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012416:	bf00      	nop
 8012418:	3708      	adds	r7, #8
 801241a:	46bd      	mov	sp, r7
 801241c:	bd80      	pop	{r7, pc}
 801241e:	bf00      	nop
 8012420:	2000e33c 	.word	0x2000e33c
 8012424:	2000de68 	.word	0x2000de68
 8012428:	2000e348 	.word	0x2000e348
 801242c:	2000e358 	.word	0x2000e358
 8012430:	2000e344 	.word	0x2000e344
 8012434:	2000de6c 	.word	0x2000de6c
 8012438:	e000ed04 	.word	0xe000ed04

0801243c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 801243c:	b580      	push	{r7, lr}
 801243e:	b084      	sub	sp, #16
 8012440:	af00      	add	r7, sp, #0
 8012442:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8012444:	f001 fe86 	bl	8014154 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	2b00      	cmp	r3, #0
 801244c:	d102      	bne.n	8012454 <vTaskDelete+0x18>
 801244e:	4b2c      	ldr	r3, [pc, #176]	; (8012500 <vTaskDelete+0xc4>)
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	e000      	b.n	8012456 <vTaskDelete+0x1a>
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	3304      	adds	r3, #4
 801245c:	4618      	mov	r0, r3
 801245e:	f7fe fd5b 	bl	8010f18 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012462:	68fb      	ldr	r3, [r7, #12]
 8012464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012466:	2b00      	cmp	r3, #0
 8012468:	d004      	beq.n	8012474 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801246a:	68fb      	ldr	r3, [r7, #12]
 801246c:	3318      	adds	r3, #24
 801246e:	4618      	mov	r0, r3
 8012470:	f7fe fd52 	bl	8010f18 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8012474:	4b23      	ldr	r3, [pc, #140]	; (8012504 <vTaskDelete+0xc8>)
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	3301      	adds	r3, #1
 801247a:	4a22      	ldr	r2, [pc, #136]	; (8012504 <vTaskDelete+0xc8>)
 801247c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 801247e:	4b20      	ldr	r3, [pc, #128]	; (8012500 <vTaskDelete+0xc4>)
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	68fa      	ldr	r2, [r7, #12]
 8012484:	429a      	cmp	r2, r3
 8012486:	d10b      	bne.n	80124a0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8012488:	68fb      	ldr	r3, [r7, #12]
 801248a:	3304      	adds	r3, #4
 801248c:	4619      	mov	r1, r3
 801248e:	481e      	ldr	r0, [pc, #120]	; (8012508 <vTaskDelete+0xcc>)
 8012490:	f7fe fce5 	bl	8010e5e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8012494:	4b1d      	ldr	r3, [pc, #116]	; (801250c <vTaskDelete+0xd0>)
 8012496:	681b      	ldr	r3, [r3, #0]
 8012498:	3301      	adds	r3, #1
 801249a:	4a1c      	ldr	r2, [pc, #112]	; (801250c <vTaskDelete+0xd0>)
 801249c:	6013      	str	r3, [r2, #0]
 801249e:	e009      	b.n	80124b4 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80124a0:	4b1b      	ldr	r3, [pc, #108]	; (8012510 <vTaskDelete+0xd4>)
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	3b01      	subs	r3, #1
 80124a6:	4a1a      	ldr	r2, [pc, #104]	; (8012510 <vTaskDelete+0xd4>)
 80124a8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80124aa:	68f8      	ldr	r0, [r7, #12]
 80124ac:	f000 fe5c 	bl	8013168 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80124b0:	f000 fe8a 	bl	80131c8 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80124b4:	f001 fe7e 	bl	80141b4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80124b8:	4b16      	ldr	r3, [pc, #88]	; (8012514 <vTaskDelete+0xd8>)
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d01b      	beq.n	80124f8 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 80124c0:	4b0f      	ldr	r3, [pc, #60]	; (8012500 <vTaskDelete+0xc4>)
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	68fa      	ldr	r2, [r7, #12]
 80124c6:	429a      	cmp	r2, r3
 80124c8:	d116      	bne.n	80124f8 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80124ca:	4b13      	ldr	r3, [pc, #76]	; (8012518 <vTaskDelete+0xdc>)
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d00a      	beq.n	80124e8 <vTaskDelete+0xac>
	__asm volatile
 80124d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124d6:	f383 8811 	msr	BASEPRI, r3
 80124da:	f3bf 8f6f 	isb	sy
 80124de:	f3bf 8f4f 	dsb	sy
 80124e2:	60bb      	str	r3, [r7, #8]
}
 80124e4:	bf00      	nop
 80124e6:	e7fe      	b.n	80124e6 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80124e8:	4b0c      	ldr	r3, [pc, #48]	; (801251c <vTaskDelete+0xe0>)
 80124ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80124ee:	601a      	str	r2, [r3, #0]
 80124f0:	f3bf 8f4f 	dsb	sy
 80124f4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80124f8:	bf00      	nop
 80124fa:	3710      	adds	r7, #16
 80124fc:	46bd      	mov	sp, r7
 80124fe:	bd80      	pop	{r7, pc}
 8012500:	2000de68 	.word	0x2000de68
 8012504:	2000e358 	.word	0x2000e358
 8012508:	2000e310 	.word	0x2000e310
 801250c:	2000e324 	.word	0x2000e324
 8012510:	2000e33c 	.word	0x2000e33c
 8012514:	2000e348 	.word	0x2000e348
 8012518:	2000e364 	.word	0x2000e364
 801251c:	e000ed04 	.word	0xe000ed04

08012520 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012520:	b580      	push	{r7, lr}
 8012522:	b084      	sub	sp, #16
 8012524:	af00      	add	r7, sp, #0
 8012526:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012528:	2300      	movs	r3, #0
 801252a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	2b00      	cmp	r3, #0
 8012530:	d017      	beq.n	8012562 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012532:	4b13      	ldr	r3, [pc, #76]	; (8012580 <vTaskDelay+0x60>)
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	2b00      	cmp	r3, #0
 8012538:	d00a      	beq.n	8012550 <vTaskDelay+0x30>
	__asm volatile
 801253a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801253e:	f383 8811 	msr	BASEPRI, r3
 8012542:	f3bf 8f6f 	isb	sy
 8012546:	f3bf 8f4f 	dsb	sy
 801254a:	60bb      	str	r3, [r7, #8]
}
 801254c:	bf00      	nop
 801254e:	e7fe      	b.n	801254e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012550:	f000 f8e8 	bl	8012724 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012554:	2100      	movs	r1, #0
 8012556:	6878      	ldr	r0, [r7, #4]
 8012558:	f001 f930 	bl	80137bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801255c:	f000 f8f0 	bl	8012740 <xTaskResumeAll>
 8012560:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	2b00      	cmp	r3, #0
 8012566:	d107      	bne.n	8012578 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8012568:	4b06      	ldr	r3, [pc, #24]	; (8012584 <vTaskDelay+0x64>)
 801256a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801256e:	601a      	str	r2, [r3, #0]
 8012570:	f3bf 8f4f 	dsb	sy
 8012574:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012578:	bf00      	nop
 801257a:	3710      	adds	r7, #16
 801257c:	46bd      	mov	sp, r7
 801257e:	bd80      	pop	{r7, pc}
 8012580:	2000e364 	.word	0x2000e364
 8012584:	e000ed04 	.word	0xe000ed04

08012588 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8012588:	b580      	push	{r7, lr}
 801258a:	b088      	sub	sp, #32
 801258c:	af00      	add	r7, sp, #0
 801258e:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8012594:	69bb      	ldr	r3, [r7, #24]
 8012596:	2b00      	cmp	r3, #0
 8012598:	d10a      	bne.n	80125b0 <eTaskGetState+0x28>
	__asm volatile
 801259a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801259e:	f383 8811 	msr	BASEPRI, r3
 80125a2:	f3bf 8f6f 	isb	sy
 80125a6:	f3bf 8f4f 	dsb	sy
 80125aa:	60bb      	str	r3, [r7, #8]
}
 80125ac:	bf00      	nop
 80125ae:	e7fe      	b.n	80125ae <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 80125b0:	4b23      	ldr	r3, [pc, #140]	; (8012640 <eTaskGetState+0xb8>)
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	69ba      	ldr	r2, [r7, #24]
 80125b6:	429a      	cmp	r2, r3
 80125b8:	d102      	bne.n	80125c0 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 80125ba:	2300      	movs	r3, #0
 80125bc:	77fb      	strb	r3, [r7, #31]
 80125be:	e03a      	b.n	8012636 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 80125c0:	f001 fdc8 	bl	8014154 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80125c4:	69bb      	ldr	r3, [r7, #24]
 80125c6:	695b      	ldr	r3, [r3, #20]
 80125c8:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 80125ca:	4b1e      	ldr	r3, [pc, #120]	; (8012644 <eTaskGetState+0xbc>)
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80125d0:	4b1d      	ldr	r3, [pc, #116]	; (8012648 <eTaskGetState+0xc0>)
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 80125d6:	f001 fded 	bl	80141b4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80125da:	697a      	ldr	r2, [r7, #20]
 80125dc:	693b      	ldr	r3, [r7, #16]
 80125de:	429a      	cmp	r2, r3
 80125e0:	d003      	beq.n	80125ea <eTaskGetState+0x62>
 80125e2:	697a      	ldr	r2, [r7, #20]
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	429a      	cmp	r2, r3
 80125e8:	d102      	bne.n	80125f0 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 80125ea:	2302      	movs	r3, #2
 80125ec:	77fb      	strb	r3, [r7, #31]
 80125ee:	e022      	b.n	8012636 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 80125f0:	697b      	ldr	r3, [r7, #20]
 80125f2:	4a16      	ldr	r2, [pc, #88]	; (801264c <eTaskGetState+0xc4>)
 80125f4:	4293      	cmp	r3, r2
 80125f6:	d112      	bne.n	801261e <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 80125f8:	69bb      	ldr	r3, [r7, #24]
 80125fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d10b      	bne.n	8012618 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8012600:	69bb      	ldr	r3, [r7, #24]
 8012602:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8012606:	b2db      	uxtb	r3, r3
 8012608:	2b01      	cmp	r3, #1
 801260a:	d102      	bne.n	8012612 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 801260c:	2302      	movs	r3, #2
 801260e:	77fb      	strb	r3, [r7, #31]
 8012610:	e011      	b.n	8012636 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8012612:	2303      	movs	r3, #3
 8012614:	77fb      	strb	r3, [r7, #31]
 8012616:	e00e      	b.n	8012636 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8012618:	2302      	movs	r3, #2
 801261a:	77fb      	strb	r3, [r7, #31]
 801261c:	e00b      	b.n	8012636 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 801261e:	697b      	ldr	r3, [r7, #20]
 8012620:	4a0b      	ldr	r2, [pc, #44]	; (8012650 <eTaskGetState+0xc8>)
 8012622:	4293      	cmp	r3, r2
 8012624:	d002      	beq.n	801262c <eTaskGetState+0xa4>
 8012626:	697b      	ldr	r3, [r7, #20]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d102      	bne.n	8012632 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 801262c:	2304      	movs	r3, #4
 801262e:	77fb      	strb	r3, [r7, #31]
 8012630:	e001      	b.n	8012636 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8012632:	2301      	movs	r3, #1
 8012634:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8012636:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8012638:	4618      	mov	r0, r3
 801263a:	3720      	adds	r7, #32
 801263c:	46bd      	mov	sp, r7
 801263e:	bd80      	pop	{r7, pc}
 8012640:	2000de68 	.word	0x2000de68
 8012644:	2000e2f4 	.word	0x2000e2f4
 8012648:	2000e2f8 	.word	0x2000e2f8
 801264c:	2000e328 	.word	0x2000e328
 8012650:	2000e310 	.word	0x2000e310

08012654 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b08a      	sub	sp, #40	; 0x28
 8012658:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801265a:	2300      	movs	r3, #0
 801265c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801265e:	2300      	movs	r3, #0
 8012660:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012662:	463a      	mov	r2, r7
 8012664:	1d39      	adds	r1, r7, #4
 8012666:	f107 0308 	add.w	r3, r7, #8
 801266a:	4618      	mov	r0, r3
 801266c:	f7fe fb96 	bl	8010d9c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012670:	6839      	ldr	r1, [r7, #0]
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	68ba      	ldr	r2, [r7, #8]
 8012676:	9202      	str	r2, [sp, #8]
 8012678:	9301      	str	r3, [sp, #4]
 801267a:	2300      	movs	r3, #0
 801267c:	9300      	str	r3, [sp, #0]
 801267e:	2300      	movs	r3, #0
 8012680:	460a      	mov	r2, r1
 8012682:	4922      	ldr	r1, [pc, #136]	; (801270c <vTaskStartScheduler+0xb8>)
 8012684:	4822      	ldr	r0, [pc, #136]	; (8012710 <vTaskStartScheduler+0xbc>)
 8012686:	f7ff fd35 	bl	80120f4 <xTaskCreateStatic>
 801268a:	4603      	mov	r3, r0
 801268c:	4a21      	ldr	r2, [pc, #132]	; (8012714 <vTaskStartScheduler+0xc0>)
 801268e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012690:	4b20      	ldr	r3, [pc, #128]	; (8012714 <vTaskStartScheduler+0xc0>)
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d002      	beq.n	801269e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012698:	2301      	movs	r3, #1
 801269a:	617b      	str	r3, [r7, #20]
 801269c:	e001      	b.n	80126a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801269e:	2300      	movs	r3, #0
 80126a0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80126a2:	697b      	ldr	r3, [r7, #20]
 80126a4:	2b01      	cmp	r3, #1
 80126a6:	d102      	bne.n	80126ae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80126a8:	f001 f8dc 	bl	8013864 <xTimerCreateTimerTask>
 80126ac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80126ae:	697b      	ldr	r3, [r7, #20]
 80126b0:	2b01      	cmp	r3, #1
 80126b2:	d118      	bne.n	80126e6 <vTaskStartScheduler+0x92>
	__asm volatile
 80126b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126b8:	f383 8811 	msr	BASEPRI, r3
 80126bc:	f3bf 8f6f 	isb	sy
 80126c0:	f3bf 8f4f 	dsb	sy
 80126c4:	613b      	str	r3, [r7, #16]
}
 80126c6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80126c8:	4b13      	ldr	r3, [pc, #76]	; (8012718 <vTaskStartScheduler+0xc4>)
 80126ca:	f04f 32ff 	mov.w	r2, #4294967295
 80126ce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80126d0:	4b12      	ldr	r3, [pc, #72]	; (801271c <vTaskStartScheduler+0xc8>)
 80126d2:	2201      	movs	r2, #1
 80126d4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80126d6:	4b12      	ldr	r3, [pc, #72]	; (8012720 <vTaskStartScheduler+0xcc>)
 80126d8:	2200      	movs	r2, #0
 80126da:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80126dc:	f7ef f9fa 	bl	8001ad4 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80126e0:	f001 fc96 	bl	8014010 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80126e4:	e00e      	b.n	8012704 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80126e6:	697b      	ldr	r3, [r7, #20]
 80126e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80126ec:	d10a      	bne.n	8012704 <vTaskStartScheduler+0xb0>
	__asm volatile
 80126ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126f2:	f383 8811 	msr	BASEPRI, r3
 80126f6:	f3bf 8f6f 	isb	sy
 80126fa:	f3bf 8f4f 	dsb	sy
 80126fe:	60fb      	str	r3, [r7, #12]
}
 8012700:	bf00      	nop
 8012702:	e7fe      	b.n	8012702 <vTaskStartScheduler+0xae>
}
 8012704:	bf00      	nop
 8012706:	3718      	adds	r7, #24
 8012708:	46bd      	mov	sp, r7
 801270a:	bd80      	pop	{r7, pc}
 801270c:	08027888 	.word	0x08027888
 8012710:	08012eb5 	.word	0x08012eb5
 8012714:	2000e360 	.word	0x2000e360
 8012718:	2000e35c 	.word	0x2000e35c
 801271c:	2000e348 	.word	0x2000e348
 8012720:	2000e340 	.word	0x2000e340

08012724 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012724:	b480      	push	{r7}
 8012726:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012728:	4b04      	ldr	r3, [pc, #16]	; (801273c <vTaskSuspendAll+0x18>)
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	3301      	adds	r3, #1
 801272e:	4a03      	ldr	r2, [pc, #12]	; (801273c <vTaskSuspendAll+0x18>)
 8012730:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012732:	bf00      	nop
 8012734:	46bd      	mov	sp, r7
 8012736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801273a:	4770      	bx	lr
 801273c:	2000e364 	.word	0x2000e364

08012740 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012740:	b580      	push	{r7, lr}
 8012742:	b084      	sub	sp, #16
 8012744:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012746:	2300      	movs	r3, #0
 8012748:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801274a:	2300      	movs	r3, #0
 801274c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801274e:	4b42      	ldr	r3, [pc, #264]	; (8012858 <xTaskResumeAll+0x118>)
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d10a      	bne.n	801276c <xTaskResumeAll+0x2c>
	__asm volatile
 8012756:	f04f 0350 	mov.w	r3, #80	; 0x50
 801275a:	f383 8811 	msr	BASEPRI, r3
 801275e:	f3bf 8f6f 	isb	sy
 8012762:	f3bf 8f4f 	dsb	sy
 8012766:	603b      	str	r3, [r7, #0]
}
 8012768:	bf00      	nop
 801276a:	e7fe      	b.n	801276a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801276c:	f001 fcf2 	bl	8014154 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012770:	4b39      	ldr	r3, [pc, #228]	; (8012858 <xTaskResumeAll+0x118>)
 8012772:	681b      	ldr	r3, [r3, #0]
 8012774:	3b01      	subs	r3, #1
 8012776:	4a38      	ldr	r2, [pc, #224]	; (8012858 <xTaskResumeAll+0x118>)
 8012778:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801277a:	4b37      	ldr	r3, [pc, #220]	; (8012858 <xTaskResumeAll+0x118>)
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	2b00      	cmp	r3, #0
 8012780:	d162      	bne.n	8012848 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012782:	4b36      	ldr	r3, [pc, #216]	; (801285c <xTaskResumeAll+0x11c>)
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	2b00      	cmp	r3, #0
 8012788:	d05e      	beq.n	8012848 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801278a:	e02f      	b.n	80127ec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801278c:	4b34      	ldr	r3, [pc, #208]	; (8012860 <xTaskResumeAll+0x120>)
 801278e:	68db      	ldr	r3, [r3, #12]
 8012790:	68db      	ldr	r3, [r3, #12]
 8012792:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012794:	68fb      	ldr	r3, [r7, #12]
 8012796:	3318      	adds	r3, #24
 8012798:	4618      	mov	r0, r3
 801279a:	f7fe fbbd 	bl	8010f18 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	3304      	adds	r3, #4
 80127a2:	4618      	mov	r0, r3
 80127a4:	f7fe fbb8 	bl	8010f18 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80127ac:	4b2d      	ldr	r3, [pc, #180]	; (8012864 <xTaskResumeAll+0x124>)
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	429a      	cmp	r2, r3
 80127b2:	d903      	bls.n	80127bc <xTaskResumeAll+0x7c>
 80127b4:	68fb      	ldr	r3, [r7, #12]
 80127b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80127b8:	4a2a      	ldr	r2, [pc, #168]	; (8012864 <xTaskResumeAll+0x124>)
 80127ba:	6013      	str	r3, [r2, #0]
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80127c0:	4613      	mov	r3, r2
 80127c2:	009b      	lsls	r3, r3, #2
 80127c4:	4413      	add	r3, r2
 80127c6:	009b      	lsls	r3, r3, #2
 80127c8:	4a27      	ldr	r2, [pc, #156]	; (8012868 <xTaskResumeAll+0x128>)
 80127ca:	441a      	add	r2, r3
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	3304      	adds	r3, #4
 80127d0:	4619      	mov	r1, r3
 80127d2:	4610      	mov	r0, r2
 80127d4:	f7fe fb43 	bl	8010e5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80127dc:	4b23      	ldr	r3, [pc, #140]	; (801286c <xTaskResumeAll+0x12c>)
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80127e2:	429a      	cmp	r2, r3
 80127e4:	d302      	bcc.n	80127ec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80127e6:	4b22      	ldr	r3, [pc, #136]	; (8012870 <xTaskResumeAll+0x130>)
 80127e8:	2201      	movs	r2, #1
 80127ea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80127ec:	4b1c      	ldr	r3, [pc, #112]	; (8012860 <xTaskResumeAll+0x120>)
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d1cb      	bne.n	801278c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d001      	beq.n	80127fe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80127fa:	f000 fce5 	bl	80131c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80127fe:	4b1d      	ldr	r3, [pc, #116]	; (8012874 <xTaskResumeAll+0x134>)
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	2b00      	cmp	r3, #0
 8012808:	d010      	beq.n	801282c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801280a:	f000 f8e9 	bl	80129e0 <xTaskIncrementTick>
 801280e:	4603      	mov	r3, r0
 8012810:	2b00      	cmp	r3, #0
 8012812:	d002      	beq.n	801281a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8012814:	4b16      	ldr	r3, [pc, #88]	; (8012870 <xTaskResumeAll+0x130>)
 8012816:	2201      	movs	r2, #1
 8012818:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	3b01      	subs	r3, #1
 801281e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	2b00      	cmp	r3, #0
 8012824:	d1f1      	bne.n	801280a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8012826:	4b13      	ldr	r3, [pc, #76]	; (8012874 <xTaskResumeAll+0x134>)
 8012828:	2200      	movs	r2, #0
 801282a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801282c:	4b10      	ldr	r3, [pc, #64]	; (8012870 <xTaskResumeAll+0x130>)
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	2b00      	cmp	r3, #0
 8012832:	d009      	beq.n	8012848 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012834:	2301      	movs	r3, #1
 8012836:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012838:	4b0f      	ldr	r3, [pc, #60]	; (8012878 <xTaskResumeAll+0x138>)
 801283a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801283e:	601a      	str	r2, [r3, #0]
 8012840:	f3bf 8f4f 	dsb	sy
 8012844:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012848:	f001 fcb4 	bl	80141b4 <vPortExitCritical>

	return xAlreadyYielded;
 801284c:	68bb      	ldr	r3, [r7, #8]
}
 801284e:	4618      	mov	r0, r3
 8012850:	3710      	adds	r7, #16
 8012852:	46bd      	mov	sp, r7
 8012854:	bd80      	pop	{r7, pc}
 8012856:	bf00      	nop
 8012858:	2000e364 	.word	0x2000e364
 801285c:	2000e33c 	.word	0x2000e33c
 8012860:	2000e2fc 	.word	0x2000e2fc
 8012864:	2000e344 	.word	0x2000e344
 8012868:	2000de6c 	.word	0x2000de6c
 801286c:	2000de68 	.word	0x2000de68
 8012870:	2000e350 	.word	0x2000e350
 8012874:	2000e34c 	.word	0x2000e34c
 8012878:	e000ed04 	.word	0xe000ed04

0801287c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801287c:	b480      	push	{r7}
 801287e:	b083      	sub	sp, #12
 8012880:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012882:	4b05      	ldr	r3, [pc, #20]	; (8012898 <xTaskGetTickCount+0x1c>)
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012888:	687b      	ldr	r3, [r7, #4]
}
 801288a:	4618      	mov	r0, r3
 801288c:	370c      	adds	r7, #12
 801288e:	46bd      	mov	sp, r7
 8012890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012894:	4770      	bx	lr
 8012896:	bf00      	nop
 8012898:	2000e340 	.word	0x2000e340

0801289c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801289c:	b580      	push	{r7, lr}
 801289e:	b082      	sub	sp, #8
 80128a0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80128a2:	f001 fd39 	bl	8014318 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80128a6:	2300      	movs	r3, #0
 80128a8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80128aa:	4b04      	ldr	r3, [pc, #16]	; (80128bc <xTaskGetTickCountFromISR+0x20>)
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80128b0:	683b      	ldr	r3, [r7, #0]
}
 80128b2:	4618      	mov	r0, r3
 80128b4:	3708      	adds	r7, #8
 80128b6:	46bd      	mov	sp, r7
 80128b8:	bd80      	pop	{r7, pc}
 80128ba:	bf00      	nop
 80128bc:	2000e340 	.word	0x2000e340

080128c0 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 80128c0:	b580      	push	{r7, lr}
 80128c2:	b086      	sub	sp, #24
 80128c4:	af00      	add	r7, sp, #0
 80128c6:	60f8      	str	r0, [r7, #12]
 80128c8:	60b9      	str	r1, [r7, #8]
 80128ca:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 80128cc:	2300      	movs	r3, #0
 80128ce:	617b      	str	r3, [r7, #20]
 80128d0:	2338      	movs	r3, #56	; 0x38
 80128d2:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 80128d4:	f7ff ff26 	bl	8012724 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 80128d8:	4b3b      	ldr	r3, [pc, #236]	; (80129c8 <uxTaskGetSystemState+0x108>)
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	68ba      	ldr	r2, [r7, #8]
 80128de:	429a      	cmp	r2, r3
 80128e0:	d36a      	bcc.n	80129b8 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 80128e2:	693b      	ldr	r3, [r7, #16]
 80128e4:	3b01      	subs	r3, #1
 80128e6:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 80128e8:	697a      	ldr	r2, [r7, #20]
 80128ea:	4613      	mov	r3, r2
 80128ec:	00db      	lsls	r3, r3, #3
 80128ee:	4413      	add	r3, r2
 80128f0:	009b      	lsls	r3, r3, #2
 80128f2:	461a      	mov	r2, r3
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	1898      	adds	r0, r3, r2
 80128f8:	693a      	ldr	r2, [r7, #16]
 80128fa:	4613      	mov	r3, r2
 80128fc:	009b      	lsls	r3, r3, #2
 80128fe:	4413      	add	r3, r2
 8012900:	009b      	lsls	r3, r3, #2
 8012902:	4a32      	ldr	r2, [pc, #200]	; (80129cc <uxTaskGetSystemState+0x10c>)
 8012904:	4413      	add	r3, r2
 8012906:	2201      	movs	r2, #1
 8012908:	4619      	mov	r1, r3
 801290a:	f000 fbbf 	bl	801308c <prvListTasksWithinSingleList>
 801290e:	4602      	mov	r2, r0
 8012910:	697b      	ldr	r3, [r7, #20]
 8012912:	4413      	add	r3, r2
 8012914:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012916:	693b      	ldr	r3, [r7, #16]
 8012918:	2b00      	cmp	r3, #0
 801291a:	d1e2      	bne.n	80128e2 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 801291c:	697a      	ldr	r2, [r7, #20]
 801291e:	4613      	mov	r3, r2
 8012920:	00db      	lsls	r3, r3, #3
 8012922:	4413      	add	r3, r2
 8012924:	009b      	lsls	r3, r3, #2
 8012926:	461a      	mov	r2, r3
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	4413      	add	r3, r2
 801292c:	4a28      	ldr	r2, [pc, #160]	; (80129d0 <uxTaskGetSystemState+0x110>)
 801292e:	6811      	ldr	r1, [r2, #0]
 8012930:	2202      	movs	r2, #2
 8012932:	4618      	mov	r0, r3
 8012934:	f000 fbaa 	bl	801308c <prvListTasksWithinSingleList>
 8012938:	4602      	mov	r2, r0
 801293a:	697b      	ldr	r3, [r7, #20]
 801293c:	4413      	add	r3, r2
 801293e:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8012940:	697a      	ldr	r2, [r7, #20]
 8012942:	4613      	mov	r3, r2
 8012944:	00db      	lsls	r3, r3, #3
 8012946:	4413      	add	r3, r2
 8012948:	009b      	lsls	r3, r3, #2
 801294a:	461a      	mov	r2, r3
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	4413      	add	r3, r2
 8012950:	4a20      	ldr	r2, [pc, #128]	; (80129d4 <uxTaskGetSystemState+0x114>)
 8012952:	6811      	ldr	r1, [r2, #0]
 8012954:	2202      	movs	r2, #2
 8012956:	4618      	mov	r0, r3
 8012958:	f000 fb98 	bl	801308c <prvListTasksWithinSingleList>
 801295c:	4602      	mov	r2, r0
 801295e:	697b      	ldr	r3, [r7, #20]
 8012960:	4413      	add	r3, r2
 8012962:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8012964:	697a      	ldr	r2, [r7, #20]
 8012966:	4613      	mov	r3, r2
 8012968:	00db      	lsls	r3, r3, #3
 801296a:	4413      	add	r3, r2
 801296c:	009b      	lsls	r3, r3, #2
 801296e:	461a      	mov	r2, r3
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	4413      	add	r3, r2
 8012974:	2204      	movs	r2, #4
 8012976:	4918      	ldr	r1, [pc, #96]	; (80129d8 <uxTaskGetSystemState+0x118>)
 8012978:	4618      	mov	r0, r3
 801297a:	f000 fb87 	bl	801308c <prvListTasksWithinSingleList>
 801297e:	4602      	mov	r2, r0
 8012980:	697b      	ldr	r3, [r7, #20]
 8012982:	4413      	add	r3, r2
 8012984:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 8012986:	697a      	ldr	r2, [r7, #20]
 8012988:	4613      	mov	r3, r2
 801298a:	00db      	lsls	r3, r3, #3
 801298c:	4413      	add	r3, r2
 801298e:	009b      	lsls	r3, r3, #2
 8012990:	461a      	mov	r2, r3
 8012992:	68fb      	ldr	r3, [r7, #12]
 8012994:	4413      	add	r3, r2
 8012996:	2203      	movs	r2, #3
 8012998:	4910      	ldr	r1, [pc, #64]	; (80129dc <uxTaskGetSystemState+0x11c>)
 801299a:	4618      	mov	r0, r3
 801299c:	f000 fb76 	bl	801308c <prvListTasksWithinSingleList>
 80129a0:	4602      	mov	r2, r0
 80129a2:	697b      	ldr	r3, [r7, #20]
 80129a4:	4413      	add	r3, r2
 80129a6:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d004      	beq.n	80129b8 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80129ae:	f7ef f898 	bl	8001ae2 <getRunTimeCounterValue>
 80129b2:	4602      	mov	r2, r0
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 80129b8:	f7ff fec2 	bl	8012740 <xTaskResumeAll>

		return uxTask;
 80129bc:	697b      	ldr	r3, [r7, #20]
	}
 80129be:	4618      	mov	r0, r3
 80129c0:	3718      	adds	r7, #24
 80129c2:	46bd      	mov	sp, r7
 80129c4:	bd80      	pop	{r7, pc}
 80129c6:	bf00      	nop
 80129c8:	2000e33c 	.word	0x2000e33c
 80129cc:	2000de6c 	.word	0x2000de6c
 80129d0:	2000e2f4 	.word	0x2000e2f4
 80129d4:	2000e2f8 	.word	0x2000e2f8
 80129d8:	2000e310 	.word	0x2000e310
 80129dc:	2000e328 	.word	0x2000e328

080129e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	b086      	sub	sp, #24
 80129e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80129e6:	2300      	movs	r3, #0
 80129e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80129ea:	4b4f      	ldr	r3, [pc, #316]	; (8012b28 <xTaskIncrementTick+0x148>)
 80129ec:	681b      	ldr	r3, [r3, #0]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	f040 808f 	bne.w	8012b12 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80129f4:	4b4d      	ldr	r3, [pc, #308]	; (8012b2c <xTaskIncrementTick+0x14c>)
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	3301      	adds	r3, #1
 80129fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80129fc:	4a4b      	ldr	r2, [pc, #300]	; (8012b2c <xTaskIncrementTick+0x14c>)
 80129fe:	693b      	ldr	r3, [r7, #16]
 8012a00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012a02:	693b      	ldr	r3, [r7, #16]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d120      	bne.n	8012a4a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8012a08:	4b49      	ldr	r3, [pc, #292]	; (8012b30 <xTaskIncrementTick+0x150>)
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d00a      	beq.n	8012a28 <xTaskIncrementTick+0x48>
	__asm volatile
 8012a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a16:	f383 8811 	msr	BASEPRI, r3
 8012a1a:	f3bf 8f6f 	isb	sy
 8012a1e:	f3bf 8f4f 	dsb	sy
 8012a22:	603b      	str	r3, [r7, #0]
}
 8012a24:	bf00      	nop
 8012a26:	e7fe      	b.n	8012a26 <xTaskIncrementTick+0x46>
 8012a28:	4b41      	ldr	r3, [pc, #260]	; (8012b30 <xTaskIncrementTick+0x150>)
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	60fb      	str	r3, [r7, #12]
 8012a2e:	4b41      	ldr	r3, [pc, #260]	; (8012b34 <xTaskIncrementTick+0x154>)
 8012a30:	681b      	ldr	r3, [r3, #0]
 8012a32:	4a3f      	ldr	r2, [pc, #252]	; (8012b30 <xTaskIncrementTick+0x150>)
 8012a34:	6013      	str	r3, [r2, #0]
 8012a36:	4a3f      	ldr	r2, [pc, #252]	; (8012b34 <xTaskIncrementTick+0x154>)
 8012a38:	68fb      	ldr	r3, [r7, #12]
 8012a3a:	6013      	str	r3, [r2, #0]
 8012a3c:	4b3e      	ldr	r3, [pc, #248]	; (8012b38 <xTaskIncrementTick+0x158>)
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	3301      	adds	r3, #1
 8012a42:	4a3d      	ldr	r2, [pc, #244]	; (8012b38 <xTaskIncrementTick+0x158>)
 8012a44:	6013      	str	r3, [r2, #0]
 8012a46:	f000 fbbf 	bl	80131c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012a4a:	4b3c      	ldr	r3, [pc, #240]	; (8012b3c <xTaskIncrementTick+0x15c>)
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	693a      	ldr	r2, [r7, #16]
 8012a50:	429a      	cmp	r2, r3
 8012a52:	d349      	bcc.n	8012ae8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012a54:	4b36      	ldr	r3, [pc, #216]	; (8012b30 <xTaskIncrementTick+0x150>)
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d104      	bne.n	8012a68 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012a5e:	4b37      	ldr	r3, [pc, #220]	; (8012b3c <xTaskIncrementTick+0x15c>)
 8012a60:	f04f 32ff 	mov.w	r2, #4294967295
 8012a64:	601a      	str	r2, [r3, #0]
					break;
 8012a66:	e03f      	b.n	8012ae8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012a68:	4b31      	ldr	r3, [pc, #196]	; (8012b30 <xTaskIncrementTick+0x150>)
 8012a6a:	681b      	ldr	r3, [r3, #0]
 8012a6c:	68db      	ldr	r3, [r3, #12]
 8012a6e:	68db      	ldr	r3, [r3, #12]
 8012a70:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012a72:	68bb      	ldr	r3, [r7, #8]
 8012a74:	685b      	ldr	r3, [r3, #4]
 8012a76:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012a78:	693a      	ldr	r2, [r7, #16]
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	429a      	cmp	r2, r3
 8012a7e:	d203      	bcs.n	8012a88 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012a80:	4a2e      	ldr	r2, [pc, #184]	; (8012b3c <xTaskIncrementTick+0x15c>)
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012a86:	e02f      	b.n	8012ae8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012a88:	68bb      	ldr	r3, [r7, #8]
 8012a8a:	3304      	adds	r3, #4
 8012a8c:	4618      	mov	r0, r3
 8012a8e:	f7fe fa43 	bl	8010f18 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012a92:	68bb      	ldr	r3, [r7, #8]
 8012a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d004      	beq.n	8012aa4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012a9a:	68bb      	ldr	r3, [r7, #8]
 8012a9c:	3318      	adds	r3, #24
 8012a9e:	4618      	mov	r0, r3
 8012aa0:	f7fe fa3a 	bl	8010f18 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012aa4:	68bb      	ldr	r3, [r7, #8]
 8012aa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012aa8:	4b25      	ldr	r3, [pc, #148]	; (8012b40 <xTaskIncrementTick+0x160>)
 8012aaa:	681b      	ldr	r3, [r3, #0]
 8012aac:	429a      	cmp	r2, r3
 8012aae:	d903      	bls.n	8012ab8 <xTaskIncrementTick+0xd8>
 8012ab0:	68bb      	ldr	r3, [r7, #8]
 8012ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ab4:	4a22      	ldr	r2, [pc, #136]	; (8012b40 <xTaskIncrementTick+0x160>)
 8012ab6:	6013      	str	r3, [r2, #0]
 8012ab8:	68bb      	ldr	r3, [r7, #8]
 8012aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012abc:	4613      	mov	r3, r2
 8012abe:	009b      	lsls	r3, r3, #2
 8012ac0:	4413      	add	r3, r2
 8012ac2:	009b      	lsls	r3, r3, #2
 8012ac4:	4a1f      	ldr	r2, [pc, #124]	; (8012b44 <xTaskIncrementTick+0x164>)
 8012ac6:	441a      	add	r2, r3
 8012ac8:	68bb      	ldr	r3, [r7, #8]
 8012aca:	3304      	adds	r3, #4
 8012acc:	4619      	mov	r1, r3
 8012ace:	4610      	mov	r0, r2
 8012ad0:	f7fe f9c5 	bl	8010e5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012ad4:	68bb      	ldr	r3, [r7, #8]
 8012ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ad8:	4b1b      	ldr	r3, [pc, #108]	; (8012b48 <xTaskIncrementTick+0x168>)
 8012ada:	681b      	ldr	r3, [r3, #0]
 8012adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ade:	429a      	cmp	r2, r3
 8012ae0:	d3b8      	bcc.n	8012a54 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8012ae2:	2301      	movs	r3, #1
 8012ae4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012ae6:	e7b5      	b.n	8012a54 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012ae8:	4b17      	ldr	r3, [pc, #92]	; (8012b48 <xTaskIncrementTick+0x168>)
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012aee:	4915      	ldr	r1, [pc, #84]	; (8012b44 <xTaskIncrementTick+0x164>)
 8012af0:	4613      	mov	r3, r2
 8012af2:	009b      	lsls	r3, r3, #2
 8012af4:	4413      	add	r3, r2
 8012af6:	009b      	lsls	r3, r3, #2
 8012af8:	440b      	add	r3, r1
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	2b01      	cmp	r3, #1
 8012afe:	d901      	bls.n	8012b04 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8012b00:	2301      	movs	r3, #1
 8012b02:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012b04:	4b11      	ldr	r3, [pc, #68]	; (8012b4c <xTaskIncrementTick+0x16c>)
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	d007      	beq.n	8012b1c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8012b0c:	2301      	movs	r3, #1
 8012b0e:	617b      	str	r3, [r7, #20]
 8012b10:	e004      	b.n	8012b1c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012b12:	4b0f      	ldr	r3, [pc, #60]	; (8012b50 <xTaskIncrementTick+0x170>)
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	3301      	adds	r3, #1
 8012b18:	4a0d      	ldr	r2, [pc, #52]	; (8012b50 <xTaskIncrementTick+0x170>)
 8012b1a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012b1c:	697b      	ldr	r3, [r7, #20]
}
 8012b1e:	4618      	mov	r0, r3
 8012b20:	3718      	adds	r7, #24
 8012b22:	46bd      	mov	sp, r7
 8012b24:	bd80      	pop	{r7, pc}
 8012b26:	bf00      	nop
 8012b28:	2000e364 	.word	0x2000e364
 8012b2c:	2000e340 	.word	0x2000e340
 8012b30:	2000e2f4 	.word	0x2000e2f4
 8012b34:	2000e2f8 	.word	0x2000e2f8
 8012b38:	2000e354 	.word	0x2000e354
 8012b3c:	2000e35c 	.word	0x2000e35c
 8012b40:	2000e344 	.word	0x2000e344
 8012b44:	2000de6c 	.word	0x2000de6c
 8012b48:	2000de68 	.word	0x2000de68
 8012b4c:	2000e350 	.word	0x2000e350
 8012b50:	2000e34c 	.word	0x2000e34c

08012b54 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012b54:	b580      	push	{r7, lr}
 8012b56:	b084      	sub	sp, #16
 8012b58:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012b5a:	4b33      	ldr	r3, [pc, #204]	; (8012c28 <vTaskSwitchContext+0xd4>)
 8012b5c:	681b      	ldr	r3, [r3, #0]
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d003      	beq.n	8012b6a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012b62:	4b32      	ldr	r3, [pc, #200]	; (8012c2c <vTaskSwitchContext+0xd8>)
 8012b64:	2201      	movs	r2, #1
 8012b66:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012b68:	e05a      	b.n	8012c20 <vTaskSwitchContext+0xcc>
		xYieldPending = pdFALSE;
 8012b6a:	4b30      	ldr	r3, [pc, #192]	; (8012c2c <vTaskSwitchContext+0xd8>)
 8012b6c:	2200      	movs	r2, #0
 8012b6e:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8012b70:	f7ee ffb7 	bl	8001ae2 <getRunTimeCounterValue>
 8012b74:	4603      	mov	r3, r0
 8012b76:	4a2e      	ldr	r2, [pc, #184]	; (8012c30 <vTaskSwitchContext+0xdc>)
 8012b78:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8012b7a:	4b2d      	ldr	r3, [pc, #180]	; (8012c30 <vTaskSwitchContext+0xdc>)
 8012b7c:	681a      	ldr	r2, [r3, #0]
 8012b7e:	4b2d      	ldr	r3, [pc, #180]	; (8012c34 <vTaskSwitchContext+0xe0>)
 8012b80:	681b      	ldr	r3, [r3, #0]
 8012b82:	429a      	cmp	r2, r3
 8012b84:	d909      	bls.n	8012b9a <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8012b86:	4b2c      	ldr	r3, [pc, #176]	; (8012c38 <vTaskSwitchContext+0xe4>)
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8012b8c:	4a28      	ldr	r2, [pc, #160]	; (8012c30 <vTaskSwitchContext+0xdc>)
 8012b8e:	6810      	ldr	r0, [r2, #0]
 8012b90:	4a28      	ldr	r2, [pc, #160]	; (8012c34 <vTaskSwitchContext+0xe0>)
 8012b92:	6812      	ldr	r2, [r2, #0]
 8012b94:	1a82      	subs	r2, r0, r2
 8012b96:	440a      	add	r2, r1
 8012b98:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8012b9a:	4b25      	ldr	r3, [pc, #148]	; (8012c30 <vTaskSwitchContext+0xdc>)
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	4a25      	ldr	r2, [pc, #148]	; (8012c34 <vTaskSwitchContext+0xe0>)
 8012ba0:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012ba2:	4b26      	ldr	r3, [pc, #152]	; (8012c3c <vTaskSwitchContext+0xe8>)
 8012ba4:	681b      	ldr	r3, [r3, #0]
 8012ba6:	60fb      	str	r3, [r7, #12]
 8012ba8:	e010      	b.n	8012bcc <vTaskSwitchContext+0x78>
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	d10a      	bne.n	8012bc6 <vTaskSwitchContext+0x72>
	__asm volatile
 8012bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012bb4:	f383 8811 	msr	BASEPRI, r3
 8012bb8:	f3bf 8f6f 	isb	sy
 8012bbc:	f3bf 8f4f 	dsb	sy
 8012bc0:	607b      	str	r3, [r7, #4]
}
 8012bc2:	bf00      	nop
 8012bc4:	e7fe      	b.n	8012bc4 <vTaskSwitchContext+0x70>
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	3b01      	subs	r3, #1
 8012bca:	60fb      	str	r3, [r7, #12]
 8012bcc:	491c      	ldr	r1, [pc, #112]	; (8012c40 <vTaskSwitchContext+0xec>)
 8012bce:	68fa      	ldr	r2, [r7, #12]
 8012bd0:	4613      	mov	r3, r2
 8012bd2:	009b      	lsls	r3, r3, #2
 8012bd4:	4413      	add	r3, r2
 8012bd6:	009b      	lsls	r3, r3, #2
 8012bd8:	440b      	add	r3, r1
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d0e4      	beq.n	8012baa <vTaskSwitchContext+0x56>
 8012be0:	68fa      	ldr	r2, [r7, #12]
 8012be2:	4613      	mov	r3, r2
 8012be4:	009b      	lsls	r3, r3, #2
 8012be6:	4413      	add	r3, r2
 8012be8:	009b      	lsls	r3, r3, #2
 8012bea:	4a15      	ldr	r2, [pc, #84]	; (8012c40 <vTaskSwitchContext+0xec>)
 8012bec:	4413      	add	r3, r2
 8012bee:	60bb      	str	r3, [r7, #8]
 8012bf0:	68bb      	ldr	r3, [r7, #8]
 8012bf2:	685b      	ldr	r3, [r3, #4]
 8012bf4:	685a      	ldr	r2, [r3, #4]
 8012bf6:	68bb      	ldr	r3, [r7, #8]
 8012bf8:	605a      	str	r2, [r3, #4]
 8012bfa:	68bb      	ldr	r3, [r7, #8]
 8012bfc:	685a      	ldr	r2, [r3, #4]
 8012bfe:	68bb      	ldr	r3, [r7, #8]
 8012c00:	3308      	adds	r3, #8
 8012c02:	429a      	cmp	r2, r3
 8012c04:	d104      	bne.n	8012c10 <vTaskSwitchContext+0xbc>
 8012c06:	68bb      	ldr	r3, [r7, #8]
 8012c08:	685b      	ldr	r3, [r3, #4]
 8012c0a:	685a      	ldr	r2, [r3, #4]
 8012c0c:	68bb      	ldr	r3, [r7, #8]
 8012c0e:	605a      	str	r2, [r3, #4]
 8012c10:	68bb      	ldr	r3, [r7, #8]
 8012c12:	685b      	ldr	r3, [r3, #4]
 8012c14:	68db      	ldr	r3, [r3, #12]
 8012c16:	4a08      	ldr	r2, [pc, #32]	; (8012c38 <vTaskSwitchContext+0xe4>)
 8012c18:	6013      	str	r3, [r2, #0]
 8012c1a:	4a08      	ldr	r2, [pc, #32]	; (8012c3c <vTaskSwitchContext+0xe8>)
 8012c1c:	68fb      	ldr	r3, [r7, #12]
 8012c1e:	6013      	str	r3, [r2, #0]
}
 8012c20:	bf00      	nop
 8012c22:	3710      	adds	r7, #16
 8012c24:	46bd      	mov	sp, r7
 8012c26:	bd80      	pop	{r7, pc}
 8012c28:	2000e364 	.word	0x2000e364
 8012c2c:	2000e350 	.word	0x2000e350
 8012c30:	2000e36c 	.word	0x2000e36c
 8012c34:	2000e368 	.word	0x2000e368
 8012c38:	2000de68 	.word	0x2000de68
 8012c3c:	2000e344 	.word	0x2000e344
 8012c40:	2000de6c 	.word	0x2000de6c

08012c44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012c44:	b580      	push	{r7, lr}
 8012c46:	b084      	sub	sp, #16
 8012c48:	af00      	add	r7, sp, #0
 8012c4a:	6078      	str	r0, [r7, #4]
 8012c4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	d10a      	bne.n	8012c6a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8012c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c58:	f383 8811 	msr	BASEPRI, r3
 8012c5c:	f3bf 8f6f 	isb	sy
 8012c60:	f3bf 8f4f 	dsb	sy
 8012c64:	60fb      	str	r3, [r7, #12]
}
 8012c66:	bf00      	nop
 8012c68:	e7fe      	b.n	8012c68 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012c6a:	4b07      	ldr	r3, [pc, #28]	; (8012c88 <vTaskPlaceOnEventList+0x44>)
 8012c6c:	681b      	ldr	r3, [r3, #0]
 8012c6e:	3318      	adds	r3, #24
 8012c70:	4619      	mov	r1, r3
 8012c72:	6878      	ldr	r0, [r7, #4]
 8012c74:	f7fe f917 	bl	8010ea6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012c78:	2101      	movs	r1, #1
 8012c7a:	6838      	ldr	r0, [r7, #0]
 8012c7c:	f000 fd9e 	bl	80137bc <prvAddCurrentTaskToDelayedList>
}
 8012c80:	bf00      	nop
 8012c82:	3710      	adds	r7, #16
 8012c84:	46bd      	mov	sp, r7
 8012c86:	bd80      	pop	{r7, pc}
 8012c88:	2000de68 	.word	0x2000de68

08012c8c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012c8c:	b580      	push	{r7, lr}
 8012c8e:	b086      	sub	sp, #24
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	60f8      	str	r0, [r7, #12]
 8012c94:	60b9      	str	r1, [r7, #8]
 8012c96:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d10a      	bne.n	8012cb4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8012c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ca2:	f383 8811 	msr	BASEPRI, r3
 8012ca6:	f3bf 8f6f 	isb	sy
 8012caa:	f3bf 8f4f 	dsb	sy
 8012cae:	617b      	str	r3, [r7, #20]
}
 8012cb0:	bf00      	nop
 8012cb2:	e7fe      	b.n	8012cb2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012cb4:	4b0a      	ldr	r3, [pc, #40]	; (8012ce0 <vTaskPlaceOnEventListRestricted+0x54>)
 8012cb6:	681b      	ldr	r3, [r3, #0]
 8012cb8:	3318      	adds	r3, #24
 8012cba:	4619      	mov	r1, r3
 8012cbc:	68f8      	ldr	r0, [r7, #12]
 8012cbe:	f7fe f8ce 	bl	8010e5e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d002      	beq.n	8012cce <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8012cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8012ccc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012cce:	6879      	ldr	r1, [r7, #4]
 8012cd0:	68b8      	ldr	r0, [r7, #8]
 8012cd2:	f000 fd73 	bl	80137bc <prvAddCurrentTaskToDelayedList>
	}
 8012cd6:	bf00      	nop
 8012cd8:	3718      	adds	r7, #24
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	bd80      	pop	{r7, pc}
 8012cde:	bf00      	nop
 8012ce0:	2000de68 	.word	0x2000de68

08012ce4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012ce4:	b580      	push	{r7, lr}
 8012ce6:	b086      	sub	sp, #24
 8012ce8:	af00      	add	r7, sp, #0
 8012cea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	68db      	ldr	r3, [r3, #12]
 8012cf0:	68db      	ldr	r3, [r3, #12]
 8012cf2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012cf4:	693b      	ldr	r3, [r7, #16]
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d10a      	bne.n	8012d10 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8012cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cfe:	f383 8811 	msr	BASEPRI, r3
 8012d02:	f3bf 8f6f 	isb	sy
 8012d06:	f3bf 8f4f 	dsb	sy
 8012d0a:	60fb      	str	r3, [r7, #12]
}
 8012d0c:	bf00      	nop
 8012d0e:	e7fe      	b.n	8012d0e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012d10:	693b      	ldr	r3, [r7, #16]
 8012d12:	3318      	adds	r3, #24
 8012d14:	4618      	mov	r0, r3
 8012d16:	f7fe f8ff 	bl	8010f18 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012d1a:	4b1e      	ldr	r3, [pc, #120]	; (8012d94 <xTaskRemoveFromEventList+0xb0>)
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d11d      	bne.n	8012d5e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012d22:	693b      	ldr	r3, [r7, #16]
 8012d24:	3304      	adds	r3, #4
 8012d26:	4618      	mov	r0, r3
 8012d28:	f7fe f8f6 	bl	8010f18 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012d2c:	693b      	ldr	r3, [r7, #16]
 8012d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d30:	4b19      	ldr	r3, [pc, #100]	; (8012d98 <xTaskRemoveFromEventList+0xb4>)
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	429a      	cmp	r2, r3
 8012d36:	d903      	bls.n	8012d40 <xTaskRemoveFromEventList+0x5c>
 8012d38:	693b      	ldr	r3, [r7, #16]
 8012d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d3c:	4a16      	ldr	r2, [pc, #88]	; (8012d98 <xTaskRemoveFromEventList+0xb4>)
 8012d3e:	6013      	str	r3, [r2, #0]
 8012d40:	693b      	ldr	r3, [r7, #16]
 8012d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d44:	4613      	mov	r3, r2
 8012d46:	009b      	lsls	r3, r3, #2
 8012d48:	4413      	add	r3, r2
 8012d4a:	009b      	lsls	r3, r3, #2
 8012d4c:	4a13      	ldr	r2, [pc, #76]	; (8012d9c <xTaskRemoveFromEventList+0xb8>)
 8012d4e:	441a      	add	r2, r3
 8012d50:	693b      	ldr	r3, [r7, #16]
 8012d52:	3304      	adds	r3, #4
 8012d54:	4619      	mov	r1, r3
 8012d56:	4610      	mov	r0, r2
 8012d58:	f7fe f881 	bl	8010e5e <vListInsertEnd>
 8012d5c:	e005      	b.n	8012d6a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012d5e:	693b      	ldr	r3, [r7, #16]
 8012d60:	3318      	adds	r3, #24
 8012d62:	4619      	mov	r1, r3
 8012d64:	480e      	ldr	r0, [pc, #56]	; (8012da0 <xTaskRemoveFromEventList+0xbc>)
 8012d66:	f7fe f87a 	bl	8010e5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012d6a:	693b      	ldr	r3, [r7, #16]
 8012d6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d6e:	4b0d      	ldr	r3, [pc, #52]	; (8012da4 <xTaskRemoveFromEventList+0xc0>)
 8012d70:	681b      	ldr	r3, [r3, #0]
 8012d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d74:	429a      	cmp	r2, r3
 8012d76:	d905      	bls.n	8012d84 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012d78:	2301      	movs	r3, #1
 8012d7a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012d7c:	4b0a      	ldr	r3, [pc, #40]	; (8012da8 <xTaskRemoveFromEventList+0xc4>)
 8012d7e:	2201      	movs	r2, #1
 8012d80:	601a      	str	r2, [r3, #0]
 8012d82:	e001      	b.n	8012d88 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8012d84:	2300      	movs	r3, #0
 8012d86:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012d88:	697b      	ldr	r3, [r7, #20]
}
 8012d8a:	4618      	mov	r0, r3
 8012d8c:	3718      	adds	r7, #24
 8012d8e:	46bd      	mov	sp, r7
 8012d90:	bd80      	pop	{r7, pc}
 8012d92:	bf00      	nop
 8012d94:	2000e364 	.word	0x2000e364
 8012d98:	2000e344 	.word	0x2000e344
 8012d9c:	2000de6c 	.word	0x2000de6c
 8012da0:	2000e2fc 	.word	0x2000e2fc
 8012da4:	2000de68 	.word	0x2000de68
 8012da8:	2000e350 	.word	0x2000e350

08012dac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012dac:	b480      	push	{r7}
 8012dae:	b083      	sub	sp, #12
 8012db0:	af00      	add	r7, sp, #0
 8012db2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012db4:	4b06      	ldr	r3, [pc, #24]	; (8012dd0 <vTaskInternalSetTimeOutState+0x24>)
 8012db6:	681a      	ldr	r2, [r3, #0]
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012dbc:	4b05      	ldr	r3, [pc, #20]	; (8012dd4 <vTaskInternalSetTimeOutState+0x28>)
 8012dbe:	681a      	ldr	r2, [r3, #0]
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	605a      	str	r2, [r3, #4]
}
 8012dc4:	bf00      	nop
 8012dc6:	370c      	adds	r7, #12
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dce:	4770      	bx	lr
 8012dd0:	2000e354 	.word	0x2000e354
 8012dd4:	2000e340 	.word	0x2000e340

08012dd8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012dd8:	b580      	push	{r7, lr}
 8012dda:	b088      	sub	sp, #32
 8012ddc:	af00      	add	r7, sp, #0
 8012dde:	6078      	str	r0, [r7, #4]
 8012de0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d10a      	bne.n	8012dfe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8012de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012dec:	f383 8811 	msr	BASEPRI, r3
 8012df0:	f3bf 8f6f 	isb	sy
 8012df4:	f3bf 8f4f 	dsb	sy
 8012df8:	613b      	str	r3, [r7, #16]
}
 8012dfa:	bf00      	nop
 8012dfc:	e7fe      	b.n	8012dfc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012dfe:	683b      	ldr	r3, [r7, #0]
 8012e00:	2b00      	cmp	r3, #0
 8012e02:	d10a      	bne.n	8012e1a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8012e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e08:	f383 8811 	msr	BASEPRI, r3
 8012e0c:	f3bf 8f6f 	isb	sy
 8012e10:	f3bf 8f4f 	dsb	sy
 8012e14:	60fb      	str	r3, [r7, #12]
}
 8012e16:	bf00      	nop
 8012e18:	e7fe      	b.n	8012e18 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8012e1a:	f001 f99b 	bl	8014154 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012e1e:	4b1d      	ldr	r3, [pc, #116]	; (8012e94 <xTaskCheckForTimeOut+0xbc>)
 8012e20:	681b      	ldr	r3, [r3, #0]
 8012e22:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	685b      	ldr	r3, [r3, #4]
 8012e28:	69ba      	ldr	r2, [r7, #24]
 8012e2a:	1ad3      	subs	r3, r2, r3
 8012e2c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012e2e:	683b      	ldr	r3, [r7, #0]
 8012e30:	681b      	ldr	r3, [r3, #0]
 8012e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e36:	d102      	bne.n	8012e3e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012e38:	2300      	movs	r3, #0
 8012e3a:	61fb      	str	r3, [r7, #28]
 8012e3c:	e023      	b.n	8012e86 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	681a      	ldr	r2, [r3, #0]
 8012e42:	4b15      	ldr	r3, [pc, #84]	; (8012e98 <xTaskCheckForTimeOut+0xc0>)
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	429a      	cmp	r2, r3
 8012e48:	d007      	beq.n	8012e5a <xTaskCheckForTimeOut+0x82>
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	685b      	ldr	r3, [r3, #4]
 8012e4e:	69ba      	ldr	r2, [r7, #24]
 8012e50:	429a      	cmp	r2, r3
 8012e52:	d302      	bcc.n	8012e5a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012e54:	2301      	movs	r3, #1
 8012e56:	61fb      	str	r3, [r7, #28]
 8012e58:	e015      	b.n	8012e86 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012e5a:	683b      	ldr	r3, [r7, #0]
 8012e5c:	681b      	ldr	r3, [r3, #0]
 8012e5e:	697a      	ldr	r2, [r7, #20]
 8012e60:	429a      	cmp	r2, r3
 8012e62:	d20b      	bcs.n	8012e7c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012e64:	683b      	ldr	r3, [r7, #0]
 8012e66:	681a      	ldr	r2, [r3, #0]
 8012e68:	697b      	ldr	r3, [r7, #20]
 8012e6a:	1ad2      	subs	r2, r2, r3
 8012e6c:	683b      	ldr	r3, [r7, #0]
 8012e6e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012e70:	6878      	ldr	r0, [r7, #4]
 8012e72:	f7ff ff9b 	bl	8012dac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012e76:	2300      	movs	r3, #0
 8012e78:	61fb      	str	r3, [r7, #28]
 8012e7a:	e004      	b.n	8012e86 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8012e7c:	683b      	ldr	r3, [r7, #0]
 8012e7e:	2200      	movs	r2, #0
 8012e80:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012e82:	2301      	movs	r3, #1
 8012e84:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012e86:	f001 f995 	bl	80141b4 <vPortExitCritical>

	return xReturn;
 8012e8a:	69fb      	ldr	r3, [r7, #28]
}
 8012e8c:	4618      	mov	r0, r3
 8012e8e:	3720      	adds	r7, #32
 8012e90:	46bd      	mov	sp, r7
 8012e92:	bd80      	pop	{r7, pc}
 8012e94:	2000e340 	.word	0x2000e340
 8012e98:	2000e354 	.word	0x2000e354

08012e9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012e9c:	b480      	push	{r7}
 8012e9e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012ea0:	4b03      	ldr	r3, [pc, #12]	; (8012eb0 <vTaskMissedYield+0x14>)
 8012ea2:	2201      	movs	r2, #1
 8012ea4:	601a      	str	r2, [r3, #0]
}
 8012ea6:	bf00      	nop
 8012ea8:	46bd      	mov	sp, r7
 8012eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eae:	4770      	bx	lr
 8012eb0:	2000e350 	.word	0x2000e350

08012eb4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012eb4:	b580      	push	{r7, lr}
 8012eb6:	b082      	sub	sp, #8
 8012eb8:	af00      	add	r7, sp, #0
 8012eba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012ebc:	f000 f852 	bl	8012f64 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012ec0:	4b06      	ldr	r3, [pc, #24]	; (8012edc <prvIdleTask+0x28>)
 8012ec2:	681b      	ldr	r3, [r3, #0]
 8012ec4:	2b01      	cmp	r3, #1
 8012ec6:	d9f9      	bls.n	8012ebc <prvIdleTask+0x8>
			{
				taskYIELD();
 8012ec8:	4b05      	ldr	r3, [pc, #20]	; (8012ee0 <prvIdleTask+0x2c>)
 8012eca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012ece:	601a      	str	r2, [r3, #0]
 8012ed0:	f3bf 8f4f 	dsb	sy
 8012ed4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012ed8:	e7f0      	b.n	8012ebc <prvIdleTask+0x8>
 8012eda:	bf00      	nop
 8012edc:	2000de6c 	.word	0x2000de6c
 8012ee0:	e000ed04 	.word	0xe000ed04

08012ee4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012ee4:	b580      	push	{r7, lr}
 8012ee6:	b082      	sub	sp, #8
 8012ee8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012eea:	2300      	movs	r3, #0
 8012eec:	607b      	str	r3, [r7, #4]
 8012eee:	e00c      	b.n	8012f0a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012ef0:	687a      	ldr	r2, [r7, #4]
 8012ef2:	4613      	mov	r3, r2
 8012ef4:	009b      	lsls	r3, r3, #2
 8012ef6:	4413      	add	r3, r2
 8012ef8:	009b      	lsls	r3, r3, #2
 8012efa:	4a12      	ldr	r2, [pc, #72]	; (8012f44 <prvInitialiseTaskLists+0x60>)
 8012efc:	4413      	add	r3, r2
 8012efe:	4618      	mov	r0, r3
 8012f00:	f7fd ff80 	bl	8010e04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	3301      	adds	r3, #1
 8012f08:	607b      	str	r3, [r7, #4]
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	2b37      	cmp	r3, #55	; 0x37
 8012f0e:	d9ef      	bls.n	8012ef0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012f10:	480d      	ldr	r0, [pc, #52]	; (8012f48 <prvInitialiseTaskLists+0x64>)
 8012f12:	f7fd ff77 	bl	8010e04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012f16:	480d      	ldr	r0, [pc, #52]	; (8012f4c <prvInitialiseTaskLists+0x68>)
 8012f18:	f7fd ff74 	bl	8010e04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012f1c:	480c      	ldr	r0, [pc, #48]	; (8012f50 <prvInitialiseTaskLists+0x6c>)
 8012f1e:	f7fd ff71 	bl	8010e04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012f22:	480c      	ldr	r0, [pc, #48]	; (8012f54 <prvInitialiseTaskLists+0x70>)
 8012f24:	f7fd ff6e 	bl	8010e04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012f28:	480b      	ldr	r0, [pc, #44]	; (8012f58 <prvInitialiseTaskLists+0x74>)
 8012f2a:	f7fd ff6b 	bl	8010e04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012f2e:	4b0b      	ldr	r3, [pc, #44]	; (8012f5c <prvInitialiseTaskLists+0x78>)
 8012f30:	4a05      	ldr	r2, [pc, #20]	; (8012f48 <prvInitialiseTaskLists+0x64>)
 8012f32:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012f34:	4b0a      	ldr	r3, [pc, #40]	; (8012f60 <prvInitialiseTaskLists+0x7c>)
 8012f36:	4a05      	ldr	r2, [pc, #20]	; (8012f4c <prvInitialiseTaskLists+0x68>)
 8012f38:	601a      	str	r2, [r3, #0]
}
 8012f3a:	bf00      	nop
 8012f3c:	3708      	adds	r7, #8
 8012f3e:	46bd      	mov	sp, r7
 8012f40:	bd80      	pop	{r7, pc}
 8012f42:	bf00      	nop
 8012f44:	2000de6c 	.word	0x2000de6c
 8012f48:	2000e2cc 	.word	0x2000e2cc
 8012f4c:	2000e2e0 	.word	0x2000e2e0
 8012f50:	2000e2fc 	.word	0x2000e2fc
 8012f54:	2000e310 	.word	0x2000e310
 8012f58:	2000e328 	.word	0x2000e328
 8012f5c:	2000e2f4 	.word	0x2000e2f4
 8012f60:	2000e2f8 	.word	0x2000e2f8

08012f64 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012f64:	b580      	push	{r7, lr}
 8012f66:	b082      	sub	sp, #8
 8012f68:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012f6a:	e019      	b.n	8012fa0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012f6c:	f001 f8f2 	bl	8014154 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012f70:	4b10      	ldr	r3, [pc, #64]	; (8012fb4 <prvCheckTasksWaitingTermination+0x50>)
 8012f72:	68db      	ldr	r3, [r3, #12]
 8012f74:	68db      	ldr	r3, [r3, #12]
 8012f76:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	3304      	adds	r3, #4
 8012f7c:	4618      	mov	r0, r3
 8012f7e:	f7fd ffcb 	bl	8010f18 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012f82:	4b0d      	ldr	r3, [pc, #52]	; (8012fb8 <prvCheckTasksWaitingTermination+0x54>)
 8012f84:	681b      	ldr	r3, [r3, #0]
 8012f86:	3b01      	subs	r3, #1
 8012f88:	4a0b      	ldr	r2, [pc, #44]	; (8012fb8 <prvCheckTasksWaitingTermination+0x54>)
 8012f8a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012f8c:	4b0b      	ldr	r3, [pc, #44]	; (8012fbc <prvCheckTasksWaitingTermination+0x58>)
 8012f8e:	681b      	ldr	r3, [r3, #0]
 8012f90:	3b01      	subs	r3, #1
 8012f92:	4a0a      	ldr	r2, [pc, #40]	; (8012fbc <prvCheckTasksWaitingTermination+0x58>)
 8012f94:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012f96:	f001 f90d 	bl	80141b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012f9a:	6878      	ldr	r0, [r7, #4]
 8012f9c:	f000 f8e4 	bl	8013168 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012fa0:	4b06      	ldr	r3, [pc, #24]	; (8012fbc <prvCheckTasksWaitingTermination+0x58>)
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d1e1      	bne.n	8012f6c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012fa8:	bf00      	nop
 8012faa:	bf00      	nop
 8012fac:	3708      	adds	r7, #8
 8012fae:	46bd      	mov	sp, r7
 8012fb0:	bd80      	pop	{r7, pc}
 8012fb2:	bf00      	nop
 8012fb4:	2000e310 	.word	0x2000e310
 8012fb8:	2000e33c 	.word	0x2000e33c
 8012fbc:	2000e324 	.word	0x2000e324

08012fc0 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8012fc0:	b580      	push	{r7, lr}
 8012fc2:	b086      	sub	sp, #24
 8012fc4:	af00      	add	r7, sp, #0
 8012fc6:	60f8      	str	r0, [r7, #12]
 8012fc8:	60b9      	str	r1, [r7, #8]
 8012fca:	607a      	str	r2, [r7, #4]
 8012fcc:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d102      	bne.n	8012fda <vTaskGetInfo+0x1a>
 8012fd4:	4b2c      	ldr	r3, [pc, #176]	; (8013088 <vTaskGetInfo+0xc8>)
 8012fd6:	681b      	ldr	r3, [r3, #0]
 8012fd8:	e000      	b.n	8012fdc <vTaskGetInfo+0x1c>
 8012fda:	68fb      	ldr	r3, [r7, #12]
 8012fdc:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8012fde:	68bb      	ldr	r3, [r7, #8]
 8012fe0:	697a      	ldr	r2, [r7, #20]
 8012fe2:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8012fe4:	697b      	ldr	r3, [r7, #20]
 8012fe6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8012fea:	68bb      	ldr	r3, [r7, #8]
 8012fec:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8012fee:	697b      	ldr	r3, [r7, #20]
 8012ff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ff2:	68bb      	ldr	r3, [r7, #8]
 8012ff4:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8012ff6:	697b      	ldr	r3, [r7, #20]
 8012ff8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012ffa:	68bb      	ldr	r3, [r7, #8]
 8012ffc:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8012ffe:	697b      	ldr	r3, [r7, #20]
 8013000:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013002:	68bb      	ldr	r3, [r7, #8]
 8013004:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8013006:	697b      	ldr	r3, [r7, #20]
 8013008:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801300a:	68bb      	ldr	r3, [r7, #8]
 801300c:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 801300e:	697b      	ldr	r3, [r7, #20]
 8013010:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013012:	68bb      	ldr	r3, [r7, #8]
 8013014:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 8013016:	78fb      	ldrb	r3, [r7, #3]
 8013018:	2b05      	cmp	r3, #5
 801301a:	d01a      	beq.n	8013052 <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 801301c:	4b1a      	ldr	r3, [pc, #104]	; (8013088 <vTaskGetInfo+0xc8>)
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	697a      	ldr	r2, [r7, #20]
 8013022:	429a      	cmp	r2, r3
 8013024:	d103      	bne.n	801302e <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 8013026:	68bb      	ldr	r3, [r7, #8]
 8013028:	2200      	movs	r2, #0
 801302a:	731a      	strb	r2, [r3, #12]
 801302c:	e018      	b.n	8013060 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 801302e:	68bb      	ldr	r3, [r7, #8]
 8013030:	78fa      	ldrb	r2, [r7, #3]
 8013032:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8013034:	78fb      	ldrb	r3, [r7, #3]
 8013036:	2b03      	cmp	r3, #3
 8013038:	d112      	bne.n	8013060 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 801303a:	f7ff fb73 	bl	8012724 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801303e:	697b      	ldr	r3, [r7, #20]
 8013040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013042:	2b00      	cmp	r3, #0
 8013044:	d002      	beq.n	801304c <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 8013046:	68bb      	ldr	r3, [r7, #8]
 8013048:	2202      	movs	r2, #2
 801304a:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 801304c:	f7ff fb78 	bl	8012740 <xTaskResumeAll>
 8013050:	e006      	b.n	8013060 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8013052:	6978      	ldr	r0, [r7, #20]
 8013054:	f7ff fa98 	bl	8012588 <eTaskGetState>
 8013058:	4603      	mov	r3, r0
 801305a:	461a      	mov	r2, r3
 801305c:	68bb      	ldr	r3, [r7, #8]
 801305e:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	2b00      	cmp	r3, #0
 8013064:	d009      	beq.n	801307a <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 8013066:	697b      	ldr	r3, [r7, #20]
 8013068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801306a:	4618      	mov	r0, r3
 801306c:	f000 f860 	bl	8013130 <prvTaskCheckFreeStackSpace>
 8013070:	4603      	mov	r3, r0
 8013072:	461a      	mov	r2, r3
 8013074:	68bb      	ldr	r3, [r7, #8]
 8013076:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 8013078:	e002      	b.n	8013080 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 801307a:	68bb      	ldr	r3, [r7, #8]
 801307c:	2200      	movs	r2, #0
 801307e:	841a      	strh	r2, [r3, #32]
	}
 8013080:	bf00      	nop
 8013082:	3718      	adds	r7, #24
 8013084:	46bd      	mov	sp, r7
 8013086:	bd80      	pop	{r7, pc}
 8013088:	2000de68 	.word	0x2000de68

0801308c <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 801308c:	b580      	push	{r7, lr}
 801308e:	b08a      	sub	sp, #40	; 0x28
 8013090:	af00      	add	r7, sp, #0
 8013092:	60f8      	str	r0, [r7, #12]
 8013094:	60b9      	str	r1, [r7, #8]
 8013096:	4613      	mov	r3, r2
 8013098:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 801309a:	2300      	movs	r3, #0
 801309c:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 801309e:	68bb      	ldr	r3, [r7, #8]
 80130a0:	681b      	ldr	r3, [r3, #0]
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	d03f      	beq.n	8013126 <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80130a6:	68bb      	ldr	r3, [r7, #8]
 80130a8:	623b      	str	r3, [r7, #32]
 80130aa:	6a3b      	ldr	r3, [r7, #32]
 80130ac:	685b      	ldr	r3, [r3, #4]
 80130ae:	685a      	ldr	r2, [r3, #4]
 80130b0:	6a3b      	ldr	r3, [r7, #32]
 80130b2:	605a      	str	r2, [r3, #4]
 80130b4:	6a3b      	ldr	r3, [r7, #32]
 80130b6:	685a      	ldr	r2, [r3, #4]
 80130b8:	6a3b      	ldr	r3, [r7, #32]
 80130ba:	3308      	adds	r3, #8
 80130bc:	429a      	cmp	r2, r3
 80130be:	d104      	bne.n	80130ca <prvListTasksWithinSingleList+0x3e>
 80130c0:	6a3b      	ldr	r3, [r7, #32]
 80130c2:	685b      	ldr	r3, [r3, #4]
 80130c4:	685a      	ldr	r2, [r3, #4]
 80130c6:	6a3b      	ldr	r3, [r7, #32]
 80130c8:	605a      	str	r2, [r3, #4]
 80130ca:	6a3b      	ldr	r3, [r7, #32]
 80130cc:	685b      	ldr	r3, [r3, #4]
 80130ce:	68db      	ldr	r3, [r3, #12]
 80130d0:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80130d2:	68bb      	ldr	r3, [r7, #8]
 80130d4:	61bb      	str	r3, [r7, #24]
 80130d6:	69bb      	ldr	r3, [r7, #24]
 80130d8:	685b      	ldr	r3, [r3, #4]
 80130da:	685a      	ldr	r2, [r3, #4]
 80130dc:	69bb      	ldr	r3, [r7, #24]
 80130de:	605a      	str	r2, [r3, #4]
 80130e0:	69bb      	ldr	r3, [r7, #24]
 80130e2:	685a      	ldr	r2, [r3, #4]
 80130e4:	69bb      	ldr	r3, [r7, #24]
 80130e6:	3308      	adds	r3, #8
 80130e8:	429a      	cmp	r2, r3
 80130ea:	d104      	bne.n	80130f6 <prvListTasksWithinSingleList+0x6a>
 80130ec:	69bb      	ldr	r3, [r7, #24]
 80130ee:	685b      	ldr	r3, [r3, #4]
 80130f0:	685a      	ldr	r2, [r3, #4]
 80130f2:	69bb      	ldr	r3, [r7, #24]
 80130f4:	605a      	str	r2, [r3, #4]
 80130f6:	69bb      	ldr	r3, [r7, #24]
 80130f8:	685b      	ldr	r3, [r3, #4]
 80130fa:	68db      	ldr	r3, [r3, #12]
 80130fc:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 80130fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013100:	4613      	mov	r3, r2
 8013102:	00db      	lsls	r3, r3, #3
 8013104:	4413      	add	r3, r2
 8013106:	009b      	lsls	r3, r3, #2
 8013108:	461a      	mov	r2, r3
 801310a:	68fb      	ldr	r3, [r7, #12]
 801310c:	1899      	adds	r1, r3, r2
 801310e:	79fb      	ldrb	r3, [r7, #7]
 8013110:	2201      	movs	r2, #1
 8013112:	6978      	ldr	r0, [r7, #20]
 8013114:	f7ff ff54 	bl	8012fc0 <vTaskGetInfo>
				uxTask++;
 8013118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801311a:	3301      	adds	r3, #1
 801311c:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 801311e:	697a      	ldr	r2, [r7, #20]
 8013120:	69fb      	ldr	r3, [r7, #28]
 8013122:	429a      	cmp	r2, r3
 8013124:	d1d5      	bne.n	80130d2 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 8013126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8013128:	4618      	mov	r0, r3
 801312a:	3728      	adds	r7, #40	; 0x28
 801312c:	46bd      	mov	sp, r7
 801312e:	bd80      	pop	{r7, pc}

08013130 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8013130:	b480      	push	{r7}
 8013132:	b085      	sub	sp, #20
 8013134:	af00      	add	r7, sp, #0
 8013136:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 8013138:	2300      	movs	r3, #0
 801313a:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 801313c:	e005      	b.n	801314a <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	3301      	adds	r3, #1
 8013142:	607b      	str	r3, [r7, #4]
			ulCount++;
 8013144:	68fb      	ldr	r3, [r7, #12]
 8013146:	3301      	adds	r3, #1
 8013148:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	781b      	ldrb	r3, [r3, #0]
 801314e:	2ba5      	cmp	r3, #165	; 0xa5
 8013150:	d0f5      	beq.n	801313e <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	089b      	lsrs	r3, r3, #2
 8013156:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 8013158:	68fb      	ldr	r3, [r7, #12]
 801315a:	b29b      	uxth	r3, r3
	}
 801315c:	4618      	mov	r0, r3
 801315e:	3714      	adds	r7, #20
 8013160:	46bd      	mov	sp, r7
 8013162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013166:	4770      	bx	lr

08013168 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013168:	b580      	push	{r7, lr}
 801316a:	b084      	sub	sp, #16
 801316c:	af00      	add	r7, sp, #0
 801316e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8013176:	2b00      	cmp	r3, #0
 8013178:	d108      	bne.n	801318c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801317e:	4618      	mov	r0, r3
 8013180:	f001 f9d6 	bl	8014530 <vPortFree>
				vPortFree( pxTCB );
 8013184:	6878      	ldr	r0, [r7, #4]
 8013186:	f001 f9d3 	bl	8014530 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801318a:	e018      	b.n	80131be <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8013192:	2b01      	cmp	r3, #1
 8013194:	d103      	bne.n	801319e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8013196:	6878      	ldr	r0, [r7, #4]
 8013198:	f001 f9ca 	bl	8014530 <vPortFree>
	}
 801319c:	e00f      	b.n	80131be <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80131a4:	2b02      	cmp	r3, #2
 80131a6:	d00a      	beq.n	80131be <prvDeleteTCB+0x56>
	__asm volatile
 80131a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131ac:	f383 8811 	msr	BASEPRI, r3
 80131b0:	f3bf 8f6f 	isb	sy
 80131b4:	f3bf 8f4f 	dsb	sy
 80131b8:	60fb      	str	r3, [r7, #12]
}
 80131ba:	bf00      	nop
 80131bc:	e7fe      	b.n	80131bc <prvDeleteTCB+0x54>
	}
 80131be:	bf00      	nop
 80131c0:	3710      	adds	r7, #16
 80131c2:	46bd      	mov	sp, r7
 80131c4:	bd80      	pop	{r7, pc}
	...

080131c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80131c8:	b480      	push	{r7}
 80131ca:	b083      	sub	sp, #12
 80131cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80131ce:	4b0c      	ldr	r3, [pc, #48]	; (8013200 <prvResetNextTaskUnblockTime+0x38>)
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	681b      	ldr	r3, [r3, #0]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d104      	bne.n	80131e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80131d8:	4b0a      	ldr	r3, [pc, #40]	; (8013204 <prvResetNextTaskUnblockTime+0x3c>)
 80131da:	f04f 32ff 	mov.w	r2, #4294967295
 80131de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80131e0:	e008      	b.n	80131f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80131e2:	4b07      	ldr	r3, [pc, #28]	; (8013200 <prvResetNextTaskUnblockTime+0x38>)
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	68db      	ldr	r3, [r3, #12]
 80131e8:	68db      	ldr	r3, [r3, #12]
 80131ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	685b      	ldr	r3, [r3, #4]
 80131f0:	4a04      	ldr	r2, [pc, #16]	; (8013204 <prvResetNextTaskUnblockTime+0x3c>)
 80131f2:	6013      	str	r3, [r2, #0]
}
 80131f4:	bf00      	nop
 80131f6:	370c      	adds	r7, #12
 80131f8:	46bd      	mov	sp, r7
 80131fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131fe:	4770      	bx	lr
 8013200:	2000e2f4 	.word	0x2000e2f4
 8013204:	2000e35c 	.word	0x2000e35c

08013208 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8013208:	b480      	push	{r7}
 801320a:	b083      	sub	sp, #12
 801320c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801320e:	4b05      	ldr	r3, [pc, #20]	; (8013224 <xTaskGetCurrentTaskHandle+0x1c>)
 8013210:	681b      	ldr	r3, [r3, #0]
 8013212:	607b      	str	r3, [r7, #4]

		return xReturn;
 8013214:	687b      	ldr	r3, [r7, #4]
	}
 8013216:	4618      	mov	r0, r3
 8013218:	370c      	adds	r7, #12
 801321a:	46bd      	mov	sp, r7
 801321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013220:	4770      	bx	lr
 8013222:	bf00      	nop
 8013224:	2000de68 	.word	0x2000de68

08013228 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013228:	b480      	push	{r7}
 801322a:	b083      	sub	sp, #12
 801322c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801322e:	4b0b      	ldr	r3, [pc, #44]	; (801325c <xTaskGetSchedulerState+0x34>)
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	2b00      	cmp	r3, #0
 8013234:	d102      	bne.n	801323c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8013236:	2301      	movs	r3, #1
 8013238:	607b      	str	r3, [r7, #4]
 801323a:	e008      	b.n	801324e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801323c:	4b08      	ldr	r3, [pc, #32]	; (8013260 <xTaskGetSchedulerState+0x38>)
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	2b00      	cmp	r3, #0
 8013242:	d102      	bne.n	801324a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013244:	2302      	movs	r3, #2
 8013246:	607b      	str	r3, [r7, #4]
 8013248:	e001      	b.n	801324e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801324a:	2300      	movs	r3, #0
 801324c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801324e:	687b      	ldr	r3, [r7, #4]
	}
 8013250:	4618      	mov	r0, r3
 8013252:	370c      	adds	r7, #12
 8013254:	46bd      	mov	sp, r7
 8013256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801325a:	4770      	bx	lr
 801325c:	2000e348 	.word	0x2000e348
 8013260:	2000e364 	.word	0x2000e364

08013264 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8013264:	b580      	push	{r7, lr}
 8013266:	b084      	sub	sp, #16
 8013268:	af00      	add	r7, sp, #0
 801326a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8013270:	2300      	movs	r3, #0
 8013272:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	2b00      	cmp	r3, #0
 8013278:	d051      	beq.n	801331e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801327a:	68bb      	ldr	r3, [r7, #8]
 801327c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801327e:	4b2a      	ldr	r3, [pc, #168]	; (8013328 <xTaskPriorityInherit+0xc4>)
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013284:	429a      	cmp	r2, r3
 8013286:	d241      	bcs.n	801330c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013288:	68bb      	ldr	r3, [r7, #8]
 801328a:	699b      	ldr	r3, [r3, #24]
 801328c:	2b00      	cmp	r3, #0
 801328e:	db06      	blt.n	801329e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013290:	4b25      	ldr	r3, [pc, #148]	; (8013328 <xTaskPriorityInherit+0xc4>)
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013296:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801329a:	68bb      	ldr	r3, [r7, #8]
 801329c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801329e:	68bb      	ldr	r3, [r7, #8]
 80132a0:	6959      	ldr	r1, [r3, #20]
 80132a2:	68bb      	ldr	r3, [r7, #8]
 80132a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80132a6:	4613      	mov	r3, r2
 80132a8:	009b      	lsls	r3, r3, #2
 80132aa:	4413      	add	r3, r2
 80132ac:	009b      	lsls	r3, r3, #2
 80132ae:	4a1f      	ldr	r2, [pc, #124]	; (801332c <xTaskPriorityInherit+0xc8>)
 80132b0:	4413      	add	r3, r2
 80132b2:	4299      	cmp	r1, r3
 80132b4:	d122      	bne.n	80132fc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80132b6:	68bb      	ldr	r3, [r7, #8]
 80132b8:	3304      	adds	r3, #4
 80132ba:	4618      	mov	r0, r3
 80132bc:	f7fd fe2c 	bl	8010f18 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80132c0:	4b19      	ldr	r3, [pc, #100]	; (8013328 <xTaskPriorityInherit+0xc4>)
 80132c2:	681b      	ldr	r3, [r3, #0]
 80132c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80132c6:	68bb      	ldr	r3, [r7, #8]
 80132c8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80132ca:	68bb      	ldr	r3, [r7, #8]
 80132cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80132ce:	4b18      	ldr	r3, [pc, #96]	; (8013330 <xTaskPriorityInherit+0xcc>)
 80132d0:	681b      	ldr	r3, [r3, #0]
 80132d2:	429a      	cmp	r2, r3
 80132d4:	d903      	bls.n	80132de <xTaskPriorityInherit+0x7a>
 80132d6:	68bb      	ldr	r3, [r7, #8]
 80132d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80132da:	4a15      	ldr	r2, [pc, #84]	; (8013330 <xTaskPriorityInherit+0xcc>)
 80132dc:	6013      	str	r3, [r2, #0]
 80132de:	68bb      	ldr	r3, [r7, #8]
 80132e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80132e2:	4613      	mov	r3, r2
 80132e4:	009b      	lsls	r3, r3, #2
 80132e6:	4413      	add	r3, r2
 80132e8:	009b      	lsls	r3, r3, #2
 80132ea:	4a10      	ldr	r2, [pc, #64]	; (801332c <xTaskPriorityInherit+0xc8>)
 80132ec:	441a      	add	r2, r3
 80132ee:	68bb      	ldr	r3, [r7, #8]
 80132f0:	3304      	adds	r3, #4
 80132f2:	4619      	mov	r1, r3
 80132f4:	4610      	mov	r0, r2
 80132f6:	f7fd fdb2 	bl	8010e5e <vListInsertEnd>
 80132fa:	e004      	b.n	8013306 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80132fc:	4b0a      	ldr	r3, [pc, #40]	; (8013328 <xTaskPriorityInherit+0xc4>)
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013302:	68bb      	ldr	r3, [r7, #8]
 8013304:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8013306:	2301      	movs	r3, #1
 8013308:	60fb      	str	r3, [r7, #12]
 801330a:	e008      	b.n	801331e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801330c:	68bb      	ldr	r3, [r7, #8]
 801330e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8013310:	4b05      	ldr	r3, [pc, #20]	; (8013328 <xTaskPriorityInherit+0xc4>)
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013316:	429a      	cmp	r2, r3
 8013318:	d201      	bcs.n	801331e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801331a:	2301      	movs	r3, #1
 801331c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801331e:	68fb      	ldr	r3, [r7, #12]
	}
 8013320:	4618      	mov	r0, r3
 8013322:	3710      	adds	r7, #16
 8013324:	46bd      	mov	sp, r7
 8013326:	bd80      	pop	{r7, pc}
 8013328:	2000de68 	.word	0x2000de68
 801332c:	2000de6c 	.word	0x2000de6c
 8013330:	2000e344 	.word	0x2000e344

08013334 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013334:	b580      	push	{r7, lr}
 8013336:	b086      	sub	sp, #24
 8013338:	af00      	add	r7, sp, #0
 801333a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013340:	2300      	movs	r3, #0
 8013342:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	2b00      	cmp	r3, #0
 8013348:	d056      	beq.n	80133f8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801334a:	4b2e      	ldr	r3, [pc, #184]	; (8013404 <xTaskPriorityDisinherit+0xd0>)
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	693a      	ldr	r2, [r7, #16]
 8013350:	429a      	cmp	r2, r3
 8013352:	d00a      	beq.n	801336a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8013354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013358:	f383 8811 	msr	BASEPRI, r3
 801335c:	f3bf 8f6f 	isb	sy
 8013360:	f3bf 8f4f 	dsb	sy
 8013364:	60fb      	str	r3, [r7, #12]
}
 8013366:	bf00      	nop
 8013368:	e7fe      	b.n	8013368 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801336a:	693b      	ldr	r3, [r7, #16]
 801336c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801336e:	2b00      	cmp	r3, #0
 8013370:	d10a      	bne.n	8013388 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8013372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013376:	f383 8811 	msr	BASEPRI, r3
 801337a:	f3bf 8f6f 	isb	sy
 801337e:	f3bf 8f4f 	dsb	sy
 8013382:	60bb      	str	r3, [r7, #8]
}
 8013384:	bf00      	nop
 8013386:	e7fe      	b.n	8013386 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8013388:	693b      	ldr	r3, [r7, #16]
 801338a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801338c:	1e5a      	subs	r2, r3, #1
 801338e:	693b      	ldr	r3, [r7, #16]
 8013390:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013392:	693b      	ldr	r3, [r7, #16]
 8013394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013396:	693b      	ldr	r3, [r7, #16]
 8013398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801339a:	429a      	cmp	r2, r3
 801339c:	d02c      	beq.n	80133f8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801339e:	693b      	ldr	r3, [r7, #16]
 80133a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	d128      	bne.n	80133f8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80133a6:	693b      	ldr	r3, [r7, #16]
 80133a8:	3304      	adds	r3, #4
 80133aa:	4618      	mov	r0, r3
 80133ac:	f7fd fdb4 	bl	8010f18 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80133b0:	693b      	ldr	r3, [r7, #16]
 80133b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80133b4:	693b      	ldr	r3, [r7, #16]
 80133b6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80133b8:	693b      	ldr	r3, [r7, #16]
 80133ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133bc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80133c0:	693b      	ldr	r3, [r7, #16]
 80133c2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80133c4:	693b      	ldr	r3, [r7, #16]
 80133c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80133c8:	4b0f      	ldr	r3, [pc, #60]	; (8013408 <xTaskPriorityDisinherit+0xd4>)
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	429a      	cmp	r2, r3
 80133ce:	d903      	bls.n	80133d8 <xTaskPriorityDisinherit+0xa4>
 80133d0:	693b      	ldr	r3, [r7, #16]
 80133d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133d4:	4a0c      	ldr	r2, [pc, #48]	; (8013408 <xTaskPriorityDisinherit+0xd4>)
 80133d6:	6013      	str	r3, [r2, #0]
 80133d8:	693b      	ldr	r3, [r7, #16]
 80133da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80133dc:	4613      	mov	r3, r2
 80133de:	009b      	lsls	r3, r3, #2
 80133e0:	4413      	add	r3, r2
 80133e2:	009b      	lsls	r3, r3, #2
 80133e4:	4a09      	ldr	r2, [pc, #36]	; (801340c <xTaskPriorityDisinherit+0xd8>)
 80133e6:	441a      	add	r2, r3
 80133e8:	693b      	ldr	r3, [r7, #16]
 80133ea:	3304      	adds	r3, #4
 80133ec:	4619      	mov	r1, r3
 80133ee:	4610      	mov	r0, r2
 80133f0:	f7fd fd35 	bl	8010e5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80133f4:	2301      	movs	r3, #1
 80133f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80133f8:	697b      	ldr	r3, [r7, #20]
	}
 80133fa:	4618      	mov	r0, r3
 80133fc:	3718      	adds	r7, #24
 80133fe:	46bd      	mov	sp, r7
 8013400:	bd80      	pop	{r7, pc}
 8013402:	bf00      	nop
 8013404:	2000de68 	.word	0x2000de68
 8013408:	2000e344 	.word	0x2000e344
 801340c:	2000de6c 	.word	0x2000de6c

08013410 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8013410:	b580      	push	{r7, lr}
 8013412:	b088      	sub	sp, #32
 8013414:	af00      	add	r7, sp, #0
 8013416:	6078      	str	r0, [r7, #4]
 8013418:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801341e:	2301      	movs	r3, #1
 8013420:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	2b00      	cmp	r3, #0
 8013426:	d06a      	beq.n	80134fe <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8013428:	69bb      	ldr	r3, [r7, #24]
 801342a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801342c:	2b00      	cmp	r3, #0
 801342e:	d10a      	bne.n	8013446 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8013430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013434:	f383 8811 	msr	BASEPRI, r3
 8013438:	f3bf 8f6f 	isb	sy
 801343c:	f3bf 8f4f 	dsb	sy
 8013440:	60fb      	str	r3, [r7, #12]
}
 8013442:	bf00      	nop
 8013444:	e7fe      	b.n	8013444 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8013446:	69bb      	ldr	r3, [r7, #24]
 8013448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801344a:	683a      	ldr	r2, [r7, #0]
 801344c:	429a      	cmp	r2, r3
 801344e:	d902      	bls.n	8013456 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8013450:	683b      	ldr	r3, [r7, #0]
 8013452:	61fb      	str	r3, [r7, #28]
 8013454:	e002      	b.n	801345c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8013456:	69bb      	ldr	r3, [r7, #24]
 8013458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801345a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801345c:	69bb      	ldr	r3, [r7, #24]
 801345e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013460:	69fa      	ldr	r2, [r7, #28]
 8013462:	429a      	cmp	r2, r3
 8013464:	d04b      	beq.n	80134fe <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8013466:	69bb      	ldr	r3, [r7, #24]
 8013468:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801346a:	697a      	ldr	r2, [r7, #20]
 801346c:	429a      	cmp	r2, r3
 801346e:	d146      	bne.n	80134fe <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8013470:	4b25      	ldr	r3, [pc, #148]	; (8013508 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8013472:	681b      	ldr	r3, [r3, #0]
 8013474:	69ba      	ldr	r2, [r7, #24]
 8013476:	429a      	cmp	r2, r3
 8013478:	d10a      	bne.n	8013490 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 801347a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801347e:	f383 8811 	msr	BASEPRI, r3
 8013482:	f3bf 8f6f 	isb	sy
 8013486:	f3bf 8f4f 	dsb	sy
 801348a:	60bb      	str	r3, [r7, #8]
}
 801348c:	bf00      	nop
 801348e:	e7fe      	b.n	801348e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8013490:	69bb      	ldr	r3, [r7, #24]
 8013492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013494:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8013496:	69bb      	ldr	r3, [r7, #24]
 8013498:	69fa      	ldr	r2, [r7, #28]
 801349a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801349c:	69bb      	ldr	r3, [r7, #24]
 801349e:	699b      	ldr	r3, [r3, #24]
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	db04      	blt.n	80134ae <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80134a4:	69fb      	ldr	r3, [r7, #28]
 80134a6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80134aa:	69bb      	ldr	r3, [r7, #24]
 80134ac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80134ae:	69bb      	ldr	r3, [r7, #24]
 80134b0:	6959      	ldr	r1, [r3, #20]
 80134b2:	693a      	ldr	r2, [r7, #16]
 80134b4:	4613      	mov	r3, r2
 80134b6:	009b      	lsls	r3, r3, #2
 80134b8:	4413      	add	r3, r2
 80134ba:	009b      	lsls	r3, r3, #2
 80134bc:	4a13      	ldr	r2, [pc, #76]	; (801350c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80134be:	4413      	add	r3, r2
 80134c0:	4299      	cmp	r1, r3
 80134c2:	d11c      	bne.n	80134fe <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80134c4:	69bb      	ldr	r3, [r7, #24]
 80134c6:	3304      	adds	r3, #4
 80134c8:	4618      	mov	r0, r3
 80134ca:	f7fd fd25 	bl	8010f18 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80134ce:	69bb      	ldr	r3, [r7, #24]
 80134d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134d2:	4b0f      	ldr	r3, [pc, #60]	; (8013510 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	429a      	cmp	r2, r3
 80134d8:	d903      	bls.n	80134e2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80134da:	69bb      	ldr	r3, [r7, #24]
 80134dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134de:	4a0c      	ldr	r2, [pc, #48]	; (8013510 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80134e0:	6013      	str	r3, [r2, #0]
 80134e2:	69bb      	ldr	r3, [r7, #24]
 80134e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134e6:	4613      	mov	r3, r2
 80134e8:	009b      	lsls	r3, r3, #2
 80134ea:	4413      	add	r3, r2
 80134ec:	009b      	lsls	r3, r3, #2
 80134ee:	4a07      	ldr	r2, [pc, #28]	; (801350c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80134f0:	441a      	add	r2, r3
 80134f2:	69bb      	ldr	r3, [r7, #24]
 80134f4:	3304      	adds	r3, #4
 80134f6:	4619      	mov	r1, r3
 80134f8:	4610      	mov	r0, r2
 80134fa:	f7fd fcb0 	bl	8010e5e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80134fe:	bf00      	nop
 8013500:	3720      	adds	r7, #32
 8013502:	46bd      	mov	sp, r7
 8013504:	bd80      	pop	{r7, pc}
 8013506:	bf00      	nop
 8013508:	2000de68 	.word	0x2000de68
 801350c:	2000de6c 	.word	0x2000de6c
 8013510:	2000e344 	.word	0x2000e344

08013514 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 8013514:	b580      	push	{r7, lr}
 8013516:	b084      	sub	sp, #16
 8013518:	af00      	add	r7, sp, #0
 801351a:	6078      	str	r0, [r7, #4]
 801351c:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 801351e:	6839      	ldr	r1, [r7, #0]
 8013520:	6878      	ldr	r0, [r7, #4]
 8013522:	f00d ff53 	bl	80213cc <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 8013526:	6878      	ldr	r0, [r7, #4]
 8013528:	f7ec fe62 	bl	80001f0 <strlen>
 801352c:	60f8      	str	r0, [r7, #12]
 801352e:	e007      	b.n	8013540 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 8013530:	687a      	ldr	r2, [r7, #4]
 8013532:	68fb      	ldr	r3, [r7, #12]
 8013534:	4413      	add	r3, r2
 8013536:	2220      	movs	r2, #32
 8013538:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	3301      	adds	r3, #1
 801353e:	60fb      	str	r3, [r7, #12]
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	2b0e      	cmp	r3, #14
 8013544:	d9f4      	bls.n	8013530 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 8013546:	687a      	ldr	r2, [r7, #4]
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	4413      	add	r3, r2
 801354c:	2200      	movs	r2, #0
 801354e:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 8013550:	687a      	ldr	r2, [r7, #4]
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	4413      	add	r3, r2
	}
 8013556:	4618      	mov	r0, r3
 8013558:	3710      	adds	r7, #16
 801355a:	46bd      	mov	sp, r7
 801355c:	bd80      	pop	{r7, pc}
	...

08013560 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 8013560:	b590      	push	{r4, r7, lr}
 8013562:	b089      	sub	sp, #36	; 0x24
 8013564:	af02      	add	r7, sp, #8
 8013566:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	2200      	movs	r2, #0
 801356c:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 801356e:	4b45      	ldr	r3, [pc, #276]	; (8013684 <vTaskList+0x124>)
 8013570:	681b      	ldr	r3, [r3, #0]
 8013572:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8013574:	4b43      	ldr	r3, [pc, #268]	; (8013684 <vTaskList+0x124>)
 8013576:	681a      	ldr	r2, [r3, #0]
 8013578:	4613      	mov	r3, r2
 801357a:	00db      	lsls	r3, r3, #3
 801357c:	4413      	add	r3, r2
 801357e:	009b      	lsls	r3, r3, #2
 8013580:	4618      	mov	r0, r3
 8013582:	f000 ff09 	bl	8014398 <pvPortMalloc>
 8013586:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 8013588:	68bb      	ldr	r3, [r7, #8]
 801358a:	2b00      	cmp	r3, #0
 801358c:	d076      	beq.n	801367c <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 801358e:	2200      	movs	r2, #0
 8013590:	68f9      	ldr	r1, [r7, #12]
 8013592:	68b8      	ldr	r0, [r7, #8]
 8013594:	f7ff f994 	bl	80128c0 <uxTaskGetSystemState>
 8013598:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 801359a:	2300      	movs	r3, #0
 801359c:	617b      	str	r3, [r7, #20]
 801359e:	e066      	b.n	801366e <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 80135a0:	697a      	ldr	r2, [r7, #20]
 80135a2:	4613      	mov	r3, r2
 80135a4:	00db      	lsls	r3, r3, #3
 80135a6:	4413      	add	r3, r2
 80135a8:	009b      	lsls	r3, r3, #2
 80135aa:	461a      	mov	r2, r3
 80135ac:	68bb      	ldr	r3, [r7, #8]
 80135ae:	4413      	add	r3, r2
 80135b0:	7b1b      	ldrb	r3, [r3, #12]
 80135b2:	2b04      	cmp	r3, #4
 80135b4:	d81b      	bhi.n	80135ee <vTaskList+0x8e>
 80135b6:	a201      	add	r2, pc, #4	; (adr r2, 80135bc <vTaskList+0x5c>)
 80135b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135bc:	080135d1 	.word	0x080135d1
 80135c0:	080135d7 	.word	0x080135d7
 80135c4:	080135dd 	.word	0x080135dd
 80135c8:	080135e3 	.word	0x080135e3
 80135cc:	080135e9 	.word	0x080135e9
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 80135d0:	2358      	movs	r3, #88	; 0x58
 80135d2:	74fb      	strb	r3, [r7, #19]
										break;
 80135d4:	e00e      	b.n	80135f4 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 80135d6:	2352      	movs	r3, #82	; 0x52
 80135d8:	74fb      	strb	r3, [r7, #19]
										break;
 80135da:	e00b      	b.n	80135f4 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 80135dc:	2342      	movs	r3, #66	; 0x42
 80135de:	74fb      	strb	r3, [r7, #19]
										break;
 80135e0:	e008      	b.n	80135f4 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 80135e2:	2353      	movs	r3, #83	; 0x53
 80135e4:	74fb      	strb	r3, [r7, #19]
										break;
 80135e6:	e005      	b.n	80135f4 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 80135e8:	2344      	movs	r3, #68	; 0x44
 80135ea:	74fb      	strb	r3, [r7, #19]
										break;
 80135ec:	e002      	b.n	80135f4 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 80135ee:	2300      	movs	r3, #0
 80135f0:	74fb      	strb	r3, [r7, #19]
										break;
 80135f2:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 80135f4:	697a      	ldr	r2, [r7, #20]
 80135f6:	4613      	mov	r3, r2
 80135f8:	00db      	lsls	r3, r3, #3
 80135fa:	4413      	add	r3, r2
 80135fc:	009b      	lsls	r3, r3, #2
 80135fe:	461a      	mov	r2, r3
 8013600:	68bb      	ldr	r3, [r7, #8]
 8013602:	4413      	add	r3, r2
 8013604:	685b      	ldr	r3, [r3, #4]
 8013606:	4619      	mov	r1, r3
 8013608:	6878      	ldr	r0, [r7, #4]
 801360a:	f7ff ff83 	bl	8013514 <prvWriteNameToBuffer>
 801360e:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 8013610:	7cf9      	ldrb	r1, [r7, #19]
 8013612:	697a      	ldr	r2, [r7, #20]
 8013614:	4613      	mov	r3, r2
 8013616:	00db      	lsls	r3, r3, #3
 8013618:	4413      	add	r3, r2
 801361a:	009b      	lsls	r3, r3, #2
 801361c:	461a      	mov	r2, r3
 801361e:	68bb      	ldr	r3, [r7, #8]
 8013620:	4413      	add	r3, r2
 8013622:	6918      	ldr	r0, [r3, #16]
 8013624:	697a      	ldr	r2, [r7, #20]
 8013626:	4613      	mov	r3, r2
 8013628:	00db      	lsls	r3, r3, #3
 801362a:	4413      	add	r3, r2
 801362c:	009b      	lsls	r3, r3, #2
 801362e:	461a      	mov	r2, r3
 8013630:	68bb      	ldr	r3, [r7, #8]
 8013632:	4413      	add	r3, r2
 8013634:	8c1b      	ldrh	r3, [r3, #32]
 8013636:	461c      	mov	r4, r3
 8013638:	697a      	ldr	r2, [r7, #20]
 801363a:	4613      	mov	r3, r2
 801363c:	00db      	lsls	r3, r3, #3
 801363e:	4413      	add	r3, r2
 8013640:	009b      	lsls	r3, r3, #2
 8013642:	461a      	mov	r2, r3
 8013644:	68bb      	ldr	r3, [r7, #8]
 8013646:	4413      	add	r3, r2
 8013648:	689b      	ldr	r3, [r3, #8]
 801364a:	9301      	str	r3, [sp, #4]
 801364c:	9400      	str	r4, [sp, #0]
 801364e:	4603      	mov	r3, r0
 8013650:	460a      	mov	r2, r1
 8013652:	490d      	ldr	r1, [pc, #52]	; (8013688 <vTaskList+0x128>)
 8013654:	6878      	ldr	r0, [r7, #4]
 8013656:	f00d fe99 	bl	802138c <sprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 801365a:	6878      	ldr	r0, [r7, #4]
 801365c:	f7ec fdc8 	bl	80001f0 <strlen>
 8013660:	4602      	mov	r2, r0
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	4413      	add	r3, r2
 8013666:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 8013668:	697b      	ldr	r3, [r7, #20]
 801366a:	3301      	adds	r3, #1
 801366c:	617b      	str	r3, [r7, #20]
 801366e:	697a      	ldr	r2, [r7, #20]
 8013670:	68fb      	ldr	r3, [r7, #12]
 8013672:	429a      	cmp	r2, r3
 8013674:	d394      	bcc.n	80135a0 <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8013676:	68b8      	ldr	r0, [r7, #8]
 8013678:	f000 ff5a 	bl	8014530 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801367c:	bf00      	nop
 801367e:	371c      	adds	r7, #28
 8013680:	46bd      	mov	sp, r7
 8013682:	bd90      	pop	{r4, r7, pc}
 8013684:	2000e33c 	.word	0x2000e33c
 8013688:	08027890 	.word	0x08027890

0801368c <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 801368c:	b580      	push	{r7, lr}
 801368e:	b088      	sub	sp, #32
 8013690:	af00      	add	r7, sp, #0
 8013692:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	2200      	movs	r2, #0
 8013698:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 801369a:	4b3a      	ldr	r3, [pc, #232]	; (8013784 <vTaskGetRunTimeStats+0xf8>)
 801369c:	681b      	ldr	r3, [r3, #0]
 801369e:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 80136a0:	4b38      	ldr	r3, [pc, #224]	; (8013784 <vTaskGetRunTimeStats+0xf8>)
 80136a2:	681a      	ldr	r2, [r3, #0]
 80136a4:	4613      	mov	r3, r2
 80136a6:	00db      	lsls	r3, r3, #3
 80136a8:	4413      	add	r3, r2
 80136aa:	009b      	lsls	r3, r3, #2
 80136ac:	4618      	mov	r0, r3
 80136ae:	f000 fe73 	bl	8014398 <pvPortMalloc>
 80136b2:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 80136b4:	697b      	ldr	r3, [r7, #20]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d05f      	beq.n	801377a <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 80136ba:	f107 030c 	add.w	r3, r7, #12
 80136be:	461a      	mov	r2, r3
 80136c0:	69b9      	ldr	r1, [r7, #24]
 80136c2:	6978      	ldr	r0, [r7, #20]
 80136c4:	f7ff f8fc 	bl	80128c0 <uxTaskGetSystemState>
 80136c8:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 80136ca:	68fb      	ldr	r3, [r7, #12]
 80136cc:	4a2e      	ldr	r2, [pc, #184]	; (8013788 <vTaskGetRunTimeStats+0xfc>)
 80136ce:	fba2 2303 	umull	r2, r3, r2, r3
 80136d2:	095b      	lsrs	r3, r3, #5
 80136d4:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 80136d6:	68fb      	ldr	r3, [r7, #12]
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d04b      	beq.n	8013774 <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 80136dc:	2300      	movs	r3, #0
 80136de:	61fb      	str	r3, [r7, #28]
 80136e0:	e044      	b.n	801376c <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 80136e2:	69fa      	ldr	r2, [r7, #28]
 80136e4:	4613      	mov	r3, r2
 80136e6:	00db      	lsls	r3, r3, #3
 80136e8:	4413      	add	r3, r2
 80136ea:	009b      	lsls	r3, r3, #2
 80136ec:	461a      	mov	r2, r3
 80136ee:	697b      	ldr	r3, [r7, #20]
 80136f0:	4413      	add	r3, r2
 80136f2:	699a      	ldr	r2, [r3, #24]
 80136f4:	68fb      	ldr	r3, [r7, #12]
 80136f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80136fa:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 80136fc:	69fa      	ldr	r2, [r7, #28]
 80136fe:	4613      	mov	r3, r2
 8013700:	00db      	lsls	r3, r3, #3
 8013702:	4413      	add	r3, r2
 8013704:	009b      	lsls	r3, r3, #2
 8013706:	461a      	mov	r2, r3
 8013708:	697b      	ldr	r3, [r7, #20]
 801370a:	4413      	add	r3, r2
 801370c:	685b      	ldr	r3, [r3, #4]
 801370e:	4619      	mov	r1, r3
 8013710:	6878      	ldr	r0, [r7, #4]
 8013712:	f7ff feff 	bl	8013514 <prvWriteNameToBuffer>
 8013716:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 8013718:	693b      	ldr	r3, [r7, #16]
 801371a:	2b00      	cmp	r3, #0
 801371c:	d00e      	beq.n	801373c <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 801371e:	69fa      	ldr	r2, [r7, #28]
 8013720:	4613      	mov	r3, r2
 8013722:	00db      	lsls	r3, r3, #3
 8013724:	4413      	add	r3, r2
 8013726:	009b      	lsls	r3, r3, #2
 8013728:	461a      	mov	r2, r3
 801372a:	697b      	ldr	r3, [r7, #20]
 801372c:	4413      	add	r3, r2
 801372e:	699a      	ldr	r2, [r3, #24]
 8013730:	693b      	ldr	r3, [r7, #16]
 8013732:	4916      	ldr	r1, [pc, #88]	; (801378c <vTaskGetRunTimeStats+0x100>)
 8013734:	6878      	ldr	r0, [r7, #4]
 8013736:	f00d fe29 	bl	802138c <sprintf>
 801373a:	e00d      	b.n	8013758 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 801373c:	69fa      	ldr	r2, [r7, #28]
 801373e:	4613      	mov	r3, r2
 8013740:	00db      	lsls	r3, r3, #3
 8013742:	4413      	add	r3, r2
 8013744:	009b      	lsls	r3, r3, #2
 8013746:	461a      	mov	r2, r3
 8013748:	697b      	ldr	r3, [r7, #20]
 801374a:	4413      	add	r3, r2
 801374c:	699b      	ldr	r3, [r3, #24]
 801374e:	461a      	mov	r2, r3
 8013750:	490f      	ldr	r1, [pc, #60]	; (8013790 <vTaskGetRunTimeStats+0x104>)
 8013752:	6878      	ldr	r0, [r7, #4]
 8013754:	f00d fe1a 	bl	802138c <sprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 8013758:	6878      	ldr	r0, [r7, #4]
 801375a:	f7ec fd49 	bl	80001f0 <strlen>
 801375e:	4602      	mov	r2, r0
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	4413      	add	r3, r2
 8013764:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 8013766:	69fb      	ldr	r3, [r7, #28]
 8013768:	3301      	adds	r3, #1
 801376a:	61fb      	str	r3, [r7, #28]
 801376c:	69fa      	ldr	r2, [r7, #28]
 801376e:	69bb      	ldr	r3, [r7, #24]
 8013770:	429a      	cmp	r2, r3
 8013772:	d3b6      	bcc.n	80136e2 <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8013774:	6978      	ldr	r0, [r7, #20]
 8013776:	f000 fedb 	bl	8014530 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801377a:	bf00      	nop
 801377c:	3720      	adds	r7, #32
 801377e:	46bd      	mov	sp, r7
 8013780:	bd80      	pop	{r7, pc}
 8013782:	bf00      	nop
 8013784:	2000e33c 	.word	0x2000e33c
 8013788:	51eb851f 	.word	0x51eb851f
 801378c:	080278a0 	.word	0x080278a0
 8013790:	080278ac 	.word	0x080278ac

08013794 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8013794:	b480      	push	{r7}
 8013796:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8013798:	4b07      	ldr	r3, [pc, #28]	; (80137b8 <pvTaskIncrementMutexHeldCount+0x24>)
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d004      	beq.n	80137aa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80137a0:	4b05      	ldr	r3, [pc, #20]	; (80137b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80137a6:	3201      	adds	r2, #1
 80137a8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80137aa:	4b03      	ldr	r3, [pc, #12]	; (80137b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80137ac:	681b      	ldr	r3, [r3, #0]
	}
 80137ae:	4618      	mov	r0, r3
 80137b0:	46bd      	mov	sp, r7
 80137b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137b6:	4770      	bx	lr
 80137b8:	2000de68 	.word	0x2000de68

080137bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b084      	sub	sp, #16
 80137c0:	af00      	add	r7, sp, #0
 80137c2:	6078      	str	r0, [r7, #4]
 80137c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80137c6:	4b21      	ldr	r3, [pc, #132]	; (801384c <prvAddCurrentTaskToDelayedList+0x90>)
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80137cc:	4b20      	ldr	r3, [pc, #128]	; (8013850 <prvAddCurrentTaskToDelayedList+0x94>)
 80137ce:	681b      	ldr	r3, [r3, #0]
 80137d0:	3304      	adds	r3, #4
 80137d2:	4618      	mov	r0, r3
 80137d4:	f7fd fba0 	bl	8010f18 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80137de:	d10a      	bne.n	80137f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80137e0:	683b      	ldr	r3, [r7, #0]
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	d007      	beq.n	80137f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80137e6:	4b1a      	ldr	r3, [pc, #104]	; (8013850 <prvAddCurrentTaskToDelayedList+0x94>)
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	3304      	adds	r3, #4
 80137ec:	4619      	mov	r1, r3
 80137ee:	4819      	ldr	r0, [pc, #100]	; (8013854 <prvAddCurrentTaskToDelayedList+0x98>)
 80137f0:	f7fd fb35 	bl	8010e5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80137f4:	e026      	b.n	8013844 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80137f6:	68fa      	ldr	r2, [r7, #12]
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	4413      	add	r3, r2
 80137fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80137fe:	4b14      	ldr	r3, [pc, #80]	; (8013850 <prvAddCurrentTaskToDelayedList+0x94>)
 8013800:	681b      	ldr	r3, [r3, #0]
 8013802:	68ba      	ldr	r2, [r7, #8]
 8013804:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013806:	68ba      	ldr	r2, [r7, #8]
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	429a      	cmp	r2, r3
 801380c:	d209      	bcs.n	8013822 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801380e:	4b12      	ldr	r3, [pc, #72]	; (8013858 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013810:	681a      	ldr	r2, [r3, #0]
 8013812:	4b0f      	ldr	r3, [pc, #60]	; (8013850 <prvAddCurrentTaskToDelayedList+0x94>)
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	3304      	adds	r3, #4
 8013818:	4619      	mov	r1, r3
 801381a:	4610      	mov	r0, r2
 801381c:	f7fd fb43 	bl	8010ea6 <vListInsert>
}
 8013820:	e010      	b.n	8013844 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013822:	4b0e      	ldr	r3, [pc, #56]	; (801385c <prvAddCurrentTaskToDelayedList+0xa0>)
 8013824:	681a      	ldr	r2, [r3, #0]
 8013826:	4b0a      	ldr	r3, [pc, #40]	; (8013850 <prvAddCurrentTaskToDelayedList+0x94>)
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	3304      	adds	r3, #4
 801382c:	4619      	mov	r1, r3
 801382e:	4610      	mov	r0, r2
 8013830:	f7fd fb39 	bl	8010ea6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013834:	4b0a      	ldr	r3, [pc, #40]	; (8013860 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013836:	681b      	ldr	r3, [r3, #0]
 8013838:	68ba      	ldr	r2, [r7, #8]
 801383a:	429a      	cmp	r2, r3
 801383c:	d202      	bcs.n	8013844 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801383e:	4a08      	ldr	r2, [pc, #32]	; (8013860 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013840:	68bb      	ldr	r3, [r7, #8]
 8013842:	6013      	str	r3, [r2, #0]
}
 8013844:	bf00      	nop
 8013846:	3710      	adds	r7, #16
 8013848:	46bd      	mov	sp, r7
 801384a:	bd80      	pop	{r7, pc}
 801384c:	2000e340 	.word	0x2000e340
 8013850:	2000de68 	.word	0x2000de68
 8013854:	2000e328 	.word	0x2000e328
 8013858:	2000e2f8 	.word	0x2000e2f8
 801385c:	2000e2f4 	.word	0x2000e2f4
 8013860:	2000e35c 	.word	0x2000e35c

08013864 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013864:	b580      	push	{r7, lr}
 8013866:	b08a      	sub	sp, #40	; 0x28
 8013868:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801386a:	2300      	movs	r3, #0
 801386c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801386e:	f000 fb07 	bl	8013e80 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013872:	4b1c      	ldr	r3, [pc, #112]	; (80138e4 <xTimerCreateTimerTask+0x80>)
 8013874:	681b      	ldr	r3, [r3, #0]
 8013876:	2b00      	cmp	r3, #0
 8013878:	d021      	beq.n	80138be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801387a:	2300      	movs	r3, #0
 801387c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801387e:	2300      	movs	r3, #0
 8013880:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013882:	1d3a      	adds	r2, r7, #4
 8013884:	f107 0108 	add.w	r1, r7, #8
 8013888:	f107 030c 	add.w	r3, r7, #12
 801388c:	4618      	mov	r0, r3
 801388e:	f7fd fa9f 	bl	8010dd0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013892:	6879      	ldr	r1, [r7, #4]
 8013894:	68bb      	ldr	r3, [r7, #8]
 8013896:	68fa      	ldr	r2, [r7, #12]
 8013898:	9202      	str	r2, [sp, #8]
 801389a:	9301      	str	r3, [sp, #4]
 801389c:	2302      	movs	r3, #2
 801389e:	9300      	str	r3, [sp, #0]
 80138a0:	2300      	movs	r3, #0
 80138a2:	460a      	mov	r2, r1
 80138a4:	4910      	ldr	r1, [pc, #64]	; (80138e8 <xTimerCreateTimerTask+0x84>)
 80138a6:	4811      	ldr	r0, [pc, #68]	; (80138ec <xTimerCreateTimerTask+0x88>)
 80138a8:	f7fe fc24 	bl	80120f4 <xTaskCreateStatic>
 80138ac:	4603      	mov	r3, r0
 80138ae:	4a10      	ldr	r2, [pc, #64]	; (80138f0 <xTimerCreateTimerTask+0x8c>)
 80138b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80138b2:	4b0f      	ldr	r3, [pc, #60]	; (80138f0 <xTimerCreateTimerTask+0x8c>)
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d001      	beq.n	80138be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80138ba:	2301      	movs	r3, #1
 80138bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80138be:	697b      	ldr	r3, [r7, #20]
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d10a      	bne.n	80138da <xTimerCreateTimerTask+0x76>
	__asm volatile
 80138c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138c8:	f383 8811 	msr	BASEPRI, r3
 80138cc:	f3bf 8f6f 	isb	sy
 80138d0:	f3bf 8f4f 	dsb	sy
 80138d4:	613b      	str	r3, [r7, #16]
}
 80138d6:	bf00      	nop
 80138d8:	e7fe      	b.n	80138d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80138da:	697b      	ldr	r3, [r7, #20]
}
 80138dc:	4618      	mov	r0, r3
 80138de:	3718      	adds	r7, #24
 80138e0:	46bd      	mov	sp, r7
 80138e2:	bd80      	pop	{r7, pc}
 80138e4:	2000e3a0 	.word	0x2000e3a0
 80138e8:	080278b8 	.word	0x080278b8
 80138ec:	08013a29 	.word	0x08013a29
 80138f0:	2000e3a4 	.word	0x2000e3a4

080138f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80138f4:	b580      	push	{r7, lr}
 80138f6:	b08a      	sub	sp, #40	; 0x28
 80138f8:	af00      	add	r7, sp, #0
 80138fa:	60f8      	str	r0, [r7, #12]
 80138fc:	60b9      	str	r1, [r7, #8]
 80138fe:	607a      	str	r2, [r7, #4]
 8013900:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8013902:	2300      	movs	r3, #0
 8013904:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	2b00      	cmp	r3, #0
 801390a:	d10a      	bne.n	8013922 <xTimerGenericCommand+0x2e>
	__asm volatile
 801390c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013910:	f383 8811 	msr	BASEPRI, r3
 8013914:	f3bf 8f6f 	isb	sy
 8013918:	f3bf 8f4f 	dsb	sy
 801391c:	623b      	str	r3, [r7, #32]
}
 801391e:	bf00      	nop
 8013920:	e7fe      	b.n	8013920 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013922:	4b1a      	ldr	r3, [pc, #104]	; (801398c <xTimerGenericCommand+0x98>)
 8013924:	681b      	ldr	r3, [r3, #0]
 8013926:	2b00      	cmp	r3, #0
 8013928:	d02a      	beq.n	8013980 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801392a:	68bb      	ldr	r3, [r7, #8]
 801392c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013936:	68bb      	ldr	r3, [r7, #8]
 8013938:	2b05      	cmp	r3, #5
 801393a:	dc18      	bgt.n	801396e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801393c:	f7ff fc74 	bl	8013228 <xTaskGetSchedulerState>
 8013940:	4603      	mov	r3, r0
 8013942:	2b02      	cmp	r3, #2
 8013944:	d109      	bne.n	801395a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013946:	4b11      	ldr	r3, [pc, #68]	; (801398c <xTimerGenericCommand+0x98>)
 8013948:	6818      	ldr	r0, [r3, #0]
 801394a:	f107 0110 	add.w	r1, r7, #16
 801394e:	2300      	movs	r3, #0
 8013950:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013952:	f7fd fd69 	bl	8011428 <xQueueGenericSend>
 8013956:	6278      	str	r0, [r7, #36]	; 0x24
 8013958:	e012      	b.n	8013980 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801395a:	4b0c      	ldr	r3, [pc, #48]	; (801398c <xTimerGenericCommand+0x98>)
 801395c:	6818      	ldr	r0, [r3, #0]
 801395e:	f107 0110 	add.w	r1, r7, #16
 8013962:	2300      	movs	r3, #0
 8013964:	2200      	movs	r2, #0
 8013966:	f7fd fd5f 	bl	8011428 <xQueueGenericSend>
 801396a:	6278      	str	r0, [r7, #36]	; 0x24
 801396c:	e008      	b.n	8013980 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801396e:	4b07      	ldr	r3, [pc, #28]	; (801398c <xTimerGenericCommand+0x98>)
 8013970:	6818      	ldr	r0, [r3, #0]
 8013972:	f107 0110 	add.w	r1, r7, #16
 8013976:	2300      	movs	r3, #0
 8013978:	683a      	ldr	r2, [r7, #0]
 801397a:	f7fd fe53 	bl	8011624 <xQueueGenericSendFromISR>
 801397e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013982:	4618      	mov	r0, r3
 8013984:	3728      	adds	r7, #40	; 0x28
 8013986:	46bd      	mov	sp, r7
 8013988:	bd80      	pop	{r7, pc}
 801398a:	bf00      	nop
 801398c:	2000e3a0 	.word	0x2000e3a0

08013990 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013990:	b580      	push	{r7, lr}
 8013992:	b088      	sub	sp, #32
 8013994:	af02      	add	r7, sp, #8
 8013996:	6078      	str	r0, [r7, #4]
 8013998:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801399a:	4b22      	ldr	r3, [pc, #136]	; (8013a24 <prvProcessExpiredTimer+0x94>)
 801399c:	681b      	ldr	r3, [r3, #0]
 801399e:	68db      	ldr	r3, [r3, #12]
 80139a0:	68db      	ldr	r3, [r3, #12]
 80139a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80139a4:	697b      	ldr	r3, [r7, #20]
 80139a6:	3304      	adds	r3, #4
 80139a8:	4618      	mov	r0, r3
 80139aa:	f7fd fab5 	bl	8010f18 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80139ae:	697b      	ldr	r3, [r7, #20]
 80139b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80139b4:	f003 0304 	and.w	r3, r3, #4
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d022      	beq.n	8013a02 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80139bc:	697b      	ldr	r3, [r7, #20]
 80139be:	699a      	ldr	r2, [r3, #24]
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	18d1      	adds	r1, r2, r3
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	683a      	ldr	r2, [r7, #0]
 80139c8:	6978      	ldr	r0, [r7, #20]
 80139ca:	f000 f8d1 	bl	8013b70 <prvInsertTimerInActiveList>
 80139ce:	4603      	mov	r3, r0
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d01f      	beq.n	8013a14 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80139d4:	2300      	movs	r3, #0
 80139d6:	9300      	str	r3, [sp, #0]
 80139d8:	2300      	movs	r3, #0
 80139da:	687a      	ldr	r2, [r7, #4]
 80139dc:	2100      	movs	r1, #0
 80139de:	6978      	ldr	r0, [r7, #20]
 80139e0:	f7ff ff88 	bl	80138f4 <xTimerGenericCommand>
 80139e4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80139e6:	693b      	ldr	r3, [r7, #16]
 80139e8:	2b00      	cmp	r3, #0
 80139ea:	d113      	bne.n	8013a14 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80139ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139f0:	f383 8811 	msr	BASEPRI, r3
 80139f4:	f3bf 8f6f 	isb	sy
 80139f8:	f3bf 8f4f 	dsb	sy
 80139fc:	60fb      	str	r3, [r7, #12]
}
 80139fe:	bf00      	nop
 8013a00:	e7fe      	b.n	8013a00 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013a02:	697b      	ldr	r3, [r7, #20]
 8013a04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013a08:	f023 0301 	bic.w	r3, r3, #1
 8013a0c:	b2da      	uxtb	r2, r3
 8013a0e:	697b      	ldr	r3, [r7, #20]
 8013a10:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013a14:	697b      	ldr	r3, [r7, #20]
 8013a16:	6a1b      	ldr	r3, [r3, #32]
 8013a18:	6978      	ldr	r0, [r7, #20]
 8013a1a:	4798      	blx	r3
}
 8013a1c:	bf00      	nop
 8013a1e:	3718      	adds	r7, #24
 8013a20:	46bd      	mov	sp, r7
 8013a22:	bd80      	pop	{r7, pc}
 8013a24:	2000e398 	.word	0x2000e398

08013a28 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013a28:	b580      	push	{r7, lr}
 8013a2a:	b084      	sub	sp, #16
 8013a2c:	af00      	add	r7, sp, #0
 8013a2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013a30:	f107 0308 	add.w	r3, r7, #8
 8013a34:	4618      	mov	r0, r3
 8013a36:	f000 f857 	bl	8013ae8 <prvGetNextExpireTime>
 8013a3a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013a3c:	68bb      	ldr	r3, [r7, #8]
 8013a3e:	4619      	mov	r1, r3
 8013a40:	68f8      	ldr	r0, [r7, #12]
 8013a42:	f000 f803 	bl	8013a4c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013a46:	f000 f8d5 	bl	8013bf4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013a4a:	e7f1      	b.n	8013a30 <prvTimerTask+0x8>

08013a4c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013a4c:	b580      	push	{r7, lr}
 8013a4e:	b084      	sub	sp, #16
 8013a50:	af00      	add	r7, sp, #0
 8013a52:	6078      	str	r0, [r7, #4]
 8013a54:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013a56:	f7fe fe65 	bl	8012724 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013a5a:	f107 0308 	add.w	r3, r7, #8
 8013a5e:	4618      	mov	r0, r3
 8013a60:	f000 f866 	bl	8013b30 <prvSampleTimeNow>
 8013a64:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013a66:	68bb      	ldr	r3, [r7, #8]
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d130      	bne.n	8013ace <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013a6c:	683b      	ldr	r3, [r7, #0]
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d10a      	bne.n	8013a88 <prvProcessTimerOrBlockTask+0x3c>
 8013a72:	687a      	ldr	r2, [r7, #4]
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	429a      	cmp	r2, r3
 8013a78:	d806      	bhi.n	8013a88 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8013a7a:	f7fe fe61 	bl	8012740 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013a7e:	68f9      	ldr	r1, [r7, #12]
 8013a80:	6878      	ldr	r0, [r7, #4]
 8013a82:	f7ff ff85 	bl	8013990 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013a86:	e024      	b.n	8013ad2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013a88:	683b      	ldr	r3, [r7, #0]
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d008      	beq.n	8013aa0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013a8e:	4b13      	ldr	r3, [pc, #76]	; (8013adc <prvProcessTimerOrBlockTask+0x90>)
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	d101      	bne.n	8013a9c <prvProcessTimerOrBlockTask+0x50>
 8013a98:	2301      	movs	r3, #1
 8013a9a:	e000      	b.n	8013a9e <prvProcessTimerOrBlockTask+0x52>
 8013a9c:	2300      	movs	r3, #0
 8013a9e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013aa0:	4b0f      	ldr	r3, [pc, #60]	; (8013ae0 <prvProcessTimerOrBlockTask+0x94>)
 8013aa2:	6818      	ldr	r0, [r3, #0]
 8013aa4:	687a      	ldr	r2, [r7, #4]
 8013aa6:	68fb      	ldr	r3, [r7, #12]
 8013aa8:	1ad3      	subs	r3, r2, r3
 8013aaa:	683a      	ldr	r2, [r7, #0]
 8013aac:	4619      	mov	r1, r3
 8013aae:	f7fe faed 	bl	801208c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013ab2:	f7fe fe45 	bl	8012740 <xTaskResumeAll>
 8013ab6:	4603      	mov	r3, r0
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d10a      	bne.n	8013ad2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013abc:	4b09      	ldr	r3, [pc, #36]	; (8013ae4 <prvProcessTimerOrBlockTask+0x98>)
 8013abe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013ac2:	601a      	str	r2, [r3, #0]
 8013ac4:	f3bf 8f4f 	dsb	sy
 8013ac8:	f3bf 8f6f 	isb	sy
}
 8013acc:	e001      	b.n	8013ad2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013ace:	f7fe fe37 	bl	8012740 <xTaskResumeAll>
}
 8013ad2:	bf00      	nop
 8013ad4:	3710      	adds	r7, #16
 8013ad6:	46bd      	mov	sp, r7
 8013ad8:	bd80      	pop	{r7, pc}
 8013ada:	bf00      	nop
 8013adc:	2000e39c 	.word	0x2000e39c
 8013ae0:	2000e3a0 	.word	0x2000e3a0
 8013ae4:	e000ed04 	.word	0xe000ed04

08013ae8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013ae8:	b480      	push	{r7}
 8013aea:	b085      	sub	sp, #20
 8013aec:	af00      	add	r7, sp, #0
 8013aee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013af0:	4b0e      	ldr	r3, [pc, #56]	; (8013b2c <prvGetNextExpireTime+0x44>)
 8013af2:	681b      	ldr	r3, [r3, #0]
 8013af4:	681b      	ldr	r3, [r3, #0]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d101      	bne.n	8013afe <prvGetNextExpireTime+0x16>
 8013afa:	2201      	movs	r2, #1
 8013afc:	e000      	b.n	8013b00 <prvGetNextExpireTime+0x18>
 8013afe:	2200      	movs	r2, #0
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d105      	bne.n	8013b18 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013b0c:	4b07      	ldr	r3, [pc, #28]	; (8013b2c <prvGetNextExpireTime+0x44>)
 8013b0e:	681b      	ldr	r3, [r3, #0]
 8013b10:	68db      	ldr	r3, [r3, #12]
 8013b12:	681b      	ldr	r3, [r3, #0]
 8013b14:	60fb      	str	r3, [r7, #12]
 8013b16:	e001      	b.n	8013b1c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013b18:	2300      	movs	r3, #0
 8013b1a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013b1c:	68fb      	ldr	r3, [r7, #12]
}
 8013b1e:	4618      	mov	r0, r3
 8013b20:	3714      	adds	r7, #20
 8013b22:	46bd      	mov	sp, r7
 8013b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b28:	4770      	bx	lr
 8013b2a:	bf00      	nop
 8013b2c:	2000e398 	.word	0x2000e398

08013b30 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013b30:	b580      	push	{r7, lr}
 8013b32:	b084      	sub	sp, #16
 8013b34:	af00      	add	r7, sp, #0
 8013b36:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013b38:	f7fe fea0 	bl	801287c <xTaskGetTickCount>
 8013b3c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8013b3e:	4b0b      	ldr	r3, [pc, #44]	; (8013b6c <prvSampleTimeNow+0x3c>)
 8013b40:	681b      	ldr	r3, [r3, #0]
 8013b42:	68fa      	ldr	r2, [r7, #12]
 8013b44:	429a      	cmp	r2, r3
 8013b46:	d205      	bcs.n	8013b54 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013b48:	f000 f936 	bl	8013db8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	2201      	movs	r2, #1
 8013b50:	601a      	str	r2, [r3, #0]
 8013b52:	e002      	b.n	8013b5a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	2200      	movs	r2, #0
 8013b58:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013b5a:	4a04      	ldr	r2, [pc, #16]	; (8013b6c <prvSampleTimeNow+0x3c>)
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013b60:	68fb      	ldr	r3, [r7, #12]
}
 8013b62:	4618      	mov	r0, r3
 8013b64:	3710      	adds	r7, #16
 8013b66:	46bd      	mov	sp, r7
 8013b68:	bd80      	pop	{r7, pc}
 8013b6a:	bf00      	nop
 8013b6c:	2000e3a8 	.word	0x2000e3a8

08013b70 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013b70:	b580      	push	{r7, lr}
 8013b72:	b086      	sub	sp, #24
 8013b74:	af00      	add	r7, sp, #0
 8013b76:	60f8      	str	r0, [r7, #12]
 8013b78:	60b9      	str	r1, [r7, #8]
 8013b7a:	607a      	str	r2, [r7, #4]
 8013b7c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013b7e:	2300      	movs	r3, #0
 8013b80:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013b82:	68fb      	ldr	r3, [r7, #12]
 8013b84:	68ba      	ldr	r2, [r7, #8]
 8013b86:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013b88:	68fb      	ldr	r3, [r7, #12]
 8013b8a:	68fa      	ldr	r2, [r7, #12]
 8013b8c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013b8e:	68ba      	ldr	r2, [r7, #8]
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d812      	bhi.n	8013bbc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013b96:	687a      	ldr	r2, [r7, #4]
 8013b98:	683b      	ldr	r3, [r7, #0]
 8013b9a:	1ad2      	subs	r2, r2, r3
 8013b9c:	68fb      	ldr	r3, [r7, #12]
 8013b9e:	699b      	ldr	r3, [r3, #24]
 8013ba0:	429a      	cmp	r2, r3
 8013ba2:	d302      	bcc.n	8013baa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013ba4:	2301      	movs	r3, #1
 8013ba6:	617b      	str	r3, [r7, #20]
 8013ba8:	e01b      	b.n	8013be2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013baa:	4b10      	ldr	r3, [pc, #64]	; (8013bec <prvInsertTimerInActiveList+0x7c>)
 8013bac:	681a      	ldr	r2, [r3, #0]
 8013bae:	68fb      	ldr	r3, [r7, #12]
 8013bb0:	3304      	adds	r3, #4
 8013bb2:	4619      	mov	r1, r3
 8013bb4:	4610      	mov	r0, r2
 8013bb6:	f7fd f976 	bl	8010ea6 <vListInsert>
 8013bba:	e012      	b.n	8013be2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013bbc:	687a      	ldr	r2, [r7, #4]
 8013bbe:	683b      	ldr	r3, [r7, #0]
 8013bc0:	429a      	cmp	r2, r3
 8013bc2:	d206      	bcs.n	8013bd2 <prvInsertTimerInActiveList+0x62>
 8013bc4:	68ba      	ldr	r2, [r7, #8]
 8013bc6:	683b      	ldr	r3, [r7, #0]
 8013bc8:	429a      	cmp	r2, r3
 8013bca:	d302      	bcc.n	8013bd2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013bcc:	2301      	movs	r3, #1
 8013bce:	617b      	str	r3, [r7, #20]
 8013bd0:	e007      	b.n	8013be2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013bd2:	4b07      	ldr	r3, [pc, #28]	; (8013bf0 <prvInsertTimerInActiveList+0x80>)
 8013bd4:	681a      	ldr	r2, [r3, #0]
 8013bd6:	68fb      	ldr	r3, [r7, #12]
 8013bd8:	3304      	adds	r3, #4
 8013bda:	4619      	mov	r1, r3
 8013bdc:	4610      	mov	r0, r2
 8013bde:	f7fd f962 	bl	8010ea6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013be2:	697b      	ldr	r3, [r7, #20]
}
 8013be4:	4618      	mov	r0, r3
 8013be6:	3718      	adds	r7, #24
 8013be8:	46bd      	mov	sp, r7
 8013bea:	bd80      	pop	{r7, pc}
 8013bec:	2000e39c 	.word	0x2000e39c
 8013bf0:	2000e398 	.word	0x2000e398

08013bf4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013bf4:	b580      	push	{r7, lr}
 8013bf6:	b08e      	sub	sp, #56	; 0x38
 8013bf8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013bfa:	e0ca      	b.n	8013d92 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	da18      	bge.n	8013c34 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013c02:	1d3b      	adds	r3, r7, #4
 8013c04:	3304      	adds	r3, #4
 8013c06:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c0a:	2b00      	cmp	r3, #0
 8013c0c:	d10a      	bne.n	8013c24 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8013c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c12:	f383 8811 	msr	BASEPRI, r3
 8013c16:	f3bf 8f6f 	isb	sy
 8013c1a:	f3bf 8f4f 	dsb	sy
 8013c1e:	61fb      	str	r3, [r7, #28]
}
 8013c20:	bf00      	nop
 8013c22:	e7fe      	b.n	8013c22 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c26:	681b      	ldr	r3, [r3, #0]
 8013c28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013c2a:	6850      	ldr	r0, [r2, #4]
 8013c2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013c2e:	6892      	ldr	r2, [r2, #8]
 8013c30:	4611      	mov	r1, r2
 8013c32:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	f2c0 80aa 	blt.w	8013d90 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c42:	695b      	ldr	r3, [r3, #20]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d004      	beq.n	8013c52 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c4a:	3304      	adds	r3, #4
 8013c4c:	4618      	mov	r0, r3
 8013c4e:	f7fd f963 	bl	8010f18 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013c52:	463b      	mov	r3, r7
 8013c54:	4618      	mov	r0, r3
 8013c56:	f7ff ff6b 	bl	8013b30 <prvSampleTimeNow>
 8013c5a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	2b09      	cmp	r3, #9
 8013c60:	f200 8097 	bhi.w	8013d92 <prvProcessReceivedCommands+0x19e>
 8013c64:	a201      	add	r2, pc, #4	; (adr r2, 8013c6c <prvProcessReceivedCommands+0x78>)
 8013c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c6a:	bf00      	nop
 8013c6c:	08013c95 	.word	0x08013c95
 8013c70:	08013c95 	.word	0x08013c95
 8013c74:	08013c95 	.word	0x08013c95
 8013c78:	08013d09 	.word	0x08013d09
 8013c7c:	08013d1d 	.word	0x08013d1d
 8013c80:	08013d67 	.word	0x08013d67
 8013c84:	08013c95 	.word	0x08013c95
 8013c88:	08013c95 	.word	0x08013c95
 8013c8c:	08013d09 	.word	0x08013d09
 8013c90:	08013d1d 	.word	0x08013d1d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013c9a:	f043 0301 	orr.w	r3, r3, #1
 8013c9e:	b2da      	uxtb	r2, r3
 8013ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ca2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013ca6:	68ba      	ldr	r2, [r7, #8]
 8013ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013caa:	699b      	ldr	r3, [r3, #24]
 8013cac:	18d1      	adds	r1, r2, r3
 8013cae:	68bb      	ldr	r3, [r7, #8]
 8013cb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013cb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013cb4:	f7ff ff5c 	bl	8013b70 <prvInsertTimerInActiveList>
 8013cb8:	4603      	mov	r3, r0
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d069      	beq.n	8013d92 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cc0:	6a1b      	ldr	r3, [r3, #32]
 8013cc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013cc4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cc8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013ccc:	f003 0304 	and.w	r3, r3, #4
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d05e      	beq.n	8013d92 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013cd4:	68ba      	ldr	r2, [r7, #8]
 8013cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cd8:	699b      	ldr	r3, [r3, #24]
 8013cda:	441a      	add	r2, r3
 8013cdc:	2300      	movs	r3, #0
 8013cde:	9300      	str	r3, [sp, #0]
 8013ce0:	2300      	movs	r3, #0
 8013ce2:	2100      	movs	r1, #0
 8013ce4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013ce6:	f7ff fe05 	bl	80138f4 <xTimerGenericCommand>
 8013cea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013cec:	6a3b      	ldr	r3, [r7, #32]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d14f      	bne.n	8013d92 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8013cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cf6:	f383 8811 	msr	BASEPRI, r3
 8013cfa:	f3bf 8f6f 	isb	sy
 8013cfe:	f3bf 8f4f 	dsb	sy
 8013d02:	61bb      	str	r3, [r7, #24]
}
 8013d04:	bf00      	nop
 8013d06:	e7fe      	b.n	8013d06 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d0a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d0e:	f023 0301 	bic.w	r3, r3, #1
 8013d12:	b2da      	uxtb	r2, r3
 8013d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8013d1a:	e03a      	b.n	8013d92 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d22:	f043 0301 	orr.w	r3, r3, #1
 8013d26:	b2da      	uxtb	r2, r3
 8013d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013d2e:	68ba      	ldr	r2, [r7, #8]
 8013d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d32:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d36:	699b      	ldr	r3, [r3, #24]
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d10a      	bne.n	8013d52 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8013d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d40:	f383 8811 	msr	BASEPRI, r3
 8013d44:	f3bf 8f6f 	isb	sy
 8013d48:	f3bf 8f4f 	dsb	sy
 8013d4c:	617b      	str	r3, [r7, #20]
}
 8013d4e:	bf00      	nop
 8013d50:	e7fe      	b.n	8013d50 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d54:	699a      	ldr	r2, [r3, #24]
 8013d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d58:	18d1      	adds	r1, r2, r3
 8013d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013d5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d60:	f7ff ff06 	bl	8013b70 <prvInsertTimerInActiveList>
					break;
 8013d64:	e015      	b.n	8013d92 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d6c:	f003 0302 	and.w	r3, r3, #2
 8013d70:	2b00      	cmp	r3, #0
 8013d72:	d103      	bne.n	8013d7c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8013d74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d76:	f000 fbdb 	bl	8014530 <vPortFree>
 8013d7a:	e00a      	b.n	8013d92 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d7e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d82:	f023 0301 	bic.w	r3, r3, #1
 8013d86:	b2da      	uxtb	r2, r3
 8013d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d8a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013d8e:	e000      	b.n	8013d92 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8013d90:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013d92:	4b08      	ldr	r3, [pc, #32]	; (8013db4 <prvProcessReceivedCommands+0x1c0>)
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	1d39      	adds	r1, r7, #4
 8013d98:	2200      	movs	r2, #0
 8013d9a:	4618      	mov	r0, r3
 8013d9c:	f7fd fd6a 	bl	8011874 <xQueueReceive>
 8013da0:	4603      	mov	r3, r0
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	f47f af2a 	bne.w	8013bfc <prvProcessReceivedCommands+0x8>
	}
}
 8013da8:	bf00      	nop
 8013daa:	bf00      	nop
 8013dac:	3730      	adds	r7, #48	; 0x30
 8013dae:	46bd      	mov	sp, r7
 8013db0:	bd80      	pop	{r7, pc}
 8013db2:	bf00      	nop
 8013db4:	2000e3a0 	.word	0x2000e3a0

08013db8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013db8:	b580      	push	{r7, lr}
 8013dba:	b088      	sub	sp, #32
 8013dbc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013dbe:	e048      	b.n	8013e52 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013dc0:	4b2d      	ldr	r3, [pc, #180]	; (8013e78 <prvSwitchTimerLists+0xc0>)
 8013dc2:	681b      	ldr	r3, [r3, #0]
 8013dc4:	68db      	ldr	r3, [r3, #12]
 8013dc6:	681b      	ldr	r3, [r3, #0]
 8013dc8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013dca:	4b2b      	ldr	r3, [pc, #172]	; (8013e78 <prvSwitchTimerLists+0xc0>)
 8013dcc:	681b      	ldr	r3, [r3, #0]
 8013dce:	68db      	ldr	r3, [r3, #12]
 8013dd0:	68db      	ldr	r3, [r3, #12]
 8013dd2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	3304      	adds	r3, #4
 8013dd8:	4618      	mov	r0, r3
 8013dda:	f7fd f89d 	bl	8010f18 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013dde:	68fb      	ldr	r3, [r7, #12]
 8013de0:	6a1b      	ldr	r3, [r3, #32]
 8013de2:	68f8      	ldr	r0, [r7, #12]
 8013de4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013de6:	68fb      	ldr	r3, [r7, #12]
 8013de8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013dec:	f003 0304 	and.w	r3, r3, #4
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d02e      	beq.n	8013e52 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	699b      	ldr	r3, [r3, #24]
 8013df8:	693a      	ldr	r2, [r7, #16]
 8013dfa:	4413      	add	r3, r2
 8013dfc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8013dfe:	68ba      	ldr	r2, [r7, #8]
 8013e00:	693b      	ldr	r3, [r7, #16]
 8013e02:	429a      	cmp	r2, r3
 8013e04:	d90e      	bls.n	8013e24 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	68ba      	ldr	r2, [r7, #8]
 8013e0a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013e0c:	68fb      	ldr	r3, [r7, #12]
 8013e0e:	68fa      	ldr	r2, [r7, #12]
 8013e10:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013e12:	4b19      	ldr	r3, [pc, #100]	; (8013e78 <prvSwitchTimerLists+0xc0>)
 8013e14:	681a      	ldr	r2, [r3, #0]
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	3304      	adds	r3, #4
 8013e1a:	4619      	mov	r1, r3
 8013e1c:	4610      	mov	r0, r2
 8013e1e:	f7fd f842 	bl	8010ea6 <vListInsert>
 8013e22:	e016      	b.n	8013e52 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013e24:	2300      	movs	r3, #0
 8013e26:	9300      	str	r3, [sp, #0]
 8013e28:	2300      	movs	r3, #0
 8013e2a:	693a      	ldr	r2, [r7, #16]
 8013e2c:	2100      	movs	r1, #0
 8013e2e:	68f8      	ldr	r0, [r7, #12]
 8013e30:	f7ff fd60 	bl	80138f4 <xTimerGenericCommand>
 8013e34:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d10a      	bne.n	8013e52 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8013e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e40:	f383 8811 	msr	BASEPRI, r3
 8013e44:	f3bf 8f6f 	isb	sy
 8013e48:	f3bf 8f4f 	dsb	sy
 8013e4c:	603b      	str	r3, [r7, #0]
}
 8013e4e:	bf00      	nop
 8013e50:	e7fe      	b.n	8013e50 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013e52:	4b09      	ldr	r3, [pc, #36]	; (8013e78 <prvSwitchTimerLists+0xc0>)
 8013e54:	681b      	ldr	r3, [r3, #0]
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	2b00      	cmp	r3, #0
 8013e5a:	d1b1      	bne.n	8013dc0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013e5c:	4b06      	ldr	r3, [pc, #24]	; (8013e78 <prvSwitchTimerLists+0xc0>)
 8013e5e:	681b      	ldr	r3, [r3, #0]
 8013e60:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013e62:	4b06      	ldr	r3, [pc, #24]	; (8013e7c <prvSwitchTimerLists+0xc4>)
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	4a04      	ldr	r2, [pc, #16]	; (8013e78 <prvSwitchTimerLists+0xc0>)
 8013e68:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013e6a:	4a04      	ldr	r2, [pc, #16]	; (8013e7c <prvSwitchTimerLists+0xc4>)
 8013e6c:	697b      	ldr	r3, [r7, #20]
 8013e6e:	6013      	str	r3, [r2, #0]
}
 8013e70:	bf00      	nop
 8013e72:	3718      	adds	r7, #24
 8013e74:	46bd      	mov	sp, r7
 8013e76:	bd80      	pop	{r7, pc}
 8013e78:	2000e398 	.word	0x2000e398
 8013e7c:	2000e39c 	.word	0x2000e39c

08013e80 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013e80:	b580      	push	{r7, lr}
 8013e82:	b082      	sub	sp, #8
 8013e84:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013e86:	f000 f965 	bl	8014154 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013e8a:	4b15      	ldr	r3, [pc, #84]	; (8013ee0 <prvCheckForValidListAndQueue+0x60>)
 8013e8c:	681b      	ldr	r3, [r3, #0]
 8013e8e:	2b00      	cmp	r3, #0
 8013e90:	d120      	bne.n	8013ed4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013e92:	4814      	ldr	r0, [pc, #80]	; (8013ee4 <prvCheckForValidListAndQueue+0x64>)
 8013e94:	f7fc ffb6 	bl	8010e04 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013e98:	4813      	ldr	r0, [pc, #76]	; (8013ee8 <prvCheckForValidListAndQueue+0x68>)
 8013e9a:	f7fc ffb3 	bl	8010e04 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013e9e:	4b13      	ldr	r3, [pc, #76]	; (8013eec <prvCheckForValidListAndQueue+0x6c>)
 8013ea0:	4a10      	ldr	r2, [pc, #64]	; (8013ee4 <prvCheckForValidListAndQueue+0x64>)
 8013ea2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013ea4:	4b12      	ldr	r3, [pc, #72]	; (8013ef0 <prvCheckForValidListAndQueue+0x70>)
 8013ea6:	4a10      	ldr	r2, [pc, #64]	; (8013ee8 <prvCheckForValidListAndQueue+0x68>)
 8013ea8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013eaa:	2300      	movs	r3, #0
 8013eac:	9300      	str	r3, [sp, #0]
 8013eae:	4b11      	ldr	r3, [pc, #68]	; (8013ef4 <prvCheckForValidListAndQueue+0x74>)
 8013eb0:	4a11      	ldr	r2, [pc, #68]	; (8013ef8 <prvCheckForValidListAndQueue+0x78>)
 8013eb2:	2110      	movs	r1, #16
 8013eb4:	200a      	movs	r0, #10
 8013eb6:	f7fd f8c1 	bl	801103c <xQueueGenericCreateStatic>
 8013eba:	4603      	mov	r3, r0
 8013ebc:	4a08      	ldr	r2, [pc, #32]	; (8013ee0 <prvCheckForValidListAndQueue+0x60>)
 8013ebe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013ec0:	4b07      	ldr	r3, [pc, #28]	; (8013ee0 <prvCheckForValidListAndQueue+0x60>)
 8013ec2:	681b      	ldr	r3, [r3, #0]
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d005      	beq.n	8013ed4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013ec8:	4b05      	ldr	r3, [pc, #20]	; (8013ee0 <prvCheckForValidListAndQueue+0x60>)
 8013eca:	681b      	ldr	r3, [r3, #0]
 8013ecc:	490b      	ldr	r1, [pc, #44]	; (8013efc <prvCheckForValidListAndQueue+0x7c>)
 8013ece:	4618      	mov	r0, r3
 8013ed0:	f7fe f888 	bl	8011fe4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013ed4:	f000 f96e 	bl	80141b4 <vPortExitCritical>
}
 8013ed8:	bf00      	nop
 8013eda:	46bd      	mov	sp, r7
 8013edc:	bd80      	pop	{r7, pc}
 8013ede:	bf00      	nop
 8013ee0:	2000e3a0 	.word	0x2000e3a0
 8013ee4:	2000e370 	.word	0x2000e370
 8013ee8:	2000e384 	.word	0x2000e384
 8013eec:	2000e398 	.word	0x2000e398
 8013ef0:	2000e39c 	.word	0x2000e39c
 8013ef4:	2000e44c 	.word	0x2000e44c
 8013ef8:	2000e3ac 	.word	0x2000e3ac
 8013efc:	080278c0 	.word	0x080278c0

08013f00 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013f00:	b480      	push	{r7}
 8013f02:	b085      	sub	sp, #20
 8013f04:	af00      	add	r7, sp, #0
 8013f06:	60f8      	str	r0, [r7, #12]
 8013f08:	60b9      	str	r1, [r7, #8]
 8013f0a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013f0c:	68fb      	ldr	r3, [r7, #12]
 8013f0e:	3b04      	subs	r3, #4
 8013f10:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013f18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	3b04      	subs	r3, #4
 8013f1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013f20:	68bb      	ldr	r3, [r7, #8]
 8013f22:	f023 0201 	bic.w	r2, r3, #1
 8013f26:	68fb      	ldr	r3, [r7, #12]
 8013f28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013f2a:	68fb      	ldr	r3, [r7, #12]
 8013f2c:	3b04      	subs	r3, #4
 8013f2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013f30:	4a0c      	ldr	r2, [pc, #48]	; (8013f64 <pxPortInitialiseStack+0x64>)
 8013f32:	68fb      	ldr	r3, [r7, #12]
 8013f34:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013f36:	68fb      	ldr	r3, [r7, #12]
 8013f38:	3b14      	subs	r3, #20
 8013f3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013f3c:	687a      	ldr	r2, [r7, #4]
 8013f3e:	68fb      	ldr	r3, [r7, #12]
 8013f40:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013f42:	68fb      	ldr	r3, [r7, #12]
 8013f44:	3b04      	subs	r3, #4
 8013f46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013f48:	68fb      	ldr	r3, [r7, #12]
 8013f4a:	f06f 0202 	mvn.w	r2, #2
 8013f4e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013f50:	68fb      	ldr	r3, [r7, #12]
 8013f52:	3b20      	subs	r3, #32
 8013f54:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013f56:	68fb      	ldr	r3, [r7, #12]
}
 8013f58:	4618      	mov	r0, r3
 8013f5a:	3714      	adds	r7, #20
 8013f5c:	46bd      	mov	sp, r7
 8013f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f62:	4770      	bx	lr
 8013f64:	08013f69 	.word	0x08013f69

08013f68 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013f68:	b480      	push	{r7}
 8013f6a:	b085      	sub	sp, #20
 8013f6c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013f6e:	2300      	movs	r3, #0
 8013f70:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013f72:	4b12      	ldr	r3, [pc, #72]	; (8013fbc <prvTaskExitError+0x54>)
 8013f74:	681b      	ldr	r3, [r3, #0]
 8013f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f7a:	d00a      	beq.n	8013f92 <prvTaskExitError+0x2a>
	__asm volatile
 8013f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f80:	f383 8811 	msr	BASEPRI, r3
 8013f84:	f3bf 8f6f 	isb	sy
 8013f88:	f3bf 8f4f 	dsb	sy
 8013f8c:	60fb      	str	r3, [r7, #12]
}
 8013f8e:	bf00      	nop
 8013f90:	e7fe      	b.n	8013f90 <prvTaskExitError+0x28>
	__asm volatile
 8013f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f96:	f383 8811 	msr	BASEPRI, r3
 8013f9a:	f3bf 8f6f 	isb	sy
 8013f9e:	f3bf 8f4f 	dsb	sy
 8013fa2:	60bb      	str	r3, [r7, #8]
}
 8013fa4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013fa6:	bf00      	nop
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d0fc      	beq.n	8013fa8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013fae:	bf00      	nop
 8013fb0:	bf00      	nop
 8013fb2:	3714      	adds	r7, #20
 8013fb4:	46bd      	mov	sp, r7
 8013fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fba:	4770      	bx	lr
 8013fbc:	20009594 	.word	0x20009594

08013fc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013fc0:	4b07      	ldr	r3, [pc, #28]	; (8013fe0 <pxCurrentTCBConst2>)
 8013fc2:	6819      	ldr	r1, [r3, #0]
 8013fc4:	6808      	ldr	r0, [r1, #0]
 8013fc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fca:	f380 8809 	msr	PSP, r0
 8013fce:	f3bf 8f6f 	isb	sy
 8013fd2:	f04f 0000 	mov.w	r0, #0
 8013fd6:	f380 8811 	msr	BASEPRI, r0
 8013fda:	4770      	bx	lr
 8013fdc:	f3af 8000 	nop.w

08013fe0 <pxCurrentTCBConst2>:
 8013fe0:	2000de68 	.word	0x2000de68
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013fe4:	bf00      	nop
 8013fe6:	bf00      	nop

08013fe8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013fe8:	4808      	ldr	r0, [pc, #32]	; (801400c <prvPortStartFirstTask+0x24>)
 8013fea:	6800      	ldr	r0, [r0, #0]
 8013fec:	6800      	ldr	r0, [r0, #0]
 8013fee:	f380 8808 	msr	MSP, r0
 8013ff2:	f04f 0000 	mov.w	r0, #0
 8013ff6:	f380 8814 	msr	CONTROL, r0
 8013ffa:	b662      	cpsie	i
 8013ffc:	b661      	cpsie	f
 8013ffe:	f3bf 8f4f 	dsb	sy
 8014002:	f3bf 8f6f 	isb	sy
 8014006:	df00      	svc	0
 8014008:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801400a:	bf00      	nop
 801400c:	e000ed08 	.word	0xe000ed08

08014010 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014010:	b580      	push	{r7, lr}
 8014012:	b086      	sub	sp, #24
 8014014:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014016:	4b46      	ldr	r3, [pc, #280]	; (8014130 <xPortStartScheduler+0x120>)
 8014018:	681b      	ldr	r3, [r3, #0]
 801401a:	4a46      	ldr	r2, [pc, #280]	; (8014134 <xPortStartScheduler+0x124>)
 801401c:	4293      	cmp	r3, r2
 801401e:	d10a      	bne.n	8014036 <xPortStartScheduler+0x26>
	__asm volatile
 8014020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014024:	f383 8811 	msr	BASEPRI, r3
 8014028:	f3bf 8f6f 	isb	sy
 801402c:	f3bf 8f4f 	dsb	sy
 8014030:	613b      	str	r3, [r7, #16]
}
 8014032:	bf00      	nop
 8014034:	e7fe      	b.n	8014034 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014036:	4b3e      	ldr	r3, [pc, #248]	; (8014130 <xPortStartScheduler+0x120>)
 8014038:	681b      	ldr	r3, [r3, #0]
 801403a:	4a3f      	ldr	r2, [pc, #252]	; (8014138 <xPortStartScheduler+0x128>)
 801403c:	4293      	cmp	r3, r2
 801403e:	d10a      	bne.n	8014056 <xPortStartScheduler+0x46>
	__asm volatile
 8014040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014044:	f383 8811 	msr	BASEPRI, r3
 8014048:	f3bf 8f6f 	isb	sy
 801404c:	f3bf 8f4f 	dsb	sy
 8014050:	60fb      	str	r3, [r7, #12]
}
 8014052:	bf00      	nop
 8014054:	e7fe      	b.n	8014054 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014056:	4b39      	ldr	r3, [pc, #228]	; (801413c <xPortStartScheduler+0x12c>)
 8014058:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801405a:	697b      	ldr	r3, [r7, #20]
 801405c:	781b      	ldrb	r3, [r3, #0]
 801405e:	b2db      	uxtb	r3, r3
 8014060:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014062:	697b      	ldr	r3, [r7, #20]
 8014064:	22ff      	movs	r2, #255	; 0xff
 8014066:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014068:	697b      	ldr	r3, [r7, #20]
 801406a:	781b      	ldrb	r3, [r3, #0]
 801406c:	b2db      	uxtb	r3, r3
 801406e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014070:	78fb      	ldrb	r3, [r7, #3]
 8014072:	b2db      	uxtb	r3, r3
 8014074:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8014078:	b2da      	uxtb	r2, r3
 801407a:	4b31      	ldr	r3, [pc, #196]	; (8014140 <xPortStartScheduler+0x130>)
 801407c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801407e:	4b31      	ldr	r3, [pc, #196]	; (8014144 <xPortStartScheduler+0x134>)
 8014080:	2207      	movs	r2, #7
 8014082:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014084:	e009      	b.n	801409a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8014086:	4b2f      	ldr	r3, [pc, #188]	; (8014144 <xPortStartScheduler+0x134>)
 8014088:	681b      	ldr	r3, [r3, #0]
 801408a:	3b01      	subs	r3, #1
 801408c:	4a2d      	ldr	r2, [pc, #180]	; (8014144 <xPortStartScheduler+0x134>)
 801408e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014090:	78fb      	ldrb	r3, [r7, #3]
 8014092:	b2db      	uxtb	r3, r3
 8014094:	005b      	lsls	r3, r3, #1
 8014096:	b2db      	uxtb	r3, r3
 8014098:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801409a:	78fb      	ldrb	r3, [r7, #3]
 801409c:	b2db      	uxtb	r3, r3
 801409e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80140a2:	2b80      	cmp	r3, #128	; 0x80
 80140a4:	d0ef      	beq.n	8014086 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80140a6:	4b27      	ldr	r3, [pc, #156]	; (8014144 <xPortStartScheduler+0x134>)
 80140a8:	681b      	ldr	r3, [r3, #0]
 80140aa:	f1c3 0307 	rsb	r3, r3, #7
 80140ae:	2b04      	cmp	r3, #4
 80140b0:	d00a      	beq.n	80140c8 <xPortStartScheduler+0xb8>
	__asm volatile
 80140b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140b6:	f383 8811 	msr	BASEPRI, r3
 80140ba:	f3bf 8f6f 	isb	sy
 80140be:	f3bf 8f4f 	dsb	sy
 80140c2:	60bb      	str	r3, [r7, #8]
}
 80140c4:	bf00      	nop
 80140c6:	e7fe      	b.n	80140c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80140c8:	4b1e      	ldr	r3, [pc, #120]	; (8014144 <xPortStartScheduler+0x134>)
 80140ca:	681b      	ldr	r3, [r3, #0]
 80140cc:	021b      	lsls	r3, r3, #8
 80140ce:	4a1d      	ldr	r2, [pc, #116]	; (8014144 <xPortStartScheduler+0x134>)
 80140d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80140d2:	4b1c      	ldr	r3, [pc, #112]	; (8014144 <xPortStartScheduler+0x134>)
 80140d4:	681b      	ldr	r3, [r3, #0]
 80140d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80140da:	4a1a      	ldr	r2, [pc, #104]	; (8014144 <xPortStartScheduler+0x134>)
 80140dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	b2da      	uxtb	r2, r3
 80140e2:	697b      	ldr	r3, [r7, #20]
 80140e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80140e6:	4b18      	ldr	r3, [pc, #96]	; (8014148 <xPortStartScheduler+0x138>)
 80140e8:	681b      	ldr	r3, [r3, #0]
 80140ea:	4a17      	ldr	r2, [pc, #92]	; (8014148 <xPortStartScheduler+0x138>)
 80140ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80140f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80140f2:	4b15      	ldr	r3, [pc, #84]	; (8014148 <xPortStartScheduler+0x138>)
 80140f4:	681b      	ldr	r3, [r3, #0]
 80140f6:	4a14      	ldr	r2, [pc, #80]	; (8014148 <xPortStartScheduler+0x138>)
 80140f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80140fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80140fe:	f000 f8dd 	bl	80142bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014102:	4b12      	ldr	r3, [pc, #72]	; (801414c <xPortStartScheduler+0x13c>)
 8014104:	2200      	movs	r2, #0
 8014106:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8014108:	f000 f8fc 	bl	8014304 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801410c:	4b10      	ldr	r3, [pc, #64]	; (8014150 <xPortStartScheduler+0x140>)
 801410e:	681b      	ldr	r3, [r3, #0]
 8014110:	4a0f      	ldr	r2, [pc, #60]	; (8014150 <xPortStartScheduler+0x140>)
 8014112:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8014116:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8014118:	f7ff ff66 	bl	8013fe8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801411c:	f7fe fd1a 	bl	8012b54 <vTaskSwitchContext>
	prvTaskExitError();
 8014120:	f7ff ff22 	bl	8013f68 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014124:	2300      	movs	r3, #0
}
 8014126:	4618      	mov	r0, r3
 8014128:	3718      	adds	r7, #24
 801412a:	46bd      	mov	sp, r7
 801412c:	bd80      	pop	{r7, pc}
 801412e:	bf00      	nop
 8014130:	e000ed00 	.word	0xe000ed00
 8014134:	410fc271 	.word	0x410fc271
 8014138:	410fc270 	.word	0x410fc270
 801413c:	e000e400 	.word	0xe000e400
 8014140:	2000e49c 	.word	0x2000e49c
 8014144:	2000e4a0 	.word	0x2000e4a0
 8014148:	e000ed20 	.word	0xe000ed20
 801414c:	20009594 	.word	0x20009594
 8014150:	e000ef34 	.word	0xe000ef34

08014154 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014154:	b480      	push	{r7}
 8014156:	b083      	sub	sp, #12
 8014158:	af00      	add	r7, sp, #0
	__asm volatile
 801415a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801415e:	f383 8811 	msr	BASEPRI, r3
 8014162:	f3bf 8f6f 	isb	sy
 8014166:	f3bf 8f4f 	dsb	sy
 801416a:	607b      	str	r3, [r7, #4]
}
 801416c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801416e:	4b0f      	ldr	r3, [pc, #60]	; (80141ac <vPortEnterCritical+0x58>)
 8014170:	681b      	ldr	r3, [r3, #0]
 8014172:	3301      	adds	r3, #1
 8014174:	4a0d      	ldr	r2, [pc, #52]	; (80141ac <vPortEnterCritical+0x58>)
 8014176:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014178:	4b0c      	ldr	r3, [pc, #48]	; (80141ac <vPortEnterCritical+0x58>)
 801417a:	681b      	ldr	r3, [r3, #0]
 801417c:	2b01      	cmp	r3, #1
 801417e:	d10f      	bne.n	80141a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014180:	4b0b      	ldr	r3, [pc, #44]	; (80141b0 <vPortEnterCritical+0x5c>)
 8014182:	681b      	ldr	r3, [r3, #0]
 8014184:	b2db      	uxtb	r3, r3
 8014186:	2b00      	cmp	r3, #0
 8014188:	d00a      	beq.n	80141a0 <vPortEnterCritical+0x4c>
	__asm volatile
 801418a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801418e:	f383 8811 	msr	BASEPRI, r3
 8014192:	f3bf 8f6f 	isb	sy
 8014196:	f3bf 8f4f 	dsb	sy
 801419a:	603b      	str	r3, [r7, #0]
}
 801419c:	bf00      	nop
 801419e:	e7fe      	b.n	801419e <vPortEnterCritical+0x4a>
	}
}
 80141a0:	bf00      	nop
 80141a2:	370c      	adds	r7, #12
 80141a4:	46bd      	mov	sp, r7
 80141a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141aa:	4770      	bx	lr
 80141ac:	20009594 	.word	0x20009594
 80141b0:	e000ed04 	.word	0xe000ed04

080141b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80141b4:	b480      	push	{r7}
 80141b6:	b083      	sub	sp, #12
 80141b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80141ba:	4b12      	ldr	r3, [pc, #72]	; (8014204 <vPortExitCritical+0x50>)
 80141bc:	681b      	ldr	r3, [r3, #0]
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d10a      	bne.n	80141d8 <vPortExitCritical+0x24>
	__asm volatile
 80141c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141c6:	f383 8811 	msr	BASEPRI, r3
 80141ca:	f3bf 8f6f 	isb	sy
 80141ce:	f3bf 8f4f 	dsb	sy
 80141d2:	607b      	str	r3, [r7, #4]
}
 80141d4:	bf00      	nop
 80141d6:	e7fe      	b.n	80141d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80141d8:	4b0a      	ldr	r3, [pc, #40]	; (8014204 <vPortExitCritical+0x50>)
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	3b01      	subs	r3, #1
 80141de:	4a09      	ldr	r2, [pc, #36]	; (8014204 <vPortExitCritical+0x50>)
 80141e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80141e2:	4b08      	ldr	r3, [pc, #32]	; (8014204 <vPortExitCritical+0x50>)
 80141e4:	681b      	ldr	r3, [r3, #0]
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d105      	bne.n	80141f6 <vPortExitCritical+0x42>
 80141ea:	2300      	movs	r3, #0
 80141ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 80141ee:	683b      	ldr	r3, [r7, #0]
 80141f0:	f383 8811 	msr	BASEPRI, r3
}
 80141f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80141f6:	bf00      	nop
 80141f8:	370c      	adds	r7, #12
 80141fa:	46bd      	mov	sp, r7
 80141fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014200:	4770      	bx	lr
 8014202:	bf00      	nop
 8014204:	20009594 	.word	0x20009594
	...

08014210 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014210:	f3ef 8009 	mrs	r0, PSP
 8014214:	f3bf 8f6f 	isb	sy
 8014218:	4b15      	ldr	r3, [pc, #84]	; (8014270 <pxCurrentTCBConst>)
 801421a:	681a      	ldr	r2, [r3, #0]
 801421c:	f01e 0f10 	tst.w	lr, #16
 8014220:	bf08      	it	eq
 8014222:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014226:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801422a:	6010      	str	r0, [r2, #0]
 801422c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014230:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014234:	f380 8811 	msr	BASEPRI, r0
 8014238:	f3bf 8f4f 	dsb	sy
 801423c:	f3bf 8f6f 	isb	sy
 8014240:	f7fe fc88 	bl	8012b54 <vTaskSwitchContext>
 8014244:	f04f 0000 	mov.w	r0, #0
 8014248:	f380 8811 	msr	BASEPRI, r0
 801424c:	bc09      	pop	{r0, r3}
 801424e:	6819      	ldr	r1, [r3, #0]
 8014250:	6808      	ldr	r0, [r1, #0]
 8014252:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014256:	f01e 0f10 	tst.w	lr, #16
 801425a:	bf08      	it	eq
 801425c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014260:	f380 8809 	msr	PSP, r0
 8014264:	f3bf 8f6f 	isb	sy
 8014268:	4770      	bx	lr
 801426a:	bf00      	nop
 801426c:	f3af 8000 	nop.w

08014270 <pxCurrentTCBConst>:
 8014270:	2000de68 	.word	0x2000de68
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014274:	bf00      	nop
 8014276:	bf00      	nop

08014278 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014278:	b580      	push	{r7, lr}
 801427a:	b082      	sub	sp, #8
 801427c:	af00      	add	r7, sp, #0
	__asm volatile
 801427e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014282:	f383 8811 	msr	BASEPRI, r3
 8014286:	f3bf 8f6f 	isb	sy
 801428a:	f3bf 8f4f 	dsb	sy
 801428e:	607b      	str	r3, [r7, #4]
}
 8014290:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014292:	f7fe fba5 	bl	80129e0 <xTaskIncrementTick>
 8014296:	4603      	mov	r3, r0
 8014298:	2b00      	cmp	r3, #0
 801429a:	d003      	beq.n	80142a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801429c:	4b06      	ldr	r3, [pc, #24]	; (80142b8 <xPortSysTickHandler+0x40>)
 801429e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80142a2:	601a      	str	r2, [r3, #0]
 80142a4:	2300      	movs	r3, #0
 80142a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80142a8:	683b      	ldr	r3, [r7, #0]
 80142aa:	f383 8811 	msr	BASEPRI, r3
}
 80142ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80142b0:	bf00      	nop
 80142b2:	3708      	adds	r7, #8
 80142b4:	46bd      	mov	sp, r7
 80142b6:	bd80      	pop	{r7, pc}
 80142b8:	e000ed04 	.word	0xe000ed04

080142bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80142bc:	b480      	push	{r7}
 80142be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80142c0:	4b0b      	ldr	r3, [pc, #44]	; (80142f0 <vPortSetupTimerInterrupt+0x34>)
 80142c2:	2200      	movs	r2, #0
 80142c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80142c6:	4b0b      	ldr	r3, [pc, #44]	; (80142f4 <vPortSetupTimerInterrupt+0x38>)
 80142c8:	2200      	movs	r2, #0
 80142ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80142cc:	4b0a      	ldr	r3, [pc, #40]	; (80142f8 <vPortSetupTimerInterrupt+0x3c>)
 80142ce:	681b      	ldr	r3, [r3, #0]
 80142d0:	4a0a      	ldr	r2, [pc, #40]	; (80142fc <vPortSetupTimerInterrupt+0x40>)
 80142d2:	fba2 2303 	umull	r2, r3, r2, r3
 80142d6:	099b      	lsrs	r3, r3, #6
 80142d8:	4a09      	ldr	r2, [pc, #36]	; (8014300 <vPortSetupTimerInterrupt+0x44>)
 80142da:	3b01      	subs	r3, #1
 80142dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80142de:	4b04      	ldr	r3, [pc, #16]	; (80142f0 <vPortSetupTimerInterrupt+0x34>)
 80142e0:	2207      	movs	r2, #7
 80142e2:	601a      	str	r2, [r3, #0]
}
 80142e4:	bf00      	nop
 80142e6:	46bd      	mov	sp, r7
 80142e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ec:	4770      	bx	lr
 80142ee:	bf00      	nop
 80142f0:	e000e010 	.word	0xe000e010
 80142f4:	e000e018 	.word	0xe000e018
 80142f8:	20009588 	.word	0x20009588
 80142fc:	10624dd3 	.word	0x10624dd3
 8014300:	e000e014 	.word	0xe000e014

08014304 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014304:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8014314 <vPortEnableVFP+0x10>
 8014308:	6801      	ldr	r1, [r0, #0]
 801430a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801430e:	6001      	str	r1, [r0, #0]
 8014310:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8014312:	bf00      	nop
 8014314:	e000ed88 	.word	0xe000ed88

08014318 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8014318:	b480      	push	{r7}
 801431a:	b085      	sub	sp, #20
 801431c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801431e:	f3ef 8305 	mrs	r3, IPSR
 8014322:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8014324:	68fb      	ldr	r3, [r7, #12]
 8014326:	2b0f      	cmp	r3, #15
 8014328:	d914      	bls.n	8014354 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801432a:	4a17      	ldr	r2, [pc, #92]	; (8014388 <vPortValidateInterruptPriority+0x70>)
 801432c:	68fb      	ldr	r3, [r7, #12]
 801432e:	4413      	add	r3, r2
 8014330:	781b      	ldrb	r3, [r3, #0]
 8014332:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014334:	4b15      	ldr	r3, [pc, #84]	; (801438c <vPortValidateInterruptPriority+0x74>)
 8014336:	781b      	ldrb	r3, [r3, #0]
 8014338:	7afa      	ldrb	r2, [r7, #11]
 801433a:	429a      	cmp	r2, r3
 801433c:	d20a      	bcs.n	8014354 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801433e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014342:	f383 8811 	msr	BASEPRI, r3
 8014346:	f3bf 8f6f 	isb	sy
 801434a:	f3bf 8f4f 	dsb	sy
 801434e:	607b      	str	r3, [r7, #4]
}
 8014350:	bf00      	nop
 8014352:	e7fe      	b.n	8014352 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014354:	4b0e      	ldr	r3, [pc, #56]	; (8014390 <vPortValidateInterruptPriority+0x78>)
 8014356:	681b      	ldr	r3, [r3, #0]
 8014358:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801435c:	4b0d      	ldr	r3, [pc, #52]	; (8014394 <vPortValidateInterruptPriority+0x7c>)
 801435e:	681b      	ldr	r3, [r3, #0]
 8014360:	429a      	cmp	r2, r3
 8014362:	d90a      	bls.n	801437a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8014364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014368:	f383 8811 	msr	BASEPRI, r3
 801436c:	f3bf 8f6f 	isb	sy
 8014370:	f3bf 8f4f 	dsb	sy
 8014374:	603b      	str	r3, [r7, #0]
}
 8014376:	bf00      	nop
 8014378:	e7fe      	b.n	8014378 <vPortValidateInterruptPriority+0x60>
	}
 801437a:	bf00      	nop
 801437c:	3714      	adds	r7, #20
 801437e:	46bd      	mov	sp, r7
 8014380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014384:	4770      	bx	lr
 8014386:	bf00      	nop
 8014388:	e000e3f0 	.word	0xe000e3f0
 801438c:	2000e49c 	.word	0x2000e49c
 8014390:	e000ed0c 	.word	0xe000ed0c
 8014394:	2000e4a0 	.word	0x2000e4a0

08014398 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014398:	b580      	push	{r7, lr}
 801439a:	b08a      	sub	sp, #40	; 0x28
 801439c:	af00      	add	r7, sp, #0
 801439e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80143a0:	2300      	movs	r3, #0
 80143a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80143a4:	f7fe f9be 	bl	8012724 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80143a8:	4b5b      	ldr	r3, [pc, #364]	; (8014518 <pvPortMalloc+0x180>)
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d101      	bne.n	80143b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80143b0:	f000 f920 	bl	80145f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80143b4:	4b59      	ldr	r3, [pc, #356]	; (801451c <pvPortMalloc+0x184>)
 80143b6:	681a      	ldr	r2, [r3, #0]
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	4013      	ands	r3, r2
 80143bc:	2b00      	cmp	r3, #0
 80143be:	f040 8093 	bne.w	80144e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	2b00      	cmp	r3, #0
 80143c6:	d01d      	beq.n	8014404 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80143c8:	2208      	movs	r2, #8
 80143ca:	687b      	ldr	r3, [r7, #4]
 80143cc:	4413      	add	r3, r2
 80143ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	f003 0307 	and.w	r3, r3, #7
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d014      	beq.n	8014404 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	f023 0307 	bic.w	r3, r3, #7
 80143e0:	3308      	adds	r3, #8
 80143e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	f003 0307 	and.w	r3, r3, #7
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d00a      	beq.n	8014404 <pvPortMalloc+0x6c>
	__asm volatile
 80143ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143f2:	f383 8811 	msr	BASEPRI, r3
 80143f6:	f3bf 8f6f 	isb	sy
 80143fa:	f3bf 8f4f 	dsb	sy
 80143fe:	617b      	str	r3, [r7, #20]
}
 8014400:	bf00      	nop
 8014402:	e7fe      	b.n	8014402 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	2b00      	cmp	r3, #0
 8014408:	d06e      	beq.n	80144e8 <pvPortMalloc+0x150>
 801440a:	4b45      	ldr	r3, [pc, #276]	; (8014520 <pvPortMalloc+0x188>)
 801440c:	681b      	ldr	r3, [r3, #0]
 801440e:	687a      	ldr	r2, [r7, #4]
 8014410:	429a      	cmp	r2, r3
 8014412:	d869      	bhi.n	80144e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8014414:	4b43      	ldr	r3, [pc, #268]	; (8014524 <pvPortMalloc+0x18c>)
 8014416:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8014418:	4b42      	ldr	r3, [pc, #264]	; (8014524 <pvPortMalloc+0x18c>)
 801441a:	681b      	ldr	r3, [r3, #0]
 801441c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801441e:	e004      	b.n	801442a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8014420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014422:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8014424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014426:	681b      	ldr	r3, [r3, #0]
 8014428:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801442a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801442c:	685b      	ldr	r3, [r3, #4]
 801442e:	687a      	ldr	r2, [r7, #4]
 8014430:	429a      	cmp	r2, r3
 8014432:	d903      	bls.n	801443c <pvPortMalloc+0xa4>
 8014434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014436:	681b      	ldr	r3, [r3, #0]
 8014438:	2b00      	cmp	r3, #0
 801443a:	d1f1      	bne.n	8014420 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801443c:	4b36      	ldr	r3, [pc, #216]	; (8014518 <pvPortMalloc+0x180>)
 801443e:	681b      	ldr	r3, [r3, #0]
 8014440:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014442:	429a      	cmp	r2, r3
 8014444:	d050      	beq.n	80144e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014446:	6a3b      	ldr	r3, [r7, #32]
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	2208      	movs	r2, #8
 801444c:	4413      	add	r3, r2
 801444e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014452:	681a      	ldr	r2, [r3, #0]
 8014454:	6a3b      	ldr	r3, [r7, #32]
 8014456:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801445a:	685a      	ldr	r2, [r3, #4]
 801445c:	687b      	ldr	r3, [r7, #4]
 801445e:	1ad2      	subs	r2, r2, r3
 8014460:	2308      	movs	r3, #8
 8014462:	005b      	lsls	r3, r3, #1
 8014464:	429a      	cmp	r2, r3
 8014466:	d91f      	bls.n	80144a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	4413      	add	r3, r2
 801446e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014470:	69bb      	ldr	r3, [r7, #24]
 8014472:	f003 0307 	and.w	r3, r3, #7
 8014476:	2b00      	cmp	r3, #0
 8014478:	d00a      	beq.n	8014490 <pvPortMalloc+0xf8>
	__asm volatile
 801447a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801447e:	f383 8811 	msr	BASEPRI, r3
 8014482:	f3bf 8f6f 	isb	sy
 8014486:	f3bf 8f4f 	dsb	sy
 801448a:	613b      	str	r3, [r7, #16]
}
 801448c:	bf00      	nop
 801448e:	e7fe      	b.n	801448e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014492:	685a      	ldr	r2, [r3, #4]
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	1ad2      	subs	r2, r2, r3
 8014498:	69bb      	ldr	r3, [r7, #24]
 801449a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801449e:	687a      	ldr	r2, [r7, #4]
 80144a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80144a2:	69b8      	ldr	r0, [r7, #24]
 80144a4:	f000 f908 	bl	80146b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80144a8:	4b1d      	ldr	r3, [pc, #116]	; (8014520 <pvPortMalloc+0x188>)
 80144aa:	681a      	ldr	r2, [r3, #0]
 80144ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144ae:	685b      	ldr	r3, [r3, #4]
 80144b0:	1ad3      	subs	r3, r2, r3
 80144b2:	4a1b      	ldr	r2, [pc, #108]	; (8014520 <pvPortMalloc+0x188>)
 80144b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80144b6:	4b1a      	ldr	r3, [pc, #104]	; (8014520 <pvPortMalloc+0x188>)
 80144b8:	681a      	ldr	r2, [r3, #0]
 80144ba:	4b1b      	ldr	r3, [pc, #108]	; (8014528 <pvPortMalloc+0x190>)
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	429a      	cmp	r2, r3
 80144c0:	d203      	bcs.n	80144ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80144c2:	4b17      	ldr	r3, [pc, #92]	; (8014520 <pvPortMalloc+0x188>)
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	4a18      	ldr	r2, [pc, #96]	; (8014528 <pvPortMalloc+0x190>)
 80144c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80144ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144cc:	685a      	ldr	r2, [r3, #4]
 80144ce:	4b13      	ldr	r3, [pc, #76]	; (801451c <pvPortMalloc+0x184>)
 80144d0:	681b      	ldr	r3, [r3, #0]
 80144d2:	431a      	orrs	r2, r3
 80144d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80144d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144da:	2200      	movs	r2, #0
 80144dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80144de:	4b13      	ldr	r3, [pc, #76]	; (801452c <pvPortMalloc+0x194>)
 80144e0:	681b      	ldr	r3, [r3, #0]
 80144e2:	3301      	adds	r3, #1
 80144e4:	4a11      	ldr	r2, [pc, #68]	; (801452c <pvPortMalloc+0x194>)
 80144e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80144e8:	f7fe f92a 	bl	8012740 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80144ec:	69fb      	ldr	r3, [r7, #28]
 80144ee:	f003 0307 	and.w	r3, r3, #7
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d00a      	beq.n	801450c <pvPortMalloc+0x174>
	__asm volatile
 80144f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144fa:	f383 8811 	msr	BASEPRI, r3
 80144fe:	f3bf 8f6f 	isb	sy
 8014502:	f3bf 8f4f 	dsb	sy
 8014506:	60fb      	str	r3, [r7, #12]
}
 8014508:	bf00      	nop
 801450a:	e7fe      	b.n	801450a <pvPortMalloc+0x172>
	return pvReturn;
 801450c:	69fb      	ldr	r3, [r7, #28]
}
 801450e:	4618      	mov	r0, r3
 8014510:	3728      	adds	r7, #40	; 0x28
 8014512:	46bd      	mov	sp, r7
 8014514:	bd80      	pop	{r7, pc}
 8014516:	bf00      	nop
 8014518:	2001acac 	.word	0x2001acac
 801451c:	2001acc0 	.word	0x2001acc0
 8014520:	2001acb0 	.word	0x2001acb0
 8014524:	2001aca4 	.word	0x2001aca4
 8014528:	2001acb4 	.word	0x2001acb4
 801452c:	2001acb8 	.word	0x2001acb8

08014530 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014530:	b580      	push	{r7, lr}
 8014532:	b086      	sub	sp, #24
 8014534:	af00      	add	r7, sp, #0
 8014536:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014538:	687b      	ldr	r3, [r7, #4]
 801453a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	2b00      	cmp	r3, #0
 8014540:	d04d      	beq.n	80145de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014542:	2308      	movs	r3, #8
 8014544:	425b      	negs	r3, r3
 8014546:	697a      	ldr	r2, [r7, #20]
 8014548:	4413      	add	r3, r2
 801454a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801454c:	697b      	ldr	r3, [r7, #20]
 801454e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014550:	693b      	ldr	r3, [r7, #16]
 8014552:	685a      	ldr	r2, [r3, #4]
 8014554:	4b24      	ldr	r3, [pc, #144]	; (80145e8 <vPortFree+0xb8>)
 8014556:	681b      	ldr	r3, [r3, #0]
 8014558:	4013      	ands	r3, r2
 801455a:	2b00      	cmp	r3, #0
 801455c:	d10a      	bne.n	8014574 <vPortFree+0x44>
	__asm volatile
 801455e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014562:	f383 8811 	msr	BASEPRI, r3
 8014566:	f3bf 8f6f 	isb	sy
 801456a:	f3bf 8f4f 	dsb	sy
 801456e:	60fb      	str	r3, [r7, #12]
}
 8014570:	bf00      	nop
 8014572:	e7fe      	b.n	8014572 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014574:	693b      	ldr	r3, [r7, #16]
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	2b00      	cmp	r3, #0
 801457a:	d00a      	beq.n	8014592 <vPortFree+0x62>
	__asm volatile
 801457c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014580:	f383 8811 	msr	BASEPRI, r3
 8014584:	f3bf 8f6f 	isb	sy
 8014588:	f3bf 8f4f 	dsb	sy
 801458c:	60bb      	str	r3, [r7, #8]
}
 801458e:	bf00      	nop
 8014590:	e7fe      	b.n	8014590 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014592:	693b      	ldr	r3, [r7, #16]
 8014594:	685a      	ldr	r2, [r3, #4]
 8014596:	4b14      	ldr	r3, [pc, #80]	; (80145e8 <vPortFree+0xb8>)
 8014598:	681b      	ldr	r3, [r3, #0]
 801459a:	4013      	ands	r3, r2
 801459c:	2b00      	cmp	r3, #0
 801459e:	d01e      	beq.n	80145de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80145a0:	693b      	ldr	r3, [r7, #16]
 80145a2:	681b      	ldr	r3, [r3, #0]
 80145a4:	2b00      	cmp	r3, #0
 80145a6:	d11a      	bne.n	80145de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80145a8:	693b      	ldr	r3, [r7, #16]
 80145aa:	685a      	ldr	r2, [r3, #4]
 80145ac:	4b0e      	ldr	r3, [pc, #56]	; (80145e8 <vPortFree+0xb8>)
 80145ae:	681b      	ldr	r3, [r3, #0]
 80145b0:	43db      	mvns	r3, r3
 80145b2:	401a      	ands	r2, r3
 80145b4:	693b      	ldr	r3, [r7, #16]
 80145b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80145b8:	f7fe f8b4 	bl	8012724 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80145bc:	693b      	ldr	r3, [r7, #16]
 80145be:	685a      	ldr	r2, [r3, #4]
 80145c0:	4b0a      	ldr	r3, [pc, #40]	; (80145ec <vPortFree+0xbc>)
 80145c2:	681b      	ldr	r3, [r3, #0]
 80145c4:	4413      	add	r3, r2
 80145c6:	4a09      	ldr	r2, [pc, #36]	; (80145ec <vPortFree+0xbc>)
 80145c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80145ca:	6938      	ldr	r0, [r7, #16]
 80145cc:	f000 f874 	bl	80146b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80145d0:	4b07      	ldr	r3, [pc, #28]	; (80145f0 <vPortFree+0xc0>)
 80145d2:	681b      	ldr	r3, [r3, #0]
 80145d4:	3301      	adds	r3, #1
 80145d6:	4a06      	ldr	r2, [pc, #24]	; (80145f0 <vPortFree+0xc0>)
 80145d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80145da:	f7fe f8b1 	bl	8012740 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80145de:	bf00      	nop
 80145e0:	3718      	adds	r7, #24
 80145e2:	46bd      	mov	sp, r7
 80145e4:	bd80      	pop	{r7, pc}
 80145e6:	bf00      	nop
 80145e8:	2001acc0 	.word	0x2001acc0
 80145ec:	2001acb0 	.word	0x2001acb0
 80145f0:	2001acbc 	.word	0x2001acbc

080145f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80145f4:	b480      	push	{r7}
 80145f6:	b085      	sub	sp, #20
 80145f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80145fa:	f44f 4348 	mov.w	r3, #51200	; 0xc800
 80145fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014600:	4b27      	ldr	r3, [pc, #156]	; (80146a0 <prvHeapInit+0xac>)
 8014602:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	f003 0307 	and.w	r3, r3, #7
 801460a:	2b00      	cmp	r3, #0
 801460c:	d00c      	beq.n	8014628 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801460e:	68fb      	ldr	r3, [r7, #12]
 8014610:	3307      	adds	r3, #7
 8014612:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	f023 0307 	bic.w	r3, r3, #7
 801461a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801461c:	68ba      	ldr	r2, [r7, #8]
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	1ad3      	subs	r3, r2, r3
 8014622:	4a1f      	ldr	r2, [pc, #124]	; (80146a0 <prvHeapInit+0xac>)
 8014624:	4413      	add	r3, r2
 8014626:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014628:	68fb      	ldr	r3, [r7, #12]
 801462a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801462c:	4a1d      	ldr	r2, [pc, #116]	; (80146a4 <prvHeapInit+0xb0>)
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014632:	4b1c      	ldr	r3, [pc, #112]	; (80146a4 <prvHeapInit+0xb0>)
 8014634:	2200      	movs	r2, #0
 8014636:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	68ba      	ldr	r2, [r7, #8]
 801463c:	4413      	add	r3, r2
 801463e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014640:	2208      	movs	r2, #8
 8014642:	68fb      	ldr	r3, [r7, #12]
 8014644:	1a9b      	subs	r3, r3, r2
 8014646:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014648:	68fb      	ldr	r3, [r7, #12]
 801464a:	f023 0307 	bic.w	r3, r3, #7
 801464e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014650:	68fb      	ldr	r3, [r7, #12]
 8014652:	4a15      	ldr	r2, [pc, #84]	; (80146a8 <prvHeapInit+0xb4>)
 8014654:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014656:	4b14      	ldr	r3, [pc, #80]	; (80146a8 <prvHeapInit+0xb4>)
 8014658:	681b      	ldr	r3, [r3, #0]
 801465a:	2200      	movs	r2, #0
 801465c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801465e:	4b12      	ldr	r3, [pc, #72]	; (80146a8 <prvHeapInit+0xb4>)
 8014660:	681b      	ldr	r3, [r3, #0]
 8014662:	2200      	movs	r2, #0
 8014664:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014666:	687b      	ldr	r3, [r7, #4]
 8014668:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801466a:	683b      	ldr	r3, [r7, #0]
 801466c:	68fa      	ldr	r2, [r7, #12]
 801466e:	1ad2      	subs	r2, r2, r3
 8014670:	683b      	ldr	r3, [r7, #0]
 8014672:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014674:	4b0c      	ldr	r3, [pc, #48]	; (80146a8 <prvHeapInit+0xb4>)
 8014676:	681a      	ldr	r2, [r3, #0]
 8014678:	683b      	ldr	r3, [r7, #0]
 801467a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801467c:	683b      	ldr	r3, [r7, #0]
 801467e:	685b      	ldr	r3, [r3, #4]
 8014680:	4a0a      	ldr	r2, [pc, #40]	; (80146ac <prvHeapInit+0xb8>)
 8014682:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014684:	683b      	ldr	r3, [r7, #0]
 8014686:	685b      	ldr	r3, [r3, #4]
 8014688:	4a09      	ldr	r2, [pc, #36]	; (80146b0 <prvHeapInit+0xbc>)
 801468a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801468c:	4b09      	ldr	r3, [pc, #36]	; (80146b4 <prvHeapInit+0xc0>)
 801468e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8014692:	601a      	str	r2, [r3, #0]
}
 8014694:	bf00      	nop
 8014696:	3714      	adds	r7, #20
 8014698:	46bd      	mov	sp, r7
 801469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801469e:	4770      	bx	lr
 80146a0:	2000e4a4 	.word	0x2000e4a4
 80146a4:	2001aca4 	.word	0x2001aca4
 80146a8:	2001acac 	.word	0x2001acac
 80146ac:	2001acb4 	.word	0x2001acb4
 80146b0:	2001acb0 	.word	0x2001acb0
 80146b4:	2001acc0 	.word	0x2001acc0

080146b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80146b8:	b480      	push	{r7}
 80146ba:	b085      	sub	sp, #20
 80146bc:	af00      	add	r7, sp, #0
 80146be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80146c0:	4b28      	ldr	r3, [pc, #160]	; (8014764 <prvInsertBlockIntoFreeList+0xac>)
 80146c2:	60fb      	str	r3, [r7, #12]
 80146c4:	e002      	b.n	80146cc <prvInsertBlockIntoFreeList+0x14>
 80146c6:	68fb      	ldr	r3, [r7, #12]
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	60fb      	str	r3, [r7, #12]
 80146cc:	68fb      	ldr	r3, [r7, #12]
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	687a      	ldr	r2, [r7, #4]
 80146d2:	429a      	cmp	r2, r3
 80146d4:	d8f7      	bhi.n	80146c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80146d6:	68fb      	ldr	r3, [r7, #12]
 80146d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80146da:	68fb      	ldr	r3, [r7, #12]
 80146dc:	685b      	ldr	r3, [r3, #4]
 80146de:	68ba      	ldr	r2, [r7, #8]
 80146e0:	4413      	add	r3, r2
 80146e2:	687a      	ldr	r2, [r7, #4]
 80146e4:	429a      	cmp	r2, r3
 80146e6:	d108      	bne.n	80146fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80146e8:	68fb      	ldr	r3, [r7, #12]
 80146ea:	685a      	ldr	r2, [r3, #4]
 80146ec:	687b      	ldr	r3, [r7, #4]
 80146ee:	685b      	ldr	r3, [r3, #4]
 80146f0:	441a      	add	r2, r3
 80146f2:	68fb      	ldr	r3, [r7, #12]
 80146f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80146f6:	68fb      	ldr	r3, [r7, #12]
 80146f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	685b      	ldr	r3, [r3, #4]
 8014702:	68ba      	ldr	r2, [r7, #8]
 8014704:	441a      	add	r2, r3
 8014706:	68fb      	ldr	r3, [r7, #12]
 8014708:	681b      	ldr	r3, [r3, #0]
 801470a:	429a      	cmp	r2, r3
 801470c:	d118      	bne.n	8014740 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801470e:	68fb      	ldr	r3, [r7, #12]
 8014710:	681a      	ldr	r2, [r3, #0]
 8014712:	4b15      	ldr	r3, [pc, #84]	; (8014768 <prvInsertBlockIntoFreeList+0xb0>)
 8014714:	681b      	ldr	r3, [r3, #0]
 8014716:	429a      	cmp	r2, r3
 8014718:	d00d      	beq.n	8014736 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	685a      	ldr	r2, [r3, #4]
 801471e:	68fb      	ldr	r3, [r7, #12]
 8014720:	681b      	ldr	r3, [r3, #0]
 8014722:	685b      	ldr	r3, [r3, #4]
 8014724:	441a      	add	r2, r3
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	681b      	ldr	r3, [r3, #0]
 801472e:	681a      	ldr	r2, [r3, #0]
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	601a      	str	r2, [r3, #0]
 8014734:	e008      	b.n	8014748 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014736:	4b0c      	ldr	r3, [pc, #48]	; (8014768 <prvInsertBlockIntoFreeList+0xb0>)
 8014738:	681a      	ldr	r2, [r3, #0]
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	601a      	str	r2, [r3, #0]
 801473e:	e003      	b.n	8014748 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014740:	68fb      	ldr	r3, [r7, #12]
 8014742:	681a      	ldr	r2, [r3, #0]
 8014744:	687b      	ldr	r3, [r7, #4]
 8014746:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014748:	68fa      	ldr	r2, [r7, #12]
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	429a      	cmp	r2, r3
 801474e:	d002      	beq.n	8014756 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014750:	68fb      	ldr	r3, [r7, #12]
 8014752:	687a      	ldr	r2, [r7, #4]
 8014754:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014756:	bf00      	nop
 8014758:	3714      	adds	r7, #20
 801475a:	46bd      	mov	sp, r7
 801475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014760:	4770      	bx	lr
 8014762:	bf00      	nop
 8014764:	2001aca4 	.word	0x2001aca4
 8014768:	2001acac 	.word	0x2001acac

0801476c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 801476c:	b580      	push	{r7, lr}
 801476e:	b084      	sub	sp, #16
 8014770:	af00      	add	r7, sp, #0
 8014772:	6078      	str	r0, [r7, #4]
 8014774:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8014776:	f009 ff7f 	bl	801e678 <sys_timeouts_sleeptime>
 801477a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014782:	d10b      	bne.n	801479c <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8014784:	4813      	ldr	r0, [pc, #76]	; (80147d4 <tcpip_timeouts_mbox_fetch+0x68>)
 8014786:	f00c fcd6 	bl	8021136 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801478a:	2200      	movs	r2, #0
 801478c:	6839      	ldr	r1, [r7, #0]
 801478e:	6878      	ldr	r0, [r7, #4]
 8014790:	f00c fc5e 	bl	8021050 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8014794:	480f      	ldr	r0, [pc, #60]	; (80147d4 <tcpip_timeouts_mbox_fetch+0x68>)
 8014796:	f00c fcbf 	bl	8021118 <sys_mutex_lock>
    return;
 801479a:	e018      	b.n	80147ce <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 801479c:	68fb      	ldr	r3, [r7, #12]
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d102      	bne.n	80147a8 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 80147a2:	f009 ff2f 	bl	801e604 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80147a6:	e7e6      	b.n	8014776 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80147a8:	480a      	ldr	r0, [pc, #40]	; (80147d4 <tcpip_timeouts_mbox_fetch+0x68>)
 80147aa:	f00c fcc4 	bl	8021136 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80147ae:	68fa      	ldr	r2, [r7, #12]
 80147b0:	6839      	ldr	r1, [r7, #0]
 80147b2:	6878      	ldr	r0, [r7, #4]
 80147b4:	f00c fc4c 	bl	8021050 <sys_arch_mbox_fetch>
 80147b8:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80147ba:	4806      	ldr	r0, [pc, #24]	; (80147d4 <tcpip_timeouts_mbox_fetch+0x68>)
 80147bc:	f00c fcac 	bl	8021118 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80147c0:	68bb      	ldr	r3, [r7, #8]
 80147c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80147c6:	d102      	bne.n	80147ce <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80147c8:	f009 ff1c 	bl	801e604 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80147cc:	e7d3      	b.n	8014776 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80147ce:	3710      	adds	r7, #16
 80147d0:	46bd      	mov	sp, r7
 80147d2:	bd80      	pop	{r7, pc}
 80147d4:	2001acd0 	.word	0x2001acd0

080147d8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80147d8:	b580      	push	{r7, lr}
 80147da:	b084      	sub	sp, #16
 80147dc:	af00      	add	r7, sp, #0
 80147de:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80147e0:	4810      	ldr	r0, [pc, #64]	; (8014824 <tcpip_thread+0x4c>)
 80147e2:	f00c fc99 	bl	8021118 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80147e6:	4b10      	ldr	r3, [pc, #64]	; (8014828 <tcpip_thread+0x50>)
 80147e8:	681b      	ldr	r3, [r3, #0]
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	d005      	beq.n	80147fa <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80147ee:	4b0e      	ldr	r3, [pc, #56]	; (8014828 <tcpip_thread+0x50>)
 80147f0:	681b      	ldr	r3, [r3, #0]
 80147f2:	4a0e      	ldr	r2, [pc, #56]	; (801482c <tcpip_thread+0x54>)
 80147f4:	6812      	ldr	r2, [r2, #0]
 80147f6:	4610      	mov	r0, r2
 80147f8:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80147fa:	f107 030c 	add.w	r3, r7, #12
 80147fe:	4619      	mov	r1, r3
 8014800:	480b      	ldr	r0, [pc, #44]	; (8014830 <tcpip_thread+0x58>)
 8014802:	f7ff ffb3 	bl	801476c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8014806:	68fb      	ldr	r3, [r7, #12]
 8014808:	2b00      	cmp	r3, #0
 801480a:	d106      	bne.n	801481a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801480c:	4b09      	ldr	r3, [pc, #36]	; (8014834 <tcpip_thread+0x5c>)
 801480e:	2291      	movs	r2, #145	; 0x91
 8014810:	4909      	ldr	r1, [pc, #36]	; (8014838 <tcpip_thread+0x60>)
 8014812:	480a      	ldr	r0, [pc, #40]	; (801483c <tcpip_thread+0x64>)
 8014814:	f00c fd3e 	bl	8021294 <printf>
      continue;
 8014818:	e003      	b.n	8014822 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 801481a:	68fb      	ldr	r3, [r7, #12]
 801481c:	4618      	mov	r0, r3
 801481e:	f000 f80f 	bl	8014840 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8014822:	e7ea      	b.n	80147fa <tcpip_thread+0x22>
 8014824:	2001acd0 	.word	0x2001acd0
 8014828:	2001acc4 	.word	0x2001acc4
 801482c:	2001acc8 	.word	0x2001acc8
 8014830:	2001accc 	.word	0x2001accc
 8014834:	080278c8 	.word	0x080278c8
 8014838:	080278f8 	.word	0x080278f8
 801483c:	08027918 	.word	0x08027918

08014840 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8014840:	b580      	push	{r7, lr}
 8014842:	b082      	sub	sp, #8
 8014844:	af00      	add	r7, sp, #0
 8014846:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	781b      	ldrb	r3, [r3, #0]
 801484c:	2b02      	cmp	r3, #2
 801484e:	d026      	beq.n	801489e <tcpip_thread_handle_msg+0x5e>
 8014850:	2b02      	cmp	r3, #2
 8014852:	dc2b      	bgt.n	80148ac <tcpip_thread_handle_msg+0x6c>
 8014854:	2b00      	cmp	r3, #0
 8014856:	d002      	beq.n	801485e <tcpip_thread_handle_msg+0x1e>
 8014858:	2b01      	cmp	r3, #1
 801485a:	d015      	beq.n	8014888 <tcpip_thread_handle_msg+0x48>
 801485c:	e026      	b.n	80148ac <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	68db      	ldr	r3, [r3, #12]
 8014862:	687a      	ldr	r2, [r7, #4]
 8014864:	6850      	ldr	r0, [r2, #4]
 8014866:	687a      	ldr	r2, [r7, #4]
 8014868:	6892      	ldr	r2, [r2, #8]
 801486a:	4611      	mov	r1, r2
 801486c:	4798      	blx	r3
 801486e:	4603      	mov	r3, r0
 8014870:	2b00      	cmp	r3, #0
 8014872:	d004      	beq.n	801487e <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8014874:	687b      	ldr	r3, [r7, #4]
 8014876:	685b      	ldr	r3, [r3, #4]
 8014878:	4618      	mov	r0, r3
 801487a:	f003 fa23 	bl	8017cc4 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801487e:	6879      	ldr	r1, [r7, #4]
 8014880:	2009      	movs	r0, #9
 8014882:	f002 fb5f 	bl	8016f44 <memp_free>
      break;
 8014886:	e018      	b.n	80148ba <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	685b      	ldr	r3, [r3, #4]
 801488c:	687a      	ldr	r2, [r7, #4]
 801488e:	6892      	ldr	r2, [r2, #8]
 8014890:	4610      	mov	r0, r2
 8014892:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8014894:	6879      	ldr	r1, [r7, #4]
 8014896:	2008      	movs	r0, #8
 8014898:	f002 fb54 	bl	8016f44 <memp_free>
      break;
 801489c:	e00d      	b.n	80148ba <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	685b      	ldr	r3, [r3, #4]
 80148a2:	687a      	ldr	r2, [r7, #4]
 80148a4:	6892      	ldr	r2, [r2, #8]
 80148a6:	4610      	mov	r0, r2
 80148a8:	4798      	blx	r3
      break;
 80148aa:	e006      	b.n	80148ba <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80148ac:	4b05      	ldr	r3, [pc, #20]	; (80148c4 <tcpip_thread_handle_msg+0x84>)
 80148ae:	22cf      	movs	r2, #207	; 0xcf
 80148b0:	4905      	ldr	r1, [pc, #20]	; (80148c8 <tcpip_thread_handle_msg+0x88>)
 80148b2:	4806      	ldr	r0, [pc, #24]	; (80148cc <tcpip_thread_handle_msg+0x8c>)
 80148b4:	f00c fcee 	bl	8021294 <printf>
      break;
 80148b8:	bf00      	nop
  }
}
 80148ba:	bf00      	nop
 80148bc:	3708      	adds	r7, #8
 80148be:	46bd      	mov	sp, r7
 80148c0:	bd80      	pop	{r7, pc}
 80148c2:	bf00      	nop
 80148c4:	080278c8 	.word	0x080278c8
 80148c8:	080278f8 	.word	0x080278f8
 80148cc:	08027918 	.word	0x08027918

080148d0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80148d0:	b580      	push	{r7, lr}
 80148d2:	b086      	sub	sp, #24
 80148d4:	af00      	add	r7, sp, #0
 80148d6:	60f8      	str	r0, [r7, #12]
 80148d8:	60b9      	str	r1, [r7, #8]
 80148da:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80148dc:	481a      	ldr	r0, [pc, #104]	; (8014948 <tcpip_inpkt+0x78>)
 80148de:	f00c fbe8 	bl	80210b2 <sys_mbox_valid>
 80148e2:	4603      	mov	r3, r0
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	d105      	bne.n	80148f4 <tcpip_inpkt+0x24>
 80148e8:	4b18      	ldr	r3, [pc, #96]	; (801494c <tcpip_inpkt+0x7c>)
 80148ea:	22fc      	movs	r2, #252	; 0xfc
 80148ec:	4918      	ldr	r1, [pc, #96]	; (8014950 <tcpip_inpkt+0x80>)
 80148ee:	4819      	ldr	r0, [pc, #100]	; (8014954 <tcpip_inpkt+0x84>)
 80148f0:	f00c fcd0 	bl	8021294 <printf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80148f4:	2009      	movs	r0, #9
 80148f6:	f002 fad3 	bl	8016ea0 <memp_malloc>
 80148fa:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80148fc:	697b      	ldr	r3, [r7, #20]
 80148fe:	2b00      	cmp	r3, #0
 8014900:	d102      	bne.n	8014908 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8014902:	f04f 33ff 	mov.w	r3, #4294967295
 8014906:	e01a      	b.n	801493e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8014908:	697b      	ldr	r3, [r7, #20]
 801490a:	2200      	movs	r2, #0
 801490c:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 801490e:	697b      	ldr	r3, [r7, #20]
 8014910:	68fa      	ldr	r2, [r7, #12]
 8014912:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8014914:	697b      	ldr	r3, [r7, #20]
 8014916:	68ba      	ldr	r2, [r7, #8]
 8014918:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 801491a:	697b      	ldr	r3, [r7, #20]
 801491c:	687a      	ldr	r2, [r7, #4]
 801491e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8014920:	6979      	ldr	r1, [r7, #20]
 8014922:	4809      	ldr	r0, [pc, #36]	; (8014948 <tcpip_inpkt+0x78>)
 8014924:	f00c fb7a 	bl	802101c <sys_mbox_trypost>
 8014928:	4603      	mov	r3, r0
 801492a:	2b00      	cmp	r3, #0
 801492c:	d006      	beq.n	801493c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801492e:	6979      	ldr	r1, [r7, #20]
 8014930:	2009      	movs	r0, #9
 8014932:	f002 fb07 	bl	8016f44 <memp_free>
    return ERR_MEM;
 8014936:	f04f 33ff 	mov.w	r3, #4294967295
 801493a:	e000      	b.n	801493e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 801493c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801493e:	4618      	mov	r0, r3
 8014940:	3718      	adds	r7, #24
 8014942:	46bd      	mov	sp, r7
 8014944:	bd80      	pop	{r7, pc}
 8014946:	bf00      	nop
 8014948:	2001accc 	.word	0x2001accc
 801494c:	080278c8 	.word	0x080278c8
 8014950:	08027940 	.word	0x08027940
 8014954:	08027918 	.word	0x08027918

08014958 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8014958:	b580      	push	{r7, lr}
 801495a:	b082      	sub	sp, #8
 801495c:	af00      	add	r7, sp, #0
 801495e:	6078      	str	r0, [r7, #4]
 8014960:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8014962:	683b      	ldr	r3, [r7, #0]
 8014964:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8014968:	f003 0318 	and.w	r3, r3, #24
 801496c:	2b00      	cmp	r3, #0
 801496e:	d006      	beq.n	801497e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8014970:	4a08      	ldr	r2, [pc, #32]	; (8014994 <tcpip_input+0x3c>)
 8014972:	6839      	ldr	r1, [r7, #0]
 8014974:	6878      	ldr	r0, [r7, #4]
 8014976:	f7ff ffab 	bl	80148d0 <tcpip_inpkt>
 801497a:	4603      	mov	r3, r0
 801497c:	e005      	b.n	801498a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801497e:	4a06      	ldr	r2, [pc, #24]	; (8014998 <tcpip_input+0x40>)
 8014980:	6839      	ldr	r1, [r7, #0]
 8014982:	6878      	ldr	r0, [r7, #4]
 8014984:	f7ff ffa4 	bl	80148d0 <tcpip_inpkt>
 8014988:	4603      	mov	r3, r0
}
 801498a:	4618      	mov	r0, r3
 801498c:	3708      	adds	r7, #8
 801498e:	46bd      	mov	sp, r7
 8014990:	bd80      	pop	{r7, pc}
 8014992:	bf00      	nop
 8014994:	08020e3d 	.word	0x08020e3d
 8014998:	0801fd45 	.word	0x0801fd45

0801499c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 801499c:	b580      	push	{r7, lr}
 801499e:	b084      	sub	sp, #16
 80149a0:	af00      	add	r7, sp, #0
 80149a2:	6078      	str	r0, [r7, #4]
 80149a4:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80149a6:	4819      	ldr	r0, [pc, #100]	; (8014a0c <tcpip_try_callback+0x70>)
 80149a8:	f00c fb83 	bl	80210b2 <sys_mbox_valid>
 80149ac:	4603      	mov	r3, r0
 80149ae:	2b00      	cmp	r3, #0
 80149b0:	d106      	bne.n	80149c0 <tcpip_try_callback+0x24>
 80149b2:	4b17      	ldr	r3, [pc, #92]	; (8014a10 <tcpip_try_callback+0x74>)
 80149b4:	f240 125d 	movw	r2, #349	; 0x15d
 80149b8:	4916      	ldr	r1, [pc, #88]	; (8014a14 <tcpip_try_callback+0x78>)
 80149ba:	4817      	ldr	r0, [pc, #92]	; (8014a18 <tcpip_try_callback+0x7c>)
 80149bc:	f00c fc6a 	bl	8021294 <printf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80149c0:	2008      	movs	r0, #8
 80149c2:	f002 fa6d 	bl	8016ea0 <memp_malloc>
 80149c6:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 80149c8:	68fb      	ldr	r3, [r7, #12]
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d102      	bne.n	80149d4 <tcpip_try_callback+0x38>
    return ERR_MEM;
 80149ce:	f04f 33ff 	mov.w	r3, #4294967295
 80149d2:	e017      	b.n	8014a04 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80149d4:	68fb      	ldr	r3, [r7, #12]
 80149d6:	2201      	movs	r2, #1
 80149d8:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80149da:	68fb      	ldr	r3, [r7, #12]
 80149dc:	687a      	ldr	r2, [r7, #4]
 80149de:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80149e0:	68fb      	ldr	r3, [r7, #12]
 80149e2:	683a      	ldr	r2, [r7, #0]
 80149e4:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80149e6:	68f9      	ldr	r1, [r7, #12]
 80149e8:	4808      	ldr	r0, [pc, #32]	; (8014a0c <tcpip_try_callback+0x70>)
 80149ea:	f00c fb17 	bl	802101c <sys_mbox_trypost>
 80149ee:	4603      	mov	r3, r0
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d006      	beq.n	8014a02 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80149f4:	68f9      	ldr	r1, [r7, #12]
 80149f6:	2008      	movs	r0, #8
 80149f8:	f002 faa4 	bl	8016f44 <memp_free>
    return ERR_MEM;
 80149fc:	f04f 33ff 	mov.w	r3, #4294967295
 8014a00:	e000      	b.n	8014a04 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8014a02:	2300      	movs	r3, #0
}
 8014a04:	4618      	mov	r0, r3
 8014a06:	3710      	adds	r7, #16
 8014a08:	46bd      	mov	sp, r7
 8014a0a:	bd80      	pop	{r7, pc}
 8014a0c:	2001accc 	.word	0x2001accc
 8014a10:	080278c8 	.word	0x080278c8
 8014a14:	08027940 	.word	0x08027940
 8014a18:	08027918 	.word	0x08027918

08014a1c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8014a1c:	b580      	push	{r7, lr}
 8014a1e:	b084      	sub	sp, #16
 8014a20:	af02      	add	r7, sp, #8
 8014a22:	6078      	str	r0, [r7, #4]
 8014a24:	6039      	str	r1, [r7, #0]
  lwip_init();
 8014a26:	f001 fd8b 	bl	8016540 <lwip_init>

  tcpip_init_done = initfunc;
 8014a2a:	4a17      	ldr	r2, [pc, #92]	; (8014a88 <tcpip_init+0x6c>)
 8014a2c:	687b      	ldr	r3, [r7, #4]
 8014a2e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8014a30:	4a16      	ldr	r2, [pc, #88]	; (8014a8c <tcpip_init+0x70>)
 8014a32:	683b      	ldr	r3, [r7, #0]
 8014a34:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8014a36:	2106      	movs	r1, #6
 8014a38:	4815      	ldr	r0, [pc, #84]	; (8014a90 <tcpip_init+0x74>)
 8014a3a:	f00c fad5 	bl	8020fe8 <sys_mbox_new>
 8014a3e:	4603      	mov	r3, r0
 8014a40:	2b00      	cmp	r3, #0
 8014a42:	d006      	beq.n	8014a52 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8014a44:	4b13      	ldr	r3, [pc, #76]	; (8014a94 <tcpip_init+0x78>)
 8014a46:	f240 2261 	movw	r2, #609	; 0x261
 8014a4a:	4913      	ldr	r1, [pc, #76]	; (8014a98 <tcpip_init+0x7c>)
 8014a4c:	4813      	ldr	r0, [pc, #76]	; (8014a9c <tcpip_init+0x80>)
 8014a4e:	f00c fc21 	bl	8021294 <printf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8014a52:	4813      	ldr	r0, [pc, #76]	; (8014aa0 <tcpip_init+0x84>)
 8014a54:	f00c fb4a 	bl	80210ec <sys_mutex_new>
 8014a58:	4603      	mov	r3, r0
 8014a5a:	2b00      	cmp	r3, #0
 8014a5c:	d006      	beq.n	8014a6c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8014a5e:	4b0d      	ldr	r3, [pc, #52]	; (8014a94 <tcpip_init+0x78>)
 8014a60:	f240 2265 	movw	r2, #613	; 0x265
 8014a64:	490f      	ldr	r1, [pc, #60]	; (8014aa4 <tcpip_init+0x88>)
 8014a66:	480d      	ldr	r0, [pc, #52]	; (8014a9c <tcpip_init+0x80>)
 8014a68:	f00c fc14 	bl	8021294 <printf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8014a6c:	2318      	movs	r3, #24
 8014a6e:	9300      	str	r3, [sp, #0]
 8014a70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014a74:	2200      	movs	r2, #0
 8014a76:	490c      	ldr	r1, [pc, #48]	; (8014aa8 <tcpip_init+0x8c>)
 8014a78:	480c      	ldr	r0, [pc, #48]	; (8014aac <tcpip_init+0x90>)
 8014a7a:	f00c fb69 	bl	8021150 <sys_thread_new>
}
 8014a7e:	bf00      	nop
 8014a80:	3708      	adds	r7, #8
 8014a82:	46bd      	mov	sp, r7
 8014a84:	bd80      	pop	{r7, pc}
 8014a86:	bf00      	nop
 8014a88:	2001acc4 	.word	0x2001acc4
 8014a8c:	2001acc8 	.word	0x2001acc8
 8014a90:	2001accc 	.word	0x2001accc
 8014a94:	080278c8 	.word	0x080278c8
 8014a98:	08027950 	.word	0x08027950
 8014a9c:	08027918 	.word	0x08027918
 8014aa0:	2001acd0 	.word	0x2001acd0
 8014aa4:	08027974 	.word	0x08027974
 8014aa8:	080147d9 	.word	0x080147d9
 8014aac:	08027998 	.word	0x08027998

08014ab0 <msg_generate_packet_id>:
 * @param client MQTT client
 * @return New packet identifier, range 1 to 65535
 */
static u16_t
msg_generate_packet_id(mqtt_client_t *client)
{
 8014ab0:	b480      	push	{r7}
 8014ab2:	b083      	sub	sp, #12
 8014ab4:	af00      	add	r7, sp, #0
 8014ab6:	6078      	str	r0, [r7, #4]
  client->pkt_id_seq++;
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	88db      	ldrh	r3, [r3, #6]
 8014abc:	3301      	adds	r3, #1
 8014abe:	b29a      	uxth	r2, r3
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	80da      	strh	r2, [r3, #6]
  if (client->pkt_id_seq == 0) {
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	88db      	ldrh	r3, [r3, #6]
 8014ac8:	2b00      	cmp	r3, #0
 8014aca:	d105      	bne.n	8014ad8 <msg_generate_packet_id+0x28>
    client->pkt_id_seq++;
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	88db      	ldrh	r3, [r3, #6]
 8014ad0:	3301      	adds	r3, #1
 8014ad2:	b29a      	uxth	r2, r3
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	80da      	strh	r2, [r3, #6]
  }
  return client->pkt_id_seq;
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	88db      	ldrh	r3, [r3, #6]
}
 8014adc:	4618      	mov	r0, r3
 8014ade:	370c      	adds	r7, #12
 8014ae0:	46bd      	mov	sp, r7
 8014ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ae6:	4770      	bx	lr

08014ae8 <mqtt_ringbuf_put>:
/* Output ring buffer */

/** Add single item to ring buffer */
static void
mqtt_ringbuf_put(struct mqtt_ringbuf_t *rb, u8_t item)
{
 8014ae8:	b480      	push	{r7}
 8014aea:	b083      	sub	sp, #12
 8014aec:	af00      	add	r7, sp, #0
 8014aee:	6078      	str	r0, [r7, #4]
 8014af0:	460b      	mov	r3, r1
 8014af2:	70fb      	strb	r3, [r7, #3]
  rb->buf[rb->put] = item;
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	881b      	ldrh	r3, [r3, #0]
 8014af8:	461a      	mov	r2, r3
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	4413      	add	r3, r2
 8014afe:	78fa      	ldrb	r2, [r7, #3]
 8014b00:	711a      	strb	r2, [r3, #4]
  rb->put++;
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	881b      	ldrh	r3, [r3, #0]
 8014b06:	3301      	adds	r3, #1
 8014b08:	b29a      	uxth	r2, r3
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	801a      	strh	r2, [r3, #0]
  if (rb->put >= MQTT_OUTPUT_RINGBUF_SIZE) {
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	881b      	ldrh	r3, [r3, #0]
 8014b12:	2bff      	cmp	r3, #255	; 0xff
 8014b14:	d902      	bls.n	8014b1c <mqtt_ringbuf_put+0x34>
    rb->put = 0;
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	2200      	movs	r2, #0
 8014b1a:	801a      	strh	r2, [r3, #0]
  }
}
 8014b1c:	bf00      	nop
 8014b1e:	370c      	adds	r7, #12
 8014b20:	46bd      	mov	sp, r7
 8014b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b26:	4770      	bx	lr

08014b28 <mqtt_ringbuf_get_ptr>:

/** Return pointer to ring buffer get position */
static u8_t *
mqtt_ringbuf_get_ptr(struct mqtt_ringbuf_t *rb)
{
 8014b28:	b480      	push	{r7}
 8014b2a:	b083      	sub	sp, #12
 8014b2c:	af00      	add	r7, sp, #0
 8014b2e:	6078      	str	r0, [r7, #4]
  return &rb->buf[rb->get];
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	885b      	ldrh	r3, [r3, #2]
 8014b34:	461a      	mov	r2, r3
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	4413      	add	r3, r2
 8014b3a:	3304      	adds	r3, #4
}
 8014b3c:	4618      	mov	r0, r3
 8014b3e:	370c      	adds	r7, #12
 8014b40:	46bd      	mov	sp, r7
 8014b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b46:	4770      	bx	lr

08014b48 <mqtt_ringbuf_advance_get_idx>:

static void
mqtt_ringbuf_advance_get_idx(struct mqtt_ringbuf_t *rb, u16_t len)
{
 8014b48:	b580      	push	{r7, lr}
 8014b4a:	b082      	sub	sp, #8
 8014b4c:	af00      	add	r7, sp, #0
 8014b4e:	6078      	str	r0, [r7, #4]
 8014b50:	460b      	mov	r3, r1
 8014b52:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("mqtt_ringbuf_advance_get_idx: len < MQTT_OUTPUT_RINGBUF_SIZE", len < MQTT_OUTPUT_RINGBUF_SIZE);
 8014b54:	887b      	ldrh	r3, [r7, #2]
 8014b56:	2bff      	cmp	r3, #255	; 0xff
 8014b58:	d905      	bls.n	8014b66 <mqtt_ringbuf_advance_get_idx+0x1e>
 8014b5a:	4b0e      	ldr	r3, [pc, #56]	; (8014b94 <mqtt_ringbuf_advance_get_idx+0x4c>)
 8014b5c:	22cb      	movs	r2, #203	; 0xcb
 8014b5e:	490e      	ldr	r1, [pc, #56]	; (8014b98 <mqtt_ringbuf_advance_get_idx+0x50>)
 8014b60:	480e      	ldr	r0, [pc, #56]	; (8014b9c <mqtt_ringbuf_advance_get_idx+0x54>)
 8014b62:	f00c fb97 	bl	8021294 <printf>

  rb->get += len;
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	885a      	ldrh	r2, [r3, #2]
 8014b6a:	887b      	ldrh	r3, [r7, #2]
 8014b6c:	4413      	add	r3, r2
 8014b6e:	b29a      	uxth	r2, r3
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	805a      	strh	r2, [r3, #2]
  if (rb->get >= MQTT_OUTPUT_RINGBUF_SIZE) {
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	885b      	ldrh	r3, [r3, #2]
 8014b78:	2bff      	cmp	r3, #255	; 0xff
 8014b7a:	d906      	bls.n	8014b8a <mqtt_ringbuf_advance_get_idx+0x42>
    rb->get = rb->get - MQTT_OUTPUT_RINGBUF_SIZE;
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	885b      	ldrh	r3, [r3, #2]
 8014b80:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8014b84:	b29a      	uxth	r2, r3
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	805a      	strh	r2, [r3, #2]
  }
}
 8014b8a:	bf00      	nop
 8014b8c:	3708      	adds	r7, #8
 8014b8e:	46bd      	mov	sp, r7
 8014b90:	bd80      	pop	{r7, pc}
 8014b92:	bf00      	nop
 8014b94:	080279a8 	.word	0x080279a8
 8014b98:	080279e0 	.word	0x080279e0
 8014b9c:	08027a20 	.word	0x08027a20

08014ba0 <mqtt_ringbuf_len>:

/** Return number of bytes in ring buffer */
static u16_t
mqtt_ringbuf_len(struct mqtt_ringbuf_t *rb)
{
 8014ba0:	b480      	push	{r7}
 8014ba2:	b085      	sub	sp, #20
 8014ba4:	af00      	add	r7, sp, #0
 8014ba6:	6078      	str	r0, [r7, #4]
  u32_t len = rb->put - rb->get;
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	881b      	ldrh	r3, [r3, #0]
 8014bac:	461a      	mov	r2, r3
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	885b      	ldrh	r3, [r3, #2]
 8014bb2:	1ad3      	subs	r3, r2, r3
 8014bb4:	60fb      	str	r3, [r7, #12]
  if (len > 0xFFFF) {
 8014bb6:	68fb      	ldr	r3, [r7, #12]
 8014bb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014bbc:	d303      	bcc.n	8014bc6 <mqtt_ringbuf_len+0x26>
    len += MQTT_OUTPUT_RINGBUF_SIZE;
 8014bbe:	68fb      	ldr	r3, [r7, #12]
 8014bc0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8014bc4:	60fb      	str	r3, [r7, #12]
  }
  return (u16_t)len;
 8014bc6:	68fb      	ldr	r3, [r7, #12]
 8014bc8:	b29b      	uxth	r3, r3
}
 8014bca:	4618      	mov	r0, r3
 8014bcc:	3714      	adds	r7, #20
 8014bce:	46bd      	mov	sp, r7
 8014bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bd4:	4770      	bx	lr
	...

08014bd8 <mqtt_output_send>:
 * @param rb Output ring buffer
 * @param tpcb TCP connection handle
 */
static void
mqtt_output_send(struct mqtt_ringbuf_t *rb, struct altcp_pcb *tpcb)
{
 8014bd8:	b590      	push	{r4, r7, lr}
 8014bda:	b085      	sub	sp, #20
 8014bdc:	af00      	add	r7, sp, #0
 8014bde:	6078      	str	r0, [r7, #4]
 8014be0:	6039      	str	r1, [r7, #0]
  err_t err;
  u8_t wrap = 0;
 8014be2:	2300      	movs	r3, #0
 8014be4:	73bb      	strb	r3, [r7, #14]
  u16_t ringbuf_lin_len = mqtt_ringbuf_linear_read_length(rb);
 8014be6:	6878      	ldr	r0, [r7, #4]
 8014be8:	f7ff ffda 	bl	8014ba0 <mqtt_ringbuf_len>
 8014bec:	4603      	mov	r3, r0
 8014bee:	461a      	mov	r2, r3
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	885b      	ldrh	r3, [r3, #2]
 8014bf4:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8014bf8:	429a      	cmp	r2, r3
 8014bfa:	da04      	bge.n	8014c06 <mqtt_output_send+0x2e>
 8014bfc:	6878      	ldr	r0, [r7, #4]
 8014bfe:	f7ff ffcf 	bl	8014ba0 <mqtt_ringbuf_len>
 8014c02:	4603      	mov	r3, r0
 8014c04:	e004      	b.n	8014c10 <mqtt_output_send+0x38>
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	885b      	ldrh	r3, [r3, #2]
 8014c0a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8014c0e:	b29b      	uxth	r3, r3
 8014c10:	817b      	strh	r3, [r7, #10]
  u16_t send_len = altcp_sndbuf(tpcb);
 8014c12:	683b      	ldr	r3, [r7, #0]
 8014c14:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014c18:	81bb      	strh	r3, [r7, #12]
  LWIP_ASSERT("mqtt_output_send: tpcb != NULL", tpcb != NULL);
 8014c1a:	683b      	ldr	r3, [r7, #0]
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	d105      	bne.n	8014c2c <mqtt_output_send+0x54>
 8014c20:	4b44      	ldr	r3, [pc, #272]	; (8014d34 <mqtt_output_send+0x15c>)
 8014c22:	22f0      	movs	r2, #240	; 0xf0
 8014c24:	4944      	ldr	r1, [pc, #272]	; (8014d38 <mqtt_output_send+0x160>)
 8014c26:	4845      	ldr	r0, [pc, #276]	; (8014d3c <mqtt_output_send+0x164>)
 8014c28:	f00c fb34 	bl	8021294 <printf>

  if (send_len == 0 || ringbuf_lin_len == 0) {
 8014c2c:	89bb      	ldrh	r3, [r7, #12]
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	d07c      	beq.n	8014d2c <mqtt_output_send+0x154>
 8014c32:	897b      	ldrh	r3, [r7, #10]
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d079      	beq.n	8014d2c <mqtt_output_send+0x154>
  }

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_output_send: tcp_sndbuf: %d bytes, ringbuf_linear_available: %d, get %d, put %d\n",
                                 send_len, ringbuf_lin_len, rb->get, rb->put));

  if (send_len > ringbuf_lin_len) {
 8014c38:	89ba      	ldrh	r2, [r7, #12]
 8014c3a:	897b      	ldrh	r3, [r7, #10]
 8014c3c:	429a      	cmp	r2, r3
 8014c3e:	d90d      	bls.n	8014c5c <mqtt_output_send+0x84>
    /* Space in TCP output buffer is larger than available in ring buffer linear portion */
    send_len = ringbuf_lin_len;
 8014c40:	897b      	ldrh	r3, [r7, #10]
 8014c42:	81bb      	strh	r3, [r7, #12]
    /* Wrap around if more data in ring buffer after linear portion */
    wrap = (mqtt_ringbuf_len(rb) > ringbuf_lin_len);
 8014c44:	6878      	ldr	r0, [r7, #4]
 8014c46:	f7ff ffab 	bl	8014ba0 <mqtt_ringbuf_len>
 8014c4a:	4603      	mov	r3, r0
 8014c4c:	461a      	mov	r2, r3
 8014c4e:	897b      	ldrh	r3, [r7, #10]
 8014c50:	4293      	cmp	r3, r2
 8014c52:	bf34      	ite	cc
 8014c54:	2301      	movcc	r3, #1
 8014c56:	2300      	movcs	r3, #0
 8014c58:	b2db      	uxtb	r3, r3
 8014c5a:	73bb      	strb	r3, [r7, #14]
  }
  err = altcp_write(tpcb, mqtt_ringbuf_get_ptr(rb), send_len, TCP_WRITE_FLAG_COPY | (wrap ? TCP_WRITE_FLAG_MORE : 0));
 8014c5c:	6878      	ldr	r0, [r7, #4]
 8014c5e:	f7ff ff63 	bl	8014b28 <mqtt_ringbuf_get_ptr>
 8014c62:	4601      	mov	r1, r0
 8014c64:	7bbb      	ldrb	r3, [r7, #14]
 8014c66:	2b00      	cmp	r3, #0
 8014c68:	d001      	beq.n	8014c6e <mqtt_output_send+0x96>
 8014c6a:	2303      	movs	r3, #3
 8014c6c:	e000      	b.n	8014c70 <mqtt_output_send+0x98>
 8014c6e:	2301      	movs	r3, #1
 8014c70:	89ba      	ldrh	r2, [r7, #12]
 8014c72:	6838      	ldr	r0, [r7, #0]
 8014c74:	f007 fe24 	bl	801c8c0 <tcp_write>
 8014c78:	4603      	mov	r3, r0
 8014c7a:	73fb      	strb	r3, [r7, #15]
  if ((err == ERR_OK) && wrap) {
 8014c7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	d146      	bne.n	8014d12 <mqtt_output_send+0x13a>
 8014c84:	7bbb      	ldrb	r3, [r7, #14]
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d043      	beq.n	8014d12 <mqtt_output_send+0x13a>
    mqtt_ringbuf_advance_get_idx(rb, send_len);
 8014c8a:	89bb      	ldrh	r3, [r7, #12]
 8014c8c:	4619      	mov	r1, r3
 8014c8e:	6878      	ldr	r0, [r7, #4]
 8014c90:	f7ff ff5a 	bl	8014b48 <mqtt_ringbuf_advance_get_idx>
    /* Use the lesser one of ring buffer linear length and TCP send buffer size */
    send_len = LWIP_MIN(altcp_sndbuf(tpcb), mqtt_ringbuf_linear_read_length(rb));
 8014c94:	683b      	ldr	r3, [r7, #0]
 8014c96:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014c9a:	461c      	mov	r4, r3
 8014c9c:	6878      	ldr	r0, [r7, #4]
 8014c9e:	f7ff ff7f 	bl	8014ba0 <mqtt_ringbuf_len>
 8014ca2:	4603      	mov	r3, r0
 8014ca4:	461a      	mov	r2, r3
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	885b      	ldrh	r3, [r3, #2]
 8014caa:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8014cae:	429a      	cmp	r2, r3
 8014cb0:	da04      	bge.n	8014cbc <mqtt_output_send+0xe4>
 8014cb2:	6878      	ldr	r0, [r7, #4]
 8014cb4:	f7ff ff74 	bl	8014ba0 <mqtt_ringbuf_len>
 8014cb8:	4603      	mov	r3, r0
 8014cba:	e003      	b.n	8014cc4 <mqtt_output_send+0xec>
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	885b      	ldrh	r3, [r3, #2]
 8014cc0:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8014cc4:	42a3      	cmp	r3, r4
 8014cc6:	dd03      	ble.n	8014cd0 <mqtt_output_send+0xf8>
 8014cc8:	683b      	ldr	r3, [r7, #0]
 8014cca:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014cce:	e014      	b.n	8014cfa <mqtt_output_send+0x122>
 8014cd0:	6878      	ldr	r0, [r7, #4]
 8014cd2:	f7ff ff65 	bl	8014ba0 <mqtt_ringbuf_len>
 8014cd6:	4603      	mov	r3, r0
 8014cd8:	461a      	mov	r2, r3
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	885b      	ldrh	r3, [r3, #2]
 8014cde:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8014ce2:	429a      	cmp	r2, r3
 8014ce4:	da04      	bge.n	8014cf0 <mqtt_output_send+0x118>
 8014ce6:	6878      	ldr	r0, [r7, #4]
 8014ce8:	f7ff ff5a 	bl	8014ba0 <mqtt_ringbuf_len>
 8014cec:	4603      	mov	r3, r0
 8014cee:	e004      	b.n	8014cfa <mqtt_output_send+0x122>
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	885b      	ldrh	r3, [r3, #2]
 8014cf4:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8014cf8:	b29b      	uxth	r3, r3
 8014cfa:	81bb      	strh	r3, [r7, #12]
    err = altcp_write(tpcb, mqtt_ringbuf_get_ptr(rb), send_len, TCP_WRITE_FLAG_COPY);
 8014cfc:	6878      	ldr	r0, [r7, #4]
 8014cfe:	f7ff ff13 	bl	8014b28 <mqtt_ringbuf_get_ptr>
 8014d02:	4601      	mov	r1, r0
 8014d04:	89ba      	ldrh	r2, [r7, #12]
 8014d06:	2301      	movs	r3, #1
 8014d08:	6838      	ldr	r0, [r7, #0]
 8014d0a:	f007 fdd9 	bl	801c8c0 <tcp_write>
 8014d0e:	4603      	mov	r3, r0
 8014d10:	73fb      	strb	r3, [r7, #15]
  }

  if (err == ERR_OK) {
 8014d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	d109      	bne.n	8014d2e <mqtt_output_send+0x156>
    mqtt_ringbuf_advance_get_idx(rb, send_len);
 8014d1a:	89bb      	ldrh	r3, [r7, #12]
 8014d1c:	4619      	mov	r1, r3
 8014d1e:	6878      	ldr	r0, [r7, #4]
 8014d20:	f7ff ff12 	bl	8014b48 <mqtt_ringbuf_advance_get_idx>
    /* Flush */
    altcp_output(tpcb);
 8014d24:	6838      	ldr	r0, [r7, #0]
 8014d26:	f008 fbb5 	bl	801d494 <tcp_output>
 8014d2a:	e000      	b.n	8014d2e <mqtt_output_send+0x156>
    return;
 8014d2c:	bf00      	nop
  } else {
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_output_send: Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
  }
}
 8014d2e:	3714      	adds	r7, #20
 8014d30:	46bd      	mov	sp, r7
 8014d32:	bd90      	pop	{r4, r7, pc}
 8014d34:	080279a8 	.word	0x080279a8
 8014d38:	08027a48 	.word	0x08027a48
 8014d3c:	08027a20 	.word	0x08027a20

08014d40 <mqtt_create_request>:
 * @param arg Parameter following callback
 * @return Request or NULL if failed to create
 */
static struct mqtt_request_t *
mqtt_create_request(struct mqtt_request_t *r_objs, size_t r_objs_len, u16_t pkt_id, mqtt_request_cb_t cb, void *arg)
{
 8014d40:	b580      	push	{r7, lr}
 8014d42:	b086      	sub	sp, #24
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	60f8      	str	r0, [r7, #12]
 8014d48:	60b9      	str	r1, [r7, #8]
 8014d4a:	603b      	str	r3, [r7, #0]
 8014d4c:	4613      	mov	r3, r2
 8014d4e:	80fb      	strh	r3, [r7, #6]
  struct mqtt_request_t *r = NULL;
 8014d50:	2300      	movs	r3, #0
 8014d52:	617b      	str	r3, [r7, #20]
  u8_t n;
  LWIP_ASSERT("mqtt_create_request: r_objs != NULL", r_objs != NULL);
 8014d54:	68fb      	ldr	r3, [r7, #12]
 8014d56:	2b00      	cmp	r3, #0
 8014d58:	d106      	bne.n	8014d68 <mqtt_create_request+0x28>
 8014d5a:	4b19      	ldr	r3, [pc, #100]	; (8014dc0 <mqtt_create_request+0x80>)
 8014d5c:	f240 1223 	movw	r2, #291	; 0x123
 8014d60:	4918      	ldr	r1, [pc, #96]	; (8014dc4 <mqtt_create_request+0x84>)
 8014d62:	4819      	ldr	r0, [pc, #100]	; (8014dc8 <mqtt_create_request+0x88>)
 8014d64:	f00c fa96 	bl	8021294 <printf>
  for (n = 0; n < r_objs_len; n++) {
 8014d68:	2300      	movs	r3, #0
 8014d6a:	74fb      	strb	r3, [r7, #19]
 8014d6c:	e01f      	b.n	8014dae <mqtt_create_request+0x6e>
    /* Item point to itself if not in use */
    if (r_objs[n].next == &r_objs[n]) {
 8014d6e:	7cfb      	ldrb	r3, [r7, #19]
 8014d70:	011b      	lsls	r3, r3, #4
 8014d72:	68fa      	ldr	r2, [r7, #12]
 8014d74:	4413      	add	r3, r2
 8014d76:	681a      	ldr	r2, [r3, #0]
 8014d78:	7cfb      	ldrb	r3, [r7, #19]
 8014d7a:	011b      	lsls	r3, r3, #4
 8014d7c:	68f9      	ldr	r1, [r7, #12]
 8014d7e:	440b      	add	r3, r1
 8014d80:	429a      	cmp	r2, r3
 8014d82:	d111      	bne.n	8014da8 <mqtt_create_request+0x68>
      r = &r_objs[n];
 8014d84:	7cfb      	ldrb	r3, [r7, #19]
 8014d86:	011b      	lsls	r3, r3, #4
 8014d88:	68fa      	ldr	r2, [r7, #12]
 8014d8a:	4413      	add	r3, r2
 8014d8c:	617b      	str	r3, [r7, #20]
      r->next = NULL;
 8014d8e:	697b      	ldr	r3, [r7, #20]
 8014d90:	2200      	movs	r2, #0
 8014d92:	601a      	str	r2, [r3, #0]
      r->cb = cb;
 8014d94:	697b      	ldr	r3, [r7, #20]
 8014d96:	683a      	ldr	r2, [r7, #0]
 8014d98:	605a      	str	r2, [r3, #4]
      r->arg = arg;
 8014d9a:	697b      	ldr	r3, [r7, #20]
 8014d9c:	6a3a      	ldr	r2, [r7, #32]
 8014d9e:	609a      	str	r2, [r3, #8]
      r->pkt_id = pkt_id;
 8014da0:	697b      	ldr	r3, [r7, #20]
 8014da2:	88fa      	ldrh	r2, [r7, #6]
 8014da4:	819a      	strh	r2, [r3, #12]
      break;
 8014da6:	e006      	b.n	8014db6 <mqtt_create_request+0x76>
  for (n = 0; n < r_objs_len; n++) {
 8014da8:	7cfb      	ldrb	r3, [r7, #19]
 8014daa:	3301      	adds	r3, #1
 8014dac:	74fb      	strb	r3, [r7, #19]
 8014dae:	7cfb      	ldrb	r3, [r7, #19]
 8014db0:	68ba      	ldr	r2, [r7, #8]
 8014db2:	429a      	cmp	r2, r3
 8014db4:	d8db      	bhi.n	8014d6e <mqtt_create_request+0x2e>
    }
  }
  return r;
 8014db6:	697b      	ldr	r3, [r7, #20]
}
 8014db8:	4618      	mov	r0, r3
 8014dba:	3718      	adds	r7, #24
 8014dbc:	46bd      	mov	sp, r7
 8014dbe:	bd80      	pop	{r7, pc}
 8014dc0:	080279a8 	.word	0x080279a8
 8014dc4:	08027a68 	.word	0x08027a68
 8014dc8:	08027a20 	.word	0x08027a20

08014dcc <mqtt_append_request>:
 * @param tail Pointer to request queue tail pointer
 * @param r Request to append
 */
static void
mqtt_append_request(struct mqtt_request_t **tail, struct mqtt_request_t *r)
{
 8014dcc:	b580      	push	{r7, lr}
 8014dce:	b086      	sub	sp, #24
 8014dd0:	af00      	add	r7, sp, #0
 8014dd2:	6078      	str	r0, [r7, #4]
 8014dd4:	6039      	str	r1, [r7, #0]
  struct mqtt_request_t *head = NULL;
 8014dd6:	2300      	movs	r3, #0
 8014dd8:	617b      	str	r3, [r7, #20]
  s16_t time_before = 0;
 8014dda:	2300      	movs	r3, #0
 8014ddc:	827b      	strh	r3, [r7, #18]
  struct mqtt_request_t *iter;

  LWIP_ASSERT("mqtt_append_request: tail != NULL", tail != NULL);
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	d106      	bne.n	8014df2 <mqtt_append_request+0x26>
 8014de4:	4b1b      	ldr	r3, [pc, #108]	; (8014e54 <mqtt_append_request+0x88>)
 8014de6:	f240 123f 	movw	r2, #319	; 0x13f
 8014dea:	491b      	ldr	r1, [pc, #108]	; (8014e58 <mqtt_append_request+0x8c>)
 8014dec:	481b      	ldr	r0, [pc, #108]	; (8014e5c <mqtt_append_request+0x90>)
 8014dee:	f00c fa51 	bl	8021294 <printf>

  /* Iterate trough queue to find head, and count total timeout time */
  for (iter = *tail; iter != NULL; iter = iter->next) {
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	681b      	ldr	r3, [r3, #0]
 8014df6:	60fb      	str	r3, [r7, #12]
 8014df8:	e00a      	b.n	8014e10 <mqtt_append_request+0x44>
    time_before += iter->timeout_diff;
 8014dfa:	68fb      	ldr	r3, [r7, #12]
 8014dfc:	89da      	ldrh	r2, [r3, #14]
 8014dfe:	8a7b      	ldrh	r3, [r7, #18]
 8014e00:	4413      	add	r3, r2
 8014e02:	b29b      	uxth	r3, r3
 8014e04:	827b      	strh	r3, [r7, #18]
    head = iter;
 8014e06:	68fb      	ldr	r3, [r7, #12]
 8014e08:	617b      	str	r3, [r7, #20]
  for (iter = *tail; iter != NULL; iter = iter->next) {
 8014e0a:	68fb      	ldr	r3, [r7, #12]
 8014e0c:	681b      	ldr	r3, [r3, #0]
 8014e0e:	60fb      	str	r3, [r7, #12]
 8014e10:	68fb      	ldr	r3, [r7, #12]
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	d1f1      	bne.n	8014dfa <mqtt_append_request+0x2e>
  }

  LWIP_ASSERT("mqtt_append_request: time_before <= MQTT_REQ_TIMEOUT", time_before <= MQTT_REQ_TIMEOUT);
 8014e16:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014e1a:	2b1e      	cmp	r3, #30
 8014e1c:	dd06      	ble.n	8014e2c <mqtt_append_request+0x60>
 8014e1e:	4b0d      	ldr	r3, [pc, #52]	; (8014e54 <mqtt_append_request+0x88>)
 8014e20:	f240 1247 	movw	r2, #327	; 0x147
 8014e24:	490e      	ldr	r1, [pc, #56]	; (8014e60 <mqtt_append_request+0x94>)
 8014e26:	480d      	ldr	r0, [pc, #52]	; (8014e5c <mqtt_append_request+0x90>)
 8014e28:	f00c fa34 	bl	8021294 <printf>
  r->timeout_diff = MQTT_REQ_TIMEOUT - time_before;
 8014e2c:	8a7b      	ldrh	r3, [r7, #18]
 8014e2e:	f1c3 031e 	rsb	r3, r3, #30
 8014e32:	b29a      	uxth	r2, r3
 8014e34:	683b      	ldr	r3, [r7, #0]
 8014e36:	81da      	strh	r2, [r3, #14]
  if (head == NULL) {
 8014e38:	697b      	ldr	r3, [r7, #20]
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d103      	bne.n	8014e46 <mqtt_append_request+0x7a>
    *tail = r;
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	683a      	ldr	r2, [r7, #0]
 8014e42:	601a      	str	r2, [r3, #0]
  } else {
    head->next = r;
  }
}
 8014e44:	e002      	b.n	8014e4c <mqtt_append_request+0x80>
    head->next = r;
 8014e46:	697b      	ldr	r3, [r7, #20]
 8014e48:	683a      	ldr	r2, [r7, #0]
 8014e4a:	601a      	str	r2, [r3, #0]
}
 8014e4c:	bf00      	nop
 8014e4e:	3718      	adds	r7, #24
 8014e50:	46bd      	mov	sp, r7
 8014e52:	bd80      	pop	{r7, pc}
 8014e54:	080279a8 	.word	0x080279a8
 8014e58:	08027a8c 	.word	0x08027a8c
 8014e5c:	08027a20 	.word	0x08027a20
 8014e60:	08027ab0 	.word	0x08027ab0

08014e64 <mqtt_delete_request>:
 * Delete request item
 * @param r Request item to delete
 */
static void
mqtt_delete_request(struct mqtt_request_t *r)
{
 8014e64:	b480      	push	{r7}
 8014e66:	b083      	sub	sp, #12
 8014e68:	af00      	add	r7, sp, #0
 8014e6a:	6078      	str	r0, [r7, #4]
  if (r != NULL) {
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	2b00      	cmp	r3, #0
 8014e70:	d002      	beq.n	8014e78 <mqtt_delete_request+0x14>
    r->next = r;
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	687a      	ldr	r2, [r7, #4]
 8014e76:	601a      	str	r2, [r3, #0]
  }
}
 8014e78:	bf00      	nop
 8014e7a:	370c      	adds	r7, #12
 8014e7c:	46bd      	mov	sp, r7
 8014e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e82:	4770      	bx	lr

08014e84 <mqtt_take_request>:
 * @param pkt_id Packet identifier of request to take
 * @return Request item if found, NULL if not
 */
static struct mqtt_request_t *
mqtt_take_request(struct mqtt_request_t **tail, u16_t pkt_id)
{
 8014e84:	b580      	push	{r7, lr}
 8014e86:	b084      	sub	sp, #16
 8014e88:	af00      	add	r7, sp, #0
 8014e8a:	6078      	str	r0, [r7, #4]
 8014e8c:	460b      	mov	r3, r1
 8014e8e:	807b      	strh	r3, [r7, #2]
  struct mqtt_request_t *iter = NULL, *prev = NULL;
 8014e90:	2300      	movs	r3, #0
 8014e92:	60fb      	str	r3, [r7, #12]
 8014e94:	2300      	movs	r3, #0
 8014e96:	60bb      	str	r3, [r7, #8]
  LWIP_ASSERT("mqtt_take_request: tail != NULL", tail != NULL);
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	d106      	bne.n	8014eac <mqtt_take_request+0x28>
 8014e9e:	4b1f      	ldr	r3, [pc, #124]	; (8014f1c <mqtt_take_request+0x98>)
 8014ea0:	f240 1267 	movw	r2, #359	; 0x167
 8014ea4:	491e      	ldr	r1, [pc, #120]	; (8014f20 <mqtt_take_request+0x9c>)
 8014ea6:	481f      	ldr	r0, [pc, #124]	; (8014f24 <mqtt_take_request+0xa0>)
 8014ea8:	f00c f9f4 	bl	8021294 <printf>
  /* Search all request for pkt_id */
  for (iter = *tail; iter != NULL; iter = iter->next) {
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	681b      	ldr	r3, [r3, #0]
 8014eb0:	60fb      	str	r3, [r7, #12]
 8014eb2:	e009      	b.n	8014ec8 <mqtt_take_request+0x44>
    if (iter->pkt_id == pkt_id) {
 8014eb4:	68fb      	ldr	r3, [r7, #12]
 8014eb6:	899b      	ldrh	r3, [r3, #12]
 8014eb8:	887a      	ldrh	r2, [r7, #2]
 8014eba:	429a      	cmp	r2, r3
 8014ebc:	d008      	beq.n	8014ed0 <mqtt_take_request+0x4c>
      break;
    }
    prev = iter;
 8014ebe:	68fb      	ldr	r3, [r7, #12]
 8014ec0:	60bb      	str	r3, [r7, #8]
  for (iter = *tail; iter != NULL; iter = iter->next) {
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	681b      	ldr	r3, [r3, #0]
 8014ec6:	60fb      	str	r3, [r7, #12]
 8014ec8:	68fb      	ldr	r3, [r7, #12]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d1f2      	bne.n	8014eb4 <mqtt_take_request+0x30>
 8014ece:	e000      	b.n	8014ed2 <mqtt_take_request+0x4e>
      break;
 8014ed0:	bf00      	nop
  }

  /* If request was found */
  if (iter != NULL) {
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	d01c      	beq.n	8014f12 <mqtt_take_request+0x8e>
    /* unchain */
    if (prev == NULL) {
 8014ed8:	68bb      	ldr	r3, [r7, #8]
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d104      	bne.n	8014ee8 <mqtt_take_request+0x64>
      *tail = iter->next;
 8014ede:	68fb      	ldr	r3, [r7, #12]
 8014ee0:	681a      	ldr	r2, [r3, #0]
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	601a      	str	r2, [r3, #0]
 8014ee6:	e003      	b.n	8014ef0 <mqtt_take_request+0x6c>
    } else {
      prev->next = iter->next;
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	681a      	ldr	r2, [r3, #0]
 8014eec:	68bb      	ldr	r3, [r7, #8]
 8014eee:	601a      	str	r2, [r3, #0]
    }
    /* If exists, add remaining timeout time for the request to next */
    if (iter->next != NULL) {
 8014ef0:	68fb      	ldr	r3, [r7, #12]
 8014ef2:	681b      	ldr	r3, [r3, #0]
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	d009      	beq.n	8014f0c <mqtt_take_request+0x88>
      iter->next->timeout_diff += iter->timeout_diff;
 8014ef8:	68fb      	ldr	r3, [r7, #12]
 8014efa:	681b      	ldr	r3, [r3, #0]
 8014efc:	89d9      	ldrh	r1, [r3, #14]
 8014efe:	68fb      	ldr	r3, [r7, #12]
 8014f00:	89da      	ldrh	r2, [r3, #14]
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	681b      	ldr	r3, [r3, #0]
 8014f06:	440a      	add	r2, r1
 8014f08:	b292      	uxth	r2, r2
 8014f0a:	81da      	strh	r2, [r3, #14]
    }
    iter->next = NULL;
 8014f0c:	68fb      	ldr	r3, [r7, #12]
 8014f0e:	2200      	movs	r2, #0
 8014f10:	601a      	str	r2, [r3, #0]
  }
  return iter;
 8014f12:	68fb      	ldr	r3, [r7, #12]
}
 8014f14:	4618      	mov	r0, r3
 8014f16:	3710      	adds	r7, #16
 8014f18:	46bd      	mov	sp, r7
 8014f1a:	bd80      	pop	{r7, pc}
 8014f1c:	080279a8 	.word	0x080279a8
 8014f20:	08027ae8 	.word	0x08027ae8
 8014f24:	08027a20 	.word	0x08027a20

08014f28 <mqtt_request_time_elapsed>:
 * @param tail Pointer to request queue tail pointer
 * @param t Time since last call in seconds
 */
static void
mqtt_request_time_elapsed(struct mqtt_request_t **tail, u8_t t)
{
 8014f28:	b580      	push	{r7, lr}
 8014f2a:	b084      	sub	sp, #16
 8014f2c:	af00      	add	r7, sp, #0
 8014f2e:	6078      	str	r0, [r7, #4]
 8014f30:	460b      	mov	r3, r1
 8014f32:	70fb      	strb	r3, [r7, #3]
  struct mqtt_request_t *r;
  LWIP_ASSERT("mqtt_request_time_elapsed: tail != NULL", tail != NULL);
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	d106      	bne.n	8014f48 <mqtt_request_time_elapsed+0x20>
 8014f3a:	4b21      	ldr	r3, [pc, #132]	; (8014fc0 <mqtt_request_time_elapsed+0x98>)
 8014f3c:	f44f 72c5 	mov.w	r2, #394	; 0x18a
 8014f40:	4920      	ldr	r1, [pc, #128]	; (8014fc4 <mqtt_request_time_elapsed+0x9c>)
 8014f42:	4821      	ldr	r0, [pc, #132]	; (8014fc8 <mqtt_request_time_elapsed+0xa0>)
 8014f44:	f00c f9a6 	bl	8021294 <printf>
  r = *tail;
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	681b      	ldr	r3, [r3, #0]
 8014f4c:	60fb      	str	r3, [r7, #12]
  while (t > 0 && r != NULL) {
 8014f4e:	e02c      	b.n	8014faa <mqtt_request_time_elapsed+0x82>
    if (t >= r->timeout_diff) {
 8014f50:	78fb      	ldrb	r3, [r7, #3]
 8014f52:	b29a      	uxth	r2, r3
 8014f54:	68fb      	ldr	r3, [r7, #12]
 8014f56:	89db      	ldrh	r3, [r3, #14]
 8014f58:	429a      	cmp	r2, r3
 8014f5a:	d31c      	bcc.n	8014f96 <mqtt_request_time_elapsed+0x6e>
      t -= (u8_t)r->timeout_diff;
 8014f5c:	68fb      	ldr	r3, [r7, #12]
 8014f5e:	89db      	ldrh	r3, [r3, #14]
 8014f60:	b2db      	uxtb	r3, r3
 8014f62:	78fa      	ldrb	r2, [r7, #3]
 8014f64:	1ad3      	subs	r3, r2, r3
 8014f66:	70fb      	strb	r3, [r7, #3]
      /* Unchain */
      *tail = r->next;
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	681a      	ldr	r2, [r3, #0]
 8014f6c:	687b      	ldr	r3, [r7, #4]
 8014f6e:	601a      	str	r2, [r3, #0]
      /* Notify upper layer about timeout */
      if (r->cb != NULL) {
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	685b      	ldr	r3, [r3, #4]
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d007      	beq.n	8014f88 <mqtt_request_time_elapsed+0x60>
        r->cb(r->arg, ERR_TIMEOUT);
 8014f78:	68fb      	ldr	r3, [r7, #12]
 8014f7a:	685b      	ldr	r3, [r3, #4]
 8014f7c:	68fa      	ldr	r2, [r7, #12]
 8014f7e:	6892      	ldr	r2, [r2, #8]
 8014f80:	f06f 0102 	mvn.w	r1, #2
 8014f84:	4610      	mov	r0, r2
 8014f86:	4798      	blx	r3
      }
      mqtt_delete_request(r);
 8014f88:	68f8      	ldr	r0, [r7, #12]
 8014f8a:	f7ff ff6b 	bl	8014e64 <mqtt_delete_request>
      /* Tail might be be modified in callback, so re-read it in every iteration */
      r = *(struct mqtt_request_t *const volatile *)tail;
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	681b      	ldr	r3, [r3, #0]
 8014f92:	60fb      	str	r3, [r7, #12]
 8014f94:	e009      	b.n	8014faa <mqtt_request_time_elapsed+0x82>
    } else {
      r->timeout_diff -= t;
 8014f96:	68fb      	ldr	r3, [r7, #12]
 8014f98:	89da      	ldrh	r2, [r3, #14]
 8014f9a:	78fb      	ldrb	r3, [r7, #3]
 8014f9c:	b29b      	uxth	r3, r3
 8014f9e:	1ad3      	subs	r3, r2, r3
 8014fa0:	b29a      	uxth	r2, r3
 8014fa2:	68fb      	ldr	r3, [r7, #12]
 8014fa4:	81da      	strh	r2, [r3, #14]
      t = 0;
 8014fa6:	2300      	movs	r3, #0
 8014fa8:	70fb      	strb	r3, [r7, #3]
  while (t > 0 && r != NULL) {
 8014faa:	78fb      	ldrb	r3, [r7, #3]
 8014fac:	2b00      	cmp	r3, #0
 8014fae:	d002      	beq.n	8014fb6 <mqtt_request_time_elapsed+0x8e>
 8014fb0:	68fb      	ldr	r3, [r7, #12]
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	d1cc      	bne.n	8014f50 <mqtt_request_time_elapsed+0x28>
    }
  }
}
 8014fb6:	bf00      	nop
 8014fb8:	3710      	adds	r7, #16
 8014fba:	46bd      	mov	sp, r7
 8014fbc:	bd80      	pop	{r7, pc}
 8014fbe:	bf00      	nop
 8014fc0:	080279a8 	.word	0x080279a8
 8014fc4:	08027b08 	.word	0x08027b08
 8014fc8:	08027a20 	.word	0x08027a20

08014fcc <mqtt_clear_requests>:
 * Free all request items
 * @param tail Pointer to request queue tail pointer
 */
static void
mqtt_clear_requests(struct mqtt_request_t **tail)
{
 8014fcc:	b580      	push	{r7, lr}
 8014fce:	b084      	sub	sp, #16
 8014fd0:	af00      	add	r7, sp, #0
 8014fd2:	6078      	str	r0, [r7, #4]
  struct mqtt_request_t *iter, *next;
  LWIP_ASSERT("mqtt_clear_requests: tail != NULL", tail != NULL);
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d106      	bne.n	8014fe8 <mqtt_clear_requests+0x1c>
 8014fda:	4b0e      	ldr	r3, [pc, #56]	; (8015014 <mqtt_clear_requests+0x48>)
 8014fdc:	f240 12a7 	movw	r2, #423	; 0x1a7
 8014fe0:	490d      	ldr	r1, [pc, #52]	; (8015018 <mqtt_clear_requests+0x4c>)
 8014fe2:	480e      	ldr	r0, [pc, #56]	; (801501c <mqtt_clear_requests+0x50>)
 8014fe4:	f00c f956 	bl	8021294 <printf>
  for (iter = *tail; iter != NULL; iter = next) {
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	681b      	ldr	r3, [r3, #0]
 8014fec:	60fb      	str	r3, [r7, #12]
 8014fee:	e007      	b.n	8015000 <mqtt_clear_requests+0x34>
    next = iter->next;
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	681b      	ldr	r3, [r3, #0]
 8014ff4:	60bb      	str	r3, [r7, #8]
    mqtt_delete_request(iter);
 8014ff6:	68f8      	ldr	r0, [r7, #12]
 8014ff8:	f7ff ff34 	bl	8014e64 <mqtt_delete_request>
  for (iter = *tail; iter != NULL; iter = next) {
 8014ffc:	68bb      	ldr	r3, [r7, #8]
 8014ffe:	60fb      	str	r3, [r7, #12]
 8015000:	68fb      	ldr	r3, [r7, #12]
 8015002:	2b00      	cmp	r3, #0
 8015004:	d1f4      	bne.n	8014ff0 <mqtt_clear_requests+0x24>
  }
  *tail = NULL;
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	2200      	movs	r2, #0
 801500a:	601a      	str	r2, [r3, #0]
}
 801500c:	bf00      	nop
 801500e:	3710      	adds	r7, #16
 8015010:	46bd      	mov	sp, r7
 8015012:	bd80      	pop	{r7, pc}
 8015014:	080279a8 	.word	0x080279a8
 8015018:	08027b30 	.word	0x08027b30
 801501c:	08027a20 	.word	0x08027a20

08015020 <mqtt_init_requests>:
 * @param r_objs Pointer to request objects
 * @param r_objs_len Number of array entries
 */
static void
mqtt_init_requests(struct mqtt_request_t *r_objs, size_t r_objs_len)
{
 8015020:	b580      	push	{r7, lr}
 8015022:	b084      	sub	sp, #16
 8015024:	af00      	add	r7, sp, #0
 8015026:	6078      	str	r0, [r7, #4]
 8015028:	6039      	str	r1, [r7, #0]
  u8_t n;
  LWIP_ASSERT("mqtt_init_requests: r_objs != NULL", r_objs != NULL);
 801502a:	687b      	ldr	r3, [r7, #4]
 801502c:	2b00      	cmp	r3, #0
 801502e:	d106      	bne.n	801503e <mqtt_init_requests+0x1e>
 8015030:	4b0f      	ldr	r3, [pc, #60]	; (8015070 <mqtt_init_requests+0x50>)
 8015032:	f240 12b7 	movw	r2, #439	; 0x1b7
 8015036:	490f      	ldr	r1, [pc, #60]	; (8015074 <mqtt_init_requests+0x54>)
 8015038:	480f      	ldr	r0, [pc, #60]	; (8015078 <mqtt_init_requests+0x58>)
 801503a:	f00c f92b 	bl	8021294 <printf>
  for (n = 0; n < r_objs_len; n++) {
 801503e:	2300      	movs	r3, #0
 8015040:	73fb      	strb	r3, [r7, #15]
 8015042:	e00b      	b.n	801505c <mqtt_init_requests+0x3c>
    /* Item pointing to itself indicates unused */
    r_objs[n].next = &r_objs[n];
 8015044:	7bfb      	ldrb	r3, [r7, #15]
 8015046:	011a      	lsls	r2, r3, #4
 8015048:	7bfb      	ldrb	r3, [r7, #15]
 801504a:	011b      	lsls	r3, r3, #4
 801504c:	6879      	ldr	r1, [r7, #4]
 801504e:	440b      	add	r3, r1
 8015050:	6879      	ldr	r1, [r7, #4]
 8015052:	440a      	add	r2, r1
 8015054:	601a      	str	r2, [r3, #0]
  for (n = 0; n < r_objs_len; n++) {
 8015056:	7bfb      	ldrb	r3, [r7, #15]
 8015058:	3301      	adds	r3, #1
 801505a:	73fb      	strb	r3, [r7, #15]
 801505c:	7bfb      	ldrb	r3, [r7, #15]
 801505e:	683a      	ldr	r2, [r7, #0]
 8015060:	429a      	cmp	r2, r3
 8015062:	d8ef      	bhi.n	8015044 <mqtt_init_requests+0x24>
  }
}
 8015064:	bf00      	nop
 8015066:	bf00      	nop
 8015068:	3710      	adds	r7, #16
 801506a:	46bd      	mov	sp, r7
 801506c:	bd80      	pop	{r7, pc}
 801506e:	bf00      	nop
 8015070:	080279a8 	.word	0x080279a8
 8015074:	08027b54 	.word	0x08027b54
 8015078:	08027a20 	.word	0x08027a20

0801507c <mqtt_output_append_u8>:
/* Output message build helpers */


static void
mqtt_output_append_u8(struct mqtt_ringbuf_t *rb, u8_t value)
{
 801507c:	b580      	push	{r7, lr}
 801507e:	b082      	sub	sp, #8
 8015080:	af00      	add	r7, sp, #0
 8015082:	6078      	str	r0, [r7, #4]
 8015084:	460b      	mov	r3, r1
 8015086:	70fb      	strb	r3, [r7, #3]
  mqtt_ringbuf_put(rb, value);
 8015088:	78fb      	ldrb	r3, [r7, #3]
 801508a:	4619      	mov	r1, r3
 801508c:	6878      	ldr	r0, [r7, #4]
 801508e:	f7ff fd2b 	bl	8014ae8 <mqtt_ringbuf_put>
}
 8015092:	bf00      	nop
 8015094:	3708      	adds	r7, #8
 8015096:	46bd      	mov	sp, r7
 8015098:	bd80      	pop	{r7, pc}

0801509a <mqtt_output_append_u16>:

static
void mqtt_output_append_u16(struct mqtt_ringbuf_t *rb, u16_t value)
{
 801509a:	b580      	push	{r7, lr}
 801509c:	b082      	sub	sp, #8
 801509e:	af00      	add	r7, sp, #0
 80150a0:	6078      	str	r0, [r7, #4]
 80150a2:	460b      	mov	r3, r1
 80150a4:	807b      	strh	r3, [r7, #2]
  mqtt_ringbuf_put(rb, value >> 8);
 80150a6:	887b      	ldrh	r3, [r7, #2]
 80150a8:	0a1b      	lsrs	r3, r3, #8
 80150aa:	b29b      	uxth	r3, r3
 80150ac:	b2db      	uxtb	r3, r3
 80150ae:	4619      	mov	r1, r3
 80150b0:	6878      	ldr	r0, [r7, #4]
 80150b2:	f7ff fd19 	bl	8014ae8 <mqtt_ringbuf_put>
  mqtt_ringbuf_put(rb, value & 0xff);
 80150b6:	887b      	ldrh	r3, [r7, #2]
 80150b8:	b2db      	uxtb	r3, r3
 80150ba:	4619      	mov	r1, r3
 80150bc:	6878      	ldr	r0, [r7, #4]
 80150be:	f7ff fd13 	bl	8014ae8 <mqtt_ringbuf_put>
}
 80150c2:	bf00      	nop
 80150c4:	3708      	adds	r7, #8
 80150c6:	46bd      	mov	sp, r7
 80150c8:	bd80      	pop	{r7, pc}

080150ca <mqtt_output_append_buf>:

static void
mqtt_output_append_buf(struct mqtt_ringbuf_t *rb, const void *data, u16_t length)
{
 80150ca:	b580      	push	{r7, lr}
 80150cc:	b086      	sub	sp, #24
 80150ce:	af00      	add	r7, sp, #0
 80150d0:	60f8      	str	r0, [r7, #12]
 80150d2:	60b9      	str	r1, [r7, #8]
 80150d4:	4613      	mov	r3, r2
 80150d6:	80fb      	strh	r3, [r7, #6]
  u16_t n;
  for (n = 0; n < length; n++) {
 80150d8:	2300      	movs	r3, #0
 80150da:	82fb      	strh	r3, [r7, #22]
 80150dc:	e00a      	b.n	80150f4 <mqtt_output_append_buf+0x2a>
    mqtt_ringbuf_put(rb, ((const u8_t *)data)[n]);
 80150de:	8afb      	ldrh	r3, [r7, #22]
 80150e0:	68ba      	ldr	r2, [r7, #8]
 80150e2:	4413      	add	r3, r2
 80150e4:	781b      	ldrb	r3, [r3, #0]
 80150e6:	4619      	mov	r1, r3
 80150e8:	68f8      	ldr	r0, [r7, #12]
 80150ea:	f7ff fcfd 	bl	8014ae8 <mqtt_ringbuf_put>
  for (n = 0; n < length; n++) {
 80150ee:	8afb      	ldrh	r3, [r7, #22]
 80150f0:	3301      	adds	r3, #1
 80150f2:	82fb      	strh	r3, [r7, #22]
 80150f4:	8afa      	ldrh	r2, [r7, #22]
 80150f6:	88fb      	ldrh	r3, [r7, #6]
 80150f8:	429a      	cmp	r2, r3
 80150fa:	d3f0      	bcc.n	80150de <mqtt_output_append_buf+0x14>
  }
}
 80150fc:	bf00      	nop
 80150fe:	bf00      	nop
 8015100:	3718      	adds	r7, #24
 8015102:	46bd      	mov	sp, r7
 8015104:	bd80      	pop	{r7, pc}

08015106 <mqtt_output_append_string>:

static void
mqtt_output_append_string(struct mqtt_ringbuf_t *rb, const char *str, u16_t length)
{
 8015106:	b580      	push	{r7, lr}
 8015108:	b086      	sub	sp, #24
 801510a:	af00      	add	r7, sp, #0
 801510c:	60f8      	str	r0, [r7, #12]
 801510e:	60b9      	str	r1, [r7, #8]
 8015110:	4613      	mov	r3, r2
 8015112:	80fb      	strh	r3, [r7, #6]
  u16_t n;
  mqtt_ringbuf_put(rb, length >> 8);
 8015114:	88fb      	ldrh	r3, [r7, #6]
 8015116:	0a1b      	lsrs	r3, r3, #8
 8015118:	b29b      	uxth	r3, r3
 801511a:	b2db      	uxtb	r3, r3
 801511c:	4619      	mov	r1, r3
 801511e:	68f8      	ldr	r0, [r7, #12]
 8015120:	f7ff fce2 	bl	8014ae8 <mqtt_ringbuf_put>
  mqtt_ringbuf_put(rb, length & 0xff);
 8015124:	88fb      	ldrh	r3, [r7, #6]
 8015126:	b2db      	uxtb	r3, r3
 8015128:	4619      	mov	r1, r3
 801512a:	68f8      	ldr	r0, [r7, #12]
 801512c:	f7ff fcdc 	bl	8014ae8 <mqtt_ringbuf_put>
  for (n = 0; n < length; n++) {
 8015130:	2300      	movs	r3, #0
 8015132:	82fb      	strh	r3, [r7, #22]
 8015134:	e00a      	b.n	801514c <mqtt_output_append_string+0x46>
    mqtt_ringbuf_put(rb, str[n]);
 8015136:	8afb      	ldrh	r3, [r7, #22]
 8015138:	68ba      	ldr	r2, [r7, #8]
 801513a:	4413      	add	r3, r2
 801513c:	781b      	ldrb	r3, [r3, #0]
 801513e:	4619      	mov	r1, r3
 8015140:	68f8      	ldr	r0, [r7, #12]
 8015142:	f7ff fcd1 	bl	8014ae8 <mqtt_ringbuf_put>
  for (n = 0; n < length; n++) {
 8015146:	8afb      	ldrh	r3, [r7, #22]
 8015148:	3301      	adds	r3, #1
 801514a:	82fb      	strh	r3, [r7, #22]
 801514c:	8afa      	ldrh	r2, [r7, #22]
 801514e:	88fb      	ldrh	r3, [r7, #6]
 8015150:	429a      	cmp	r2, r3
 8015152:	d3f0      	bcc.n	8015136 <mqtt_output_append_string+0x30>
  }
}
 8015154:	bf00      	nop
 8015156:	bf00      	nop
 8015158:	3718      	adds	r7, #24
 801515a:	46bd      	mov	sp, r7
 801515c:	bd80      	pop	{r7, pc}

0801515e <mqtt_output_append_fixed_header>:
 */

static void
mqtt_output_append_fixed_header(struct mqtt_ringbuf_t *rb, u8_t msg_type, u8_t fdup,
                                u8_t fqos, u8_t fretain, u16_t r_length)
{
 801515e:	b580      	push	{r7, lr}
 8015160:	b082      	sub	sp, #8
 8015162:	af00      	add	r7, sp, #0
 8015164:	6078      	str	r0, [r7, #4]
 8015166:	4608      	mov	r0, r1
 8015168:	4611      	mov	r1, r2
 801516a:	461a      	mov	r2, r3
 801516c:	4603      	mov	r3, r0
 801516e:	70fb      	strb	r3, [r7, #3]
 8015170:	460b      	mov	r3, r1
 8015172:	70bb      	strb	r3, [r7, #2]
 8015174:	4613      	mov	r3, r2
 8015176:	707b      	strb	r3, [r7, #1]
  /* Start with control byte */
  mqtt_output_append_u8(rb, (((msg_type & 0x0f) << 4) | ((fdup & 1) << 3) | ((fqos & 3) << 1) | (fretain & 1)));
 8015178:	78fb      	ldrb	r3, [r7, #3]
 801517a:	011b      	lsls	r3, r3, #4
 801517c:	b25a      	sxtb	r2, r3
 801517e:	78bb      	ldrb	r3, [r7, #2]
 8015180:	00db      	lsls	r3, r3, #3
 8015182:	b25b      	sxtb	r3, r3
 8015184:	f003 0308 	and.w	r3, r3, #8
 8015188:	b25b      	sxtb	r3, r3
 801518a:	4313      	orrs	r3, r2
 801518c:	b25a      	sxtb	r2, r3
 801518e:	787b      	ldrb	r3, [r7, #1]
 8015190:	005b      	lsls	r3, r3, #1
 8015192:	b25b      	sxtb	r3, r3
 8015194:	f003 0306 	and.w	r3, r3, #6
 8015198:	b25b      	sxtb	r3, r3
 801519a:	4313      	orrs	r3, r2
 801519c:	b25a      	sxtb	r2, r3
 801519e:	f997 3010 	ldrsb.w	r3, [r7, #16]
 80151a2:	f003 0301 	and.w	r3, r3, #1
 80151a6:	b25b      	sxtb	r3, r3
 80151a8:	4313      	orrs	r3, r2
 80151aa:	b25b      	sxtb	r3, r3
 80151ac:	b2db      	uxtb	r3, r3
 80151ae:	4619      	mov	r1, r3
 80151b0:	6878      	ldr	r0, [r7, #4]
 80151b2:	f7ff ff63 	bl	801507c <mqtt_output_append_u8>
  /* Encode remaining length field */
  do {
    mqtt_output_append_u8(rb, (r_length & 0x7f) | (r_length >= 128 ? 0x80 : 0));
 80151b6:	8abb      	ldrh	r3, [r7, #20]
 80151b8:	b25b      	sxtb	r3, r3
 80151ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80151be:	b25b      	sxtb	r3, r3
 80151c0:	8aba      	ldrh	r2, [r7, #20]
 80151c2:	2a7f      	cmp	r2, #127	; 0x7f
 80151c4:	d902      	bls.n	80151cc <mqtt_output_append_fixed_header+0x6e>
 80151c6:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 80151ca:	e000      	b.n	80151ce <mqtt_output_append_fixed_header+0x70>
 80151cc:	2200      	movs	r2, #0
 80151ce:	4313      	orrs	r3, r2
 80151d0:	b25b      	sxtb	r3, r3
 80151d2:	b2db      	uxtb	r3, r3
 80151d4:	4619      	mov	r1, r3
 80151d6:	6878      	ldr	r0, [r7, #4]
 80151d8:	f7ff ff50 	bl	801507c <mqtt_output_append_u8>
    r_length >>= 7;
 80151dc:	8abb      	ldrh	r3, [r7, #20]
 80151de:	09db      	lsrs	r3, r3, #7
 80151e0:	82bb      	strh	r3, [r7, #20]
  } while (r_length > 0);
 80151e2:	8abb      	ldrh	r3, [r7, #20]
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d1e6      	bne.n	80151b6 <mqtt_output_append_fixed_header+0x58>
}
 80151e8:	bf00      	nop
 80151ea:	bf00      	nop
 80151ec:	3708      	adds	r7, #8
 80151ee:	46bd      	mov	sp, r7
 80151f0:	bd80      	pop	{r7, pc}
	...

080151f4 <mqtt_output_check_space>:
 * @param r_length Remaining length after fixed header
 * @return 1 if message will fit, 0 if not enough buffer space
 */
static u8_t
mqtt_output_check_space(struct mqtt_ringbuf_t *rb, u16_t r_length)
{
 80151f4:	b590      	push	{r4, r7, lr}
 80151f6:	b085      	sub	sp, #20
 80151f8:	af00      	add	r7, sp, #0
 80151fa:	6078      	str	r0, [r7, #4]
 80151fc:	460b      	mov	r3, r1
 80151fe:	807b      	strh	r3, [r7, #2]
  /* Start with length of type byte + remaining length */
  u16_t total_len = 1 + r_length;
 8015200:	887b      	ldrh	r3, [r7, #2]
 8015202:	3301      	adds	r3, #1
 8015204:	81fb      	strh	r3, [r7, #14]

  LWIP_ASSERT("mqtt_output_check_space: rb != NULL", rb != NULL);
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	2b00      	cmp	r3, #0
 801520a:	d106      	bne.n	801521a <mqtt_output_check_space+0x26>
 801520c:	4b0f      	ldr	r3, [pc, #60]	; (801524c <mqtt_output_check_space+0x58>)
 801520e:	f240 2207 	movw	r2, #519	; 0x207
 8015212:	490f      	ldr	r1, [pc, #60]	; (8015250 <mqtt_output_check_space+0x5c>)
 8015214:	480f      	ldr	r0, [pc, #60]	; (8015254 <mqtt_output_check_space+0x60>)
 8015216:	f00c f83d 	bl	8021294 <printf>

  /* Calculate number of required bytes to contain the remaining bytes field and add to total*/
  do {
    total_len++;
 801521a:	89fb      	ldrh	r3, [r7, #14]
 801521c:	3301      	adds	r3, #1
 801521e:	81fb      	strh	r3, [r7, #14]
    r_length >>= 7;
 8015220:	887b      	ldrh	r3, [r7, #2]
 8015222:	09db      	lsrs	r3, r3, #7
 8015224:	807b      	strh	r3, [r7, #2]
  } while (r_length > 0);
 8015226:	887b      	ldrh	r3, [r7, #2]
 8015228:	2b00      	cmp	r3, #0
 801522a:	d1f6      	bne.n	801521a <mqtt_output_check_space+0x26>

  return (total_len <= mqtt_ringbuf_free(rb));
 801522c:	89fc      	ldrh	r4, [r7, #14]
 801522e:	6878      	ldr	r0, [r7, #4]
 8015230:	f7ff fcb6 	bl	8014ba0 <mqtt_ringbuf_len>
 8015234:	4603      	mov	r3, r0
 8015236:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 801523a:	429c      	cmp	r4, r3
 801523c:	bfd4      	ite	le
 801523e:	2301      	movle	r3, #1
 8015240:	2300      	movgt	r3, #0
 8015242:	b2db      	uxtb	r3, r3
}
 8015244:	4618      	mov	r0, r3
 8015246:	3714      	adds	r7, #20
 8015248:	46bd      	mov	sp, r7
 801524a:	bd90      	pop	{r4, r7, pc}
 801524c:	080279a8 	.word	0x080279a8
 8015250:	08027b78 	.word	0x08027b78
 8015254:	08027a20 	.word	0x08027a20

08015258 <mqtt_close>:
 * @param client MQTT client
 * @param reason Reason for disconnection
 */
static void
mqtt_close(mqtt_client_t *client, mqtt_connection_status_t reason)
{
 8015258:	b580      	push	{r7, lr}
 801525a:	b084      	sub	sp, #16
 801525c:	af00      	add	r7, sp, #0
 801525e:	6078      	str	r0, [r7, #4]
 8015260:	460b      	mov	r3, r1
 8015262:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("mqtt_close: client != NULL", client != NULL);
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	2b00      	cmp	r3, #0
 8015268:	d106      	bne.n	8015278 <mqtt_close+0x20>
 801526a:	4b27      	ldr	r3, [pc, #156]	; (8015308 <mqtt_close+0xb0>)
 801526c:	f240 221b 	movw	r2, #539	; 0x21b
 8015270:	4926      	ldr	r1, [pc, #152]	; (801530c <mqtt_close+0xb4>)
 8015272:	4827      	ldr	r0, [pc, #156]	; (8015310 <mqtt_close+0xb8>)
 8015274:	f00c f80e 	bl	8021294 <printf>

  /* Bring down TCP connection if not already done */
  if (client->conn != NULL) {
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	68db      	ldr	r3, [r3, #12]
 801527c:	2b00      	cmp	r3, #0
 801527e:	d024      	beq.n	80152ca <mqtt_close+0x72>
    err_t res;
    altcp_recv(client->conn, NULL);
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	68db      	ldr	r3, [r3, #12]
 8015284:	2100      	movs	r1, #0
 8015286:	4618      	mov	r0, r3
 8015288:	f004 fc02 	bl	8019a90 <tcp_recv>
    altcp_err(client->conn,  NULL);
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	68db      	ldr	r3, [r3, #12]
 8015290:	2100      	movs	r1, #0
 8015292:	4618      	mov	r0, r3
 8015294:	f004 fc40 	bl	8019b18 <tcp_err>
    altcp_sent(client->conn, NULL);
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	68db      	ldr	r3, [r3, #12]
 801529c:	2100      	movs	r1, #0
 801529e:	4618      	mov	r0, r3
 80152a0:	f004 fc18 	bl	8019ad4 <tcp_sent>
    res = altcp_close(client->conn);
 80152a4:	687b      	ldr	r3, [r7, #4]
 80152a6:	68db      	ldr	r3, [r3, #12]
 80152a8:	4618      	mov	r0, r3
 80152aa:	f003 fa19 	bl	80186e0 <tcp_close>
 80152ae:	4603      	mov	r3, r0
 80152b0:	73fb      	strb	r3, [r7, #15]
    if (res != ERR_OK) {
 80152b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80152b6:	2b00      	cmp	r3, #0
 80152b8:	d004      	beq.n	80152c4 <mqtt_close+0x6c>
      altcp_abort(client->conn);
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	68db      	ldr	r3, [r3, #12]
 80152be:	4618      	mov	r0, r3
 80152c0:	f003 faf8 	bl	80188b4 <tcp_abort>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_close: Close err=%s\n", lwip_strerr(res)));
    }
    client->conn = NULL;
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	2200      	movs	r2, #0
 80152c8:	60da      	str	r2, [r3, #12]
  }

  /* Remove all pending requests */
  mqtt_clear_requests(&client->pend_req_queue);
 80152ca:	687b      	ldr	r3, [r7, #4]
 80152cc:	3318      	adds	r3, #24
 80152ce:	4618      	mov	r0, r3
 80152d0:	f7ff fe7c 	bl	8014fcc <mqtt_clear_requests>
  /* Stop cyclic timer */
  sys_untimeout(mqtt_cyclic_timer, client);
 80152d4:	6879      	ldr	r1, [r7, #4]
 80152d6:	480f      	ldr	r0, [pc, #60]	; (8015314 <mqtt_close+0xbc>)
 80152d8:	f009 f95a 	bl	801e590 <sys_untimeout>

  /* Notify upper layer of disconnection if changed state */
  if (client->conn_state != TCP_DISCONNECTED) {
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	7a9b      	ldrb	r3, [r3, #10]
 80152e0:	2b00      	cmp	r3, #0
 80152e2:	d00d      	beq.n	8015300 <mqtt_close+0xa8>

    client->conn_state = TCP_DISCONNECTED;
 80152e4:	687b      	ldr	r3, [r7, #4]
 80152e6:	2200      	movs	r2, #0
 80152e8:	729a      	strb	r2, [r3, #10]
    if (client->connect_cb != NULL) {
 80152ea:	687b      	ldr	r3, [r7, #4]
 80152ec:	695b      	ldr	r3, [r3, #20]
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d006      	beq.n	8015300 <mqtt_close+0xa8>
      client->connect_cb(client, client->connect_arg, reason);
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	695b      	ldr	r3, [r3, #20]
 80152f6:	687a      	ldr	r2, [r7, #4]
 80152f8:	6911      	ldr	r1, [r2, #16]
 80152fa:	887a      	ldrh	r2, [r7, #2]
 80152fc:	6878      	ldr	r0, [r7, #4]
 80152fe:	4798      	blx	r3
    }
  }
}
 8015300:	bf00      	nop
 8015302:	3710      	adds	r7, #16
 8015304:	46bd      	mov	sp, r7
 8015306:	bd80      	pop	{r7, pc}
 8015308:	080279a8 	.word	0x080279a8
 801530c:	08027b9c 	.word	0x08027b9c
 8015310:	08027a20 	.word	0x08027a20
 8015314:	08015319 	.word	0x08015319

08015318 <mqtt_cyclic_timer>:
 * Interval timer, called every MQTT_CYCLIC_TIMER_INTERVAL seconds in MQTT_CONNECTING and MQTT_CONNECTED states
 * @param arg MQTT client
 */
static void
mqtt_cyclic_timer(void *arg)
{
 8015318:	b580      	push	{r7, lr}
 801531a:	b086      	sub	sp, #24
 801531c:	af02      	add	r7, sp, #8
 801531e:	6078      	str	r0, [r7, #4]
  u8_t restart_timer = 1;
 8015320:	2301      	movs	r3, #1
 8015322:	73fb      	strb	r3, [r7, #15]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	60bb      	str	r3, [r7, #8]
  LWIP_ASSERT("mqtt_cyclic_timer: client != NULL", client != NULL);
 8015328:	68bb      	ldr	r3, [r7, #8]
 801532a:	2b00      	cmp	r3, #0
 801532c:	d106      	bne.n	801533c <mqtt_cyclic_timer+0x24>
 801532e:	4b42      	ldr	r3, [pc, #264]	; (8015438 <mqtt_cyclic_timer+0x120>)
 8015330:	f44f 7211 	mov.w	r2, #580	; 0x244
 8015334:	4941      	ldr	r1, [pc, #260]	; (801543c <mqtt_cyclic_timer+0x124>)
 8015336:	4842      	ldr	r0, [pc, #264]	; (8015440 <mqtt_cyclic_timer+0x128>)
 8015338:	f00b ffac 	bl	8021294 <printf>

  if (client->conn_state == MQTT_CONNECTING) {
 801533c:	68bb      	ldr	r3, [r7, #8]
 801533e:	7a9b      	ldrb	r3, [r3, #10]
 8015340:	2b02      	cmp	r3, #2
 8015342:	d115      	bne.n	8015370 <mqtt_cyclic_timer+0x58>
    client->cyclic_tick++;
 8015344:	68bb      	ldr	r3, [r7, #8]
 8015346:	881b      	ldrh	r3, [r3, #0]
 8015348:	3301      	adds	r3, #1
 801534a:	b29a      	uxth	r2, r3
 801534c:	68bb      	ldr	r3, [r7, #8]
 801534e:	801a      	strh	r2, [r3, #0]
    if ((client->cyclic_tick * MQTT_CYCLIC_TIMER_INTERVAL) >= MQTT_CONNECT_TIMOUT) {
 8015350:	68bb      	ldr	r3, [r7, #8]
 8015352:	881b      	ldrh	r3, [r3, #0]
 8015354:	461a      	mov	r2, r3
 8015356:	4613      	mov	r3, r2
 8015358:	009b      	lsls	r3, r3, #2
 801535a:	4413      	add	r3, r2
 801535c:	2b63      	cmp	r3, #99	; 0x63
 801535e:	dd5e      	ble.n	801541e <mqtt_cyclic_timer+0x106>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_cyclic_timer: CONNECT attempt to server timed out\n"));
      /* Disconnect TCP */
      mqtt_close(client, MQTT_CONNECT_TIMEOUT);
 8015360:	f240 1101 	movw	r1, #257	; 0x101
 8015364:	68b8      	ldr	r0, [r7, #8]
 8015366:	f7ff ff77 	bl	8015258 <mqtt_close>
      restart_timer = 0;
 801536a:	2300      	movs	r3, #0
 801536c:	73fb      	strb	r3, [r7, #15]
 801536e:	e056      	b.n	801541e <mqtt_cyclic_timer+0x106>
    }
  } else if (client->conn_state == MQTT_CONNECTED) {
 8015370:	68bb      	ldr	r3, [r7, #8]
 8015372:	7a9b      	ldrb	r3, [r3, #10]
 8015374:	2b03      	cmp	r3, #3
 8015376:	d150      	bne.n	801541a <mqtt_cyclic_timer+0x102>
    /* Handle timeout for pending requests */
    mqtt_request_time_elapsed(&client->pend_req_queue, MQTT_CYCLIC_TIMER_INTERVAL);
 8015378:	68bb      	ldr	r3, [r7, #8]
 801537a:	3318      	adds	r3, #24
 801537c:	2105      	movs	r1, #5
 801537e:	4618      	mov	r0, r3
 8015380:	f7ff fdd2 	bl	8014f28 <mqtt_request_time_elapsed>

    /* keep_alive > 0 means keep alive functionality shall be used */
    if (client->keep_alive > 0) {
 8015384:	68bb      	ldr	r3, [r7, #8]
 8015386:	885b      	ldrh	r3, [r3, #2]
 8015388:	2b00      	cmp	r3, #0
 801538a:	d048      	beq.n	801541e <mqtt_cyclic_timer+0x106>

      client->server_watchdog++;
 801538c:	68bb      	ldr	r3, [r7, #8]
 801538e:	889b      	ldrh	r3, [r3, #4]
 8015390:	3301      	adds	r3, #1
 8015392:	b29a      	uxth	r2, r3
 8015394:	68bb      	ldr	r3, [r7, #8]
 8015396:	809a      	strh	r2, [r3, #4]
      /* If reception from server has been idle for 1.5*keep_alive time, server is considered unresponsive */
      if ((client->server_watchdog * MQTT_CYCLIC_TIMER_INTERVAL) > (client->keep_alive + client->keep_alive / 2)) {
 8015398:	68bb      	ldr	r3, [r7, #8]
 801539a:	889b      	ldrh	r3, [r3, #4]
 801539c:	461a      	mov	r2, r3
 801539e:	4613      	mov	r3, r2
 80153a0:	009b      	lsls	r3, r3, #2
 80153a2:	441a      	add	r2, r3
 80153a4:	68bb      	ldr	r3, [r7, #8]
 80153a6:	885b      	ldrh	r3, [r3, #2]
 80153a8:	4619      	mov	r1, r3
 80153aa:	68bb      	ldr	r3, [r7, #8]
 80153ac:	885b      	ldrh	r3, [r3, #2]
 80153ae:	085b      	lsrs	r3, r3, #1
 80153b0:	b29b      	uxth	r3, r3
 80153b2:	440b      	add	r3, r1
 80153b4:	429a      	cmp	r2, r3
 80153b6:	dd06      	ble.n	80153c6 <mqtt_cyclic_timer+0xae>
        LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_cyclic_timer: Server incoming keep-alive timeout\n"));
        mqtt_close(client, MQTT_CONNECT_TIMEOUT);
 80153b8:	f240 1101 	movw	r1, #257	; 0x101
 80153bc:	68b8      	ldr	r0, [r7, #8]
 80153be:	f7ff ff4b 	bl	8015258 <mqtt_close>
        restart_timer = 0;
 80153c2:	2300      	movs	r3, #0
 80153c4:	73fb      	strb	r3, [r7, #15]
      }

      /* If time for a keep alive message to be sent, transmission has been idle for keep_alive time */
      if ((client->cyclic_tick * MQTT_CYCLIC_TIMER_INTERVAL) >= client->keep_alive) {
 80153c6:	68bb      	ldr	r3, [r7, #8]
 80153c8:	881b      	ldrh	r3, [r3, #0]
 80153ca:	461a      	mov	r2, r3
 80153cc:	4613      	mov	r3, r2
 80153ce:	009b      	lsls	r3, r3, #2
 80153d0:	4413      	add	r3, r2
 80153d2:	68ba      	ldr	r2, [r7, #8]
 80153d4:	8852      	ldrh	r2, [r2, #2]
 80153d6:	4293      	cmp	r3, r2
 80153d8:	db18      	blt.n	801540c <mqtt_cyclic_timer+0xf4>
        LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_cyclic_timer: Sending keep-alive message to server\n"));
        if (mqtt_output_check_space(&client->output, 0) != 0) {
 80153da:	68bb      	ldr	r3, [r7, #8]
 80153dc:	33ec      	adds	r3, #236	; 0xec
 80153de:	2100      	movs	r1, #0
 80153e0:	4618      	mov	r0, r3
 80153e2:	f7ff ff07 	bl	80151f4 <mqtt_output_check_space>
 80153e6:	4603      	mov	r3, r0
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d018      	beq.n	801541e <mqtt_cyclic_timer+0x106>
          mqtt_output_append_fixed_header(&client->output, MQTT_MSG_TYPE_PINGREQ, 0, 0, 0, 0);
 80153ec:	68bb      	ldr	r3, [r7, #8]
 80153ee:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 80153f2:	2300      	movs	r3, #0
 80153f4:	9301      	str	r3, [sp, #4]
 80153f6:	2300      	movs	r3, #0
 80153f8:	9300      	str	r3, [sp, #0]
 80153fa:	2300      	movs	r3, #0
 80153fc:	2200      	movs	r2, #0
 80153fe:	210c      	movs	r1, #12
 8015400:	f7ff fead 	bl	801515e <mqtt_output_append_fixed_header>
          client->cyclic_tick = 0;
 8015404:	68bb      	ldr	r3, [r7, #8]
 8015406:	2200      	movs	r2, #0
 8015408:	801a      	strh	r2, [r3, #0]
 801540a:	e008      	b.n	801541e <mqtt_cyclic_timer+0x106>
        }
      } else {
        client->cyclic_tick++;
 801540c:	68bb      	ldr	r3, [r7, #8]
 801540e:	881b      	ldrh	r3, [r3, #0]
 8015410:	3301      	adds	r3, #1
 8015412:	b29a      	uxth	r2, r3
 8015414:	68bb      	ldr	r3, [r7, #8]
 8015416:	801a      	strh	r2, [r3, #0]
 8015418:	e001      	b.n	801541e <mqtt_cyclic_timer+0x106>
      }
    }
  } else {
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_cyclic_timer: Timer should not be running in state %d\n", client->conn_state));
    restart_timer = 0;
 801541a:	2300      	movs	r3, #0
 801541c:	73fb      	strb	r3, [r7, #15]
  }
  if (restart_timer) {
 801541e:	7bfb      	ldrb	r3, [r7, #15]
 8015420:	2b00      	cmp	r3, #0
 8015422:	d005      	beq.n	8015430 <mqtt_cyclic_timer+0x118>
    sys_timeout(MQTT_CYCLIC_TIMER_INTERVAL * 1000, mqtt_cyclic_timer, arg);
 8015424:	687a      	ldr	r2, [r7, #4]
 8015426:	4907      	ldr	r1, [pc, #28]	; (8015444 <mqtt_cyclic_timer+0x12c>)
 8015428:	f241 3088 	movw	r0, #5000	; 0x1388
 801542c:	f009 f88a 	bl	801e544 <sys_timeout>
  }
}
 8015430:	bf00      	nop
 8015432:	3710      	adds	r7, #16
 8015434:	46bd      	mov	sp, r7
 8015436:	bd80      	pop	{r7, pc}
 8015438:	080279a8 	.word	0x080279a8
 801543c:	08027bb8 	.word	0x08027bb8
 8015440:	08027a20 	.word	0x08027a20
 8015444:	08015319 	.word	0x08015319

08015448 <pub_ack_rec_rel_response>:
 * @param qos QoS value
 * @return ERR_OK if successful, ERR_MEM if out of memory
 */
static err_t
pub_ack_rec_rel_response(mqtt_client_t *client, u8_t msg, u16_t pkt_id, u8_t qos)
{
 8015448:	b580      	push	{r7, lr}
 801544a:	b086      	sub	sp, #24
 801544c:	af02      	add	r7, sp, #8
 801544e:	6078      	str	r0, [r7, #4]
 8015450:	4608      	mov	r0, r1
 8015452:	4611      	mov	r1, r2
 8015454:	461a      	mov	r2, r3
 8015456:	4603      	mov	r3, r0
 8015458:	70fb      	strb	r3, [r7, #3]
 801545a:	460b      	mov	r3, r1
 801545c:	803b      	strh	r3, [r7, #0]
 801545e:	4613      	mov	r3, r2
 8015460:	70bb      	strb	r3, [r7, #2]
  err_t err = ERR_OK;
 8015462:	2300      	movs	r3, #0
 8015464:	73fb      	strb	r3, [r7, #15]
  if (mqtt_output_check_space(&client->output, 2)) {
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	33ec      	adds	r3, #236	; 0xec
 801546a:	2102      	movs	r1, #2
 801546c:	4618      	mov	r0, r3
 801546e:	f7ff fec1 	bl	80151f4 <mqtt_output_check_space>
 8015472:	4603      	mov	r3, r0
 8015474:	2b00      	cmp	r3, #0
 8015476:	d01c      	beq.n	80154b2 <pub_ack_rec_rel_response+0x6a>
    mqtt_output_append_fixed_header(&client->output, msg, 0, qos, 0, 2);
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801547e:	78bb      	ldrb	r3, [r7, #2]
 8015480:	78f9      	ldrb	r1, [r7, #3]
 8015482:	2202      	movs	r2, #2
 8015484:	9201      	str	r2, [sp, #4]
 8015486:	2200      	movs	r2, #0
 8015488:	9200      	str	r2, [sp, #0]
 801548a:	2200      	movs	r2, #0
 801548c:	f7ff fe67 	bl	801515e <mqtt_output_append_fixed_header>
    mqtt_output_append_u16(&client->output, pkt_id);
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	33ec      	adds	r3, #236	; 0xec
 8015494:	883a      	ldrh	r2, [r7, #0]
 8015496:	4611      	mov	r1, r2
 8015498:	4618      	mov	r0, r3
 801549a:	f7ff fdfe 	bl	801509a <mqtt_output_append_u16>
    mqtt_output_send(&client->output, client->conn);
 801549e:	687b      	ldr	r3, [r7, #4]
 80154a0:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	68db      	ldr	r3, [r3, #12]
 80154a8:	4619      	mov	r1, r3
 80154aa:	4610      	mov	r0, r2
 80154ac:	f7ff fb94 	bl	8014bd8 <mqtt_output_send>
 80154b0:	e001      	b.n	80154b6 <pub_ack_rec_rel_response+0x6e>
  } else {
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("pub_ack_rec_rel_response: OOM creating response: %s with pkt_id: %d\n",
                                   mqtt_msg_type_to_str(msg), pkt_id));
    err = ERR_MEM;
 80154b2:	23ff      	movs	r3, #255	; 0xff
 80154b4:	73fb      	strb	r3, [r7, #15]
  }
  return err;
 80154b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80154ba:	4618      	mov	r0, r3
 80154bc:	3710      	adds	r7, #16
 80154be:	46bd      	mov	sp, r7
 80154c0:	bd80      	pop	{r7, pc}

080154c2 <mqtt_incomming_suback>:
 * @param r Matching request
 * @param result Result code from server
 */
static void
mqtt_incomming_suback(struct mqtt_request_t *r, u8_t result)
{
 80154c2:	b580      	push	{r7, lr}
 80154c4:	b082      	sub	sp, #8
 80154c6:	af00      	add	r7, sp, #0
 80154c8:	6078      	str	r0, [r7, #4]
 80154ca:	460b      	mov	r3, r1
 80154cc:	70fb      	strb	r3, [r7, #3]
  if (r->cb != NULL) {
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	685b      	ldr	r3, [r3, #4]
 80154d2:	2b00      	cmp	r3, #0
 80154d4:	d00c      	beq.n	80154f0 <mqtt_incomming_suback+0x2e>
    r->cb(r->arg, result < 3 ? ERR_OK : ERR_ABRT);
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	685b      	ldr	r3, [r3, #4]
 80154da:	687a      	ldr	r2, [r7, #4]
 80154dc:	6890      	ldr	r0, [r2, #8]
 80154de:	78fa      	ldrb	r2, [r7, #3]
 80154e0:	2a02      	cmp	r2, #2
 80154e2:	d801      	bhi.n	80154e8 <mqtt_incomming_suback+0x26>
 80154e4:	2200      	movs	r2, #0
 80154e6:	e001      	b.n	80154ec <mqtt_incomming_suback+0x2a>
 80154e8:	f06f 020c 	mvn.w	r2, #12
 80154ec:	4611      	mov	r1, r2
 80154ee:	4798      	blx	r3
  }
}
 80154f0:	bf00      	nop
 80154f2:	3708      	adds	r7, #8
 80154f4:	46bd      	mov	sp, r7
 80154f6:	bd80      	pop	{r7, pc}

080154f8 <mqtt_message_received>:
 * @param length length received part
 * @param remaining_length Remaining length of complete message
 */
static mqtt_connection_status_t
mqtt_message_received(mqtt_client_t *client, u8_t fixed_hdr_idx, u16_t length, u32_t remaining_length)
{
 80154f8:	b590      	push	{r4, r7, lr}
 80154fa:	b08f      	sub	sp, #60	; 0x3c
 80154fc:	af00      	add	r7, sp, #0
 80154fe:	60f8      	str	r0, [r7, #12]
 8015500:	607b      	str	r3, [r7, #4]
 8015502:	460b      	mov	r3, r1
 8015504:	72fb      	strb	r3, [r7, #11]
 8015506:	4613      	mov	r3, r2
 8015508:	813b      	strh	r3, [r7, #8]
  mqtt_connection_status_t res = MQTT_CONNECT_ACCEPTED;
 801550a:	2300      	movs	r3, #0
 801550c:	86fb      	strh	r3, [r7, #54]	; 0x36

  u8_t *var_hdr_payload = client->rx_buffer + fixed_hdr_idx;
 801550e:	68fb      	ldr	r3, [r7, #12]
 8015510:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 8015514:	7afb      	ldrb	r3, [r7, #11]
 8015516:	4413      	add	r3, r2
 8015518:	62fb      	str	r3, [r7, #44]	; 0x2c
  size_t var_hdr_payload_bufsize = sizeof(client->rx_buffer) - fixed_hdr_idx;
 801551a:	7afb      	ldrb	r3, [r7, #11]
 801551c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8015520:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Control packet type */
  u8_t pkt_type = MQTT_CTL_PACKET_TYPE(client->rx_buffer[0]);
 8015522:	68fb      	ldr	r3, [r7, #12]
 8015524:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8015528:	091b      	lsrs	r3, r3, #4
 801552a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  u16_t pkt_id = 0;
 801552e:	2300      	movs	r3, #0
 8015530:	84bb      	strh	r3, [r7, #36]	; 0x24

  LWIP_ASSERT("client->msg_idx < MQTT_VAR_HEADER_BUFFER_LEN", client->msg_idx < MQTT_VAR_HEADER_BUFFER_LEN);
 8015532:	68fb      	ldr	r3, [r7, #12]
 8015534:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015536:	2b7f      	cmp	r3, #127	; 0x7f
 8015538:	d906      	bls.n	8015548 <mqtt_message_received+0x50>
 801553a:	4b97      	ldr	r3, [pc, #604]	; (8015798 <mqtt_message_received+0x2a0>)
 801553c:	f240 22ab 	movw	r2, #683	; 0x2ab
 8015540:	4996      	ldr	r1, [pc, #600]	; (801579c <mqtt_message_received+0x2a4>)
 8015542:	4897      	ldr	r0, [pc, #604]	; (80157a0 <mqtt_message_received+0x2a8>)
 8015544:	f00b fea6 	bl	8021294 <printf>
  LWIP_ASSERT("fixed_hdr_idx <= client->msg_idx", fixed_hdr_idx <= client->msg_idx);
 8015548:	7afa      	ldrb	r2, [r7, #11]
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801554e:	429a      	cmp	r2, r3
 8015550:	d906      	bls.n	8015560 <mqtt_message_received+0x68>
 8015552:	4b91      	ldr	r3, [pc, #580]	; (8015798 <mqtt_message_received+0x2a0>)
 8015554:	f44f 722b 	mov.w	r2, #684	; 0x2ac
 8015558:	4992      	ldr	r1, [pc, #584]	; (80157a4 <mqtt_message_received+0x2ac>)
 801555a:	4891      	ldr	r0, [pc, #580]	; (80157a0 <mqtt_message_received+0x2a8>)
 801555c:	f00b fe9a 	bl	8021294 <printf>
  LWIP_ERROR("buffer length mismatch", fixed_hdr_idx + length <= MQTT_VAR_HEADER_BUFFER_LEN,
 8015560:	7afa      	ldrb	r2, [r7, #11]
 8015562:	893b      	ldrh	r3, [r7, #8]
 8015564:	4413      	add	r3, r2
 8015566:	2b80      	cmp	r3, #128	; 0x80
 8015568:	dd09      	ble.n	801557e <mqtt_message_received+0x86>
 801556a:	4b8b      	ldr	r3, [pc, #556]	; (8015798 <mqtt_message_received+0x2a0>)
 801556c:	f240 22ad 	movw	r2, #685	; 0x2ad
 8015570:	498d      	ldr	r1, [pc, #564]	; (80157a8 <mqtt_message_received+0x2b0>)
 8015572:	488b      	ldr	r0, [pc, #556]	; (80157a0 <mqtt_message_received+0x2a8>)
 8015574:	f00b fe8e 	bl	8021294 <printf>
 8015578:	f44f 7380 	mov.w	r3, #256	; 0x100
 801557c:	e16f      	b.n	801585e <mqtt_message_received+0x366>
             return MQTT_CONNECT_DISCONNECTED);

  if (pkt_type == MQTT_MSG_TYPE_CONNACK) {
 801557e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015582:	2b02      	cmp	r3, #2
 8015584:	d123      	bne.n	80155ce <mqtt_message_received+0xd6>
    if (client->conn_state == MQTT_CONNECTING) {
 8015586:	68fb      	ldr	r3, [r7, #12]
 8015588:	7a9b      	ldrb	r3, [r3, #10]
 801558a:	2b02      	cmp	r3, #2
 801558c:	f040 8152 	bne.w	8015834 <mqtt_message_received+0x33c>
      if (length < 2) {
 8015590:	893b      	ldrh	r3, [r7, #8]
 8015592:	2b01      	cmp	r3, #1
 8015594:	f240 8150 	bls.w	8015838 <mqtt_message_received+0x340>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short CONNACK message\n"));
        goto out_disconnect;
      }
      /* Get result code from CONNACK */
      res = (mqtt_connection_status_t)var_hdr_payload[1];
 8015598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801559a:	3301      	adds	r3, #1
 801559c:	781b      	ldrb	r3, [r3, #0]
 801559e:	86fb      	strh	r3, [r7, #54]	; 0x36
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: Connect response code %d\n", res));
      if (res == MQTT_CONNECT_ACCEPTED) {
 80155a0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	f040 8146 	bne.w	8015834 <mqtt_message_received+0x33c>
        /* Reset cyclic_tick when changing to connected state */
        client->cyclic_tick = 0;
 80155a8:	68fb      	ldr	r3, [r7, #12]
 80155aa:	2200      	movs	r2, #0
 80155ac:	801a      	strh	r2, [r3, #0]
        client->conn_state = MQTT_CONNECTED;
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	2203      	movs	r2, #3
 80155b2:	729a      	strb	r2, [r3, #10]
        /* Notify upper layer */
        if (client->connect_cb != 0) {
 80155b4:	68fb      	ldr	r3, [r7, #12]
 80155b6:	695b      	ldr	r3, [r3, #20]
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	f000 813b 	beq.w	8015834 <mqtt_message_received+0x33c>
          client->connect_cb(client, client->connect_arg, res);
 80155be:	68fb      	ldr	r3, [r7, #12]
 80155c0:	695b      	ldr	r3, [r3, #20]
 80155c2:	68fa      	ldr	r2, [r7, #12]
 80155c4:	6911      	ldr	r1, [r2, #16]
 80155c6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80155c8:	68f8      	ldr	r0, [r7, #12]
 80155ca:	4798      	blx	r3
 80155cc:	e132      	b.n	8015834 <mqtt_message_received+0x33c>
        }
      }
    } else {
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: Received CONNACK in connected state\n"));
    }
  } else if (pkt_type == MQTT_MSG_TYPE_PINGRESP) {
 80155ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80155d2:	2b0d      	cmp	r3, #13
 80155d4:	f000 812e 	beq.w	8015834 <mqtt_message_received+0x33c>
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ( "mqtt_message_received: Received PINGRESP from server\n"));

  } else if (pkt_type == MQTT_MSG_TYPE_PUBLISH) {
 80155d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80155dc:	2b03      	cmp	r3, #3
 80155de:	f040 80c0 	bne.w	8015762 <mqtt_message_received+0x26a>
    u16_t payload_offset = 0;
 80155e2:	2300      	movs	r3, #0
 80155e4:	86bb      	strh	r3, [r7, #52]	; 0x34
    u16_t payload_length = length;
 80155e6:	893b      	ldrh	r3, [r7, #8]
 80155e8:	867b      	strh	r3, [r7, #50]	; 0x32
    u8_t qos = MQTT_CTL_PACKET_QOS(client->rx_buffer[0]);
 80155ea:	68fb      	ldr	r3, [r7, #12]
 80155ec:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80155f0:	105b      	asrs	r3, r3, #1
 80155f2:	b2db      	uxtb	r3, r3
 80155f4:	f003 0303 	and.w	r3, r3, #3
 80155f8:	77fb      	strb	r3, [r7, #31]

    if (client->msg_idx <= MQTT_VAR_HEADER_BUFFER_LEN) {
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80155fe:	2b80      	cmp	r3, #128	; 0x80
 8015600:	d87d      	bhi.n	80156fe <mqtt_message_received+0x206>
      /* Should have topic and pkt id*/
      u8_t *topic;
      u16_t after_topic;
      u8_t bkp;
      u16_t topic_len;
      u16_t qos_len = (qos ? 2U : 0U);
 8015602:	7ffb      	ldrb	r3, [r7, #31]
 8015604:	2b00      	cmp	r3, #0
 8015606:	d001      	beq.n	801560c <mqtt_message_received+0x114>
 8015608:	2302      	movs	r3, #2
 801560a:	e000      	b.n	801560e <mqtt_message_received+0x116>
 801560c:	2300      	movs	r3, #0
 801560e:	83bb      	strh	r3, [r7, #28]
      if (length < 2 + qos_len) {
 8015610:	8bbb      	ldrh	r3, [r7, #28]
 8015612:	1c5a      	adds	r2, r3, #1
 8015614:	893b      	ldrh	r3, [r7, #8]
 8015616:	429a      	cmp	r2, r3
 8015618:	f280 8110 	bge.w	801583c <mqtt_message_received+0x344>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short PUBLISH packet\n"));
        goto out_disconnect;
      }
      topic_len = var_hdr_payload[0];
 801561c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801561e:	781b      	ldrb	r3, [r3, #0]
 8015620:	837b      	strh	r3, [r7, #26]
      topic_len = (topic_len << 8) + (u16_t)(var_hdr_payload[1]);
 8015622:	8b7b      	ldrh	r3, [r7, #26]
 8015624:	021b      	lsls	r3, r3, #8
 8015626:	b29a      	uxth	r2, r3
 8015628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801562a:	3301      	adds	r3, #1
 801562c:	781b      	ldrb	r3, [r3, #0]
 801562e:	b29b      	uxth	r3, r3
 8015630:	4413      	add	r3, r2
 8015632:	837b      	strh	r3, [r7, #26]
      if ((topic_len > length - (2 + qos_len)) ||
 8015634:	8b7a      	ldrh	r2, [r7, #26]
 8015636:	8939      	ldrh	r1, [r7, #8]
 8015638:	8bbb      	ldrh	r3, [r7, #28]
 801563a:	3302      	adds	r3, #2
 801563c:	1acb      	subs	r3, r1, r3
 801563e:	429a      	cmp	r2, r3
 8015640:	f300 80fe 	bgt.w	8015840 <mqtt_message_received+0x348>
          (topic_len > var_hdr_payload_bufsize - (2 + qos_len))) {
 8015644:	8b7a      	ldrh	r2, [r7, #26]
 8015646:	8bbb      	ldrh	r3, [r7, #28]
 8015648:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801564a:	1acb      	subs	r3, r1, r3
 801564c:	3b02      	subs	r3, #2
      if ((topic_len > length - (2 + qos_len)) ||
 801564e:	429a      	cmp	r2, r3
 8015650:	f200 80f6 	bhi.w	8015840 <mqtt_message_received+0x348>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short PUBLISH packet (topic)\n"));
        goto out_disconnect;
      }

      topic = var_hdr_payload + 2;
 8015654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015656:	3302      	adds	r3, #2
 8015658:	617b      	str	r3, [r7, #20]
      after_topic = 2 + topic_len;
 801565a:	8b7b      	ldrh	r3, [r7, #26]
 801565c:	3302      	adds	r3, #2
 801565e:	863b      	strh	r3, [r7, #48]	; 0x30
      /* Check buffer length, add one byte even for QoS 0 so that zero termination will fit */
      if ((after_topic + (qos ? 2U : 1U)) > var_hdr_payload_bufsize) {
 8015660:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8015662:	7ffa      	ldrb	r2, [r7, #31]
 8015664:	2a00      	cmp	r2, #0
 8015666:	d001      	beq.n	801566c <mqtt_message_received+0x174>
 8015668:	2202      	movs	r2, #2
 801566a:	e000      	b.n	801566e <mqtt_message_received+0x176>
 801566c:	2201      	movs	r2, #1
 801566e:	4413      	add	r3, r2
 8015670:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015672:	429a      	cmp	r2, r3
 8015674:	f0c0 80e6 	bcc.w	8015844 <mqtt_message_received+0x34c>
        LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: Receive buffer can not fit topic + pkt_id\n"));
        goto out_disconnect;
      }

      /* id for QoS 1 and 2 */
      if (qos > 0) {
 8015678:	7ffb      	ldrb	r3, [r7, #31]
 801567a:	2b00      	cmp	r3, #0
 801567c:	d01a      	beq.n	80156b4 <mqtt_message_received+0x1bc>
        if (length < after_topic + 2U) {
 801567e:	893a      	ldrh	r2, [r7, #8]
 8015680:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8015682:	3302      	adds	r3, #2
 8015684:	429a      	cmp	r2, r3
 8015686:	f0c0 80df 	bcc.w	8015848 <mqtt_message_received+0x350>
          LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short PUBLISH packet (after_topic)\n"));
          goto out_disconnect;
        }
        client->inpub_pkt_id = ((u16_t)var_hdr_payload[after_topic] << 8) + (u16_t)var_hdr_payload[after_topic + 1];
 801568a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801568c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801568e:	4413      	add	r3, r2
 8015690:	781b      	ldrb	r3, [r3, #0]
 8015692:	b29b      	uxth	r3, r3
 8015694:	021b      	lsls	r3, r3, #8
 8015696:	b29a      	uxth	r2, r3
 8015698:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801569a:	3301      	adds	r3, #1
 801569c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801569e:	440b      	add	r3, r1
 80156a0:	781b      	ldrb	r3, [r3, #0]
 80156a2:	b29b      	uxth	r3, r3
 80156a4:	4413      	add	r3, r2
 80156a6:	b29a      	uxth	r2, r3
 80156a8:	68fb      	ldr	r3, [r7, #12]
 80156aa:	811a      	strh	r2, [r3, #8]
        after_topic += 2;
 80156ac:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80156ae:	3302      	adds	r3, #2
 80156b0:	863b      	strh	r3, [r7, #48]	; 0x30
 80156b2:	e002      	b.n	80156ba <mqtt_message_received+0x1c2>
      } else {
        client->inpub_pkt_id = 0;
 80156b4:	68fb      	ldr	r3, [r7, #12]
 80156b6:	2200      	movs	r2, #0
 80156b8:	811a      	strh	r2, [r3, #8]
      }
      /* Take backup of byte after topic */
      bkp = topic[topic_len];
 80156ba:	8b7b      	ldrh	r3, [r7, #26]
 80156bc:	697a      	ldr	r2, [r7, #20]
 80156be:	4413      	add	r3, r2
 80156c0:	781b      	ldrb	r3, [r3, #0]
 80156c2:	74fb      	strb	r3, [r7, #19]
      /* Zero terminate string */
      topic[topic_len] = 0;
 80156c4:	8b7b      	ldrh	r3, [r7, #26]
 80156c6:	697a      	ldr	r2, [r7, #20]
 80156c8:	4413      	add	r3, r2
 80156ca:	2200      	movs	r2, #0
 80156cc:	701a      	strb	r2, [r3, #0]
      /* Payload data remaining in receive buffer */
      payload_length = length - after_topic;
 80156ce:	893a      	ldrh	r2, [r7, #8]
 80156d0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80156d2:	1ad3      	subs	r3, r2, r3
 80156d4:	867b      	strh	r3, [r7, #50]	; 0x32
      payload_offset = after_topic;
 80156d6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80156d8:	86bb      	strh	r3, [r7, #52]	; 0x34

      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_incomming_publish: Received message with QoS %d at topic: %s, payload length %"U32_F"\n",
                                     qos, topic, remaining_length + payload_length));
      if (client->pub_cb != NULL) {
 80156da:	68fb      	ldr	r3, [r7, #12]
 80156dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80156de:	2b00      	cmp	r3, #0
 80156e0:	d008      	beq.n	80156f4 <mqtt_message_received+0x1fc>
        client->pub_cb(client->inpub_arg, (const char *)topic, remaining_length + payload_length);
 80156e2:	68fb      	ldr	r3, [r7, #12]
 80156e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80156e6:	68fa      	ldr	r2, [r7, #12]
 80156e8:	6dd0      	ldr	r0, [r2, #92]	; 0x5c
 80156ea:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 80156ec:	687a      	ldr	r2, [r7, #4]
 80156ee:	440a      	add	r2, r1
 80156f0:	6979      	ldr	r1, [r7, #20]
 80156f2:	4798      	blx	r3
      }
      /* Restore byte after topic */
      topic[topic_len] = bkp;
 80156f4:	8b7b      	ldrh	r3, [r7, #26]
 80156f6:	697a      	ldr	r2, [r7, #20]
 80156f8:	4413      	add	r3, r2
 80156fa:	7cfa      	ldrb	r2, [r7, #19]
 80156fc:	701a      	strb	r2, [r3, #0]
    }
    if (payload_length > 0 || remaining_length == 0) {
 80156fe:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8015700:	2b00      	cmp	r3, #0
 8015702:	d103      	bne.n	801570c <mqtt_message_received+0x214>
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	2b00      	cmp	r3, #0
 8015708:	f040 8094 	bne.w	8015834 <mqtt_message_received+0x33c>
      if (length < (size_t)(payload_offset + payload_length)) {
 801570c:	893b      	ldrh	r3, [r7, #8]
 801570e:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8015710:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8015712:	440a      	add	r2, r1
 8015714:	4293      	cmp	r3, r2
 8015716:	f0c0 8099 	bcc.w	801584c <mqtt_message_received+0x354>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short packet (payload)\n"));
        goto out_disconnect;
      }
      client->data_cb(client->inpub_arg, var_hdr_payload + payload_offset, payload_length, remaining_length == 0 ? MQTT_DATA_FLAG_LAST : 0);
 801571a:	68fb      	ldr	r3, [r7, #12]
 801571c:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 801571e:	68fb      	ldr	r3, [r7, #12]
 8015720:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8015722:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8015724:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015726:	18d1      	adds	r1, r2, r3
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	2b00      	cmp	r3, #0
 801572c:	bf0c      	ite	eq
 801572e:	2301      	moveq	r3, #1
 8015730:	2300      	movne	r3, #0
 8015732:	b2db      	uxtb	r3, r3
 8015734:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8015736:	47a0      	blx	r4
      /* Reply if QoS > 0 */
      if (remaining_length == 0 && qos > 0) {
 8015738:	687b      	ldr	r3, [r7, #4]
 801573a:	2b00      	cmp	r3, #0
 801573c:	d17a      	bne.n	8015834 <mqtt_message_received+0x33c>
 801573e:	7ffb      	ldrb	r3, [r7, #31]
 8015740:	2b00      	cmp	r3, #0
 8015742:	d077      	beq.n	8015834 <mqtt_message_received+0x33c>
        /* Send PUBACK for QoS 1 or PUBREC for QoS 2 */
        u8_t resp_msg = (qos == 1) ? MQTT_MSG_TYPE_PUBACK : MQTT_MSG_TYPE_PUBREC;
 8015744:	7ffb      	ldrb	r3, [r7, #31]
 8015746:	2b01      	cmp	r3, #1
 8015748:	d101      	bne.n	801574e <mqtt_message_received+0x256>
 801574a:	2304      	movs	r3, #4
 801574c:	e000      	b.n	8015750 <mqtt_message_received+0x258>
 801574e:	2305      	movs	r3, #5
 8015750:	74bb      	strb	r3, [r7, #18]
        LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_incomming_publish: Sending publish response: %s with pkt_id: %d\n",
                                       mqtt_msg_type_to_str(resp_msg), client->inpub_pkt_id));
        pub_ack_rec_rel_response(client, resp_msg, client->inpub_pkt_id, 0);
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	891a      	ldrh	r2, [r3, #8]
 8015756:	7cb9      	ldrb	r1, [r7, #18]
 8015758:	2300      	movs	r3, #0
 801575a:	68f8      	ldr	r0, [r7, #12]
 801575c:	f7ff fe74 	bl	8015448 <pub_ack_rec_rel_response>
 8015760:	e068      	b.n	8015834 <mqtt_message_received+0x33c>
      }
    }
  } else {
    /* Get packet identifier */
    pkt_id = (u16_t)var_hdr_payload[0] << 8;
 8015762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015764:	781b      	ldrb	r3, [r3, #0]
 8015766:	b29b      	uxth	r3, r3
 8015768:	021b      	lsls	r3, r3, #8
 801576a:	84bb      	strh	r3, [r7, #36]	; 0x24
    pkt_id |= (u16_t)var_hdr_payload[1];
 801576c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801576e:	3301      	adds	r3, #1
 8015770:	781b      	ldrb	r3, [r3, #0]
 8015772:	b29a      	uxth	r2, r3
 8015774:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015776:	4313      	orrs	r3, r2
 8015778:	84bb      	strh	r3, [r7, #36]	; 0x24
    if (pkt_id == 0) {
 801577a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801577c:	2b00      	cmp	r3, #0
 801577e:	d067      	beq.n	8015850 <mqtt_message_received+0x358>
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: Got message with illegal packet identifier: 0\n"));
      goto out_disconnect;
    }
    if (pkt_type == MQTT_MSG_TYPE_PUBREC) {
 8015780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015784:	2b05      	cmp	r3, #5
 8015786:	d111      	bne.n	80157ac <mqtt_message_received+0x2b4>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: PUBREC, sending PUBREL with pkt_id: %d\n", pkt_id));
      pub_ack_rec_rel_response(client, MQTT_MSG_TYPE_PUBREL, pkt_id, 1);
 8015788:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801578a:	2301      	movs	r3, #1
 801578c:	2106      	movs	r1, #6
 801578e:	68f8      	ldr	r0, [r7, #12]
 8015790:	f7ff fe5a 	bl	8015448 <pub_ack_rec_rel_response>
 8015794:	e04e      	b.n	8015834 <mqtt_message_received+0x33c>
 8015796:	bf00      	nop
 8015798:	080279a8 	.word	0x080279a8
 801579c:	08027bdc 	.word	0x08027bdc
 80157a0:	08027a20 	.word	0x08027a20
 80157a4:	08027c0c 	.word	0x08027c0c
 80157a8:	08027c30 	.word	0x08027c30

    } else if (pkt_type == MQTT_MSG_TYPE_PUBREL) {
 80157ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80157b0:	2b06      	cmp	r3, #6
 80157b2:	d106      	bne.n	80157c2 <mqtt_message_received+0x2ca>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: PUBREL, sending PUBCOMP response with pkt_id: %d\n", pkt_id));
      pub_ack_rec_rel_response(client, MQTT_MSG_TYPE_PUBCOMP, pkt_id, 0);
 80157b4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80157b6:	2300      	movs	r3, #0
 80157b8:	2107      	movs	r1, #7
 80157ba:	68f8      	ldr	r0, [r7, #12]
 80157bc:	f7ff fe44 	bl	8015448 <pub_ack_rec_rel_response>
 80157c0:	e038      	b.n	8015834 <mqtt_message_received+0x33c>

    } else if (pkt_type == MQTT_MSG_TYPE_SUBACK || pkt_type == MQTT_MSG_TYPE_UNSUBACK ||
 80157c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80157c6:	2b09      	cmp	r3, #9
 80157c8:	d00b      	beq.n	80157e2 <mqtt_message_received+0x2ea>
 80157ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80157ce:	2b0b      	cmp	r3, #11
 80157d0:	d007      	beq.n	80157e2 <mqtt_message_received+0x2ea>
 80157d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80157d6:	2b07      	cmp	r3, #7
 80157d8:	d003      	beq.n	80157e2 <mqtt_message_received+0x2ea>
               pkt_type == MQTT_MSG_TYPE_PUBCOMP || pkt_type == MQTT_MSG_TYPE_PUBACK) {
 80157da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80157de:	2b04      	cmp	r3, #4
 80157e0:	d138      	bne.n	8015854 <mqtt_message_received+0x35c>
      struct mqtt_request_t *r = mqtt_take_request(&client->pend_req_queue, pkt_id);
 80157e2:	68fb      	ldr	r3, [r7, #12]
 80157e4:	3318      	adds	r3, #24
 80157e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80157e8:	4611      	mov	r1, r2
 80157ea:	4618      	mov	r0, r3
 80157ec:	f7ff fb4a 	bl	8014e84 <mqtt_take_request>
 80157f0:	6238      	str	r0, [r7, #32]
      if (r != NULL) {
 80157f2:	6a3b      	ldr	r3, [r7, #32]
 80157f4:	2b00      	cmp	r3, #0
 80157f6:	d01c      	beq.n	8015832 <mqtt_message_received+0x33a>
        LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: %s response with id %d\n", mqtt_msg_type_to_str(pkt_type), pkt_id));
        if (pkt_type == MQTT_MSG_TYPE_SUBACK) {
 80157f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80157fc:	2b09      	cmp	r3, #9
 80157fe:	d10a      	bne.n	8015816 <mqtt_message_received+0x31e>
          if (length < 3) {
 8015800:	893b      	ldrh	r3, [r7, #8]
 8015802:	2b02      	cmp	r3, #2
 8015804:	d928      	bls.n	8015858 <mqtt_message_received+0x360>
            LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: To small SUBACK packet\n"));
            goto out_disconnect;
          } else {
            mqtt_incomming_suback(r, var_hdr_payload[2]);
 8015806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015808:	3302      	adds	r3, #2
 801580a:	781b      	ldrb	r3, [r3, #0]
 801580c:	4619      	mov	r1, r3
 801580e:	6a38      	ldr	r0, [r7, #32]
 8015810:	f7ff fe57 	bl	80154c2 <mqtt_incomming_suback>
 8015814:	e00a      	b.n	801582c <mqtt_message_received+0x334>
          }
        } else if (r->cb != NULL) {
 8015816:	6a3b      	ldr	r3, [r7, #32]
 8015818:	685b      	ldr	r3, [r3, #4]
 801581a:	2b00      	cmp	r3, #0
 801581c:	d006      	beq.n	801582c <mqtt_message_received+0x334>
          r->cb(r->arg, ERR_OK);
 801581e:	6a3b      	ldr	r3, [r7, #32]
 8015820:	685b      	ldr	r3, [r3, #4]
 8015822:	6a3a      	ldr	r2, [r7, #32]
 8015824:	6892      	ldr	r2, [r2, #8]
 8015826:	2100      	movs	r1, #0
 8015828:	4610      	mov	r0, r2
 801582a:	4798      	blx	r3
        }
        mqtt_delete_request(r);
 801582c:	6a38      	ldr	r0, [r7, #32]
 801582e:	f7ff fb19 	bl	8014e64 <mqtt_delete_request>
               pkt_type == MQTT_MSG_TYPE_PUBCOMP || pkt_type == MQTT_MSG_TYPE_PUBACK) {
 8015832:	bf00      	nop
    } else {
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ( "mqtt_message_received: Received unknown message type: %d\n", pkt_type));
      goto out_disconnect;
    }
  }
  return res;
 8015834:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015836:	e012      	b.n	801585e <mqtt_message_received+0x366>
        goto out_disconnect;
 8015838:	bf00      	nop
 801583a:	e00e      	b.n	801585a <mqtt_message_received+0x362>
        goto out_disconnect;
 801583c:	bf00      	nop
 801583e:	e00c      	b.n	801585a <mqtt_message_received+0x362>
        goto out_disconnect;
 8015840:	bf00      	nop
 8015842:	e00a      	b.n	801585a <mqtt_message_received+0x362>
        goto out_disconnect;
 8015844:	bf00      	nop
 8015846:	e008      	b.n	801585a <mqtt_message_received+0x362>
          goto out_disconnect;
 8015848:	bf00      	nop
 801584a:	e006      	b.n	801585a <mqtt_message_received+0x362>
        goto out_disconnect;
 801584c:	bf00      	nop
 801584e:	e004      	b.n	801585a <mqtt_message_received+0x362>
      goto out_disconnect;
 8015850:	bf00      	nop
 8015852:	e002      	b.n	801585a <mqtt_message_received+0x362>
      goto out_disconnect;
 8015854:	bf00      	nop
 8015856:	e000      	b.n	801585a <mqtt_message_received+0x362>
            goto out_disconnect;
 8015858:	bf00      	nop
out_disconnect:
  return MQTT_CONNECT_DISCONNECTED;
 801585a:	f44f 7380 	mov.w	r3, #256	; 0x100
}
 801585e:	4618      	mov	r0, r3
 8015860:	373c      	adds	r7, #60	; 0x3c
 8015862:	46bd      	mov	sp, r7
 8015864:	bd90      	pop	{r4, r7, pc}
 8015866:	bf00      	nop

08015868 <mqtt_parse_incoming>:
 * @param p PBUF chain of received data
 * @return Connection status
 */
static mqtt_connection_status_t
mqtt_parse_incoming(mqtt_client_t *client, struct pbuf *p)
{
 8015868:	b580      	push	{r7, lr}
 801586a:	b088      	sub	sp, #32
 801586c:	af00      	add	r7, sp, #0
 801586e:	6078      	str	r0, [r7, #4]
 8015870:	6039      	str	r1, [r7, #0]
  u16_t in_offset = 0;
 8015872:	2300      	movs	r3, #0
 8015874:	83fb      	strh	r3, [r7, #30]
  u32_t msg_rem_len = 0;
 8015876:	2300      	movs	r3, #0
 8015878:	61bb      	str	r3, [r7, #24]
  u8_t fixed_hdr_idx = 0;
 801587a:	2300      	movs	r3, #0
 801587c:	75fb      	strb	r3, [r7, #23]
  u8_t b = 0;
 801587e:	2300      	movs	r3, #0
 8015880:	75bb      	strb	r3, [r7, #22]

  while (p->tot_len > in_offset) {
 8015882:	e0bc      	b.n	80159fe <mqtt_parse_incoming+0x196>
    /* We ALWAYS parse the header here first. Even if the header was not
       included in this segment, we re-parse it here by buffering it in
       client->rx_buffer. client->msg_idx keeps track of this. */
    if ((fixed_hdr_idx < 2) || ((b & 0x80) != 0)) {
 8015884:	7dfb      	ldrb	r3, [r7, #23]
 8015886:	2b01      	cmp	r3, #1
 8015888:	d903      	bls.n	8015892 <mqtt_parse_incoming+0x2a>
 801588a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 801588e:	2b00      	cmp	r3, #0
 8015890:	da4d      	bge.n	801592e <mqtt_parse_incoming+0xc6>

      if (fixed_hdr_idx < client->msg_idx) {
 8015892:	7dfa      	ldrb	r2, [r7, #23]
 8015894:	687b      	ldr	r3, [r7, #4]
 8015896:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015898:	429a      	cmp	r2, r3
 801589a:	d206      	bcs.n	80158aa <mqtt_parse_incoming+0x42>
        /* parse header from old pbuf (buffered in client->rx_buffer) */
        b = client->rx_buffer[fixed_hdr_idx];
 801589c:	7dfb      	ldrb	r3, [r7, #23]
 801589e:	687a      	ldr	r2, [r7, #4]
 80158a0:	4413      	add	r3, r2
 80158a2:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80158a6:	75bb      	strb	r3, [r7, #22]
 80158a8:	e012      	b.n	80158d0 <mqtt_parse_incoming+0x68>
      } else {
        /* parse header from this pbuf and save it in client->rx_buffer in case
           it comes in segmented */
        b = pbuf_get_at(p, in_offset++);
 80158aa:	8bfb      	ldrh	r3, [r7, #30]
 80158ac:	1c5a      	adds	r2, r3, #1
 80158ae:	83fa      	strh	r2, [r7, #30]
 80158b0:	4619      	mov	r1, r3
 80158b2:	6838      	ldr	r0, [r7, #0]
 80158b4:	f002 fcca 	bl	801824c <pbuf_get_at>
 80158b8:	4603      	mov	r3, r0
 80158ba:	75bb      	strb	r3, [r7, #22]
        client->rx_buffer[client->msg_idx++] = b;
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80158c0:	1c59      	adds	r1, r3, #1
 80158c2:	687a      	ldr	r2, [r7, #4]
 80158c4:	6691      	str	r1, [r2, #104]	; 0x68
 80158c6:	687a      	ldr	r2, [r7, #4]
 80158c8:	4413      	add	r3, r2
 80158ca:	7dba      	ldrb	r2, [r7, #22]
 80158cc:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
      }
      fixed_hdr_idx++;
 80158d0:	7dfb      	ldrb	r3, [r7, #23]
 80158d2:	3301      	adds	r3, #1
 80158d4:	75fb      	strb	r3, [r7, #23]

      if (fixed_hdr_idx >= 2) {
 80158d6:	7dfb      	ldrb	r3, [r7, #23]
 80158d8:	2b01      	cmp	r3, #1
 80158da:	f240 8090 	bls.w	80159fe <mqtt_parse_incoming+0x196>
        /* fixed header contains at least 2 bytes but can contain more, depending on
           'remaining length'. All bytes but the last of this have 0x80 set to
           indicate more bytes are coming. */
        msg_rem_len |= (u32_t)(b & 0x7f) << ((fixed_hdr_idx - 2) * 7);
 80158de:	7dbb      	ldrb	r3, [r7, #22]
 80158e0:	f003 017f 	and.w	r1, r3, #127	; 0x7f
 80158e4:	7dfb      	ldrb	r3, [r7, #23]
 80158e6:	1e9a      	subs	r2, r3, #2
 80158e8:	4613      	mov	r3, r2
 80158ea:	00db      	lsls	r3, r3, #3
 80158ec:	1a9b      	subs	r3, r3, r2
 80158ee:	fa01 f303 	lsl.w	r3, r1, r3
 80158f2:	69ba      	ldr	r2, [r7, #24]
 80158f4:	4313      	orrs	r3, r2
 80158f6:	61bb      	str	r3, [r7, #24]
        if ((b & 0x80) == 0) {
 80158f8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	db7e      	blt.n	80159fe <mqtt_parse_incoming+0x196>
          /* fixed header is done */
          LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_parse_incoming: Remaining length after fixed header: %"U32_F"\n", msg_rem_len));
          if (msg_rem_len == 0) {
 8015900:	69bb      	ldr	r3, [r7, #24]
 8015902:	2b00      	cmp	r3, #0
 8015904:	d10b      	bne.n	801591e <mqtt_parse_incoming+0xb6>
            /* Complete message with no extra headers of payload received */
            mqtt_message_received(client, fixed_hdr_idx, 0, 0);
 8015906:	7df9      	ldrb	r1, [r7, #23]
 8015908:	2300      	movs	r3, #0
 801590a:	2200      	movs	r2, #0
 801590c:	6878      	ldr	r0, [r7, #4]
 801590e:	f7ff fdf3 	bl	80154f8 <mqtt_message_received>
            client->msg_idx = 0;
 8015912:	687b      	ldr	r3, [r7, #4]
 8015914:	2200      	movs	r2, #0
 8015916:	669a      	str	r2, [r3, #104]	; 0x68
            fixed_hdr_idx = 0;
 8015918:	2300      	movs	r3, #0
 801591a:	75fb      	strb	r3, [r7, #23]
 801591c:	e06f      	b.n	80159fe <mqtt_parse_incoming+0x196>
          } else {
            /* Bytes remaining in message (changes remaining length if this is
               not the first segment of this message) */
            msg_rem_len = (msg_rem_len + fixed_hdr_idx) - client->msg_idx;
 801591e:	7dfa      	ldrb	r2, [r7, #23]
 8015920:	69bb      	ldr	r3, [r7, #24]
 8015922:	441a      	add	r2, r3
 8015924:	687b      	ldr	r3, [r7, #4]
 8015926:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8015928:	1ad3      	subs	r3, r2, r3
 801592a:	61bb      	str	r3, [r7, #24]
      if (fixed_hdr_idx >= 2) {
 801592c:	e067      	b.n	80159fe <mqtt_parse_incoming+0x196>
      }
    } else {
      /* Fixed header has been parsed, parse variable header */
      u16_t cpy_len, cpy_start, buffer_space;

      cpy_start = (client->msg_idx - fixed_hdr_idx) % (MQTT_VAR_HEADER_BUFFER_LEN - fixed_hdr_idx) + fixed_hdr_idx;
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8015932:	7dfb      	ldrb	r3, [r7, #23]
 8015934:	1ad3      	subs	r3, r2, r3
 8015936:	7dfa      	ldrb	r2, [r7, #23]
 8015938:	f1c2 0280 	rsb	r2, r2, #128	; 0x80
 801593c:	fbb3 f1f2 	udiv	r1, r3, r2
 8015940:	fb01 f202 	mul.w	r2, r1, r2
 8015944:	1a9b      	subs	r3, r3, r2
 8015946:	b29a      	uxth	r2, r3
 8015948:	7dfb      	ldrb	r3, [r7, #23]
 801594a:	b29b      	uxth	r3, r3
 801594c:	4413      	add	r3, r2
 801594e:	827b      	strh	r3, [r7, #18]

      /* Allow to copy the lesser one of available length in input data or bytes remaining in message */
      cpy_len = (u16_t)LWIP_MIN((u16_t)(p->tot_len - in_offset), msg_rem_len);
 8015950:	683b      	ldr	r3, [r7, #0]
 8015952:	891a      	ldrh	r2, [r3, #8]
 8015954:	8bfb      	ldrh	r3, [r7, #30]
 8015956:	1ad3      	subs	r3, r2, r3
 8015958:	b29b      	uxth	r3, r3
 801595a:	461a      	mov	r2, r3
 801595c:	69bb      	ldr	r3, [r7, #24]
 801595e:	4293      	cmp	r3, r2
 8015960:	d905      	bls.n	801596e <mqtt_parse_incoming+0x106>
 8015962:	683b      	ldr	r3, [r7, #0]
 8015964:	891a      	ldrh	r2, [r3, #8]
 8015966:	8bfb      	ldrh	r3, [r7, #30]
 8015968:	1ad3      	subs	r3, r2, r3
 801596a:	b29b      	uxth	r3, r3
 801596c:	e001      	b.n	8015972 <mqtt_parse_incoming+0x10a>
 801596e:	69bb      	ldr	r3, [r7, #24]
 8015970:	b29b      	uxth	r3, r3
 8015972:	82bb      	strh	r3, [r7, #20]

      /* Limit to available space in buffer */
      buffer_space = MQTT_VAR_HEADER_BUFFER_LEN - cpy_start;
 8015974:	8a7b      	ldrh	r3, [r7, #18]
 8015976:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 801597a:	823b      	strh	r3, [r7, #16]
      if (cpy_len > buffer_space) {
 801597c:	8aba      	ldrh	r2, [r7, #20]
 801597e:	8a3b      	ldrh	r3, [r7, #16]
 8015980:	429a      	cmp	r2, r3
 8015982:	d901      	bls.n	8015988 <mqtt_parse_incoming+0x120>
        cpy_len = buffer_space;
 8015984:	8a3b      	ldrh	r3, [r7, #16]
 8015986:	82bb      	strh	r3, [r7, #20]
      }
      pbuf_copy_partial(p, client->rx_buffer + cpy_start, cpy_len, in_offset);
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 801598e:	8a7b      	ldrh	r3, [r7, #18]
 8015990:	18d1      	adds	r1, r2, r3
 8015992:	8bfb      	ldrh	r3, [r7, #30]
 8015994:	8aba      	ldrh	r2, [r7, #20]
 8015996:	6838      	ldr	r0, [r7, #0]
 8015998:	f002 fb8a 	bl	80180b0 <pbuf_copy_partial>

      /* Advance get and put indexes  */
      client->msg_idx += cpy_len;
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80159a0:	8abb      	ldrh	r3, [r7, #20]
 80159a2:	441a      	add	r2, r3
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	669a      	str	r2, [r3, #104]	; 0x68
      in_offset += cpy_len;
 80159a8:	8bfa      	ldrh	r2, [r7, #30]
 80159aa:	8abb      	ldrh	r3, [r7, #20]
 80159ac:	4413      	add	r3, r2
 80159ae:	83fb      	strh	r3, [r7, #30]
      msg_rem_len -= cpy_len;
 80159b0:	8abb      	ldrh	r3, [r7, #20]
 80159b2:	69ba      	ldr	r2, [r7, #24]
 80159b4:	1ad3      	subs	r3, r2, r3
 80159b6:	61bb      	str	r3, [r7, #24]

      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_parse_incoming: msg_idx: %"U32_F", cpy_len: %"U16_F", remaining %"U32_F"\n", client->msg_idx, cpy_len, msg_rem_len));
      if ((msg_rem_len == 0) || (cpy_len == buffer_space)) {
 80159b8:	69bb      	ldr	r3, [r7, #24]
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	d003      	beq.n	80159c6 <mqtt_parse_incoming+0x15e>
 80159be:	8aba      	ldrh	r2, [r7, #20]
 80159c0:	8a3b      	ldrh	r3, [r7, #16]
 80159c2:	429a      	cmp	r2, r3
 80159c4:	d11b      	bne.n	80159fe <mqtt_parse_incoming+0x196>
        /* Whole message received or buffer is full */
        mqtt_connection_status_t res = mqtt_message_received(client, fixed_hdr_idx, (cpy_start + cpy_len) - fixed_hdr_idx, msg_rem_len);
 80159c6:	8a7a      	ldrh	r2, [r7, #18]
 80159c8:	8abb      	ldrh	r3, [r7, #20]
 80159ca:	4413      	add	r3, r2
 80159cc:	b29a      	uxth	r2, r3
 80159ce:	7dfb      	ldrb	r3, [r7, #23]
 80159d0:	b29b      	uxth	r3, r3
 80159d2:	1ad3      	subs	r3, r2, r3
 80159d4:	b29a      	uxth	r2, r3
 80159d6:	7df9      	ldrb	r1, [r7, #23]
 80159d8:	69bb      	ldr	r3, [r7, #24]
 80159da:	6878      	ldr	r0, [r7, #4]
 80159dc:	f7ff fd8c 	bl	80154f8 <mqtt_message_received>
 80159e0:	4603      	mov	r3, r0
 80159e2:	81fb      	strh	r3, [r7, #14]
        if (res != MQTT_CONNECT_ACCEPTED) {
 80159e4:	89fb      	ldrh	r3, [r7, #14]
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d001      	beq.n	80159ee <mqtt_parse_incoming+0x186>
          return res;
 80159ea:	89fb      	ldrh	r3, [r7, #14]
 80159ec:	e00e      	b.n	8015a0c <mqtt_parse_incoming+0x1a4>
        }
        if (msg_rem_len == 0) {
 80159ee:	69bb      	ldr	r3, [r7, #24]
 80159f0:	2b00      	cmp	r3, #0
 80159f2:	d104      	bne.n	80159fe <mqtt_parse_incoming+0x196>
          /* Reset parser state */
          client->msg_idx = 0;
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	2200      	movs	r2, #0
 80159f8:	669a      	str	r2, [r3, #104]	; 0x68
          /* msg_tot_len = 0; */
          fixed_hdr_idx = 0;
 80159fa:	2300      	movs	r3, #0
 80159fc:	75fb      	strb	r3, [r7, #23]
  while (p->tot_len > in_offset) {
 80159fe:	683b      	ldr	r3, [r7, #0]
 8015a00:	891b      	ldrh	r3, [r3, #8]
 8015a02:	8bfa      	ldrh	r2, [r7, #30]
 8015a04:	429a      	cmp	r2, r3
 8015a06:	f4ff af3d 	bcc.w	8015884 <mqtt_parse_incoming+0x1c>
        }
      }
    }
  }
  return MQTT_CONNECT_ACCEPTED;
 8015a0a:	2300      	movs	r3, #0
}
 8015a0c:	4618      	mov	r0, r3
 8015a0e:	3720      	adds	r7, #32
 8015a10:	46bd      	mov	sp, r7
 8015a12:	bd80      	pop	{r7, pc}

08015a14 <mqtt_tcp_recv_cb>:
 * @param err Passed as return value if not ERR_OK
 * @return ERR_OK or err passed into callback
 */
static err_t
mqtt_tcp_recv_cb(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8015a14:	b580      	push	{r7, lr}
 8015a16:	b086      	sub	sp, #24
 8015a18:	af00      	add	r7, sp, #0
 8015a1a:	60f8      	str	r0, [r7, #12]
 8015a1c:	60b9      	str	r1, [r7, #8]
 8015a1e:	607a      	str	r2, [r7, #4]
 8015a20:	70fb      	strb	r3, [r7, #3]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 8015a22:	68fb      	ldr	r3, [r7, #12]
 8015a24:	617b      	str	r3, [r7, #20]
  LWIP_ASSERT("mqtt_tcp_recv_cb: client != NULL", client != NULL);
 8015a26:	697b      	ldr	r3, [r7, #20]
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d106      	bne.n	8015a3a <mqtt_tcp_recv_cb+0x26>
 8015a2c:	4b24      	ldr	r3, [pc, #144]	; (8015ac0 <mqtt_tcp_recv_cb+0xac>)
 8015a2e:	f240 32a7 	movw	r2, #935	; 0x3a7
 8015a32:	4924      	ldr	r1, [pc, #144]	; (8015ac4 <mqtt_tcp_recv_cb+0xb0>)
 8015a34:	4824      	ldr	r0, [pc, #144]	; (8015ac8 <mqtt_tcp_recv_cb+0xb4>)
 8015a36:	f00b fc2d 	bl	8021294 <printf>
  LWIP_ASSERT("mqtt_tcp_recv_cb: client->conn == pcb", client->conn == pcb);
 8015a3a:	697b      	ldr	r3, [r7, #20]
 8015a3c:	68db      	ldr	r3, [r3, #12]
 8015a3e:	68ba      	ldr	r2, [r7, #8]
 8015a40:	429a      	cmp	r2, r3
 8015a42:	d006      	beq.n	8015a52 <mqtt_tcp_recv_cb+0x3e>
 8015a44:	4b1e      	ldr	r3, [pc, #120]	; (8015ac0 <mqtt_tcp_recv_cb+0xac>)
 8015a46:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8015a4a:	4920      	ldr	r1, [pc, #128]	; (8015acc <mqtt_tcp_recv_cb+0xb8>)
 8015a4c:	481e      	ldr	r0, [pc, #120]	; (8015ac8 <mqtt_tcp_recv_cb+0xb4>)
 8015a4e:	f00b fc21 	bl	8021294 <printf>

  if (p == NULL) {
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	2b00      	cmp	r3, #0
 8015a56:	d105      	bne.n	8015a64 <mqtt_tcp_recv_cb+0x50>
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_recv_cb: Recv pbuf=NULL, remote has closed connection\n"));
    mqtt_close(client, MQTT_CONNECT_DISCONNECTED);
 8015a58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8015a5c:	6978      	ldr	r0, [r7, #20]
 8015a5e:	f7ff fbfb 	bl	8015258 <mqtt_close>
 8015a62:	e027      	b.n	8015ab4 <mqtt_tcp_recv_cb+0xa0>
  } else {
    mqtt_connection_status_t res;
    if (err != ERR_OK) {
 8015a64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	d005      	beq.n	8015a78 <mqtt_tcp_recv_cb+0x64>
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_tcp_recv_cb: Recv err=%d\n", err));
      pbuf_free(p);
 8015a6c:	6878      	ldr	r0, [r7, #4]
 8015a6e:	f002 f929 	bl	8017cc4 <pbuf_free>
      return err;
 8015a72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015a76:	e01e      	b.n	8015ab6 <mqtt_tcp_recv_cb+0xa2>
    }

    /* Tell remote that data has been received */
    altcp_recved(pcb, p->tot_len);
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	891b      	ldrh	r3, [r3, #8]
 8015a7c:	4619      	mov	r1, r3
 8015a7e:	68b8      	ldr	r0, [r7, #8]
 8015a80:	f003 f816 	bl	8018ab0 <tcp_recved>
    res = mqtt_parse_incoming(client, p);
 8015a84:	6879      	ldr	r1, [r7, #4]
 8015a86:	6978      	ldr	r0, [r7, #20]
 8015a88:	f7ff feee 	bl	8015868 <mqtt_parse_incoming>
 8015a8c:	4603      	mov	r3, r0
 8015a8e:	827b      	strh	r3, [r7, #18]
    pbuf_free(p);
 8015a90:	6878      	ldr	r0, [r7, #4]
 8015a92:	f002 f917 	bl	8017cc4 <pbuf_free>

    if (res != MQTT_CONNECT_ACCEPTED) {
 8015a96:	8a7b      	ldrh	r3, [r7, #18]
 8015a98:	2b00      	cmp	r3, #0
 8015a9a:	d004      	beq.n	8015aa6 <mqtt_tcp_recv_cb+0x92>
      mqtt_close(client, res);
 8015a9c:	8a7b      	ldrh	r3, [r7, #18]
 8015a9e:	4619      	mov	r1, r3
 8015aa0:	6978      	ldr	r0, [r7, #20]
 8015aa2:	f7ff fbd9 	bl	8015258 <mqtt_close>
    }
    /* If keep alive functionality is used */
    if (client->keep_alive != 0) {
 8015aa6:	697b      	ldr	r3, [r7, #20]
 8015aa8:	885b      	ldrh	r3, [r3, #2]
 8015aaa:	2b00      	cmp	r3, #0
 8015aac:	d002      	beq.n	8015ab4 <mqtt_tcp_recv_cb+0xa0>
      /* Reset server alive watchdog */
      client->server_watchdog = 0;
 8015aae:	697b      	ldr	r3, [r7, #20]
 8015ab0:	2200      	movs	r2, #0
 8015ab2:	809a      	strh	r2, [r3, #4]
    }

  }
  return ERR_OK;
 8015ab4:	2300      	movs	r3, #0
}
 8015ab6:	4618      	mov	r0, r3
 8015ab8:	3718      	adds	r7, #24
 8015aba:	46bd      	mov	sp, r7
 8015abc:	bd80      	pop	{r7, pc}
 8015abe:	bf00      	nop
 8015ac0:	080279a8 	.word	0x080279a8
 8015ac4:	08027c48 	.word	0x08027c48
 8015ac8:	08027a20 	.word	0x08027a20
 8015acc:	08027c6c 	.word	0x08027c6c

08015ad0 <mqtt_tcp_sent_cb>:
 * @param len Number of bytes sent
 * @return ERR_OK
 */
static err_t
mqtt_tcp_sent_cb(void *arg, struct altcp_pcb *tpcb, u16_t len)
{
 8015ad0:	b580      	push	{r7, lr}
 8015ad2:	b086      	sub	sp, #24
 8015ad4:	af00      	add	r7, sp, #0
 8015ad6:	60f8      	str	r0, [r7, #12]
 8015ad8:	60b9      	str	r1, [r7, #8]
 8015ada:	4613      	mov	r3, r2
 8015adc:	80fb      	strh	r3, [r7, #6]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 8015ade:	68fb      	ldr	r3, [r7, #12]
 8015ae0:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(tpcb);
  LWIP_UNUSED_ARG(len);

  if (client->conn_state == MQTT_CONNECTED) {
 8015ae2:	697b      	ldr	r3, [r7, #20]
 8015ae4:	7a9b      	ldrb	r3, [r3, #10]
 8015ae6:	2b03      	cmp	r3, #3
 8015ae8:	d127      	bne.n	8015b3a <mqtt_tcp_sent_cb+0x6a>
    struct mqtt_request_t *r;

    /* Reset keep-alive send timer and server watchdog */
    client->cyclic_tick = 0;
 8015aea:	697b      	ldr	r3, [r7, #20]
 8015aec:	2200      	movs	r2, #0
 8015aee:	801a      	strh	r2, [r3, #0]
    client->server_watchdog = 0;
 8015af0:	697b      	ldr	r3, [r7, #20]
 8015af2:	2200      	movs	r2, #0
 8015af4:	809a      	strh	r2, [r3, #4]
    /* QoS 0 publish has no response from server, so call its callbacks here */
    while ((r = mqtt_take_request(&client->pend_req_queue, 0)) != NULL) {
 8015af6:	e00d      	b.n	8015b14 <mqtt_tcp_sent_cb+0x44>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_sent_cb: Calling QoS 0 publish complete callback\n"));
      if (r->cb != NULL) {
 8015af8:	693b      	ldr	r3, [r7, #16]
 8015afa:	685b      	ldr	r3, [r3, #4]
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	d006      	beq.n	8015b0e <mqtt_tcp_sent_cb+0x3e>
        r->cb(r->arg, ERR_OK);
 8015b00:	693b      	ldr	r3, [r7, #16]
 8015b02:	685b      	ldr	r3, [r3, #4]
 8015b04:	693a      	ldr	r2, [r7, #16]
 8015b06:	6892      	ldr	r2, [r2, #8]
 8015b08:	2100      	movs	r1, #0
 8015b0a:	4610      	mov	r0, r2
 8015b0c:	4798      	blx	r3
      }
      mqtt_delete_request(r);
 8015b0e:	6938      	ldr	r0, [r7, #16]
 8015b10:	f7ff f9a8 	bl	8014e64 <mqtt_delete_request>
    while ((r = mqtt_take_request(&client->pend_req_queue, 0)) != NULL) {
 8015b14:	697b      	ldr	r3, [r7, #20]
 8015b16:	3318      	adds	r3, #24
 8015b18:	2100      	movs	r1, #0
 8015b1a:	4618      	mov	r0, r3
 8015b1c:	f7ff f9b2 	bl	8014e84 <mqtt_take_request>
 8015b20:	6138      	str	r0, [r7, #16]
 8015b22:	693b      	ldr	r3, [r7, #16]
 8015b24:	2b00      	cmp	r3, #0
 8015b26:	d1e7      	bne.n	8015af8 <mqtt_tcp_sent_cb+0x28>
    }
    /* Try send any remaining buffers from output queue */
    mqtt_output_send(&client->output, client->conn);
 8015b28:	697b      	ldr	r3, [r7, #20]
 8015b2a:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 8015b2e:	697b      	ldr	r3, [r7, #20]
 8015b30:	68db      	ldr	r3, [r3, #12]
 8015b32:	4619      	mov	r1, r3
 8015b34:	4610      	mov	r0, r2
 8015b36:	f7ff f84f 	bl	8014bd8 <mqtt_output_send>
  }
  return ERR_OK;
 8015b3a:	2300      	movs	r3, #0
}
 8015b3c:	4618      	mov	r0, r3
 8015b3e:	3718      	adds	r7, #24
 8015b40:	46bd      	mov	sp, r7
 8015b42:	bd80      	pop	{r7, pc}

08015b44 <mqtt_tcp_err_cb>:
 * @param arg MQTT client
 * @param err Error encountered
 */
static void
mqtt_tcp_err_cb(void *arg, err_t err)
{
 8015b44:	b580      	push	{r7, lr}
 8015b46:	b084      	sub	sp, #16
 8015b48:	af00      	add	r7, sp, #0
 8015b4a:	6078      	str	r0, [r7, #4]
 8015b4c:	460b      	mov	r3, r1
 8015b4e:	70fb      	strb	r3, [r7, #3]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	60fb      	str	r3, [r7, #12]
  LWIP_UNUSED_ARG(err); /* only used for debug output */
  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_err_cb: TCP error callback: error %d, arg: %p\n", err, arg));
  LWIP_ASSERT("mqtt_tcp_err_cb: client != NULL", client != NULL);
 8015b54:	68fb      	ldr	r3, [r7, #12]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d106      	bne.n	8015b68 <mqtt_tcp_err_cb+0x24>
 8015b5a:	4b09      	ldr	r3, [pc, #36]	; (8015b80 <mqtt_tcp_err_cb+0x3c>)
 8015b5c:	f240 32f6 	movw	r2, #1014	; 0x3f6
 8015b60:	4908      	ldr	r1, [pc, #32]	; (8015b84 <mqtt_tcp_err_cb+0x40>)
 8015b62:	4809      	ldr	r0, [pc, #36]	; (8015b88 <mqtt_tcp_err_cb+0x44>)
 8015b64:	f00b fb96 	bl	8021294 <printf>
  /* Set conn to null before calling close as pcb is already deallocated*/
  client->conn = 0;
 8015b68:	68fb      	ldr	r3, [r7, #12]
 8015b6a:	2200      	movs	r2, #0
 8015b6c:	60da      	str	r2, [r3, #12]
  mqtt_close(client, MQTT_CONNECT_DISCONNECTED);
 8015b6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8015b72:	68f8      	ldr	r0, [r7, #12]
 8015b74:	f7ff fb70 	bl	8015258 <mqtt_close>
}
 8015b78:	bf00      	nop
 8015b7a:	3710      	adds	r7, #16
 8015b7c:	46bd      	mov	sp, r7
 8015b7e:	bd80      	pop	{r7, pc}
 8015b80:	080279a8 	.word	0x080279a8
 8015b84:	08027c94 	.word	0x08027c94
 8015b88:	08027a20 	.word	0x08027a20

08015b8c <mqtt_tcp_poll_cb>:
 * @param tpcb TCP connection handle
 * @return err ERR_OK
 */
static err_t
mqtt_tcp_poll_cb(void *arg, struct altcp_pcb *tpcb)
{
 8015b8c:	b580      	push	{r7, lr}
 8015b8e:	b084      	sub	sp, #16
 8015b90:	af00      	add	r7, sp, #0
 8015b92:	6078      	str	r0, [r7, #4]
 8015b94:	6039      	str	r1, [r7, #0]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 8015b96:	687b      	ldr	r3, [r7, #4]
 8015b98:	60fb      	str	r3, [r7, #12]
  if (client->conn_state == MQTT_CONNECTED) {
 8015b9a:	68fb      	ldr	r3, [r7, #12]
 8015b9c:	7a9b      	ldrb	r3, [r3, #10]
 8015b9e:	2b03      	cmp	r3, #3
 8015ba0:	d105      	bne.n	8015bae <mqtt_tcp_poll_cb+0x22>
    /* Try send any remaining buffers from output queue */
    mqtt_output_send(&client->output, tpcb);
 8015ba2:	68fb      	ldr	r3, [r7, #12]
 8015ba4:	33ec      	adds	r3, #236	; 0xec
 8015ba6:	6839      	ldr	r1, [r7, #0]
 8015ba8:	4618      	mov	r0, r3
 8015baa:	f7ff f815 	bl	8014bd8 <mqtt_output_send>
  }
  return ERR_OK;
 8015bae:	2300      	movs	r3, #0
}
 8015bb0:	4618      	mov	r0, r3
 8015bb2:	3710      	adds	r7, #16
 8015bb4:	46bd      	mov	sp, r7
 8015bb6:	bd80      	pop	{r7, pc}

08015bb8 <mqtt_tcp_connect_cb>:
 * @param err Always ERR_OK, mqtt_tcp_err_cb is called in case of error
 * @return ERR_OK
 */
static err_t
mqtt_tcp_connect_cb(void *arg, struct altcp_pcb *tpcb, err_t err)
{
 8015bb8:	b580      	push	{r7, lr}
 8015bba:	b086      	sub	sp, #24
 8015bbc:	af00      	add	r7, sp, #0
 8015bbe:	60f8      	str	r0, [r7, #12]
 8015bc0:	60b9      	str	r1, [r7, #8]
 8015bc2:	4613      	mov	r3, r2
 8015bc4:	71fb      	strb	r3, [r7, #7]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 8015bc6:	68fb      	ldr	r3, [r7, #12]
 8015bc8:	617b      	str	r3, [r7, #20]

  if (err != ERR_OK) {
 8015bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d002      	beq.n	8015bd8 <mqtt_tcp_connect_cb+0x20>
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_tcp_connect_cb: TCP connect error %d\n", err));
    return err;
 8015bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015bd6:	e025      	b.n	8015c24 <mqtt_tcp_connect_cb+0x6c>
  }

  /* Initiate receiver state */
  client->msg_idx = 0;
 8015bd8:	697b      	ldr	r3, [r7, #20]
 8015bda:	2200      	movs	r2, #0
 8015bdc:	669a      	str	r2, [r3, #104]	; 0x68

  /* Setup TCP callbacks */
  altcp_recv(tpcb, mqtt_tcp_recv_cb);
 8015bde:	4913      	ldr	r1, [pc, #76]	; (8015c2c <mqtt_tcp_connect_cb+0x74>)
 8015be0:	68b8      	ldr	r0, [r7, #8]
 8015be2:	f003 ff55 	bl	8019a90 <tcp_recv>
  altcp_sent(tpcb, mqtt_tcp_sent_cb);
 8015be6:	4912      	ldr	r1, [pc, #72]	; (8015c30 <mqtt_tcp_connect_cb+0x78>)
 8015be8:	68b8      	ldr	r0, [r7, #8]
 8015bea:	f003 ff73 	bl	8019ad4 <tcp_sent>
  altcp_poll(tpcb, mqtt_tcp_poll_cb, 2);
 8015bee:	2202      	movs	r2, #2
 8015bf0:	4910      	ldr	r1, [pc, #64]	; (8015c34 <mqtt_tcp_connect_cb+0x7c>)
 8015bf2:	68b8      	ldr	r0, [r7, #8]
 8015bf4:	f003 ffb2 	bl	8019b5c <tcp_poll>

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_connect_cb: TCP connection established to server\n"));
  /* Enter MQTT connect state */
  client->conn_state = MQTT_CONNECTING;
 8015bf8:	697b      	ldr	r3, [r7, #20]
 8015bfa:	2202      	movs	r2, #2
 8015bfc:	729a      	strb	r2, [r3, #10]

  /* Start cyclic timer */
  sys_timeout(MQTT_CYCLIC_TIMER_INTERVAL * 1000, mqtt_cyclic_timer, client);
 8015bfe:	697a      	ldr	r2, [r7, #20]
 8015c00:	490d      	ldr	r1, [pc, #52]	; (8015c38 <mqtt_tcp_connect_cb+0x80>)
 8015c02:	f241 3088 	movw	r0, #5000	; 0x1388
 8015c06:	f008 fc9d 	bl	801e544 <sys_timeout>
  client->cyclic_tick = 0;
 8015c0a:	697b      	ldr	r3, [r7, #20]
 8015c0c:	2200      	movs	r2, #0
 8015c0e:	801a      	strh	r2, [r3, #0]

  /* Start transmission from output queue, connect message is the first one out*/
  mqtt_output_send(&client->output, client->conn);
 8015c10:	697b      	ldr	r3, [r7, #20]
 8015c12:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 8015c16:	697b      	ldr	r3, [r7, #20]
 8015c18:	68db      	ldr	r3, [r3, #12]
 8015c1a:	4619      	mov	r1, r3
 8015c1c:	4610      	mov	r0, r2
 8015c1e:	f7fe ffdb 	bl	8014bd8 <mqtt_output_send>

  return ERR_OK;
 8015c22:	2300      	movs	r3, #0
}
 8015c24:	4618      	mov	r0, r3
 8015c26:	3718      	adds	r7, #24
 8015c28:	46bd      	mov	sp, r7
 8015c2a:	bd80      	pop	{r7, pc}
 8015c2c:	08015a15 	.word	0x08015a15
 8015c30:	08015ad1 	.word	0x08015ad1
 8015c34:	08015b8d 	.word	0x08015b8d
 8015c38:	08015319 	.word	0x08015319

08015c3c <mqtt_publish>:
 *         ERR_MEM if short on memory
 */
err_t
mqtt_publish(mqtt_client_t *client, const char *topic, const void *payload, u16_t payload_length, u8_t qos, u8_t retain,
             mqtt_request_cb_t cb, void *arg)
{
 8015c3c:	b580      	push	{r7, lr}
 8015c3e:	b08c      	sub	sp, #48	; 0x30
 8015c40:	af02      	add	r7, sp, #8
 8015c42:	60f8      	str	r0, [r7, #12]
 8015c44:	60b9      	str	r1, [r7, #8]
 8015c46:	607a      	str	r2, [r7, #4]
 8015c48:	807b      	strh	r3, [r7, #2]
  size_t total_len;
  u16_t topic_len;
  u16_t remaining_length;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_publish: client != NULL", client);
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d106      	bne.n	8015c5e <mqtt_publish+0x22>
 8015c50:	4b5d      	ldr	r3, [pc, #372]	; (8015dc8 <mqtt_publish+0x18c>)
 8015c52:	f240 4254 	movw	r2, #1108	; 0x454
 8015c56:	495d      	ldr	r1, [pc, #372]	; (8015dcc <mqtt_publish+0x190>)
 8015c58:	485d      	ldr	r0, [pc, #372]	; (8015dd0 <mqtt_publish+0x194>)
 8015c5a:	f00b fb1b 	bl	8021294 <printf>
  LWIP_ASSERT("mqtt_publish: topic != NULL", topic);
 8015c5e:	68bb      	ldr	r3, [r7, #8]
 8015c60:	2b00      	cmp	r3, #0
 8015c62:	d106      	bne.n	8015c72 <mqtt_publish+0x36>
 8015c64:	4b58      	ldr	r3, [pc, #352]	; (8015dc8 <mqtt_publish+0x18c>)
 8015c66:	f240 4255 	movw	r2, #1109	; 0x455
 8015c6a:	495a      	ldr	r1, [pc, #360]	; (8015dd4 <mqtt_publish+0x198>)
 8015c6c:	4858      	ldr	r0, [pc, #352]	; (8015dd0 <mqtt_publish+0x194>)
 8015c6e:	f00b fb11 	bl	8021294 <printf>
  LWIP_ERROR("mqtt_publish: TCP disconnected", (client->conn_state != TCP_DISCONNECTED), return ERR_CONN);
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	7a9b      	ldrb	r3, [r3, #10]
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d109      	bne.n	8015c8e <mqtt_publish+0x52>
 8015c7a:	4b53      	ldr	r3, [pc, #332]	; (8015dc8 <mqtt_publish+0x18c>)
 8015c7c:	f240 4256 	movw	r2, #1110	; 0x456
 8015c80:	4955      	ldr	r1, [pc, #340]	; (8015dd8 <mqtt_publish+0x19c>)
 8015c82:	4853      	ldr	r0, [pc, #332]	; (8015dd0 <mqtt_publish+0x194>)
 8015c84:	f00b fb06 	bl	8021294 <printf>
 8015c88:	f06f 030a 	mvn.w	r3, #10
 8015c8c:	e097      	b.n	8015dbe <mqtt_publish+0x182>

  topic_strlen = strlen(topic);
 8015c8e:	68b8      	ldr	r0, [r7, #8]
 8015c90:	f7ea faae 	bl	80001f0 <strlen>
 8015c94:	61f8      	str	r0, [r7, #28]
  LWIP_ERROR("mqtt_publish: topic length overflow", (topic_strlen <= (0xFFFF - 2)), return ERR_ARG);
 8015c96:	69fb      	ldr	r3, [r7, #28]
 8015c98:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 8015c9c:	4293      	cmp	r3, r2
 8015c9e:	d909      	bls.n	8015cb4 <mqtt_publish+0x78>
 8015ca0:	4b49      	ldr	r3, [pc, #292]	; (8015dc8 <mqtt_publish+0x18c>)
 8015ca2:	f240 4259 	movw	r2, #1113	; 0x459
 8015ca6:	494d      	ldr	r1, [pc, #308]	; (8015ddc <mqtt_publish+0x1a0>)
 8015ca8:	4849      	ldr	r0, [pc, #292]	; (8015dd0 <mqtt_publish+0x194>)
 8015caa:	f00b faf3 	bl	8021294 <printf>
 8015cae:	f06f 030f 	mvn.w	r3, #15
 8015cb2:	e084      	b.n	8015dbe <mqtt_publish+0x182>
  topic_len = (u16_t)topic_strlen;
 8015cb4:	69fb      	ldr	r3, [r7, #28]
 8015cb6:	837b      	strh	r3, [r7, #26]
  total_len = 2 + topic_len + payload_length;
 8015cb8:	8b7b      	ldrh	r3, [r7, #26]
 8015cba:	1c9a      	adds	r2, r3, #2
 8015cbc:	887b      	ldrh	r3, [r7, #2]
 8015cbe:	4413      	add	r3, r2
 8015cc0:	623b      	str	r3, [r7, #32]

  if (qos > 0) {
 8015cc2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d008      	beq.n	8015cdc <mqtt_publish+0xa0>
    total_len += 2;
 8015cca:	6a3b      	ldr	r3, [r7, #32]
 8015ccc:	3302      	adds	r3, #2
 8015cce:	623b      	str	r3, [r7, #32]
    /* Generate pkt_id id for QoS1 and 2 */
    pkt_id = msg_generate_packet_id(client);
 8015cd0:	68f8      	ldr	r0, [r7, #12]
 8015cd2:	f7fe feed 	bl	8014ab0 <msg_generate_packet_id>
 8015cd6:	4603      	mov	r3, r0
 8015cd8:	84fb      	strh	r3, [r7, #38]	; 0x26
 8015cda:	e001      	b.n	8015ce0 <mqtt_publish+0xa4>
  } else {
    /* Use reserved value pkt_id 0 for QoS 0 in request handle */
    pkt_id = 0;
 8015cdc:	2300      	movs	r3, #0
 8015cde:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  LWIP_ERROR("mqtt_publish: total length overflow", (total_len <= 0xFFFF), return ERR_ARG);
 8015ce0:	6a3b      	ldr	r3, [r7, #32]
 8015ce2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015ce6:	d309      	bcc.n	8015cfc <mqtt_publish+0xc0>
 8015ce8:	4b37      	ldr	r3, [pc, #220]	; (8015dc8 <mqtt_publish+0x18c>)
 8015cea:	f240 4265 	movw	r2, #1125	; 0x465
 8015cee:	493c      	ldr	r1, [pc, #240]	; (8015de0 <mqtt_publish+0x1a4>)
 8015cf0:	4837      	ldr	r0, [pc, #220]	; (8015dd0 <mqtt_publish+0x194>)
 8015cf2:	f00b facf 	bl	8021294 <printf>
 8015cf6:	f06f 030f 	mvn.w	r3, #15
 8015cfa:	e060      	b.n	8015dbe <mqtt_publish+0x182>
  remaining_length = (u16_t)total_len;
 8015cfc:	6a3b      	ldr	r3, [r7, #32]
 8015cfe:	833b      	strh	r3, [r7, #24]

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_publish: Publish with payload length %d to topic \"%s\"\n", payload_length, topic));

  r = mqtt_create_request(client->req_list, LWIP_ARRAYSIZE(client->req_list), pkt_id, cb, arg);
 8015d00:	68fb      	ldr	r3, [r7, #12]
 8015d02:	f103 001c 	add.w	r0, r3, #28
 8015d06:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8015d08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015d0a:	9300      	str	r3, [sp, #0]
 8015d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015d0e:	2104      	movs	r1, #4
 8015d10:	f7ff f816 	bl	8014d40 <mqtt_create_request>
 8015d14:	6178      	str	r0, [r7, #20]
  if (r == NULL) {
 8015d16:	697b      	ldr	r3, [r7, #20]
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d102      	bne.n	8015d22 <mqtt_publish+0xe6>
    return ERR_MEM;
 8015d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8015d20:	e04d      	b.n	8015dbe <mqtt_publish+0x182>
  }

  if (mqtt_output_check_space(&client->output, remaining_length) == 0) {
 8015d22:	68fb      	ldr	r3, [r7, #12]
 8015d24:	33ec      	adds	r3, #236	; 0xec
 8015d26:	8b3a      	ldrh	r2, [r7, #24]
 8015d28:	4611      	mov	r1, r2
 8015d2a:	4618      	mov	r0, r3
 8015d2c:	f7ff fa62 	bl	80151f4 <mqtt_output_check_space>
 8015d30:	4603      	mov	r3, r0
 8015d32:	2b00      	cmp	r3, #0
 8015d34:	d105      	bne.n	8015d42 <mqtt_publish+0x106>
    mqtt_delete_request(r);
 8015d36:	6978      	ldr	r0, [r7, #20]
 8015d38:	f7ff f894 	bl	8014e64 <mqtt_delete_request>
    return ERR_MEM;
 8015d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8015d40:	e03d      	b.n	8015dbe <mqtt_publish+0x182>
  }
  /* Append fixed header */
  mqtt_output_append_fixed_header(&client->output, MQTT_MSG_TYPE_PUBLISH, 0, qos, retain, remaining_length);
 8015d42:	68fb      	ldr	r3, [r7, #12]
 8015d44:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8015d48:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8015d4c:	8b3b      	ldrh	r3, [r7, #24]
 8015d4e:	9301      	str	r3, [sp, #4]
 8015d50:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8015d54:	9300      	str	r3, [sp, #0]
 8015d56:	4613      	mov	r3, r2
 8015d58:	2200      	movs	r2, #0
 8015d5a:	2103      	movs	r1, #3
 8015d5c:	f7ff f9ff 	bl	801515e <mqtt_output_append_fixed_header>

  /* Append Topic */
  mqtt_output_append_string(&client->output, topic, topic_len);
 8015d60:	68fb      	ldr	r3, [r7, #12]
 8015d62:	33ec      	adds	r3, #236	; 0xec
 8015d64:	8b7a      	ldrh	r2, [r7, #26]
 8015d66:	68b9      	ldr	r1, [r7, #8]
 8015d68:	4618      	mov	r0, r3
 8015d6a:	f7ff f9cc 	bl	8015106 <mqtt_output_append_string>

  /* Append packet if for QoS 1 and 2*/
  if (qos > 0) {
 8015d6e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d006      	beq.n	8015d84 <mqtt_publish+0x148>
    mqtt_output_append_u16(&client->output, pkt_id);
 8015d76:	68fb      	ldr	r3, [r7, #12]
 8015d78:	33ec      	adds	r3, #236	; 0xec
 8015d7a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8015d7c:	4611      	mov	r1, r2
 8015d7e:	4618      	mov	r0, r3
 8015d80:	f7ff f98b 	bl	801509a <mqtt_output_append_u16>
  }

  /* Append optional publish payload */
  if ((payload != NULL) && (payload_length > 0)) {
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	d009      	beq.n	8015d9e <mqtt_publish+0x162>
 8015d8a:	887b      	ldrh	r3, [r7, #2]
 8015d8c:	2b00      	cmp	r3, #0
 8015d8e:	d006      	beq.n	8015d9e <mqtt_publish+0x162>
    mqtt_output_append_buf(&client->output, payload, payload_length);
 8015d90:	68fb      	ldr	r3, [r7, #12]
 8015d92:	33ec      	adds	r3, #236	; 0xec
 8015d94:	887a      	ldrh	r2, [r7, #2]
 8015d96:	6879      	ldr	r1, [r7, #4]
 8015d98:	4618      	mov	r0, r3
 8015d9a:	f7ff f996 	bl	80150ca <mqtt_output_append_buf>
  }

  mqtt_append_request(&client->pend_req_queue, r);
 8015d9e:	68fb      	ldr	r3, [r7, #12]
 8015da0:	3318      	adds	r3, #24
 8015da2:	6979      	ldr	r1, [r7, #20]
 8015da4:	4618      	mov	r0, r3
 8015da6:	f7ff f811 	bl	8014dcc <mqtt_append_request>
  mqtt_output_send(&client->output, client->conn);
 8015daa:	68fb      	ldr	r3, [r7, #12]
 8015dac:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 8015db0:	68fb      	ldr	r3, [r7, #12]
 8015db2:	68db      	ldr	r3, [r3, #12]
 8015db4:	4619      	mov	r1, r3
 8015db6:	4610      	mov	r0, r2
 8015db8:	f7fe ff0e 	bl	8014bd8 <mqtt_output_send>
  return ERR_OK;
 8015dbc:	2300      	movs	r3, #0
}
 8015dbe:	4618      	mov	r0, r3
 8015dc0:	3728      	adds	r7, #40	; 0x28
 8015dc2:	46bd      	mov	sp, r7
 8015dc4:	bd80      	pop	{r7, pc}
 8015dc6:	bf00      	nop
 8015dc8:	080279a8 	.word	0x080279a8
 8015dcc:	08027cb4 	.word	0x08027cb4
 8015dd0:	08027a20 	.word	0x08027a20
 8015dd4:	08027cd4 	.word	0x08027cd4
 8015dd8:	08027cf0 	.word	0x08027cf0
 8015ddc:	08027d10 	.word	0x08027d10
 8015de0:	08027d34 	.word	0x08027d34

08015de4 <mqtt_sub_unsub>:
 * @param sub 1 for subscribe, 0 for unsubscribe
 * @return ERR_OK if successful, @see err_t enum for other results
 */
err_t
mqtt_sub_unsub(mqtt_client_t *client, const char *topic, u8_t qos, mqtt_request_cb_t cb, void *arg, u8_t sub)
{
 8015de4:	b580      	push	{r7, lr}
 8015de6:	b08c      	sub	sp, #48	; 0x30
 8015de8:	af02      	add	r7, sp, #8
 8015dea:	60f8      	str	r0, [r7, #12]
 8015dec:	60b9      	str	r1, [r7, #8]
 8015dee:	603b      	str	r3, [r7, #0]
 8015df0:	4613      	mov	r3, r2
 8015df2:	71fb      	strb	r3, [r7, #7]
  u16_t remaining_length;
  u16_t pkt_id;
  struct mqtt_request_t *r;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_sub_unsub: client != NULL", client);
 8015df4:	68fb      	ldr	r3, [r7, #12]
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	d106      	bne.n	8015e08 <mqtt_sub_unsub+0x24>
 8015dfa:	4b5e      	ldr	r3, [pc, #376]	; (8015f74 <mqtt_sub_unsub+0x190>)
 8015dfc:	f240 429f 	movw	r2, #1183	; 0x49f
 8015e00:	495d      	ldr	r1, [pc, #372]	; (8015f78 <mqtt_sub_unsub+0x194>)
 8015e02:	485e      	ldr	r0, [pc, #376]	; (8015f7c <mqtt_sub_unsub+0x198>)
 8015e04:	f00b fa46 	bl	8021294 <printf>
  LWIP_ASSERT("mqtt_sub_unsub: topic != NULL", topic);
 8015e08:	68bb      	ldr	r3, [r7, #8]
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	d106      	bne.n	8015e1c <mqtt_sub_unsub+0x38>
 8015e0e:	4b59      	ldr	r3, [pc, #356]	; (8015f74 <mqtt_sub_unsub+0x190>)
 8015e10:	f44f 6294 	mov.w	r2, #1184	; 0x4a0
 8015e14:	495a      	ldr	r1, [pc, #360]	; (8015f80 <mqtt_sub_unsub+0x19c>)
 8015e16:	4859      	ldr	r0, [pc, #356]	; (8015f7c <mqtt_sub_unsub+0x198>)
 8015e18:	f00b fa3c 	bl	8021294 <printf>

  topic_strlen = strlen(topic);
 8015e1c:	68b8      	ldr	r0, [r7, #8]
 8015e1e:	f7ea f9e7 	bl	80001f0 <strlen>
 8015e22:	6278      	str	r0, [r7, #36]	; 0x24
  LWIP_ERROR("mqtt_sub_unsub: topic length overflow", (topic_strlen <= (0xFFFF - 2)), return ERR_ARG);
 8015e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e26:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 8015e2a:	4293      	cmp	r3, r2
 8015e2c:	d909      	bls.n	8015e42 <mqtt_sub_unsub+0x5e>
 8015e2e:	4b51      	ldr	r3, [pc, #324]	; (8015f74 <mqtt_sub_unsub+0x190>)
 8015e30:	f240 42a3 	movw	r2, #1187	; 0x4a3
 8015e34:	4953      	ldr	r1, [pc, #332]	; (8015f84 <mqtt_sub_unsub+0x1a0>)
 8015e36:	4851      	ldr	r0, [pc, #324]	; (8015f7c <mqtt_sub_unsub+0x198>)
 8015e38:	f00b fa2c 	bl	8021294 <printf>
 8015e3c:	f06f 030f 	mvn.w	r3, #15
 8015e40:	e093      	b.n	8015f6a <mqtt_sub_unsub+0x186>
  topic_len = (u16_t)topic_strlen;
 8015e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e44:	847b      	strh	r3, [r7, #34]	; 0x22
  /* Topic string, pkt_id, qos for subscribe */
  total_len =  topic_len + 2 + 2 + (sub != 0);
 8015e46:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015e48:	3304      	adds	r3, #4
 8015e4a:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8015e4e:	2a00      	cmp	r2, #0
 8015e50:	bf14      	ite	ne
 8015e52:	2201      	movne	r2, #1
 8015e54:	2200      	moveq	r2, #0
 8015e56:	b2d2      	uxtb	r2, r2
 8015e58:	4413      	add	r3, r2
 8015e5a:	61fb      	str	r3, [r7, #28]
  LWIP_ERROR("mqtt_sub_unsub: total length overflow", (total_len <= 0xFFFF), return ERR_ARG);
 8015e5c:	69fb      	ldr	r3, [r7, #28]
 8015e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015e62:	d309      	bcc.n	8015e78 <mqtt_sub_unsub+0x94>
 8015e64:	4b43      	ldr	r3, [pc, #268]	; (8015f74 <mqtt_sub_unsub+0x190>)
 8015e66:	f240 42a7 	movw	r2, #1191	; 0x4a7
 8015e6a:	4947      	ldr	r1, [pc, #284]	; (8015f88 <mqtt_sub_unsub+0x1a4>)
 8015e6c:	4843      	ldr	r0, [pc, #268]	; (8015f7c <mqtt_sub_unsub+0x198>)
 8015e6e:	f00b fa11 	bl	8021294 <printf>
 8015e72:	f06f 030f 	mvn.w	r3, #15
 8015e76:	e078      	b.n	8015f6a <mqtt_sub_unsub+0x186>
  remaining_length = (u16_t)total_len;
 8015e78:	69fb      	ldr	r3, [r7, #28]
 8015e7a:	837b      	strh	r3, [r7, #26]

  LWIP_ASSERT("mqtt_sub_unsub: qos < 3", qos < 3);
 8015e7c:	79fb      	ldrb	r3, [r7, #7]
 8015e7e:	2b02      	cmp	r3, #2
 8015e80:	d906      	bls.n	8015e90 <mqtt_sub_unsub+0xac>
 8015e82:	4b3c      	ldr	r3, [pc, #240]	; (8015f74 <mqtt_sub_unsub+0x190>)
 8015e84:	f240 42aa 	movw	r2, #1194	; 0x4aa
 8015e88:	4940      	ldr	r1, [pc, #256]	; (8015f8c <mqtt_sub_unsub+0x1a8>)
 8015e8a:	483c      	ldr	r0, [pc, #240]	; (8015f7c <mqtt_sub_unsub+0x198>)
 8015e8c:	f00b fa02 	bl	8021294 <printf>
  if (client->conn_state == TCP_DISCONNECTED) {
 8015e90:	68fb      	ldr	r3, [r7, #12]
 8015e92:	7a9b      	ldrb	r3, [r3, #10]
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d102      	bne.n	8015e9e <mqtt_sub_unsub+0xba>
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_sub_unsub: Can not (un)subscribe in disconnected state\n"));
    return ERR_CONN;
 8015e98:	f06f 030a 	mvn.w	r3, #10
 8015e9c:	e065      	b.n	8015f6a <mqtt_sub_unsub+0x186>
  }

  pkt_id = msg_generate_packet_id(client);
 8015e9e:	68f8      	ldr	r0, [r7, #12]
 8015ea0:	f7fe fe06 	bl	8014ab0 <msg_generate_packet_id>
 8015ea4:	4603      	mov	r3, r0
 8015ea6:	833b      	strh	r3, [r7, #24]
  r = mqtt_create_request(client->req_list, LWIP_ARRAYSIZE(client->req_list), pkt_id, cb, arg);
 8015ea8:	68fb      	ldr	r3, [r7, #12]
 8015eaa:	f103 001c 	add.w	r0, r3, #28
 8015eae:	8b3a      	ldrh	r2, [r7, #24]
 8015eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015eb2:	9300      	str	r3, [sp, #0]
 8015eb4:	683b      	ldr	r3, [r7, #0]
 8015eb6:	2104      	movs	r1, #4
 8015eb8:	f7fe ff42 	bl	8014d40 <mqtt_create_request>
 8015ebc:	6178      	str	r0, [r7, #20]
  if (r == NULL) {
 8015ebe:	697b      	ldr	r3, [r7, #20]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d102      	bne.n	8015eca <mqtt_sub_unsub+0xe6>
    return ERR_MEM;
 8015ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8015ec8:	e04f      	b.n	8015f6a <mqtt_sub_unsub+0x186>
  }

  if (mqtt_output_check_space(&client->output, remaining_length) == 0) {
 8015eca:	68fb      	ldr	r3, [r7, #12]
 8015ecc:	33ec      	adds	r3, #236	; 0xec
 8015ece:	8b7a      	ldrh	r2, [r7, #26]
 8015ed0:	4611      	mov	r1, r2
 8015ed2:	4618      	mov	r0, r3
 8015ed4:	f7ff f98e 	bl	80151f4 <mqtt_output_check_space>
 8015ed8:	4603      	mov	r3, r0
 8015eda:	2b00      	cmp	r3, #0
 8015edc:	d105      	bne.n	8015eea <mqtt_sub_unsub+0x106>
    mqtt_delete_request(r);
 8015ede:	6978      	ldr	r0, [r7, #20]
 8015ee0:	f7fe ffc0 	bl	8014e64 <mqtt_delete_request>
    return ERR_MEM;
 8015ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8015ee8:	e03f      	b.n	8015f6a <mqtt_sub_unsub+0x186>
  }

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_sub_unsub: Client (un)subscribe to topic \"%s\", id: %d\n", topic, pkt_id));

  mqtt_output_append_fixed_header(&client->output, sub ? MQTT_MSG_TYPE_SUBSCRIBE : MQTT_MSG_TYPE_UNSUBSCRIBE, 0, 1, 0, remaining_length);
 8015eea:	68fb      	ldr	r3, [r7, #12]
 8015eec:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8015ef0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8015ef4:	2b00      	cmp	r3, #0
 8015ef6:	d001      	beq.n	8015efc <mqtt_sub_unsub+0x118>
 8015ef8:	2108      	movs	r1, #8
 8015efa:	e000      	b.n	8015efe <mqtt_sub_unsub+0x11a>
 8015efc:	210a      	movs	r1, #10
 8015efe:	8b7b      	ldrh	r3, [r7, #26]
 8015f00:	9301      	str	r3, [sp, #4]
 8015f02:	2300      	movs	r3, #0
 8015f04:	9300      	str	r3, [sp, #0]
 8015f06:	2301      	movs	r3, #1
 8015f08:	2200      	movs	r2, #0
 8015f0a:	f7ff f928 	bl	801515e <mqtt_output_append_fixed_header>
  /* Packet id */
  mqtt_output_append_u16(&client->output, pkt_id);
 8015f0e:	68fb      	ldr	r3, [r7, #12]
 8015f10:	33ec      	adds	r3, #236	; 0xec
 8015f12:	8b3a      	ldrh	r2, [r7, #24]
 8015f14:	4611      	mov	r1, r2
 8015f16:	4618      	mov	r0, r3
 8015f18:	f7ff f8bf 	bl	801509a <mqtt_output_append_u16>
  /* Topic */
  mqtt_output_append_string(&client->output, topic, topic_len);
 8015f1c:	68fb      	ldr	r3, [r7, #12]
 8015f1e:	33ec      	adds	r3, #236	; 0xec
 8015f20:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8015f22:	68b9      	ldr	r1, [r7, #8]
 8015f24:	4618      	mov	r0, r3
 8015f26:	f7ff f8ee 	bl	8015106 <mqtt_output_append_string>
  /* QoS */
  if (sub != 0) {
 8015f2a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d00b      	beq.n	8015f4a <mqtt_sub_unsub+0x166>
    mqtt_output_append_u8(&client->output, LWIP_MIN(qos, 2));
 8015f32:	68fb      	ldr	r3, [r7, #12]
 8015f34:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 8015f38:	79fb      	ldrb	r3, [r7, #7]
 8015f3a:	2b02      	cmp	r3, #2
 8015f3c:	bf28      	it	cs
 8015f3e:	2302      	movcs	r3, #2
 8015f40:	b2db      	uxtb	r3, r3
 8015f42:	4619      	mov	r1, r3
 8015f44:	4610      	mov	r0, r2
 8015f46:	f7ff f899 	bl	801507c <mqtt_output_append_u8>
  }

  mqtt_append_request(&client->pend_req_queue, r);
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	3318      	adds	r3, #24
 8015f4e:	6979      	ldr	r1, [r7, #20]
 8015f50:	4618      	mov	r0, r3
 8015f52:	f7fe ff3b 	bl	8014dcc <mqtt_append_request>
  mqtt_output_send(&client->output, client->conn);
 8015f56:	68fb      	ldr	r3, [r7, #12]
 8015f58:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 8015f5c:	68fb      	ldr	r3, [r7, #12]
 8015f5e:	68db      	ldr	r3, [r3, #12]
 8015f60:	4619      	mov	r1, r3
 8015f62:	4610      	mov	r0, r2
 8015f64:	f7fe fe38 	bl	8014bd8 <mqtt_output_send>
  return ERR_OK;
 8015f68:	2300      	movs	r3, #0
}
 8015f6a:	4618      	mov	r0, r3
 8015f6c:	3728      	adds	r7, #40	; 0x28
 8015f6e:	46bd      	mov	sp, r7
 8015f70:	bd80      	pop	{r7, pc}
 8015f72:	bf00      	nop
 8015f74:	080279a8 	.word	0x080279a8
 8015f78:	08027d58 	.word	0x08027d58
 8015f7c:	08027a20 	.word	0x08027a20
 8015f80:	08027d78 	.word	0x08027d78
 8015f84:	08027d98 	.word	0x08027d98
 8015f88:	08027dc0 	.word	0x08027dc0
 8015f8c:	08027de8 	.word	0x08027de8

08015f90 <mqtt_set_inpub_callback>:
 * @param arg User supplied argument to both callbacks
 */
void
mqtt_set_inpub_callback(mqtt_client_t *client, mqtt_incoming_publish_cb_t pub_cb,
                        mqtt_incoming_data_cb_t data_cb, void *arg)
{
 8015f90:	b580      	push	{r7, lr}
 8015f92:	b084      	sub	sp, #16
 8015f94:	af00      	add	r7, sp, #0
 8015f96:	60f8      	str	r0, [r7, #12]
 8015f98:	60b9      	str	r1, [r7, #8]
 8015f9a:	607a      	str	r2, [r7, #4]
 8015f9c:	603b      	str	r3, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_set_inpub_callback: client != NULL", client != NULL);
 8015f9e:	68fb      	ldr	r3, [r7, #12]
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d106      	bne.n	8015fb2 <mqtt_set_inpub_callback+0x22>
 8015fa4:	4b09      	ldr	r3, [pc, #36]	; (8015fcc <mqtt_set_inpub_callback+0x3c>)
 8015fa6:	f240 42da 	movw	r2, #1242	; 0x4da
 8015faa:	4909      	ldr	r1, [pc, #36]	; (8015fd0 <mqtt_set_inpub_callback+0x40>)
 8015fac:	4809      	ldr	r0, [pc, #36]	; (8015fd4 <mqtt_set_inpub_callback+0x44>)
 8015fae:	f00b f971 	bl	8021294 <printf>
  client->data_cb = data_cb;
 8015fb2:	68fb      	ldr	r3, [r7, #12]
 8015fb4:	687a      	ldr	r2, [r7, #4]
 8015fb6:	661a      	str	r2, [r3, #96]	; 0x60
  client->pub_cb = pub_cb;
 8015fb8:	68fb      	ldr	r3, [r7, #12]
 8015fba:	68ba      	ldr	r2, [r7, #8]
 8015fbc:	665a      	str	r2, [r3, #100]	; 0x64
  client->inpub_arg = arg;
 8015fbe:	68fb      	ldr	r3, [r7, #12]
 8015fc0:	683a      	ldr	r2, [r7, #0]
 8015fc2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8015fc4:	bf00      	nop
 8015fc6:	3710      	adds	r7, #16
 8015fc8:	46bd      	mov	sp, r7
 8015fca:	bd80      	pop	{r7, pc}
 8015fcc:	080279a8 	.word	0x080279a8
 8015fd0:	08027e00 	.word	0x08027e00
 8015fd4:	08027a20 	.word	0x08027a20

08015fd8 <mqtt_client_new>:
 * Create a new MQTT client instance
 * @return Pointer to instance on success, NULL otherwise
 */
mqtt_client_t *
mqtt_client_new(void)
{
 8015fd8:	b580      	push	{r7, lr}
 8015fda:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();
  return (mqtt_client_t *)mem_calloc(1, sizeof(mqtt_client_t));
 8015fdc:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8015fe0:	2001      	movs	r0, #1
 8015fe2:	f000 feb9 	bl	8016d58 <mem_calloc>
 8015fe6:	4603      	mov	r3, r0
}
 8015fe8:	4618      	mov	r0, r3
 8015fea:	bd80      	pop	{r7, pc}

08015fec <mqtt_client_connect>:
 * @return ERR_OK if successful, @see err_t enum for other results
 */
err_t
mqtt_client_connect(mqtt_client_t *client, const ip_addr_t *ip_addr, u16_t port, mqtt_connection_cb_t cb, void *arg,
                    const struct mqtt_connect_client_info_t *client_info)
{
 8015fec:	b580      	push	{r7, lr}
 8015fee:	b08c      	sub	sp, #48	; 0x30
 8015ff0:	af02      	add	r7, sp, #8
 8015ff2:	60f8      	str	r0, [r7, #12]
 8015ff4:	60b9      	str	r1, [r7, #8]
 8015ff6:	603b      	str	r3, [r7, #0]
 8015ff8:	4613      	mov	r3, r2
 8015ffa:	80fb      	strh	r3, [r7, #6]
  err_t err;
  size_t len;
  u16_t client_id_length;
  /* Length is the sum of 2+"MQTT", protocol level, flags and keep alive */
  u16_t remaining_length = 2 + 4 + 1 + 1 + 2;
 8015ffc:	230a      	movs	r3, #10
 8015ffe:	84bb      	strh	r3, [r7, #36]	; 0x24
  u8_t flags = 0, will_topic_len = 0, will_msg_len = 0;
 8016000:	2300      	movs	r3, #0
 8016002:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8016006:	2300      	movs	r3, #0
 8016008:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801600c:	2300      	movs	r3, #0
 801600e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  u16_t client_user_len = 0, client_pass_len = 0;
 8016012:	2300      	movs	r3, #0
 8016014:	83fb      	strh	r3, [r7, #30]
 8016016:	2300      	movs	r3, #0
 8016018:	83bb      	strh	r3, [r7, #28]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_client_connect: client != NULL", client != NULL);
 801601a:	68fb      	ldr	r3, [r7, #12]
 801601c:	2b00      	cmp	r3, #0
 801601e:	d106      	bne.n	801602e <mqtt_client_connect+0x42>
 8016020:	4b9e      	ldr	r3, [pc, #632]	; (801629c <mqtt_client_connect+0x2b0>)
 8016022:	f240 520f 	movw	r2, #1295	; 0x50f
 8016026:	499e      	ldr	r1, [pc, #632]	; (80162a0 <mqtt_client_connect+0x2b4>)
 8016028:	489e      	ldr	r0, [pc, #632]	; (80162a4 <mqtt_client_connect+0x2b8>)
 801602a:	f00b f933 	bl	8021294 <printf>
  LWIP_ASSERT("mqtt_client_connect: ip_addr != NULL", ip_addr != NULL);
 801602e:	68bb      	ldr	r3, [r7, #8]
 8016030:	2b00      	cmp	r3, #0
 8016032:	d106      	bne.n	8016042 <mqtt_client_connect+0x56>
 8016034:	4b99      	ldr	r3, [pc, #612]	; (801629c <mqtt_client_connect+0x2b0>)
 8016036:	f44f 62a2 	mov.w	r2, #1296	; 0x510
 801603a:	499b      	ldr	r1, [pc, #620]	; (80162a8 <mqtt_client_connect+0x2bc>)
 801603c:	4899      	ldr	r0, [pc, #612]	; (80162a4 <mqtt_client_connect+0x2b8>)
 801603e:	f00b f929 	bl	8021294 <printf>
  LWIP_ASSERT("mqtt_client_connect: client_info != NULL", client_info != NULL);
 8016042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016044:	2b00      	cmp	r3, #0
 8016046:	d106      	bne.n	8016056 <mqtt_client_connect+0x6a>
 8016048:	4b94      	ldr	r3, [pc, #592]	; (801629c <mqtt_client_connect+0x2b0>)
 801604a:	f240 5211 	movw	r2, #1297	; 0x511
 801604e:	4997      	ldr	r1, [pc, #604]	; (80162ac <mqtt_client_connect+0x2c0>)
 8016050:	4894      	ldr	r0, [pc, #592]	; (80162a4 <mqtt_client_connect+0x2b8>)
 8016052:	f00b f91f 	bl	8021294 <printf>
  LWIP_ASSERT("mqtt_client_connect: client_info->client_id != NULL", client_info->client_id != NULL);
 8016056:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016058:	681b      	ldr	r3, [r3, #0]
 801605a:	2b00      	cmp	r3, #0
 801605c:	d106      	bne.n	801606c <mqtt_client_connect+0x80>
 801605e:	4b8f      	ldr	r3, [pc, #572]	; (801629c <mqtt_client_connect+0x2b0>)
 8016060:	f240 5212 	movw	r2, #1298	; 0x512
 8016064:	4992      	ldr	r1, [pc, #584]	; (80162b0 <mqtt_client_connect+0x2c4>)
 8016066:	488f      	ldr	r0, [pc, #572]	; (80162a4 <mqtt_client_connect+0x2b8>)
 8016068:	f00b f914 	bl	8021294 <printf>

  if (client->conn_state != TCP_DISCONNECTED) {
 801606c:	68fb      	ldr	r3, [r7, #12]
 801606e:	7a9b      	ldrb	r3, [r3, #10]
 8016070:	2b00      	cmp	r3, #0
 8016072:	d002      	beq.n	801607a <mqtt_client_connect+0x8e>
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_client_connect: Already connected\n"));
    return ERR_ISCONN;
 8016074:	f06f 0309 	mvn.w	r3, #9
 8016078:	e21f      	b.n	80164ba <mqtt_client_connect+0x4ce>
  }

  /* Wipe clean */
  memset(client, 0, sizeof(mqtt_client_t));
 801607a:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
 801607e:	2100      	movs	r1, #0
 8016080:	68f8      	ldr	r0, [r7, #12]
 8016082:	f00b f8ff 	bl	8021284 <memset>
  client->connect_arg = arg;
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801608a:	611a      	str	r2, [r3, #16]
  client->connect_cb = cb;
 801608c:	68fb      	ldr	r3, [r7, #12]
 801608e:	683a      	ldr	r2, [r7, #0]
 8016090:	615a      	str	r2, [r3, #20]
  client->keep_alive = client_info->keep_alive;
 8016092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016094:	899a      	ldrh	r2, [r3, #12]
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	805a      	strh	r2, [r3, #2]
  mqtt_init_requests(client->req_list, LWIP_ARRAYSIZE(client->req_list));
 801609a:	68fb      	ldr	r3, [r7, #12]
 801609c:	331c      	adds	r3, #28
 801609e:	2104      	movs	r1, #4
 80160a0:	4618      	mov	r0, r3
 80160a2:	f7fe ffbd 	bl	8015020 <mqtt_init_requests>

  /* Build connect message */
  if (client_info->will_topic != NULL && client_info->will_msg != NULL) {
 80160a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80160a8:	691b      	ldr	r3, [r3, #16]
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d073      	beq.n	8016196 <mqtt_client_connect+0x1aa>
 80160ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80160b0:	695b      	ldr	r3, [r3, #20]
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	d06f      	beq.n	8016196 <mqtt_client_connect+0x1aa>
    flags |= MQTT_CONNECT_FLAG_WILL;
 80160b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80160ba:	f043 0304 	orr.w	r3, r3, #4
 80160be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    flags |= (client_info->will_qos & 3) << 3;
 80160c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80160c4:	7e1b      	ldrb	r3, [r3, #24]
 80160c6:	00db      	lsls	r3, r3, #3
 80160c8:	b25b      	sxtb	r3, r3
 80160ca:	f003 0318 	and.w	r3, r3, #24
 80160ce:	b25a      	sxtb	r2, r3
 80160d0:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80160d4:	4313      	orrs	r3, r2
 80160d6:	b25b      	sxtb	r3, r3
 80160d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (client_info->will_retain) {
 80160dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80160de:	7e5b      	ldrb	r3, [r3, #25]
 80160e0:	2b00      	cmp	r3, #0
 80160e2:	d005      	beq.n	80160f0 <mqtt_client_connect+0x104>
      flags |= MQTT_CONNECT_FLAG_WILL_RETAIN;
 80160e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80160e8:	f043 0320 	orr.w	r3, r3, #32
 80160ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    }
    len = strlen(client_info->will_topic);
 80160f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80160f2:	691b      	ldr	r3, [r3, #16]
 80160f4:	4618      	mov	r0, r3
 80160f6:	f7ea f87b 	bl	80001f0 <strlen>
 80160fa:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->will_topic length overflow", len <= 0xFF, return ERR_VAL);
 80160fc:	69bb      	ldr	r3, [r7, #24]
 80160fe:	2bff      	cmp	r3, #255	; 0xff
 8016100:	d909      	bls.n	8016116 <mqtt_client_connect+0x12a>
 8016102:	4b66      	ldr	r3, [pc, #408]	; (801629c <mqtt_client_connect+0x2b0>)
 8016104:	f44f 62a5 	mov.w	r2, #1320	; 0x528
 8016108:	496a      	ldr	r1, [pc, #424]	; (80162b4 <mqtt_client_connect+0x2c8>)
 801610a:	4866      	ldr	r0, [pc, #408]	; (80162a4 <mqtt_client_connect+0x2b8>)
 801610c:	f00b f8c2 	bl	8021294 <printf>
 8016110:	f06f 0305 	mvn.w	r3, #5
 8016114:	e1d1      	b.n	80164ba <mqtt_client_connect+0x4ce>
    LWIP_ERROR("mqtt_client_connect: client_info->will_topic length must be > 0", len > 0, return ERR_VAL);
 8016116:	69bb      	ldr	r3, [r7, #24]
 8016118:	2b00      	cmp	r3, #0
 801611a:	d109      	bne.n	8016130 <mqtt_client_connect+0x144>
 801611c:	4b5f      	ldr	r3, [pc, #380]	; (801629c <mqtt_client_connect+0x2b0>)
 801611e:	f240 5229 	movw	r2, #1321	; 0x529
 8016122:	4965      	ldr	r1, [pc, #404]	; (80162b8 <mqtt_client_connect+0x2cc>)
 8016124:	485f      	ldr	r0, [pc, #380]	; (80162a4 <mqtt_client_connect+0x2b8>)
 8016126:	f00b f8b5 	bl	8021294 <printf>
 801612a:	f06f 0305 	mvn.w	r3, #5
 801612e:	e1c4      	b.n	80164ba <mqtt_client_connect+0x4ce>
    will_topic_len = (u8_t)len;
 8016130:	69bb      	ldr	r3, [r7, #24]
 8016132:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    len = strlen(client_info->will_msg);
 8016136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016138:	695b      	ldr	r3, [r3, #20]
 801613a:	4618      	mov	r0, r3
 801613c:	f7ea f858 	bl	80001f0 <strlen>
 8016140:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->will_msg length overflow", len <= 0xFF, return ERR_VAL);
 8016142:	69bb      	ldr	r3, [r7, #24]
 8016144:	2bff      	cmp	r3, #255	; 0xff
 8016146:	d909      	bls.n	801615c <mqtt_client_connect+0x170>
 8016148:	4b54      	ldr	r3, [pc, #336]	; (801629c <mqtt_client_connect+0x2b0>)
 801614a:	f240 522c 	movw	r2, #1324	; 0x52c
 801614e:	495b      	ldr	r1, [pc, #364]	; (80162bc <mqtt_client_connect+0x2d0>)
 8016150:	4854      	ldr	r0, [pc, #336]	; (80162a4 <mqtt_client_connect+0x2b8>)
 8016152:	f00b f89f 	bl	8021294 <printf>
 8016156:	f06f 0305 	mvn.w	r3, #5
 801615a:	e1ae      	b.n	80164ba <mqtt_client_connect+0x4ce>
    will_msg_len = (u8_t)len;
 801615c:	69bb      	ldr	r3, [r7, #24]
 801615e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    len = remaining_length + 2 + will_topic_len + 2 + will_msg_len;
 8016162:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016164:	1c9a      	adds	r2, r3, #2
 8016166:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801616a:	4413      	add	r3, r2
 801616c:	1c9a      	adds	r2, r3, #2
 801616e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8016172:	4413      	add	r3, r2
 8016174:	61bb      	str	r3, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 8016176:	69bb      	ldr	r3, [r7, #24]
 8016178:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801617c:	d309      	bcc.n	8016192 <mqtt_client_connect+0x1a6>
 801617e:	4b47      	ldr	r3, [pc, #284]	; (801629c <mqtt_client_connect+0x2b0>)
 8016180:	f240 522f 	movw	r2, #1327	; 0x52f
 8016184:	494e      	ldr	r1, [pc, #312]	; (80162c0 <mqtt_client_connect+0x2d4>)
 8016186:	4847      	ldr	r0, [pc, #284]	; (80162a4 <mqtt_client_connect+0x2b8>)
 8016188:	f00b f884 	bl	8021294 <printf>
 801618c:	f06f 0305 	mvn.w	r3, #5
 8016190:	e193      	b.n	80164ba <mqtt_client_connect+0x4ce>
    remaining_length = (u16_t)len;
 8016192:	69bb      	ldr	r3, [r7, #24]
 8016194:	84bb      	strh	r3, [r7, #36]	; 0x24
  }
  if (client_info->client_user != NULL) {
 8016196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016198:	685b      	ldr	r3, [r3, #4]
 801619a:	2b00      	cmp	r3, #0
 801619c:	d03d      	beq.n	801621a <mqtt_client_connect+0x22e>
    flags |= MQTT_CONNECT_FLAG_USERNAME;
 801619e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80161a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80161a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    len = strlen(client_info->client_user);
 80161aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80161ac:	685b      	ldr	r3, [r3, #4]
 80161ae:	4618      	mov	r0, r3
 80161b0:	f7ea f81e 	bl	80001f0 <strlen>
 80161b4:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->client_user length overflow", len <= 0xFFFF, return ERR_VAL);
 80161b6:	69bb      	ldr	r3, [r7, #24]
 80161b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80161bc:	d309      	bcc.n	80161d2 <mqtt_client_connect+0x1e6>
 80161be:	4b37      	ldr	r3, [pc, #220]	; (801629c <mqtt_client_connect+0x2b0>)
 80161c0:	f240 5235 	movw	r2, #1333	; 0x535
 80161c4:	493f      	ldr	r1, [pc, #252]	; (80162c4 <mqtt_client_connect+0x2d8>)
 80161c6:	4837      	ldr	r0, [pc, #220]	; (80162a4 <mqtt_client_connect+0x2b8>)
 80161c8:	f00b f864 	bl	8021294 <printf>
 80161cc:	f06f 0305 	mvn.w	r3, #5
 80161d0:	e173      	b.n	80164ba <mqtt_client_connect+0x4ce>
    LWIP_ERROR("mqtt_client_connect: client_info->client_user length must be > 0", len > 0, return ERR_VAL);
 80161d2:	69bb      	ldr	r3, [r7, #24]
 80161d4:	2b00      	cmp	r3, #0
 80161d6:	d109      	bne.n	80161ec <mqtt_client_connect+0x200>
 80161d8:	4b30      	ldr	r3, [pc, #192]	; (801629c <mqtt_client_connect+0x2b0>)
 80161da:	f240 5236 	movw	r2, #1334	; 0x536
 80161de:	493a      	ldr	r1, [pc, #232]	; (80162c8 <mqtt_client_connect+0x2dc>)
 80161e0:	4830      	ldr	r0, [pc, #192]	; (80162a4 <mqtt_client_connect+0x2b8>)
 80161e2:	f00b f857 	bl	8021294 <printf>
 80161e6:	f06f 0305 	mvn.w	r3, #5
 80161ea:	e166      	b.n	80164ba <mqtt_client_connect+0x4ce>
    client_user_len = (u16_t)len;
 80161ec:	69bb      	ldr	r3, [r7, #24]
 80161ee:	83fb      	strh	r3, [r7, #30]
    len = remaining_length + 2 + client_user_len;
 80161f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80161f2:	1c9a      	adds	r2, r3, #2
 80161f4:	8bfb      	ldrh	r3, [r7, #30]
 80161f6:	4413      	add	r3, r2
 80161f8:	61bb      	str	r3, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 80161fa:	69bb      	ldr	r3, [r7, #24]
 80161fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016200:	d309      	bcc.n	8016216 <mqtt_client_connect+0x22a>
 8016202:	4b26      	ldr	r3, [pc, #152]	; (801629c <mqtt_client_connect+0x2b0>)
 8016204:	f240 5239 	movw	r2, #1337	; 0x539
 8016208:	492d      	ldr	r1, [pc, #180]	; (80162c0 <mqtt_client_connect+0x2d4>)
 801620a:	4826      	ldr	r0, [pc, #152]	; (80162a4 <mqtt_client_connect+0x2b8>)
 801620c:	f00b f842 	bl	8021294 <printf>
 8016210:	f06f 0305 	mvn.w	r3, #5
 8016214:	e151      	b.n	80164ba <mqtt_client_connect+0x4ce>
    remaining_length = (u16_t)len;
 8016216:	69bb      	ldr	r3, [r7, #24]
 8016218:	84bb      	strh	r3, [r7, #36]	; 0x24
  }
  if (client_info->client_pass != NULL) {
 801621a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801621c:	689b      	ldr	r3, [r3, #8]
 801621e:	2b00      	cmp	r3, #0
 8016220:	d05a      	beq.n	80162d8 <mqtt_client_connect+0x2ec>
    flags |= MQTT_CONNECT_FLAG_PASSWORD;
 8016222:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016226:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801622a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    len = strlen(client_info->client_pass);
 801622e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016230:	689b      	ldr	r3, [r3, #8]
 8016232:	4618      	mov	r0, r3
 8016234:	f7e9 ffdc 	bl	80001f0 <strlen>
 8016238:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->client_pass length overflow", len <= 0xFFFF, return ERR_VAL);
 801623a:	69bb      	ldr	r3, [r7, #24]
 801623c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016240:	d309      	bcc.n	8016256 <mqtt_client_connect+0x26a>
 8016242:	4b16      	ldr	r3, [pc, #88]	; (801629c <mqtt_client_connect+0x2b0>)
 8016244:	f240 523f 	movw	r2, #1343	; 0x53f
 8016248:	4920      	ldr	r1, [pc, #128]	; (80162cc <mqtt_client_connect+0x2e0>)
 801624a:	4816      	ldr	r0, [pc, #88]	; (80162a4 <mqtt_client_connect+0x2b8>)
 801624c:	f00b f822 	bl	8021294 <printf>
 8016250:	f06f 0305 	mvn.w	r3, #5
 8016254:	e131      	b.n	80164ba <mqtt_client_connect+0x4ce>
    LWIP_ERROR("mqtt_client_connect: client_info->client_pass length must be > 0", len > 0, return ERR_VAL);
 8016256:	69bb      	ldr	r3, [r7, #24]
 8016258:	2b00      	cmp	r3, #0
 801625a:	d109      	bne.n	8016270 <mqtt_client_connect+0x284>
 801625c:	4b0f      	ldr	r3, [pc, #60]	; (801629c <mqtt_client_connect+0x2b0>)
 801625e:	f44f 62a8 	mov.w	r2, #1344	; 0x540
 8016262:	491b      	ldr	r1, [pc, #108]	; (80162d0 <mqtt_client_connect+0x2e4>)
 8016264:	480f      	ldr	r0, [pc, #60]	; (80162a4 <mqtt_client_connect+0x2b8>)
 8016266:	f00b f815 	bl	8021294 <printf>
 801626a:	f06f 0305 	mvn.w	r3, #5
 801626e:	e124      	b.n	80164ba <mqtt_client_connect+0x4ce>
    client_pass_len = (u16_t)len;
 8016270:	69bb      	ldr	r3, [r7, #24]
 8016272:	83bb      	strh	r3, [r7, #28]
    len = remaining_length + 2 + client_pass_len;
 8016274:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016276:	1c9a      	adds	r2, r3, #2
 8016278:	8bbb      	ldrh	r3, [r7, #28]
 801627a:	4413      	add	r3, r2
 801627c:	61bb      	str	r3, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 801627e:	69bb      	ldr	r3, [r7, #24]
 8016280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016284:	d326      	bcc.n	80162d4 <mqtt_client_connect+0x2e8>
 8016286:	4b05      	ldr	r3, [pc, #20]	; (801629c <mqtt_client_connect+0x2b0>)
 8016288:	f240 5243 	movw	r2, #1347	; 0x543
 801628c:	490c      	ldr	r1, [pc, #48]	; (80162c0 <mqtt_client_connect+0x2d4>)
 801628e:	4805      	ldr	r0, [pc, #20]	; (80162a4 <mqtt_client_connect+0x2b8>)
 8016290:	f00b f800 	bl	8021294 <printf>
 8016294:	f06f 0305 	mvn.w	r3, #5
 8016298:	e10f      	b.n	80164ba <mqtt_client_connect+0x4ce>
 801629a:	bf00      	nop
 801629c:	080279a8 	.word	0x080279a8
 80162a0:	08027e28 	.word	0x08027e28
 80162a4:	08027a20 	.word	0x08027a20
 80162a8:	08027e4c 	.word	0x08027e4c
 80162ac:	08027e74 	.word	0x08027e74
 80162b0:	08027ea0 	.word	0x08027ea0
 80162b4:	08027ed4 	.word	0x08027ed4
 80162b8:	08027f14 	.word	0x08027f14
 80162bc:	08027f54 	.word	0x08027f54
 80162c0:	08027f90 	.word	0x08027f90
 80162c4:	08027fc0 	.word	0x08027fc0
 80162c8:	08028000 	.word	0x08028000
 80162cc:	08028044 	.word	0x08028044
 80162d0:	08028084 	.word	0x08028084
    remaining_length = (u16_t)len;
 80162d4:	69bb      	ldr	r3, [r7, #24]
 80162d6:	84bb      	strh	r3, [r7, #36]	; 0x24
  }

  /* Don't complicate things, always connect using clean session */
  flags |= MQTT_CONNECT_FLAG_CLEAN_SESSION;
 80162d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80162dc:	f043 0302 	orr.w	r3, r3, #2
 80162e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  len = strlen(client_info->client_id);
 80162e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80162e6:	681b      	ldr	r3, [r3, #0]
 80162e8:	4618      	mov	r0, r3
 80162ea:	f7e9 ff81 	bl	80001f0 <strlen>
 80162ee:	61b8      	str	r0, [r7, #24]
  LWIP_ERROR("mqtt_client_connect: client_info->client_id length overflow", len <= 0xFFFF, return ERR_VAL);
 80162f0:	69bb      	ldr	r3, [r7, #24]
 80162f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80162f6:	d309      	bcc.n	801630c <mqtt_client_connect+0x320>
 80162f8:	4b72      	ldr	r3, [pc, #456]	; (80164c4 <mqtt_client_connect+0x4d8>)
 80162fa:	f240 524b 	movw	r2, #1355	; 0x54b
 80162fe:	4972      	ldr	r1, [pc, #456]	; (80164c8 <mqtt_client_connect+0x4dc>)
 8016300:	4872      	ldr	r0, [pc, #456]	; (80164cc <mqtt_client_connect+0x4e0>)
 8016302:	f00a ffc7 	bl	8021294 <printf>
 8016306:	f06f 0305 	mvn.w	r3, #5
 801630a:	e0d6      	b.n	80164ba <mqtt_client_connect+0x4ce>
  client_id_length = (u16_t)len;
 801630c:	69bb      	ldr	r3, [r7, #24]
 801630e:	82fb      	strh	r3, [r7, #22]
  len = remaining_length + 2 + client_id_length;
 8016310:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016312:	1c9a      	adds	r2, r3, #2
 8016314:	8afb      	ldrh	r3, [r7, #22]
 8016316:	4413      	add	r3, r2
 8016318:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 801631a:	69bb      	ldr	r3, [r7, #24]
 801631c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016320:	d309      	bcc.n	8016336 <mqtt_client_connect+0x34a>
 8016322:	4b68      	ldr	r3, [pc, #416]	; (80164c4 <mqtt_client_connect+0x4d8>)
 8016324:	f240 524e 	movw	r2, #1358	; 0x54e
 8016328:	4969      	ldr	r1, [pc, #420]	; (80164d0 <mqtt_client_connect+0x4e4>)
 801632a:	4868      	ldr	r0, [pc, #416]	; (80164cc <mqtt_client_connect+0x4e0>)
 801632c:	f00a ffb2 	bl	8021294 <printf>
 8016330:	f06f 0305 	mvn.w	r3, #5
 8016334:	e0c1      	b.n	80164ba <mqtt_client_connect+0x4ce>
  remaining_length = (u16_t)len;
 8016336:	69bb      	ldr	r3, [r7, #24]
 8016338:	84bb      	strh	r3, [r7, #36]	; 0x24

  if (mqtt_output_check_space(&client->output, remaining_length) == 0) {
 801633a:	68fb      	ldr	r3, [r7, #12]
 801633c:	33ec      	adds	r3, #236	; 0xec
 801633e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016340:	4611      	mov	r1, r2
 8016342:	4618      	mov	r0, r3
 8016344:	f7fe ff56 	bl	80151f4 <mqtt_output_check_space>
 8016348:	4603      	mov	r3, r0
 801634a:	2b00      	cmp	r3, #0
 801634c:	d102      	bne.n	8016354 <mqtt_client_connect+0x368>
    return ERR_MEM;
 801634e:	f04f 33ff 	mov.w	r3, #4294967295
 8016352:	e0b2      	b.n	80164ba <mqtt_client_connect+0x4ce>
  if (client_info->tls_config) {
    client->conn = altcp_tls_new(client_info->tls_config, IP_GET_TYPE(ip_addr));
  } else
#endif
  {
    client->conn = altcp_tcp_new_ip_type(IP_GET_TYPE(ip_addr));
 8016354:	2000      	movs	r0, #0
 8016356:	f003 fb7b 	bl	8019a50 <tcp_new_ip_type>
 801635a:	4602      	mov	r2, r0
 801635c:	68fb      	ldr	r3, [r7, #12]
 801635e:	60da      	str	r2, [r3, #12]
  }
  if (client->conn == NULL) {
 8016360:	68fb      	ldr	r3, [r7, #12]
 8016362:	68db      	ldr	r3, [r3, #12]
 8016364:	2b00      	cmp	r3, #0
 8016366:	d102      	bne.n	801636e <mqtt_client_connect+0x382>
    return ERR_MEM;
 8016368:	f04f 33ff 	mov.w	r3, #4294967295
 801636c:	e0a5      	b.n	80164ba <mqtt_client_connect+0x4ce>
  }

  /* Set arg pointer for callbacks */
  altcp_arg(client->conn, client);
 801636e:	68fb      	ldr	r3, [r7, #12]
 8016370:	68db      	ldr	r3, [r3, #12]
 8016372:	68f9      	ldr	r1, [r7, #12]
 8016374:	4618      	mov	r0, r3
 8016376:	f003 fb79 	bl	8019a6c <tcp_arg>
  /* Any local address, pick random local port number */
  err = altcp_bind(client->conn, IP_ADDR_ANY, 0);
 801637a:	68fb      	ldr	r3, [r7, #12]
 801637c:	68db      	ldr	r3, [r3, #12]
 801637e:	2200      	movs	r2, #0
 8016380:	4954      	ldr	r1, [pc, #336]	; (80164d4 <mqtt_client_connect+0x4e8>)
 8016382:	4618      	mov	r0, r3
 8016384:	f002 faa2 	bl	80188cc <tcp_bind>
 8016388:	4603      	mov	r3, r0
 801638a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (err != ERR_OK) {
 801638e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016392:	2b00      	cmp	r3, #0
 8016394:	f040 8084 	bne.w	80164a0 <mqtt_client_connect+0x4b4>
    goto tcp_fail;
  }
  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_client_connect: Connecting to host: %s at port:%"U16_F"\n", ipaddr_ntoa(ip_addr), port));

  /* Connect to server */
  err = altcp_connect(client->conn, ip_addr, port, mqtt_tcp_connect_cb);
 8016398:	68fb      	ldr	r3, [r7, #12]
 801639a:	68d8      	ldr	r0, [r3, #12]
 801639c:	88fa      	ldrh	r2, [r7, #6]
 801639e:	4b4e      	ldr	r3, [pc, #312]	; (80164d8 <mqtt_client_connect+0x4ec>)
 80163a0:	68b9      	ldr	r1, [r7, #8]
 80163a2:	f002 fc1b 	bl	8018bdc <tcp_connect>
 80163a6:	4603      	mov	r3, r0
 80163a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (err != ERR_OK) {
 80163ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d177      	bne.n	80164a4 <mqtt_client_connect+0x4b8>
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_client_connect: Error connecting to remote ip/port, %d\n", err));
    goto tcp_fail;
  }
  /* Set error callback */
  altcp_err(client->conn, mqtt_tcp_err_cb);
 80163b4:	68fb      	ldr	r3, [r7, #12]
 80163b6:	68db      	ldr	r3, [r3, #12]
 80163b8:	4948      	ldr	r1, [pc, #288]	; (80164dc <mqtt_client_connect+0x4f0>)
 80163ba:	4618      	mov	r0, r3
 80163bc:	f003 fbac 	bl	8019b18 <tcp_err>
  client->conn_state = TCP_CONNECTING;
 80163c0:	68fb      	ldr	r3, [r7, #12]
 80163c2:	2201      	movs	r2, #1
 80163c4:	729a      	strb	r2, [r3, #10]

  /* Append fixed header */
  mqtt_output_append_fixed_header(&client->output, MQTT_MSG_TYPE_CONNECT, 0, 0, 0, remaining_length);
 80163c6:	68fb      	ldr	r3, [r7, #12]
 80163c8:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 80163cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80163ce:	9301      	str	r3, [sp, #4]
 80163d0:	2300      	movs	r3, #0
 80163d2:	9300      	str	r3, [sp, #0]
 80163d4:	2300      	movs	r3, #0
 80163d6:	2200      	movs	r2, #0
 80163d8:	2101      	movs	r1, #1
 80163da:	f7fe fec0 	bl	801515e <mqtt_output_append_fixed_header>
  /* Append Protocol string */
  mqtt_output_append_string(&client->output, "MQTT", 4);
 80163de:	68fb      	ldr	r3, [r7, #12]
 80163e0:	33ec      	adds	r3, #236	; 0xec
 80163e2:	2204      	movs	r2, #4
 80163e4:	493e      	ldr	r1, [pc, #248]	; (80164e0 <mqtt_client_connect+0x4f4>)
 80163e6:	4618      	mov	r0, r3
 80163e8:	f7fe fe8d 	bl	8015106 <mqtt_output_append_string>
  /* Append Protocol level */
  mqtt_output_append_u8(&client->output, 4);
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	33ec      	adds	r3, #236	; 0xec
 80163f0:	2104      	movs	r1, #4
 80163f2:	4618      	mov	r0, r3
 80163f4:	f7fe fe42 	bl	801507c <mqtt_output_append_u8>
  /* Append connect flags */
  mqtt_output_append_u8(&client->output, flags);
 80163f8:	68fb      	ldr	r3, [r7, #12]
 80163fa:	33ec      	adds	r3, #236	; 0xec
 80163fc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8016400:	4611      	mov	r1, r2
 8016402:	4618      	mov	r0, r3
 8016404:	f7fe fe3a 	bl	801507c <mqtt_output_append_u8>
  /* Append keep-alive */
  mqtt_output_append_u16(&client->output, client_info->keep_alive);
 8016408:	68fb      	ldr	r3, [r7, #12]
 801640a:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 801640e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016410:	899b      	ldrh	r3, [r3, #12]
 8016412:	4619      	mov	r1, r3
 8016414:	4610      	mov	r0, r2
 8016416:	f7fe fe40 	bl	801509a <mqtt_output_append_u16>
  /* Append client id */
  mqtt_output_append_string(&client->output, client_info->client_id, client_id_length);
 801641a:	68fb      	ldr	r3, [r7, #12]
 801641c:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8016420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016422:	681b      	ldr	r3, [r3, #0]
 8016424:	8afa      	ldrh	r2, [r7, #22]
 8016426:	4619      	mov	r1, r3
 8016428:	f7fe fe6d 	bl	8015106 <mqtt_output_append_string>
  /* Append will message if used */
  if ((flags & MQTT_CONNECT_FLAG_WILL) != 0) {
 801642c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016430:	f003 0304 	and.w	r3, r3, #4
 8016434:	2b00      	cmp	r3, #0
 8016436:	d015      	beq.n	8016464 <mqtt_client_connect+0x478>
    mqtt_output_append_string(&client->output, client_info->will_topic, will_topic_len);
 8016438:	68fb      	ldr	r3, [r7, #12]
 801643a:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801643e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016440:	691b      	ldr	r3, [r3, #16]
 8016442:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8016446:	b292      	uxth	r2, r2
 8016448:	4619      	mov	r1, r3
 801644a:	f7fe fe5c 	bl	8015106 <mqtt_output_append_string>
    mqtt_output_append_string(&client->output, client_info->will_msg, will_msg_len);
 801644e:	68fb      	ldr	r3, [r7, #12]
 8016450:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8016454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016456:	695b      	ldr	r3, [r3, #20]
 8016458:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 801645c:	b292      	uxth	r2, r2
 801645e:	4619      	mov	r1, r3
 8016460:	f7fe fe51 	bl	8015106 <mqtt_output_append_string>
  }
  /* Append user name if given */
  if ((flags & MQTT_CONNECT_FLAG_USERNAME) != 0) {
 8016464:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8016468:	2b00      	cmp	r3, #0
 801646a:	da08      	bge.n	801647e <mqtt_client_connect+0x492>
    mqtt_output_append_string(&client->output, client_info->client_user, client_user_len);
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8016472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016474:	685b      	ldr	r3, [r3, #4]
 8016476:	8bfa      	ldrh	r2, [r7, #30]
 8016478:	4619      	mov	r1, r3
 801647a:	f7fe fe44 	bl	8015106 <mqtt_output_append_string>
  }
  /* Append password if given */
  if ((flags & MQTT_CONNECT_FLAG_PASSWORD) != 0) {
 801647e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016486:	2b00      	cmp	r3, #0
 8016488:	d008      	beq.n	801649c <mqtt_client_connect+0x4b0>
    mqtt_output_append_string(&client->output, client_info->client_pass, client_pass_len);
 801648a:	68fb      	ldr	r3, [r7, #12]
 801648c:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 8016490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016492:	689b      	ldr	r3, [r3, #8]
 8016494:	8bba      	ldrh	r2, [r7, #28]
 8016496:	4619      	mov	r1, r3
 8016498:	f7fe fe35 	bl	8015106 <mqtt_output_append_string>
  }
  return ERR_OK;
 801649c:	2300      	movs	r3, #0
 801649e:	e00c      	b.n	80164ba <mqtt_client_connect+0x4ce>
    goto tcp_fail;
 80164a0:	bf00      	nop
 80164a2:	e000      	b.n	80164a6 <mqtt_client_connect+0x4ba>
    goto tcp_fail;
 80164a4:	bf00      	nop

tcp_fail:
  altcp_abort(client->conn);
 80164a6:	68fb      	ldr	r3, [r7, #12]
 80164a8:	68db      	ldr	r3, [r3, #12]
 80164aa:	4618      	mov	r0, r3
 80164ac:	f002 fa02 	bl	80188b4 <tcp_abort>
  client->conn = NULL;
 80164b0:	68fb      	ldr	r3, [r7, #12]
 80164b2:	2200      	movs	r2, #0
 80164b4:	60da      	str	r2, [r3, #12]
  return err;
 80164b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80164ba:	4618      	mov	r0, r3
 80164bc:	3728      	adds	r7, #40	; 0x28
 80164be:	46bd      	mov	sp, r7
 80164c0:	bd80      	pop	{r7, pc}
 80164c2:	bf00      	nop
 80164c4:	080279a8 	.word	0x080279a8
 80164c8:	080280c8 	.word	0x080280c8
 80164cc:	08027a20 	.word	0x08027a20
 80164d0:	08027f90 	.word	0x08027f90
 80164d4:	08072dc4 	.word	0x08072dc4
 80164d8:	08015bb9 	.word	0x08015bb9
 80164dc:	08015b45 	.word	0x08015b45
 80164e0:	08028104 	.word	0x08028104

080164e4 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80164e4:	b480      	push	{r7}
 80164e6:	b083      	sub	sp, #12
 80164e8:	af00      	add	r7, sp, #0
 80164ea:	4603      	mov	r3, r0
 80164ec:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80164ee:	88fb      	ldrh	r3, [r7, #6]
 80164f0:	021b      	lsls	r3, r3, #8
 80164f2:	b21a      	sxth	r2, r3
 80164f4:	88fb      	ldrh	r3, [r7, #6]
 80164f6:	0a1b      	lsrs	r3, r3, #8
 80164f8:	b29b      	uxth	r3, r3
 80164fa:	b21b      	sxth	r3, r3
 80164fc:	4313      	orrs	r3, r2
 80164fe:	b21b      	sxth	r3, r3
 8016500:	b29b      	uxth	r3, r3
}
 8016502:	4618      	mov	r0, r3
 8016504:	370c      	adds	r7, #12
 8016506:	46bd      	mov	sp, r7
 8016508:	f85d 7b04 	ldr.w	r7, [sp], #4
 801650c:	4770      	bx	lr

0801650e <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 801650e:	b480      	push	{r7}
 8016510:	b083      	sub	sp, #12
 8016512:	af00      	add	r7, sp, #0
 8016514:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	061a      	lsls	r2, r3, #24
 801651a:	687b      	ldr	r3, [r7, #4]
 801651c:	021b      	lsls	r3, r3, #8
 801651e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8016522:	431a      	orrs	r2, r3
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	0a1b      	lsrs	r3, r3, #8
 8016528:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 801652c:	431a      	orrs	r2, r3
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	0e1b      	lsrs	r3, r3, #24
 8016532:	4313      	orrs	r3, r2
}
 8016534:	4618      	mov	r0, r3
 8016536:	370c      	adds	r7, #12
 8016538:	46bd      	mov	sp, r7
 801653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801653e:	4770      	bx	lr

08016540 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8016540:	b580      	push	{r7, lr}
 8016542:	b082      	sub	sp, #8
 8016544:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8016546:	2300      	movs	r3, #0
 8016548:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 801654a:	f00a fdc3 	bl	80210d4 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 801654e:	f000 f8d5 	bl	80166fc <mem_init>
  memp_init();
 8016552:	f000 fc59 	bl	8016e08 <memp_init>
  pbuf_init();
  netif_init();
 8016556:	f000 fd1f 	bl	8016f98 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801655a:	f008 f8c5 	bl	801e6e8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 801655e:	f001 feaf 	bl	80182c0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8016562:	f007 ffcd 	bl	801e500 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8016566:	bf00      	nop
 8016568:	3708      	adds	r7, #8
 801656a:	46bd      	mov	sp, r7
 801656c:	bd80      	pop	{r7, pc}
	...

08016570 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8016570:	b480      	push	{r7}
 8016572:	b083      	sub	sp, #12
 8016574:	af00      	add	r7, sp, #0
 8016576:	4603      	mov	r3, r0
 8016578:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 801657a:	4b05      	ldr	r3, [pc, #20]	; (8016590 <ptr_to_mem+0x20>)
 801657c:	681a      	ldr	r2, [r3, #0]
 801657e:	88fb      	ldrh	r3, [r7, #6]
 8016580:	4413      	add	r3, r2
}
 8016582:	4618      	mov	r0, r3
 8016584:	370c      	adds	r7, #12
 8016586:	46bd      	mov	sp, r7
 8016588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801658c:	4770      	bx	lr
 801658e:	bf00      	nop
 8016590:	2001ed00 	.word	0x2001ed00

08016594 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8016594:	b480      	push	{r7}
 8016596:	b083      	sub	sp, #12
 8016598:	af00      	add	r7, sp, #0
 801659a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 801659c:	4b05      	ldr	r3, [pc, #20]	; (80165b4 <mem_to_ptr+0x20>)
 801659e:	681b      	ldr	r3, [r3, #0]
 80165a0:	687a      	ldr	r2, [r7, #4]
 80165a2:	1ad3      	subs	r3, r2, r3
 80165a4:	b29b      	uxth	r3, r3
}
 80165a6:	4618      	mov	r0, r3
 80165a8:	370c      	adds	r7, #12
 80165aa:	46bd      	mov	sp, r7
 80165ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165b0:	4770      	bx	lr
 80165b2:	bf00      	nop
 80165b4:	2001ed00 	.word	0x2001ed00

080165b8 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80165b8:	b590      	push	{r4, r7, lr}
 80165ba:	b085      	sub	sp, #20
 80165bc:	af00      	add	r7, sp, #0
 80165be:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80165c0:	4b45      	ldr	r3, [pc, #276]	; (80166d8 <plug_holes+0x120>)
 80165c2:	681b      	ldr	r3, [r3, #0]
 80165c4:	687a      	ldr	r2, [r7, #4]
 80165c6:	429a      	cmp	r2, r3
 80165c8:	d206      	bcs.n	80165d8 <plug_holes+0x20>
 80165ca:	4b44      	ldr	r3, [pc, #272]	; (80166dc <plug_holes+0x124>)
 80165cc:	f240 12df 	movw	r2, #479	; 0x1df
 80165d0:	4943      	ldr	r1, [pc, #268]	; (80166e0 <plug_holes+0x128>)
 80165d2:	4844      	ldr	r0, [pc, #272]	; (80166e4 <plug_holes+0x12c>)
 80165d4:	f00a fe5e 	bl	8021294 <printf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80165d8:	4b43      	ldr	r3, [pc, #268]	; (80166e8 <plug_holes+0x130>)
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	687a      	ldr	r2, [r7, #4]
 80165de:	429a      	cmp	r2, r3
 80165e0:	d306      	bcc.n	80165f0 <plug_holes+0x38>
 80165e2:	4b3e      	ldr	r3, [pc, #248]	; (80166dc <plug_holes+0x124>)
 80165e4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80165e8:	4940      	ldr	r1, [pc, #256]	; (80166ec <plug_holes+0x134>)
 80165ea:	483e      	ldr	r0, [pc, #248]	; (80166e4 <plug_holes+0x12c>)
 80165ec:	f00a fe52 	bl	8021294 <printf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80165f0:	687b      	ldr	r3, [r7, #4]
 80165f2:	791b      	ldrb	r3, [r3, #4]
 80165f4:	2b00      	cmp	r3, #0
 80165f6:	d006      	beq.n	8016606 <plug_holes+0x4e>
 80165f8:	4b38      	ldr	r3, [pc, #224]	; (80166dc <plug_holes+0x124>)
 80165fa:	f240 12e1 	movw	r2, #481	; 0x1e1
 80165fe:	493c      	ldr	r1, [pc, #240]	; (80166f0 <plug_holes+0x138>)
 8016600:	4838      	ldr	r0, [pc, #224]	; (80166e4 <plug_holes+0x12c>)
 8016602:	f00a fe47 	bl	8021294 <printf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	881b      	ldrh	r3, [r3, #0]
 801660a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801660e:	d906      	bls.n	801661e <plug_holes+0x66>
 8016610:	4b32      	ldr	r3, [pc, #200]	; (80166dc <plug_holes+0x124>)
 8016612:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8016616:	4937      	ldr	r1, [pc, #220]	; (80166f4 <plug_holes+0x13c>)
 8016618:	4832      	ldr	r0, [pc, #200]	; (80166e4 <plug_holes+0x12c>)
 801661a:	f00a fe3b 	bl	8021294 <printf>

  nmem = ptr_to_mem(mem->next);
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	881b      	ldrh	r3, [r3, #0]
 8016622:	4618      	mov	r0, r3
 8016624:	f7ff ffa4 	bl	8016570 <ptr_to_mem>
 8016628:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801662a:	687a      	ldr	r2, [r7, #4]
 801662c:	68fb      	ldr	r3, [r7, #12]
 801662e:	429a      	cmp	r2, r3
 8016630:	d024      	beq.n	801667c <plug_holes+0xc4>
 8016632:	68fb      	ldr	r3, [r7, #12]
 8016634:	791b      	ldrb	r3, [r3, #4]
 8016636:	2b00      	cmp	r3, #0
 8016638:	d120      	bne.n	801667c <plug_holes+0xc4>
 801663a:	4b2b      	ldr	r3, [pc, #172]	; (80166e8 <plug_holes+0x130>)
 801663c:	681b      	ldr	r3, [r3, #0]
 801663e:	68fa      	ldr	r2, [r7, #12]
 8016640:	429a      	cmp	r2, r3
 8016642:	d01b      	beq.n	801667c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8016644:	4b2c      	ldr	r3, [pc, #176]	; (80166f8 <plug_holes+0x140>)
 8016646:	681b      	ldr	r3, [r3, #0]
 8016648:	68fa      	ldr	r2, [r7, #12]
 801664a:	429a      	cmp	r2, r3
 801664c:	d102      	bne.n	8016654 <plug_holes+0x9c>
      lfree = mem;
 801664e:	4a2a      	ldr	r2, [pc, #168]	; (80166f8 <plug_holes+0x140>)
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8016654:	68fb      	ldr	r3, [r7, #12]
 8016656:	881a      	ldrh	r2, [r3, #0]
 8016658:	687b      	ldr	r3, [r7, #4]
 801665a:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801665c:	68fb      	ldr	r3, [r7, #12]
 801665e:	881b      	ldrh	r3, [r3, #0]
 8016660:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016664:	d00a      	beq.n	801667c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8016666:	68fb      	ldr	r3, [r7, #12]
 8016668:	881b      	ldrh	r3, [r3, #0]
 801666a:	4618      	mov	r0, r3
 801666c:	f7ff ff80 	bl	8016570 <ptr_to_mem>
 8016670:	4604      	mov	r4, r0
 8016672:	6878      	ldr	r0, [r7, #4]
 8016674:	f7ff ff8e 	bl	8016594 <mem_to_ptr>
 8016678:	4603      	mov	r3, r0
 801667a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	885b      	ldrh	r3, [r3, #2]
 8016680:	4618      	mov	r0, r3
 8016682:	f7ff ff75 	bl	8016570 <ptr_to_mem>
 8016686:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8016688:	68ba      	ldr	r2, [r7, #8]
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	429a      	cmp	r2, r3
 801668e:	d01f      	beq.n	80166d0 <plug_holes+0x118>
 8016690:	68bb      	ldr	r3, [r7, #8]
 8016692:	791b      	ldrb	r3, [r3, #4]
 8016694:	2b00      	cmp	r3, #0
 8016696:	d11b      	bne.n	80166d0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8016698:	4b17      	ldr	r3, [pc, #92]	; (80166f8 <plug_holes+0x140>)
 801669a:	681b      	ldr	r3, [r3, #0]
 801669c:	687a      	ldr	r2, [r7, #4]
 801669e:	429a      	cmp	r2, r3
 80166a0:	d102      	bne.n	80166a8 <plug_holes+0xf0>
      lfree = pmem;
 80166a2:	4a15      	ldr	r2, [pc, #84]	; (80166f8 <plug_holes+0x140>)
 80166a4:	68bb      	ldr	r3, [r7, #8]
 80166a6:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80166a8:	687b      	ldr	r3, [r7, #4]
 80166aa:	881a      	ldrh	r2, [r3, #0]
 80166ac:	68bb      	ldr	r3, [r7, #8]
 80166ae:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80166b0:	687b      	ldr	r3, [r7, #4]
 80166b2:	881b      	ldrh	r3, [r3, #0]
 80166b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80166b8:	d00a      	beq.n	80166d0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	881b      	ldrh	r3, [r3, #0]
 80166be:	4618      	mov	r0, r3
 80166c0:	f7ff ff56 	bl	8016570 <ptr_to_mem>
 80166c4:	4604      	mov	r4, r0
 80166c6:	68b8      	ldr	r0, [r7, #8]
 80166c8:	f7ff ff64 	bl	8016594 <mem_to_ptr>
 80166cc:	4603      	mov	r3, r0
 80166ce:	8063      	strh	r3, [r4, #2]
    }
  }
}
 80166d0:	bf00      	nop
 80166d2:	3714      	adds	r7, #20
 80166d4:	46bd      	mov	sp, r7
 80166d6:	bd90      	pop	{r4, r7, pc}
 80166d8:	2001ed00 	.word	0x2001ed00
 80166dc:	08028158 	.word	0x08028158
 80166e0:	08028188 	.word	0x08028188
 80166e4:	080281a0 	.word	0x080281a0
 80166e8:	2001ed04 	.word	0x2001ed04
 80166ec:	080281c8 	.word	0x080281c8
 80166f0:	080281e4 	.word	0x080281e4
 80166f4:	08028200 	.word	0x08028200
 80166f8:	2001ed0c 	.word	0x2001ed0c

080166fc <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80166fc:	b580      	push	{r7, lr}
 80166fe:	b082      	sub	sp, #8
 8016700:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8016702:	4b1f      	ldr	r3, [pc, #124]	; (8016780 <mem_init+0x84>)
 8016704:	3303      	adds	r3, #3
 8016706:	f023 0303 	bic.w	r3, r3, #3
 801670a:	461a      	mov	r2, r3
 801670c:	4b1d      	ldr	r3, [pc, #116]	; (8016784 <mem_init+0x88>)
 801670e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8016710:	4b1c      	ldr	r3, [pc, #112]	; (8016784 <mem_init+0x88>)
 8016712:	681b      	ldr	r3, [r3, #0]
 8016714:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8016716:	687b      	ldr	r3, [r7, #4]
 8016718:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 801671c:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	2200      	movs	r2, #0
 8016722:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	2200      	movs	r2, #0
 8016728:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801672a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 801672e:	f7ff ff1f 	bl	8016570 <ptr_to_mem>
 8016732:	4603      	mov	r3, r0
 8016734:	4a14      	ldr	r2, [pc, #80]	; (8016788 <mem_init+0x8c>)
 8016736:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8016738:	4b13      	ldr	r3, [pc, #76]	; (8016788 <mem_init+0x8c>)
 801673a:	681b      	ldr	r3, [r3, #0]
 801673c:	2201      	movs	r2, #1
 801673e:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8016740:	4b11      	ldr	r3, [pc, #68]	; (8016788 <mem_init+0x8c>)
 8016742:	681b      	ldr	r3, [r3, #0]
 8016744:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8016748:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801674a:	4b0f      	ldr	r3, [pc, #60]	; (8016788 <mem_init+0x8c>)
 801674c:	681b      	ldr	r3, [r3, #0]
 801674e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8016752:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8016754:	4b0b      	ldr	r3, [pc, #44]	; (8016784 <mem_init+0x88>)
 8016756:	681b      	ldr	r3, [r3, #0]
 8016758:	4a0c      	ldr	r2, [pc, #48]	; (801678c <mem_init+0x90>)
 801675a:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801675c:	480c      	ldr	r0, [pc, #48]	; (8016790 <mem_init+0x94>)
 801675e:	f00a fcc5 	bl	80210ec <sys_mutex_new>
 8016762:	4603      	mov	r3, r0
 8016764:	2b00      	cmp	r3, #0
 8016766:	d006      	beq.n	8016776 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8016768:	4b0a      	ldr	r3, [pc, #40]	; (8016794 <mem_init+0x98>)
 801676a:	f240 221f 	movw	r2, #543	; 0x21f
 801676e:	490a      	ldr	r1, [pc, #40]	; (8016798 <mem_init+0x9c>)
 8016770:	480a      	ldr	r0, [pc, #40]	; (801679c <mem_init+0xa0>)
 8016772:	f00a fd8f 	bl	8021294 <printf>
  }
}
 8016776:	bf00      	nop
 8016778:	3708      	adds	r7, #8
 801677a:	46bd      	mov	sp, r7
 801677c:	bd80      	pop	{r7, pc}
 801677e:	bf00      	nop
 8016780:	2001acec 	.word	0x2001acec
 8016784:	2001ed00 	.word	0x2001ed00
 8016788:	2001ed04 	.word	0x2001ed04
 801678c:	2001ed0c 	.word	0x2001ed0c
 8016790:	2001ed08 	.word	0x2001ed08
 8016794:	08028158 	.word	0x08028158
 8016798:	0802822c 	.word	0x0802822c
 801679c:	080281a0 	.word	0x080281a0

080167a0 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80167a0:	b580      	push	{r7, lr}
 80167a2:	b086      	sub	sp, #24
 80167a4:	af00      	add	r7, sp, #0
 80167a6:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80167a8:	6878      	ldr	r0, [r7, #4]
 80167aa:	f7ff fef3 	bl	8016594 <mem_to_ptr>
 80167ae:	4603      	mov	r3, r0
 80167b0:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	881b      	ldrh	r3, [r3, #0]
 80167b6:	4618      	mov	r0, r3
 80167b8:	f7ff feda 	bl	8016570 <ptr_to_mem>
 80167bc:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80167be:	687b      	ldr	r3, [r7, #4]
 80167c0:	885b      	ldrh	r3, [r3, #2]
 80167c2:	4618      	mov	r0, r3
 80167c4:	f7ff fed4 	bl	8016570 <ptr_to_mem>
 80167c8:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	881b      	ldrh	r3, [r3, #0]
 80167ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80167d2:	d818      	bhi.n	8016806 <mem_link_valid+0x66>
 80167d4:	687b      	ldr	r3, [r7, #4]
 80167d6:	885b      	ldrh	r3, [r3, #2]
 80167d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80167dc:	d813      	bhi.n	8016806 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80167e2:	8afa      	ldrh	r2, [r7, #22]
 80167e4:	429a      	cmp	r2, r3
 80167e6:	d004      	beq.n	80167f2 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80167e8:	68fb      	ldr	r3, [r7, #12]
 80167ea:	881b      	ldrh	r3, [r3, #0]
 80167ec:	8afa      	ldrh	r2, [r7, #22]
 80167ee:	429a      	cmp	r2, r3
 80167f0:	d109      	bne.n	8016806 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80167f2:	4b08      	ldr	r3, [pc, #32]	; (8016814 <mem_link_valid+0x74>)
 80167f4:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80167f6:	693a      	ldr	r2, [r7, #16]
 80167f8:	429a      	cmp	r2, r3
 80167fa:	d006      	beq.n	801680a <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80167fc:	693b      	ldr	r3, [r7, #16]
 80167fe:	885b      	ldrh	r3, [r3, #2]
 8016800:	8afa      	ldrh	r2, [r7, #22]
 8016802:	429a      	cmp	r2, r3
 8016804:	d001      	beq.n	801680a <mem_link_valid+0x6a>
    return 0;
 8016806:	2300      	movs	r3, #0
 8016808:	e000      	b.n	801680c <mem_link_valid+0x6c>
  }
  return 1;
 801680a:	2301      	movs	r3, #1
}
 801680c:	4618      	mov	r0, r3
 801680e:	3718      	adds	r7, #24
 8016810:	46bd      	mov	sp, r7
 8016812:	bd80      	pop	{r7, pc}
 8016814:	2001ed04 	.word	0x2001ed04

08016818 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8016818:	b580      	push	{r7, lr}
 801681a:	b088      	sub	sp, #32
 801681c:	af00      	add	r7, sp, #0
 801681e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	2b00      	cmp	r3, #0
 8016824:	d070      	beq.n	8016908 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8016826:	687b      	ldr	r3, [r7, #4]
 8016828:	f003 0303 	and.w	r3, r3, #3
 801682c:	2b00      	cmp	r3, #0
 801682e:	d00d      	beq.n	801684c <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8016830:	4b37      	ldr	r3, [pc, #220]	; (8016910 <mem_free+0xf8>)
 8016832:	f240 2273 	movw	r2, #627	; 0x273
 8016836:	4937      	ldr	r1, [pc, #220]	; (8016914 <mem_free+0xfc>)
 8016838:	4837      	ldr	r0, [pc, #220]	; (8016918 <mem_free+0x100>)
 801683a:	f00a fd2b 	bl	8021294 <printf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801683e:	f00a fca7 	bl	8021190 <sys_arch_protect>
 8016842:	60f8      	str	r0, [r7, #12]
 8016844:	68f8      	ldr	r0, [r7, #12]
 8016846:	f00a fcb1 	bl	80211ac <sys_arch_unprotect>
    return;
 801684a:	e05e      	b.n	801690a <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	3b08      	subs	r3, #8
 8016850:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8016852:	4b32      	ldr	r3, [pc, #200]	; (801691c <mem_free+0x104>)
 8016854:	681b      	ldr	r3, [r3, #0]
 8016856:	69fa      	ldr	r2, [r7, #28]
 8016858:	429a      	cmp	r2, r3
 801685a:	d306      	bcc.n	801686a <mem_free+0x52>
 801685c:	687b      	ldr	r3, [r7, #4]
 801685e:	f103 020c 	add.w	r2, r3, #12
 8016862:	4b2f      	ldr	r3, [pc, #188]	; (8016920 <mem_free+0x108>)
 8016864:	681b      	ldr	r3, [r3, #0]
 8016866:	429a      	cmp	r2, r3
 8016868:	d90d      	bls.n	8016886 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801686a:	4b29      	ldr	r3, [pc, #164]	; (8016910 <mem_free+0xf8>)
 801686c:	f240 227f 	movw	r2, #639	; 0x27f
 8016870:	492c      	ldr	r1, [pc, #176]	; (8016924 <mem_free+0x10c>)
 8016872:	4829      	ldr	r0, [pc, #164]	; (8016918 <mem_free+0x100>)
 8016874:	f00a fd0e 	bl	8021294 <printf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8016878:	f00a fc8a 	bl	8021190 <sys_arch_protect>
 801687c:	6138      	str	r0, [r7, #16]
 801687e:	6938      	ldr	r0, [r7, #16]
 8016880:	f00a fc94 	bl	80211ac <sys_arch_unprotect>
    return;
 8016884:	e041      	b.n	801690a <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8016886:	4828      	ldr	r0, [pc, #160]	; (8016928 <mem_free+0x110>)
 8016888:	f00a fc46 	bl	8021118 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 801688c:	69fb      	ldr	r3, [r7, #28]
 801688e:	791b      	ldrb	r3, [r3, #4]
 8016890:	2b00      	cmp	r3, #0
 8016892:	d110      	bne.n	80168b6 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8016894:	4b1e      	ldr	r3, [pc, #120]	; (8016910 <mem_free+0xf8>)
 8016896:	f44f 7223 	mov.w	r2, #652	; 0x28c
 801689a:	4924      	ldr	r1, [pc, #144]	; (801692c <mem_free+0x114>)
 801689c:	481e      	ldr	r0, [pc, #120]	; (8016918 <mem_free+0x100>)
 801689e:	f00a fcf9 	bl	8021294 <printf>
    LWIP_MEM_FREE_UNPROTECT();
 80168a2:	4821      	ldr	r0, [pc, #132]	; (8016928 <mem_free+0x110>)
 80168a4:	f00a fc47 	bl	8021136 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80168a8:	f00a fc72 	bl	8021190 <sys_arch_protect>
 80168ac:	6178      	str	r0, [r7, #20]
 80168ae:	6978      	ldr	r0, [r7, #20]
 80168b0:	f00a fc7c 	bl	80211ac <sys_arch_unprotect>
    return;
 80168b4:	e029      	b.n	801690a <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 80168b6:	69f8      	ldr	r0, [r7, #28]
 80168b8:	f7ff ff72 	bl	80167a0 <mem_link_valid>
 80168bc:	4603      	mov	r3, r0
 80168be:	2b00      	cmp	r3, #0
 80168c0:	d110      	bne.n	80168e4 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80168c2:	4b13      	ldr	r3, [pc, #76]	; (8016910 <mem_free+0xf8>)
 80168c4:	f240 2295 	movw	r2, #661	; 0x295
 80168c8:	4919      	ldr	r1, [pc, #100]	; (8016930 <mem_free+0x118>)
 80168ca:	4813      	ldr	r0, [pc, #76]	; (8016918 <mem_free+0x100>)
 80168cc:	f00a fce2 	bl	8021294 <printf>
    LWIP_MEM_FREE_UNPROTECT();
 80168d0:	4815      	ldr	r0, [pc, #84]	; (8016928 <mem_free+0x110>)
 80168d2:	f00a fc30 	bl	8021136 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80168d6:	f00a fc5b 	bl	8021190 <sys_arch_protect>
 80168da:	61b8      	str	r0, [r7, #24]
 80168dc:	69b8      	ldr	r0, [r7, #24]
 80168de:	f00a fc65 	bl	80211ac <sys_arch_unprotect>
    return;
 80168e2:	e012      	b.n	801690a <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 80168e4:	69fb      	ldr	r3, [r7, #28]
 80168e6:	2200      	movs	r2, #0
 80168e8:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80168ea:	4b12      	ldr	r3, [pc, #72]	; (8016934 <mem_free+0x11c>)
 80168ec:	681b      	ldr	r3, [r3, #0]
 80168ee:	69fa      	ldr	r2, [r7, #28]
 80168f0:	429a      	cmp	r2, r3
 80168f2:	d202      	bcs.n	80168fa <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80168f4:	4a0f      	ldr	r2, [pc, #60]	; (8016934 <mem_free+0x11c>)
 80168f6:	69fb      	ldr	r3, [r7, #28]
 80168f8:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80168fa:	69f8      	ldr	r0, [r7, #28]
 80168fc:	f7ff fe5c 	bl	80165b8 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8016900:	4809      	ldr	r0, [pc, #36]	; (8016928 <mem_free+0x110>)
 8016902:	f00a fc18 	bl	8021136 <sys_mutex_unlock>
 8016906:	e000      	b.n	801690a <mem_free+0xf2>
    return;
 8016908:	bf00      	nop
}
 801690a:	3720      	adds	r7, #32
 801690c:	46bd      	mov	sp, r7
 801690e:	bd80      	pop	{r7, pc}
 8016910:	08028158 	.word	0x08028158
 8016914:	08028248 	.word	0x08028248
 8016918:	080281a0 	.word	0x080281a0
 801691c:	2001ed00 	.word	0x2001ed00
 8016920:	2001ed04 	.word	0x2001ed04
 8016924:	0802826c 	.word	0x0802826c
 8016928:	2001ed08 	.word	0x2001ed08
 801692c:	08028288 	.word	0x08028288
 8016930:	080282b0 	.word	0x080282b0
 8016934:	2001ed0c 	.word	0x2001ed0c

08016938 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8016938:	b580      	push	{r7, lr}
 801693a:	b088      	sub	sp, #32
 801693c:	af00      	add	r7, sp, #0
 801693e:	6078      	str	r0, [r7, #4]
 8016940:	460b      	mov	r3, r1
 8016942:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8016944:	887b      	ldrh	r3, [r7, #2]
 8016946:	3303      	adds	r3, #3
 8016948:	b29b      	uxth	r3, r3
 801694a:	f023 0303 	bic.w	r3, r3, #3
 801694e:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8016950:	8bfb      	ldrh	r3, [r7, #30]
 8016952:	2b0b      	cmp	r3, #11
 8016954:	d801      	bhi.n	801695a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8016956:	230c      	movs	r3, #12
 8016958:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801695a:	8bfb      	ldrh	r3, [r7, #30]
 801695c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016960:	d803      	bhi.n	801696a <mem_trim+0x32>
 8016962:	8bfa      	ldrh	r2, [r7, #30]
 8016964:	887b      	ldrh	r3, [r7, #2]
 8016966:	429a      	cmp	r2, r3
 8016968:	d201      	bcs.n	801696e <mem_trim+0x36>
    return NULL;
 801696a:	2300      	movs	r3, #0
 801696c:	e0d8      	b.n	8016b20 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801696e:	4b6e      	ldr	r3, [pc, #440]	; (8016b28 <mem_trim+0x1f0>)
 8016970:	681b      	ldr	r3, [r3, #0]
 8016972:	687a      	ldr	r2, [r7, #4]
 8016974:	429a      	cmp	r2, r3
 8016976:	d304      	bcc.n	8016982 <mem_trim+0x4a>
 8016978:	4b6c      	ldr	r3, [pc, #432]	; (8016b2c <mem_trim+0x1f4>)
 801697a:	681b      	ldr	r3, [r3, #0]
 801697c:	687a      	ldr	r2, [r7, #4]
 801697e:	429a      	cmp	r2, r3
 8016980:	d306      	bcc.n	8016990 <mem_trim+0x58>
 8016982:	4b6b      	ldr	r3, [pc, #428]	; (8016b30 <mem_trim+0x1f8>)
 8016984:	f240 22d1 	movw	r2, #721	; 0x2d1
 8016988:	496a      	ldr	r1, [pc, #424]	; (8016b34 <mem_trim+0x1fc>)
 801698a:	486b      	ldr	r0, [pc, #428]	; (8016b38 <mem_trim+0x200>)
 801698c:	f00a fc82 	bl	8021294 <printf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8016990:	4b65      	ldr	r3, [pc, #404]	; (8016b28 <mem_trim+0x1f0>)
 8016992:	681b      	ldr	r3, [r3, #0]
 8016994:	687a      	ldr	r2, [r7, #4]
 8016996:	429a      	cmp	r2, r3
 8016998:	d304      	bcc.n	80169a4 <mem_trim+0x6c>
 801699a:	4b64      	ldr	r3, [pc, #400]	; (8016b2c <mem_trim+0x1f4>)
 801699c:	681b      	ldr	r3, [r3, #0]
 801699e:	687a      	ldr	r2, [r7, #4]
 80169a0:	429a      	cmp	r2, r3
 80169a2:	d307      	bcc.n	80169b4 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80169a4:	f00a fbf4 	bl	8021190 <sys_arch_protect>
 80169a8:	60b8      	str	r0, [r7, #8]
 80169aa:	68b8      	ldr	r0, [r7, #8]
 80169ac:	f00a fbfe 	bl	80211ac <sys_arch_unprotect>
    return rmem;
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	e0b5      	b.n	8016b20 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80169b4:	687b      	ldr	r3, [r7, #4]
 80169b6:	3b08      	subs	r3, #8
 80169b8:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80169ba:	69b8      	ldr	r0, [r7, #24]
 80169bc:	f7ff fdea 	bl	8016594 <mem_to_ptr>
 80169c0:	4603      	mov	r3, r0
 80169c2:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80169c4:	69bb      	ldr	r3, [r7, #24]
 80169c6:	881a      	ldrh	r2, [r3, #0]
 80169c8:	8afb      	ldrh	r3, [r7, #22]
 80169ca:	1ad3      	subs	r3, r2, r3
 80169cc:	b29b      	uxth	r3, r3
 80169ce:	3b08      	subs	r3, #8
 80169d0:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80169d2:	8bfa      	ldrh	r2, [r7, #30]
 80169d4:	8abb      	ldrh	r3, [r7, #20]
 80169d6:	429a      	cmp	r2, r3
 80169d8:	d906      	bls.n	80169e8 <mem_trim+0xb0>
 80169da:	4b55      	ldr	r3, [pc, #340]	; (8016b30 <mem_trim+0x1f8>)
 80169dc:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 80169e0:	4956      	ldr	r1, [pc, #344]	; (8016b3c <mem_trim+0x204>)
 80169e2:	4855      	ldr	r0, [pc, #340]	; (8016b38 <mem_trim+0x200>)
 80169e4:	f00a fc56 	bl	8021294 <printf>
  if (newsize > size) {
 80169e8:	8bfa      	ldrh	r2, [r7, #30]
 80169ea:	8abb      	ldrh	r3, [r7, #20]
 80169ec:	429a      	cmp	r2, r3
 80169ee:	d901      	bls.n	80169f4 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 80169f0:	2300      	movs	r3, #0
 80169f2:	e095      	b.n	8016b20 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 80169f4:	8bfa      	ldrh	r2, [r7, #30]
 80169f6:	8abb      	ldrh	r3, [r7, #20]
 80169f8:	429a      	cmp	r2, r3
 80169fa:	d101      	bne.n	8016a00 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	e08f      	b.n	8016b20 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8016a00:	484f      	ldr	r0, [pc, #316]	; (8016b40 <mem_trim+0x208>)
 8016a02:	f00a fb89 	bl	8021118 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8016a06:	69bb      	ldr	r3, [r7, #24]
 8016a08:	881b      	ldrh	r3, [r3, #0]
 8016a0a:	4618      	mov	r0, r3
 8016a0c:	f7ff fdb0 	bl	8016570 <ptr_to_mem>
 8016a10:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8016a12:	693b      	ldr	r3, [r7, #16]
 8016a14:	791b      	ldrb	r3, [r3, #4]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d13f      	bne.n	8016a9a <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8016a1a:	69bb      	ldr	r3, [r7, #24]
 8016a1c:	881b      	ldrh	r3, [r3, #0]
 8016a1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016a22:	d106      	bne.n	8016a32 <mem_trim+0xfa>
 8016a24:	4b42      	ldr	r3, [pc, #264]	; (8016b30 <mem_trim+0x1f8>)
 8016a26:	f240 22f5 	movw	r2, #757	; 0x2f5
 8016a2a:	4946      	ldr	r1, [pc, #280]	; (8016b44 <mem_trim+0x20c>)
 8016a2c:	4842      	ldr	r0, [pc, #264]	; (8016b38 <mem_trim+0x200>)
 8016a2e:	f00a fc31 	bl	8021294 <printf>
    /* remember the old next pointer */
    next = mem2->next;
 8016a32:	693b      	ldr	r3, [r7, #16]
 8016a34:	881b      	ldrh	r3, [r3, #0]
 8016a36:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8016a38:	8afa      	ldrh	r2, [r7, #22]
 8016a3a:	8bfb      	ldrh	r3, [r7, #30]
 8016a3c:	4413      	add	r3, r2
 8016a3e:	b29b      	uxth	r3, r3
 8016a40:	3308      	adds	r3, #8
 8016a42:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8016a44:	4b40      	ldr	r3, [pc, #256]	; (8016b48 <mem_trim+0x210>)
 8016a46:	681b      	ldr	r3, [r3, #0]
 8016a48:	693a      	ldr	r2, [r7, #16]
 8016a4a:	429a      	cmp	r2, r3
 8016a4c:	d106      	bne.n	8016a5c <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8016a4e:	89fb      	ldrh	r3, [r7, #14]
 8016a50:	4618      	mov	r0, r3
 8016a52:	f7ff fd8d 	bl	8016570 <ptr_to_mem>
 8016a56:	4603      	mov	r3, r0
 8016a58:	4a3b      	ldr	r2, [pc, #236]	; (8016b48 <mem_trim+0x210>)
 8016a5a:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8016a5c:	89fb      	ldrh	r3, [r7, #14]
 8016a5e:	4618      	mov	r0, r3
 8016a60:	f7ff fd86 	bl	8016570 <ptr_to_mem>
 8016a64:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8016a66:	693b      	ldr	r3, [r7, #16]
 8016a68:	2200      	movs	r2, #0
 8016a6a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8016a6c:	693b      	ldr	r3, [r7, #16]
 8016a6e:	89ba      	ldrh	r2, [r7, #12]
 8016a70:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8016a72:	693b      	ldr	r3, [r7, #16]
 8016a74:	8afa      	ldrh	r2, [r7, #22]
 8016a76:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8016a78:	69bb      	ldr	r3, [r7, #24]
 8016a7a:	89fa      	ldrh	r2, [r7, #14]
 8016a7c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8016a7e:	693b      	ldr	r3, [r7, #16]
 8016a80:	881b      	ldrh	r3, [r3, #0]
 8016a82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016a86:	d047      	beq.n	8016b18 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8016a88:	693b      	ldr	r3, [r7, #16]
 8016a8a:	881b      	ldrh	r3, [r3, #0]
 8016a8c:	4618      	mov	r0, r3
 8016a8e:	f7ff fd6f 	bl	8016570 <ptr_to_mem>
 8016a92:	4602      	mov	r2, r0
 8016a94:	89fb      	ldrh	r3, [r7, #14]
 8016a96:	8053      	strh	r3, [r2, #2]
 8016a98:	e03e      	b.n	8016b18 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8016a9a:	8bfb      	ldrh	r3, [r7, #30]
 8016a9c:	f103 0214 	add.w	r2, r3, #20
 8016aa0:	8abb      	ldrh	r3, [r7, #20]
 8016aa2:	429a      	cmp	r2, r3
 8016aa4:	d838      	bhi.n	8016b18 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8016aa6:	8afa      	ldrh	r2, [r7, #22]
 8016aa8:	8bfb      	ldrh	r3, [r7, #30]
 8016aaa:	4413      	add	r3, r2
 8016aac:	b29b      	uxth	r3, r3
 8016aae:	3308      	adds	r3, #8
 8016ab0:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8016ab2:	69bb      	ldr	r3, [r7, #24]
 8016ab4:	881b      	ldrh	r3, [r3, #0]
 8016ab6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016aba:	d106      	bne.n	8016aca <mem_trim+0x192>
 8016abc:	4b1c      	ldr	r3, [pc, #112]	; (8016b30 <mem_trim+0x1f8>)
 8016abe:	f240 3216 	movw	r2, #790	; 0x316
 8016ac2:	4920      	ldr	r1, [pc, #128]	; (8016b44 <mem_trim+0x20c>)
 8016ac4:	481c      	ldr	r0, [pc, #112]	; (8016b38 <mem_trim+0x200>)
 8016ac6:	f00a fbe5 	bl	8021294 <printf>
    mem2 = ptr_to_mem(ptr2);
 8016aca:	89fb      	ldrh	r3, [r7, #14]
 8016acc:	4618      	mov	r0, r3
 8016ace:	f7ff fd4f 	bl	8016570 <ptr_to_mem>
 8016ad2:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8016ad4:	4b1c      	ldr	r3, [pc, #112]	; (8016b48 <mem_trim+0x210>)
 8016ad6:	681b      	ldr	r3, [r3, #0]
 8016ad8:	693a      	ldr	r2, [r7, #16]
 8016ada:	429a      	cmp	r2, r3
 8016adc:	d202      	bcs.n	8016ae4 <mem_trim+0x1ac>
      lfree = mem2;
 8016ade:	4a1a      	ldr	r2, [pc, #104]	; (8016b48 <mem_trim+0x210>)
 8016ae0:	693b      	ldr	r3, [r7, #16]
 8016ae2:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8016ae4:	693b      	ldr	r3, [r7, #16]
 8016ae6:	2200      	movs	r2, #0
 8016ae8:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8016aea:	69bb      	ldr	r3, [r7, #24]
 8016aec:	881a      	ldrh	r2, [r3, #0]
 8016aee:	693b      	ldr	r3, [r7, #16]
 8016af0:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8016af2:	693b      	ldr	r3, [r7, #16]
 8016af4:	8afa      	ldrh	r2, [r7, #22]
 8016af6:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8016af8:	69bb      	ldr	r3, [r7, #24]
 8016afa:	89fa      	ldrh	r2, [r7, #14]
 8016afc:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8016afe:	693b      	ldr	r3, [r7, #16]
 8016b00:	881b      	ldrh	r3, [r3, #0]
 8016b02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016b06:	d007      	beq.n	8016b18 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8016b08:	693b      	ldr	r3, [r7, #16]
 8016b0a:	881b      	ldrh	r3, [r3, #0]
 8016b0c:	4618      	mov	r0, r3
 8016b0e:	f7ff fd2f 	bl	8016570 <ptr_to_mem>
 8016b12:	4602      	mov	r2, r0
 8016b14:	89fb      	ldrh	r3, [r7, #14]
 8016b16:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8016b18:	4809      	ldr	r0, [pc, #36]	; (8016b40 <mem_trim+0x208>)
 8016b1a:	f00a fb0c 	bl	8021136 <sys_mutex_unlock>
  return rmem;
 8016b1e:	687b      	ldr	r3, [r7, #4]
}
 8016b20:	4618      	mov	r0, r3
 8016b22:	3720      	adds	r7, #32
 8016b24:	46bd      	mov	sp, r7
 8016b26:	bd80      	pop	{r7, pc}
 8016b28:	2001ed00 	.word	0x2001ed00
 8016b2c:	2001ed04 	.word	0x2001ed04
 8016b30:	08028158 	.word	0x08028158
 8016b34:	080282e4 	.word	0x080282e4
 8016b38:	080281a0 	.word	0x080281a0
 8016b3c:	080282fc 	.word	0x080282fc
 8016b40:	2001ed08 	.word	0x2001ed08
 8016b44:	0802831c 	.word	0x0802831c
 8016b48:	2001ed0c 	.word	0x2001ed0c

08016b4c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8016b4c:	b580      	push	{r7, lr}
 8016b4e:	b088      	sub	sp, #32
 8016b50:	af00      	add	r7, sp, #0
 8016b52:	4603      	mov	r3, r0
 8016b54:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8016b56:	88fb      	ldrh	r3, [r7, #6]
 8016b58:	2b00      	cmp	r3, #0
 8016b5a:	d101      	bne.n	8016b60 <mem_malloc+0x14>
    return NULL;
 8016b5c:	2300      	movs	r3, #0
 8016b5e:	e0e2      	b.n	8016d26 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8016b60:	88fb      	ldrh	r3, [r7, #6]
 8016b62:	3303      	adds	r3, #3
 8016b64:	b29b      	uxth	r3, r3
 8016b66:	f023 0303 	bic.w	r3, r3, #3
 8016b6a:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8016b6c:	8bbb      	ldrh	r3, [r7, #28]
 8016b6e:	2b0b      	cmp	r3, #11
 8016b70:	d801      	bhi.n	8016b76 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8016b72:	230c      	movs	r3, #12
 8016b74:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8016b76:	8bbb      	ldrh	r3, [r7, #28]
 8016b78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016b7c:	d803      	bhi.n	8016b86 <mem_malloc+0x3a>
 8016b7e:	8bba      	ldrh	r2, [r7, #28]
 8016b80:	88fb      	ldrh	r3, [r7, #6]
 8016b82:	429a      	cmp	r2, r3
 8016b84:	d201      	bcs.n	8016b8a <mem_malloc+0x3e>
    return NULL;
 8016b86:	2300      	movs	r3, #0
 8016b88:	e0cd      	b.n	8016d26 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8016b8a:	4869      	ldr	r0, [pc, #420]	; (8016d30 <mem_malloc+0x1e4>)
 8016b8c:	f00a fac4 	bl	8021118 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8016b90:	4b68      	ldr	r3, [pc, #416]	; (8016d34 <mem_malloc+0x1e8>)
 8016b92:	681b      	ldr	r3, [r3, #0]
 8016b94:	4618      	mov	r0, r3
 8016b96:	f7ff fcfd 	bl	8016594 <mem_to_ptr>
 8016b9a:	4603      	mov	r3, r0
 8016b9c:	83fb      	strh	r3, [r7, #30]
 8016b9e:	e0b7      	b.n	8016d10 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8016ba0:	8bfb      	ldrh	r3, [r7, #30]
 8016ba2:	4618      	mov	r0, r3
 8016ba4:	f7ff fce4 	bl	8016570 <ptr_to_mem>
 8016ba8:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8016baa:	697b      	ldr	r3, [r7, #20]
 8016bac:	791b      	ldrb	r3, [r3, #4]
 8016bae:	2b00      	cmp	r3, #0
 8016bb0:	f040 80a7 	bne.w	8016d02 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8016bb4:	697b      	ldr	r3, [r7, #20]
 8016bb6:	881b      	ldrh	r3, [r3, #0]
 8016bb8:	461a      	mov	r2, r3
 8016bba:	8bfb      	ldrh	r3, [r7, #30]
 8016bbc:	1ad3      	subs	r3, r2, r3
 8016bbe:	f1a3 0208 	sub.w	r2, r3, #8
 8016bc2:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8016bc4:	429a      	cmp	r2, r3
 8016bc6:	f0c0 809c 	bcc.w	8016d02 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8016bca:	697b      	ldr	r3, [r7, #20]
 8016bcc:	881b      	ldrh	r3, [r3, #0]
 8016bce:	461a      	mov	r2, r3
 8016bd0:	8bfb      	ldrh	r3, [r7, #30]
 8016bd2:	1ad3      	subs	r3, r2, r3
 8016bd4:	f1a3 0208 	sub.w	r2, r3, #8
 8016bd8:	8bbb      	ldrh	r3, [r7, #28]
 8016bda:	3314      	adds	r3, #20
 8016bdc:	429a      	cmp	r2, r3
 8016bde:	d333      	bcc.n	8016c48 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8016be0:	8bfa      	ldrh	r2, [r7, #30]
 8016be2:	8bbb      	ldrh	r3, [r7, #28]
 8016be4:	4413      	add	r3, r2
 8016be6:	b29b      	uxth	r3, r3
 8016be8:	3308      	adds	r3, #8
 8016bea:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8016bec:	8a7b      	ldrh	r3, [r7, #18]
 8016bee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016bf2:	d106      	bne.n	8016c02 <mem_malloc+0xb6>
 8016bf4:	4b50      	ldr	r3, [pc, #320]	; (8016d38 <mem_malloc+0x1ec>)
 8016bf6:	f240 3287 	movw	r2, #903	; 0x387
 8016bfa:	4950      	ldr	r1, [pc, #320]	; (8016d3c <mem_malloc+0x1f0>)
 8016bfc:	4850      	ldr	r0, [pc, #320]	; (8016d40 <mem_malloc+0x1f4>)
 8016bfe:	f00a fb49 	bl	8021294 <printf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8016c02:	8a7b      	ldrh	r3, [r7, #18]
 8016c04:	4618      	mov	r0, r3
 8016c06:	f7ff fcb3 	bl	8016570 <ptr_to_mem>
 8016c0a:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8016c0c:	68fb      	ldr	r3, [r7, #12]
 8016c0e:	2200      	movs	r2, #0
 8016c10:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8016c12:	697b      	ldr	r3, [r7, #20]
 8016c14:	881a      	ldrh	r2, [r3, #0]
 8016c16:	68fb      	ldr	r3, [r7, #12]
 8016c18:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8016c1a:	68fb      	ldr	r3, [r7, #12]
 8016c1c:	8bfa      	ldrh	r2, [r7, #30]
 8016c1e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8016c20:	697b      	ldr	r3, [r7, #20]
 8016c22:	8a7a      	ldrh	r2, [r7, #18]
 8016c24:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8016c26:	697b      	ldr	r3, [r7, #20]
 8016c28:	2201      	movs	r2, #1
 8016c2a:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8016c2c:	68fb      	ldr	r3, [r7, #12]
 8016c2e:	881b      	ldrh	r3, [r3, #0]
 8016c30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016c34:	d00b      	beq.n	8016c4e <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8016c36:	68fb      	ldr	r3, [r7, #12]
 8016c38:	881b      	ldrh	r3, [r3, #0]
 8016c3a:	4618      	mov	r0, r3
 8016c3c:	f7ff fc98 	bl	8016570 <ptr_to_mem>
 8016c40:	4602      	mov	r2, r0
 8016c42:	8a7b      	ldrh	r3, [r7, #18]
 8016c44:	8053      	strh	r3, [r2, #2]
 8016c46:	e002      	b.n	8016c4e <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8016c48:	697b      	ldr	r3, [r7, #20]
 8016c4a:	2201      	movs	r2, #1
 8016c4c:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8016c4e:	4b39      	ldr	r3, [pc, #228]	; (8016d34 <mem_malloc+0x1e8>)
 8016c50:	681b      	ldr	r3, [r3, #0]
 8016c52:	697a      	ldr	r2, [r7, #20]
 8016c54:	429a      	cmp	r2, r3
 8016c56:	d127      	bne.n	8016ca8 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8016c58:	4b36      	ldr	r3, [pc, #216]	; (8016d34 <mem_malloc+0x1e8>)
 8016c5a:	681b      	ldr	r3, [r3, #0]
 8016c5c:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8016c5e:	e005      	b.n	8016c6c <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8016c60:	69bb      	ldr	r3, [r7, #24]
 8016c62:	881b      	ldrh	r3, [r3, #0]
 8016c64:	4618      	mov	r0, r3
 8016c66:	f7ff fc83 	bl	8016570 <ptr_to_mem>
 8016c6a:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8016c6c:	69bb      	ldr	r3, [r7, #24]
 8016c6e:	791b      	ldrb	r3, [r3, #4]
 8016c70:	2b00      	cmp	r3, #0
 8016c72:	d004      	beq.n	8016c7e <mem_malloc+0x132>
 8016c74:	4b33      	ldr	r3, [pc, #204]	; (8016d44 <mem_malloc+0x1f8>)
 8016c76:	681b      	ldr	r3, [r3, #0]
 8016c78:	69ba      	ldr	r2, [r7, #24]
 8016c7a:	429a      	cmp	r2, r3
 8016c7c:	d1f0      	bne.n	8016c60 <mem_malloc+0x114>
          }
          lfree = cur;
 8016c7e:	4a2d      	ldr	r2, [pc, #180]	; (8016d34 <mem_malloc+0x1e8>)
 8016c80:	69bb      	ldr	r3, [r7, #24]
 8016c82:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8016c84:	4b2b      	ldr	r3, [pc, #172]	; (8016d34 <mem_malloc+0x1e8>)
 8016c86:	681a      	ldr	r2, [r3, #0]
 8016c88:	4b2e      	ldr	r3, [pc, #184]	; (8016d44 <mem_malloc+0x1f8>)
 8016c8a:	681b      	ldr	r3, [r3, #0]
 8016c8c:	429a      	cmp	r2, r3
 8016c8e:	d00b      	beq.n	8016ca8 <mem_malloc+0x15c>
 8016c90:	4b28      	ldr	r3, [pc, #160]	; (8016d34 <mem_malloc+0x1e8>)
 8016c92:	681b      	ldr	r3, [r3, #0]
 8016c94:	791b      	ldrb	r3, [r3, #4]
 8016c96:	2b00      	cmp	r3, #0
 8016c98:	d006      	beq.n	8016ca8 <mem_malloc+0x15c>
 8016c9a:	4b27      	ldr	r3, [pc, #156]	; (8016d38 <mem_malloc+0x1ec>)
 8016c9c:	f240 32b5 	movw	r2, #949	; 0x3b5
 8016ca0:	4929      	ldr	r1, [pc, #164]	; (8016d48 <mem_malloc+0x1fc>)
 8016ca2:	4827      	ldr	r0, [pc, #156]	; (8016d40 <mem_malloc+0x1f4>)
 8016ca4:	f00a faf6 	bl	8021294 <printf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8016ca8:	4821      	ldr	r0, [pc, #132]	; (8016d30 <mem_malloc+0x1e4>)
 8016caa:	f00a fa44 	bl	8021136 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8016cae:	8bba      	ldrh	r2, [r7, #28]
 8016cb0:	697b      	ldr	r3, [r7, #20]
 8016cb2:	4413      	add	r3, r2
 8016cb4:	3308      	adds	r3, #8
 8016cb6:	4a23      	ldr	r2, [pc, #140]	; (8016d44 <mem_malloc+0x1f8>)
 8016cb8:	6812      	ldr	r2, [r2, #0]
 8016cba:	4293      	cmp	r3, r2
 8016cbc:	d906      	bls.n	8016ccc <mem_malloc+0x180>
 8016cbe:	4b1e      	ldr	r3, [pc, #120]	; (8016d38 <mem_malloc+0x1ec>)
 8016cc0:	f240 32b9 	movw	r2, #953	; 0x3b9
 8016cc4:	4921      	ldr	r1, [pc, #132]	; (8016d4c <mem_malloc+0x200>)
 8016cc6:	481e      	ldr	r0, [pc, #120]	; (8016d40 <mem_malloc+0x1f4>)
 8016cc8:	f00a fae4 	bl	8021294 <printf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8016ccc:	697b      	ldr	r3, [r7, #20]
 8016cce:	f003 0303 	and.w	r3, r3, #3
 8016cd2:	2b00      	cmp	r3, #0
 8016cd4:	d006      	beq.n	8016ce4 <mem_malloc+0x198>
 8016cd6:	4b18      	ldr	r3, [pc, #96]	; (8016d38 <mem_malloc+0x1ec>)
 8016cd8:	f240 32bb 	movw	r2, #955	; 0x3bb
 8016cdc:	491c      	ldr	r1, [pc, #112]	; (8016d50 <mem_malloc+0x204>)
 8016cde:	4818      	ldr	r0, [pc, #96]	; (8016d40 <mem_malloc+0x1f4>)
 8016ce0:	f00a fad8 	bl	8021294 <printf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8016ce4:	697b      	ldr	r3, [r7, #20]
 8016ce6:	f003 0303 	and.w	r3, r3, #3
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	d006      	beq.n	8016cfc <mem_malloc+0x1b0>
 8016cee:	4b12      	ldr	r3, [pc, #72]	; (8016d38 <mem_malloc+0x1ec>)
 8016cf0:	f240 32bd 	movw	r2, #957	; 0x3bd
 8016cf4:	4917      	ldr	r1, [pc, #92]	; (8016d54 <mem_malloc+0x208>)
 8016cf6:	4812      	ldr	r0, [pc, #72]	; (8016d40 <mem_malloc+0x1f4>)
 8016cf8:	f00a facc 	bl	8021294 <printf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8016cfc:	697b      	ldr	r3, [r7, #20]
 8016cfe:	3308      	adds	r3, #8
 8016d00:	e011      	b.n	8016d26 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8016d02:	8bfb      	ldrh	r3, [r7, #30]
 8016d04:	4618      	mov	r0, r3
 8016d06:	f7ff fc33 	bl	8016570 <ptr_to_mem>
 8016d0a:	4603      	mov	r3, r0
 8016d0c:	881b      	ldrh	r3, [r3, #0]
 8016d0e:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8016d10:	8bfa      	ldrh	r2, [r7, #30]
 8016d12:	8bbb      	ldrh	r3, [r7, #28]
 8016d14:	f5c3 4380 	rsb	r3, r3, #16384	; 0x4000
 8016d18:	429a      	cmp	r2, r3
 8016d1a:	f4ff af41 	bcc.w	8016ba0 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8016d1e:	4804      	ldr	r0, [pc, #16]	; (8016d30 <mem_malloc+0x1e4>)
 8016d20:	f00a fa09 	bl	8021136 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8016d24:	2300      	movs	r3, #0
}
 8016d26:	4618      	mov	r0, r3
 8016d28:	3720      	adds	r7, #32
 8016d2a:	46bd      	mov	sp, r7
 8016d2c:	bd80      	pop	{r7, pc}
 8016d2e:	bf00      	nop
 8016d30:	2001ed08 	.word	0x2001ed08
 8016d34:	2001ed0c 	.word	0x2001ed0c
 8016d38:	08028158 	.word	0x08028158
 8016d3c:	0802831c 	.word	0x0802831c
 8016d40:	080281a0 	.word	0x080281a0
 8016d44:	2001ed04 	.word	0x2001ed04
 8016d48:	08028330 	.word	0x08028330
 8016d4c:	0802834c 	.word	0x0802834c
 8016d50:	0802837c 	.word	0x0802837c
 8016d54:	080283ac 	.word	0x080283ac

08016d58 <mem_calloc>:
 * @param size size of the objects to allocate
 * @return pointer to allocated memory / NULL pointer if there is an error
 */
void *
mem_calloc(mem_size_t count, mem_size_t size)
{
 8016d58:	b580      	push	{r7, lr}
 8016d5a:	b084      	sub	sp, #16
 8016d5c:	af00      	add	r7, sp, #0
 8016d5e:	4603      	mov	r3, r0
 8016d60:	460a      	mov	r2, r1
 8016d62:	80fb      	strh	r3, [r7, #6]
 8016d64:	4613      	mov	r3, r2
 8016d66:	80bb      	strh	r3, [r7, #4]
  void *p;
  size_t alloc_size = (size_t)count * (size_t)size;
 8016d68:	88fb      	ldrh	r3, [r7, #6]
 8016d6a:	88ba      	ldrh	r2, [r7, #4]
 8016d6c:	fb02 f303 	mul.w	r3, r2, r3
 8016d70:	60fb      	str	r3, [r7, #12]

  if ((size_t)(mem_size_t)alloc_size != alloc_size) {
 8016d72:	68fb      	ldr	r3, [r7, #12]
 8016d74:	b29b      	uxth	r3, r3
 8016d76:	461a      	mov	r2, r3
 8016d78:	68fb      	ldr	r3, [r7, #12]
 8016d7a:	4293      	cmp	r3, r2
 8016d7c:	d001      	beq.n	8016d82 <mem_calloc+0x2a>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_calloc: could not allocate %"SZT_F" bytes\n", alloc_size));
    return NULL;
 8016d7e:	2300      	movs	r3, #0
 8016d80:	e00e      	b.n	8016da0 <mem_calloc+0x48>
  }

  /* allocate 'count' objects of size 'size' */
  p = mem_malloc((mem_size_t)alloc_size);
 8016d82:	68fb      	ldr	r3, [r7, #12]
 8016d84:	b29b      	uxth	r3, r3
 8016d86:	4618      	mov	r0, r3
 8016d88:	f7ff fee0 	bl	8016b4c <mem_malloc>
 8016d8c:	60b8      	str	r0, [r7, #8]
  if (p) {
 8016d8e:	68bb      	ldr	r3, [r7, #8]
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	d004      	beq.n	8016d9e <mem_calloc+0x46>
    /* zero the memory */
    memset(p, 0, alloc_size);
 8016d94:	68fa      	ldr	r2, [r7, #12]
 8016d96:	2100      	movs	r1, #0
 8016d98:	68b8      	ldr	r0, [r7, #8]
 8016d9a:	f00a fa73 	bl	8021284 <memset>
  }
  return p;
 8016d9e:	68bb      	ldr	r3, [r7, #8]
}
 8016da0:	4618      	mov	r0, r3
 8016da2:	3710      	adds	r7, #16
 8016da4:	46bd      	mov	sp, r7
 8016da6:	bd80      	pop	{r7, pc}

08016da8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8016da8:	b480      	push	{r7}
 8016daa:	b085      	sub	sp, #20
 8016dac:	af00      	add	r7, sp, #0
 8016dae:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8016db0:	687b      	ldr	r3, [r7, #4]
 8016db2:	689b      	ldr	r3, [r3, #8]
 8016db4:	2200      	movs	r2, #0
 8016db6:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	685b      	ldr	r3, [r3, #4]
 8016dbc:	3303      	adds	r3, #3
 8016dbe:	f023 0303 	bic.w	r3, r3, #3
 8016dc2:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8016dc4:	2300      	movs	r3, #0
 8016dc6:	60fb      	str	r3, [r7, #12]
 8016dc8:	e011      	b.n	8016dee <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	689b      	ldr	r3, [r3, #8]
 8016dce:	681a      	ldr	r2, [r3, #0]
 8016dd0:	68bb      	ldr	r3, [r7, #8]
 8016dd2:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8016dd4:	687b      	ldr	r3, [r7, #4]
 8016dd6:	689b      	ldr	r3, [r3, #8]
 8016dd8:	68ba      	ldr	r2, [r7, #8]
 8016dda:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8016ddc:	687b      	ldr	r3, [r7, #4]
 8016dde:	881b      	ldrh	r3, [r3, #0]
 8016de0:	461a      	mov	r2, r3
 8016de2:	68bb      	ldr	r3, [r7, #8]
 8016de4:	4413      	add	r3, r2
 8016de6:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8016de8:	68fb      	ldr	r3, [r7, #12]
 8016dea:	3301      	adds	r3, #1
 8016dec:	60fb      	str	r3, [r7, #12]
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	885b      	ldrh	r3, [r3, #2]
 8016df2:	461a      	mov	r2, r3
 8016df4:	68fb      	ldr	r3, [r7, #12]
 8016df6:	4293      	cmp	r3, r2
 8016df8:	dbe7      	blt.n	8016dca <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8016dfa:	bf00      	nop
 8016dfc:	bf00      	nop
 8016dfe:	3714      	adds	r7, #20
 8016e00:	46bd      	mov	sp, r7
 8016e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e06:	4770      	bx	lr

08016e08 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8016e08:	b580      	push	{r7, lr}
 8016e0a:	b082      	sub	sp, #8
 8016e0c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8016e0e:	2300      	movs	r3, #0
 8016e10:	80fb      	strh	r3, [r7, #6]
 8016e12:	e009      	b.n	8016e28 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8016e14:	88fb      	ldrh	r3, [r7, #6]
 8016e16:	4a08      	ldr	r2, [pc, #32]	; (8016e38 <memp_init+0x30>)
 8016e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016e1c:	4618      	mov	r0, r3
 8016e1e:	f7ff ffc3 	bl	8016da8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8016e22:	88fb      	ldrh	r3, [r7, #6]
 8016e24:	3301      	adds	r3, #1
 8016e26:	80fb      	strh	r3, [r7, #6]
 8016e28:	88fb      	ldrh	r3, [r7, #6]
 8016e2a:	2b0c      	cmp	r3, #12
 8016e2c:	d9f2      	bls.n	8016e14 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8016e2e:	bf00      	nop
 8016e30:	bf00      	nop
 8016e32:	3708      	adds	r7, #8
 8016e34:	46bd      	mov	sp, r7
 8016e36:	bd80      	pop	{r7, pc}
 8016e38:	08072d50 	.word	0x08072d50

08016e3c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8016e3c:	b580      	push	{r7, lr}
 8016e3e:	b084      	sub	sp, #16
 8016e40:	af00      	add	r7, sp, #0
 8016e42:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8016e44:	f00a f9a4 	bl	8021190 <sys_arch_protect>
 8016e48:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	689b      	ldr	r3, [r3, #8]
 8016e4e:	681b      	ldr	r3, [r3, #0]
 8016e50:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8016e52:	68bb      	ldr	r3, [r7, #8]
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	d015      	beq.n	8016e84 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	689b      	ldr	r3, [r3, #8]
 8016e5c:	68ba      	ldr	r2, [r7, #8]
 8016e5e:	6812      	ldr	r2, [r2, #0]
 8016e60:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8016e62:	68bb      	ldr	r3, [r7, #8]
 8016e64:	f003 0303 	and.w	r3, r3, #3
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d006      	beq.n	8016e7a <do_memp_malloc_pool+0x3e>
 8016e6c:	4b09      	ldr	r3, [pc, #36]	; (8016e94 <do_memp_malloc_pool+0x58>)
 8016e6e:	f44f 728c 	mov.w	r2, #280	; 0x118
 8016e72:	4909      	ldr	r1, [pc, #36]	; (8016e98 <do_memp_malloc_pool+0x5c>)
 8016e74:	4809      	ldr	r0, [pc, #36]	; (8016e9c <do_memp_malloc_pool+0x60>)
 8016e76:	f00a fa0d 	bl	8021294 <printf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8016e7a:	68f8      	ldr	r0, [r7, #12]
 8016e7c:	f00a f996 	bl	80211ac <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8016e80:	68bb      	ldr	r3, [r7, #8]
 8016e82:	e003      	b.n	8016e8c <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8016e84:	68f8      	ldr	r0, [r7, #12]
 8016e86:	f00a f991 	bl	80211ac <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8016e8a:	2300      	movs	r3, #0
}
 8016e8c:	4618      	mov	r0, r3
 8016e8e:	3710      	adds	r7, #16
 8016e90:	46bd      	mov	sp, r7
 8016e92:	bd80      	pop	{r7, pc}
 8016e94:	080283d0 	.word	0x080283d0
 8016e98:	08028400 	.word	0x08028400
 8016e9c:	08028424 	.word	0x08028424

08016ea0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8016ea0:	b580      	push	{r7, lr}
 8016ea2:	b084      	sub	sp, #16
 8016ea4:	af00      	add	r7, sp, #0
 8016ea6:	4603      	mov	r3, r0
 8016ea8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8016eaa:	79fb      	ldrb	r3, [r7, #7]
 8016eac:	2b0c      	cmp	r3, #12
 8016eae:	d908      	bls.n	8016ec2 <memp_malloc+0x22>
 8016eb0:	4b0a      	ldr	r3, [pc, #40]	; (8016edc <memp_malloc+0x3c>)
 8016eb2:	f240 1257 	movw	r2, #343	; 0x157
 8016eb6:	490a      	ldr	r1, [pc, #40]	; (8016ee0 <memp_malloc+0x40>)
 8016eb8:	480a      	ldr	r0, [pc, #40]	; (8016ee4 <memp_malloc+0x44>)
 8016eba:	f00a f9eb 	bl	8021294 <printf>
 8016ebe:	2300      	movs	r3, #0
 8016ec0:	e008      	b.n	8016ed4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8016ec2:	79fb      	ldrb	r3, [r7, #7]
 8016ec4:	4a08      	ldr	r2, [pc, #32]	; (8016ee8 <memp_malloc+0x48>)
 8016ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016eca:	4618      	mov	r0, r3
 8016ecc:	f7ff ffb6 	bl	8016e3c <do_memp_malloc_pool>
 8016ed0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8016ed2:	68fb      	ldr	r3, [r7, #12]
}
 8016ed4:	4618      	mov	r0, r3
 8016ed6:	3710      	adds	r7, #16
 8016ed8:	46bd      	mov	sp, r7
 8016eda:	bd80      	pop	{r7, pc}
 8016edc:	080283d0 	.word	0x080283d0
 8016ee0:	08028460 	.word	0x08028460
 8016ee4:	08028424 	.word	0x08028424
 8016ee8:	08072d50 	.word	0x08072d50

08016eec <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8016eec:	b580      	push	{r7, lr}
 8016eee:	b084      	sub	sp, #16
 8016ef0:	af00      	add	r7, sp, #0
 8016ef2:	6078      	str	r0, [r7, #4]
 8016ef4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8016ef6:	683b      	ldr	r3, [r7, #0]
 8016ef8:	f003 0303 	and.w	r3, r3, #3
 8016efc:	2b00      	cmp	r3, #0
 8016efe:	d006      	beq.n	8016f0e <do_memp_free_pool+0x22>
 8016f00:	4b0d      	ldr	r3, [pc, #52]	; (8016f38 <do_memp_free_pool+0x4c>)
 8016f02:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8016f06:	490d      	ldr	r1, [pc, #52]	; (8016f3c <do_memp_free_pool+0x50>)
 8016f08:	480d      	ldr	r0, [pc, #52]	; (8016f40 <do_memp_free_pool+0x54>)
 8016f0a:	f00a f9c3 	bl	8021294 <printf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8016f0e:	683b      	ldr	r3, [r7, #0]
 8016f10:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8016f12:	f00a f93d 	bl	8021190 <sys_arch_protect>
 8016f16:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	689b      	ldr	r3, [r3, #8]
 8016f1c:	681a      	ldr	r2, [r3, #0]
 8016f1e:	68fb      	ldr	r3, [r7, #12]
 8016f20:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	689b      	ldr	r3, [r3, #8]
 8016f26:	68fa      	ldr	r2, [r7, #12]
 8016f28:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8016f2a:	68b8      	ldr	r0, [r7, #8]
 8016f2c:	f00a f93e 	bl	80211ac <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8016f30:	bf00      	nop
 8016f32:	3710      	adds	r7, #16
 8016f34:	46bd      	mov	sp, r7
 8016f36:	bd80      	pop	{r7, pc}
 8016f38:	080283d0 	.word	0x080283d0
 8016f3c:	08028480 	.word	0x08028480
 8016f40:	08028424 	.word	0x08028424

08016f44 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8016f44:	b580      	push	{r7, lr}
 8016f46:	b082      	sub	sp, #8
 8016f48:	af00      	add	r7, sp, #0
 8016f4a:	4603      	mov	r3, r0
 8016f4c:	6039      	str	r1, [r7, #0]
 8016f4e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8016f50:	79fb      	ldrb	r3, [r7, #7]
 8016f52:	2b0c      	cmp	r3, #12
 8016f54:	d907      	bls.n	8016f66 <memp_free+0x22>
 8016f56:	4b0c      	ldr	r3, [pc, #48]	; (8016f88 <memp_free+0x44>)
 8016f58:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8016f5c:	490b      	ldr	r1, [pc, #44]	; (8016f8c <memp_free+0x48>)
 8016f5e:	480c      	ldr	r0, [pc, #48]	; (8016f90 <memp_free+0x4c>)
 8016f60:	f00a f998 	bl	8021294 <printf>
 8016f64:	e00c      	b.n	8016f80 <memp_free+0x3c>

  if (mem == NULL) {
 8016f66:	683b      	ldr	r3, [r7, #0]
 8016f68:	2b00      	cmp	r3, #0
 8016f6a:	d008      	beq.n	8016f7e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8016f6c:	79fb      	ldrb	r3, [r7, #7]
 8016f6e:	4a09      	ldr	r2, [pc, #36]	; (8016f94 <memp_free+0x50>)
 8016f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016f74:	6839      	ldr	r1, [r7, #0]
 8016f76:	4618      	mov	r0, r3
 8016f78:	f7ff ffb8 	bl	8016eec <do_memp_free_pool>
 8016f7c:	e000      	b.n	8016f80 <memp_free+0x3c>
    return;
 8016f7e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8016f80:	3708      	adds	r7, #8
 8016f82:	46bd      	mov	sp, r7
 8016f84:	bd80      	pop	{r7, pc}
 8016f86:	bf00      	nop
 8016f88:	080283d0 	.word	0x080283d0
 8016f8c:	080284a0 	.word	0x080284a0
 8016f90:	08028424 	.word	0x08028424
 8016f94:	08072d50 	.word	0x08072d50

08016f98 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8016f98:	b480      	push	{r7}
 8016f9a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8016f9c:	bf00      	nop
 8016f9e:	46bd      	mov	sp, r7
 8016fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fa4:	4770      	bx	lr
	...

08016fa8 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8016fa8:	b580      	push	{r7, lr}
 8016faa:	b086      	sub	sp, #24
 8016fac:	af00      	add	r7, sp, #0
 8016fae:	60f8      	str	r0, [r7, #12]
 8016fb0:	60b9      	str	r1, [r7, #8]
 8016fb2:	607a      	str	r2, [r7, #4]
 8016fb4:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8016fb6:	68fb      	ldr	r3, [r7, #12]
 8016fb8:	2b00      	cmp	r3, #0
 8016fba:	d108      	bne.n	8016fce <netif_add+0x26>
 8016fbc:	4b59      	ldr	r3, [pc, #356]	; (8017124 <netif_add+0x17c>)
 8016fbe:	f240 1227 	movw	r2, #295	; 0x127
 8016fc2:	4959      	ldr	r1, [pc, #356]	; (8017128 <netif_add+0x180>)
 8016fc4:	4859      	ldr	r0, [pc, #356]	; (801712c <netif_add+0x184>)
 8016fc6:	f00a f965 	bl	8021294 <printf>
 8016fca:	2300      	movs	r3, #0
 8016fcc:	e0a5      	b.n	801711a <netif_add+0x172>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8016fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016fd0:	2b00      	cmp	r3, #0
 8016fd2:	d108      	bne.n	8016fe6 <netif_add+0x3e>
 8016fd4:	4b53      	ldr	r3, [pc, #332]	; (8017124 <netif_add+0x17c>)
 8016fd6:	f44f 7294 	mov.w	r2, #296	; 0x128
 8016fda:	4955      	ldr	r1, [pc, #340]	; (8017130 <netif_add+0x188>)
 8016fdc:	4853      	ldr	r0, [pc, #332]	; (801712c <netif_add+0x184>)
 8016fde:	f00a f959 	bl	8021294 <printf>
 8016fe2:	2300      	movs	r3, #0
 8016fe4:	e099      	b.n	801711a <netif_add+0x172>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8016fe6:	68bb      	ldr	r3, [r7, #8]
 8016fe8:	2b00      	cmp	r3, #0
 8016fea:	d101      	bne.n	8016ff0 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8016fec:	4b51      	ldr	r3, [pc, #324]	; (8017134 <netif_add+0x18c>)
 8016fee:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8016ff0:	687b      	ldr	r3, [r7, #4]
 8016ff2:	2b00      	cmp	r3, #0
 8016ff4:	d101      	bne.n	8016ffa <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8016ff6:	4b4f      	ldr	r3, [pc, #316]	; (8017134 <netif_add+0x18c>)
 8016ff8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8016ffa:	683b      	ldr	r3, [r7, #0]
 8016ffc:	2b00      	cmp	r3, #0
 8016ffe:	d101      	bne.n	8017004 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8017000:	4b4c      	ldr	r3, [pc, #304]	; (8017134 <netif_add+0x18c>)
 8017002:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8017004:	68fb      	ldr	r3, [r7, #12]
 8017006:	2200      	movs	r2, #0
 8017008:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801700a:	68fb      	ldr	r3, [r7, #12]
 801700c:	2200      	movs	r2, #0
 801700e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8017010:	68fb      	ldr	r3, [r7, #12]
 8017012:	2200      	movs	r2, #0
 8017014:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8017016:	68fb      	ldr	r3, [r7, #12]
 8017018:	4a47      	ldr	r2, [pc, #284]	; (8017138 <netif_add+0x190>)
 801701a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 801701c:	68fb      	ldr	r3, [r7, #12]
 801701e:	2200      	movs	r2, #0
 8017020:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 8017022:	68fb      	ldr	r3, [r7, #12]
 8017024:	2200      	movs	r2, #0
 8017026:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
  nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
 801702a:	68fb      	ldr	r3, [r7, #12]
 801702c:	2200      	movs	r2, #0
 801702e:	61da      	str	r2, [r3, #28]
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8017030:	68fb      	ldr	r3, [r7, #12]
 8017032:	2200      	movs	r2, #0
 8017034:	621a      	str	r2, [r3, #32]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8017036:	68fb      	ldr	r3, [r7, #12]
 8017038:	6a3a      	ldr	r2, [r7, #32]
 801703a:	625a      	str	r2, [r3, #36]	; 0x24
  netif->num = netif_num;
 801703c:	4b3f      	ldr	r3, [pc, #252]	; (801713c <netif_add+0x194>)
 801703e:	781a      	ldrb	r2, [r3, #0]
 8017040:	68fb      	ldr	r3, [r7, #12]
 8017042:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 8017046:	68fb      	ldr	r3, [r7, #12]
 8017048:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801704a:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801704c:	683b      	ldr	r3, [r7, #0]
 801704e:	687a      	ldr	r2, [r7, #4]
 8017050:	68b9      	ldr	r1, [r7, #8]
 8017052:	68f8      	ldr	r0, [r7, #12]
 8017054:	f000 f91c 	bl	8017290 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8017058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801705a:	68f8      	ldr	r0, [r7, #12]
 801705c:	4798      	blx	r3
 801705e:	4603      	mov	r3, r0
 8017060:	2b00      	cmp	r3, #0
 8017062:	d001      	beq.n	8017068 <netif_add+0xc0>
    return NULL;
 8017064:	2300      	movs	r3, #0
 8017066:	e058      	b.n	801711a <netif_add+0x172>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8017068:	68fb      	ldr	r3, [r7, #12]
 801706a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801706e:	2bff      	cmp	r3, #255	; 0xff
 8017070:	d103      	bne.n	801707a <netif_add+0xd2>
        netif->num = 0;
 8017072:	68fb      	ldr	r3, [r7, #12]
 8017074:	2200      	movs	r2, #0
 8017076:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 801707a:	2300      	movs	r3, #0
 801707c:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801707e:	4b30      	ldr	r3, [pc, #192]	; (8017140 <netif_add+0x198>)
 8017080:	681b      	ldr	r3, [r3, #0]
 8017082:	617b      	str	r3, [r7, #20]
 8017084:	e02b      	b.n	80170de <netif_add+0x136>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8017086:	697a      	ldr	r2, [r7, #20]
 8017088:	68fb      	ldr	r3, [r7, #12]
 801708a:	429a      	cmp	r2, r3
 801708c:	d106      	bne.n	801709c <netif_add+0xf4>
 801708e:	4b25      	ldr	r3, [pc, #148]	; (8017124 <netif_add+0x17c>)
 8017090:	f240 128b 	movw	r2, #395	; 0x18b
 8017094:	492b      	ldr	r1, [pc, #172]	; (8017144 <netif_add+0x19c>)
 8017096:	4825      	ldr	r0, [pc, #148]	; (801712c <netif_add+0x184>)
 8017098:	f00a f8fc 	bl	8021294 <printf>
        num_netifs++;
 801709c:	693b      	ldr	r3, [r7, #16]
 801709e:	3301      	adds	r3, #1
 80170a0:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80170a2:	693b      	ldr	r3, [r7, #16]
 80170a4:	2bff      	cmp	r3, #255	; 0xff
 80170a6:	dd06      	ble.n	80170b6 <netif_add+0x10e>
 80170a8:	4b1e      	ldr	r3, [pc, #120]	; (8017124 <netif_add+0x17c>)
 80170aa:	f240 128d 	movw	r2, #397	; 0x18d
 80170ae:	4926      	ldr	r1, [pc, #152]	; (8017148 <netif_add+0x1a0>)
 80170b0:	481e      	ldr	r0, [pc, #120]	; (801712c <netif_add+0x184>)
 80170b2:	f00a f8ef 	bl	8021294 <printf>
        if (netif2->num == netif->num) {
 80170b6:	697b      	ldr	r3, [r7, #20]
 80170b8:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80170bc:	68fb      	ldr	r3, [r7, #12]
 80170be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80170c2:	429a      	cmp	r2, r3
 80170c4:	d108      	bne.n	80170d8 <netif_add+0x130>
          netif->num++;
 80170c6:	68fb      	ldr	r3, [r7, #12]
 80170c8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80170cc:	3301      	adds	r3, #1
 80170ce:	b2da      	uxtb	r2, r3
 80170d0:	68fb      	ldr	r3, [r7, #12]
 80170d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 80170d6:	e005      	b.n	80170e4 <netif_add+0x13c>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80170d8:	697b      	ldr	r3, [r7, #20]
 80170da:	681b      	ldr	r3, [r3, #0]
 80170dc:	617b      	str	r3, [r7, #20]
 80170de:	697b      	ldr	r3, [r7, #20]
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d1d0      	bne.n	8017086 <netif_add+0xde>
        }
      }
    } while (netif2 != NULL);
 80170e4:	697b      	ldr	r3, [r7, #20]
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d1be      	bne.n	8017068 <netif_add+0xc0>
  }
  if (netif->num == 254) {
 80170ea:	68fb      	ldr	r3, [r7, #12]
 80170ec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80170f0:	2bfe      	cmp	r3, #254	; 0xfe
 80170f2:	d103      	bne.n	80170fc <netif_add+0x154>
    netif_num = 0;
 80170f4:	4b11      	ldr	r3, [pc, #68]	; (801713c <netif_add+0x194>)
 80170f6:	2200      	movs	r2, #0
 80170f8:	701a      	strb	r2, [r3, #0]
 80170fa:	e006      	b.n	801710a <netif_add+0x162>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 80170fc:	68fb      	ldr	r3, [r7, #12]
 80170fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8017102:	3301      	adds	r3, #1
 8017104:	b2da      	uxtb	r2, r3
 8017106:	4b0d      	ldr	r3, [pc, #52]	; (801713c <netif_add+0x194>)
 8017108:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801710a:	4b0d      	ldr	r3, [pc, #52]	; (8017140 <netif_add+0x198>)
 801710c:	681a      	ldr	r2, [r3, #0]
 801710e:	68fb      	ldr	r3, [r7, #12]
 8017110:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8017112:	4a0b      	ldr	r2, [pc, #44]	; (8017140 <netif_add+0x198>)
 8017114:	68fb      	ldr	r3, [r7, #12]
 8017116:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8017118:	68fb      	ldr	r3, [r7, #12]
}
 801711a:	4618      	mov	r0, r3
 801711c:	3718      	adds	r7, #24
 801711e:	46bd      	mov	sp, r7
 8017120:	bd80      	pop	{r7, pc}
 8017122:	bf00      	nop
 8017124:	080284bc 	.word	0x080284bc
 8017128:	08028550 	.word	0x08028550
 801712c:	0802850c 	.word	0x0802850c
 8017130:	0802856c 	.word	0x0802856c
 8017134:	08072dc4 	.word	0x08072dc4
 8017138:	0801758b 	.word	0x0801758b
 801713c:	20021e24 	.word	0x20021e24
 8017140:	20021e1c 	.word	0x20021e1c
 8017144:	08028590 	.word	0x08028590
 8017148:	080285a4 	.word	0x080285a4

0801714c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801714c:	b580      	push	{r7, lr}
 801714e:	b082      	sub	sp, #8
 8017150:	af00      	add	r7, sp, #0
 8017152:	6078      	str	r0, [r7, #4]
 8017154:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8017156:	6839      	ldr	r1, [r7, #0]
 8017158:	6878      	ldr	r0, [r7, #4]
 801715a:	f002 fea5 	bl	8019ea8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801715e:	6839      	ldr	r1, [r7, #0]
 8017160:	6878      	ldr	r0, [r7, #4]
 8017162:	f007 fc4b 	bl	801e9fc <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8017166:	bf00      	nop
 8017168:	3708      	adds	r7, #8
 801716a:	46bd      	mov	sp, r7
 801716c:	bd80      	pop	{r7, pc}
	...

08017170 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8017170:	b580      	push	{r7, lr}
 8017172:	b086      	sub	sp, #24
 8017174:	af00      	add	r7, sp, #0
 8017176:	60f8      	str	r0, [r7, #12]
 8017178:	60b9      	str	r1, [r7, #8]
 801717a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 801717c:	68bb      	ldr	r3, [r7, #8]
 801717e:	2b00      	cmp	r3, #0
 8017180:	d106      	bne.n	8017190 <netif_do_set_ipaddr+0x20>
 8017182:	4b21      	ldr	r3, [pc, #132]	; (8017208 <netif_do_set_ipaddr+0x98>)
 8017184:	f240 12cb 	movw	r2, #459	; 0x1cb
 8017188:	4920      	ldr	r1, [pc, #128]	; (801720c <netif_do_set_ipaddr+0x9c>)
 801718a:	4821      	ldr	r0, [pc, #132]	; (8017210 <netif_do_set_ipaddr+0xa0>)
 801718c:	f00a f882 	bl	8021294 <printf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8017190:	687b      	ldr	r3, [r7, #4]
 8017192:	2b00      	cmp	r3, #0
 8017194:	d106      	bne.n	80171a4 <netif_do_set_ipaddr+0x34>
 8017196:	4b1c      	ldr	r3, [pc, #112]	; (8017208 <netif_do_set_ipaddr+0x98>)
 8017198:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 801719c:	491b      	ldr	r1, [pc, #108]	; (801720c <netif_do_set_ipaddr+0x9c>)
 801719e:	481c      	ldr	r0, [pc, #112]	; (8017210 <netif_do_set_ipaddr+0xa0>)
 80171a0:	f00a f878 	bl	8021294 <printf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80171a4:	68bb      	ldr	r3, [r7, #8]
 80171a6:	681a      	ldr	r2, [r3, #0]
 80171a8:	68fb      	ldr	r3, [r7, #12]
 80171aa:	3304      	adds	r3, #4
 80171ac:	681b      	ldr	r3, [r3, #0]
 80171ae:	429a      	cmp	r2, r3
 80171b0:	d024      	beq.n	80171fc <netif_do_set_ipaddr+0x8c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80171b2:	68bb      	ldr	r3, [r7, #8]
 80171b4:	681b      	ldr	r3, [r3, #0]
 80171b6:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80171b8:	68fb      	ldr	r3, [r7, #12]
 80171ba:	3304      	adds	r3, #4
 80171bc:	681a      	ldr	r2, [r3, #0]
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80171c2:	f107 0314 	add.w	r3, r7, #20
 80171c6:	4619      	mov	r1, r3
 80171c8:	6878      	ldr	r0, [r7, #4]
 80171ca:	f7ff ffbf 	bl	801714c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80171ce:	68bb      	ldr	r3, [r7, #8]
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	d002      	beq.n	80171da <netif_do_set_ipaddr+0x6a>
 80171d4:	68bb      	ldr	r3, [r7, #8]
 80171d6:	681b      	ldr	r3, [r3, #0]
 80171d8:	e000      	b.n	80171dc <netif_do_set_ipaddr+0x6c>
 80171da:	2300      	movs	r3, #0
 80171dc:	68fa      	ldr	r2, [r7, #12]
 80171de:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80171e0:	2101      	movs	r1, #1
 80171e2:	68f8      	ldr	r0, [r7, #12]
 80171e4:	f000 f8e2 	bl	80173ac <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
 80171e8:	68fb      	ldr	r3, [r7, #12]
 80171ea:	69db      	ldr	r3, [r3, #28]
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	d003      	beq.n	80171f8 <netif_do_set_ipaddr+0x88>
 80171f0:	68fb      	ldr	r3, [r7, #12]
 80171f2:	69db      	ldr	r3, [r3, #28]
 80171f4:	68f8      	ldr	r0, [r7, #12]
 80171f6:	4798      	blx	r3
    return 1; /* address changed */
 80171f8:	2301      	movs	r3, #1
 80171fa:	e000      	b.n	80171fe <netif_do_set_ipaddr+0x8e>
  }
  return 0; /* address unchanged */
 80171fc:	2300      	movs	r3, #0
}
 80171fe:	4618      	mov	r0, r3
 8017200:	3718      	adds	r7, #24
 8017202:	46bd      	mov	sp, r7
 8017204:	bd80      	pop	{r7, pc}
 8017206:	bf00      	nop
 8017208:	080284bc 	.word	0x080284bc
 801720c:	080285d4 	.word	0x080285d4
 8017210:	0802850c 	.word	0x0802850c

08017214 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8017214:	b480      	push	{r7}
 8017216:	b085      	sub	sp, #20
 8017218:	af00      	add	r7, sp, #0
 801721a:	60f8      	str	r0, [r7, #12]
 801721c:	60b9      	str	r1, [r7, #8]
 801721e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8017220:	68bb      	ldr	r3, [r7, #8]
 8017222:	681a      	ldr	r2, [r3, #0]
 8017224:	68fb      	ldr	r3, [r7, #12]
 8017226:	3308      	adds	r3, #8
 8017228:	681b      	ldr	r3, [r3, #0]
 801722a:	429a      	cmp	r2, r3
 801722c:	d00a      	beq.n	8017244 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801722e:	68bb      	ldr	r3, [r7, #8]
 8017230:	2b00      	cmp	r3, #0
 8017232:	d002      	beq.n	801723a <netif_do_set_netmask+0x26>
 8017234:	68bb      	ldr	r3, [r7, #8]
 8017236:	681b      	ldr	r3, [r3, #0]
 8017238:	e000      	b.n	801723c <netif_do_set_netmask+0x28>
 801723a:	2300      	movs	r3, #0
 801723c:	68fa      	ldr	r2, [r7, #12]
 801723e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8017240:	2301      	movs	r3, #1
 8017242:	e000      	b.n	8017246 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8017244:	2300      	movs	r3, #0
}
 8017246:	4618      	mov	r0, r3
 8017248:	3714      	adds	r7, #20
 801724a:	46bd      	mov	sp, r7
 801724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017250:	4770      	bx	lr

08017252 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8017252:	b480      	push	{r7}
 8017254:	b085      	sub	sp, #20
 8017256:	af00      	add	r7, sp, #0
 8017258:	60f8      	str	r0, [r7, #12]
 801725a:	60b9      	str	r1, [r7, #8]
 801725c:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801725e:	68bb      	ldr	r3, [r7, #8]
 8017260:	681a      	ldr	r2, [r3, #0]
 8017262:	68fb      	ldr	r3, [r7, #12]
 8017264:	330c      	adds	r3, #12
 8017266:	681b      	ldr	r3, [r3, #0]
 8017268:	429a      	cmp	r2, r3
 801726a:	d00a      	beq.n	8017282 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801726c:	68bb      	ldr	r3, [r7, #8]
 801726e:	2b00      	cmp	r3, #0
 8017270:	d002      	beq.n	8017278 <netif_do_set_gw+0x26>
 8017272:	68bb      	ldr	r3, [r7, #8]
 8017274:	681b      	ldr	r3, [r3, #0]
 8017276:	e000      	b.n	801727a <netif_do_set_gw+0x28>
 8017278:	2300      	movs	r3, #0
 801727a:	68fa      	ldr	r2, [r7, #12]
 801727c:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801727e:	2301      	movs	r3, #1
 8017280:	e000      	b.n	8017284 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8017282:	2300      	movs	r3, #0
}
 8017284:	4618      	mov	r0, r3
 8017286:	3714      	adds	r7, #20
 8017288:	46bd      	mov	sp, r7
 801728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801728e:	4770      	bx	lr

08017290 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8017290:	b580      	push	{r7, lr}
 8017292:	b088      	sub	sp, #32
 8017294:	af00      	add	r7, sp, #0
 8017296:	60f8      	str	r0, [r7, #12]
 8017298:	60b9      	str	r1, [r7, #8]
 801729a:	607a      	str	r2, [r7, #4]
 801729c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801729e:	2300      	movs	r3, #0
 80172a0:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80172a2:	2300      	movs	r3, #0
 80172a4:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80172a6:	68bb      	ldr	r3, [r7, #8]
 80172a8:	2b00      	cmp	r3, #0
 80172aa:	d101      	bne.n	80172b0 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80172ac:	4b1c      	ldr	r3, [pc, #112]	; (8017320 <netif_set_addr+0x90>)
 80172ae:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80172b0:	687b      	ldr	r3, [r7, #4]
 80172b2:	2b00      	cmp	r3, #0
 80172b4:	d101      	bne.n	80172ba <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80172b6:	4b1a      	ldr	r3, [pc, #104]	; (8017320 <netif_set_addr+0x90>)
 80172b8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80172ba:	683b      	ldr	r3, [r7, #0]
 80172bc:	2b00      	cmp	r3, #0
 80172be:	d101      	bne.n	80172c4 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80172c0:	4b17      	ldr	r3, [pc, #92]	; (8017320 <netif_set_addr+0x90>)
 80172c2:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80172c4:	68bb      	ldr	r3, [r7, #8]
 80172c6:	2b00      	cmp	r3, #0
 80172c8:	d003      	beq.n	80172d2 <netif_set_addr+0x42>
 80172ca:	68bb      	ldr	r3, [r7, #8]
 80172cc:	681b      	ldr	r3, [r3, #0]
 80172ce:	2b00      	cmp	r3, #0
 80172d0:	d101      	bne.n	80172d6 <netif_set_addr+0x46>
 80172d2:	2301      	movs	r3, #1
 80172d4:	e000      	b.n	80172d8 <netif_set_addr+0x48>
 80172d6:	2300      	movs	r3, #0
 80172d8:	617b      	str	r3, [r7, #20]
  if (remove) {
 80172da:	697b      	ldr	r3, [r7, #20]
 80172dc:	2b00      	cmp	r3, #0
 80172de:	d006      	beq.n	80172ee <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80172e0:	f107 0310 	add.w	r3, r7, #16
 80172e4:	461a      	mov	r2, r3
 80172e6:	68b9      	ldr	r1, [r7, #8]
 80172e8:	68f8      	ldr	r0, [r7, #12]
 80172ea:	f7ff ff41 	bl	8017170 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80172ee:	69fa      	ldr	r2, [r7, #28]
 80172f0:	6879      	ldr	r1, [r7, #4]
 80172f2:	68f8      	ldr	r0, [r7, #12]
 80172f4:	f7ff ff8e 	bl	8017214 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80172f8:	69ba      	ldr	r2, [r7, #24]
 80172fa:	6839      	ldr	r1, [r7, #0]
 80172fc:	68f8      	ldr	r0, [r7, #12]
 80172fe:	f7ff ffa8 	bl	8017252 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8017302:	697b      	ldr	r3, [r7, #20]
 8017304:	2b00      	cmp	r3, #0
 8017306:	d106      	bne.n	8017316 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8017308:	f107 0310 	add.w	r3, r7, #16
 801730c:	461a      	mov	r2, r3
 801730e:	68b9      	ldr	r1, [r7, #8]
 8017310:	68f8      	ldr	r0, [r7, #12]
 8017312:	f7ff ff2d 	bl	8017170 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8017316:	bf00      	nop
 8017318:	3720      	adds	r7, #32
 801731a:	46bd      	mov	sp, r7
 801731c:	bd80      	pop	{r7, pc}
 801731e:	bf00      	nop
 8017320:	08072dc4 	.word	0x08072dc4

08017324 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8017324:	b480      	push	{r7}
 8017326:	b083      	sub	sp, #12
 8017328:	af00      	add	r7, sp, #0
 801732a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801732c:	4a04      	ldr	r2, [pc, #16]	; (8017340 <netif_set_default+0x1c>)
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8017332:	bf00      	nop
 8017334:	370c      	adds	r7, #12
 8017336:	46bd      	mov	sp, r7
 8017338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801733c:	4770      	bx	lr
 801733e:	bf00      	nop
 8017340:	20021e20 	.word	0x20021e20

08017344 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8017344:	b580      	push	{r7, lr}
 8017346:	b082      	sub	sp, #8
 8017348:	af00      	add	r7, sp, #0
 801734a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801734c:	687b      	ldr	r3, [r7, #4]
 801734e:	2b00      	cmp	r3, #0
 8017350:	d107      	bne.n	8017362 <netif_set_up+0x1e>
 8017352:	4b13      	ldr	r3, [pc, #76]	; (80173a0 <netif_set_up+0x5c>)
 8017354:	f44f 7254 	mov.w	r2, #848	; 0x350
 8017358:	4912      	ldr	r1, [pc, #72]	; (80173a4 <netif_set_up+0x60>)
 801735a:	4813      	ldr	r0, [pc, #76]	; (80173a8 <netif_set_up+0x64>)
 801735c:	f009 ff9a 	bl	8021294 <printf>
 8017360:	e01b      	b.n	801739a <netif_set_up+0x56>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8017368:	f003 0301 	and.w	r3, r3, #1
 801736c:	2b00      	cmp	r3, #0
 801736e:	d114      	bne.n	801739a <netif_set_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8017370:	687b      	ldr	r3, [r7, #4]
 8017372:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8017376:	f043 0301 	orr.w	r3, r3, #1
 801737a:	b2da      	uxtb	r2, r3
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	69db      	ldr	r3, [r3, #28]
 8017386:	2b00      	cmp	r3, #0
 8017388:	d003      	beq.n	8017392 <netif_set_up+0x4e>
 801738a:	687b      	ldr	r3, [r7, #4]
 801738c:	69db      	ldr	r3, [r3, #28]
 801738e:	6878      	ldr	r0, [r7, #4]
 8017390:	4798      	blx	r3
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8017392:	2103      	movs	r1, #3
 8017394:	6878      	ldr	r0, [r7, #4]
 8017396:	f000 f809 	bl	80173ac <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 801739a:	3708      	adds	r7, #8
 801739c:	46bd      	mov	sp, r7
 801739e:	bd80      	pop	{r7, pc}
 80173a0:	080284bc 	.word	0x080284bc
 80173a4:	08028644 	.word	0x08028644
 80173a8:	0802850c 	.word	0x0802850c

080173ac <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80173ac:	b580      	push	{r7, lr}
 80173ae:	b082      	sub	sp, #8
 80173b0:	af00      	add	r7, sp, #0
 80173b2:	6078      	str	r0, [r7, #4]
 80173b4:	460b      	mov	r3, r1
 80173b6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	2b00      	cmp	r3, #0
 80173bc:	d106      	bne.n	80173cc <netif_issue_reports+0x20>
 80173be:	4b18      	ldr	r3, [pc, #96]	; (8017420 <netif_issue_reports+0x74>)
 80173c0:	f240 326d 	movw	r2, #877	; 0x36d
 80173c4:	4917      	ldr	r1, [pc, #92]	; (8017424 <netif_issue_reports+0x78>)
 80173c6:	4818      	ldr	r0, [pc, #96]	; (8017428 <netif_issue_reports+0x7c>)
 80173c8:	f009 ff64 	bl	8021294 <printf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80173cc:	687b      	ldr	r3, [r7, #4]
 80173ce:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80173d2:	f003 0304 	and.w	r3, r3, #4
 80173d6:	2b00      	cmp	r3, #0
 80173d8:	d01e      	beq.n	8017418 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80173e0:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	d017      	beq.n	8017418 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80173e8:	78fb      	ldrb	r3, [r7, #3]
 80173ea:	f003 0301 	and.w	r3, r3, #1
 80173ee:	2b00      	cmp	r3, #0
 80173f0:	d013      	beq.n	801741a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80173f2:	687b      	ldr	r3, [r7, #4]
 80173f4:	3304      	adds	r3, #4
 80173f6:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80173f8:	2b00      	cmp	r3, #0
 80173fa:	d00e      	beq.n	801741a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80173fc:	687b      	ldr	r3, [r7, #4]
 80173fe:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8017402:	f003 0308 	and.w	r3, r3, #8
 8017406:	2b00      	cmp	r3, #0
 8017408:	d007      	beq.n	801741a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	3304      	adds	r3, #4
 801740e:	4619      	mov	r1, r3
 8017410:	6878      	ldr	r0, [r7, #4]
 8017412:	f008 fa5d 	bl	801f8d0 <etharp_request>
 8017416:	e000      	b.n	801741a <netif_issue_reports+0x6e>
    return;
 8017418:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801741a:	3708      	adds	r7, #8
 801741c:	46bd      	mov	sp, r7
 801741e:	bd80      	pop	{r7, pc}
 8017420:	080284bc 	.word	0x080284bc
 8017424:	08028660 	.word	0x08028660
 8017428:	0802850c 	.word	0x0802850c

0801742c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801742c:	b580      	push	{r7, lr}
 801742e:	b082      	sub	sp, #8
 8017430:	af00      	add	r7, sp, #0
 8017432:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	2b00      	cmp	r3, #0
 8017438:	d107      	bne.n	801744a <netif_set_down+0x1e>
 801743a:	4b16      	ldr	r3, [pc, #88]	; (8017494 <netif_set_down+0x68>)
 801743c:	f240 329b 	movw	r2, #923	; 0x39b
 8017440:	4915      	ldr	r1, [pc, #84]	; (8017498 <netif_set_down+0x6c>)
 8017442:	4816      	ldr	r0, [pc, #88]	; (801749c <netif_set_down+0x70>)
 8017444:	f009 ff26 	bl	8021294 <printf>
 8017448:	e021      	b.n	801748e <netif_set_down+0x62>

  if (netif->flags & NETIF_FLAG_UP) {
 801744a:	687b      	ldr	r3, [r7, #4]
 801744c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8017450:	f003 0301 	and.w	r3, r3, #1
 8017454:	2b00      	cmp	r3, #0
 8017456:	d01a      	beq.n	801748e <netif_set_down+0x62>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8017458:	687b      	ldr	r3, [r7, #4]
 801745a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801745e:	f023 0301 	bic.w	r3, r3, #1
 8017462:	b2da      	uxtb	r2, r3
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801746a:	687b      	ldr	r3, [r7, #4]
 801746c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8017470:	f003 0308 	and.w	r3, r3, #8
 8017474:	2b00      	cmp	r3, #0
 8017476:	d002      	beq.n	801747e <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8017478:	6878      	ldr	r0, [r7, #4]
 801747a:	f007 fde7 	bl	801f04c <etharp_cleanup_netif>

#if LWIP_IPV6
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	69db      	ldr	r3, [r3, #28]
 8017482:	2b00      	cmp	r3, #0
 8017484:	d003      	beq.n	801748e <netif_set_down+0x62>
 8017486:	687b      	ldr	r3, [r7, #4]
 8017488:	69db      	ldr	r3, [r3, #28]
 801748a:	6878      	ldr	r0, [r7, #4]
 801748c:	4798      	blx	r3
  }
}
 801748e:	3708      	adds	r7, #8
 8017490:	46bd      	mov	sp, r7
 8017492:	bd80      	pop	{r7, pc}
 8017494:	080284bc 	.word	0x080284bc
 8017498:	08028684 	.word	0x08028684
 801749c:	0802850c 	.word	0x0802850c

080174a0 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80174a0:	b580      	push	{r7, lr}
 80174a2:	b082      	sub	sp, #8
 80174a4:	af00      	add	r7, sp, #0
 80174a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80174a8:	687b      	ldr	r3, [r7, #4]
 80174aa:	2b00      	cmp	r3, #0
 80174ac:	d107      	bne.n	80174be <netif_set_link_up+0x1e>
 80174ae:	4b13      	ldr	r3, [pc, #76]	; (80174fc <netif_set_link_up+0x5c>)
 80174b0:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80174b4:	4912      	ldr	r1, [pc, #72]	; (8017500 <netif_set_link_up+0x60>)
 80174b6:	4813      	ldr	r0, [pc, #76]	; (8017504 <netif_set_link_up+0x64>)
 80174b8:	f009 feec 	bl	8021294 <printf>
 80174bc:	e01b      	b.n	80174f6 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80174be:	687b      	ldr	r3, [r7, #4]
 80174c0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80174c4:	f003 0304 	and.w	r3, r3, #4
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d114      	bne.n	80174f6 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80174cc:	687b      	ldr	r3, [r7, #4]
 80174ce:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80174d2:	f043 0304 	orr.w	r3, r3, #4
 80174d6:	b2da      	uxtb	r2, r3
 80174d8:	687b      	ldr	r3, [r7, #4]
 80174da:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80174de:	2103      	movs	r1, #3
 80174e0:	6878      	ldr	r0, [r7, #4]
 80174e2:	f7ff ff63 	bl	80173ac <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80174e6:	687b      	ldr	r3, [r7, #4]
 80174e8:	6a1b      	ldr	r3, [r3, #32]
 80174ea:	2b00      	cmp	r3, #0
 80174ec:	d003      	beq.n	80174f6 <netif_set_link_up+0x56>
 80174ee:	687b      	ldr	r3, [r7, #4]
 80174f0:	6a1b      	ldr	r3, [r3, #32]
 80174f2:	6878      	ldr	r0, [r7, #4]
 80174f4:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80174f6:	3708      	adds	r7, #8
 80174f8:	46bd      	mov	sp, r7
 80174fa:	bd80      	pop	{r7, pc}
 80174fc:	080284bc 	.word	0x080284bc
 8017500:	080286a4 	.word	0x080286a4
 8017504:	0802850c 	.word	0x0802850c

08017508 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8017508:	b580      	push	{r7, lr}
 801750a:	b082      	sub	sp, #8
 801750c:	af00      	add	r7, sp, #0
 801750e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8017510:	687b      	ldr	r3, [r7, #4]
 8017512:	2b00      	cmp	r3, #0
 8017514:	d107      	bne.n	8017526 <netif_set_link_down+0x1e>
 8017516:	4b11      	ldr	r3, [pc, #68]	; (801755c <netif_set_link_down+0x54>)
 8017518:	f240 4206 	movw	r2, #1030	; 0x406
 801751c:	4910      	ldr	r1, [pc, #64]	; (8017560 <netif_set_link_down+0x58>)
 801751e:	4811      	ldr	r0, [pc, #68]	; (8017564 <netif_set_link_down+0x5c>)
 8017520:	f009 feb8 	bl	8021294 <printf>
 8017524:	e017      	b.n	8017556 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8017526:	687b      	ldr	r3, [r7, #4]
 8017528:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801752c:	f003 0304 	and.w	r3, r3, #4
 8017530:	2b00      	cmp	r3, #0
 8017532:	d010      	beq.n	8017556 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8017534:	687b      	ldr	r3, [r7, #4]
 8017536:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801753a:	f023 0304 	bic.w	r3, r3, #4
 801753e:	b2da      	uxtb	r2, r3
 8017540:	687b      	ldr	r3, [r7, #4]
 8017542:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 8017546:	687b      	ldr	r3, [r7, #4]
 8017548:	6a1b      	ldr	r3, [r3, #32]
 801754a:	2b00      	cmp	r3, #0
 801754c:	d003      	beq.n	8017556 <netif_set_link_down+0x4e>
 801754e:	687b      	ldr	r3, [r7, #4]
 8017550:	6a1b      	ldr	r3, [r3, #32]
 8017552:	6878      	ldr	r0, [r7, #4]
 8017554:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8017556:	3708      	adds	r7, #8
 8017558:	46bd      	mov	sp, r7
 801755a:	bd80      	pop	{r7, pc}
 801755c:	080284bc 	.word	0x080284bc
 8017560:	080286c8 	.word	0x080286c8
 8017564:	0802850c 	.word	0x0802850c

08017568 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8017568:	b480      	push	{r7}
 801756a:	b083      	sub	sp, #12
 801756c:	af00      	add	r7, sp, #0
 801756e:	6078      	str	r0, [r7, #4]
 8017570:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	2b00      	cmp	r3, #0
 8017576:	d002      	beq.n	801757e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	683a      	ldr	r2, [r7, #0]
 801757c:	621a      	str	r2, [r3, #32]
  }
}
 801757e:	bf00      	nop
 8017580:	370c      	adds	r7, #12
 8017582:	46bd      	mov	sp, r7
 8017584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017588:	4770      	bx	lr

0801758a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 801758a:	b480      	push	{r7}
 801758c:	b085      	sub	sp, #20
 801758e:	af00      	add	r7, sp, #0
 8017590:	60f8      	str	r0, [r7, #12]
 8017592:	60b9      	str	r1, [r7, #8]
 8017594:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8017596:	f06f 030b 	mvn.w	r3, #11
}
 801759a:	4618      	mov	r0, r3
 801759c:	3714      	adds	r7, #20
 801759e:	46bd      	mov	sp, r7
 80175a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175a4:	4770      	bx	lr
	...

080175a8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80175a8:	b480      	push	{r7}
 80175aa:	b085      	sub	sp, #20
 80175ac:	af00      	add	r7, sp, #0
 80175ae:	4603      	mov	r3, r0
 80175b0:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80175b2:	79fb      	ldrb	r3, [r7, #7]
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	d013      	beq.n	80175e0 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80175b8:	4b0d      	ldr	r3, [pc, #52]	; (80175f0 <netif_get_by_index+0x48>)
 80175ba:	681b      	ldr	r3, [r3, #0]
 80175bc:	60fb      	str	r3, [r7, #12]
 80175be:	e00c      	b.n	80175da <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80175c0:	68fb      	ldr	r3, [r7, #12]
 80175c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80175c6:	3301      	adds	r3, #1
 80175c8:	b2db      	uxtb	r3, r3
 80175ca:	79fa      	ldrb	r2, [r7, #7]
 80175cc:	429a      	cmp	r2, r3
 80175ce:	d101      	bne.n	80175d4 <netif_get_by_index+0x2c>
        return netif; /* found! */
 80175d0:	68fb      	ldr	r3, [r7, #12]
 80175d2:	e006      	b.n	80175e2 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80175d4:	68fb      	ldr	r3, [r7, #12]
 80175d6:	681b      	ldr	r3, [r3, #0]
 80175d8:	60fb      	str	r3, [r7, #12]
 80175da:	68fb      	ldr	r3, [r7, #12]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d1ef      	bne.n	80175c0 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 80175e0:	2300      	movs	r3, #0
}
 80175e2:	4618      	mov	r0, r3
 80175e4:	3714      	adds	r7, #20
 80175e6:	46bd      	mov	sp, r7
 80175e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175ec:	4770      	bx	lr
 80175ee:	bf00      	nop
 80175f0:	20021e1c 	.word	0x20021e1c

080175f4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80175f4:	b580      	push	{r7, lr}
 80175f6:	b082      	sub	sp, #8
 80175f8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80175fa:	f009 fdc9 	bl	8021190 <sys_arch_protect>
 80175fe:	6038      	str	r0, [r7, #0]
 8017600:	4b0d      	ldr	r3, [pc, #52]	; (8017638 <pbuf_free_ooseq+0x44>)
 8017602:	2200      	movs	r2, #0
 8017604:	701a      	strb	r2, [r3, #0]
 8017606:	6838      	ldr	r0, [r7, #0]
 8017608:	f009 fdd0 	bl	80211ac <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801760c:	4b0b      	ldr	r3, [pc, #44]	; (801763c <pbuf_free_ooseq+0x48>)
 801760e:	681b      	ldr	r3, [r3, #0]
 8017610:	607b      	str	r3, [r7, #4]
 8017612:	e00a      	b.n	801762a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8017614:	687b      	ldr	r3, [r7, #4]
 8017616:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017618:	2b00      	cmp	r3, #0
 801761a:	d003      	beq.n	8017624 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 801761c:	6878      	ldr	r0, [r7, #4]
 801761e:	f002 fc81 	bl	8019f24 <tcp_free_ooseq>
      return;
 8017622:	e005      	b.n	8017630 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	68db      	ldr	r3, [r3, #12]
 8017628:	607b      	str	r3, [r7, #4]
 801762a:	687b      	ldr	r3, [r7, #4]
 801762c:	2b00      	cmp	r3, #0
 801762e:	d1f1      	bne.n	8017614 <pbuf_free_ooseq+0x20>
    }
  }
}
 8017630:	3708      	adds	r7, #8
 8017632:	46bd      	mov	sp, r7
 8017634:	bd80      	pop	{r7, pc}
 8017636:	bf00      	nop
 8017638:	20021e25 	.word	0x20021e25
 801763c:	20021e34 	.word	0x20021e34

08017640 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8017640:	b580      	push	{r7, lr}
 8017642:	b082      	sub	sp, #8
 8017644:	af00      	add	r7, sp, #0
 8017646:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8017648:	f7ff ffd4 	bl	80175f4 <pbuf_free_ooseq>
}
 801764c:	bf00      	nop
 801764e:	3708      	adds	r7, #8
 8017650:	46bd      	mov	sp, r7
 8017652:	bd80      	pop	{r7, pc}

08017654 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8017654:	b580      	push	{r7, lr}
 8017656:	b082      	sub	sp, #8
 8017658:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 801765a:	f009 fd99 	bl	8021190 <sys_arch_protect>
 801765e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8017660:	4b0f      	ldr	r3, [pc, #60]	; (80176a0 <pbuf_pool_is_empty+0x4c>)
 8017662:	781b      	ldrb	r3, [r3, #0]
 8017664:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8017666:	4b0e      	ldr	r3, [pc, #56]	; (80176a0 <pbuf_pool_is_empty+0x4c>)
 8017668:	2201      	movs	r2, #1
 801766a:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 801766c:	6878      	ldr	r0, [r7, #4]
 801766e:	f009 fd9d 	bl	80211ac <sys_arch_unprotect>

  if (!queued) {
 8017672:	78fb      	ldrb	r3, [r7, #3]
 8017674:	2b00      	cmp	r3, #0
 8017676:	d10f      	bne.n	8017698 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8017678:	2100      	movs	r1, #0
 801767a:	480a      	ldr	r0, [pc, #40]	; (80176a4 <pbuf_pool_is_empty+0x50>)
 801767c:	f7fd f98e 	bl	801499c <tcpip_try_callback>
 8017680:	4603      	mov	r3, r0
 8017682:	2b00      	cmp	r3, #0
 8017684:	d008      	beq.n	8017698 <pbuf_pool_is_empty+0x44>
 8017686:	f009 fd83 	bl	8021190 <sys_arch_protect>
 801768a:	6078      	str	r0, [r7, #4]
 801768c:	4b04      	ldr	r3, [pc, #16]	; (80176a0 <pbuf_pool_is_empty+0x4c>)
 801768e:	2200      	movs	r2, #0
 8017690:	701a      	strb	r2, [r3, #0]
 8017692:	6878      	ldr	r0, [r7, #4]
 8017694:	f009 fd8a 	bl	80211ac <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8017698:	bf00      	nop
 801769a:	3708      	adds	r7, #8
 801769c:	46bd      	mov	sp, r7
 801769e:	bd80      	pop	{r7, pc}
 80176a0:	20021e25 	.word	0x20021e25
 80176a4:	08017641 	.word	0x08017641

080176a8 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80176a8:	b480      	push	{r7}
 80176aa:	b085      	sub	sp, #20
 80176ac:	af00      	add	r7, sp, #0
 80176ae:	60f8      	str	r0, [r7, #12]
 80176b0:	60b9      	str	r1, [r7, #8]
 80176b2:	4611      	mov	r1, r2
 80176b4:	461a      	mov	r2, r3
 80176b6:	460b      	mov	r3, r1
 80176b8:	80fb      	strh	r3, [r7, #6]
 80176ba:	4613      	mov	r3, r2
 80176bc:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80176be:	68fb      	ldr	r3, [r7, #12]
 80176c0:	2200      	movs	r2, #0
 80176c2:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80176c4:	68fb      	ldr	r3, [r7, #12]
 80176c6:	68ba      	ldr	r2, [r7, #8]
 80176c8:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80176ca:	68fb      	ldr	r3, [r7, #12]
 80176cc:	88fa      	ldrh	r2, [r7, #6]
 80176ce:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80176d0:	68fb      	ldr	r3, [r7, #12]
 80176d2:	88ba      	ldrh	r2, [r7, #4]
 80176d4:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80176d6:	8b3b      	ldrh	r3, [r7, #24]
 80176d8:	b2da      	uxtb	r2, r3
 80176da:	68fb      	ldr	r3, [r7, #12]
 80176dc:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80176de:	68fb      	ldr	r3, [r7, #12]
 80176e0:	7f3a      	ldrb	r2, [r7, #28]
 80176e2:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80176e4:	68fb      	ldr	r3, [r7, #12]
 80176e6:	2201      	movs	r2, #1
 80176e8:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80176ea:	68fb      	ldr	r3, [r7, #12]
 80176ec:	2200      	movs	r2, #0
 80176ee:	73da      	strb	r2, [r3, #15]
}
 80176f0:	bf00      	nop
 80176f2:	3714      	adds	r7, #20
 80176f4:	46bd      	mov	sp, r7
 80176f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176fa:	4770      	bx	lr

080176fc <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80176fc:	b580      	push	{r7, lr}
 80176fe:	b08c      	sub	sp, #48	; 0x30
 8017700:	af02      	add	r7, sp, #8
 8017702:	4603      	mov	r3, r0
 8017704:	71fb      	strb	r3, [r7, #7]
 8017706:	460b      	mov	r3, r1
 8017708:	80bb      	strh	r3, [r7, #4]
 801770a:	4613      	mov	r3, r2
 801770c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801770e:	79fb      	ldrb	r3, [r7, #7]
 8017710:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8017712:	887b      	ldrh	r3, [r7, #2]
 8017714:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8017718:	d07f      	beq.n	801781a <pbuf_alloc+0x11e>
 801771a:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 801771e:	f300 80c8 	bgt.w	80178b2 <pbuf_alloc+0x1b6>
 8017722:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8017726:	d010      	beq.n	801774a <pbuf_alloc+0x4e>
 8017728:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 801772c:	f300 80c1 	bgt.w	80178b2 <pbuf_alloc+0x1b6>
 8017730:	2b01      	cmp	r3, #1
 8017732:	d002      	beq.n	801773a <pbuf_alloc+0x3e>
 8017734:	2b41      	cmp	r3, #65	; 0x41
 8017736:	f040 80bc 	bne.w	80178b2 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801773a:	887a      	ldrh	r2, [r7, #2]
 801773c:	88bb      	ldrh	r3, [r7, #4]
 801773e:	4619      	mov	r1, r3
 8017740:	2000      	movs	r0, #0
 8017742:	f000 f8d1 	bl	80178e8 <pbuf_alloc_reference>
 8017746:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8017748:	e0bd      	b.n	80178c6 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801774a:	2300      	movs	r3, #0
 801774c:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 801774e:	2300      	movs	r3, #0
 8017750:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8017752:	88bb      	ldrh	r3, [r7, #4]
 8017754:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8017756:	200c      	movs	r0, #12
 8017758:	f7ff fba2 	bl	8016ea0 <memp_malloc>
 801775c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 801775e:	693b      	ldr	r3, [r7, #16]
 8017760:	2b00      	cmp	r3, #0
 8017762:	d109      	bne.n	8017778 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8017764:	f7ff ff76 	bl	8017654 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8017768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801776a:	2b00      	cmp	r3, #0
 801776c:	d002      	beq.n	8017774 <pbuf_alloc+0x78>
            pbuf_free(p);
 801776e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017770:	f000 faa8 	bl	8017cc4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8017774:	2300      	movs	r3, #0
 8017776:	e0a7      	b.n	80178c8 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8017778:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801777a:	3303      	adds	r3, #3
 801777c:	b29b      	uxth	r3, r3
 801777e:	f023 0303 	bic.w	r3, r3, #3
 8017782:	b29b      	uxth	r3, r3
 8017784:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8017788:	b29b      	uxth	r3, r3
 801778a:	8b7a      	ldrh	r2, [r7, #26]
 801778c:	4293      	cmp	r3, r2
 801778e:	bf28      	it	cs
 8017790:	4613      	movcs	r3, r2
 8017792:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8017794:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017796:	3310      	adds	r3, #16
 8017798:	693a      	ldr	r2, [r7, #16]
 801779a:	4413      	add	r3, r2
 801779c:	3303      	adds	r3, #3
 801779e:	f023 0303 	bic.w	r3, r3, #3
 80177a2:	4618      	mov	r0, r3
 80177a4:	89f9      	ldrh	r1, [r7, #14]
 80177a6:	8b7a      	ldrh	r2, [r7, #26]
 80177a8:	2300      	movs	r3, #0
 80177aa:	9301      	str	r3, [sp, #4]
 80177ac:	887b      	ldrh	r3, [r7, #2]
 80177ae:	9300      	str	r3, [sp, #0]
 80177b0:	460b      	mov	r3, r1
 80177b2:	4601      	mov	r1, r0
 80177b4:	6938      	ldr	r0, [r7, #16]
 80177b6:	f7ff ff77 	bl	80176a8 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80177ba:	693b      	ldr	r3, [r7, #16]
 80177bc:	685b      	ldr	r3, [r3, #4]
 80177be:	f003 0303 	and.w	r3, r3, #3
 80177c2:	2b00      	cmp	r3, #0
 80177c4:	d006      	beq.n	80177d4 <pbuf_alloc+0xd8>
 80177c6:	4b42      	ldr	r3, [pc, #264]	; (80178d0 <pbuf_alloc+0x1d4>)
 80177c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80177cc:	4941      	ldr	r1, [pc, #260]	; (80178d4 <pbuf_alloc+0x1d8>)
 80177ce:	4842      	ldr	r0, [pc, #264]	; (80178d8 <pbuf_alloc+0x1dc>)
 80177d0:	f009 fd60 	bl	8021294 <printf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80177d4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80177d6:	3303      	adds	r3, #3
 80177d8:	f023 0303 	bic.w	r3, r3, #3
 80177dc:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80177e0:	d106      	bne.n	80177f0 <pbuf_alloc+0xf4>
 80177e2:	4b3b      	ldr	r3, [pc, #236]	; (80178d0 <pbuf_alloc+0x1d4>)
 80177e4:	f44f 7281 	mov.w	r2, #258	; 0x102
 80177e8:	493c      	ldr	r1, [pc, #240]	; (80178dc <pbuf_alloc+0x1e0>)
 80177ea:	483b      	ldr	r0, [pc, #236]	; (80178d8 <pbuf_alloc+0x1dc>)
 80177ec:	f009 fd52 	bl	8021294 <printf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80177f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177f2:	2b00      	cmp	r3, #0
 80177f4:	d102      	bne.n	80177fc <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80177f6:	693b      	ldr	r3, [r7, #16]
 80177f8:	627b      	str	r3, [r7, #36]	; 0x24
 80177fa:	e002      	b.n	8017802 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80177fc:	69fb      	ldr	r3, [r7, #28]
 80177fe:	693a      	ldr	r2, [r7, #16]
 8017800:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8017802:	693b      	ldr	r3, [r7, #16]
 8017804:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8017806:	8b7a      	ldrh	r2, [r7, #26]
 8017808:	89fb      	ldrh	r3, [r7, #14]
 801780a:	1ad3      	subs	r3, r2, r3
 801780c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 801780e:	2300      	movs	r3, #0
 8017810:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8017812:	8b7b      	ldrh	r3, [r7, #26]
 8017814:	2b00      	cmp	r3, #0
 8017816:	d19e      	bne.n	8017756 <pbuf_alloc+0x5a>
      break;
 8017818:	e055      	b.n	80178c6 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801781a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801781c:	3303      	adds	r3, #3
 801781e:	b29b      	uxth	r3, r3
 8017820:	f023 0303 	bic.w	r3, r3, #3
 8017824:	b29a      	uxth	r2, r3
 8017826:	88bb      	ldrh	r3, [r7, #4]
 8017828:	3303      	adds	r3, #3
 801782a:	b29b      	uxth	r3, r3
 801782c:	f023 0303 	bic.w	r3, r3, #3
 8017830:	b29b      	uxth	r3, r3
 8017832:	4413      	add	r3, r2
 8017834:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8017836:	8b3b      	ldrh	r3, [r7, #24]
 8017838:	3310      	adds	r3, #16
 801783a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801783c:	8b3a      	ldrh	r2, [r7, #24]
 801783e:	88bb      	ldrh	r3, [r7, #4]
 8017840:	3303      	adds	r3, #3
 8017842:	f023 0303 	bic.w	r3, r3, #3
 8017846:	429a      	cmp	r2, r3
 8017848:	d306      	bcc.n	8017858 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801784a:	8afa      	ldrh	r2, [r7, #22]
 801784c:	88bb      	ldrh	r3, [r7, #4]
 801784e:	3303      	adds	r3, #3
 8017850:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8017854:	429a      	cmp	r2, r3
 8017856:	d201      	bcs.n	801785c <pbuf_alloc+0x160>
        return NULL;
 8017858:	2300      	movs	r3, #0
 801785a:	e035      	b.n	80178c8 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 801785c:	8afb      	ldrh	r3, [r7, #22]
 801785e:	4618      	mov	r0, r3
 8017860:	f7ff f974 	bl	8016b4c <mem_malloc>
 8017864:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8017866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017868:	2b00      	cmp	r3, #0
 801786a:	d101      	bne.n	8017870 <pbuf_alloc+0x174>
        return NULL;
 801786c:	2300      	movs	r3, #0
 801786e:	e02b      	b.n	80178c8 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8017870:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017872:	3310      	adds	r3, #16
 8017874:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017876:	4413      	add	r3, r2
 8017878:	3303      	adds	r3, #3
 801787a:	f023 0303 	bic.w	r3, r3, #3
 801787e:	4618      	mov	r0, r3
 8017880:	88b9      	ldrh	r1, [r7, #4]
 8017882:	88ba      	ldrh	r2, [r7, #4]
 8017884:	2300      	movs	r3, #0
 8017886:	9301      	str	r3, [sp, #4]
 8017888:	887b      	ldrh	r3, [r7, #2]
 801788a:	9300      	str	r3, [sp, #0]
 801788c:	460b      	mov	r3, r1
 801788e:	4601      	mov	r1, r0
 8017890:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017892:	f7ff ff09 	bl	80176a8 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8017896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017898:	685b      	ldr	r3, [r3, #4]
 801789a:	f003 0303 	and.w	r3, r3, #3
 801789e:	2b00      	cmp	r3, #0
 80178a0:	d010      	beq.n	80178c4 <pbuf_alloc+0x1c8>
 80178a2:	4b0b      	ldr	r3, [pc, #44]	; (80178d0 <pbuf_alloc+0x1d4>)
 80178a4:	f44f 7291 	mov.w	r2, #290	; 0x122
 80178a8:	490d      	ldr	r1, [pc, #52]	; (80178e0 <pbuf_alloc+0x1e4>)
 80178aa:	480b      	ldr	r0, [pc, #44]	; (80178d8 <pbuf_alloc+0x1dc>)
 80178ac:	f009 fcf2 	bl	8021294 <printf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80178b0:	e008      	b.n	80178c4 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80178b2:	4b07      	ldr	r3, [pc, #28]	; (80178d0 <pbuf_alloc+0x1d4>)
 80178b4:	f240 1227 	movw	r2, #295	; 0x127
 80178b8:	490a      	ldr	r1, [pc, #40]	; (80178e4 <pbuf_alloc+0x1e8>)
 80178ba:	4807      	ldr	r0, [pc, #28]	; (80178d8 <pbuf_alloc+0x1dc>)
 80178bc:	f009 fcea 	bl	8021294 <printf>
      return NULL;
 80178c0:	2300      	movs	r3, #0
 80178c2:	e001      	b.n	80178c8 <pbuf_alloc+0x1cc>
      break;
 80178c4:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80178c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80178c8:	4618      	mov	r0, r3
 80178ca:	3728      	adds	r7, #40	; 0x28
 80178cc:	46bd      	mov	sp, r7
 80178ce:	bd80      	pop	{r7, pc}
 80178d0:	080286ec 	.word	0x080286ec
 80178d4:	0802871c 	.word	0x0802871c
 80178d8:	0802874c 	.word	0x0802874c
 80178dc:	08028774 	.word	0x08028774
 80178e0:	080287a8 	.word	0x080287a8
 80178e4:	080287d4 	.word	0x080287d4

080178e8 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80178e8:	b580      	push	{r7, lr}
 80178ea:	b086      	sub	sp, #24
 80178ec:	af02      	add	r7, sp, #8
 80178ee:	6078      	str	r0, [r7, #4]
 80178f0:	460b      	mov	r3, r1
 80178f2:	807b      	strh	r3, [r7, #2]
 80178f4:	4613      	mov	r3, r2
 80178f6:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80178f8:	883b      	ldrh	r3, [r7, #0]
 80178fa:	2b41      	cmp	r3, #65	; 0x41
 80178fc:	d009      	beq.n	8017912 <pbuf_alloc_reference+0x2a>
 80178fe:	883b      	ldrh	r3, [r7, #0]
 8017900:	2b01      	cmp	r3, #1
 8017902:	d006      	beq.n	8017912 <pbuf_alloc_reference+0x2a>
 8017904:	4b0f      	ldr	r3, [pc, #60]	; (8017944 <pbuf_alloc_reference+0x5c>)
 8017906:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801790a:	490f      	ldr	r1, [pc, #60]	; (8017948 <pbuf_alloc_reference+0x60>)
 801790c:	480f      	ldr	r0, [pc, #60]	; (801794c <pbuf_alloc_reference+0x64>)
 801790e:	f009 fcc1 	bl	8021294 <printf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8017912:	200b      	movs	r0, #11
 8017914:	f7ff fac4 	bl	8016ea0 <memp_malloc>
 8017918:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801791a:	68fb      	ldr	r3, [r7, #12]
 801791c:	2b00      	cmp	r3, #0
 801791e:	d101      	bne.n	8017924 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8017920:	2300      	movs	r3, #0
 8017922:	e00b      	b.n	801793c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8017924:	8879      	ldrh	r1, [r7, #2]
 8017926:	887a      	ldrh	r2, [r7, #2]
 8017928:	2300      	movs	r3, #0
 801792a:	9301      	str	r3, [sp, #4]
 801792c:	883b      	ldrh	r3, [r7, #0]
 801792e:	9300      	str	r3, [sp, #0]
 8017930:	460b      	mov	r3, r1
 8017932:	6879      	ldr	r1, [r7, #4]
 8017934:	68f8      	ldr	r0, [r7, #12]
 8017936:	f7ff feb7 	bl	80176a8 <pbuf_init_alloced_pbuf>
  return p;
 801793a:	68fb      	ldr	r3, [r7, #12]
}
 801793c:	4618      	mov	r0, r3
 801793e:	3710      	adds	r7, #16
 8017940:	46bd      	mov	sp, r7
 8017942:	bd80      	pop	{r7, pc}
 8017944:	080286ec 	.word	0x080286ec
 8017948:	080287f0 	.word	0x080287f0
 801794c:	0802874c 	.word	0x0802874c

08017950 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8017950:	b580      	push	{r7, lr}
 8017952:	b088      	sub	sp, #32
 8017954:	af02      	add	r7, sp, #8
 8017956:	607b      	str	r3, [r7, #4]
 8017958:	4603      	mov	r3, r0
 801795a:	73fb      	strb	r3, [r7, #15]
 801795c:	460b      	mov	r3, r1
 801795e:	81bb      	strh	r3, [r7, #12]
 8017960:	4613      	mov	r3, r2
 8017962:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8017964:	7bfb      	ldrb	r3, [r7, #15]
 8017966:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8017968:	8a7b      	ldrh	r3, [r7, #18]
 801796a:	3303      	adds	r3, #3
 801796c:	f023 0203 	bic.w	r2, r3, #3
 8017970:	89bb      	ldrh	r3, [r7, #12]
 8017972:	441a      	add	r2, r3
 8017974:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017976:	429a      	cmp	r2, r3
 8017978:	d901      	bls.n	801797e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801797a:	2300      	movs	r3, #0
 801797c:	e018      	b.n	80179b0 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 801797e:	6a3b      	ldr	r3, [r7, #32]
 8017980:	2b00      	cmp	r3, #0
 8017982:	d007      	beq.n	8017994 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8017984:	8a7b      	ldrh	r3, [r7, #18]
 8017986:	3303      	adds	r3, #3
 8017988:	f023 0303 	bic.w	r3, r3, #3
 801798c:	6a3a      	ldr	r2, [r7, #32]
 801798e:	4413      	add	r3, r2
 8017990:	617b      	str	r3, [r7, #20]
 8017992:	e001      	b.n	8017998 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8017994:	2300      	movs	r3, #0
 8017996:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8017998:	6878      	ldr	r0, [r7, #4]
 801799a:	89b9      	ldrh	r1, [r7, #12]
 801799c:	89ba      	ldrh	r2, [r7, #12]
 801799e:	2302      	movs	r3, #2
 80179a0:	9301      	str	r3, [sp, #4]
 80179a2:	897b      	ldrh	r3, [r7, #10]
 80179a4:	9300      	str	r3, [sp, #0]
 80179a6:	460b      	mov	r3, r1
 80179a8:	6979      	ldr	r1, [r7, #20]
 80179aa:	f7ff fe7d 	bl	80176a8 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80179ae:	687b      	ldr	r3, [r7, #4]
}
 80179b0:	4618      	mov	r0, r3
 80179b2:	3718      	adds	r7, #24
 80179b4:	46bd      	mov	sp, r7
 80179b6:	bd80      	pop	{r7, pc}

080179b8 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80179b8:	b580      	push	{r7, lr}
 80179ba:	b084      	sub	sp, #16
 80179bc:	af00      	add	r7, sp, #0
 80179be:	6078      	str	r0, [r7, #4]
 80179c0:	460b      	mov	r3, r1
 80179c2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80179c4:	687b      	ldr	r3, [r7, #4]
 80179c6:	2b00      	cmp	r3, #0
 80179c8:	d106      	bne.n	80179d8 <pbuf_realloc+0x20>
 80179ca:	4b3a      	ldr	r3, [pc, #232]	; (8017ab4 <pbuf_realloc+0xfc>)
 80179cc:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80179d0:	4939      	ldr	r1, [pc, #228]	; (8017ab8 <pbuf_realloc+0x100>)
 80179d2:	483a      	ldr	r0, [pc, #232]	; (8017abc <pbuf_realloc+0x104>)
 80179d4:	f009 fc5e 	bl	8021294 <printf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	891b      	ldrh	r3, [r3, #8]
 80179dc:	887a      	ldrh	r2, [r7, #2]
 80179de:	429a      	cmp	r2, r3
 80179e0:	d263      	bcs.n	8017aaa <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80179e2:	687b      	ldr	r3, [r7, #4]
 80179e4:	891a      	ldrh	r2, [r3, #8]
 80179e6:	887b      	ldrh	r3, [r7, #2]
 80179e8:	1ad3      	subs	r3, r2, r3
 80179ea:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80179ec:	887b      	ldrh	r3, [r7, #2]
 80179ee:	817b      	strh	r3, [r7, #10]
  q = p;
 80179f0:	687b      	ldr	r3, [r7, #4]
 80179f2:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80179f4:	e018      	b.n	8017a28 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80179f6:	68fb      	ldr	r3, [r7, #12]
 80179f8:	895b      	ldrh	r3, [r3, #10]
 80179fa:	897a      	ldrh	r2, [r7, #10]
 80179fc:	1ad3      	subs	r3, r2, r3
 80179fe:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8017a00:	68fb      	ldr	r3, [r7, #12]
 8017a02:	891a      	ldrh	r2, [r3, #8]
 8017a04:	893b      	ldrh	r3, [r7, #8]
 8017a06:	1ad3      	subs	r3, r2, r3
 8017a08:	b29a      	uxth	r2, r3
 8017a0a:	68fb      	ldr	r3, [r7, #12]
 8017a0c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8017a0e:	68fb      	ldr	r3, [r7, #12]
 8017a10:	681b      	ldr	r3, [r3, #0]
 8017a12:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8017a14:	68fb      	ldr	r3, [r7, #12]
 8017a16:	2b00      	cmp	r3, #0
 8017a18:	d106      	bne.n	8017a28 <pbuf_realloc+0x70>
 8017a1a:	4b26      	ldr	r3, [pc, #152]	; (8017ab4 <pbuf_realloc+0xfc>)
 8017a1c:	f240 12af 	movw	r2, #431	; 0x1af
 8017a20:	4927      	ldr	r1, [pc, #156]	; (8017ac0 <pbuf_realloc+0x108>)
 8017a22:	4826      	ldr	r0, [pc, #152]	; (8017abc <pbuf_realloc+0x104>)
 8017a24:	f009 fc36 	bl	8021294 <printf>
  while (rem_len > q->len) {
 8017a28:	68fb      	ldr	r3, [r7, #12]
 8017a2a:	895b      	ldrh	r3, [r3, #10]
 8017a2c:	897a      	ldrh	r2, [r7, #10]
 8017a2e:	429a      	cmp	r2, r3
 8017a30:	d8e1      	bhi.n	80179f6 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8017a32:	68fb      	ldr	r3, [r7, #12]
 8017a34:	7b1b      	ldrb	r3, [r3, #12]
 8017a36:	f003 030f 	and.w	r3, r3, #15
 8017a3a:	2b00      	cmp	r3, #0
 8017a3c:	d121      	bne.n	8017a82 <pbuf_realloc+0xca>
 8017a3e:	68fb      	ldr	r3, [r7, #12]
 8017a40:	895b      	ldrh	r3, [r3, #10]
 8017a42:	897a      	ldrh	r2, [r7, #10]
 8017a44:	429a      	cmp	r2, r3
 8017a46:	d01c      	beq.n	8017a82 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8017a48:	68fb      	ldr	r3, [r7, #12]
 8017a4a:	7b5b      	ldrb	r3, [r3, #13]
 8017a4c:	f003 0302 	and.w	r3, r3, #2
 8017a50:	2b00      	cmp	r3, #0
 8017a52:	d116      	bne.n	8017a82 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8017a54:	68fb      	ldr	r3, [r7, #12]
 8017a56:	685a      	ldr	r2, [r3, #4]
 8017a58:	68fb      	ldr	r3, [r7, #12]
 8017a5a:	1ad3      	subs	r3, r2, r3
 8017a5c:	b29a      	uxth	r2, r3
 8017a5e:	897b      	ldrh	r3, [r7, #10]
 8017a60:	4413      	add	r3, r2
 8017a62:	b29b      	uxth	r3, r3
 8017a64:	4619      	mov	r1, r3
 8017a66:	68f8      	ldr	r0, [r7, #12]
 8017a68:	f7fe ff66 	bl	8016938 <mem_trim>
 8017a6c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8017a6e:	68fb      	ldr	r3, [r7, #12]
 8017a70:	2b00      	cmp	r3, #0
 8017a72:	d106      	bne.n	8017a82 <pbuf_realloc+0xca>
 8017a74:	4b0f      	ldr	r3, [pc, #60]	; (8017ab4 <pbuf_realloc+0xfc>)
 8017a76:	f240 12bd 	movw	r2, #445	; 0x1bd
 8017a7a:	4912      	ldr	r1, [pc, #72]	; (8017ac4 <pbuf_realloc+0x10c>)
 8017a7c:	480f      	ldr	r0, [pc, #60]	; (8017abc <pbuf_realloc+0x104>)
 8017a7e:	f009 fc09 	bl	8021294 <printf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8017a82:	68fb      	ldr	r3, [r7, #12]
 8017a84:	897a      	ldrh	r2, [r7, #10]
 8017a86:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8017a88:	68fb      	ldr	r3, [r7, #12]
 8017a8a:	895a      	ldrh	r2, [r3, #10]
 8017a8c:	68fb      	ldr	r3, [r7, #12]
 8017a8e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8017a90:	68fb      	ldr	r3, [r7, #12]
 8017a92:	681b      	ldr	r3, [r3, #0]
 8017a94:	2b00      	cmp	r3, #0
 8017a96:	d004      	beq.n	8017aa2 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8017a98:	68fb      	ldr	r3, [r7, #12]
 8017a9a:	681b      	ldr	r3, [r3, #0]
 8017a9c:	4618      	mov	r0, r3
 8017a9e:	f000 f911 	bl	8017cc4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8017aa2:	68fb      	ldr	r3, [r7, #12]
 8017aa4:	2200      	movs	r2, #0
 8017aa6:	601a      	str	r2, [r3, #0]
 8017aa8:	e000      	b.n	8017aac <pbuf_realloc+0xf4>
    return;
 8017aaa:	bf00      	nop

}
 8017aac:	3710      	adds	r7, #16
 8017aae:	46bd      	mov	sp, r7
 8017ab0:	bd80      	pop	{r7, pc}
 8017ab2:	bf00      	nop
 8017ab4:	080286ec 	.word	0x080286ec
 8017ab8:	08028804 	.word	0x08028804
 8017abc:	0802874c 	.word	0x0802874c
 8017ac0:	0802881c 	.word	0x0802881c
 8017ac4:	08028834 	.word	0x08028834

08017ac8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8017ac8:	b580      	push	{r7, lr}
 8017aca:	b086      	sub	sp, #24
 8017acc:	af00      	add	r7, sp, #0
 8017ace:	60f8      	str	r0, [r7, #12]
 8017ad0:	60b9      	str	r1, [r7, #8]
 8017ad2:	4613      	mov	r3, r2
 8017ad4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8017ad6:	68fb      	ldr	r3, [r7, #12]
 8017ad8:	2b00      	cmp	r3, #0
 8017ada:	d106      	bne.n	8017aea <pbuf_add_header_impl+0x22>
 8017adc:	4b2b      	ldr	r3, [pc, #172]	; (8017b8c <pbuf_add_header_impl+0xc4>)
 8017ade:	f240 12df 	movw	r2, #479	; 0x1df
 8017ae2:	492b      	ldr	r1, [pc, #172]	; (8017b90 <pbuf_add_header_impl+0xc8>)
 8017ae4:	482b      	ldr	r0, [pc, #172]	; (8017b94 <pbuf_add_header_impl+0xcc>)
 8017ae6:	f009 fbd5 	bl	8021294 <printf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8017aea:	68fb      	ldr	r3, [r7, #12]
 8017aec:	2b00      	cmp	r3, #0
 8017aee:	d003      	beq.n	8017af8 <pbuf_add_header_impl+0x30>
 8017af0:	68bb      	ldr	r3, [r7, #8]
 8017af2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017af6:	d301      	bcc.n	8017afc <pbuf_add_header_impl+0x34>
    return 1;
 8017af8:	2301      	movs	r3, #1
 8017afa:	e043      	b.n	8017b84 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8017afc:	68bb      	ldr	r3, [r7, #8]
 8017afe:	2b00      	cmp	r3, #0
 8017b00:	d101      	bne.n	8017b06 <pbuf_add_header_impl+0x3e>
    return 0;
 8017b02:	2300      	movs	r3, #0
 8017b04:	e03e      	b.n	8017b84 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8017b06:	68bb      	ldr	r3, [r7, #8]
 8017b08:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8017b0a:	68fb      	ldr	r3, [r7, #12]
 8017b0c:	891a      	ldrh	r2, [r3, #8]
 8017b0e:	8a7b      	ldrh	r3, [r7, #18]
 8017b10:	4413      	add	r3, r2
 8017b12:	b29b      	uxth	r3, r3
 8017b14:	8a7a      	ldrh	r2, [r7, #18]
 8017b16:	429a      	cmp	r2, r3
 8017b18:	d901      	bls.n	8017b1e <pbuf_add_header_impl+0x56>
    return 1;
 8017b1a:	2301      	movs	r3, #1
 8017b1c:	e032      	b.n	8017b84 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8017b1e:	68fb      	ldr	r3, [r7, #12]
 8017b20:	7b1b      	ldrb	r3, [r3, #12]
 8017b22:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8017b24:	8a3b      	ldrh	r3, [r7, #16]
 8017b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	d00c      	beq.n	8017b48 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8017b2e:	68fb      	ldr	r3, [r7, #12]
 8017b30:	685a      	ldr	r2, [r3, #4]
 8017b32:	68bb      	ldr	r3, [r7, #8]
 8017b34:	425b      	negs	r3, r3
 8017b36:	4413      	add	r3, r2
 8017b38:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8017b3a:	68fb      	ldr	r3, [r7, #12]
 8017b3c:	3310      	adds	r3, #16
 8017b3e:	697a      	ldr	r2, [r7, #20]
 8017b40:	429a      	cmp	r2, r3
 8017b42:	d20d      	bcs.n	8017b60 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8017b44:	2301      	movs	r3, #1
 8017b46:	e01d      	b.n	8017b84 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8017b48:	79fb      	ldrb	r3, [r7, #7]
 8017b4a:	2b00      	cmp	r3, #0
 8017b4c:	d006      	beq.n	8017b5c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8017b4e:	68fb      	ldr	r3, [r7, #12]
 8017b50:	685a      	ldr	r2, [r3, #4]
 8017b52:	68bb      	ldr	r3, [r7, #8]
 8017b54:	425b      	negs	r3, r3
 8017b56:	4413      	add	r3, r2
 8017b58:	617b      	str	r3, [r7, #20]
 8017b5a:	e001      	b.n	8017b60 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8017b5c:	2301      	movs	r3, #1
 8017b5e:	e011      	b.n	8017b84 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8017b60:	68fb      	ldr	r3, [r7, #12]
 8017b62:	697a      	ldr	r2, [r7, #20]
 8017b64:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8017b66:	68fb      	ldr	r3, [r7, #12]
 8017b68:	895a      	ldrh	r2, [r3, #10]
 8017b6a:	8a7b      	ldrh	r3, [r7, #18]
 8017b6c:	4413      	add	r3, r2
 8017b6e:	b29a      	uxth	r2, r3
 8017b70:	68fb      	ldr	r3, [r7, #12]
 8017b72:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8017b74:	68fb      	ldr	r3, [r7, #12]
 8017b76:	891a      	ldrh	r2, [r3, #8]
 8017b78:	8a7b      	ldrh	r3, [r7, #18]
 8017b7a:	4413      	add	r3, r2
 8017b7c:	b29a      	uxth	r2, r3
 8017b7e:	68fb      	ldr	r3, [r7, #12]
 8017b80:	811a      	strh	r2, [r3, #8]


  return 0;
 8017b82:	2300      	movs	r3, #0
}
 8017b84:	4618      	mov	r0, r3
 8017b86:	3718      	adds	r7, #24
 8017b88:	46bd      	mov	sp, r7
 8017b8a:	bd80      	pop	{r7, pc}
 8017b8c:	080286ec 	.word	0x080286ec
 8017b90:	08028850 	.word	0x08028850
 8017b94:	0802874c 	.word	0x0802874c

08017b98 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8017b98:	b580      	push	{r7, lr}
 8017b9a:	b082      	sub	sp, #8
 8017b9c:	af00      	add	r7, sp, #0
 8017b9e:	6078      	str	r0, [r7, #4]
 8017ba0:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8017ba2:	2200      	movs	r2, #0
 8017ba4:	6839      	ldr	r1, [r7, #0]
 8017ba6:	6878      	ldr	r0, [r7, #4]
 8017ba8:	f7ff ff8e 	bl	8017ac8 <pbuf_add_header_impl>
 8017bac:	4603      	mov	r3, r0
}
 8017bae:	4618      	mov	r0, r3
 8017bb0:	3708      	adds	r7, #8
 8017bb2:	46bd      	mov	sp, r7
 8017bb4:	bd80      	pop	{r7, pc}
	...

08017bb8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8017bb8:	b580      	push	{r7, lr}
 8017bba:	b084      	sub	sp, #16
 8017bbc:	af00      	add	r7, sp, #0
 8017bbe:	6078      	str	r0, [r7, #4]
 8017bc0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8017bc2:	687b      	ldr	r3, [r7, #4]
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	d106      	bne.n	8017bd6 <pbuf_remove_header+0x1e>
 8017bc8:	4b20      	ldr	r3, [pc, #128]	; (8017c4c <pbuf_remove_header+0x94>)
 8017bca:	f240 224b 	movw	r2, #587	; 0x24b
 8017bce:	4920      	ldr	r1, [pc, #128]	; (8017c50 <pbuf_remove_header+0x98>)
 8017bd0:	4820      	ldr	r0, [pc, #128]	; (8017c54 <pbuf_remove_header+0x9c>)
 8017bd2:	f009 fb5f 	bl	8021294 <printf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8017bd6:	687b      	ldr	r3, [r7, #4]
 8017bd8:	2b00      	cmp	r3, #0
 8017bda:	d003      	beq.n	8017be4 <pbuf_remove_header+0x2c>
 8017bdc:	683b      	ldr	r3, [r7, #0]
 8017bde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017be2:	d301      	bcc.n	8017be8 <pbuf_remove_header+0x30>
    return 1;
 8017be4:	2301      	movs	r3, #1
 8017be6:	e02c      	b.n	8017c42 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8017be8:	683b      	ldr	r3, [r7, #0]
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	d101      	bne.n	8017bf2 <pbuf_remove_header+0x3a>
    return 0;
 8017bee:	2300      	movs	r3, #0
 8017bf0:	e027      	b.n	8017c42 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8017bf2:	683b      	ldr	r3, [r7, #0]
 8017bf4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	895b      	ldrh	r3, [r3, #10]
 8017bfa:	89fa      	ldrh	r2, [r7, #14]
 8017bfc:	429a      	cmp	r2, r3
 8017bfe:	d908      	bls.n	8017c12 <pbuf_remove_header+0x5a>
 8017c00:	4b12      	ldr	r3, [pc, #72]	; (8017c4c <pbuf_remove_header+0x94>)
 8017c02:	f240 2255 	movw	r2, #597	; 0x255
 8017c06:	4914      	ldr	r1, [pc, #80]	; (8017c58 <pbuf_remove_header+0xa0>)
 8017c08:	4812      	ldr	r0, [pc, #72]	; (8017c54 <pbuf_remove_header+0x9c>)
 8017c0a:	f009 fb43 	bl	8021294 <printf>
 8017c0e:	2301      	movs	r3, #1
 8017c10:	e017      	b.n	8017c42 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8017c12:	687b      	ldr	r3, [r7, #4]
 8017c14:	685b      	ldr	r3, [r3, #4]
 8017c16:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8017c18:	687b      	ldr	r3, [r7, #4]
 8017c1a:	685a      	ldr	r2, [r3, #4]
 8017c1c:	683b      	ldr	r3, [r7, #0]
 8017c1e:	441a      	add	r2, r3
 8017c20:	687b      	ldr	r3, [r7, #4]
 8017c22:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	895a      	ldrh	r2, [r3, #10]
 8017c28:	89fb      	ldrh	r3, [r7, #14]
 8017c2a:	1ad3      	subs	r3, r2, r3
 8017c2c:	b29a      	uxth	r2, r3
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8017c32:	687b      	ldr	r3, [r7, #4]
 8017c34:	891a      	ldrh	r2, [r3, #8]
 8017c36:	89fb      	ldrh	r3, [r7, #14]
 8017c38:	1ad3      	subs	r3, r2, r3
 8017c3a:	b29a      	uxth	r2, r3
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8017c40:	2300      	movs	r3, #0
}
 8017c42:	4618      	mov	r0, r3
 8017c44:	3710      	adds	r7, #16
 8017c46:	46bd      	mov	sp, r7
 8017c48:	bd80      	pop	{r7, pc}
 8017c4a:	bf00      	nop
 8017c4c:	080286ec 	.word	0x080286ec
 8017c50:	08028850 	.word	0x08028850
 8017c54:	0802874c 	.word	0x0802874c
 8017c58:	0802885c 	.word	0x0802885c

08017c5c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8017c5c:	b580      	push	{r7, lr}
 8017c5e:	b082      	sub	sp, #8
 8017c60:	af00      	add	r7, sp, #0
 8017c62:	6078      	str	r0, [r7, #4]
 8017c64:	460b      	mov	r3, r1
 8017c66:	807b      	strh	r3, [r7, #2]
 8017c68:	4613      	mov	r3, r2
 8017c6a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8017c6c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8017c70:	2b00      	cmp	r3, #0
 8017c72:	da08      	bge.n	8017c86 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8017c74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8017c78:	425b      	negs	r3, r3
 8017c7a:	4619      	mov	r1, r3
 8017c7c:	6878      	ldr	r0, [r7, #4]
 8017c7e:	f7ff ff9b 	bl	8017bb8 <pbuf_remove_header>
 8017c82:	4603      	mov	r3, r0
 8017c84:	e007      	b.n	8017c96 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8017c86:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8017c8a:	787a      	ldrb	r2, [r7, #1]
 8017c8c:	4619      	mov	r1, r3
 8017c8e:	6878      	ldr	r0, [r7, #4]
 8017c90:	f7ff ff1a 	bl	8017ac8 <pbuf_add_header_impl>
 8017c94:	4603      	mov	r3, r0
  }
}
 8017c96:	4618      	mov	r0, r3
 8017c98:	3708      	adds	r7, #8
 8017c9a:	46bd      	mov	sp, r7
 8017c9c:	bd80      	pop	{r7, pc}

08017c9e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8017c9e:	b580      	push	{r7, lr}
 8017ca0:	b082      	sub	sp, #8
 8017ca2:	af00      	add	r7, sp, #0
 8017ca4:	6078      	str	r0, [r7, #4]
 8017ca6:	460b      	mov	r3, r1
 8017ca8:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8017caa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8017cae:	2201      	movs	r2, #1
 8017cb0:	4619      	mov	r1, r3
 8017cb2:	6878      	ldr	r0, [r7, #4]
 8017cb4:	f7ff ffd2 	bl	8017c5c <pbuf_header_impl>
 8017cb8:	4603      	mov	r3, r0
}
 8017cba:	4618      	mov	r0, r3
 8017cbc:	3708      	adds	r7, #8
 8017cbe:	46bd      	mov	sp, r7
 8017cc0:	bd80      	pop	{r7, pc}
	...

08017cc4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8017cc4:	b580      	push	{r7, lr}
 8017cc6:	b088      	sub	sp, #32
 8017cc8:	af00      	add	r7, sp, #0
 8017cca:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8017ccc:	687b      	ldr	r3, [r7, #4]
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	d10b      	bne.n	8017cea <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8017cd2:	687b      	ldr	r3, [r7, #4]
 8017cd4:	2b00      	cmp	r3, #0
 8017cd6:	d106      	bne.n	8017ce6 <pbuf_free+0x22>
 8017cd8:	4b3b      	ldr	r3, [pc, #236]	; (8017dc8 <pbuf_free+0x104>)
 8017cda:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8017cde:	493b      	ldr	r1, [pc, #236]	; (8017dcc <pbuf_free+0x108>)
 8017ce0:	483b      	ldr	r0, [pc, #236]	; (8017dd0 <pbuf_free+0x10c>)
 8017ce2:	f009 fad7 	bl	8021294 <printf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8017ce6:	2300      	movs	r3, #0
 8017ce8:	e069      	b.n	8017dbe <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8017cea:	2300      	movs	r3, #0
 8017cec:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8017cee:	e062      	b.n	8017db6 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8017cf0:	f009 fa4e 	bl	8021190 <sys_arch_protect>
 8017cf4:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8017cf6:	687b      	ldr	r3, [r7, #4]
 8017cf8:	7b9b      	ldrb	r3, [r3, #14]
 8017cfa:	2b00      	cmp	r3, #0
 8017cfc:	d106      	bne.n	8017d0c <pbuf_free+0x48>
 8017cfe:	4b32      	ldr	r3, [pc, #200]	; (8017dc8 <pbuf_free+0x104>)
 8017d00:	f240 22f1 	movw	r2, #753	; 0x2f1
 8017d04:	4933      	ldr	r1, [pc, #204]	; (8017dd4 <pbuf_free+0x110>)
 8017d06:	4832      	ldr	r0, [pc, #200]	; (8017dd0 <pbuf_free+0x10c>)
 8017d08:	f009 fac4 	bl	8021294 <printf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8017d0c:	687b      	ldr	r3, [r7, #4]
 8017d0e:	7b9b      	ldrb	r3, [r3, #14]
 8017d10:	3b01      	subs	r3, #1
 8017d12:	b2da      	uxtb	r2, r3
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	739a      	strb	r2, [r3, #14]
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	7b9b      	ldrb	r3, [r3, #14]
 8017d1c:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8017d1e:	69b8      	ldr	r0, [r7, #24]
 8017d20:	f009 fa44 	bl	80211ac <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8017d24:	7dfb      	ldrb	r3, [r7, #23]
 8017d26:	2b00      	cmp	r3, #0
 8017d28:	d143      	bne.n	8017db2 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8017d2a:	687b      	ldr	r3, [r7, #4]
 8017d2c:	681b      	ldr	r3, [r3, #0]
 8017d2e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8017d30:	687b      	ldr	r3, [r7, #4]
 8017d32:	7b1b      	ldrb	r3, [r3, #12]
 8017d34:	f003 030f 	and.w	r3, r3, #15
 8017d38:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8017d3a:	687b      	ldr	r3, [r7, #4]
 8017d3c:	7b5b      	ldrb	r3, [r3, #13]
 8017d3e:	f003 0302 	and.w	r3, r3, #2
 8017d42:	2b00      	cmp	r3, #0
 8017d44:	d011      	beq.n	8017d6a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8017d46:	687b      	ldr	r3, [r7, #4]
 8017d48:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8017d4a:	68bb      	ldr	r3, [r7, #8]
 8017d4c:	691b      	ldr	r3, [r3, #16]
 8017d4e:	2b00      	cmp	r3, #0
 8017d50:	d106      	bne.n	8017d60 <pbuf_free+0x9c>
 8017d52:	4b1d      	ldr	r3, [pc, #116]	; (8017dc8 <pbuf_free+0x104>)
 8017d54:	f240 22ff 	movw	r2, #767	; 0x2ff
 8017d58:	491f      	ldr	r1, [pc, #124]	; (8017dd8 <pbuf_free+0x114>)
 8017d5a:	481d      	ldr	r0, [pc, #116]	; (8017dd0 <pbuf_free+0x10c>)
 8017d5c:	f009 fa9a 	bl	8021294 <printf>
        pc->custom_free_function(p);
 8017d60:	68bb      	ldr	r3, [r7, #8]
 8017d62:	691b      	ldr	r3, [r3, #16]
 8017d64:	6878      	ldr	r0, [r7, #4]
 8017d66:	4798      	blx	r3
 8017d68:	e01d      	b.n	8017da6 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8017d6a:	7bfb      	ldrb	r3, [r7, #15]
 8017d6c:	2b02      	cmp	r3, #2
 8017d6e:	d104      	bne.n	8017d7a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8017d70:	6879      	ldr	r1, [r7, #4]
 8017d72:	200c      	movs	r0, #12
 8017d74:	f7ff f8e6 	bl	8016f44 <memp_free>
 8017d78:	e015      	b.n	8017da6 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8017d7a:	7bfb      	ldrb	r3, [r7, #15]
 8017d7c:	2b01      	cmp	r3, #1
 8017d7e:	d104      	bne.n	8017d8a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8017d80:	6879      	ldr	r1, [r7, #4]
 8017d82:	200b      	movs	r0, #11
 8017d84:	f7ff f8de 	bl	8016f44 <memp_free>
 8017d88:	e00d      	b.n	8017da6 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8017d8a:	7bfb      	ldrb	r3, [r7, #15]
 8017d8c:	2b00      	cmp	r3, #0
 8017d8e:	d103      	bne.n	8017d98 <pbuf_free+0xd4>
          mem_free(p);
 8017d90:	6878      	ldr	r0, [r7, #4]
 8017d92:	f7fe fd41 	bl	8016818 <mem_free>
 8017d96:	e006      	b.n	8017da6 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8017d98:	4b0b      	ldr	r3, [pc, #44]	; (8017dc8 <pbuf_free+0x104>)
 8017d9a:	f240 320f 	movw	r2, #783	; 0x30f
 8017d9e:	490f      	ldr	r1, [pc, #60]	; (8017ddc <pbuf_free+0x118>)
 8017da0:	480b      	ldr	r0, [pc, #44]	; (8017dd0 <pbuf_free+0x10c>)
 8017da2:	f009 fa77 	bl	8021294 <printf>
        }
      }
      count++;
 8017da6:	7ffb      	ldrb	r3, [r7, #31]
 8017da8:	3301      	adds	r3, #1
 8017daa:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8017dac:	693b      	ldr	r3, [r7, #16]
 8017dae:	607b      	str	r3, [r7, #4]
 8017db0:	e001      	b.n	8017db6 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8017db2:	2300      	movs	r3, #0
 8017db4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8017db6:	687b      	ldr	r3, [r7, #4]
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	d199      	bne.n	8017cf0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8017dbc:	7ffb      	ldrb	r3, [r7, #31]
}
 8017dbe:	4618      	mov	r0, r3
 8017dc0:	3720      	adds	r7, #32
 8017dc2:	46bd      	mov	sp, r7
 8017dc4:	bd80      	pop	{r7, pc}
 8017dc6:	bf00      	nop
 8017dc8:	080286ec 	.word	0x080286ec
 8017dcc:	08028850 	.word	0x08028850
 8017dd0:	0802874c 	.word	0x0802874c
 8017dd4:	0802887c 	.word	0x0802887c
 8017dd8:	08028894 	.word	0x08028894
 8017ddc:	080288b8 	.word	0x080288b8

08017de0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8017de0:	b480      	push	{r7}
 8017de2:	b085      	sub	sp, #20
 8017de4:	af00      	add	r7, sp, #0
 8017de6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8017de8:	2300      	movs	r3, #0
 8017dea:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8017dec:	e005      	b.n	8017dfa <pbuf_clen+0x1a>
    ++len;
 8017dee:	89fb      	ldrh	r3, [r7, #14]
 8017df0:	3301      	adds	r3, #1
 8017df2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8017df4:	687b      	ldr	r3, [r7, #4]
 8017df6:	681b      	ldr	r3, [r3, #0]
 8017df8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8017dfa:	687b      	ldr	r3, [r7, #4]
 8017dfc:	2b00      	cmp	r3, #0
 8017dfe:	d1f6      	bne.n	8017dee <pbuf_clen+0xe>
  }
  return len;
 8017e00:	89fb      	ldrh	r3, [r7, #14]
}
 8017e02:	4618      	mov	r0, r3
 8017e04:	3714      	adds	r7, #20
 8017e06:	46bd      	mov	sp, r7
 8017e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e0c:	4770      	bx	lr
	...

08017e10 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8017e10:	b580      	push	{r7, lr}
 8017e12:	b084      	sub	sp, #16
 8017e14:	af00      	add	r7, sp, #0
 8017e16:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	2b00      	cmp	r3, #0
 8017e1c:	d016      	beq.n	8017e4c <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8017e1e:	f009 f9b7 	bl	8021190 <sys_arch_protect>
 8017e22:	60f8      	str	r0, [r7, #12]
 8017e24:	687b      	ldr	r3, [r7, #4]
 8017e26:	7b9b      	ldrb	r3, [r3, #14]
 8017e28:	3301      	adds	r3, #1
 8017e2a:	b2da      	uxtb	r2, r3
 8017e2c:	687b      	ldr	r3, [r7, #4]
 8017e2e:	739a      	strb	r2, [r3, #14]
 8017e30:	68f8      	ldr	r0, [r7, #12]
 8017e32:	f009 f9bb 	bl	80211ac <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8017e36:	687b      	ldr	r3, [r7, #4]
 8017e38:	7b9b      	ldrb	r3, [r3, #14]
 8017e3a:	2b00      	cmp	r3, #0
 8017e3c:	d106      	bne.n	8017e4c <pbuf_ref+0x3c>
 8017e3e:	4b05      	ldr	r3, [pc, #20]	; (8017e54 <pbuf_ref+0x44>)
 8017e40:	f240 3242 	movw	r2, #834	; 0x342
 8017e44:	4904      	ldr	r1, [pc, #16]	; (8017e58 <pbuf_ref+0x48>)
 8017e46:	4805      	ldr	r0, [pc, #20]	; (8017e5c <pbuf_ref+0x4c>)
 8017e48:	f009 fa24 	bl	8021294 <printf>
  }
}
 8017e4c:	bf00      	nop
 8017e4e:	3710      	adds	r7, #16
 8017e50:	46bd      	mov	sp, r7
 8017e52:	bd80      	pop	{r7, pc}
 8017e54:	080286ec 	.word	0x080286ec
 8017e58:	080288cc 	.word	0x080288cc
 8017e5c:	0802874c 	.word	0x0802874c

08017e60 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8017e60:	b580      	push	{r7, lr}
 8017e62:	b084      	sub	sp, #16
 8017e64:	af00      	add	r7, sp, #0
 8017e66:	6078      	str	r0, [r7, #4]
 8017e68:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8017e6a:	687b      	ldr	r3, [r7, #4]
 8017e6c:	2b00      	cmp	r3, #0
 8017e6e:	d002      	beq.n	8017e76 <pbuf_cat+0x16>
 8017e70:	683b      	ldr	r3, [r7, #0]
 8017e72:	2b00      	cmp	r3, #0
 8017e74:	d107      	bne.n	8017e86 <pbuf_cat+0x26>
 8017e76:	4b20      	ldr	r3, [pc, #128]	; (8017ef8 <pbuf_cat+0x98>)
 8017e78:	f240 3259 	movw	r2, #857	; 0x359
 8017e7c:	491f      	ldr	r1, [pc, #124]	; (8017efc <pbuf_cat+0x9c>)
 8017e7e:	4820      	ldr	r0, [pc, #128]	; (8017f00 <pbuf_cat+0xa0>)
 8017e80:	f009 fa08 	bl	8021294 <printf>
 8017e84:	e034      	b.n	8017ef0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8017e86:	687b      	ldr	r3, [r7, #4]
 8017e88:	60fb      	str	r3, [r7, #12]
 8017e8a:	e00a      	b.n	8017ea2 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8017e8c:	68fb      	ldr	r3, [r7, #12]
 8017e8e:	891a      	ldrh	r2, [r3, #8]
 8017e90:	683b      	ldr	r3, [r7, #0]
 8017e92:	891b      	ldrh	r3, [r3, #8]
 8017e94:	4413      	add	r3, r2
 8017e96:	b29a      	uxth	r2, r3
 8017e98:	68fb      	ldr	r3, [r7, #12]
 8017e9a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8017e9c:	68fb      	ldr	r3, [r7, #12]
 8017e9e:	681b      	ldr	r3, [r3, #0]
 8017ea0:	60fb      	str	r3, [r7, #12]
 8017ea2:	68fb      	ldr	r3, [r7, #12]
 8017ea4:	681b      	ldr	r3, [r3, #0]
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	d1f0      	bne.n	8017e8c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8017eaa:	68fb      	ldr	r3, [r7, #12]
 8017eac:	891a      	ldrh	r2, [r3, #8]
 8017eae:	68fb      	ldr	r3, [r7, #12]
 8017eb0:	895b      	ldrh	r3, [r3, #10]
 8017eb2:	429a      	cmp	r2, r3
 8017eb4:	d006      	beq.n	8017ec4 <pbuf_cat+0x64>
 8017eb6:	4b10      	ldr	r3, [pc, #64]	; (8017ef8 <pbuf_cat+0x98>)
 8017eb8:	f240 3262 	movw	r2, #866	; 0x362
 8017ebc:	4911      	ldr	r1, [pc, #68]	; (8017f04 <pbuf_cat+0xa4>)
 8017ebe:	4810      	ldr	r0, [pc, #64]	; (8017f00 <pbuf_cat+0xa0>)
 8017ec0:	f009 f9e8 	bl	8021294 <printf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8017ec4:	68fb      	ldr	r3, [r7, #12]
 8017ec6:	681b      	ldr	r3, [r3, #0]
 8017ec8:	2b00      	cmp	r3, #0
 8017eca:	d006      	beq.n	8017eda <pbuf_cat+0x7a>
 8017ecc:	4b0a      	ldr	r3, [pc, #40]	; (8017ef8 <pbuf_cat+0x98>)
 8017ece:	f240 3263 	movw	r2, #867	; 0x363
 8017ed2:	490d      	ldr	r1, [pc, #52]	; (8017f08 <pbuf_cat+0xa8>)
 8017ed4:	480a      	ldr	r0, [pc, #40]	; (8017f00 <pbuf_cat+0xa0>)
 8017ed6:	f009 f9dd 	bl	8021294 <printf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8017eda:	68fb      	ldr	r3, [r7, #12]
 8017edc:	891a      	ldrh	r2, [r3, #8]
 8017ede:	683b      	ldr	r3, [r7, #0]
 8017ee0:	891b      	ldrh	r3, [r3, #8]
 8017ee2:	4413      	add	r3, r2
 8017ee4:	b29a      	uxth	r2, r3
 8017ee6:	68fb      	ldr	r3, [r7, #12]
 8017ee8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8017eea:	68fb      	ldr	r3, [r7, #12]
 8017eec:	683a      	ldr	r2, [r7, #0]
 8017eee:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8017ef0:	3710      	adds	r7, #16
 8017ef2:	46bd      	mov	sp, r7
 8017ef4:	bd80      	pop	{r7, pc}
 8017ef6:	bf00      	nop
 8017ef8:	080286ec 	.word	0x080286ec
 8017efc:	080288e0 	.word	0x080288e0
 8017f00:	0802874c 	.word	0x0802874c
 8017f04:	08028918 	.word	0x08028918
 8017f08:	08028948 	.word	0x08028948

08017f0c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8017f0c:	b580      	push	{r7, lr}
 8017f0e:	b086      	sub	sp, #24
 8017f10:	af00      	add	r7, sp, #0
 8017f12:	6078      	str	r0, [r7, #4]
 8017f14:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8017f16:	2300      	movs	r3, #0
 8017f18:	617b      	str	r3, [r7, #20]
 8017f1a:	2300      	movs	r3, #0
 8017f1c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8017f1e:	687b      	ldr	r3, [r7, #4]
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d008      	beq.n	8017f36 <pbuf_copy+0x2a>
 8017f24:	683b      	ldr	r3, [r7, #0]
 8017f26:	2b00      	cmp	r3, #0
 8017f28:	d005      	beq.n	8017f36 <pbuf_copy+0x2a>
 8017f2a:	687b      	ldr	r3, [r7, #4]
 8017f2c:	891a      	ldrh	r2, [r3, #8]
 8017f2e:	683b      	ldr	r3, [r7, #0]
 8017f30:	891b      	ldrh	r3, [r3, #8]
 8017f32:	429a      	cmp	r2, r3
 8017f34:	d209      	bcs.n	8017f4a <pbuf_copy+0x3e>
 8017f36:	4b57      	ldr	r3, [pc, #348]	; (8018094 <pbuf_copy+0x188>)
 8017f38:	f240 32c9 	movw	r2, #969	; 0x3c9
 8017f3c:	4956      	ldr	r1, [pc, #344]	; (8018098 <pbuf_copy+0x18c>)
 8017f3e:	4857      	ldr	r0, [pc, #348]	; (801809c <pbuf_copy+0x190>)
 8017f40:	f009 f9a8 	bl	8021294 <printf>
 8017f44:	f06f 030f 	mvn.w	r3, #15
 8017f48:	e09f      	b.n	801808a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8017f4a:	687b      	ldr	r3, [r7, #4]
 8017f4c:	895b      	ldrh	r3, [r3, #10]
 8017f4e:	461a      	mov	r2, r3
 8017f50:	697b      	ldr	r3, [r7, #20]
 8017f52:	1ad2      	subs	r2, r2, r3
 8017f54:	683b      	ldr	r3, [r7, #0]
 8017f56:	895b      	ldrh	r3, [r3, #10]
 8017f58:	4619      	mov	r1, r3
 8017f5a:	693b      	ldr	r3, [r7, #16]
 8017f5c:	1acb      	subs	r3, r1, r3
 8017f5e:	429a      	cmp	r2, r3
 8017f60:	d306      	bcc.n	8017f70 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8017f62:	683b      	ldr	r3, [r7, #0]
 8017f64:	895b      	ldrh	r3, [r3, #10]
 8017f66:	461a      	mov	r2, r3
 8017f68:	693b      	ldr	r3, [r7, #16]
 8017f6a:	1ad3      	subs	r3, r2, r3
 8017f6c:	60fb      	str	r3, [r7, #12]
 8017f6e:	e005      	b.n	8017f7c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8017f70:	687b      	ldr	r3, [r7, #4]
 8017f72:	895b      	ldrh	r3, [r3, #10]
 8017f74:	461a      	mov	r2, r3
 8017f76:	697b      	ldr	r3, [r7, #20]
 8017f78:	1ad3      	subs	r3, r2, r3
 8017f7a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8017f7c:	687b      	ldr	r3, [r7, #4]
 8017f7e:	685a      	ldr	r2, [r3, #4]
 8017f80:	697b      	ldr	r3, [r7, #20]
 8017f82:	18d0      	adds	r0, r2, r3
 8017f84:	683b      	ldr	r3, [r7, #0]
 8017f86:	685a      	ldr	r2, [r3, #4]
 8017f88:	693b      	ldr	r3, [r7, #16]
 8017f8a:	4413      	add	r3, r2
 8017f8c:	68fa      	ldr	r2, [r7, #12]
 8017f8e:	4619      	mov	r1, r3
 8017f90:	f009 f950 	bl	8021234 <memcpy>
    offset_to += len;
 8017f94:	697a      	ldr	r2, [r7, #20]
 8017f96:	68fb      	ldr	r3, [r7, #12]
 8017f98:	4413      	add	r3, r2
 8017f9a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8017f9c:	693a      	ldr	r2, [r7, #16]
 8017f9e:	68fb      	ldr	r3, [r7, #12]
 8017fa0:	4413      	add	r3, r2
 8017fa2:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	895b      	ldrh	r3, [r3, #10]
 8017fa8:	461a      	mov	r2, r3
 8017faa:	697b      	ldr	r3, [r7, #20]
 8017fac:	4293      	cmp	r3, r2
 8017fae:	d906      	bls.n	8017fbe <pbuf_copy+0xb2>
 8017fb0:	4b38      	ldr	r3, [pc, #224]	; (8018094 <pbuf_copy+0x188>)
 8017fb2:	f240 32d9 	movw	r2, #985	; 0x3d9
 8017fb6:	493a      	ldr	r1, [pc, #232]	; (80180a0 <pbuf_copy+0x194>)
 8017fb8:	4838      	ldr	r0, [pc, #224]	; (801809c <pbuf_copy+0x190>)
 8017fba:	f009 f96b 	bl	8021294 <printf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8017fbe:	683b      	ldr	r3, [r7, #0]
 8017fc0:	895b      	ldrh	r3, [r3, #10]
 8017fc2:	461a      	mov	r2, r3
 8017fc4:	693b      	ldr	r3, [r7, #16]
 8017fc6:	4293      	cmp	r3, r2
 8017fc8:	d906      	bls.n	8017fd8 <pbuf_copy+0xcc>
 8017fca:	4b32      	ldr	r3, [pc, #200]	; (8018094 <pbuf_copy+0x188>)
 8017fcc:	f240 32da 	movw	r2, #986	; 0x3da
 8017fd0:	4934      	ldr	r1, [pc, #208]	; (80180a4 <pbuf_copy+0x198>)
 8017fd2:	4832      	ldr	r0, [pc, #200]	; (801809c <pbuf_copy+0x190>)
 8017fd4:	f009 f95e 	bl	8021294 <printf>
    if (offset_from >= p_from->len) {
 8017fd8:	683b      	ldr	r3, [r7, #0]
 8017fda:	895b      	ldrh	r3, [r3, #10]
 8017fdc:	461a      	mov	r2, r3
 8017fde:	693b      	ldr	r3, [r7, #16]
 8017fe0:	4293      	cmp	r3, r2
 8017fe2:	d304      	bcc.n	8017fee <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8017fe4:	2300      	movs	r3, #0
 8017fe6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8017fe8:	683b      	ldr	r3, [r7, #0]
 8017fea:	681b      	ldr	r3, [r3, #0]
 8017fec:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	895b      	ldrh	r3, [r3, #10]
 8017ff2:	461a      	mov	r2, r3
 8017ff4:	697b      	ldr	r3, [r7, #20]
 8017ff6:	4293      	cmp	r3, r2
 8017ff8:	d114      	bne.n	8018024 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8017ffa:	2300      	movs	r3, #0
 8017ffc:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8017ffe:	687b      	ldr	r3, [r7, #4]
 8018000:	681b      	ldr	r3, [r3, #0]
 8018002:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8018004:	687b      	ldr	r3, [r7, #4]
 8018006:	2b00      	cmp	r3, #0
 8018008:	d10c      	bne.n	8018024 <pbuf_copy+0x118>
 801800a:	683b      	ldr	r3, [r7, #0]
 801800c:	2b00      	cmp	r3, #0
 801800e:	d009      	beq.n	8018024 <pbuf_copy+0x118>
 8018010:	4b20      	ldr	r3, [pc, #128]	; (8018094 <pbuf_copy+0x188>)
 8018012:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8018016:	4924      	ldr	r1, [pc, #144]	; (80180a8 <pbuf_copy+0x19c>)
 8018018:	4820      	ldr	r0, [pc, #128]	; (801809c <pbuf_copy+0x190>)
 801801a:	f009 f93b 	bl	8021294 <printf>
 801801e:	f06f 030f 	mvn.w	r3, #15
 8018022:	e032      	b.n	801808a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8018024:	683b      	ldr	r3, [r7, #0]
 8018026:	2b00      	cmp	r3, #0
 8018028:	d013      	beq.n	8018052 <pbuf_copy+0x146>
 801802a:	683b      	ldr	r3, [r7, #0]
 801802c:	895a      	ldrh	r2, [r3, #10]
 801802e:	683b      	ldr	r3, [r7, #0]
 8018030:	891b      	ldrh	r3, [r3, #8]
 8018032:	429a      	cmp	r2, r3
 8018034:	d10d      	bne.n	8018052 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8018036:	683b      	ldr	r3, [r7, #0]
 8018038:	681b      	ldr	r3, [r3, #0]
 801803a:	2b00      	cmp	r3, #0
 801803c:	d009      	beq.n	8018052 <pbuf_copy+0x146>
 801803e:	4b15      	ldr	r3, [pc, #84]	; (8018094 <pbuf_copy+0x188>)
 8018040:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8018044:	4919      	ldr	r1, [pc, #100]	; (80180ac <pbuf_copy+0x1a0>)
 8018046:	4815      	ldr	r0, [pc, #84]	; (801809c <pbuf_copy+0x190>)
 8018048:	f009 f924 	bl	8021294 <printf>
 801804c:	f06f 0305 	mvn.w	r3, #5
 8018050:	e01b      	b.n	801808a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8018052:	687b      	ldr	r3, [r7, #4]
 8018054:	2b00      	cmp	r3, #0
 8018056:	d013      	beq.n	8018080 <pbuf_copy+0x174>
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	895a      	ldrh	r2, [r3, #10]
 801805c:	687b      	ldr	r3, [r7, #4]
 801805e:	891b      	ldrh	r3, [r3, #8]
 8018060:	429a      	cmp	r2, r3
 8018062:	d10d      	bne.n	8018080 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8018064:	687b      	ldr	r3, [r7, #4]
 8018066:	681b      	ldr	r3, [r3, #0]
 8018068:	2b00      	cmp	r3, #0
 801806a:	d009      	beq.n	8018080 <pbuf_copy+0x174>
 801806c:	4b09      	ldr	r3, [pc, #36]	; (8018094 <pbuf_copy+0x188>)
 801806e:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8018072:	490e      	ldr	r1, [pc, #56]	; (80180ac <pbuf_copy+0x1a0>)
 8018074:	4809      	ldr	r0, [pc, #36]	; (801809c <pbuf_copy+0x190>)
 8018076:	f009 f90d 	bl	8021294 <printf>
 801807a:	f06f 0305 	mvn.w	r3, #5
 801807e:	e004      	b.n	801808a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8018080:	683b      	ldr	r3, [r7, #0]
 8018082:	2b00      	cmp	r3, #0
 8018084:	f47f af61 	bne.w	8017f4a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8018088:	2300      	movs	r3, #0
}
 801808a:	4618      	mov	r0, r3
 801808c:	3718      	adds	r7, #24
 801808e:	46bd      	mov	sp, r7
 8018090:	bd80      	pop	{r7, pc}
 8018092:	bf00      	nop
 8018094:	080286ec 	.word	0x080286ec
 8018098:	08028994 	.word	0x08028994
 801809c:	0802874c 	.word	0x0802874c
 80180a0:	080289c4 	.word	0x080289c4
 80180a4:	080289dc 	.word	0x080289dc
 80180a8:	080289f8 	.word	0x080289f8
 80180ac:	08028a08 	.word	0x08028a08

080180b0 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80180b0:	b580      	push	{r7, lr}
 80180b2:	b088      	sub	sp, #32
 80180b4:	af00      	add	r7, sp, #0
 80180b6:	60f8      	str	r0, [r7, #12]
 80180b8:	60b9      	str	r1, [r7, #8]
 80180ba:	4611      	mov	r1, r2
 80180bc:	461a      	mov	r2, r3
 80180be:	460b      	mov	r3, r1
 80180c0:	80fb      	strh	r3, [r7, #6]
 80180c2:	4613      	mov	r3, r2
 80180c4:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80180c6:	2300      	movs	r3, #0
 80180c8:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80180ca:	2300      	movs	r3, #0
 80180cc:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80180ce:	68fb      	ldr	r3, [r7, #12]
 80180d0:	2b00      	cmp	r3, #0
 80180d2:	d108      	bne.n	80180e6 <pbuf_copy_partial+0x36>
 80180d4:	4b2b      	ldr	r3, [pc, #172]	; (8018184 <pbuf_copy_partial+0xd4>)
 80180d6:	f240 420a 	movw	r2, #1034	; 0x40a
 80180da:	492b      	ldr	r1, [pc, #172]	; (8018188 <pbuf_copy_partial+0xd8>)
 80180dc:	482b      	ldr	r0, [pc, #172]	; (801818c <pbuf_copy_partial+0xdc>)
 80180de:	f009 f8d9 	bl	8021294 <printf>
 80180e2:	2300      	movs	r3, #0
 80180e4:	e04a      	b.n	801817c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80180e6:	68bb      	ldr	r3, [r7, #8]
 80180e8:	2b00      	cmp	r3, #0
 80180ea:	d108      	bne.n	80180fe <pbuf_copy_partial+0x4e>
 80180ec:	4b25      	ldr	r3, [pc, #148]	; (8018184 <pbuf_copy_partial+0xd4>)
 80180ee:	f240 420b 	movw	r2, #1035	; 0x40b
 80180f2:	4927      	ldr	r1, [pc, #156]	; (8018190 <pbuf_copy_partial+0xe0>)
 80180f4:	4825      	ldr	r0, [pc, #148]	; (801818c <pbuf_copy_partial+0xdc>)
 80180f6:	f009 f8cd 	bl	8021294 <printf>
 80180fa:	2300      	movs	r3, #0
 80180fc:	e03e      	b.n	801817c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80180fe:	68fb      	ldr	r3, [r7, #12]
 8018100:	61fb      	str	r3, [r7, #28]
 8018102:	e034      	b.n	801816e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8018104:	88bb      	ldrh	r3, [r7, #4]
 8018106:	2b00      	cmp	r3, #0
 8018108:	d00a      	beq.n	8018120 <pbuf_copy_partial+0x70>
 801810a:	69fb      	ldr	r3, [r7, #28]
 801810c:	895b      	ldrh	r3, [r3, #10]
 801810e:	88ba      	ldrh	r2, [r7, #4]
 8018110:	429a      	cmp	r2, r3
 8018112:	d305      	bcc.n	8018120 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8018114:	69fb      	ldr	r3, [r7, #28]
 8018116:	895b      	ldrh	r3, [r3, #10]
 8018118:	88ba      	ldrh	r2, [r7, #4]
 801811a:	1ad3      	subs	r3, r2, r3
 801811c:	80bb      	strh	r3, [r7, #4]
 801811e:	e023      	b.n	8018168 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8018120:	69fb      	ldr	r3, [r7, #28]
 8018122:	895a      	ldrh	r2, [r3, #10]
 8018124:	88bb      	ldrh	r3, [r7, #4]
 8018126:	1ad3      	subs	r3, r2, r3
 8018128:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801812a:	8b3a      	ldrh	r2, [r7, #24]
 801812c:	88fb      	ldrh	r3, [r7, #6]
 801812e:	429a      	cmp	r2, r3
 8018130:	d901      	bls.n	8018136 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8018132:	88fb      	ldrh	r3, [r7, #6]
 8018134:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8018136:	8b7b      	ldrh	r3, [r7, #26]
 8018138:	68ba      	ldr	r2, [r7, #8]
 801813a:	18d0      	adds	r0, r2, r3
 801813c:	69fb      	ldr	r3, [r7, #28]
 801813e:	685a      	ldr	r2, [r3, #4]
 8018140:	88bb      	ldrh	r3, [r7, #4]
 8018142:	4413      	add	r3, r2
 8018144:	8b3a      	ldrh	r2, [r7, #24]
 8018146:	4619      	mov	r1, r3
 8018148:	f009 f874 	bl	8021234 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801814c:	8afa      	ldrh	r2, [r7, #22]
 801814e:	8b3b      	ldrh	r3, [r7, #24]
 8018150:	4413      	add	r3, r2
 8018152:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8018154:	8b7a      	ldrh	r2, [r7, #26]
 8018156:	8b3b      	ldrh	r3, [r7, #24]
 8018158:	4413      	add	r3, r2
 801815a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 801815c:	88fa      	ldrh	r2, [r7, #6]
 801815e:	8b3b      	ldrh	r3, [r7, #24]
 8018160:	1ad3      	subs	r3, r2, r3
 8018162:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8018164:	2300      	movs	r3, #0
 8018166:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8018168:	69fb      	ldr	r3, [r7, #28]
 801816a:	681b      	ldr	r3, [r3, #0]
 801816c:	61fb      	str	r3, [r7, #28]
 801816e:	88fb      	ldrh	r3, [r7, #6]
 8018170:	2b00      	cmp	r3, #0
 8018172:	d002      	beq.n	801817a <pbuf_copy_partial+0xca>
 8018174:	69fb      	ldr	r3, [r7, #28]
 8018176:	2b00      	cmp	r3, #0
 8018178:	d1c4      	bne.n	8018104 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801817a:	8afb      	ldrh	r3, [r7, #22]
}
 801817c:	4618      	mov	r0, r3
 801817e:	3720      	adds	r7, #32
 8018180:	46bd      	mov	sp, r7
 8018182:	bd80      	pop	{r7, pc}
 8018184:	080286ec 	.word	0x080286ec
 8018188:	08028a34 	.word	0x08028a34
 801818c:	0802874c 	.word	0x0802874c
 8018190:	08028a54 	.word	0x08028a54

08018194 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 8018194:	b480      	push	{r7}
 8018196:	b087      	sub	sp, #28
 8018198:	af00      	add	r7, sp, #0
 801819a:	60f8      	str	r0, [r7, #12]
 801819c:	460b      	mov	r3, r1
 801819e:	607a      	str	r2, [r7, #4]
 80181a0:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 80181a2:	897b      	ldrh	r3, [r7, #10]
 80181a4:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 80181a6:	68fb      	ldr	r3, [r7, #12]
 80181a8:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 80181aa:	e007      	b.n	80181bc <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 80181ac:	693b      	ldr	r3, [r7, #16]
 80181ae:	895b      	ldrh	r3, [r3, #10]
 80181b0:	8afa      	ldrh	r2, [r7, #22]
 80181b2:	1ad3      	subs	r3, r2, r3
 80181b4:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 80181b6:	693b      	ldr	r3, [r7, #16]
 80181b8:	681b      	ldr	r3, [r3, #0]
 80181ba:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 80181bc:	693b      	ldr	r3, [r7, #16]
 80181be:	2b00      	cmp	r3, #0
 80181c0:	d004      	beq.n	80181cc <pbuf_skip_const+0x38>
 80181c2:	693b      	ldr	r3, [r7, #16]
 80181c4:	895b      	ldrh	r3, [r3, #10]
 80181c6:	8afa      	ldrh	r2, [r7, #22]
 80181c8:	429a      	cmp	r2, r3
 80181ca:	d2ef      	bcs.n	80181ac <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 80181cc:	687b      	ldr	r3, [r7, #4]
 80181ce:	2b00      	cmp	r3, #0
 80181d0:	d002      	beq.n	80181d8 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 80181d2:	687b      	ldr	r3, [r7, #4]
 80181d4:	8afa      	ldrh	r2, [r7, #22]
 80181d6:	801a      	strh	r2, [r3, #0]
  }
  return q;
 80181d8:	693b      	ldr	r3, [r7, #16]
}
 80181da:	4618      	mov	r0, r3
 80181dc:	371c      	adds	r7, #28
 80181de:	46bd      	mov	sp, r7
 80181e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181e4:	4770      	bx	lr
	...

080181e8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80181e8:	b580      	push	{r7, lr}
 80181ea:	b084      	sub	sp, #16
 80181ec:	af00      	add	r7, sp, #0
 80181ee:	4603      	mov	r3, r0
 80181f0:	603a      	str	r2, [r7, #0]
 80181f2:	71fb      	strb	r3, [r7, #7]
 80181f4:	460b      	mov	r3, r1
 80181f6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80181f8:	683b      	ldr	r3, [r7, #0]
 80181fa:	8919      	ldrh	r1, [r3, #8]
 80181fc:	88ba      	ldrh	r2, [r7, #4]
 80181fe:	79fb      	ldrb	r3, [r7, #7]
 8018200:	4618      	mov	r0, r3
 8018202:	f7ff fa7b 	bl	80176fc <pbuf_alloc>
 8018206:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8018208:	68fb      	ldr	r3, [r7, #12]
 801820a:	2b00      	cmp	r3, #0
 801820c:	d101      	bne.n	8018212 <pbuf_clone+0x2a>
    return NULL;
 801820e:	2300      	movs	r3, #0
 8018210:	e011      	b.n	8018236 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8018212:	6839      	ldr	r1, [r7, #0]
 8018214:	68f8      	ldr	r0, [r7, #12]
 8018216:	f7ff fe79 	bl	8017f0c <pbuf_copy>
 801821a:	4603      	mov	r3, r0
 801821c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801821e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8018222:	2b00      	cmp	r3, #0
 8018224:	d006      	beq.n	8018234 <pbuf_clone+0x4c>
 8018226:	4b06      	ldr	r3, [pc, #24]	; (8018240 <pbuf_clone+0x58>)
 8018228:	f240 5224 	movw	r2, #1316	; 0x524
 801822c:	4905      	ldr	r1, [pc, #20]	; (8018244 <pbuf_clone+0x5c>)
 801822e:	4806      	ldr	r0, [pc, #24]	; (8018248 <pbuf_clone+0x60>)
 8018230:	f009 f830 	bl	8021294 <printf>
  return q;
 8018234:	68fb      	ldr	r3, [r7, #12]
}
 8018236:	4618      	mov	r0, r3
 8018238:	3710      	adds	r7, #16
 801823a:	46bd      	mov	sp, r7
 801823c:	bd80      	pop	{r7, pc}
 801823e:	bf00      	nop
 8018240:	080286ec 	.word	0x080286ec
 8018244:	08028b60 	.word	0x08028b60
 8018248:	0802874c 	.word	0x0802874c

0801824c <pbuf_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p OR ZERO IF 'offset' >= p->tot_len
 */
u8_t
pbuf_get_at(const struct pbuf *p, u16_t offset)
{
 801824c:	b580      	push	{r7, lr}
 801824e:	b084      	sub	sp, #16
 8018250:	af00      	add	r7, sp, #0
 8018252:	6078      	str	r0, [r7, #4]
 8018254:	460b      	mov	r3, r1
 8018256:	807b      	strh	r3, [r7, #2]
  int ret = pbuf_try_get_at(p, offset);
 8018258:	887b      	ldrh	r3, [r7, #2]
 801825a:	4619      	mov	r1, r3
 801825c:	6878      	ldr	r0, [r7, #4]
 801825e:	f000 f80c 	bl	801827a <pbuf_try_get_at>
 8018262:	60f8      	str	r0, [r7, #12]
  if (ret >= 0) {
 8018264:	68fb      	ldr	r3, [r7, #12]
 8018266:	2b00      	cmp	r3, #0
 8018268:	db02      	blt.n	8018270 <pbuf_get_at+0x24>
    return (u8_t)ret;
 801826a:	68fb      	ldr	r3, [r7, #12]
 801826c:	b2db      	uxtb	r3, r3
 801826e:	e000      	b.n	8018272 <pbuf_get_at+0x26>
  }
  return 0;
 8018270:	2300      	movs	r3, #0
}
 8018272:	4618      	mov	r0, r3
 8018274:	3710      	adds	r7, #16
 8018276:	46bd      	mov	sp, r7
 8018278:	bd80      	pop	{r7, pc}

0801827a <pbuf_try_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p [0..0xFF] OR negative if 'offset' >= p->tot_len
 */
int
pbuf_try_get_at(const struct pbuf *p, u16_t offset)
{
 801827a:	b580      	push	{r7, lr}
 801827c:	b084      	sub	sp, #16
 801827e:	af00      	add	r7, sp, #0
 8018280:	6078      	str	r0, [r7, #4]
 8018282:	460b      	mov	r3, r1
 8018284:	807b      	strh	r3, [r7, #2]
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);
 8018286:	f107 020a 	add.w	r2, r7, #10
 801828a:	887b      	ldrh	r3, [r7, #2]
 801828c:	4619      	mov	r1, r3
 801828e:	6878      	ldr	r0, [r7, #4]
 8018290:	f7ff ff80 	bl	8018194 <pbuf_skip_const>
 8018294:	60f8      	str	r0, [r7, #12]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 8018296:	68fb      	ldr	r3, [r7, #12]
 8018298:	2b00      	cmp	r3, #0
 801829a:	d00a      	beq.n	80182b2 <pbuf_try_get_at+0x38>
 801829c:	68fb      	ldr	r3, [r7, #12]
 801829e:	895a      	ldrh	r2, [r3, #10]
 80182a0:	897b      	ldrh	r3, [r7, #10]
 80182a2:	429a      	cmp	r2, r3
 80182a4:	d905      	bls.n	80182b2 <pbuf_try_get_at+0x38>
    return ((u8_t *)q->payload)[q_idx];
 80182a6:	68fb      	ldr	r3, [r7, #12]
 80182a8:	685b      	ldr	r3, [r3, #4]
 80182aa:	897a      	ldrh	r2, [r7, #10]
 80182ac:	4413      	add	r3, r2
 80182ae:	781b      	ldrb	r3, [r3, #0]
 80182b0:	e001      	b.n	80182b6 <pbuf_try_get_at+0x3c>
  }
  return -1;
 80182b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80182b6:	4618      	mov	r0, r3
 80182b8:	3710      	adds	r7, #16
 80182ba:	46bd      	mov	sp, r7
 80182bc:	bd80      	pop	{r7, pc}
	...

080182c0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80182c0:	b580      	push	{r7, lr}
 80182c2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80182c4:	f009 f846 	bl	8021354 <rand>
 80182c8:	4603      	mov	r3, r0
 80182ca:	b29b      	uxth	r3, r3
 80182cc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80182d0:	b29b      	uxth	r3, r3
 80182d2:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80182d6:	b29a      	uxth	r2, r3
 80182d8:	4b01      	ldr	r3, [pc, #4]	; (80182e0 <tcp_init+0x20>)
 80182da:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80182dc:	bf00      	nop
 80182de:	bd80      	pop	{r7, pc}
 80182e0:	20009598 	.word	0x20009598

080182e4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80182e4:	b580      	push	{r7, lr}
 80182e6:	b082      	sub	sp, #8
 80182e8:	af00      	add	r7, sp, #0
 80182ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80182ec:	687b      	ldr	r3, [r7, #4]
 80182ee:	7d1b      	ldrb	r3, [r3, #20]
 80182f0:	2b01      	cmp	r3, #1
 80182f2:	d105      	bne.n	8018300 <tcp_free+0x1c>
 80182f4:	4b06      	ldr	r3, [pc, #24]	; (8018310 <tcp_free+0x2c>)
 80182f6:	22d4      	movs	r2, #212	; 0xd4
 80182f8:	4906      	ldr	r1, [pc, #24]	; (8018314 <tcp_free+0x30>)
 80182fa:	4807      	ldr	r0, [pc, #28]	; (8018318 <tcp_free+0x34>)
 80182fc:	f008 ffca 	bl	8021294 <printf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8018300:	6879      	ldr	r1, [r7, #4]
 8018302:	2001      	movs	r0, #1
 8018304:	f7fe fe1e 	bl	8016f44 <memp_free>
}
 8018308:	bf00      	nop
 801830a:	3708      	adds	r7, #8
 801830c:	46bd      	mov	sp, r7
 801830e:	bd80      	pop	{r7, pc}
 8018310:	08028bec 	.word	0x08028bec
 8018314:	08028c1c 	.word	0x08028c1c
 8018318:	08028c30 	.word	0x08028c30

0801831c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 801831c:	b580      	push	{r7, lr}
 801831e:	b082      	sub	sp, #8
 8018320:	af00      	add	r7, sp, #0
 8018322:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8018324:	687b      	ldr	r3, [r7, #4]
 8018326:	7d1b      	ldrb	r3, [r3, #20]
 8018328:	2b01      	cmp	r3, #1
 801832a:	d105      	bne.n	8018338 <tcp_free_listen+0x1c>
 801832c:	4b06      	ldr	r3, [pc, #24]	; (8018348 <tcp_free_listen+0x2c>)
 801832e:	22df      	movs	r2, #223	; 0xdf
 8018330:	4906      	ldr	r1, [pc, #24]	; (801834c <tcp_free_listen+0x30>)
 8018332:	4807      	ldr	r0, [pc, #28]	; (8018350 <tcp_free_listen+0x34>)
 8018334:	f008 ffae 	bl	8021294 <printf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8018338:	6879      	ldr	r1, [r7, #4]
 801833a:	2002      	movs	r0, #2
 801833c:	f7fe fe02 	bl	8016f44 <memp_free>
}
 8018340:	bf00      	nop
 8018342:	3708      	adds	r7, #8
 8018344:	46bd      	mov	sp, r7
 8018346:	bd80      	pop	{r7, pc}
 8018348:	08028bec 	.word	0x08028bec
 801834c:	08028c58 	.word	0x08028c58
 8018350:	08028c30 	.word	0x08028c30

08018354 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8018354:	b580      	push	{r7, lr}
 8018356:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8018358:	f001 f898 	bl	801948c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 801835c:	4b07      	ldr	r3, [pc, #28]	; (801837c <tcp_tmr+0x28>)
 801835e:	781b      	ldrb	r3, [r3, #0]
 8018360:	3301      	adds	r3, #1
 8018362:	b2da      	uxtb	r2, r3
 8018364:	4b05      	ldr	r3, [pc, #20]	; (801837c <tcp_tmr+0x28>)
 8018366:	701a      	strb	r2, [r3, #0]
 8018368:	4b04      	ldr	r3, [pc, #16]	; (801837c <tcp_tmr+0x28>)
 801836a:	781b      	ldrb	r3, [r3, #0]
 801836c:	f003 0301 	and.w	r3, r3, #1
 8018370:	2b00      	cmp	r3, #0
 8018372:	d001      	beq.n	8018378 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8018374:	f000 fd4a 	bl	8018e0c <tcp_slowtmr>
  }
}
 8018378:	bf00      	nop
 801837a:	bd80      	pop	{r7, pc}
 801837c:	20021e3d 	.word	0x20021e3d

08018380 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8018380:	b580      	push	{r7, lr}
 8018382:	b084      	sub	sp, #16
 8018384:	af00      	add	r7, sp, #0
 8018386:	6078      	str	r0, [r7, #4]
 8018388:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 801838a:	683b      	ldr	r3, [r7, #0]
 801838c:	2b00      	cmp	r3, #0
 801838e:	d105      	bne.n	801839c <tcp_remove_listener+0x1c>
 8018390:	4b0d      	ldr	r3, [pc, #52]	; (80183c8 <tcp_remove_listener+0x48>)
 8018392:	22ff      	movs	r2, #255	; 0xff
 8018394:	490d      	ldr	r1, [pc, #52]	; (80183cc <tcp_remove_listener+0x4c>)
 8018396:	480e      	ldr	r0, [pc, #56]	; (80183d0 <tcp_remove_listener+0x50>)
 8018398:	f008 ff7c 	bl	8021294 <printf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801839c:	687b      	ldr	r3, [r7, #4]
 801839e:	60fb      	str	r3, [r7, #12]
 80183a0:	e00a      	b.n	80183b8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80183a2:	68fb      	ldr	r3, [r7, #12]
 80183a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80183a6:	683a      	ldr	r2, [r7, #0]
 80183a8:	429a      	cmp	r2, r3
 80183aa:	d102      	bne.n	80183b2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80183ac:	68fb      	ldr	r3, [r7, #12]
 80183ae:	2200      	movs	r2, #0
 80183b0:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80183b2:	68fb      	ldr	r3, [r7, #12]
 80183b4:	68db      	ldr	r3, [r3, #12]
 80183b6:	60fb      	str	r3, [r7, #12]
 80183b8:	68fb      	ldr	r3, [r7, #12]
 80183ba:	2b00      	cmp	r3, #0
 80183bc:	d1f1      	bne.n	80183a2 <tcp_remove_listener+0x22>
    }
  }
}
 80183be:	bf00      	nop
 80183c0:	bf00      	nop
 80183c2:	3710      	adds	r7, #16
 80183c4:	46bd      	mov	sp, r7
 80183c6:	bd80      	pop	{r7, pc}
 80183c8:	08028bec 	.word	0x08028bec
 80183cc:	08028c74 	.word	0x08028c74
 80183d0:	08028c30 	.word	0x08028c30

080183d4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80183d4:	b580      	push	{r7, lr}
 80183d6:	b084      	sub	sp, #16
 80183d8:	af00      	add	r7, sp, #0
 80183da:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80183dc:	687b      	ldr	r3, [r7, #4]
 80183de:	2b00      	cmp	r3, #0
 80183e0:	d106      	bne.n	80183f0 <tcp_listen_closed+0x1c>
 80183e2:	4b14      	ldr	r3, [pc, #80]	; (8018434 <tcp_listen_closed+0x60>)
 80183e4:	f240 1211 	movw	r2, #273	; 0x111
 80183e8:	4913      	ldr	r1, [pc, #76]	; (8018438 <tcp_listen_closed+0x64>)
 80183ea:	4814      	ldr	r0, [pc, #80]	; (801843c <tcp_listen_closed+0x68>)
 80183ec:	f008 ff52 	bl	8021294 <printf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80183f0:	687b      	ldr	r3, [r7, #4]
 80183f2:	7d1b      	ldrb	r3, [r3, #20]
 80183f4:	2b01      	cmp	r3, #1
 80183f6:	d006      	beq.n	8018406 <tcp_listen_closed+0x32>
 80183f8:	4b0e      	ldr	r3, [pc, #56]	; (8018434 <tcp_listen_closed+0x60>)
 80183fa:	f44f 7289 	mov.w	r2, #274	; 0x112
 80183fe:	4910      	ldr	r1, [pc, #64]	; (8018440 <tcp_listen_closed+0x6c>)
 8018400:	480e      	ldr	r0, [pc, #56]	; (801843c <tcp_listen_closed+0x68>)
 8018402:	f008 ff47 	bl	8021294 <printf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8018406:	2301      	movs	r3, #1
 8018408:	60fb      	str	r3, [r7, #12]
 801840a:	e00b      	b.n	8018424 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801840c:	4a0d      	ldr	r2, [pc, #52]	; (8018444 <tcp_listen_closed+0x70>)
 801840e:	68fb      	ldr	r3, [r7, #12]
 8018410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018414:	681b      	ldr	r3, [r3, #0]
 8018416:	6879      	ldr	r1, [r7, #4]
 8018418:	4618      	mov	r0, r3
 801841a:	f7ff ffb1 	bl	8018380 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801841e:	68fb      	ldr	r3, [r7, #12]
 8018420:	3301      	adds	r3, #1
 8018422:	60fb      	str	r3, [r7, #12]
 8018424:	68fb      	ldr	r3, [r7, #12]
 8018426:	2b03      	cmp	r3, #3
 8018428:	d9f0      	bls.n	801840c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801842a:	bf00      	nop
 801842c:	bf00      	nop
 801842e:	3710      	adds	r7, #16
 8018430:	46bd      	mov	sp, r7
 8018432:	bd80      	pop	{r7, pc}
 8018434:	08028bec 	.word	0x08028bec
 8018438:	08028c9c 	.word	0x08028c9c
 801843c:	08028c30 	.word	0x08028c30
 8018440:	08028ca8 	.word	0x08028ca8
 8018444:	08072d9c 	.word	0x08072d9c

08018448 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8018448:	b5b0      	push	{r4, r5, r7, lr}
 801844a:	b088      	sub	sp, #32
 801844c:	af04      	add	r7, sp, #16
 801844e:	6078      	str	r0, [r7, #4]
 8018450:	460b      	mov	r3, r1
 8018452:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8018454:	687b      	ldr	r3, [r7, #4]
 8018456:	2b00      	cmp	r3, #0
 8018458:	d106      	bne.n	8018468 <tcp_close_shutdown+0x20>
 801845a:	4b63      	ldr	r3, [pc, #396]	; (80185e8 <tcp_close_shutdown+0x1a0>)
 801845c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8018460:	4962      	ldr	r1, [pc, #392]	; (80185ec <tcp_close_shutdown+0x1a4>)
 8018462:	4863      	ldr	r0, [pc, #396]	; (80185f0 <tcp_close_shutdown+0x1a8>)
 8018464:	f008 ff16 	bl	8021294 <printf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8018468:	78fb      	ldrb	r3, [r7, #3]
 801846a:	2b00      	cmp	r3, #0
 801846c:	d066      	beq.n	801853c <tcp_close_shutdown+0xf4>
 801846e:	687b      	ldr	r3, [r7, #4]
 8018470:	7d1b      	ldrb	r3, [r3, #20]
 8018472:	2b04      	cmp	r3, #4
 8018474:	d003      	beq.n	801847e <tcp_close_shutdown+0x36>
 8018476:	687b      	ldr	r3, [r7, #4]
 8018478:	7d1b      	ldrb	r3, [r3, #20]
 801847a:	2b07      	cmp	r3, #7
 801847c:	d15e      	bne.n	801853c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801847e:	687b      	ldr	r3, [r7, #4]
 8018480:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8018482:	2b00      	cmp	r3, #0
 8018484:	d104      	bne.n	8018490 <tcp_close_shutdown+0x48>
 8018486:	687b      	ldr	r3, [r7, #4]
 8018488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801848a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801848e:	d055      	beq.n	801853c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8018490:	687b      	ldr	r3, [r7, #4]
 8018492:	8b5b      	ldrh	r3, [r3, #26]
 8018494:	f003 0310 	and.w	r3, r3, #16
 8018498:	2b00      	cmp	r3, #0
 801849a:	d106      	bne.n	80184aa <tcp_close_shutdown+0x62>
 801849c:	4b52      	ldr	r3, [pc, #328]	; (80185e8 <tcp_close_shutdown+0x1a0>)
 801849e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 80184a2:	4954      	ldr	r1, [pc, #336]	; (80185f4 <tcp_close_shutdown+0x1ac>)
 80184a4:	4852      	ldr	r0, [pc, #328]	; (80185f0 <tcp_close_shutdown+0x1a8>)
 80184a6:	f008 fef5 	bl	8021294 <printf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80184aa:	687b      	ldr	r3, [r7, #4]
 80184ac:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80184ae:	687b      	ldr	r3, [r7, #4]
 80184b0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80184b2:	687d      	ldr	r5, [r7, #4]
 80184b4:	687b      	ldr	r3, [r7, #4]
 80184b6:	3304      	adds	r3, #4
 80184b8:	687a      	ldr	r2, [r7, #4]
 80184ba:	8ad2      	ldrh	r2, [r2, #22]
 80184bc:	6879      	ldr	r1, [r7, #4]
 80184be:	8b09      	ldrh	r1, [r1, #24]
 80184c0:	9102      	str	r1, [sp, #8]
 80184c2:	9201      	str	r2, [sp, #4]
 80184c4:	9300      	str	r3, [sp, #0]
 80184c6:	462b      	mov	r3, r5
 80184c8:	4622      	mov	r2, r4
 80184ca:	4601      	mov	r1, r0
 80184cc:	6878      	ldr	r0, [r7, #4]
 80184ce:	f005 fd95 	bl	801dffc <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80184d2:	6878      	ldr	r0, [r7, #4]
 80184d4:	f001 fb72 	bl	8019bbc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80184d8:	4b47      	ldr	r3, [pc, #284]	; (80185f8 <tcp_close_shutdown+0x1b0>)
 80184da:	681b      	ldr	r3, [r3, #0]
 80184dc:	687a      	ldr	r2, [r7, #4]
 80184de:	429a      	cmp	r2, r3
 80184e0:	d105      	bne.n	80184ee <tcp_close_shutdown+0xa6>
 80184e2:	4b45      	ldr	r3, [pc, #276]	; (80185f8 <tcp_close_shutdown+0x1b0>)
 80184e4:	681b      	ldr	r3, [r3, #0]
 80184e6:	68db      	ldr	r3, [r3, #12]
 80184e8:	4a43      	ldr	r2, [pc, #268]	; (80185f8 <tcp_close_shutdown+0x1b0>)
 80184ea:	6013      	str	r3, [r2, #0]
 80184ec:	e013      	b.n	8018516 <tcp_close_shutdown+0xce>
 80184ee:	4b42      	ldr	r3, [pc, #264]	; (80185f8 <tcp_close_shutdown+0x1b0>)
 80184f0:	681b      	ldr	r3, [r3, #0]
 80184f2:	60fb      	str	r3, [r7, #12]
 80184f4:	e00c      	b.n	8018510 <tcp_close_shutdown+0xc8>
 80184f6:	68fb      	ldr	r3, [r7, #12]
 80184f8:	68db      	ldr	r3, [r3, #12]
 80184fa:	687a      	ldr	r2, [r7, #4]
 80184fc:	429a      	cmp	r2, r3
 80184fe:	d104      	bne.n	801850a <tcp_close_shutdown+0xc2>
 8018500:	687b      	ldr	r3, [r7, #4]
 8018502:	68da      	ldr	r2, [r3, #12]
 8018504:	68fb      	ldr	r3, [r7, #12]
 8018506:	60da      	str	r2, [r3, #12]
 8018508:	e005      	b.n	8018516 <tcp_close_shutdown+0xce>
 801850a:	68fb      	ldr	r3, [r7, #12]
 801850c:	68db      	ldr	r3, [r3, #12]
 801850e:	60fb      	str	r3, [r7, #12]
 8018510:	68fb      	ldr	r3, [r7, #12]
 8018512:	2b00      	cmp	r3, #0
 8018514:	d1ef      	bne.n	80184f6 <tcp_close_shutdown+0xae>
 8018516:	687b      	ldr	r3, [r7, #4]
 8018518:	2200      	movs	r2, #0
 801851a:	60da      	str	r2, [r3, #12]
 801851c:	4b37      	ldr	r3, [pc, #220]	; (80185fc <tcp_close_shutdown+0x1b4>)
 801851e:	2201      	movs	r2, #1
 8018520:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8018522:	4b37      	ldr	r3, [pc, #220]	; (8018600 <tcp_close_shutdown+0x1b8>)
 8018524:	681b      	ldr	r3, [r3, #0]
 8018526:	687a      	ldr	r2, [r7, #4]
 8018528:	429a      	cmp	r2, r3
 801852a:	d102      	bne.n	8018532 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 801852c:	f004 f80a 	bl	801c544 <tcp_trigger_input_pcb_close>
 8018530:	e002      	b.n	8018538 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8018532:	6878      	ldr	r0, [r7, #4]
 8018534:	f7ff fed6 	bl	80182e4 <tcp_free>
      }
      return ERR_OK;
 8018538:	2300      	movs	r3, #0
 801853a:	e050      	b.n	80185de <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801853c:	687b      	ldr	r3, [r7, #4]
 801853e:	7d1b      	ldrb	r3, [r3, #20]
 8018540:	2b02      	cmp	r3, #2
 8018542:	d03b      	beq.n	80185bc <tcp_close_shutdown+0x174>
 8018544:	2b02      	cmp	r3, #2
 8018546:	dc44      	bgt.n	80185d2 <tcp_close_shutdown+0x18a>
 8018548:	2b00      	cmp	r3, #0
 801854a:	d002      	beq.n	8018552 <tcp_close_shutdown+0x10a>
 801854c:	2b01      	cmp	r3, #1
 801854e:	d02a      	beq.n	80185a6 <tcp_close_shutdown+0x15e>
 8018550:	e03f      	b.n	80185d2 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8018552:	687b      	ldr	r3, [r7, #4]
 8018554:	8adb      	ldrh	r3, [r3, #22]
 8018556:	2b00      	cmp	r3, #0
 8018558:	d021      	beq.n	801859e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801855a:	4b2a      	ldr	r3, [pc, #168]	; (8018604 <tcp_close_shutdown+0x1bc>)
 801855c:	681b      	ldr	r3, [r3, #0]
 801855e:	687a      	ldr	r2, [r7, #4]
 8018560:	429a      	cmp	r2, r3
 8018562:	d105      	bne.n	8018570 <tcp_close_shutdown+0x128>
 8018564:	4b27      	ldr	r3, [pc, #156]	; (8018604 <tcp_close_shutdown+0x1bc>)
 8018566:	681b      	ldr	r3, [r3, #0]
 8018568:	68db      	ldr	r3, [r3, #12]
 801856a:	4a26      	ldr	r2, [pc, #152]	; (8018604 <tcp_close_shutdown+0x1bc>)
 801856c:	6013      	str	r3, [r2, #0]
 801856e:	e013      	b.n	8018598 <tcp_close_shutdown+0x150>
 8018570:	4b24      	ldr	r3, [pc, #144]	; (8018604 <tcp_close_shutdown+0x1bc>)
 8018572:	681b      	ldr	r3, [r3, #0]
 8018574:	60bb      	str	r3, [r7, #8]
 8018576:	e00c      	b.n	8018592 <tcp_close_shutdown+0x14a>
 8018578:	68bb      	ldr	r3, [r7, #8]
 801857a:	68db      	ldr	r3, [r3, #12]
 801857c:	687a      	ldr	r2, [r7, #4]
 801857e:	429a      	cmp	r2, r3
 8018580:	d104      	bne.n	801858c <tcp_close_shutdown+0x144>
 8018582:	687b      	ldr	r3, [r7, #4]
 8018584:	68da      	ldr	r2, [r3, #12]
 8018586:	68bb      	ldr	r3, [r7, #8]
 8018588:	60da      	str	r2, [r3, #12]
 801858a:	e005      	b.n	8018598 <tcp_close_shutdown+0x150>
 801858c:	68bb      	ldr	r3, [r7, #8]
 801858e:	68db      	ldr	r3, [r3, #12]
 8018590:	60bb      	str	r3, [r7, #8]
 8018592:	68bb      	ldr	r3, [r7, #8]
 8018594:	2b00      	cmp	r3, #0
 8018596:	d1ef      	bne.n	8018578 <tcp_close_shutdown+0x130>
 8018598:	687b      	ldr	r3, [r7, #4]
 801859a:	2200      	movs	r2, #0
 801859c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 801859e:	6878      	ldr	r0, [r7, #4]
 80185a0:	f7ff fea0 	bl	80182e4 <tcp_free>
      break;
 80185a4:	e01a      	b.n	80185dc <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 80185a6:	6878      	ldr	r0, [r7, #4]
 80185a8:	f7ff ff14 	bl	80183d4 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80185ac:	6879      	ldr	r1, [r7, #4]
 80185ae:	4816      	ldr	r0, [pc, #88]	; (8018608 <tcp_close_shutdown+0x1c0>)
 80185b0:	f001 fb54 	bl	8019c5c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80185b4:	6878      	ldr	r0, [r7, #4]
 80185b6:	f7ff feb1 	bl	801831c <tcp_free_listen>
      break;
 80185ba:	e00f      	b.n	80185dc <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80185bc:	6879      	ldr	r1, [r7, #4]
 80185be:	480e      	ldr	r0, [pc, #56]	; (80185f8 <tcp_close_shutdown+0x1b0>)
 80185c0:	f001 fb4c 	bl	8019c5c <tcp_pcb_remove>
 80185c4:	4b0d      	ldr	r3, [pc, #52]	; (80185fc <tcp_close_shutdown+0x1b4>)
 80185c6:	2201      	movs	r2, #1
 80185c8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80185ca:	6878      	ldr	r0, [r7, #4]
 80185cc:	f7ff fe8a 	bl	80182e4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80185d0:	e004      	b.n	80185dc <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 80185d2:	6878      	ldr	r0, [r7, #4]
 80185d4:	f000 f81a 	bl	801860c <tcp_close_shutdown_fin>
 80185d8:	4603      	mov	r3, r0
 80185da:	e000      	b.n	80185de <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 80185dc:	2300      	movs	r3, #0
}
 80185de:	4618      	mov	r0, r3
 80185e0:	3710      	adds	r7, #16
 80185e2:	46bd      	mov	sp, r7
 80185e4:	bdb0      	pop	{r4, r5, r7, pc}
 80185e6:	bf00      	nop
 80185e8:	08028bec 	.word	0x08028bec
 80185ec:	08028cc0 	.word	0x08028cc0
 80185f0:	08028c30 	.word	0x08028c30
 80185f4:	08028ce0 	.word	0x08028ce0
 80185f8:	20021e34 	.word	0x20021e34
 80185fc:	20021e3c 	.word	0x20021e3c
 8018600:	20021e74 	.word	0x20021e74
 8018604:	20021e2c 	.word	0x20021e2c
 8018608:	20021e30 	.word	0x20021e30

0801860c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 801860c:	b580      	push	{r7, lr}
 801860e:	b084      	sub	sp, #16
 8018610:	af00      	add	r7, sp, #0
 8018612:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8018614:	687b      	ldr	r3, [r7, #4]
 8018616:	2b00      	cmp	r3, #0
 8018618:	d106      	bne.n	8018628 <tcp_close_shutdown_fin+0x1c>
 801861a:	4b2e      	ldr	r3, [pc, #184]	; (80186d4 <tcp_close_shutdown_fin+0xc8>)
 801861c:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8018620:	492d      	ldr	r1, [pc, #180]	; (80186d8 <tcp_close_shutdown_fin+0xcc>)
 8018622:	482e      	ldr	r0, [pc, #184]	; (80186dc <tcp_close_shutdown_fin+0xd0>)
 8018624:	f008 fe36 	bl	8021294 <printf>

  switch (pcb->state) {
 8018628:	687b      	ldr	r3, [r7, #4]
 801862a:	7d1b      	ldrb	r3, [r3, #20]
 801862c:	2b07      	cmp	r3, #7
 801862e:	d020      	beq.n	8018672 <tcp_close_shutdown_fin+0x66>
 8018630:	2b07      	cmp	r3, #7
 8018632:	dc2b      	bgt.n	801868c <tcp_close_shutdown_fin+0x80>
 8018634:	2b03      	cmp	r3, #3
 8018636:	d002      	beq.n	801863e <tcp_close_shutdown_fin+0x32>
 8018638:	2b04      	cmp	r3, #4
 801863a:	d00d      	beq.n	8018658 <tcp_close_shutdown_fin+0x4c>
 801863c:	e026      	b.n	801868c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801863e:	6878      	ldr	r0, [r7, #4]
 8018640:	f004 fdea 	bl	801d218 <tcp_send_fin>
 8018644:	4603      	mov	r3, r0
 8018646:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8018648:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801864c:	2b00      	cmp	r3, #0
 801864e:	d11f      	bne.n	8018690 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8018650:	687b      	ldr	r3, [r7, #4]
 8018652:	2205      	movs	r2, #5
 8018654:	751a      	strb	r2, [r3, #20]
      }
      break;
 8018656:	e01b      	b.n	8018690 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8018658:	6878      	ldr	r0, [r7, #4]
 801865a:	f004 fddd 	bl	801d218 <tcp_send_fin>
 801865e:	4603      	mov	r3, r0
 8018660:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8018662:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018666:	2b00      	cmp	r3, #0
 8018668:	d114      	bne.n	8018694 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801866a:	687b      	ldr	r3, [r7, #4]
 801866c:	2205      	movs	r2, #5
 801866e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8018670:	e010      	b.n	8018694 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8018672:	6878      	ldr	r0, [r7, #4]
 8018674:	f004 fdd0 	bl	801d218 <tcp_send_fin>
 8018678:	4603      	mov	r3, r0
 801867a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801867c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018680:	2b00      	cmp	r3, #0
 8018682:	d109      	bne.n	8018698 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8018684:	687b      	ldr	r3, [r7, #4]
 8018686:	2209      	movs	r2, #9
 8018688:	751a      	strb	r2, [r3, #20]
      }
      break;
 801868a:	e005      	b.n	8018698 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 801868c:	2300      	movs	r3, #0
 801868e:	e01c      	b.n	80186ca <tcp_close_shutdown_fin+0xbe>
      break;
 8018690:	bf00      	nop
 8018692:	e002      	b.n	801869a <tcp_close_shutdown_fin+0x8e>
      break;
 8018694:	bf00      	nop
 8018696:	e000      	b.n	801869a <tcp_close_shutdown_fin+0x8e>
      break;
 8018698:	bf00      	nop
  }

  if (err == ERR_OK) {
 801869a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801869e:	2b00      	cmp	r3, #0
 80186a0:	d103      	bne.n	80186aa <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80186a2:	6878      	ldr	r0, [r7, #4]
 80186a4:	f004 fef6 	bl	801d494 <tcp_output>
 80186a8:	e00d      	b.n	80186c6 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 80186aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80186ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80186b2:	d108      	bne.n	80186c6 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80186b4:	687b      	ldr	r3, [r7, #4]
 80186b6:	8b5b      	ldrh	r3, [r3, #26]
 80186b8:	f043 0308 	orr.w	r3, r3, #8
 80186bc:	b29a      	uxth	r2, r3
 80186be:	687b      	ldr	r3, [r7, #4]
 80186c0:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80186c2:	2300      	movs	r3, #0
 80186c4:	e001      	b.n	80186ca <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80186c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80186ca:	4618      	mov	r0, r3
 80186cc:	3710      	adds	r7, #16
 80186ce:	46bd      	mov	sp, r7
 80186d0:	bd80      	pop	{r7, pc}
 80186d2:	bf00      	nop
 80186d4:	08028bec 	.word	0x08028bec
 80186d8:	08028c9c 	.word	0x08028c9c
 80186dc:	08028c30 	.word	0x08028c30

080186e0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80186e0:	b580      	push	{r7, lr}
 80186e2:	b082      	sub	sp, #8
 80186e4:	af00      	add	r7, sp, #0
 80186e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80186e8:	687b      	ldr	r3, [r7, #4]
 80186ea:	2b00      	cmp	r3, #0
 80186ec:	d109      	bne.n	8018702 <tcp_close+0x22>
 80186ee:	4b0f      	ldr	r3, [pc, #60]	; (801872c <tcp_close+0x4c>)
 80186f0:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80186f4:	490e      	ldr	r1, [pc, #56]	; (8018730 <tcp_close+0x50>)
 80186f6:	480f      	ldr	r0, [pc, #60]	; (8018734 <tcp_close+0x54>)
 80186f8:	f008 fdcc 	bl	8021294 <printf>
 80186fc:	f06f 030f 	mvn.w	r3, #15
 8018700:	e00f      	b.n	8018722 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8018702:	687b      	ldr	r3, [r7, #4]
 8018704:	7d1b      	ldrb	r3, [r3, #20]
 8018706:	2b01      	cmp	r3, #1
 8018708:	d006      	beq.n	8018718 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	8b5b      	ldrh	r3, [r3, #26]
 801870e:	f043 0310 	orr.w	r3, r3, #16
 8018712:	b29a      	uxth	r2, r3
 8018714:	687b      	ldr	r3, [r7, #4]
 8018716:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8018718:	2101      	movs	r1, #1
 801871a:	6878      	ldr	r0, [r7, #4]
 801871c:	f7ff fe94 	bl	8018448 <tcp_close_shutdown>
 8018720:	4603      	mov	r3, r0
}
 8018722:	4618      	mov	r0, r3
 8018724:	3708      	adds	r7, #8
 8018726:	46bd      	mov	sp, r7
 8018728:	bd80      	pop	{r7, pc}
 801872a:	bf00      	nop
 801872c:	08028bec 	.word	0x08028bec
 8018730:	08028cfc 	.word	0x08028cfc
 8018734:	08028c30 	.word	0x08028c30

08018738 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8018738:	b580      	push	{r7, lr}
 801873a:	b08e      	sub	sp, #56	; 0x38
 801873c:	af04      	add	r7, sp, #16
 801873e:	6078      	str	r0, [r7, #4]
 8018740:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8018742:	687b      	ldr	r3, [r7, #4]
 8018744:	2b00      	cmp	r3, #0
 8018746:	d107      	bne.n	8018758 <tcp_abandon+0x20>
 8018748:	4b52      	ldr	r3, [pc, #328]	; (8018894 <tcp_abandon+0x15c>)
 801874a:	f240 223d 	movw	r2, #573	; 0x23d
 801874e:	4952      	ldr	r1, [pc, #328]	; (8018898 <tcp_abandon+0x160>)
 8018750:	4852      	ldr	r0, [pc, #328]	; (801889c <tcp_abandon+0x164>)
 8018752:	f008 fd9f 	bl	8021294 <printf>
 8018756:	e099      	b.n	801888c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8018758:	687b      	ldr	r3, [r7, #4]
 801875a:	7d1b      	ldrb	r3, [r3, #20]
 801875c:	2b01      	cmp	r3, #1
 801875e:	d106      	bne.n	801876e <tcp_abandon+0x36>
 8018760:	4b4c      	ldr	r3, [pc, #304]	; (8018894 <tcp_abandon+0x15c>)
 8018762:	f44f 7210 	mov.w	r2, #576	; 0x240
 8018766:	494e      	ldr	r1, [pc, #312]	; (80188a0 <tcp_abandon+0x168>)
 8018768:	484c      	ldr	r0, [pc, #304]	; (801889c <tcp_abandon+0x164>)
 801876a:	f008 fd93 	bl	8021294 <printf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801876e:	687b      	ldr	r3, [r7, #4]
 8018770:	7d1b      	ldrb	r3, [r3, #20]
 8018772:	2b0a      	cmp	r3, #10
 8018774:	d107      	bne.n	8018786 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8018776:	6879      	ldr	r1, [r7, #4]
 8018778:	484a      	ldr	r0, [pc, #296]	; (80188a4 <tcp_abandon+0x16c>)
 801877a:	f001 fa6f 	bl	8019c5c <tcp_pcb_remove>
    tcp_free(pcb);
 801877e:	6878      	ldr	r0, [r7, #4]
 8018780:	f7ff fdb0 	bl	80182e4 <tcp_free>
 8018784:	e082      	b.n	801888c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8018786:	2300      	movs	r3, #0
 8018788:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801878a:	2300      	movs	r3, #0
 801878c:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801878e:	687b      	ldr	r3, [r7, #4]
 8018790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018792:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8018794:	687b      	ldr	r3, [r7, #4]
 8018796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018798:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801879a:	687b      	ldr	r3, [r7, #4]
 801879c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80187a0:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80187a2:	687b      	ldr	r3, [r7, #4]
 80187a4:	691b      	ldr	r3, [r3, #16]
 80187a6:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	7d1b      	ldrb	r3, [r3, #20]
 80187ac:	2b00      	cmp	r3, #0
 80187ae:	d126      	bne.n	80187fe <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80187b0:	687b      	ldr	r3, [r7, #4]
 80187b2:	8adb      	ldrh	r3, [r3, #22]
 80187b4:	2b00      	cmp	r3, #0
 80187b6:	d02e      	beq.n	8018816 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80187b8:	4b3b      	ldr	r3, [pc, #236]	; (80188a8 <tcp_abandon+0x170>)
 80187ba:	681b      	ldr	r3, [r3, #0]
 80187bc:	687a      	ldr	r2, [r7, #4]
 80187be:	429a      	cmp	r2, r3
 80187c0:	d105      	bne.n	80187ce <tcp_abandon+0x96>
 80187c2:	4b39      	ldr	r3, [pc, #228]	; (80188a8 <tcp_abandon+0x170>)
 80187c4:	681b      	ldr	r3, [r3, #0]
 80187c6:	68db      	ldr	r3, [r3, #12]
 80187c8:	4a37      	ldr	r2, [pc, #220]	; (80188a8 <tcp_abandon+0x170>)
 80187ca:	6013      	str	r3, [r2, #0]
 80187cc:	e013      	b.n	80187f6 <tcp_abandon+0xbe>
 80187ce:	4b36      	ldr	r3, [pc, #216]	; (80188a8 <tcp_abandon+0x170>)
 80187d0:	681b      	ldr	r3, [r3, #0]
 80187d2:	61fb      	str	r3, [r7, #28]
 80187d4:	e00c      	b.n	80187f0 <tcp_abandon+0xb8>
 80187d6:	69fb      	ldr	r3, [r7, #28]
 80187d8:	68db      	ldr	r3, [r3, #12]
 80187da:	687a      	ldr	r2, [r7, #4]
 80187dc:	429a      	cmp	r2, r3
 80187de:	d104      	bne.n	80187ea <tcp_abandon+0xb2>
 80187e0:	687b      	ldr	r3, [r7, #4]
 80187e2:	68da      	ldr	r2, [r3, #12]
 80187e4:	69fb      	ldr	r3, [r7, #28]
 80187e6:	60da      	str	r2, [r3, #12]
 80187e8:	e005      	b.n	80187f6 <tcp_abandon+0xbe>
 80187ea:	69fb      	ldr	r3, [r7, #28]
 80187ec:	68db      	ldr	r3, [r3, #12]
 80187ee:	61fb      	str	r3, [r7, #28]
 80187f0:	69fb      	ldr	r3, [r7, #28]
 80187f2:	2b00      	cmp	r3, #0
 80187f4:	d1ef      	bne.n	80187d6 <tcp_abandon+0x9e>
 80187f6:	687b      	ldr	r3, [r7, #4]
 80187f8:	2200      	movs	r2, #0
 80187fa:	60da      	str	r2, [r3, #12]
 80187fc:	e00b      	b.n	8018816 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80187fe:	683b      	ldr	r3, [r7, #0]
 8018800:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8018802:	687b      	ldr	r3, [r7, #4]
 8018804:	8adb      	ldrh	r3, [r3, #22]
 8018806:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8018808:	6879      	ldr	r1, [r7, #4]
 801880a:	4828      	ldr	r0, [pc, #160]	; (80188ac <tcp_abandon+0x174>)
 801880c:	f001 fa26 	bl	8019c5c <tcp_pcb_remove>
 8018810:	4b27      	ldr	r3, [pc, #156]	; (80188b0 <tcp_abandon+0x178>)
 8018812:	2201      	movs	r2, #1
 8018814:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8018816:	687b      	ldr	r3, [r7, #4]
 8018818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801881a:	2b00      	cmp	r3, #0
 801881c:	d004      	beq.n	8018828 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 801881e:	687b      	ldr	r3, [r7, #4]
 8018820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018822:	4618      	mov	r0, r3
 8018824:	f000 ff12 	bl	801964c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8018828:	687b      	ldr	r3, [r7, #4]
 801882a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801882c:	2b00      	cmp	r3, #0
 801882e:	d004      	beq.n	801883a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8018830:	687b      	ldr	r3, [r7, #4]
 8018832:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018834:	4618      	mov	r0, r3
 8018836:	f000 ff09 	bl	801964c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801883e:	2b00      	cmp	r3, #0
 8018840:	d004      	beq.n	801884c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8018842:	687b      	ldr	r3, [r7, #4]
 8018844:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018846:	4618      	mov	r0, r3
 8018848:	f000 ff00 	bl	801964c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 801884c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801884e:	2b00      	cmp	r3, #0
 8018850:	d00e      	beq.n	8018870 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8018852:	6879      	ldr	r1, [r7, #4]
 8018854:	687b      	ldr	r3, [r7, #4]
 8018856:	3304      	adds	r3, #4
 8018858:	687a      	ldr	r2, [r7, #4]
 801885a:	8b12      	ldrh	r2, [r2, #24]
 801885c:	9202      	str	r2, [sp, #8]
 801885e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8018860:	9201      	str	r2, [sp, #4]
 8018862:	9300      	str	r3, [sp, #0]
 8018864:	460b      	mov	r3, r1
 8018866:	697a      	ldr	r2, [r7, #20]
 8018868:	69b9      	ldr	r1, [r7, #24]
 801886a:	6878      	ldr	r0, [r7, #4]
 801886c:	f005 fbc6 	bl	801dffc <tcp_rst>
    }
    last_state = pcb->state;
 8018870:	687b      	ldr	r3, [r7, #4]
 8018872:	7d1b      	ldrb	r3, [r3, #20]
 8018874:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8018876:	6878      	ldr	r0, [r7, #4]
 8018878:	f7ff fd34 	bl	80182e4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801887c:	693b      	ldr	r3, [r7, #16]
 801887e:	2b00      	cmp	r3, #0
 8018880:	d004      	beq.n	801888c <tcp_abandon+0x154>
 8018882:	693b      	ldr	r3, [r7, #16]
 8018884:	f06f 010c 	mvn.w	r1, #12
 8018888:	68f8      	ldr	r0, [r7, #12]
 801888a:	4798      	blx	r3
  }
}
 801888c:	3728      	adds	r7, #40	; 0x28
 801888e:	46bd      	mov	sp, r7
 8018890:	bd80      	pop	{r7, pc}
 8018892:	bf00      	nop
 8018894:	08028bec 	.word	0x08028bec
 8018898:	08028d30 	.word	0x08028d30
 801889c:	08028c30 	.word	0x08028c30
 80188a0:	08028d4c 	.word	0x08028d4c
 80188a4:	20021e38 	.word	0x20021e38
 80188a8:	20021e2c 	.word	0x20021e2c
 80188ac:	20021e34 	.word	0x20021e34
 80188b0:	20021e3c 	.word	0x20021e3c

080188b4 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80188b4:	b580      	push	{r7, lr}
 80188b6:	b082      	sub	sp, #8
 80188b8:	af00      	add	r7, sp, #0
 80188ba:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80188bc:	2101      	movs	r1, #1
 80188be:	6878      	ldr	r0, [r7, #4]
 80188c0:	f7ff ff3a 	bl	8018738 <tcp_abandon>
}
 80188c4:	bf00      	nop
 80188c6:	3708      	adds	r7, #8
 80188c8:	46bd      	mov	sp, r7
 80188ca:	bd80      	pop	{r7, pc}

080188cc <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80188cc:	b580      	push	{r7, lr}
 80188ce:	b088      	sub	sp, #32
 80188d0:	af00      	add	r7, sp, #0
 80188d2:	60f8      	str	r0, [r7, #12]
 80188d4:	60b9      	str	r1, [r7, #8]
 80188d6:	4613      	mov	r3, r2
 80188d8:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80188da:	2304      	movs	r3, #4
 80188dc:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80188de:	68bb      	ldr	r3, [r7, #8]
 80188e0:	2b00      	cmp	r3, #0
 80188e2:	d101      	bne.n	80188e8 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 80188e4:	4b3e      	ldr	r3, [pc, #248]	; (80189e0 <tcp_bind+0x114>)
 80188e6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80188e8:	68fb      	ldr	r3, [r7, #12]
 80188ea:	2b00      	cmp	r3, #0
 80188ec:	d109      	bne.n	8018902 <tcp_bind+0x36>
 80188ee:	4b3d      	ldr	r3, [pc, #244]	; (80189e4 <tcp_bind+0x118>)
 80188f0:	f240 22a9 	movw	r2, #681	; 0x2a9
 80188f4:	493c      	ldr	r1, [pc, #240]	; (80189e8 <tcp_bind+0x11c>)
 80188f6:	483d      	ldr	r0, [pc, #244]	; (80189ec <tcp_bind+0x120>)
 80188f8:	f008 fccc 	bl	8021294 <printf>
 80188fc:	f06f 030f 	mvn.w	r3, #15
 8018900:	e06a      	b.n	80189d8 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8018902:	68fb      	ldr	r3, [r7, #12]
 8018904:	7d1b      	ldrb	r3, [r3, #20]
 8018906:	2b00      	cmp	r3, #0
 8018908:	d009      	beq.n	801891e <tcp_bind+0x52>
 801890a:	4b36      	ldr	r3, [pc, #216]	; (80189e4 <tcp_bind+0x118>)
 801890c:	f240 22ab 	movw	r2, #683	; 0x2ab
 8018910:	4937      	ldr	r1, [pc, #220]	; (80189f0 <tcp_bind+0x124>)
 8018912:	4836      	ldr	r0, [pc, #216]	; (80189ec <tcp_bind+0x120>)
 8018914:	f008 fcbe 	bl	8021294 <printf>
 8018918:	f06f 0305 	mvn.w	r3, #5
 801891c:	e05c      	b.n	80189d8 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 801891e:	88fb      	ldrh	r3, [r7, #6]
 8018920:	2b00      	cmp	r3, #0
 8018922:	d109      	bne.n	8018938 <tcp_bind+0x6c>
    port = tcp_new_port();
 8018924:	f000 f914 	bl	8018b50 <tcp_new_port>
 8018928:	4603      	mov	r3, r0
 801892a:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801892c:	88fb      	ldrh	r3, [r7, #6]
 801892e:	2b00      	cmp	r3, #0
 8018930:	d135      	bne.n	801899e <tcp_bind+0xd2>
      return ERR_BUF;
 8018932:	f06f 0301 	mvn.w	r3, #1
 8018936:	e04f      	b.n	80189d8 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8018938:	2300      	movs	r3, #0
 801893a:	61fb      	str	r3, [r7, #28]
 801893c:	e02b      	b.n	8018996 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801893e:	4a2d      	ldr	r2, [pc, #180]	; (80189f4 <tcp_bind+0x128>)
 8018940:	69fb      	ldr	r3, [r7, #28]
 8018942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018946:	681b      	ldr	r3, [r3, #0]
 8018948:	61bb      	str	r3, [r7, #24]
 801894a:	e01e      	b.n	801898a <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 801894c:	69bb      	ldr	r3, [r7, #24]
 801894e:	8adb      	ldrh	r3, [r3, #22]
 8018950:	88fa      	ldrh	r2, [r7, #6]
 8018952:	429a      	cmp	r2, r3
 8018954:	d116      	bne.n	8018984 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8018956:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8018958:	2b00      	cmp	r3, #0
 801895a:	d010      	beq.n	801897e <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 801895c:	69bb      	ldr	r3, [r7, #24]
 801895e:	681b      	ldr	r3, [r3, #0]
 8018960:	2b00      	cmp	r3, #0
 8018962:	d00c      	beq.n	801897e <tcp_bind+0xb2>
 8018964:	68bb      	ldr	r3, [r7, #8]
 8018966:	2b00      	cmp	r3, #0
 8018968:	d009      	beq.n	801897e <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 801896a:	68bb      	ldr	r3, [r7, #8]
 801896c:	681b      	ldr	r3, [r3, #0]
 801896e:	2b00      	cmp	r3, #0
 8018970:	d005      	beq.n	801897e <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8018972:	69bb      	ldr	r3, [r7, #24]
 8018974:	681a      	ldr	r2, [r3, #0]
 8018976:	68bb      	ldr	r3, [r7, #8]
 8018978:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801897a:	429a      	cmp	r2, r3
 801897c:	d102      	bne.n	8018984 <tcp_bind+0xb8>
              return ERR_USE;
 801897e:	f06f 0307 	mvn.w	r3, #7
 8018982:	e029      	b.n	80189d8 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8018984:	69bb      	ldr	r3, [r7, #24]
 8018986:	68db      	ldr	r3, [r3, #12]
 8018988:	61bb      	str	r3, [r7, #24]
 801898a:	69bb      	ldr	r3, [r7, #24]
 801898c:	2b00      	cmp	r3, #0
 801898e:	d1dd      	bne.n	801894c <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8018990:	69fb      	ldr	r3, [r7, #28]
 8018992:	3301      	adds	r3, #1
 8018994:	61fb      	str	r3, [r7, #28]
 8018996:	69fa      	ldr	r2, [r7, #28]
 8018998:	697b      	ldr	r3, [r7, #20]
 801899a:	429a      	cmp	r2, r3
 801899c:	dbcf      	blt.n	801893e <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 801899e:	68bb      	ldr	r3, [r7, #8]
 80189a0:	2b00      	cmp	r3, #0
 80189a2:	d00c      	beq.n	80189be <tcp_bind+0xf2>
 80189a4:	68bb      	ldr	r3, [r7, #8]
 80189a6:	681b      	ldr	r3, [r3, #0]
 80189a8:	2b00      	cmp	r3, #0
 80189aa:	d008      	beq.n	80189be <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 80189ac:	68bb      	ldr	r3, [r7, #8]
 80189ae:	2b00      	cmp	r3, #0
 80189b0:	d002      	beq.n	80189b8 <tcp_bind+0xec>
 80189b2:	68bb      	ldr	r3, [r7, #8]
 80189b4:	681b      	ldr	r3, [r3, #0]
 80189b6:	e000      	b.n	80189ba <tcp_bind+0xee>
 80189b8:	2300      	movs	r3, #0
 80189ba:	68fa      	ldr	r2, [r7, #12]
 80189bc:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80189be:	68fb      	ldr	r3, [r7, #12]
 80189c0:	88fa      	ldrh	r2, [r7, #6]
 80189c2:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80189c4:	4b0c      	ldr	r3, [pc, #48]	; (80189f8 <tcp_bind+0x12c>)
 80189c6:	681a      	ldr	r2, [r3, #0]
 80189c8:	68fb      	ldr	r3, [r7, #12]
 80189ca:	60da      	str	r2, [r3, #12]
 80189cc:	4a0a      	ldr	r2, [pc, #40]	; (80189f8 <tcp_bind+0x12c>)
 80189ce:	68fb      	ldr	r3, [r7, #12]
 80189d0:	6013      	str	r3, [r2, #0]
 80189d2:	f005 fcd5 	bl	801e380 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80189d6:	2300      	movs	r3, #0
}
 80189d8:	4618      	mov	r0, r3
 80189da:	3720      	adds	r7, #32
 80189dc:	46bd      	mov	sp, r7
 80189de:	bd80      	pop	{r7, pc}
 80189e0:	08072dc4 	.word	0x08072dc4
 80189e4:	08028bec 	.word	0x08028bec
 80189e8:	08028d80 	.word	0x08028d80
 80189ec:	08028c30 	.word	0x08028c30
 80189f0:	08028d98 	.word	0x08028d98
 80189f4:	08072d9c 	.word	0x08072d9c
 80189f8:	20021e2c 	.word	0x20021e2c

080189fc <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80189fc:	b580      	push	{r7, lr}
 80189fe:	b084      	sub	sp, #16
 8018a00:	af00      	add	r7, sp, #0
 8018a02:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8018a04:	687b      	ldr	r3, [r7, #4]
 8018a06:	2b00      	cmp	r3, #0
 8018a08:	d106      	bne.n	8018a18 <tcp_update_rcv_ann_wnd+0x1c>
 8018a0a:	4b25      	ldr	r3, [pc, #148]	; (8018aa0 <tcp_update_rcv_ann_wnd+0xa4>)
 8018a0c:	f240 32a6 	movw	r2, #934	; 0x3a6
 8018a10:	4924      	ldr	r1, [pc, #144]	; (8018aa4 <tcp_update_rcv_ann_wnd+0xa8>)
 8018a12:	4825      	ldr	r0, [pc, #148]	; (8018aa8 <tcp_update_rcv_ann_wnd+0xac>)
 8018a14:	f008 fc3e 	bl	8021294 <printf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018a1c:	687a      	ldr	r2, [r7, #4]
 8018a1e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8018a20:	4413      	add	r3, r2
 8018a22:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8018a24:	687b      	ldr	r3, [r7, #4]
 8018a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018a28:	687a      	ldr	r2, [r7, #4]
 8018a2a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8018a2c:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8018a30:	bf28      	it	cs
 8018a32:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8018a36:	b292      	uxth	r2, r2
 8018a38:	4413      	add	r3, r2
 8018a3a:	68fa      	ldr	r2, [r7, #12]
 8018a3c:	1ad3      	subs	r3, r2, r3
 8018a3e:	2b00      	cmp	r3, #0
 8018a40:	db08      	blt.n	8018a54 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8018a42:	687b      	ldr	r3, [r7, #4]
 8018a44:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018a46:	687b      	ldr	r3, [r7, #4]
 8018a48:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8018a4a:	687b      	ldr	r3, [r7, #4]
 8018a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018a4e:	68fa      	ldr	r2, [r7, #12]
 8018a50:	1ad3      	subs	r3, r2, r3
 8018a52:	e020      	b.n	8018a96 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8018a54:	687b      	ldr	r3, [r7, #4]
 8018a56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018a58:	687b      	ldr	r3, [r7, #4]
 8018a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018a5c:	1ad3      	subs	r3, r2, r3
 8018a5e:	2b00      	cmp	r3, #0
 8018a60:	dd03      	ble.n	8018a6a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8018a62:	687b      	ldr	r3, [r7, #4]
 8018a64:	2200      	movs	r2, #0
 8018a66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8018a68:	e014      	b.n	8018a94 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8018a6a:	687b      	ldr	r3, [r7, #4]
 8018a6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018a6e:	687b      	ldr	r3, [r7, #4]
 8018a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018a72:	1ad3      	subs	r3, r2, r3
 8018a74:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8018a76:	68bb      	ldr	r3, [r7, #8]
 8018a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018a7c:	d306      	bcc.n	8018a8c <tcp_update_rcv_ann_wnd+0x90>
 8018a7e:	4b08      	ldr	r3, [pc, #32]	; (8018aa0 <tcp_update_rcv_ann_wnd+0xa4>)
 8018a80:	f240 32b6 	movw	r2, #950	; 0x3b6
 8018a84:	4909      	ldr	r1, [pc, #36]	; (8018aac <tcp_update_rcv_ann_wnd+0xb0>)
 8018a86:	4808      	ldr	r0, [pc, #32]	; (8018aa8 <tcp_update_rcv_ann_wnd+0xac>)
 8018a88:	f008 fc04 	bl	8021294 <printf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8018a8c:	68bb      	ldr	r3, [r7, #8]
 8018a8e:	b29a      	uxth	r2, r3
 8018a90:	687b      	ldr	r3, [r7, #4]
 8018a92:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8018a94:	2300      	movs	r3, #0
  }
}
 8018a96:	4618      	mov	r0, r3
 8018a98:	3710      	adds	r7, #16
 8018a9a:	46bd      	mov	sp, r7
 8018a9c:	bd80      	pop	{r7, pc}
 8018a9e:	bf00      	nop
 8018aa0:	08028bec 	.word	0x08028bec
 8018aa4:	08028e48 	.word	0x08028e48
 8018aa8:	08028c30 	.word	0x08028c30
 8018aac:	08028e6c 	.word	0x08028e6c

08018ab0 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8018ab0:	b580      	push	{r7, lr}
 8018ab2:	b084      	sub	sp, #16
 8018ab4:	af00      	add	r7, sp, #0
 8018ab6:	6078      	str	r0, [r7, #4]
 8018ab8:	460b      	mov	r3, r1
 8018aba:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8018abc:	687b      	ldr	r3, [r7, #4]
 8018abe:	2b00      	cmp	r3, #0
 8018ac0:	d107      	bne.n	8018ad2 <tcp_recved+0x22>
 8018ac2:	4b1f      	ldr	r3, [pc, #124]	; (8018b40 <tcp_recved+0x90>)
 8018ac4:	f240 32cf 	movw	r2, #975	; 0x3cf
 8018ac8:	491e      	ldr	r1, [pc, #120]	; (8018b44 <tcp_recved+0x94>)
 8018aca:	481f      	ldr	r0, [pc, #124]	; (8018b48 <tcp_recved+0x98>)
 8018acc:	f008 fbe2 	bl	8021294 <printf>
 8018ad0:	e032      	b.n	8018b38 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	7d1b      	ldrb	r3, [r3, #20]
 8018ad6:	2b01      	cmp	r3, #1
 8018ad8:	d106      	bne.n	8018ae8 <tcp_recved+0x38>
 8018ada:	4b19      	ldr	r3, [pc, #100]	; (8018b40 <tcp_recved+0x90>)
 8018adc:	f240 32d2 	movw	r2, #978	; 0x3d2
 8018ae0:	491a      	ldr	r1, [pc, #104]	; (8018b4c <tcp_recved+0x9c>)
 8018ae2:	4819      	ldr	r0, [pc, #100]	; (8018b48 <tcp_recved+0x98>)
 8018ae4:	f008 fbd6 	bl	8021294 <printf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8018ae8:	687b      	ldr	r3, [r7, #4]
 8018aea:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018aec:	887b      	ldrh	r3, [r7, #2]
 8018aee:	4413      	add	r3, r2
 8018af0:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8018af2:	89fb      	ldrh	r3, [r7, #14]
 8018af4:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8018af8:	d804      	bhi.n	8018b04 <tcp_recved+0x54>
 8018afa:	687b      	ldr	r3, [r7, #4]
 8018afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018afe:	89fa      	ldrh	r2, [r7, #14]
 8018b00:	429a      	cmp	r2, r3
 8018b02:	d204      	bcs.n	8018b0e <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8018b04:	687b      	ldr	r3, [r7, #4]
 8018b06:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8018b0a:	851a      	strh	r2, [r3, #40]	; 0x28
 8018b0c:	e002      	b.n	8018b14 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8018b0e:	687b      	ldr	r3, [r7, #4]
 8018b10:	89fa      	ldrh	r2, [r7, #14]
 8018b12:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8018b14:	6878      	ldr	r0, [r7, #4]
 8018b16:	f7ff ff71 	bl	80189fc <tcp_update_rcv_ann_wnd>
 8018b1a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8018b1c:	68bb      	ldr	r3, [r7, #8]
 8018b1e:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8018b22:	d309      	bcc.n	8018b38 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8018b24:	687b      	ldr	r3, [r7, #4]
 8018b26:	8b5b      	ldrh	r3, [r3, #26]
 8018b28:	f043 0302 	orr.w	r3, r3, #2
 8018b2c:	b29a      	uxth	r2, r3
 8018b2e:	687b      	ldr	r3, [r7, #4]
 8018b30:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8018b32:	6878      	ldr	r0, [r7, #4]
 8018b34:	f004 fcae 	bl	801d494 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8018b38:	3710      	adds	r7, #16
 8018b3a:	46bd      	mov	sp, r7
 8018b3c:	bd80      	pop	{r7, pc}
 8018b3e:	bf00      	nop
 8018b40:	08028bec 	.word	0x08028bec
 8018b44:	08028e88 	.word	0x08028e88
 8018b48:	08028c30 	.word	0x08028c30
 8018b4c:	08028ea0 	.word	0x08028ea0

08018b50 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8018b50:	b480      	push	{r7}
 8018b52:	b083      	sub	sp, #12
 8018b54:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8018b56:	2300      	movs	r3, #0
 8018b58:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8018b5a:	4b1e      	ldr	r3, [pc, #120]	; (8018bd4 <tcp_new_port+0x84>)
 8018b5c:	881b      	ldrh	r3, [r3, #0]
 8018b5e:	3301      	adds	r3, #1
 8018b60:	b29a      	uxth	r2, r3
 8018b62:	4b1c      	ldr	r3, [pc, #112]	; (8018bd4 <tcp_new_port+0x84>)
 8018b64:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8018b66:	4b1b      	ldr	r3, [pc, #108]	; (8018bd4 <tcp_new_port+0x84>)
 8018b68:	881b      	ldrh	r3, [r3, #0]
 8018b6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018b6e:	4293      	cmp	r3, r2
 8018b70:	d103      	bne.n	8018b7a <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8018b72:	4b18      	ldr	r3, [pc, #96]	; (8018bd4 <tcp_new_port+0x84>)
 8018b74:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8018b78:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8018b7a:	2300      	movs	r3, #0
 8018b7c:	71fb      	strb	r3, [r7, #7]
 8018b7e:	e01e      	b.n	8018bbe <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8018b80:	79fb      	ldrb	r3, [r7, #7]
 8018b82:	4a15      	ldr	r2, [pc, #84]	; (8018bd8 <tcp_new_port+0x88>)
 8018b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018b88:	681b      	ldr	r3, [r3, #0]
 8018b8a:	603b      	str	r3, [r7, #0]
 8018b8c:	e011      	b.n	8018bb2 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8018b8e:	683b      	ldr	r3, [r7, #0]
 8018b90:	8ada      	ldrh	r2, [r3, #22]
 8018b92:	4b10      	ldr	r3, [pc, #64]	; (8018bd4 <tcp_new_port+0x84>)
 8018b94:	881b      	ldrh	r3, [r3, #0]
 8018b96:	429a      	cmp	r2, r3
 8018b98:	d108      	bne.n	8018bac <tcp_new_port+0x5c>
        n++;
 8018b9a:	88bb      	ldrh	r3, [r7, #4]
 8018b9c:	3301      	adds	r3, #1
 8018b9e:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8018ba0:	88bb      	ldrh	r3, [r7, #4]
 8018ba2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8018ba6:	d3d8      	bcc.n	8018b5a <tcp_new_port+0xa>
          return 0;
 8018ba8:	2300      	movs	r3, #0
 8018baa:	e00d      	b.n	8018bc8 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8018bac:	683b      	ldr	r3, [r7, #0]
 8018bae:	68db      	ldr	r3, [r3, #12]
 8018bb0:	603b      	str	r3, [r7, #0]
 8018bb2:	683b      	ldr	r3, [r7, #0]
 8018bb4:	2b00      	cmp	r3, #0
 8018bb6:	d1ea      	bne.n	8018b8e <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8018bb8:	79fb      	ldrb	r3, [r7, #7]
 8018bba:	3301      	adds	r3, #1
 8018bbc:	71fb      	strb	r3, [r7, #7]
 8018bbe:	79fb      	ldrb	r3, [r7, #7]
 8018bc0:	2b03      	cmp	r3, #3
 8018bc2:	d9dd      	bls.n	8018b80 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8018bc4:	4b03      	ldr	r3, [pc, #12]	; (8018bd4 <tcp_new_port+0x84>)
 8018bc6:	881b      	ldrh	r3, [r3, #0]
}
 8018bc8:	4618      	mov	r0, r3
 8018bca:	370c      	adds	r7, #12
 8018bcc:	46bd      	mov	sp, r7
 8018bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bd2:	4770      	bx	lr
 8018bd4:	20009598 	.word	0x20009598
 8018bd8:	08072d9c 	.word	0x08072d9c

08018bdc <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8018bdc:	b580      	push	{r7, lr}
 8018bde:	b08a      	sub	sp, #40	; 0x28
 8018be0:	af00      	add	r7, sp, #0
 8018be2:	60f8      	str	r0, [r7, #12]
 8018be4:	60b9      	str	r1, [r7, #8]
 8018be6:	603b      	str	r3, [r7, #0]
 8018be8:	4613      	mov	r3, r2
 8018bea:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8018bec:	2300      	movs	r3, #0
 8018bee:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8018bf0:	68fb      	ldr	r3, [r7, #12]
 8018bf2:	2b00      	cmp	r3, #0
 8018bf4:	d109      	bne.n	8018c0a <tcp_connect+0x2e>
 8018bf6:	4b7d      	ldr	r3, [pc, #500]	; (8018dec <tcp_connect+0x210>)
 8018bf8:	f240 4235 	movw	r2, #1077	; 0x435
 8018bfc:	497c      	ldr	r1, [pc, #496]	; (8018df0 <tcp_connect+0x214>)
 8018bfe:	487d      	ldr	r0, [pc, #500]	; (8018df4 <tcp_connect+0x218>)
 8018c00:	f008 fb48 	bl	8021294 <printf>
 8018c04:	f06f 030f 	mvn.w	r3, #15
 8018c08:	e0ec      	b.n	8018de4 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8018c0a:	68bb      	ldr	r3, [r7, #8]
 8018c0c:	2b00      	cmp	r3, #0
 8018c0e:	d109      	bne.n	8018c24 <tcp_connect+0x48>
 8018c10:	4b76      	ldr	r3, [pc, #472]	; (8018dec <tcp_connect+0x210>)
 8018c12:	f240 4236 	movw	r2, #1078	; 0x436
 8018c16:	4978      	ldr	r1, [pc, #480]	; (8018df8 <tcp_connect+0x21c>)
 8018c18:	4876      	ldr	r0, [pc, #472]	; (8018df4 <tcp_connect+0x218>)
 8018c1a:	f008 fb3b 	bl	8021294 <printf>
 8018c1e:	f06f 030f 	mvn.w	r3, #15
 8018c22:	e0df      	b.n	8018de4 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8018c24:	68fb      	ldr	r3, [r7, #12]
 8018c26:	7d1b      	ldrb	r3, [r3, #20]
 8018c28:	2b00      	cmp	r3, #0
 8018c2a:	d009      	beq.n	8018c40 <tcp_connect+0x64>
 8018c2c:	4b6f      	ldr	r3, [pc, #444]	; (8018dec <tcp_connect+0x210>)
 8018c2e:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8018c32:	4972      	ldr	r1, [pc, #456]	; (8018dfc <tcp_connect+0x220>)
 8018c34:	486f      	ldr	r0, [pc, #444]	; (8018df4 <tcp_connect+0x218>)
 8018c36:	f008 fb2d 	bl	8021294 <printf>
 8018c3a:	f06f 0309 	mvn.w	r3, #9
 8018c3e:	e0d1      	b.n	8018de4 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8018c40:	68bb      	ldr	r3, [r7, #8]
 8018c42:	2b00      	cmp	r3, #0
 8018c44:	d002      	beq.n	8018c4c <tcp_connect+0x70>
 8018c46:	68bb      	ldr	r3, [r7, #8]
 8018c48:	681b      	ldr	r3, [r3, #0]
 8018c4a:	e000      	b.n	8018c4e <tcp_connect+0x72>
 8018c4c:	2300      	movs	r3, #0
 8018c4e:	68fa      	ldr	r2, [r7, #12]
 8018c50:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8018c52:	68fb      	ldr	r3, [r7, #12]
 8018c54:	88fa      	ldrh	r2, [r7, #6]
 8018c56:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8018c58:	68fb      	ldr	r3, [r7, #12]
 8018c5a:	7a1b      	ldrb	r3, [r3, #8]
 8018c5c:	2b00      	cmp	r3, #0
 8018c5e:	d006      	beq.n	8018c6e <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8018c60:	68fb      	ldr	r3, [r7, #12]
 8018c62:	7a1b      	ldrb	r3, [r3, #8]
 8018c64:	4618      	mov	r0, r3
 8018c66:	f7fe fc9f 	bl	80175a8 <netif_get_by_index>
 8018c6a:	6278      	str	r0, [r7, #36]	; 0x24
 8018c6c:	e005      	b.n	8018c7a <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8018c6e:	68fb      	ldr	r3, [r7, #12]
 8018c70:	3304      	adds	r3, #4
 8018c72:	4618      	mov	r0, r3
 8018c74:	f006 ffcc 	bl	801fc10 <ip4_route>
 8018c78:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 8018c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c7c:	2b00      	cmp	r3, #0
 8018c7e:	d102      	bne.n	8018c86 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8018c80:	f06f 0303 	mvn.w	r3, #3
 8018c84:	e0ae      	b.n	8018de4 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8018c86:	68fb      	ldr	r3, [r7, #12]
 8018c88:	2b00      	cmp	r3, #0
 8018c8a:	d003      	beq.n	8018c94 <tcp_connect+0xb8>
 8018c8c:	68fb      	ldr	r3, [r7, #12]
 8018c8e:	681b      	ldr	r3, [r3, #0]
 8018c90:	2b00      	cmp	r3, #0
 8018c92:	d111      	bne.n	8018cb8 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8018c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c96:	2b00      	cmp	r3, #0
 8018c98:	d002      	beq.n	8018ca0 <tcp_connect+0xc4>
 8018c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c9c:	3304      	adds	r3, #4
 8018c9e:	e000      	b.n	8018ca2 <tcp_connect+0xc6>
 8018ca0:	2300      	movs	r3, #0
 8018ca2:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8018ca4:	69fb      	ldr	r3, [r7, #28]
 8018ca6:	2b00      	cmp	r3, #0
 8018ca8:	d102      	bne.n	8018cb0 <tcp_connect+0xd4>
      return ERR_RTE;
 8018caa:	f06f 0303 	mvn.w	r3, #3
 8018cae:	e099      	b.n	8018de4 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8018cb0:	69fb      	ldr	r3, [r7, #28]
 8018cb2:	681a      	ldr	r2, [r3, #0]
 8018cb4:	68fb      	ldr	r3, [r7, #12]
 8018cb6:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8018cb8:	68fb      	ldr	r3, [r7, #12]
 8018cba:	8adb      	ldrh	r3, [r3, #22]
 8018cbc:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 8018cbe:	68fb      	ldr	r3, [r7, #12]
 8018cc0:	8adb      	ldrh	r3, [r3, #22]
 8018cc2:	2b00      	cmp	r3, #0
 8018cc4:	d10c      	bne.n	8018ce0 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8018cc6:	f7ff ff43 	bl	8018b50 <tcp_new_port>
 8018cca:	4603      	mov	r3, r0
 8018ccc:	461a      	mov	r2, r3
 8018cce:	68fb      	ldr	r3, [r7, #12]
 8018cd0:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 8018cd2:	68fb      	ldr	r3, [r7, #12]
 8018cd4:	8adb      	ldrh	r3, [r3, #22]
 8018cd6:	2b00      	cmp	r3, #0
 8018cd8:	d102      	bne.n	8018ce0 <tcp_connect+0x104>
      return ERR_BUF;
 8018cda:	f06f 0301 	mvn.w	r3, #1
 8018cde:	e081      	b.n	8018de4 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8018ce0:	68f8      	ldr	r0, [r7, #12]
 8018ce2:	f001 f84f 	bl	8019d84 <tcp_next_iss>
 8018ce6:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8018ce8:	68fb      	ldr	r3, [r7, #12]
 8018cea:	2200      	movs	r2, #0
 8018cec:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 8018cee:	68fb      	ldr	r3, [r7, #12]
 8018cf0:	697a      	ldr	r2, [r7, #20]
 8018cf2:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 8018cf4:	697b      	ldr	r3, [r7, #20]
 8018cf6:	1e5a      	subs	r2, r3, #1
 8018cf8:	68fb      	ldr	r3, [r7, #12]
 8018cfa:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 8018cfc:	697b      	ldr	r3, [r7, #20]
 8018cfe:	1e5a      	subs	r2, r3, #1
 8018d00:	68fb      	ldr	r3, [r7, #12]
 8018d02:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 8018d04:	697b      	ldr	r3, [r7, #20]
 8018d06:	1e5a      	subs	r2, r3, #1
 8018d08:	68fb      	ldr	r3, [r7, #12]
 8018d0a:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8018d0c:	68fb      	ldr	r3, [r7, #12]
 8018d0e:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8018d12:	855a      	strh	r2, [r3, #42]	; 0x2a
 8018d14:	68fb      	ldr	r3, [r7, #12]
 8018d16:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8018d18:	68fb      	ldr	r3, [r7, #12]
 8018d1a:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8018d1c:	68fb      	ldr	r3, [r7, #12]
 8018d1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018d20:	68fb      	ldr	r3, [r7, #12]
 8018d22:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 8018d24:	68fb      	ldr	r3, [r7, #12]
 8018d26:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8018d2a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 8018d2e:	68fb      	ldr	r3, [r7, #12]
 8018d30:	f44f 7206 	mov.w	r2, #536	; 0x218
 8018d34:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8018d36:	68fb      	ldr	r3, [r7, #12]
 8018d38:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 8018d3a:	68fb      	ldr	r3, [r7, #12]
 8018d3c:	3304      	adds	r3, #4
 8018d3e:	461a      	mov	r2, r3
 8018d40:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018d42:	f001 f845 	bl	8019dd0 <tcp_eff_send_mss_netif>
 8018d46:	4603      	mov	r3, r0
 8018d48:	461a      	mov	r2, r3
 8018d4a:	68fb      	ldr	r3, [r7, #12]
 8018d4c:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8018d4e:	68fb      	ldr	r3, [r7, #12]
 8018d50:	2201      	movs	r2, #1
 8018d52:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 8018d56:	68fb      	ldr	r3, [r7, #12]
 8018d58:	683a      	ldr	r2, [r7, #0]
 8018d5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8018d5e:	2102      	movs	r1, #2
 8018d60:	68f8      	ldr	r0, [r7, #12]
 8018d62:	f004 faa9 	bl	801d2b8 <tcp_enqueue_flags>
 8018d66:	4603      	mov	r3, r0
 8018d68:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 8018d6a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018d6e:	2b00      	cmp	r3, #0
 8018d70:	d136      	bne.n	8018de0 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8018d72:	68fb      	ldr	r3, [r7, #12]
 8018d74:	2202      	movs	r2, #2
 8018d76:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 8018d78:	8b7b      	ldrh	r3, [r7, #26]
 8018d7a:	2b00      	cmp	r3, #0
 8018d7c:	d021      	beq.n	8018dc2 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8018d7e:	4b20      	ldr	r3, [pc, #128]	; (8018e00 <tcp_connect+0x224>)
 8018d80:	681b      	ldr	r3, [r3, #0]
 8018d82:	68fa      	ldr	r2, [r7, #12]
 8018d84:	429a      	cmp	r2, r3
 8018d86:	d105      	bne.n	8018d94 <tcp_connect+0x1b8>
 8018d88:	4b1d      	ldr	r3, [pc, #116]	; (8018e00 <tcp_connect+0x224>)
 8018d8a:	681b      	ldr	r3, [r3, #0]
 8018d8c:	68db      	ldr	r3, [r3, #12]
 8018d8e:	4a1c      	ldr	r2, [pc, #112]	; (8018e00 <tcp_connect+0x224>)
 8018d90:	6013      	str	r3, [r2, #0]
 8018d92:	e013      	b.n	8018dbc <tcp_connect+0x1e0>
 8018d94:	4b1a      	ldr	r3, [pc, #104]	; (8018e00 <tcp_connect+0x224>)
 8018d96:	681b      	ldr	r3, [r3, #0]
 8018d98:	623b      	str	r3, [r7, #32]
 8018d9a:	e00c      	b.n	8018db6 <tcp_connect+0x1da>
 8018d9c:	6a3b      	ldr	r3, [r7, #32]
 8018d9e:	68db      	ldr	r3, [r3, #12]
 8018da0:	68fa      	ldr	r2, [r7, #12]
 8018da2:	429a      	cmp	r2, r3
 8018da4:	d104      	bne.n	8018db0 <tcp_connect+0x1d4>
 8018da6:	68fb      	ldr	r3, [r7, #12]
 8018da8:	68da      	ldr	r2, [r3, #12]
 8018daa:	6a3b      	ldr	r3, [r7, #32]
 8018dac:	60da      	str	r2, [r3, #12]
 8018dae:	e005      	b.n	8018dbc <tcp_connect+0x1e0>
 8018db0:	6a3b      	ldr	r3, [r7, #32]
 8018db2:	68db      	ldr	r3, [r3, #12]
 8018db4:	623b      	str	r3, [r7, #32]
 8018db6:	6a3b      	ldr	r3, [r7, #32]
 8018db8:	2b00      	cmp	r3, #0
 8018dba:	d1ef      	bne.n	8018d9c <tcp_connect+0x1c0>
 8018dbc:	68fb      	ldr	r3, [r7, #12]
 8018dbe:	2200      	movs	r2, #0
 8018dc0:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 8018dc2:	4b10      	ldr	r3, [pc, #64]	; (8018e04 <tcp_connect+0x228>)
 8018dc4:	681a      	ldr	r2, [r3, #0]
 8018dc6:	68fb      	ldr	r3, [r7, #12]
 8018dc8:	60da      	str	r2, [r3, #12]
 8018dca:	4a0e      	ldr	r2, [pc, #56]	; (8018e04 <tcp_connect+0x228>)
 8018dcc:	68fb      	ldr	r3, [r7, #12]
 8018dce:	6013      	str	r3, [r2, #0]
 8018dd0:	f005 fad6 	bl	801e380 <tcp_timer_needed>
 8018dd4:	4b0c      	ldr	r3, [pc, #48]	; (8018e08 <tcp_connect+0x22c>)
 8018dd6:	2201      	movs	r2, #1
 8018dd8:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 8018dda:	68f8      	ldr	r0, [r7, #12]
 8018ddc:	f004 fb5a 	bl	801d494 <tcp_output>
  }
  return ret;
 8018de0:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8018de4:	4618      	mov	r0, r3
 8018de6:	3728      	adds	r7, #40	; 0x28
 8018de8:	46bd      	mov	sp, r7
 8018dea:	bd80      	pop	{r7, pc}
 8018dec:	08028bec 	.word	0x08028bec
 8018df0:	08028ec8 	.word	0x08028ec8
 8018df4:	08028c30 	.word	0x08028c30
 8018df8:	08028ee4 	.word	0x08028ee4
 8018dfc:	08028f00 	.word	0x08028f00
 8018e00:	20021e2c 	.word	0x20021e2c
 8018e04:	20021e34 	.word	0x20021e34
 8018e08:	20021e3c 	.word	0x20021e3c

08018e0c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8018e0c:	b5b0      	push	{r4, r5, r7, lr}
 8018e0e:	b090      	sub	sp, #64	; 0x40
 8018e10:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8018e12:	2300      	movs	r3, #0
 8018e14:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8018e18:	4b94      	ldr	r3, [pc, #592]	; (801906c <tcp_slowtmr+0x260>)
 8018e1a:	681b      	ldr	r3, [r3, #0]
 8018e1c:	3301      	adds	r3, #1
 8018e1e:	4a93      	ldr	r2, [pc, #588]	; (801906c <tcp_slowtmr+0x260>)
 8018e20:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8018e22:	4b93      	ldr	r3, [pc, #588]	; (8019070 <tcp_slowtmr+0x264>)
 8018e24:	781b      	ldrb	r3, [r3, #0]
 8018e26:	3301      	adds	r3, #1
 8018e28:	b2da      	uxtb	r2, r3
 8018e2a:	4b91      	ldr	r3, [pc, #580]	; (8019070 <tcp_slowtmr+0x264>)
 8018e2c:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8018e2e:	2300      	movs	r3, #0
 8018e30:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8018e32:	4b90      	ldr	r3, [pc, #576]	; (8019074 <tcp_slowtmr+0x268>)
 8018e34:	681b      	ldr	r3, [r3, #0]
 8018e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8018e38:	e29f      	b.n	801937a <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8018e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e3c:	7d1b      	ldrb	r3, [r3, #20]
 8018e3e:	2b00      	cmp	r3, #0
 8018e40:	d106      	bne.n	8018e50 <tcp_slowtmr+0x44>
 8018e42:	4b8d      	ldr	r3, [pc, #564]	; (8019078 <tcp_slowtmr+0x26c>)
 8018e44:	f240 42be 	movw	r2, #1214	; 0x4be
 8018e48:	498c      	ldr	r1, [pc, #560]	; (801907c <tcp_slowtmr+0x270>)
 8018e4a:	488d      	ldr	r0, [pc, #564]	; (8019080 <tcp_slowtmr+0x274>)
 8018e4c:	f008 fa22 	bl	8021294 <printf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8018e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e52:	7d1b      	ldrb	r3, [r3, #20]
 8018e54:	2b01      	cmp	r3, #1
 8018e56:	d106      	bne.n	8018e66 <tcp_slowtmr+0x5a>
 8018e58:	4b87      	ldr	r3, [pc, #540]	; (8019078 <tcp_slowtmr+0x26c>)
 8018e5a:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8018e5e:	4989      	ldr	r1, [pc, #548]	; (8019084 <tcp_slowtmr+0x278>)
 8018e60:	4887      	ldr	r0, [pc, #540]	; (8019080 <tcp_slowtmr+0x274>)
 8018e62:	f008 fa17 	bl	8021294 <printf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8018e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e68:	7d1b      	ldrb	r3, [r3, #20]
 8018e6a:	2b0a      	cmp	r3, #10
 8018e6c:	d106      	bne.n	8018e7c <tcp_slowtmr+0x70>
 8018e6e:	4b82      	ldr	r3, [pc, #520]	; (8019078 <tcp_slowtmr+0x26c>)
 8018e70:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8018e74:	4984      	ldr	r1, [pc, #528]	; (8019088 <tcp_slowtmr+0x27c>)
 8018e76:	4882      	ldr	r0, [pc, #520]	; (8019080 <tcp_slowtmr+0x274>)
 8018e78:	f008 fa0c 	bl	8021294 <printf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8018e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e7e:	7f9a      	ldrb	r2, [r3, #30]
 8018e80:	4b7b      	ldr	r3, [pc, #492]	; (8019070 <tcp_slowtmr+0x264>)
 8018e82:	781b      	ldrb	r3, [r3, #0]
 8018e84:	429a      	cmp	r2, r3
 8018e86:	d105      	bne.n	8018e94 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8018e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e8a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8018e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e8e:	68db      	ldr	r3, [r3, #12]
 8018e90:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8018e92:	e272      	b.n	801937a <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 8018e94:	4b76      	ldr	r3, [pc, #472]	; (8019070 <tcp_slowtmr+0x264>)
 8018e96:	781a      	ldrb	r2, [r3, #0]
 8018e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e9a:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8018e9c:	2300      	movs	r3, #0
 8018e9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8018ea2:	2300      	movs	r3, #0
 8018ea4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8018ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018eaa:	7d1b      	ldrb	r3, [r3, #20]
 8018eac:	2b02      	cmp	r3, #2
 8018eae:	d10a      	bne.n	8018ec6 <tcp_slowtmr+0xba>
 8018eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018eb2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018eb6:	2b05      	cmp	r3, #5
 8018eb8:	d905      	bls.n	8018ec6 <tcp_slowtmr+0xba>
      ++pcb_remove;
 8018eba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018ebe:	3301      	adds	r3, #1
 8018ec0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018ec4:	e11e      	b.n	8019104 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8018ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ec8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018ecc:	2b0b      	cmp	r3, #11
 8018ece:	d905      	bls.n	8018edc <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8018ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018ed4:	3301      	adds	r3, #1
 8018ed6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018eda:	e113      	b.n	8019104 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8018edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ede:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8018ee2:	2b00      	cmp	r3, #0
 8018ee4:	d075      	beq.n	8018fd2 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8018ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018eea:	2b00      	cmp	r3, #0
 8018eec:	d006      	beq.n	8018efc <tcp_slowtmr+0xf0>
 8018eee:	4b62      	ldr	r3, [pc, #392]	; (8019078 <tcp_slowtmr+0x26c>)
 8018ef0:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8018ef4:	4965      	ldr	r1, [pc, #404]	; (801908c <tcp_slowtmr+0x280>)
 8018ef6:	4862      	ldr	r0, [pc, #392]	; (8019080 <tcp_slowtmr+0x274>)
 8018ef8:	f008 f9cc 	bl	8021294 <printf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8018efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018efe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018f00:	2b00      	cmp	r3, #0
 8018f02:	d106      	bne.n	8018f12 <tcp_slowtmr+0x106>
 8018f04:	4b5c      	ldr	r3, [pc, #368]	; (8019078 <tcp_slowtmr+0x26c>)
 8018f06:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8018f0a:	4961      	ldr	r1, [pc, #388]	; (8019090 <tcp_slowtmr+0x284>)
 8018f0c:	485c      	ldr	r0, [pc, #368]	; (8019080 <tcp_slowtmr+0x274>)
 8018f0e:	f008 f9c1 	bl	8021294 <printf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8018f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f14:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8018f18:	2b0b      	cmp	r3, #11
 8018f1a:	d905      	bls.n	8018f28 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8018f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018f20:	3301      	adds	r3, #1
 8018f22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018f26:	e0ed      	b.n	8019104 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8018f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f2a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8018f2e:	3b01      	subs	r3, #1
 8018f30:	4a58      	ldr	r2, [pc, #352]	; (8019094 <tcp_slowtmr+0x288>)
 8018f32:	5cd3      	ldrb	r3, [r2, r3]
 8018f34:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8018f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f38:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8018f3c:	7c7a      	ldrb	r2, [r7, #17]
 8018f3e:	429a      	cmp	r2, r3
 8018f40:	d907      	bls.n	8018f52 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8018f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f44:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8018f48:	3301      	adds	r3, #1
 8018f4a:	b2da      	uxtb	r2, r3
 8018f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f4e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8018f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f54:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8018f58:	7c7a      	ldrb	r2, [r7, #17]
 8018f5a:	429a      	cmp	r2, r3
 8018f5c:	f200 80d2 	bhi.w	8019104 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8018f60:	2301      	movs	r3, #1
 8018f62:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8018f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f66:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018f6a:	2b00      	cmp	r3, #0
 8018f6c:	d108      	bne.n	8018f80 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8018f6e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8018f70:	f005 f938 	bl	801e1e4 <tcp_zero_window_probe>
 8018f74:	4603      	mov	r3, r0
 8018f76:	2b00      	cmp	r3, #0
 8018f78:	d014      	beq.n	8018fa4 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8018f7a:	2300      	movs	r3, #0
 8018f7c:	623b      	str	r3, [r7, #32]
 8018f7e:	e011      	b.n	8018fa4 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8018f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f82:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018f86:	4619      	mov	r1, r3
 8018f88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8018f8a:	f003 fffd 	bl	801cf88 <tcp_split_unsent_seg>
 8018f8e:	4603      	mov	r3, r0
 8018f90:	2b00      	cmp	r3, #0
 8018f92:	d107      	bne.n	8018fa4 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8018f94:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8018f96:	f004 fa7d 	bl	801d494 <tcp_output>
 8018f9a:	4603      	mov	r3, r0
 8018f9c:	2b00      	cmp	r3, #0
 8018f9e:	d101      	bne.n	8018fa4 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8018fa0:	2300      	movs	r3, #0
 8018fa2:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8018fa4:	6a3b      	ldr	r3, [r7, #32]
 8018fa6:	2b00      	cmp	r3, #0
 8018fa8:	f000 80ac 	beq.w	8019104 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8018fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fae:	2200      	movs	r2, #0
 8018fb0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8018fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fb6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8018fba:	2b06      	cmp	r3, #6
 8018fbc:	f200 80a2 	bhi.w	8019104 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8018fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fc2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8018fc6:	3301      	adds	r3, #1
 8018fc8:	b2da      	uxtb	r2, r3
 8018fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fcc:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8018fd0:	e098      	b.n	8019104 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8018fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fd4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018fd8:	2b00      	cmp	r3, #0
 8018fda:	db0f      	blt.n	8018ffc <tcp_slowtmr+0x1f0>
 8018fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fde:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018fe2:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8018fe6:	4293      	cmp	r3, r2
 8018fe8:	d008      	beq.n	8018ffc <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8018fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fec:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018ff0:	b29b      	uxth	r3, r3
 8018ff2:	3301      	adds	r3, #1
 8018ff4:	b29b      	uxth	r3, r3
 8018ff6:	b21a      	sxth	r2, r3
 8018ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ffa:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8018ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ffe:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8019002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019004:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8019008:	429a      	cmp	r2, r3
 801900a:	db7b      	blt.n	8019104 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801900c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801900e:	f004 fd33 	bl	801da78 <tcp_rexmit_rto_prepare>
 8019012:	4603      	mov	r3, r0
 8019014:	2b00      	cmp	r3, #0
 8019016:	d007      	beq.n	8019028 <tcp_slowtmr+0x21c>
 8019018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801901a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801901c:	2b00      	cmp	r3, #0
 801901e:	d171      	bne.n	8019104 <tcp_slowtmr+0x2f8>
 8019020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019022:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019024:	2b00      	cmp	r3, #0
 8019026:	d06d      	beq.n	8019104 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8019028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801902a:	7d1b      	ldrb	r3, [r3, #20]
 801902c:	2b02      	cmp	r3, #2
 801902e:	d03a      	beq.n	80190a6 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8019030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019032:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019036:	2b0c      	cmp	r3, #12
 8019038:	bf28      	it	cs
 801903a:	230c      	movcs	r3, #12
 801903c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801903e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019040:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8019044:	10db      	asrs	r3, r3, #3
 8019046:	b21b      	sxth	r3, r3
 8019048:	461a      	mov	r2, r3
 801904a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801904c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8019050:	4413      	add	r3, r2
 8019052:	7efa      	ldrb	r2, [r7, #27]
 8019054:	4910      	ldr	r1, [pc, #64]	; (8019098 <tcp_slowtmr+0x28c>)
 8019056:	5c8a      	ldrb	r2, [r1, r2]
 8019058:	4093      	lsls	r3, r2
 801905a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801905c:	697b      	ldr	r3, [r7, #20]
 801905e:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8019062:	4293      	cmp	r3, r2
 8019064:	dc1a      	bgt.n	801909c <tcp_slowtmr+0x290>
 8019066:	697b      	ldr	r3, [r7, #20]
 8019068:	b21a      	sxth	r2, r3
 801906a:	e019      	b.n	80190a0 <tcp_slowtmr+0x294>
 801906c:	20021e28 	.word	0x20021e28
 8019070:	20021e3e 	.word	0x20021e3e
 8019074:	20021e34 	.word	0x20021e34
 8019078:	08028bec 	.word	0x08028bec
 801907c:	08028f30 	.word	0x08028f30
 8019080:	08028c30 	.word	0x08028c30
 8019084:	08028f5c 	.word	0x08028f5c
 8019088:	08028f88 	.word	0x08028f88
 801908c:	08028fb8 	.word	0x08028fb8
 8019090:	08028fec 	.word	0x08028fec
 8019094:	08072d94 	.word	0x08072d94
 8019098:	08072d84 	.word	0x08072d84
 801909c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80190a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190a2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 80190a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190a8:	2200      	movs	r2, #0
 80190aa:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80190ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190ae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80190b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190b4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80190b8:	4293      	cmp	r3, r2
 80190ba:	bf28      	it	cs
 80190bc:	4613      	movcs	r3, r2
 80190be:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80190c0:	8a7b      	ldrh	r3, [r7, #18]
 80190c2:	085b      	lsrs	r3, r3, #1
 80190c4:	b29a      	uxth	r2, r3
 80190c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190c8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80190cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190ce:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80190d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80190d6:	005b      	lsls	r3, r3, #1
 80190d8:	b29b      	uxth	r3, r3
 80190da:	429a      	cmp	r2, r3
 80190dc:	d206      	bcs.n	80190ec <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80190de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80190e2:	005b      	lsls	r3, r3, #1
 80190e4:	b29a      	uxth	r2, r3
 80190e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190e8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 80190ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190ee:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80190f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190f2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 80190f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190f8:	2200      	movs	r2, #0
 80190fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 80190fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8019100:	f004 fd2a 	bl	801db58 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8019104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019106:	7d1b      	ldrb	r3, [r3, #20]
 8019108:	2b06      	cmp	r3, #6
 801910a:	d111      	bne.n	8019130 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 801910c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801910e:	8b5b      	ldrh	r3, [r3, #26]
 8019110:	f003 0310 	and.w	r3, r3, #16
 8019114:	2b00      	cmp	r3, #0
 8019116:	d00b      	beq.n	8019130 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8019118:	4b9d      	ldr	r3, [pc, #628]	; (8019390 <tcp_slowtmr+0x584>)
 801911a:	681a      	ldr	r2, [r3, #0]
 801911c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801911e:	6a1b      	ldr	r3, [r3, #32]
 8019120:	1ad3      	subs	r3, r2, r3
 8019122:	2b28      	cmp	r3, #40	; 0x28
 8019124:	d904      	bls.n	8019130 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8019126:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801912a:	3301      	adds	r3, #1
 801912c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8019130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019132:	7a5b      	ldrb	r3, [r3, #9]
 8019134:	f003 0308 	and.w	r3, r3, #8
 8019138:	2b00      	cmp	r3, #0
 801913a:	d04c      	beq.n	80191d6 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 801913c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801913e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8019140:	2b04      	cmp	r3, #4
 8019142:	d003      	beq.n	801914c <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8019144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019146:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8019148:	2b07      	cmp	r3, #7
 801914a:	d144      	bne.n	80191d6 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801914c:	4b90      	ldr	r3, [pc, #576]	; (8019390 <tcp_slowtmr+0x584>)
 801914e:	681a      	ldr	r2, [r3, #0]
 8019150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019152:	6a1b      	ldr	r3, [r3, #32]
 8019154:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8019156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019158:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801915c:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8019160:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 8019164:	498b      	ldr	r1, [pc, #556]	; (8019394 <tcp_slowtmr+0x588>)
 8019166:	fba1 1303 	umull	r1, r3, r1, r3
 801916a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801916c:	429a      	cmp	r2, r3
 801916e:	d90a      	bls.n	8019186 <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8019170:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019174:	3301      	adds	r3, #1
 8019176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 801917a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801917e:	3301      	adds	r3, #1
 8019180:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8019184:	e027      	b.n	80191d6 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8019186:	4b82      	ldr	r3, [pc, #520]	; (8019390 <tcp_slowtmr+0x584>)
 8019188:	681a      	ldr	r2, [r3, #0]
 801918a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801918c:	6a1b      	ldr	r3, [r3, #32]
 801918e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8019190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019192:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8019196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019198:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801919c:	4618      	mov	r0, r3
 801919e:	4b7e      	ldr	r3, [pc, #504]	; (8019398 <tcp_slowtmr+0x58c>)
 80191a0:	fb00 f303 	mul.w	r3, r0, r3
 80191a4:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80191a6:	497b      	ldr	r1, [pc, #492]	; (8019394 <tcp_slowtmr+0x588>)
 80191a8:	fba1 1303 	umull	r1, r3, r1, r3
 80191ac:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80191ae:	429a      	cmp	r2, r3
 80191b0:	d911      	bls.n	80191d6 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 80191b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80191b4:	f004 ffd6 	bl	801e164 <tcp_keepalive>
 80191b8:	4603      	mov	r3, r0
 80191ba:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 80191be:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80191c2:	2b00      	cmp	r3, #0
 80191c4:	d107      	bne.n	80191d6 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 80191c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80191c8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80191cc:	3301      	adds	r3, #1
 80191ce:	b2da      	uxtb	r2, r3
 80191d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80191d2:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 80191d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80191d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80191da:	2b00      	cmp	r3, #0
 80191dc:	d011      	beq.n	8019202 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 80191de:	4b6c      	ldr	r3, [pc, #432]	; (8019390 <tcp_slowtmr+0x584>)
 80191e0:	681a      	ldr	r2, [r3, #0]
 80191e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80191e4:	6a1b      	ldr	r3, [r3, #32]
 80191e6:	1ad2      	subs	r2, r2, r3
 80191e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80191ea:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80191ee:	4619      	mov	r1, r3
 80191f0:	460b      	mov	r3, r1
 80191f2:	005b      	lsls	r3, r3, #1
 80191f4:	440b      	add	r3, r1
 80191f6:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80191f8:	429a      	cmp	r2, r3
 80191fa:	d302      	bcc.n	8019202 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 80191fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80191fe:	f000 fe91 	bl	8019f24 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8019202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019204:	7d1b      	ldrb	r3, [r3, #20]
 8019206:	2b03      	cmp	r3, #3
 8019208:	d10b      	bne.n	8019222 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801920a:	4b61      	ldr	r3, [pc, #388]	; (8019390 <tcp_slowtmr+0x584>)
 801920c:	681a      	ldr	r2, [r3, #0]
 801920e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019210:	6a1b      	ldr	r3, [r3, #32]
 8019212:	1ad3      	subs	r3, r2, r3
 8019214:	2b28      	cmp	r3, #40	; 0x28
 8019216:	d904      	bls.n	8019222 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8019218:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801921c:	3301      	adds	r3, #1
 801921e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8019222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019224:	7d1b      	ldrb	r3, [r3, #20]
 8019226:	2b09      	cmp	r3, #9
 8019228:	d10b      	bne.n	8019242 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801922a:	4b59      	ldr	r3, [pc, #356]	; (8019390 <tcp_slowtmr+0x584>)
 801922c:	681a      	ldr	r2, [r3, #0]
 801922e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019230:	6a1b      	ldr	r3, [r3, #32]
 8019232:	1ad3      	subs	r3, r2, r3
 8019234:	2bf0      	cmp	r3, #240	; 0xf0
 8019236:	d904      	bls.n	8019242 <tcp_slowtmr+0x436>
        ++pcb_remove;
 8019238:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801923c:	3301      	adds	r3, #1
 801923e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8019242:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019246:	2b00      	cmp	r3, #0
 8019248:	d060      	beq.n	801930c <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801924a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801924c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8019250:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8019252:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8019254:	f000 fcb2 	bl	8019bbc <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8019258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801925a:	2b00      	cmp	r3, #0
 801925c:	d010      	beq.n	8019280 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801925e:	4b4f      	ldr	r3, [pc, #316]	; (801939c <tcp_slowtmr+0x590>)
 8019260:	681b      	ldr	r3, [r3, #0]
 8019262:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019264:	429a      	cmp	r2, r3
 8019266:	d106      	bne.n	8019276 <tcp_slowtmr+0x46a>
 8019268:	4b4d      	ldr	r3, [pc, #308]	; (80193a0 <tcp_slowtmr+0x594>)
 801926a:	f240 526d 	movw	r2, #1389	; 0x56d
 801926e:	494d      	ldr	r1, [pc, #308]	; (80193a4 <tcp_slowtmr+0x598>)
 8019270:	484d      	ldr	r0, [pc, #308]	; (80193a8 <tcp_slowtmr+0x59c>)
 8019272:	f008 f80f 	bl	8021294 <printf>
        prev->next = pcb->next;
 8019276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019278:	68da      	ldr	r2, [r3, #12]
 801927a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801927c:	60da      	str	r2, [r3, #12]
 801927e:	e00f      	b.n	80192a0 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8019280:	4b46      	ldr	r3, [pc, #280]	; (801939c <tcp_slowtmr+0x590>)
 8019282:	681b      	ldr	r3, [r3, #0]
 8019284:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019286:	429a      	cmp	r2, r3
 8019288:	d006      	beq.n	8019298 <tcp_slowtmr+0x48c>
 801928a:	4b45      	ldr	r3, [pc, #276]	; (80193a0 <tcp_slowtmr+0x594>)
 801928c:	f240 5271 	movw	r2, #1393	; 0x571
 8019290:	4946      	ldr	r1, [pc, #280]	; (80193ac <tcp_slowtmr+0x5a0>)
 8019292:	4845      	ldr	r0, [pc, #276]	; (80193a8 <tcp_slowtmr+0x59c>)
 8019294:	f007 fffe 	bl	8021294 <printf>
        tcp_active_pcbs = pcb->next;
 8019298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801929a:	68db      	ldr	r3, [r3, #12]
 801929c:	4a3f      	ldr	r2, [pc, #252]	; (801939c <tcp_slowtmr+0x590>)
 801929e:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 80192a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80192a4:	2b00      	cmp	r3, #0
 80192a6:	d013      	beq.n	80192d0 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80192a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80192aa:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80192ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80192ae:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80192b0:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 80192b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80192b4:	3304      	adds	r3, #4
 80192b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80192b8:	8ad2      	ldrh	r2, [r2, #22]
 80192ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80192bc:	8b09      	ldrh	r1, [r1, #24]
 80192be:	9102      	str	r1, [sp, #8]
 80192c0:	9201      	str	r2, [sp, #4]
 80192c2:	9300      	str	r3, [sp, #0]
 80192c4:	462b      	mov	r3, r5
 80192c6:	4622      	mov	r2, r4
 80192c8:	4601      	mov	r1, r0
 80192ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80192cc:	f004 fe96 	bl	801dffc <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 80192d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80192d2:	691b      	ldr	r3, [r3, #16]
 80192d4:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 80192d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80192d8:	7d1b      	ldrb	r3, [r3, #20]
 80192da:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 80192dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80192de:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 80192e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80192e2:	68db      	ldr	r3, [r3, #12]
 80192e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80192e6:	6838      	ldr	r0, [r7, #0]
 80192e8:	f7fe fffc 	bl	80182e4 <tcp_free>

      tcp_active_pcbs_changed = 0;
 80192ec:	4b30      	ldr	r3, [pc, #192]	; (80193b0 <tcp_slowtmr+0x5a4>)
 80192ee:	2200      	movs	r2, #0
 80192f0:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80192f2:	68fb      	ldr	r3, [r7, #12]
 80192f4:	2b00      	cmp	r3, #0
 80192f6:	d004      	beq.n	8019302 <tcp_slowtmr+0x4f6>
 80192f8:	68fb      	ldr	r3, [r7, #12]
 80192fa:	f06f 010c 	mvn.w	r1, #12
 80192fe:	68b8      	ldr	r0, [r7, #8]
 8019300:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8019302:	4b2b      	ldr	r3, [pc, #172]	; (80193b0 <tcp_slowtmr+0x5a4>)
 8019304:	781b      	ldrb	r3, [r3, #0]
 8019306:	2b00      	cmp	r3, #0
 8019308:	d037      	beq.n	801937a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 801930a:	e590      	b.n	8018e2e <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 801930c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801930e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8019310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019312:	68db      	ldr	r3, [r3, #12]
 8019314:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8019316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019318:	7f1b      	ldrb	r3, [r3, #28]
 801931a:	3301      	adds	r3, #1
 801931c:	b2da      	uxtb	r2, r3
 801931e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019320:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8019322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019324:	7f1a      	ldrb	r2, [r3, #28]
 8019326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019328:	7f5b      	ldrb	r3, [r3, #29]
 801932a:	429a      	cmp	r2, r3
 801932c:	d325      	bcc.n	801937a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 801932e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019330:	2200      	movs	r2, #0
 8019332:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8019334:	4b1e      	ldr	r3, [pc, #120]	; (80193b0 <tcp_slowtmr+0x5a4>)
 8019336:	2200      	movs	r2, #0
 8019338:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801933a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801933c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8019340:	2b00      	cmp	r3, #0
 8019342:	d00b      	beq.n	801935c <tcp_slowtmr+0x550>
 8019344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019346:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801934a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801934c:	6912      	ldr	r2, [r2, #16]
 801934e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8019350:	4610      	mov	r0, r2
 8019352:	4798      	blx	r3
 8019354:	4603      	mov	r3, r0
 8019356:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801935a:	e002      	b.n	8019362 <tcp_slowtmr+0x556>
 801935c:	2300      	movs	r3, #0
 801935e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8019362:	4b13      	ldr	r3, [pc, #76]	; (80193b0 <tcp_slowtmr+0x5a4>)
 8019364:	781b      	ldrb	r3, [r3, #0]
 8019366:	2b00      	cmp	r3, #0
 8019368:	d000      	beq.n	801936c <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 801936a:	e560      	b.n	8018e2e <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801936c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8019370:	2b00      	cmp	r3, #0
 8019372:	d102      	bne.n	801937a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8019374:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019376:	f004 f88d 	bl	801d494 <tcp_output>
  while (pcb != NULL) {
 801937a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801937c:	2b00      	cmp	r3, #0
 801937e:	f47f ad5c 	bne.w	8018e3a <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8019382:	2300      	movs	r3, #0
 8019384:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8019386:	4b0b      	ldr	r3, [pc, #44]	; (80193b4 <tcp_slowtmr+0x5a8>)
 8019388:	681b      	ldr	r3, [r3, #0]
 801938a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 801938c:	e067      	b.n	801945e <tcp_slowtmr+0x652>
 801938e:	bf00      	nop
 8019390:	20021e28 	.word	0x20021e28
 8019394:	10624dd3 	.word	0x10624dd3
 8019398:	000124f8 	.word	0x000124f8
 801939c:	20021e34 	.word	0x20021e34
 80193a0:	08028bec 	.word	0x08028bec
 80193a4:	08029024 	.word	0x08029024
 80193a8:	08028c30 	.word	0x08028c30
 80193ac:	08029050 	.word	0x08029050
 80193b0:	20021e3c 	.word	0x20021e3c
 80193b4:	20021e38 	.word	0x20021e38
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80193b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80193ba:	7d1b      	ldrb	r3, [r3, #20]
 80193bc:	2b0a      	cmp	r3, #10
 80193be:	d006      	beq.n	80193ce <tcp_slowtmr+0x5c2>
 80193c0:	4b2b      	ldr	r3, [pc, #172]	; (8019470 <tcp_slowtmr+0x664>)
 80193c2:	f240 52a1 	movw	r2, #1441	; 0x5a1
 80193c6:	492b      	ldr	r1, [pc, #172]	; (8019474 <tcp_slowtmr+0x668>)
 80193c8:	482b      	ldr	r0, [pc, #172]	; (8019478 <tcp_slowtmr+0x66c>)
 80193ca:	f007 ff63 	bl	8021294 <printf>
    pcb_remove = 0;
 80193ce:	2300      	movs	r3, #0
 80193d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80193d4:	4b29      	ldr	r3, [pc, #164]	; (801947c <tcp_slowtmr+0x670>)
 80193d6:	681a      	ldr	r2, [r3, #0]
 80193d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80193da:	6a1b      	ldr	r3, [r3, #32]
 80193dc:	1ad3      	subs	r3, r2, r3
 80193de:	2bf0      	cmp	r3, #240	; 0xf0
 80193e0:	d904      	bls.n	80193ec <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 80193e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80193e6:	3301      	adds	r3, #1
 80193e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80193ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80193f0:	2b00      	cmp	r3, #0
 80193f2:	d02f      	beq.n	8019454 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 80193f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80193f6:	f000 fbe1 	bl	8019bbc <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 80193fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80193fc:	2b00      	cmp	r3, #0
 80193fe:	d010      	beq.n	8019422 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8019400:	4b1f      	ldr	r3, [pc, #124]	; (8019480 <tcp_slowtmr+0x674>)
 8019402:	681b      	ldr	r3, [r3, #0]
 8019404:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019406:	429a      	cmp	r2, r3
 8019408:	d106      	bne.n	8019418 <tcp_slowtmr+0x60c>
 801940a:	4b19      	ldr	r3, [pc, #100]	; (8019470 <tcp_slowtmr+0x664>)
 801940c:	f240 52af 	movw	r2, #1455	; 0x5af
 8019410:	491c      	ldr	r1, [pc, #112]	; (8019484 <tcp_slowtmr+0x678>)
 8019412:	4819      	ldr	r0, [pc, #100]	; (8019478 <tcp_slowtmr+0x66c>)
 8019414:	f007 ff3e 	bl	8021294 <printf>
        prev->next = pcb->next;
 8019418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801941a:	68da      	ldr	r2, [r3, #12]
 801941c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801941e:	60da      	str	r2, [r3, #12]
 8019420:	e00f      	b.n	8019442 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8019422:	4b17      	ldr	r3, [pc, #92]	; (8019480 <tcp_slowtmr+0x674>)
 8019424:	681b      	ldr	r3, [r3, #0]
 8019426:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019428:	429a      	cmp	r2, r3
 801942a:	d006      	beq.n	801943a <tcp_slowtmr+0x62e>
 801942c:	4b10      	ldr	r3, [pc, #64]	; (8019470 <tcp_slowtmr+0x664>)
 801942e:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8019432:	4915      	ldr	r1, [pc, #84]	; (8019488 <tcp_slowtmr+0x67c>)
 8019434:	4810      	ldr	r0, [pc, #64]	; (8019478 <tcp_slowtmr+0x66c>)
 8019436:	f007 ff2d 	bl	8021294 <printf>
        tcp_tw_pcbs = pcb->next;
 801943a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801943c:	68db      	ldr	r3, [r3, #12]
 801943e:	4a10      	ldr	r2, [pc, #64]	; (8019480 <tcp_slowtmr+0x674>)
 8019440:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8019442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019444:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8019446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019448:	68db      	ldr	r3, [r3, #12]
 801944a:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 801944c:	69f8      	ldr	r0, [r7, #28]
 801944e:	f7fe ff49 	bl	80182e4 <tcp_free>
 8019452:	e004      	b.n	801945e <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8019454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019456:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8019458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801945a:	68db      	ldr	r3, [r3, #12]
 801945c:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 801945e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019460:	2b00      	cmp	r3, #0
 8019462:	d1a9      	bne.n	80193b8 <tcp_slowtmr+0x5ac>
    }
  }
}
 8019464:	bf00      	nop
 8019466:	bf00      	nop
 8019468:	3730      	adds	r7, #48	; 0x30
 801946a:	46bd      	mov	sp, r7
 801946c:	bdb0      	pop	{r4, r5, r7, pc}
 801946e:	bf00      	nop
 8019470:	08028bec 	.word	0x08028bec
 8019474:	0802907c 	.word	0x0802907c
 8019478:	08028c30 	.word	0x08028c30
 801947c:	20021e28 	.word	0x20021e28
 8019480:	20021e38 	.word	0x20021e38
 8019484:	080290ac 	.word	0x080290ac
 8019488:	080290d4 	.word	0x080290d4

0801948c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801948c:	b580      	push	{r7, lr}
 801948e:	b082      	sub	sp, #8
 8019490:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8019492:	4b2d      	ldr	r3, [pc, #180]	; (8019548 <tcp_fasttmr+0xbc>)
 8019494:	781b      	ldrb	r3, [r3, #0]
 8019496:	3301      	adds	r3, #1
 8019498:	b2da      	uxtb	r2, r3
 801949a:	4b2b      	ldr	r3, [pc, #172]	; (8019548 <tcp_fasttmr+0xbc>)
 801949c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801949e:	4b2b      	ldr	r3, [pc, #172]	; (801954c <tcp_fasttmr+0xc0>)
 80194a0:	681b      	ldr	r3, [r3, #0]
 80194a2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80194a4:	e048      	b.n	8019538 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80194a6:	687b      	ldr	r3, [r7, #4]
 80194a8:	7f9a      	ldrb	r2, [r3, #30]
 80194aa:	4b27      	ldr	r3, [pc, #156]	; (8019548 <tcp_fasttmr+0xbc>)
 80194ac:	781b      	ldrb	r3, [r3, #0]
 80194ae:	429a      	cmp	r2, r3
 80194b0:	d03f      	beq.n	8019532 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80194b2:	4b25      	ldr	r3, [pc, #148]	; (8019548 <tcp_fasttmr+0xbc>)
 80194b4:	781a      	ldrb	r2, [r3, #0]
 80194b6:	687b      	ldr	r3, [r7, #4]
 80194b8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80194ba:	687b      	ldr	r3, [r7, #4]
 80194bc:	8b5b      	ldrh	r3, [r3, #26]
 80194be:	f003 0301 	and.w	r3, r3, #1
 80194c2:	2b00      	cmp	r3, #0
 80194c4:	d010      	beq.n	80194e8 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 80194c6:	687b      	ldr	r3, [r7, #4]
 80194c8:	8b5b      	ldrh	r3, [r3, #26]
 80194ca:	f043 0302 	orr.w	r3, r3, #2
 80194ce:	b29a      	uxth	r2, r3
 80194d0:	687b      	ldr	r3, [r7, #4]
 80194d2:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 80194d4:	6878      	ldr	r0, [r7, #4]
 80194d6:	f003 ffdd 	bl	801d494 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80194da:	687b      	ldr	r3, [r7, #4]
 80194dc:	8b5b      	ldrh	r3, [r3, #26]
 80194de:	f023 0303 	bic.w	r3, r3, #3
 80194e2:	b29a      	uxth	r2, r3
 80194e4:	687b      	ldr	r3, [r7, #4]
 80194e6:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 80194e8:	687b      	ldr	r3, [r7, #4]
 80194ea:	8b5b      	ldrh	r3, [r3, #26]
 80194ec:	f003 0308 	and.w	r3, r3, #8
 80194f0:	2b00      	cmp	r3, #0
 80194f2:	d009      	beq.n	8019508 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 80194f4:	687b      	ldr	r3, [r7, #4]
 80194f6:	8b5b      	ldrh	r3, [r3, #26]
 80194f8:	f023 0308 	bic.w	r3, r3, #8
 80194fc:	b29a      	uxth	r2, r3
 80194fe:	687b      	ldr	r3, [r7, #4]
 8019500:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8019502:	6878      	ldr	r0, [r7, #4]
 8019504:	f7ff f882 	bl	801860c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8019508:	687b      	ldr	r3, [r7, #4]
 801950a:	68db      	ldr	r3, [r3, #12]
 801950c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801950e:	687b      	ldr	r3, [r7, #4]
 8019510:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019512:	2b00      	cmp	r3, #0
 8019514:	d00a      	beq.n	801952c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8019516:	4b0e      	ldr	r3, [pc, #56]	; (8019550 <tcp_fasttmr+0xc4>)
 8019518:	2200      	movs	r2, #0
 801951a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801951c:	6878      	ldr	r0, [r7, #4]
 801951e:	f000 f819 	bl	8019554 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8019522:	4b0b      	ldr	r3, [pc, #44]	; (8019550 <tcp_fasttmr+0xc4>)
 8019524:	781b      	ldrb	r3, [r3, #0]
 8019526:	2b00      	cmp	r3, #0
 8019528:	d000      	beq.n	801952c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801952a:	e7b8      	b.n	801949e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801952c:	683b      	ldr	r3, [r7, #0]
 801952e:	607b      	str	r3, [r7, #4]
 8019530:	e002      	b.n	8019538 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8019532:	687b      	ldr	r3, [r7, #4]
 8019534:	68db      	ldr	r3, [r3, #12]
 8019536:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8019538:	687b      	ldr	r3, [r7, #4]
 801953a:	2b00      	cmp	r3, #0
 801953c:	d1b3      	bne.n	80194a6 <tcp_fasttmr+0x1a>
    }
  }
}
 801953e:	bf00      	nop
 8019540:	bf00      	nop
 8019542:	3708      	adds	r7, #8
 8019544:	46bd      	mov	sp, r7
 8019546:	bd80      	pop	{r7, pc}
 8019548:	20021e3e 	.word	0x20021e3e
 801954c:	20021e34 	.word	0x20021e34
 8019550:	20021e3c 	.word	0x20021e3c

08019554 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8019554:	b590      	push	{r4, r7, lr}
 8019556:	b085      	sub	sp, #20
 8019558:	af00      	add	r7, sp, #0
 801955a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801955c:	687b      	ldr	r3, [r7, #4]
 801955e:	2b00      	cmp	r3, #0
 8019560:	d109      	bne.n	8019576 <tcp_process_refused_data+0x22>
 8019562:	4b37      	ldr	r3, [pc, #220]	; (8019640 <tcp_process_refused_data+0xec>)
 8019564:	f240 6209 	movw	r2, #1545	; 0x609
 8019568:	4936      	ldr	r1, [pc, #216]	; (8019644 <tcp_process_refused_data+0xf0>)
 801956a:	4837      	ldr	r0, [pc, #220]	; (8019648 <tcp_process_refused_data+0xf4>)
 801956c:	f007 fe92 	bl	8021294 <printf>
 8019570:	f06f 030f 	mvn.w	r3, #15
 8019574:	e060      	b.n	8019638 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8019576:	687b      	ldr	r3, [r7, #4]
 8019578:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801957a:	7b5b      	ldrb	r3, [r3, #13]
 801957c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801957e:	687b      	ldr	r3, [r7, #4]
 8019580:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019582:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8019584:	687b      	ldr	r3, [r7, #4]
 8019586:	2200      	movs	r2, #0
 8019588:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801958a:	687b      	ldr	r3, [r7, #4]
 801958c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8019590:	2b00      	cmp	r3, #0
 8019592:	d00b      	beq.n	80195ac <tcp_process_refused_data+0x58>
 8019594:	687b      	ldr	r3, [r7, #4]
 8019596:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801959a:	687b      	ldr	r3, [r7, #4]
 801959c:	6918      	ldr	r0, [r3, #16]
 801959e:	2300      	movs	r3, #0
 80195a0:	68ba      	ldr	r2, [r7, #8]
 80195a2:	6879      	ldr	r1, [r7, #4]
 80195a4:	47a0      	blx	r4
 80195a6:	4603      	mov	r3, r0
 80195a8:	73fb      	strb	r3, [r7, #15]
 80195aa:	e007      	b.n	80195bc <tcp_process_refused_data+0x68>
 80195ac:	2300      	movs	r3, #0
 80195ae:	68ba      	ldr	r2, [r7, #8]
 80195b0:	6879      	ldr	r1, [r7, #4]
 80195b2:	2000      	movs	r0, #0
 80195b4:	f000 f8a4 	bl	8019700 <tcp_recv_null>
 80195b8:	4603      	mov	r3, r0
 80195ba:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80195bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80195c0:	2b00      	cmp	r3, #0
 80195c2:	d12a      	bne.n	801961a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80195c4:	7bbb      	ldrb	r3, [r7, #14]
 80195c6:	f003 0320 	and.w	r3, r3, #32
 80195ca:	2b00      	cmp	r3, #0
 80195cc:	d033      	beq.n	8019636 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80195ce:	687b      	ldr	r3, [r7, #4]
 80195d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80195d2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80195d6:	d005      	beq.n	80195e4 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 80195d8:	687b      	ldr	r3, [r7, #4]
 80195da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80195dc:	3301      	adds	r3, #1
 80195de:	b29a      	uxth	r2, r3
 80195e0:	687b      	ldr	r3, [r7, #4]
 80195e2:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 80195e4:	687b      	ldr	r3, [r7, #4]
 80195e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80195ea:	2b00      	cmp	r3, #0
 80195ec:	d00b      	beq.n	8019606 <tcp_process_refused_data+0xb2>
 80195ee:	687b      	ldr	r3, [r7, #4]
 80195f0:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80195f4:	687b      	ldr	r3, [r7, #4]
 80195f6:	6918      	ldr	r0, [r3, #16]
 80195f8:	2300      	movs	r3, #0
 80195fa:	2200      	movs	r2, #0
 80195fc:	6879      	ldr	r1, [r7, #4]
 80195fe:	47a0      	blx	r4
 8019600:	4603      	mov	r3, r0
 8019602:	73fb      	strb	r3, [r7, #15]
 8019604:	e001      	b.n	801960a <tcp_process_refused_data+0xb6>
 8019606:	2300      	movs	r3, #0
 8019608:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801960a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801960e:	f113 0f0d 	cmn.w	r3, #13
 8019612:	d110      	bne.n	8019636 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8019614:	f06f 030c 	mvn.w	r3, #12
 8019618:	e00e      	b.n	8019638 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801961a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801961e:	f113 0f0d 	cmn.w	r3, #13
 8019622:	d102      	bne.n	801962a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8019624:	f06f 030c 	mvn.w	r3, #12
 8019628:	e006      	b.n	8019638 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801962a:	687b      	ldr	r3, [r7, #4]
 801962c:	68ba      	ldr	r2, [r7, #8]
 801962e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8019630:	f06f 0304 	mvn.w	r3, #4
 8019634:	e000      	b.n	8019638 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8019636:	2300      	movs	r3, #0
}
 8019638:	4618      	mov	r0, r3
 801963a:	3714      	adds	r7, #20
 801963c:	46bd      	mov	sp, r7
 801963e:	bd90      	pop	{r4, r7, pc}
 8019640:	08028bec 	.word	0x08028bec
 8019644:	080290fc 	.word	0x080290fc
 8019648:	08028c30 	.word	0x08028c30

0801964c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801964c:	b580      	push	{r7, lr}
 801964e:	b084      	sub	sp, #16
 8019650:	af00      	add	r7, sp, #0
 8019652:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8019654:	e007      	b.n	8019666 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8019656:	687b      	ldr	r3, [r7, #4]
 8019658:	681b      	ldr	r3, [r3, #0]
 801965a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801965c:	6878      	ldr	r0, [r7, #4]
 801965e:	f000 f80a 	bl	8019676 <tcp_seg_free>
    seg = next;
 8019662:	68fb      	ldr	r3, [r7, #12]
 8019664:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8019666:	687b      	ldr	r3, [r7, #4]
 8019668:	2b00      	cmp	r3, #0
 801966a:	d1f4      	bne.n	8019656 <tcp_segs_free+0xa>
  }
}
 801966c:	bf00      	nop
 801966e:	bf00      	nop
 8019670:	3710      	adds	r7, #16
 8019672:	46bd      	mov	sp, r7
 8019674:	bd80      	pop	{r7, pc}

08019676 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8019676:	b580      	push	{r7, lr}
 8019678:	b082      	sub	sp, #8
 801967a:	af00      	add	r7, sp, #0
 801967c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801967e:	687b      	ldr	r3, [r7, #4]
 8019680:	2b00      	cmp	r3, #0
 8019682:	d00c      	beq.n	801969e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8019684:	687b      	ldr	r3, [r7, #4]
 8019686:	685b      	ldr	r3, [r3, #4]
 8019688:	2b00      	cmp	r3, #0
 801968a:	d004      	beq.n	8019696 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801968c:	687b      	ldr	r3, [r7, #4]
 801968e:	685b      	ldr	r3, [r3, #4]
 8019690:	4618      	mov	r0, r3
 8019692:	f7fe fb17 	bl	8017cc4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8019696:	6879      	ldr	r1, [r7, #4]
 8019698:	2003      	movs	r0, #3
 801969a:	f7fd fc53 	bl	8016f44 <memp_free>
  }
}
 801969e:	bf00      	nop
 80196a0:	3708      	adds	r7, #8
 80196a2:	46bd      	mov	sp, r7
 80196a4:	bd80      	pop	{r7, pc}
	...

080196a8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80196a8:	b580      	push	{r7, lr}
 80196aa:	b084      	sub	sp, #16
 80196ac:	af00      	add	r7, sp, #0
 80196ae:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80196b0:	687b      	ldr	r3, [r7, #4]
 80196b2:	2b00      	cmp	r3, #0
 80196b4:	d106      	bne.n	80196c4 <tcp_seg_copy+0x1c>
 80196b6:	4b0f      	ldr	r3, [pc, #60]	; (80196f4 <tcp_seg_copy+0x4c>)
 80196b8:	f240 6282 	movw	r2, #1666	; 0x682
 80196bc:	490e      	ldr	r1, [pc, #56]	; (80196f8 <tcp_seg_copy+0x50>)
 80196be:	480f      	ldr	r0, [pc, #60]	; (80196fc <tcp_seg_copy+0x54>)
 80196c0:	f007 fde8 	bl	8021294 <printf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80196c4:	2003      	movs	r0, #3
 80196c6:	f7fd fbeb 	bl	8016ea0 <memp_malloc>
 80196ca:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80196cc:	68fb      	ldr	r3, [r7, #12]
 80196ce:	2b00      	cmp	r3, #0
 80196d0:	d101      	bne.n	80196d6 <tcp_seg_copy+0x2e>
    return NULL;
 80196d2:	2300      	movs	r3, #0
 80196d4:	e00a      	b.n	80196ec <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80196d6:	2210      	movs	r2, #16
 80196d8:	6879      	ldr	r1, [r7, #4]
 80196da:	68f8      	ldr	r0, [r7, #12]
 80196dc:	f007 fdaa 	bl	8021234 <memcpy>
  pbuf_ref(cseg->p);
 80196e0:	68fb      	ldr	r3, [r7, #12]
 80196e2:	685b      	ldr	r3, [r3, #4]
 80196e4:	4618      	mov	r0, r3
 80196e6:	f7fe fb93 	bl	8017e10 <pbuf_ref>
  return cseg;
 80196ea:	68fb      	ldr	r3, [r7, #12]
}
 80196ec:	4618      	mov	r0, r3
 80196ee:	3710      	adds	r7, #16
 80196f0:	46bd      	mov	sp, r7
 80196f2:	bd80      	pop	{r7, pc}
 80196f4:	08028bec 	.word	0x08028bec
 80196f8:	08029140 	.word	0x08029140
 80196fc:	08028c30 	.word	0x08028c30

08019700 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8019700:	b580      	push	{r7, lr}
 8019702:	b084      	sub	sp, #16
 8019704:	af00      	add	r7, sp, #0
 8019706:	60f8      	str	r0, [r7, #12]
 8019708:	60b9      	str	r1, [r7, #8]
 801970a:	607a      	str	r2, [r7, #4]
 801970c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801970e:	68bb      	ldr	r3, [r7, #8]
 8019710:	2b00      	cmp	r3, #0
 8019712:	d109      	bne.n	8019728 <tcp_recv_null+0x28>
 8019714:	4b12      	ldr	r3, [pc, #72]	; (8019760 <tcp_recv_null+0x60>)
 8019716:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801971a:	4912      	ldr	r1, [pc, #72]	; (8019764 <tcp_recv_null+0x64>)
 801971c:	4812      	ldr	r0, [pc, #72]	; (8019768 <tcp_recv_null+0x68>)
 801971e:	f007 fdb9 	bl	8021294 <printf>
 8019722:	f06f 030f 	mvn.w	r3, #15
 8019726:	e016      	b.n	8019756 <tcp_recv_null+0x56>

  if (p != NULL) {
 8019728:	687b      	ldr	r3, [r7, #4]
 801972a:	2b00      	cmp	r3, #0
 801972c:	d009      	beq.n	8019742 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801972e:	687b      	ldr	r3, [r7, #4]
 8019730:	891b      	ldrh	r3, [r3, #8]
 8019732:	4619      	mov	r1, r3
 8019734:	68b8      	ldr	r0, [r7, #8]
 8019736:	f7ff f9bb 	bl	8018ab0 <tcp_recved>
    pbuf_free(p);
 801973a:	6878      	ldr	r0, [r7, #4]
 801973c:	f7fe fac2 	bl	8017cc4 <pbuf_free>
 8019740:	e008      	b.n	8019754 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8019742:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019746:	2b00      	cmp	r3, #0
 8019748:	d104      	bne.n	8019754 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 801974a:	68b8      	ldr	r0, [r7, #8]
 801974c:	f7fe ffc8 	bl	80186e0 <tcp_close>
 8019750:	4603      	mov	r3, r0
 8019752:	e000      	b.n	8019756 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8019754:	2300      	movs	r3, #0
}
 8019756:	4618      	mov	r0, r3
 8019758:	3710      	adds	r7, #16
 801975a:	46bd      	mov	sp, r7
 801975c:	bd80      	pop	{r7, pc}
 801975e:	bf00      	nop
 8019760:	08028bec 	.word	0x08028bec
 8019764:	0802915c 	.word	0x0802915c
 8019768:	08028c30 	.word	0x08028c30

0801976c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801976c:	b580      	push	{r7, lr}
 801976e:	b086      	sub	sp, #24
 8019770:	af00      	add	r7, sp, #0
 8019772:	4603      	mov	r3, r0
 8019774:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8019776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801977a:	2b00      	cmp	r3, #0
 801977c:	db01      	blt.n	8019782 <tcp_kill_prio+0x16>
 801977e:	79fb      	ldrb	r3, [r7, #7]
 8019780:	e000      	b.n	8019784 <tcp_kill_prio+0x18>
 8019782:	237f      	movs	r3, #127	; 0x7f
 8019784:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8019786:	7afb      	ldrb	r3, [r7, #11]
 8019788:	2b00      	cmp	r3, #0
 801978a:	d034      	beq.n	80197f6 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 801978c:	7afb      	ldrb	r3, [r7, #11]
 801978e:	3b01      	subs	r3, #1
 8019790:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8019792:	2300      	movs	r3, #0
 8019794:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8019796:	2300      	movs	r3, #0
 8019798:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801979a:	4b19      	ldr	r3, [pc, #100]	; (8019800 <tcp_kill_prio+0x94>)
 801979c:	681b      	ldr	r3, [r3, #0]
 801979e:	617b      	str	r3, [r7, #20]
 80197a0:	e01f      	b.n	80197e2 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 80197a2:	697b      	ldr	r3, [r7, #20]
 80197a4:	7d5b      	ldrb	r3, [r3, #21]
 80197a6:	7afa      	ldrb	r2, [r7, #11]
 80197a8:	429a      	cmp	r2, r3
 80197aa:	d80c      	bhi.n	80197c6 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80197ac:	697b      	ldr	r3, [r7, #20]
 80197ae:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 80197b0:	7afa      	ldrb	r2, [r7, #11]
 80197b2:	429a      	cmp	r2, r3
 80197b4:	d112      	bne.n	80197dc <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80197b6:	4b13      	ldr	r3, [pc, #76]	; (8019804 <tcp_kill_prio+0x98>)
 80197b8:	681a      	ldr	r2, [r3, #0]
 80197ba:	697b      	ldr	r3, [r7, #20]
 80197bc:	6a1b      	ldr	r3, [r3, #32]
 80197be:	1ad3      	subs	r3, r2, r3
 80197c0:	68fa      	ldr	r2, [r7, #12]
 80197c2:	429a      	cmp	r2, r3
 80197c4:	d80a      	bhi.n	80197dc <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 80197c6:	4b0f      	ldr	r3, [pc, #60]	; (8019804 <tcp_kill_prio+0x98>)
 80197c8:	681a      	ldr	r2, [r3, #0]
 80197ca:	697b      	ldr	r3, [r7, #20]
 80197cc:	6a1b      	ldr	r3, [r3, #32]
 80197ce:	1ad3      	subs	r3, r2, r3
 80197d0:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 80197d2:	697b      	ldr	r3, [r7, #20]
 80197d4:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 80197d6:	697b      	ldr	r3, [r7, #20]
 80197d8:	7d5b      	ldrb	r3, [r3, #21]
 80197da:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80197dc:	697b      	ldr	r3, [r7, #20]
 80197de:	68db      	ldr	r3, [r3, #12]
 80197e0:	617b      	str	r3, [r7, #20]
 80197e2:	697b      	ldr	r3, [r7, #20]
 80197e4:	2b00      	cmp	r3, #0
 80197e6:	d1dc      	bne.n	80197a2 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 80197e8:	693b      	ldr	r3, [r7, #16]
 80197ea:	2b00      	cmp	r3, #0
 80197ec:	d004      	beq.n	80197f8 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80197ee:	6938      	ldr	r0, [r7, #16]
 80197f0:	f7ff f860 	bl	80188b4 <tcp_abort>
 80197f4:	e000      	b.n	80197f8 <tcp_kill_prio+0x8c>
    return;
 80197f6:	bf00      	nop
  }
}
 80197f8:	3718      	adds	r7, #24
 80197fa:	46bd      	mov	sp, r7
 80197fc:	bd80      	pop	{r7, pc}
 80197fe:	bf00      	nop
 8019800:	20021e34 	.word	0x20021e34
 8019804:	20021e28 	.word	0x20021e28

08019808 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8019808:	b580      	push	{r7, lr}
 801980a:	b086      	sub	sp, #24
 801980c:	af00      	add	r7, sp, #0
 801980e:	4603      	mov	r3, r0
 8019810:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8019812:	79fb      	ldrb	r3, [r7, #7]
 8019814:	2b08      	cmp	r3, #8
 8019816:	d009      	beq.n	801982c <tcp_kill_state+0x24>
 8019818:	79fb      	ldrb	r3, [r7, #7]
 801981a:	2b09      	cmp	r3, #9
 801981c:	d006      	beq.n	801982c <tcp_kill_state+0x24>
 801981e:	4b1a      	ldr	r3, [pc, #104]	; (8019888 <tcp_kill_state+0x80>)
 8019820:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8019824:	4919      	ldr	r1, [pc, #100]	; (801988c <tcp_kill_state+0x84>)
 8019826:	481a      	ldr	r0, [pc, #104]	; (8019890 <tcp_kill_state+0x88>)
 8019828:	f007 fd34 	bl	8021294 <printf>

  inactivity = 0;
 801982c:	2300      	movs	r3, #0
 801982e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8019830:	2300      	movs	r3, #0
 8019832:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019834:	4b17      	ldr	r3, [pc, #92]	; (8019894 <tcp_kill_state+0x8c>)
 8019836:	681b      	ldr	r3, [r3, #0]
 8019838:	617b      	str	r3, [r7, #20]
 801983a:	e017      	b.n	801986c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 801983c:	697b      	ldr	r3, [r7, #20]
 801983e:	7d1b      	ldrb	r3, [r3, #20]
 8019840:	79fa      	ldrb	r2, [r7, #7]
 8019842:	429a      	cmp	r2, r3
 8019844:	d10f      	bne.n	8019866 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8019846:	4b14      	ldr	r3, [pc, #80]	; (8019898 <tcp_kill_state+0x90>)
 8019848:	681a      	ldr	r2, [r3, #0]
 801984a:	697b      	ldr	r3, [r7, #20]
 801984c:	6a1b      	ldr	r3, [r3, #32]
 801984e:	1ad3      	subs	r3, r2, r3
 8019850:	68fa      	ldr	r2, [r7, #12]
 8019852:	429a      	cmp	r2, r3
 8019854:	d807      	bhi.n	8019866 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8019856:	4b10      	ldr	r3, [pc, #64]	; (8019898 <tcp_kill_state+0x90>)
 8019858:	681a      	ldr	r2, [r3, #0]
 801985a:	697b      	ldr	r3, [r7, #20]
 801985c:	6a1b      	ldr	r3, [r3, #32]
 801985e:	1ad3      	subs	r3, r2, r3
 8019860:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8019862:	697b      	ldr	r3, [r7, #20]
 8019864:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019866:	697b      	ldr	r3, [r7, #20]
 8019868:	68db      	ldr	r3, [r3, #12]
 801986a:	617b      	str	r3, [r7, #20]
 801986c:	697b      	ldr	r3, [r7, #20]
 801986e:	2b00      	cmp	r3, #0
 8019870:	d1e4      	bne.n	801983c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8019872:	693b      	ldr	r3, [r7, #16]
 8019874:	2b00      	cmp	r3, #0
 8019876:	d003      	beq.n	8019880 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8019878:	2100      	movs	r1, #0
 801987a:	6938      	ldr	r0, [r7, #16]
 801987c:	f7fe ff5c 	bl	8018738 <tcp_abandon>
  }
}
 8019880:	bf00      	nop
 8019882:	3718      	adds	r7, #24
 8019884:	46bd      	mov	sp, r7
 8019886:	bd80      	pop	{r7, pc}
 8019888:	08028bec 	.word	0x08028bec
 801988c:	08029178 	.word	0x08029178
 8019890:	08028c30 	.word	0x08028c30
 8019894:	20021e34 	.word	0x20021e34
 8019898:	20021e28 	.word	0x20021e28

0801989c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 801989c:	b580      	push	{r7, lr}
 801989e:	b084      	sub	sp, #16
 80198a0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 80198a2:	2300      	movs	r3, #0
 80198a4:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 80198a6:	2300      	movs	r3, #0
 80198a8:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80198aa:	4b12      	ldr	r3, [pc, #72]	; (80198f4 <tcp_kill_timewait+0x58>)
 80198ac:	681b      	ldr	r3, [r3, #0]
 80198ae:	60fb      	str	r3, [r7, #12]
 80198b0:	e012      	b.n	80198d8 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80198b2:	4b11      	ldr	r3, [pc, #68]	; (80198f8 <tcp_kill_timewait+0x5c>)
 80198b4:	681a      	ldr	r2, [r3, #0]
 80198b6:	68fb      	ldr	r3, [r7, #12]
 80198b8:	6a1b      	ldr	r3, [r3, #32]
 80198ba:	1ad3      	subs	r3, r2, r3
 80198bc:	687a      	ldr	r2, [r7, #4]
 80198be:	429a      	cmp	r2, r3
 80198c0:	d807      	bhi.n	80198d2 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 80198c2:	4b0d      	ldr	r3, [pc, #52]	; (80198f8 <tcp_kill_timewait+0x5c>)
 80198c4:	681a      	ldr	r2, [r3, #0]
 80198c6:	68fb      	ldr	r3, [r7, #12]
 80198c8:	6a1b      	ldr	r3, [r3, #32]
 80198ca:	1ad3      	subs	r3, r2, r3
 80198cc:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 80198ce:	68fb      	ldr	r3, [r7, #12]
 80198d0:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80198d2:	68fb      	ldr	r3, [r7, #12]
 80198d4:	68db      	ldr	r3, [r3, #12]
 80198d6:	60fb      	str	r3, [r7, #12]
 80198d8:	68fb      	ldr	r3, [r7, #12]
 80198da:	2b00      	cmp	r3, #0
 80198dc:	d1e9      	bne.n	80198b2 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 80198de:	68bb      	ldr	r3, [r7, #8]
 80198e0:	2b00      	cmp	r3, #0
 80198e2:	d002      	beq.n	80198ea <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80198e4:	68b8      	ldr	r0, [r7, #8]
 80198e6:	f7fe ffe5 	bl	80188b4 <tcp_abort>
  }
}
 80198ea:	bf00      	nop
 80198ec:	3710      	adds	r7, #16
 80198ee:	46bd      	mov	sp, r7
 80198f0:	bd80      	pop	{r7, pc}
 80198f2:	bf00      	nop
 80198f4:	20021e38 	.word	0x20021e38
 80198f8:	20021e28 	.word	0x20021e28

080198fc <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80198fc:	b580      	push	{r7, lr}
 80198fe:	b082      	sub	sp, #8
 8019900:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8019902:	4b10      	ldr	r3, [pc, #64]	; (8019944 <tcp_handle_closepend+0x48>)
 8019904:	681b      	ldr	r3, [r3, #0]
 8019906:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8019908:	e014      	b.n	8019934 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 801990a:	687b      	ldr	r3, [r7, #4]
 801990c:	68db      	ldr	r3, [r3, #12]
 801990e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8019910:	687b      	ldr	r3, [r7, #4]
 8019912:	8b5b      	ldrh	r3, [r3, #26]
 8019914:	f003 0308 	and.w	r3, r3, #8
 8019918:	2b00      	cmp	r3, #0
 801991a:	d009      	beq.n	8019930 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 801991c:	687b      	ldr	r3, [r7, #4]
 801991e:	8b5b      	ldrh	r3, [r3, #26]
 8019920:	f023 0308 	bic.w	r3, r3, #8
 8019924:	b29a      	uxth	r2, r3
 8019926:	687b      	ldr	r3, [r7, #4]
 8019928:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 801992a:	6878      	ldr	r0, [r7, #4]
 801992c:	f7fe fe6e 	bl	801860c <tcp_close_shutdown_fin>
    }
    pcb = next;
 8019930:	683b      	ldr	r3, [r7, #0]
 8019932:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8019934:	687b      	ldr	r3, [r7, #4]
 8019936:	2b00      	cmp	r3, #0
 8019938:	d1e7      	bne.n	801990a <tcp_handle_closepend+0xe>
  }
}
 801993a:	bf00      	nop
 801993c:	bf00      	nop
 801993e:	3708      	adds	r7, #8
 8019940:	46bd      	mov	sp, r7
 8019942:	bd80      	pop	{r7, pc}
 8019944:	20021e34 	.word	0x20021e34

08019948 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8019948:	b580      	push	{r7, lr}
 801994a:	b084      	sub	sp, #16
 801994c:	af00      	add	r7, sp, #0
 801994e:	4603      	mov	r3, r0
 8019950:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8019952:	2001      	movs	r0, #1
 8019954:	f7fd faa4 	bl	8016ea0 <memp_malloc>
 8019958:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 801995a:	68fb      	ldr	r3, [r7, #12]
 801995c:	2b00      	cmp	r3, #0
 801995e:	d126      	bne.n	80199ae <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8019960:	f7ff ffcc 	bl	80198fc <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8019964:	f7ff ff9a 	bl	801989c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8019968:	2001      	movs	r0, #1
 801996a:	f7fd fa99 	bl	8016ea0 <memp_malloc>
 801996e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8019970:	68fb      	ldr	r3, [r7, #12]
 8019972:	2b00      	cmp	r3, #0
 8019974:	d11b      	bne.n	80199ae <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8019976:	2009      	movs	r0, #9
 8019978:	f7ff ff46 	bl	8019808 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801997c:	2001      	movs	r0, #1
 801997e:	f7fd fa8f 	bl	8016ea0 <memp_malloc>
 8019982:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8019984:	68fb      	ldr	r3, [r7, #12]
 8019986:	2b00      	cmp	r3, #0
 8019988:	d111      	bne.n	80199ae <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801998a:	2008      	movs	r0, #8
 801998c:	f7ff ff3c 	bl	8019808 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8019990:	2001      	movs	r0, #1
 8019992:	f7fd fa85 	bl	8016ea0 <memp_malloc>
 8019996:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8019998:	68fb      	ldr	r3, [r7, #12]
 801999a:	2b00      	cmp	r3, #0
 801999c:	d107      	bne.n	80199ae <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801999e:	79fb      	ldrb	r3, [r7, #7]
 80199a0:	4618      	mov	r0, r3
 80199a2:	f7ff fee3 	bl	801976c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80199a6:	2001      	movs	r0, #1
 80199a8:	f7fd fa7a 	bl	8016ea0 <memp_malloc>
 80199ac:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80199ae:	68fb      	ldr	r3, [r7, #12]
 80199b0:	2b00      	cmp	r3, #0
 80199b2:	d03f      	beq.n	8019a34 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80199b4:	229c      	movs	r2, #156	; 0x9c
 80199b6:	2100      	movs	r1, #0
 80199b8:	68f8      	ldr	r0, [r7, #12]
 80199ba:	f007 fc63 	bl	8021284 <memset>
    pcb->prio = prio;
 80199be:	68fb      	ldr	r3, [r7, #12]
 80199c0:	79fa      	ldrb	r2, [r7, #7]
 80199c2:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 80199c4:	68fb      	ldr	r3, [r7, #12]
 80199c6:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80199ca:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80199ce:	68fb      	ldr	r3, [r7, #12]
 80199d0:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80199d4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80199d6:	68fb      	ldr	r3, [r7, #12]
 80199d8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80199da:	68fb      	ldr	r3, [r7, #12]
 80199dc:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 80199de:	68fb      	ldr	r3, [r7, #12]
 80199e0:	22ff      	movs	r2, #255	; 0xff
 80199e2:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 80199e4:	68fb      	ldr	r3, [r7, #12]
 80199e6:	f44f 7206 	mov.w	r2, #536	; 0x218
 80199ea:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80199ec:	68fb      	ldr	r3, [r7, #12]
 80199ee:	2206      	movs	r2, #6
 80199f0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80199f4:	68fb      	ldr	r3, [r7, #12]
 80199f6:	2206      	movs	r2, #6
 80199f8:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 80199fa:	68fb      	ldr	r3, [r7, #12]
 80199fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019a00:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8019a02:	68fb      	ldr	r3, [r7, #12]
 8019a04:	2201      	movs	r2, #1
 8019a06:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8019a0a:	4b0d      	ldr	r3, [pc, #52]	; (8019a40 <tcp_alloc+0xf8>)
 8019a0c:	681a      	ldr	r2, [r3, #0]
 8019a0e:	68fb      	ldr	r3, [r7, #12]
 8019a10:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8019a12:	4b0c      	ldr	r3, [pc, #48]	; (8019a44 <tcp_alloc+0xfc>)
 8019a14:	781a      	ldrb	r2, [r3, #0]
 8019a16:	68fb      	ldr	r3, [r7, #12]
 8019a18:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8019a1a:	68fb      	ldr	r3, [r7, #12]
 8019a1c:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8019a20:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8019a24:	68fb      	ldr	r3, [r7, #12]
 8019a26:	4a08      	ldr	r2, [pc, #32]	; (8019a48 <tcp_alloc+0x100>)
 8019a28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8019a2c:	68fb      	ldr	r3, [r7, #12]
 8019a2e:	4a07      	ldr	r2, [pc, #28]	; (8019a4c <tcp_alloc+0x104>)
 8019a30:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8019a34:	68fb      	ldr	r3, [r7, #12]
}
 8019a36:	4618      	mov	r0, r3
 8019a38:	3710      	adds	r7, #16
 8019a3a:	46bd      	mov	sp, r7
 8019a3c:	bd80      	pop	{r7, pc}
 8019a3e:	bf00      	nop
 8019a40:	20021e28 	.word	0x20021e28
 8019a44:	20021e3e 	.word	0x20021e3e
 8019a48:	08019701 	.word	0x08019701
 8019a4c:	006ddd00 	.word	0x006ddd00

08019a50 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8019a50:	b580      	push	{r7, lr}
 8019a52:	b084      	sub	sp, #16
 8019a54:	af00      	add	r7, sp, #0
 8019a56:	4603      	mov	r3, r0
 8019a58:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8019a5a:	2040      	movs	r0, #64	; 0x40
 8019a5c:	f7ff ff74 	bl	8019948 <tcp_alloc>
 8019a60:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8019a62:	68fb      	ldr	r3, [r7, #12]
}
 8019a64:	4618      	mov	r0, r3
 8019a66:	3710      	adds	r7, #16
 8019a68:	46bd      	mov	sp, r7
 8019a6a:	bd80      	pop	{r7, pc}

08019a6c <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8019a6c:	b480      	push	{r7}
 8019a6e:	b083      	sub	sp, #12
 8019a70:	af00      	add	r7, sp, #0
 8019a72:	6078      	str	r0, [r7, #4]
 8019a74:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8019a76:	687b      	ldr	r3, [r7, #4]
 8019a78:	2b00      	cmp	r3, #0
 8019a7a:	d002      	beq.n	8019a82 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8019a7c:	687b      	ldr	r3, [r7, #4]
 8019a7e:	683a      	ldr	r2, [r7, #0]
 8019a80:	611a      	str	r2, [r3, #16]
  }
}
 8019a82:	bf00      	nop
 8019a84:	370c      	adds	r7, #12
 8019a86:	46bd      	mov	sp, r7
 8019a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a8c:	4770      	bx	lr
	...

08019a90 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8019a90:	b580      	push	{r7, lr}
 8019a92:	b082      	sub	sp, #8
 8019a94:	af00      	add	r7, sp, #0
 8019a96:	6078      	str	r0, [r7, #4]
 8019a98:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8019a9a:	687b      	ldr	r3, [r7, #4]
 8019a9c:	2b00      	cmp	r3, #0
 8019a9e:	d00e      	beq.n	8019abe <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8019aa0:	687b      	ldr	r3, [r7, #4]
 8019aa2:	7d1b      	ldrb	r3, [r3, #20]
 8019aa4:	2b01      	cmp	r3, #1
 8019aa6:	d106      	bne.n	8019ab6 <tcp_recv+0x26>
 8019aa8:	4b07      	ldr	r3, [pc, #28]	; (8019ac8 <tcp_recv+0x38>)
 8019aaa:	f240 72df 	movw	r2, #2015	; 0x7df
 8019aae:	4907      	ldr	r1, [pc, #28]	; (8019acc <tcp_recv+0x3c>)
 8019ab0:	4807      	ldr	r0, [pc, #28]	; (8019ad0 <tcp_recv+0x40>)
 8019ab2:	f007 fbef 	bl	8021294 <printf>
    pcb->recv = recv;
 8019ab6:	687b      	ldr	r3, [r7, #4]
 8019ab8:	683a      	ldr	r2, [r7, #0]
 8019aba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8019abe:	bf00      	nop
 8019ac0:	3708      	adds	r7, #8
 8019ac2:	46bd      	mov	sp, r7
 8019ac4:	bd80      	pop	{r7, pc}
 8019ac6:	bf00      	nop
 8019ac8:	08028bec 	.word	0x08028bec
 8019acc:	08029188 	.word	0x08029188
 8019ad0:	08028c30 	.word	0x08028c30

08019ad4 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8019ad4:	b580      	push	{r7, lr}
 8019ad6:	b082      	sub	sp, #8
 8019ad8:	af00      	add	r7, sp, #0
 8019ada:	6078      	str	r0, [r7, #4]
 8019adc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8019ade:	687b      	ldr	r3, [r7, #4]
 8019ae0:	2b00      	cmp	r3, #0
 8019ae2:	d00e      	beq.n	8019b02 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8019ae4:	687b      	ldr	r3, [r7, #4]
 8019ae6:	7d1b      	ldrb	r3, [r3, #20]
 8019ae8:	2b01      	cmp	r3, #1
 8019aea:	d106      	bne.n	8019afa <tcp_sent+0x26>
 8019aec:	4b07      	ldr	r3, [pc, #28]	; (8019b0c <tcp_sent+0x38>)
 8019aee:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8019af2:	4907      	ldr	r1, [pc, #28]	; (8019b10 <tcp_sent+0x3c>)
 8019af4:	4807      	ldr	r0, [pc, #28]	; (8019b14 <tcp_sent+0x40>)
 8019af6:	f007 fbcd 	bl	8021294 <printf>
    pcb->sent = sent;
 8019afa:	687b      	ldr	r3, [r7, #4]
 8019afc:	683a      	ldr	r2, [r7, #0]
 8019afe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8019b02:	bf00      	nop
 8019b04:	3708      	adds	r7, #8
 8019b06:	46bd      	mov	sp, r7
 8019b08:	bd80      	pop	{r7, pc}
 8019b0a:	bf00      	nop
 8019b0c:	08028bec 	.word	0x08028bec
 8019b10:	080291b0 	.word	0x080291b0
 8019b14:	08028c30 	.word	0x08028c30

08019b18 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8019b18:	b580      	push	{r7, lr}
 8019b1a:	b082      	sub	sp, #8
 8019b1c:	af00      	add	r7, sp, #0
 8019b1e:	6078      	str	r0, [r7, #4]
 8019b20:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8019b22:	687b      	ldr	r3, [r7, #4]
 8019b24:	2b00      	cmp	r3, #0
 8019b26:	d00e      	beq.n	8019b46 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8019b28:	687b      	ldr	r3, [r7, #4]
 8019b2a:	7d1b      	ldrb	r3, [r3, #20]
 8019b2c:	2b01      	cmp	r3, #1
 8019b2e:	d106      	bne.n	8019b3e <tcp_err+0x26>
 8019b30:	4b07      	ldr	r3, [pc, #28]	; (8019b50 <tcp_err+0x38>)
 8019b32:	f640 020d 	movw	r2, #2061	; 0x80d
 8019b36:	4907      	ldr	r1, [pc, #28]	; (8019b54 <tcp_err+0x3c>)
 8019b38:	4807      	ldr	r0, [pc, #28]	; (8019b58 <tcp_err+0x40>)
 8019b3a:	f007 fbab 	bl	8021294 <printf>
    pcb->errf = err;
 8019b3e:	687b      	ldr	r3, [r7, #4]
 8019b40:	683a      	ldr	r2, [r7, #0]
 8019b42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8019b46:	bf00      	nop
 8019b48:	3708      	adds	r7, #8
 8019b4a:	46bd      	mov	sp, r7
 8019b4c:	bd80      	pop	{r7, pc}
 8019b4e:	bf00      	nop
 8019b50:	08028bec 	.word	0x08028bec
 8019b54:	080291d8 	.word	0x080291d8
 8019b58:	08028c30 	.word	0x08028c30

08019b5c <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8019b5c:	b580      	push	{r7, lr}
 8019b5e:	b084      	sub	sp, #16
 8019b60:	af00      	add	r7, sp, #0
 8019b62:	60f8      	str	r0, [r7, #12]
 8019b64:	60b9      	str	r1, [r7, #8]
 8019b66:	4613      	mov	r3, r2
 8019b68:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8019b6a:	68fb      	ldr	r3, [r7, #12]
 8019b6c:	2b00      	cmp	r3, #0
 8019b6e:	d107      	bne.n	8019b80 <tcp_poll+0x24>
 8019b70:	4b0e      	ldr	r3, [pc, #56]	; (8019bac <tcp_poll+0x50>)
 8019b72:	f640 023d 	movw	r2, #2109	; 0x83d
 8019b76:	490e      	ldr	r1, [pc, #56]	; (8019bb0 <tcp_poll+0x54>)
 8019b78:	480e      	ldr	r0, [pc, #56]	; (8019bb4 <tcp_poll+0x58>)
 8019b7a:	f007 fb8b 	bl	8021294 <printf>
 8019b7e:	e011      	b.n	8019ba4 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8019b80:	68fb      	ldr	r3, [r7, #12]
 8019b82:	7d1b      	ldrb	r3, [r3, #20]
 8019b84:	2b01      	cmp	r3, #1
 8019b86:	d106      	bne.n	8019b96 <tcp_poll+0x3a>
 8019b88:	4b08      	ldr	r3, [pc, #32]	; (8019bac <tcp_poll+0x50>)
 8019b8a:	f640 023e 	movw	r2, #2110	; 0x83e
 8019b8e:	490a      	ldr	r1, [pc, #40]	; (8019bb8 <tcp_poll+0x5c>)
 8019b90:	4808      	ldr	r0, [pc, #32]	; (8019bb4 <tcp_poll+0x58>)
 8019b92:	f007 fb7f 	bl	8021294 <printf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8019b96:	68fb      	ldr	r3, [r7, #12]
 8019b98:	68ba      	ldr	r2, [r7, #8]
 8019b9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8019b9e:	68fb      	ldr	r3, [r7, #12]
 8019ba0:	79fa      	ldrb	r2, [r7, #7]
 8019ba2:	775a      	strb	r2, [r3, #29]
}
 8019ba4:	3710      	adds	r7, #16
 8019ba6:	46bd      	mov	sp, r7
 8019ba8:	bd80      	pop	{r7, pc}
 8019baa:	bf00      	nop
 8019bac:	08028bec 	.word	0x08028bec
 8019bb0:	08029200 	.word	0x08029200
 8019bb4:	08028c30 	.word	0x08028c30
 8019bb8:	08029218 	.word	0x08029218

08019bbc <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8019bbc:	b580      	push	{r7, lr}
 8019bbe:	b082      	sub	sp, #8
 8019bc0:	af00      	add	r7, sp, #0
 8019bc2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8019bc4:	687b      	ldr	r3, [r7, #4]
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	d107      	bne.n	8019bda <tcp_pcb_purge+0x1e>
 8019bca:	4b21      	ldr	r3, [pc, #132]	; (8019c50 <tcp_pcb_purge+0x94>)
 8019bcc:	f640 0251 	movw	r2, #2129	; 0x851
 8019bd0:	4920      	ldr	r1, [pc, #128]	; (8019c54 <tcp_pcb_purge+0x98>)
 8019bd2:	4821      	ldr	r0, [pc, #132]	; (8019c58 <tcp_pcb_purge+0x9c>)
 8019bd4:	f007 fb5e 	bl	8021294 <printf>
 8019bd8:	e037      	b.n	8019c4a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8019bda:	687b      	ldr	r3, [r7, #4]
 8019bdc:	7d1b      	ldrb	r3, [r3, #20]
 8019bde:	2b00      	cmp	r3, #0
 8019be0:	d033      	beq.n	8019c4a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8019be2:	687b      	ldr	r3, [r7, #4]
 8019be4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8019be6:	2b0a      	cmp	r3, #10
 8019be8:	d02f      	beq.n	8019c4a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8019bea:	687b      	ldr	r3, [r7, #4]
 8019bec:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8019bee:	2b01      	cmp	r3, #1
 8019bf0:	d02b      	beq.n	8019c4a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8019bf2:	687b      	ldr	r3, [r7, #4]
 8019bf4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019bf6:	2b00      	cmp	r3, #0
 8019bf8:	d007      	beq.n	8019c0a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8019bfa:	687b      	ldr	r3, [r7, #4]
 8019bfc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019bfe:	4618      	mov	r0, r3
 8019c00:	f7fe f860 	bl	8017cc4 <pbuf_free>
      pcb->refused_data = NULL;
 8019c04:	687b      	ldr	r3, [r7, #4]
 8019c06:	2200      	movs	r2, #0
 8019c08:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8019c0a:	687b      	ldr	r3, [r7, #4]
 8019c0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019c0e:	2b00      	cmp	r3, #0
 8019c10:	d002      	beq.n	8019c18 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8019c12:	6878      	ldr	r0, [r7, #4]
 8019c14:	f000 f986 	bl	8019f24 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8019c18:	687b      	ldr	r3, [r7, #4]
 8019c1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019c1e:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8019c20:	687b      	ldr	r3, [r7, #4]
 8019c22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019c24:	4618      	mov	r0, r3
 8019c26:	f7ff fd11 	bl	801964c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8019c2a:	687b      	ldr	r3, [r7, #4]
 8019c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019c2e:	4618      	mov	r0, r3
 8019c30:	f7ff fd0c 	bl	801964c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8019c34:	687b      	ldr	r3, [r7, #4]
 8019c36:	2200      	movs	r2, #0
 8019c38:	66da      	str	r2, [r3, #108]	; 0x6c
 8019c3a:	687b      	ldr	r3, [r7, #4]
 8019c3c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8019c3e:	687b      	ldr	r3, [r7, #4]
 8019c40:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8019c42:	687b      	ldr	r3, [r7, #4]
 8019c44:	2200      	movs	r2, #0
 8019c46:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8019c4a:	3708      	adds	r7, #8
 8019c4c:	46bd      	mov	sp, r7
 8019c4e:	bd80      	pop	{r7, pc}
 8019c50:	08028bec 	.word	0x08028bec
 8019c54:	08029238 	.word	0x08029238
 8019c58:	08028c30 	.word	0x08028c30

08019c5c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8019c5c:	b580      	push	{r7, lr}
 8019c5e:	b084      	sub	sp, #16
 8019c60:	af00      	add	r7, sp, #0
 8019c62:	6078      	str	r0, [r7, #4]
 8019c64:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8019c66:	683b      	ldr	r3, [r7, #0]
 8019c68:	2b00      	cmp	r3, #0
 8019c6a:	d106      	bne.n	8019c7a <tcp_pcb_remove+0x1e>
 8019c6c:	4b3e      	ldr	r3, [pc, #248]	; (8019d68 <tcp_pcb_remove+0x10c>)
 8019c6e:	f640 0283 	movw	r2, #2179	; 0x883
 8019c72:	493e      	ldr	r1, [pc, #248]	; (8019d6c <tcp_pcb_remove+0x110>)
 8019c74:	483e      	ldr	r0, [pc, #248]	; (8019d70 <tcp_pcb_remove+0x114>)
 8019c76:	f007 fb0d 	bl	8021294 <printf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8019c7a:	687b      	ldr	r3, [r7, #4]
 8019c7c:	2b00      	cmp	r3, #0
 8019c7e:	d106      	bne.n	8019c8e <tcp_pcb_remove+0x32>
 8019c80:	4b39      	ldr	r3, [pc, #228]	; (8019d68 <tcp_pcb_remove+0x10c>)
 8019c82:	f640 0284 	movw	r2, #2180	; 0x884
 8019c86:	493b      	ldr	r1, [pc, #236]	; (8019d74 <tcp_pcb_remove+0x118>)
 8019c88:	4839      	ldr	r0, [pc, #228]	; (8019d70 <tcp_pcb_remove+0x114>)
 8019c8a:	f007 fb03 	bl	8021294 <printf>

  TCP_RMV(pcblist, pcb);
 8019c8e:	687b      	ldr	r3, [r7, #4]
 8019c90:	681b      	ldr	r3, [r3, #0]
 8019c92:	683a      	ldr	r2, [r7, #0]
 8019c94:	429a      	cmp	r2, r3
 8019c96:	d105      	bne.n	8019ca4 <tcp_pcb_remove+0x48>
 8019c98:	687b      	ldr	r3, [r7, #4]
 8019c9a:	681b      	ldr	r3, [r3, #0]
 8019c9c:	68da      	ldr	r2, [r3, #12]
 8019c9e:	687b      	ldr	r3, [r7, #4]
 8019ca0:	601a      	str	r2, [r3, #0]
 8019ca2:	e013      	b.n	8019ccc <tcp_pcb_remove+0x70>
 8019ca4:	687b      	ldr	r3, [r7, #4]
 8019ca6:	681b      	ldr	r3, [r3, #0]
 8019ca8:	60fb      	str	r3, [r7, #12]
 8019caa:	e00c      	b.n	8019cc6 <tcp_pcb_remove+0x6a>
 8019cac:	68fb      	ldr	r3, [r7, #12]
 8019cae:	68db      	ldr	r3, [r3, #12]
 8019cb0:	683a      	ldr	r2, [r7, #0]
 8019cb2:	429a      	cmp	r2, r3
 8019cb4:	d104      	bne.n	8019cc0 <tcp_pcb_remove+0x64>
 8019cb6:	683b      	ldr	r3, [r7, #0]
 8019cb8:	68da      	ldr	r2, [r3, #12]
 8019cba:	68fb      	ldr	r3, [r7, #12]
 8019cbc:	60da      	str	r2, [r3, #12]
 8019cbe:	e005      	b.n	8019ccc <tcp_pcb_remove+0x70>
 8019cc0:	68fb      	ldr	r3, [r7, #12]
 8019cc2:	68db      	ldr	r3, [r3, #12]
 8019cc4:	60fb      	str	r3, [r7, #12]
 8019cc6:	68fb      	ldr	r3, [r7, #12]
 8019cc8:	2b00      	cmp	r3, #0
 8019cca:	d1ef      	bne.n	8019cac <tcp_pcb_remove+0x50>
 8019ccc:	683b      	ldr	r3, [r7, #0]
 8019cce:	2200      	movs	r2, #0
 8019cd0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8019cd2:	6838      	ldr	r0, [r7, #0]
 8019cd4:	f7ff ff72 	bl	8019bbc <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8019cd8:	683b      	ldr	r3, [r7, #0]
 8019cda:	7d1b      	ldrb	r3, [r3, #20]
 8019cdc:	2b0a      	cmp	r3, #10
 8019cde:	d013      	beq.n	8019d08 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8019ce0:	683b      	ldr	r3, [r7, #0]
 8019ce2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8019ce4:	2b01      	cmp	r3, #1
 8019ce6:	d00f      	beq.n	8019d08 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8019ce8:	683b      	ldr	r3, [r7, #0]
 8019cea:	8b5b      	ldrh	r3, [r3, #26]
 8019cec:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8019cf0:	2b00      	cmp	r3, #0
 8019cf2:	d009      	beq.n	8019d08 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8019cf4:	683b      	ldr	r3, [r7, #0]
 8019cf6:	8b5b      	ldrh	r3, [r3, #26]
 8019cf8:	f043 0302 	orr.w	r3, r3, #2
 8019cfc:	b29a      	uxth	r2, r3
 8019cfe:	683b      	ldr	r3, [r7, #0]
 8019d00:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8019d02:	6838      	ldr	r0, [r7, #0]
 8019d04:	f003 fbc6 	bl	801d494 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8019d08:	683b      	ldr	r3, [r7, #0]
 8019d0a:	7d1b      	ldrb	r3, [r3, #20]
 8019d0c:	2b01      	cmp	r3, #1
 8019d0e:	d020      	beq.n	8019d52 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8019d10:	683b      	ldr	r3, [r7, #0]
 8019d12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019d14:	2b00      	cmp	r3, #0
 8019d16:	d006      	beq.n	8019d26 <tcp_pcb_remove+0xca>
 8019d18:	4b13      	ldr	r3, [pc, #76]	; (8019d68 <tcp_pcb_remove+0x10c>)
 8019d1a:	f640 0293 	movw	r2, #2195	; 0x893
 8019d1e:	4916      	ldr	r1, [pc, #88]	; (8019d78 <tcp_pcb_remove+0x11c>)
 8019d20:	4813      	ldr	r0, [pc, #76]	; (8019d70 <tcp_pcb_remove+0x114>)
 8019d22:	f007 fab7 	bl	8021294 <printf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8019d26:	683b      	ldr	r3, [r7, #0]
 8019d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019d2a:	2b00      	cmp	r3, #0
 8019d2c:	d006      	beq.n	8019d3c <tcp_pcb_remove+0xe0>
 8019d2e:	4b0e      	ldr	r3, [pc, #56]	; (8019d68 <tcp_pcb_remove+0x10c>)
 8019d30:	f640 0294 	movw	r2, #2196	; 0x894
 8019d34:	4911      	ldr	r1, [pc, #68]	; (8019d7c <tcp_pcb_remove+0x120>)
 8019d36:	480e      	ldr	r0, [pc, #56]	; (8019d70 <tcp_pcb_remove+0x114>)
 8019d38:	f007 faac 	bl	8021294 <printf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8019d3c:	683b      	ldr	r3, [r7, #0]
 8019d3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019d40:	2b00      	cmp	r3, #0
 8019d42:	d006      	beq.n	8019d52 <tcp_pcb_remove+0xf6>
 8019d44:	4b08      	ldr	r3, [pc, #32]	; (8019d68 <tcp_pcb_remove+0x10c>)
 8019d46:	f640 0296 	movw	r2, #2198	; 0x896
 8019d4a:	490d      	ldr	r1, [pc, #52]	; (8019d80 <tcp_pcb_remove+0x124>)
 8019d4c:	4808      	ldr	r0, [pc, #32]	; (8019d70 <tcp_pcb_remove+0x114>)
 8019d4e:	f007 faa1 	bl	8021294 <printf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8019d52:	683b      	ldr	r3, [r7, #0]
 8019d54:	2200      	movs	r2, #0
 8019d56:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8019d58:	683b      	ldr	r3, [r7, #0]
 8019d5a:	2200      	movs	r2, #0
 8019d5c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8019d5e:	bf00      	nop
 8019d60:	3710      	adds	r7, #16
 8019d62:	46bd      	mov	sp, r7
 8019d64:	bd80      	pop	{r7, pc}
 8019d66:	bf00      	nop
 8019d68:	08028bec 	.word	0x08028bec
 8019d6c:	08029254 	.word	0x08029254
 8019d70:	08028c30 	.word	0x08028c30
 8019d74:	08029270 	.word	0x08029270
 8019d78:	08029290 	.word	0x08029290
 8019d7c:	080292a8 	.word	0x080292a8
 8019d80:	080292c4 	.word	0x080292c4

08019d84 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8019d84:	b580      	push	{r7, lr}
 8019d86:	b082      	sub	sp, #8
 8019d88:	af00      	add	r7, sp, #0
 8019d8a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8019d8c:	687b      	ldr	r3, [r7, #4]
 8019d8e:	2b00      	cmp	r3, #0
 8019d90:	d106      	bne.n	8019da0 <tcp_next_iss+0x1c>
 8019d92:	4b0a      	ldr	r3, [pc, #40]	; (8019dbc <tcp_next_iss+0x38>)
 8019d94:	f640 02af 	movw	r2, #2223	; 0x8af
 8019d98:	4909      	ldr	r1, [pc, #36]	; (8019dc0 <tcp_next_iss+0x3c>)
 8019d9a:	480a      	ldr	r0, [pc, #40]	; (8019dc4 <tcp_next_iss+0x40>)
 8019d9c:	f007 fa7a 	bl	8021294 <printf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8019da0:	4b09      	ldr	r3, [pc, #36]	; (8019dc8 <tcp_next_iss+0x44>)
 8019da2:	681a      	ldr	r2, [r3, #0]
 8019da4:	4b09      	ldr	r3, [pc, #36]	; (8019dcc <tcp_next_iss+0x48>)
 8019da6:	681b      	ldr	r3, [r3, #0]
 8019da8:	4413      	add	r3, r2
 8019daa:	4a07      	ldr	r2, [pc, #28]	; (8019dc8 <tcp_next_iss+0x44>)
 8019dac:	6013      	str	r3, [r2, #0]
  return iss;
 8019dae:	4b06      	ldr	r3, [pc, #24]	; (8019dc8 <tcp_next_iss+0x44>)
 8019db0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8019db2:	4618      	mov	r0, r3
 8019db4:	3708      	adds	r7, #8
 8019db6:	46bd      	mov	sp, r7
 8019db8:	bd80      	pop	{r7, pc}
 8019dba:	bf00      	nop
 8019dbc:	08028bec 	.word	0x08028bec
 8019dc0:	080292dc 	.word	0x080292dc
 8019dc4:	08028c30 	.word	0x08028c30
 8019dc8:	2000959c 	.word	0x2000959c
 8019dcc:	20021e28 	.word	0x20021e28

08019dd0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8019dd0:	b580      	push	{r7, lr}
 8019dd2:	b086      	sub	sp, #24
 8019dd4:	af00      	add	r7, sp, #0
 8019dd6:	4603      	mov	r3, r0
 8019dd8:	60b9      	str	r1, [r7, #8]
 8019dda:	607a      	str	r2, [r7, #4]
 8019ddc:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8019dde:	687b      	ldr	r3, [r7, #4]
 8019de0:	2b00      	cmp	r3, #0
 8019de2:	d106      	bne.n	8019df2 <tcp_eff_send_mss_netif+0x22>
 8019de4:	4b14      	ldr	r3, [pc, #80]	; (8019e38 <tcp_eff_send_mss_netif+0x68>)
 8019de6:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8019dea:	4914      	ldr	r1, [pc, #80]	; (8019e3c <tcp_eff_send_mss_netif+0x6c>)
 8019dec:	4814      	ldr	r0, [pc, #80]	; (8019e40 <tcp_eff_send_mss_netif+0x70>)
 8019dee:	f007 fa51 	bl	8021294 <printf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8019df2:	68bb      	ldr	r3, [r7, #8]
 8019df4:	2b00      	cmp	r3, #0
 8019df6:	d101      	bne.n	8019dfc <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8019df8:	89fb      	ldrh	r3, [r7, #14]
 8019dfa:	e019      	b.n	8019e30 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8019dfc:	68bb      	ldr	r3, [r7, #8]
 8019dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019e00:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8019e02:	8afb      	ldrh	r3, [r7, #22]
 8019e04:	2b00      	cmp	r3, #0
 8019e06:	d012      	beq.n	8019e2e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8019e08:	2328      	movs	r3, #40	; 0x28
 8019e0a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8019e0c:	8afa      	ldrh	r2, [r7, #22]
 8019e0e:	8abb      	ldrh	r3, [r7, #20]
 8019e10:	429a      	cmp	r2, r3
 8019e12:	d904      	bls.n	8019e1e <tcp_eff_send_mss_netif+0x4e>
 8019e14:	8afa      	ldrh	r2, [r7, #22]
 8019e16:	8abb      	ldrh	r3, [r7, #20]
 8019e18:	1ad3      	subs	r3, r2, r3
 8019e1a:	b29b      	uxth	r3, r3
 8019e1c:	e000      	b.n	8019e20 <tcp_eff_send_mss_netif+0x50>
 8019e1e:	2300      	movs	r3, #0
 8019e20:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8019e22:	8a7a      	ldrh	r2, [r7, #18]
 8019e24:	89fb      	ldrh	r3, [r7, #14]
 8019e26:	4293      	cmp	r3, r2
 8019e28:	bf28      	it	cs
 8019e2a:	4613      	movcs	r3, r2
 8019e2c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8019e2e:	89fb      	ldrh	r3, [r7, #14]
}
 8019e30:	4618      	mov	r0, r3
 8019e32:	3718      	adds	r7, #24
 8019e34:	46bd      	mov	sp, r7
 8019e36:	bd80      	pop	{r7, pc}
 8019e38:	08028bec 	.word	0x08028bec
 8019e3c:	080292f8 	.word	0x080292f8
 8019e40:	08028c30 	.word	0x08028c30

08019e44 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8019e44:	b580      	push	{r7, lr}
 8019e46:	b084      	sub	sp, #16
 8019e48:	af00      	add	r7, sp, #0
 8019e4a:	6078      	str	r0, [r7, #4]
 8019e4c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8019e4e:	683b      	ldr	r3, [r7, #0]
 8019e50:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8019e52:	687b      	ldr	r3, [r7, #4]
 8019e54:	2b00      	cmp	r3, #0
 8019e56:	d119      	bne.n	8019e8c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8019e58:	4b10      	ldr	r3, [pc, #64]	; (8019e9c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8019e5a:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8019e5e:	4910      	ldr	r1, [pc, #64]	; (8019ea0 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8019e60:	4810      	ldr	r0, [pc, #64]	; (8019ea4 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8019e62:	f007 fa17 	bl	8021294 <printf>

  while (pcb != NULL) {
 8019e66:	e011      	b.n	8019e8c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8019e68:	68fb      	ldr	r3, [r7, #12]
 8019e6a:	681a      	ldr	r2, [r3, #0]
 8019e6c:	687b      	ldr	r3, [r7, #4]
 8019e6e:	681b      	ldr	r3, [r3, #0]
 8019e70:	429a      	cmp	r2, r3
 8019e72:	d108      	bne.n	8019e86 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8019e74:	68fb      	ldr	r3, [r7, #12]
 8019e76:	68db      	ldr	r3, [r3, #12]
 8019e78:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8019e7a:	68f8      	ldr	r0, [r7, #12]
 8019e7c:	f7fe fd1a 	bl	80188b4 <tcp_abort>
      pcb = next;
 8019e80:	68bb      	ldr	r3, [r7, #8]
 8019e82:	60fb      	str	r3, [r7, #12]
 8019e84:	e002      	b.n	8019e8c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8019e86:	68fb      	ldr	r3, [r7, #12]
 8019e88:	68db      	ldr	r3, [r3, #12]
 8019e8a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8019e8c:	68fb      	ldr	r3, [r7, #12]
 8019e8e:	2b00      	cmp	r3, #0
 8019e90:	d1ea      	bne.n	8019e68 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8019e92:	bf00      	nop
 8019e94:	bf00      	nop
 8019e96:	3710      	adds	r7, #16
 8019e98:	46bd      	mov	sp, r7
 8019e9a:	bd80      	pop	{r7, pc}
 8019e9c:	08028bec 	.word	0x08028bec
 8019ea0:	08029320 	.word	0x08029320
 8019ea4:	08028c30 	.word	0x08028c30

08019ea8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8019ea8:	b580      	push	{r7, lr}
 8019eaa:	b084      	sub	sp, #16
 8019eac:	af00      	add	r7, sp, #0
 8019eae:	6078      	str	r0, [r7, #4]
 8019eb0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8019eb2:	687b      	ldr	r3, [r7, #4]
 8019eb4:	2b00      	cmp	r3, #0
 8019eb6:	d02a      	beq.n	8019f0e <tcp_netif_ip_addr_changed+0x66>
 8019eb8:	687b      	ldr	r3, [r7, #4]
 8019eba:	681b      	ldr	r3, [r3, #0]
 8019ebc:	2b00      	cmp	r3, #0
 8019ebe:	d026      	beq.n	8019f0e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8019ec0:	4b15      	ldr	r3, [pc, #84]	; (8019f18 <tcp_netif_ip_addr_changed+0x70>)
 8019ec2:	681b      	ldr	r3, [r3, #0]
 8019ec4:	4619      	mov	r1, r3
 8019ec6:	6878      	ldr	r0, [r7, #4]
 8019ec8:	f7ff ffbc 	bl	8019e44 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8019ecc:	4b13      	ldr	r3, [pc, #76]	; (8019f1c <tcp_netif_ip_addr_changed+0x74>)
 8019ece:	681b      	ldr	r3, [r3, #0]
 8019ed0:	4619      	mov	r1, r3
 8019ed2:	6878      	ldr	r0, [r7, #4]
 8019ed4:	f7ff ffb6 	bl	8019e44 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8019ed8:	683b      	ldr	r3, [r7, #0]
 8019eda:	2b00      	cmp	r3, #0
 8019edc:	d017      	beq.n	8019f0e <tcp_netif_ip_addr_changed+0x66>
 8019ede:	683b      	ldr	r3, [r7, #0]
 8019ee0:	681b      	ldr	r3, [r3, #0]
 8019ee2:	2b00      	cmp	r3, #0
 8019ee4:	d013      	beq.n	8019f0e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8019ee6:	4b0e      	ldr	r3, [pc, #56]	; (8019f20 <tcp_netif_ip_addr_changed+0x78>)
 8019ee8:	681b      	ldr	r3, [r3, #0]
 8019eea:	60fb      	str	r3, [r7, #12]
 8019eec:	e00c      	b.n	8019f08 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8019eee:	68fb      	ldr	r3, [r7, #12]
 8019ef0:	681a      	ldr	r2, [r3, #0]
 8019ef2:	687b      	ldr	r3, [r7, #4]
 8019ef4:	681b      	ldr	r3, [r3, #0]
 8019ef6:	429a      	cmp	r2, r3
 8019ef8:	d103      	bne.n	8019f02 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8019efa:	683b      	ldr	r3, [r7, #0]
 8019efc:	681a      	ldr	r2, [r3, #0]
 8019efe:	68fb      	ldr	r3, [r7, #12]
 8019f00:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8019f02:	68fb      	ldr	r3, [r7, #12]
 8019f04:	68db      	ldr	r3, [r3, #12]
 8019f06:	60fb      	str	r3, [r7, #12]
 8019f08:	68fb      	ldr	r3, [r7, #12]
 8019f0a:	2b00      	cmp	r3, #0
 8019f0c:	d1ef      	bne.n	8019eee <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8019f0e:	bf00      	nop
 8019f10:	3710      	adds	r7, #16
 8019f12:	46bd      	mov	sp, r7
 8019f14:	bd80      	pop	{r7, pc}
 8019f16:	bf00      	nop
 8019f18:	20021e34 	.word	0x20021e34
 8019f1c:	20021e2c 	.word	0x20021e2c
 8019f20:	20021e30 	.word	0x20021e30

08019f24 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8019f24:	b580      	push	{r7, lr}
 8019f26:	b082      	sub	sp, #8
 8019f28:	af00      	add	r7, sp, #0
 8019f2a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8019f2c:	687b      	ldr	r3, [r7, #4]
 8019f2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019f30:	2b00      	cmp	r3, #0
 8019f32:	d007      	beq.n	8019f44 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8019f34:	687b      	ldr	r3, [r7, #4]
 8019f36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019f38:	4618      	mov	r0, r3
 8019f3a:	f7ff fb87 	bl	801964c <tcp_segs_free>
    pcb->ooseq = NULL;
 8019f3e:	687b      	ldr	r3, [r7, #4]
 8019f40:	2200      	movs	r2, #0
 8019f42:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8019f44:	bf00      	nop
 8019f46:	3708      	adds	r7, #8
 8019f48:	46bd      	mov	sp, r7
 8019f4a:	bd80      	pop	{r7, pc}

08019f4c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8019f4c:	b590      	push	{r4, r7, lr}
 8019f4e:	b08d      	sub	sp, #52	; 0x34
 8019f50:	af04      	add	r7, sp, #16
 8019f52:	6078      	str	r0, [r7, #4]
 8019f54:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8019f56:	687b      	ldr	r3, [r7, #4]
 8019f58:	2b00      	cmp	r3, #0
 8019f5a:	d105      	bne.n	8019f68 <tcp_input+0x1c>
 8019f5c:	4b9b      	ldr	r3, [pc, #620]	; (801a1cc <tcp_input+0x280>)
 8019f5e:	2283      	movs	r2, #131	; 0x83
 8019f60:	499b      	ldr	r1, [pc, #620]	; (801a1d0 <tcp_input+0x284>)
 8019f62:	489c      	ldr	r0, [pc, #624]	; (801a1d4 <tcp_input+0x288>)
 8019f64:	f007 f996 	bl	8021294 <printf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8019f68:	687b      	ldr	r3, [r7, #4]
 8019f6a:	685b      	ldr	r3, [r3, #4]
 8019f6c:	4a9a      	ldr	r2, [pc, #616]	; (801a1d8 <tcp_input+0x28c>)
 8019f6e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8019f70:	687b      	ldr	r3, [r7, #4]
 8019f72:	895b      	ldrh	r3, [r3, #10]
 8019f74:	2b13      	cmp	r3, #19
 8019f76:	f240 83d1 	bls.w	801a71c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8019f7a:	4b98      	ldr	r3, [pc, #608]	; (801a1dc <tcp_input+0x290>)
 8019f7c:	695b      	ldr	r3, [r3, #20]
 8019f7e:	4a97      	ldr	r2, [pc, #604]	; (801a1dc <tcp_input+0x290>)
 8019f80:	6812      	ldr	r2, [r2, #0]
 8019f82:	4611      	mov	r1, r2
 8019f84:	4618      	mov	r0, r3
 8019f86:	f006 f8d9 	bl	802013c <ip4_addr_isbroadcast_u32>
 8019f8a:	4603      	mov	r3, r0
 8019f8c:	2b00      	cmp	r3, #0
 8019f8e:	f040 83c7 	bne.w	801a720 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8019f92:	4b92      	ldr	r3, [pc, #584]	; (801a1dc <tcp_input+0x290>)
 8019f94:	695b      	ldr	r3, [r3, #20]
 8019f96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8019f9a:	2be0      	cmp	r3, #224	; 0xe0
 8019f9c:	f000 83c0 	beq.w	801a720 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8019fa0:	4b8d      	ldr	r3, [pc, #564]	; (801a1d8 <tcp_input+0x28c>)
 8019fa2:	681b      	ldr	r3, [r3, #0]
 8019fa4:	899b      	ldrh	r3, [r3, #12]
 8019fa6:	b29b      	uxth	r3, r3
 8019fa8:	4618      	mov	r0, r3
 8019faa:	f7fc fa9b 	bl	80164e4 <lwip_htons>
 8019fae:	4603      	mov	r3, r0
 8019fb0:	0b1b      	lsrs	r3, r3, #12
 8019fb2:	b29b      	uxth	r3, r3
 8019fb4:	b2db      	uxtb	r3, r3
 8019fb6:	009b      	lsls	r3, r3, #2
 8019fb8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8019fba:	7cbb      	ldrb	r3, [r7, #18]
 8019fbc:	2b13      	cmp	r3, #19
 8019fbe:	f240 83b1 	bls.w	801a724 <tcp_input+0x7d8>
 8019fc2:	7cbb      	ldrb	r3, [r7, #18]
 8019fc4:	b29a      	uxth	r2, r3
 8019fc6:	687b      	ldr	r3, [r7, #4]
 8019fc8:	891b      	ldrh	r3, [r3, #8]
 8019fca:	429a      	cmp	r2, r3
 8019fcc:	f200 83aa 	bhi.w	801a724 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8019fd0:	7cbb      	ldrb	r3, [r7, #18]
 8019fd2:	b29b      	uxth	r3, r3
 8019fd4:	3b14      	subs	r3, #20
 8019fd6:	b29a      	uxth	r2, r3
 8019fd8:	4b81      	ldr	r3, [pc, #516]	; (801a1e0 <tcp_input+0x294>)
 8019fda:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8019fdc:	4b81      	ldr	r3, [pc, #516]	; (801a1e4 <tcp_input+0x298>)
 8019fde:	2200      	movs	r2, #0
 8019fe0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8019fe2:	687b      	ldr	r3, [r7, #4]
 8019fe4:	895a      	ldrh	r2, [r3, #10]
 8019fe6:	7cbb      	ldrb	r3, [r7, #18]
 8019fe8:	b29b      	uxth	r3, r3
 8019fea:	429a      	cmp	r2, r3
 8019fec:	d309      	bcc.n	801a002 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8019fee:	4b7c      	ldr	r3, [pc, #496]	; (801a1e0 <tcp_input+0x294>)
 8019ff0:	881a      	ldrh	r2, [r3, #0]
 8019ff2:	4b7d      	ldr	r3, [pc, #500]	; (801a1e8 <tcp_input+0x29c>)
 8019ff4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8019ff6:	7cbb      	ldrb	r3, [r7, #18]
 8019ff8:	4619      	mov	r1, r3
 8019ffa:	6878      	ldr	r0, [r7, #4]
 8019ffc:	f7fd fddc 	bl	8017bb8 <pbuf_remove_header>
 801a000:	e04e      	b.n	801a0a0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801a002:	687b      	ldr	r3, [r7, #4]
 801a004:	681b      	ldr	r3, [r3, #0]
 801a006:	2b00      	cmp	r3, #0
 801a008:	d105      	bne.n	801a016 <tcp_input+0xca>
 801a00a:	4b70      	ldr	r3, [pc, #448]	; (801a1cc <tcp_input+0x280>)
 801a00c:	22c2      	movs	r2, #194	; 0xc2
 801a00e:	4977      	ldr	r1, [pc, #476]	; (801a1ec <tcp_input+0x2a0>)
 801a010:	4870      	ldr	r0, [pc, #448]	; (801a1d4 <tcp_input+0x288>)
 801a012:	f007 f93f 	bl	8021294 <printf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 801a016:	2114      	movs	r1, #20
 801a018:	6878      	ldr	r0, [r7, #4]
 801a01a:	f7fd fdcd 	bl	8017bb8 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801a01e:	687b      	ldr	r3, [r7, #4]
 801a020:	895a      	ldrh	r2, [r3, #10]
 801a022:	4b71      	ldr	r3, [pc, #452]	; (801a1e8 <tcp_input+0x29c>)
 801a024:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801a026:	4b6e      	ldr	r3, [pc, #440]	; (801a1e0 <tcp_input+0x294>)
 801a028:	881a      	ldrh	r2, [r3, #0]
 801a02a:	4b6f      	ldr	r3, [pc, #444]	; (801a1e8 <tcp_input+0x29c>)
 801a02c:	881b      	ldrh	r3, [r3, #0]
 801a02e:	1ad3      	subs	r3, r2, r3
 801a030:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801a032:	4b6d      	ldr	r3, [pc, #436]	; (801a1e8 <tcp_input+0x29c>)
 801a034:	881b      	ldrh	r3, [r3, #0]
 801a036:	4619      	mov	r1, r3
 801a038:	6878      	ldr	r0, [r7, #4]
 801a03a:	f7fd fdbd 	bl	8017bb8 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801a03e:	687b      	ldr	r3, [r7, #4]
 801a040:	681b      	ldr	r3, [r3, #0]
 801a042:	895b      	ldrh	r3, [r3, #10]
 801a044:	8a3a      	ldrh	r2, [r7, #16]
 801a046:	429a      	cmp	r2, r3
 801a048:	f200 836e 	bhi.w	801a728 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801a04c:	687b      	ldr	r3, [r7, #4]
 801a04e:	681b      	ldr	r3, [r3, #0]
 801a050:	685b      	ldr	r3, [r3, #4]
 801a052:	4a64      	ldr	r2, [pc, #400]	; (801a1e4 <tcp_input+0x298>)
 801a054:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801a056:	687b      	ldr	r3, [r7, #4]
 801a058:	681b      	ldr	r3, [r3, #0]
 801a05a:	8a3a      	ldrh	r2, [r7, #16]
 801a05c:	4611      	mov	r1, r2
 801a05e:	4618      	mov	r0, r3
 801a060:	f7fd fdaa 	bl	8017bb8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801a064:	687b      	ldr	r3, [r7, #4]
 801a066:	891a      	ldrh	r2, [r3, #8]
 801a068:	8a3b      	ldrh	r3, [r7, #16]
 801a06a:	1ad3      	subs	r3, r2, r3
 801a06c:	b29a      	uxth	r2, r3
 801a06e:	687b      	ldr	r3, [r7, #4]
 801a070:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801a072:	687b      	ldr	r3, [r7, #4]
 801a074:	895b      	ldrh	r3, [r3, #10]
 801a076:	2b00      	cmp	r3, #0
 801a078:	d005      	beq.n	801a086 <tcp_input+0x13a>
 801a07a:	4b54      	ldr	r3, [pc, #336]	; (801a1cc <tcp_input+0x280>)
 801a07c:	22df      	movs	r2, #223	; 0xdf
 801a07e:	495c      	ldr	r1, [pc, #368]	; (801a1f0 <tcp_input+0x2a4>)
 801a080:	4854      	ldr	r0, [pc, #336]	; (801a1d4 <tcp_input+0x288>)
 801a082:	f007 f907 	bl	8021294 <printf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801a086:	687b      	ldr	r3, [r7, #4]
 801a088:	891a      	ldrh	r2, [r3, #8]
 801a08a:	687b      	ldr	r3, [r7, #4]
 801a08c:	681b      	ldr	r3, [r3, #0]
 801a08e:	891b      	ldrh	r3, [r3, #8]
 801a090:	429a      	cmp	r2, r3
 801a092:	d005      	beq.n	801a0a0 <tcp_input+0x154>
 801a094:	4b4d      	ldr	r3, [pc, #308]	; (801a1cc <tcp_input+0x280>)
 801a096:	22e0      	movs	r2, #224	; 0xe0
 801a098:	4956      	ldr	r1, [pc, #344]	; (801a1f4 <tcp_input+0x2a8>)
 801a09a:	484e      	ldr	r0, [pc, #312]	; (801a1d4 <tcp_input+0x288>)
 801a09c:	f007 f8fa 	bl	8021294 <printf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801a0a0:	4b4d      	ldr	r3, [pc, #308]	; (801a1d8 <tcp_input+0x28c>)
 801a0a2:	681b      	ldr	r3, [r3, #0]
 801a0a4:	881b      	ldrh	r3, [r3, #0]
 801a0a6:	b29b      	uxth	r3, r3
 801a0a8:	4a4b      	ldr	r2, [pc, #300]	; (801a1d8 <tcp_input+0x28c>)
 801a0aa:	6814      	ldr	r4, [r2, #0]
 801a0ac:	4618      	mov	r0, r3
 801a0ae:	f7fc fa19 	bl	80164e4 <lwip_htons>
 801a0b2:	4603      	mov	r3, r0
 801a0b4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801a0b6:	4b48      	ldr	r3, [pc, #288]	; (801a1d8 <tcp_input+0x28c>)
 801a0b8:	681b      	ldr	r3, [r3, #0]
 801a0ba:	885b      	ldrh	r3, [r3, #2]
 801a0bc:	b29b      	uxth	r3, r3
 801a0be:	4a46      	ldr	r2, [pc, #280]	; (801a1d8 <tcp_input+0x28c>)
 801a0c0:	6814      	ldr	r4, [r2, #0]
 801a0c2:	4618      	mov	r0, r3
 801a0c4:	f7fc fa0e 	bl	80164e4 <lwip_htons>
 801a0c8:	4603      	mov	r3, r0
 801a0ca:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801a0cc:	4b42      	ldr	r3, [pc, #264]	; (801a1d8 <tcp_input+0x28c>)
 801a0ce:	681b      	ldr	r3, [r3, #0]
 801a0d0:	685b      	ldr	r3, [r3, #4]
 801a0d2:	4a41      	ldr	r2, [pc, #260]	; (801a1d8 <tcp_input+0x28c>)
 801a0d4:	6814      	ldr	r4, [r2, #0]
 801a0d6:	4618      	mov	r0, r3
 801a0d8:	f7fc fa19 	bl	801650e <lwip_htonl>
 801a0dc:	4603      	mov	r3, r0
 801a0de:	6063      	str	r3, [r4, #4]
 801a0e0:	6863      	ldr	r3, [r4, #4]
 801a0e2:	4a45      	ldr	r2, [pc, #276]	; (801a1f8 <tcp_input+0x2ac>)
 801a0e4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801a0e6:	4b3c      	ldr	r3, [pc, #240]	; (801a1d8 <tcp_input+0x28c>)
 801a0e8:	681b      	ldr	r3, [r3, #0]
 801a0ea:	689b      	ldr	r3, [r3, #8]
 801a0ec:	4a3a      	ldr	r2, [pc, #232]	; (801a1d8 <tcp_input+0x28c>)
 801a0ee:	6814      	ldr	r4, [r2, #0]
 801a0f0:	4618      	mov	r0, r3
 801a0f2:	f7fc fa0c 	bl	801650e <lwip_htonl>
 801a0f6:	4603      	mov	r3, r0
 801a0f8:	60a3      	str	r3, [r4, #8]
 801a0fa:	68a3      	ldr	r3, [r4, #8]
 801a0fc:	4a3f      	ldr	r2, [pc, #252]	; (801a1fc <tcp_input+0x2b0>)
 801a0fe:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801a100:	4b35      	ldr	r3, [pc, #212]	; (801a1d8 <tcp_input+0x28c>)
 801a102:	681b      	ldr	r3, [r3, #0]
 801a104:	89db      	ldrh	r3, [r3, #14]
 801a106:	b29b      	uxth	r3, r3
 801a108:	4a33      	ldr	r2, [pc, #204]	; (801a1d8 <tcp_input+0x28c>)
 801a10a:	6814      	ldr	r4, [r2, #0]
 801a10c:	4618      	mov	r0, r3
 801a10e:	f7fc f9e9 	bl	80164e4 <lwip_htons>
 801a112:	4603      	mov	r3, r0
 801a114:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801a116:	4b30      	ldr	r3, [pc, #192]	; (801a1d8 <tcp_input+0x28c>)
 801a118:	681b      	ldr	r3, [r3, #0]
 801a11a:	899b      	ldrh	r3, [r3, #12]
 801a11c:	b29b      	uxth	r3, r3
 801a11e:	4618      	mov	r0, r3
 801a120:	f7fc f9e0 	bl	80164e4 <lwip_htons>
 801a124:	4603      	mov	r3, r0
 801a126:	b2db      	uxtb	r3, r3
 801a128:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801a12c:	b2da      	uxtb	r2, r3
 801a12e:	4b34      	ldr	r3, [pc, #208]	; (801a200 <tcp_input+0x2b4>)
 801a130:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801a132:	687b      	ldr	r3, [r7, #4]
 801a134:	891a      	ldrh	r2, [r3, #8]
 801a136:	4b33      	ldr	r3, [pc, #204]	; (801a204 <tcp_input+0x2b8>)
 801a138:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801a13a:	4b31      	ldr	r3, [pc, #196]	; (801a200 <tcp_input+0x2b4>)
 801a13c:	781b      	ldrb	r3, [r3, #0]
 801a13e:	f003 0303 	and.w	r3, r3, #3
 801a142:	2b00      	cmp	r3, #0
 801a144:	d00c      	beq.n	801a160 <tcp_input+0x214>
    tcplen++;
 801a146:	4b2f      	ldr	r3, [pc, #188]	; (801a204 <tcp_input+0x2b8>)
 801a148:	881b      	ldrh	r3, [r3, #0]
 801a14a:	3301      	adds	r3, #1
 801a14c:	b29a      	uxth	r2, r3
 801a14e:	4b2d      	ldr	r3, [pc, #180]	; (801a204 <tcp_input+0x2b8>)
 801a150:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801a152:	687b      	ldr	r3, [r7, #4]
 801a154:	891a      	ldrh	r2, [r3, #8]
 801a156:	4b2b      	ldr	r3, [pc, #172]	; (801a204 <tcp_input+0x2b8>)
 801a158:	881b      	ldrh	r3, [r3, #0]
 801a15a:	429a      	cmp	r2, r3
 801a15c:	f200 82e6 	bhi.w	801a72c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 801a160:	2300      	movs	r3, #0
 801a162:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801a164:	4b28      	ldr	r3, [pc, #160]	; (801a208 <tcp_input+0x2bc>)
 801a166:	681b      	ldr	r3, [r3, #0]
 801a168:	61fb      	str	r3, [r7, #28]
 801a16a:	e09d      	b.n	801a2a8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801a16c:	69fb      	ldr	r3, [r7, #28]
 801a16e:	7d1b      	ldrb	r3, [r3, #20]
 801a170:	2b00      	cmp	r3, #0
 801a172:	d105      	bne.n	801a180 <tcp_input+0x234>
 801a174:	4b15      	ldr	r3, [pc, #84]	; (801a1cc <tcp_input+0x280>)
 801a176:	22fb      	movs	r2, #251	; 0xfb
 801a178:	4924      	ldr	r1, [pc, #144]	; (801a20c <tcp_input+0x2c0>)
 801a17a:	4816      	ldr	r0, [pc, #88]	; (801a1d4 <tcp_input+0x288>)
 801a17c:	f007 f88a 	bl	8021294 <printf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801a180:	69fb      	ldr	r3, [r7, #28]
 801a182:	7d1b      	ldrb	r3, [r3, #20]
 801a184:	2b0a      	cmp	r3, #10
 801a186:	d105      	bne.n	801a194 <tcp_input+0x248>
 801a188:	4b10      	ldr	r3, [pc, #64]	; (801a1cc <tcp_input+0x280>)
 801a18a:	22fc      	movs	r2, #252	; 0xfc
 801a18c:	4920      	ldr	r1, [pc, #128]	; (801a210 <tcp_input+0x2c4>)
 801a18e:	4811      	ldr	r0, [pc, #68]	; (801a1d4 <tcp_input+0x288>)
 801a190:	f007 f880 	bl	8021294 <printf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801a194:	69fb      	ldr	r3, [r7, #28]
 801a196:	7d1b      	ldrb	r3, [r3, #20]
 801a198:	2b01      	cmp	r3, #1
 801a19a:	d105      	bne.n	801a1a8 <tcp_input+0x25c>
 801a19c:	4b0b      	ldr	r3, [pc, #44]	; (801a1cc <tcp_input+0x280>)
 801a19e:	22fd      	movs	r2, #253	; 0xfd
 801a1a0:	491c      	ldr	r1, [pc, #112]	; (801a214 <tcp_input+0x2c8>)
 801a1a2:	480c      	ldr	r0, [pc, #48]	; (801a1d4 <tcp_input+0x288>)
 801a1a4:	f007 f876 	bl	8021294 <printf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a1a8:	69fb      	ldr	r3, [r7, #28]
 801a1aa:	7a1b      	ldrb	r3, [r3, #8]
 801a1ac:	2b00      	cmp	r3, #0
 801a1ae:	d033      	beq.n	801a218 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a1b0:	69fb      	ldr	r3, [r7, #28]
 801a1b2:	7a1a      	ldrb	r2, [r3, #8]
 801a1b4:	4b09      	ldr	r3, [pc, #36]	; (801a1dc <tcp_input+0x290>)
 801a1b6:	685b      	ldr	r3, [r3, #4]
 801a1b8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801a1bc:	3301      	adds	r3, #1
 801a1be:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a1c0:	429a      	cmp	r2, r3
 801a1c2:	d029      	beq.n	801a218 <tcp_input+0x2cc>
      prev = pcb;
 801a1c4:	69fb      	ldr	r3, [r7, #28]
 801a1c6:	61bb      	str	r3, [r7, #24]
      continue;
 801a1c8:	e06b      	b.n	801a2a2 <tcp_input+0x356>
 801a1ca:	bf00      	nop
 801a1cc:	08029354 	.word	0x08029354
 801a1d0:	08029388 	.word	0x08029388
 801a1d4:	080293a0 	.word	0x080293a0
 801a1d8:	20021e50 	.word	0x20021e50
 801a1dc:	2001acd4 	.word	0x2001acd4
 801a1e0:	20021e54 	.word	0x20021e54
 801a1e4:	20021e58 	.word	0x20021e58
 801a1e8:	20021e56 	.word	0x20021e56
 801a1ec:	080293c8 	.word	0x080293c8
 801a1f0:	080293d8 	.word	0x080293d8
 801a1f4:	080293e4 	.word	0x080293e4
 801a1f8:	20021e60 	.word	0x20021e60
 801a1fc:	20021e64 	.word	0x20021e64
 801a200:	20021e6c 	.word	0x20021e6c
 801a204:	20021e6a 	.word	0x20021e6a
 801a208:	20021e34 	.word	0x20021e34
 801a20c:	08029404 	.word	0x08029404
 801a210:	0802942c 	.word	0x0802942c
 801a214:	08029458 	.word	0x08029458
    }

    if (pcb->remote_port == tcphdr->src &&
 801a218:	69fb      	ldr	r3, [r7, #28]
 801a21a:	8b1a      	ldrh	r2, [r3, #24]
 801a21c:	4b72      	ldr	r3, [pc, #456]	; (801a3e8 <tcp_input+0x49c>)
 801a21e:	681b      	ldr	r3, [r3, #0]
 801a220:	881b      	ldrh	r3, [r3, #0]
 801a222:	b29b      	uxth	r3, r3
 801a224:	429a      	cmp	r2, r3
 801a226:	d13a      	bne.n	801a29e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 801a228:	69fb      	ldr	r3, [r7, #28]
 801a22a:	8ada      	ldrh	r2, [r3, #22]
 801a22c:	4b6e      	ldr	r3, [pc, #440]	; (801a3e8 <tcp_input+0x49c>)
 801a22e:	681b      	ldr	r3, [r3, #0]
 801a230:	885b      	ldrh	r3, [r3, #2]
 801a232:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 801a234:	429a      	cmp	r2, r3
 801a236:	d132      	bne.n	801a29e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801a238:	69fb      	ldr	r3, [r7, #28]
 801a23a:	685a      	ldr	r2, [r3, #4]
 801a23c:	4b6b      	ldr	r3, [pc, #428]	; (801a3ec <tcp_input+0x4a0>)
 801a23e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 801a240:	429a      	cmp	r2, r3
 801a242:	d12c      	bne.n	801a29e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a244:	69fb      	ldr	r3, [r7, #28]
 801a246:	681a      	ldr	r2, [r3, #0]
 801a248:	4b68      	ldr	r3, [pc, #416]	; (801a3ec <tcp_input+0x4a0>)
 801a24a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801a24c:	429a      	cmp	r2, r3
 801a24e:	d126      	bne.n	801a29e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801a250:	69fb      	ldr	r3, [r7, #28]
 801a252:	68db      	ldr	r3, [r3, #12]
 801a254:	69fa      	ldr	r2, [r7, #28]
 801a256:	429a      	cmp	r2, r3
 801a258:	d106      	bne.n	801a268 <tcp_input+0x31c>
 801a25a:	4b65      	ldr	r3, [pc, #404]	; (801a3f0 <tcp_input+0x4a4>)
 801a25c:	f240 120d 	movw	r2, #269	; 0x10d
 801a260:	4964      	ldr	r1, [pc, #400]	; (801a3f4 <tcp_input+0x4a8>)
 801a262:	4865      	ldr	r0, [pc, #404]	; (801a3f8 <tcp_input+0x4ac>)
 801a264:	f007 f816 	bl	8021294 <printf>
      if (prev != NULL) {
 801a268:	69bb      	ldr	r3, [r7, #24]
 801a26a:	2b00      	cmp	r3, #0
 801a26c:	d00a      	beq.n	801a284 <tcp_input+0x338>
        prev->next = pcb->next;
 801a26e:	69fb      	ldr	r3, [r7, #28]
 801a270:	68da      	ldr	r2, [r3, #12]
 801a272:	69bb      	ldr	r3, [r7, #24]
 801a274:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801a276:	4b61      	ldr	r3, [pc, #388]	; (801a3fc <tcp_input+0x4b0>)
 801a278:	681a      	ldr	r2, [r3, #0]
 801a27a:	69fb      	ldr	r3, [r7, #28]
 801a27c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801a27e:	4a5f      	ldr	r2, [pc, #380]	; (801a3fc <tcp_input+0x4b0>)
 801a280:	69fb      	ldr	r3, [r7, #28]
 801a282:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801a284:	69fb      	ldr	r3, [r7, #28]
 801a286:	68db      	ldr	r3, [r3, #12]
 801a288:	69fa      	ldr	r2, [r7, #28]
 801a28a:	429a      	cmp	r2, r3
 801a28c:	d111      	bne.n	801a2b2 <tcp_input+0x366>
 801a28e:	4b58      	ldr	r3, [pc, #352]	; (801a3f0 <tcp_input+0x4a4>)
 801a290:	f240 1215 	movw	r2, #277	; 0x115
 801a294:	495a      	ldr	r1, [pc, #360]	; (801a400 <tcp_input+0x4b4>)
 801a296:	4858      	ldr	r0, [pc, #352]	; (801a3f8 <tcp_input+0x4ac>)
 801a298:	f006 fffc 	bl	8021294 <printf>
      break;
 801a29c:	e009      	b.n	801a2b2 <tcp_input+0x366>
    }
    prev = pcb;
 801a29e:	69fb      	ldr	r3, [r7, #28]
 801a2a0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801a2a2:	69fb      	ldr	r3, [r7, #28]
 801a2a4:	68db      	ldr	r3, [r3, #12]
 801a2a6:	61fb      	str	r3, [r7, #28]
 801a2a8:	69fb      	ldr	r3, [r7, #28]
 801a2aa:	2b00      	cmp	r3, #0
 801a2ac:	f47f af5e 	bne.w	801a16c <tcp_input+0x220>
 801a2b0:	e000      	b.n	801a2b4 <tcp_input+0x368>
      break;
 801a2b2:	bf00      	nop
  }

  if (pcb == NULL) {
 801a2b4:	69fb      	ldr	r3, [r7, #28]
 801a2b6:	2b00      	cmp	r3, #0
 801a2b8:	f040 80aa 	bne.w	801a410 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801a2bc:	4b51      	ldr	r3, [pc, #324]	; (801a404 <tcp_input+0x4b8>)
 801a2be:	681b      	ldr	r3, [r3, #0]
 801a2c0:	61fb      	str	r3, [r7, #28]
 801a2c2:	e03f      	b.n	801a344 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801a2c4:	69fb      	ldr	r3, [r7, #28]
 801a2c6:	7d1b      	ldrb	r3, [r3, #20]
 801a2c8:	2b0a      	cmp	r3, #10
 801a2ca:	d006      	beq.n	801a2da <tcp_input+0x38e>
 801a2cc:	4b48      	ldr	r3, [pc, #288]	; (801a3f0 <tcp_input+0x4a4>)
 801a2ce:	f240 121f 	movw	r2, #287	; 0x11f
 801a2d2:	494d      	ldr	r1, [pc, #308]	; (801a408 <tcp_input+0x4bc>)
 801a2d4:	4848      	ldr	r0, [pc, #288]	; (801a3f8 <tcp_input+0x4ac>)
 801a2d6:	f006 ffdd 	bl	8021294 <printf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a2da:	69fb      	ldr	r3, [r7, #28]
 801a2dc:	7a1b      	ldrb	r3, [r3, #8]
 801a2de:	2b00      	cmp	r3, #0
 801a2e0:	d009      	beq.n	801a2f6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a2e2:	69fb      	ldr	r3, [r7, #28]
 801a2e4:	7a1a      	ldrb	r2, [r3, #8]
 801a2e6:	4b41      	ldr	r3, [pc, #260]	; (801a3ec <tcp_input+0x4a0>)
 801a2e8:	685b      	ldr	r3, [r3, #4]
 801a2ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801a2ee:	3301      	adds	r3, #1
 801a2f0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a2f2:	429a      	cmp	r2, r3
 801a2f4:	d122      	bne.n	801a33c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801a2f6:	69fb      	ldr	r3, [r7, #28]
 801a2f8:	8b1a      	ldrh	r2, [r3, #24]
 801a2fa:	4b3b      	ldr	r3, [pc, #236]	; (801a3e8 <tcp_input+0x49c>)
 801a2fc:	681b      	ldr	r3, [r3, #0]
 801a2fe:	881b      	ldrh	r3, [r3, #0]
 801a300:	b29b      	uxth	r3, r3
 801a302:	429a      	cmp	r2, r3
 801a304:	d11b      	bne.n	801a33e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801a306:	69fb      	ldr	r3, [r7, #28]
 801a308:	8ada      	ldrh	r2, [r3, #22]
 801a30a:	4b37      	ldr	r3, [pc, #220]	; (801a3e8 <tcp_input+0x49c>)
 801a30c:	681b      	ldr	r3, [r3, #0]
 801a30e:	885b      	ldrh	r3, [r3, #2]
 801a310:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801a312:	429a      	cmp	r2, r3
 801a314:	d113      	bne.n	801a33e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801a316:	69fb      	ldr	r3, [r7, #28]
 801a318:	685a      	ldr	r2, [r3, #4]
 801a31a:	4b34      	ldr	r3, [pc, #208]	; (801a3ec <tcp_input+0x4a0>)
 801a31c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801a31e:	429a      	cmp	r2, r3
 801a320:	d10d      	bne.n	801a33e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a322:	69fb      	ldr	r3, [r7, #28]
 801a324:	681a      	ldr	r2, [r3, #0]
 801a326:	4b31      	ldr	r3, [pc, #196]	; (801a3ec <tcp_input+0x4a0>)
 801a328:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801a32a:	429a      	cmp	r2, r3
 801a32c:	d107      	bne.n	801a33e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801a32e:	69f8      	ldr	r0, [r7, #28]
 801a330:	f000 fb56 	bl	801a9e0 <tcp_timewait_input>
        }
        pbuf_free(p);
 801a334:	6878      	ldr	r0, [r7, #4]
 801a336:	f7fd fcc5 	bl	8017cc4 <pbuf_free>
        return;
 801a33a:	e1fd      	b.n	801a738 <tcp_input+0x7ec>
        continue;
 801a33c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801a33e:	69fb      	ldr	r3, [r7, #28]
 801a340:	68db      	ldr	r3, [r3, #12]
 801a342:	61fb      	str	r3, [r7, #28]
 801a344:	69fb      	ldr	r3, [r7, #28]
 801a346:	2b00      	cmp	r3, #0
 801a348:	d1bc      	bne.n	801a2c4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801a34a:	2300      	movs	r3, #0
 801a34c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801a34e:	4b2f      	ldr	r3, [pc, #188]	; (801a40c <tcp_input+0x4c0>)
 801a350:	681b      	ldr	r3, [r3, #0]
 801a352:	617b      	str	r3, [r7, #20]
 801a354:	e02a      	b.n	801a3ac <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801a356:	697b      	ldr	r3, [r7, #20]
 801a358:	7a1b      	ldrb	r3, [r3, #8]
 801a35a:	2b00      	cmp	r3, #0
 801a35c:	d00c      	beq.n	801a378 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a35e:	697b      	ldr	r3, [r7, #20]
 801a360:	7a1a      	ldrb	r2, [r3, #8]
 801a362:	4b22      	ldr	r3, [pc, #136]	; (801a3ec <tcp_input+0x4a0>)
 801a364:	685b      	ldr	r3, [r3, #4]
 801a366:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801a36a:	3301      	adds	r3, #1
 801a36c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801a36e:	429a      	cmp	r2, r3
 801a370:	d002      	beq.n	801a378 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801a372:	697b      	ldr	r3, [r7, #20]
 801a374:	61bb      	str	r3, [r7, #24]
        continue;
 801a376:	e016      	b.n	801a3a6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 801a378:	697b      	ldr	r3, [r7, #20]
 801a37a:	8ada      	ldrh	r2, [r3, #22]
 801a37c:	4b1a      	ldr	r3, [pc, #104]	; (801a3e8 <tcp_input+0x49c>)
 801a37e:	681b      	ldr	r3, [r3, #0]
 801a380:	885b      	ldrh	r3, [r3, #2]
 801a382:	b29b      	uxth	r3, r3
 801a384:	429a      	cmp	r2, r3
 801a386:	d10c      	bne.n	801a3a2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801a388:	697b      	ldr	r3, [r7, #20]
 801a38a:	681a      	ldr	r2, [r3, #0]
 801a38c:	4b17      	ldr	r3, [pc, #92]	; (801a3ec <tcp_input+0x4a0>)
 801a38e:	695b      	ldr	r3, [r3, #20]
 801a390:	429a      	cmp	r2, r3
 801a392:	d00f      	beq.n	801a3b4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801a394:	697b      	ldr	r3, [r7, #20]
 801a396:	2b00      	cmp	r3, #0
 801a398:	d00d      	beq.n	801a3b6 <tcp_input+0x46a>
 801a39a:	697b      	ldr	r3, [r7, #20]
 801a39c:	681b      	ldr	r3, [r3, #0]
 801a39e:	2b00      	cmp	r3, #0
 801a3a0:	d009      	beq.n	801a3b6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801a3a2:	697b      	ldr	r3, [r7, #20]
 801a3a4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801a3a6:	697b      	ldr	r3, [r7, #20]
 801a3a8:	68db      	ldr	r3, [r3, #12]
 801a3aa:	617b      	str	r3, [r7, #20]
 801a3ac:	697b      	ldr	r3, [r7, #20]
 801a3ae:	2b00      	cmp	r3, #0
 801a3b0:	d1d1      	bne.n	801a356 <tcp_input+0x40a>
 801a3b2:	e000      	b.n	801a3b6 <tcp_input+0x46a>
            break;
 801a3b4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801a3b6:	697b      	ldr	r3, [r7, #20]
 801a3b8:	2b00      	cmp	r3, #0
 801a3ba:	d029      	beq.n	801a410 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 801a3bc:	69bb      	ldr	r3, [r7, #24]
 801a3be:	2b00      	cmp	r3, #0
 801a3c0:	d00a      	beq.n	801a3d8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801a3c2:	697b      	ldr	r3, [r7, #20]
 801a3c4:	68da      	ldr	r2, [r3, #12]
 801a3c6:	69bb      	ldr	r3, [r7, #24]
 801a3c8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801a3ca:	4b10      	ldr	r3, [pc, #64]	; (801a40c <tcp_input+0x4c0>)
 801a3cc:	681a      	ldr	r2, [r3, #0]
 801a3ce:	697b      	ldr	r3, [r7, #20]
 801a3d0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801a3d2:	4a0e      	ldr	r2, [pc, #56]	; (801a40c <tcp_input+0x4c0>)
 801a3d4:	697b      	ldr	r3, [r7, #20]
 801a3d6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 801a3d8:	6978      	ldr	r0, [r7, #20]
 801a3da:	f000 fa03 	bl	801a7e4 <tcp_listen_input>
      }
      pbuf_free(p);
 801a3de:	6878      	ldr	r0, [r7, #4]
 801a3e0:	f7fd fc70 	bl	8017cc4 <pbuf_free>
      return;
 801a3e4:	e1a8      	b.n	801a738 <tcp_input+0x7ec>
 801a3e6:	bf00      	nop
 801a3e8:	20021e50 	.word	0x20021e50
 801a3ec:	2001acd4 	.word	0x2001acd4
 801a3f0:	08029354 	.word	0x08029354
 801a3f4:	08029480 	.word	0x08029480
 801a3f8:	080293a0 	.word	0x080293a0
 801a3fc:	20021e34 	.word	0x20021e34
 801a400:	080294ac 	.word	0x080294ac
 801a404:	20021e38 	.word	0x20021e38
 801a408:	080294d8 	.word	0x080294d8
 801a40c:	20021e30 	.word	0x20021e30
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 801a410:	69fb      	ldr	r3, [r7, #28]
 801a412:	2b00      	cmp	r3, #0
 801a414:	f000 8158 	beq.w	801a6c8 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801a418:	4b95      	ldr	r3, [pc, #596]	; (801a670 <tcp_input+0x724>)
 801a41a:	2200      	movs	r2, #0
 801a41c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801a41e:	687b      	ldr	r3, [r7, #4]
 801a420:	891a      	ldrh	r2, [r3, #8]
 801a422:	4b93      	ldr	r3, [pc, #588]	; (801a670 <tcp_input+0x724>)
 801a424:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801a426:	4a92      	ldr	r2, [pc, #584]	; (801a670 <tcp_input+0x724>)
 801a428:	687b      	ldr	r3, [r7, #4]
 801a42a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801a42c:	4b91      	ldr	r3, [pc, #580]	; (801a674 <tcp_input+0x728>)
 801a42e:	681b      	ldr	r3, [r3, #0]
 801a430:	4a8f      	ldr	r2, [pc, #572]	; (801a670 <tcp_input+0x724>)
 801a432:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 801a434:	4b90      	ldr	r3, [pc, #576]	; (801a678 <tcp_input+0x72c>)
 801a436:	2200      	movs	r2, #0
 801a438:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801a43a:	4b90      	ldr	r3, [pc, #576]	; (801a67c <tcp_input+0x730>)
 801a43c:	2200      	movs	r2, #0
 801a43e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 801a440:	4b8f      	ldr	r3, [pc, #572]	; (801a680 <tcp_input+0x734>)
 801a442:	2200      	movs	r2, #0
 801a444:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801a446:	4b8f      	ldr	r3, [pc, #572]	; (801a684 <tcp_input+0x738>)
 801a448:	781b      	ldrb	r3, [r3, #0]
 801a44a:	f003 0308 	and.w	r3, r3, #8
 801a44e:	2b00      	cmp	r3, #0
 801a450:	d006      	beq.n	801a460 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 801a452:	687b      	ldr	r3, [r7, #4]
 801a454:	7b5b      	ldrb	r3, [r3, #13]
 801a456:	f043 0301 	orr.w	r3, r3, #1
 801a45a:	b2da      	uxtb	r2, r3
 801a45c:	687b      	ldr	r3, [r7, #4]
 801a45e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801a460:	69fb      	ldr	r3, [r7, #28]
 801a462:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801a464:	2b00      	cmp	r3, #0
 801a466:	d017      	beq.n	801a498 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801a468:	69f8      	ldr	r0, [r7, #28]
 801a46a:	f7ff f873 	bl	8019554 <tcp_process_refused_data>
 801a46e:	4603      	mov	r3, r0
 801a470:	f113 0f0d 	cmn.w	r3, #13
 801a474:	d007      	beq.n	801a486 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801a476:	69fb      	ldr	r3, [r7, #28]
 801a478:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801a47a:	2b00      	cmp	r3, #0
 801a47c:	d00c      	beq.n	801a498 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801a47e:	4b82      	ldr	r3, [pc, #520]	; (801a688 <tcp_input+0x73c>)
 801a480:	881b      	ldrh	r3, [r3, #0]
 801a482:	2b00      	cmp	r3, #0
 801a484:	d008      	beq.n	801a498 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801a486:	69fb      	ldr	r3, [r7, #28]
 801a488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801a48a:	2b00      	cmp	r3, #0
 801a48c:	f040 80e3 	bne.w	801a656 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801a490:	69f8      	ldr	r0, [r7, #28]
 801a492:	f003 fe05 	bl	801e0a0 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801a496:	e0de      	b.n	801a656 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 801a498:	4a7c      	ldr	r2, [pc, #496]	; (801a68c <tcp_input+0x740>)
 801a49a:	69fb      	ldr	r3, [r7, #28]
 801a49c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801a49e:	69f8      	ldr	r0, [r7, #28]
 801a4a0:	f000 fb18 	bl	801aad4 <tcp_process>
 801a4a4:	4603      	mov	r3, r0
 801a4a6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 801a4a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a4ac:	f113 0f0d 	cmn.w	r3, #13
 801a4b0:	f000 80d3 	beq.w	801a65a <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 801a4b4:	4b71      	ldr	r3, [pc, #452]	; (801a67c <tcp_input+0x730>)
 801a4b6:	781b      	ldrb	r3, [r3, #0]
 801a4b8:	f003 0308 	and.w	r3, r3, #8
 801a4bc:	2b00      	cmp	r3, #0
 801a4be:	d015      	beq.n	801a4ec <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801a4c0:	69fb      	ldr	r3, [r7, #28]
 801a4c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801a4c6:	2b00      	cmp	r3, #0
 801a4c8:	d008      	beq.n	801a4dc <tcp_input+0x590>
 801a4ca:	69fb      	ldr	r3, [r7, #28]
 801a4cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801a4d0:	69fa      	ldr	r2, [r7, #28]
 801a4d2:	6912      	ldr	r2, [r2, #16]
 801a4d4:	f06f 010d 	mvn.w	r1, #13
 801a4d8:	4610      	mov	r0, r2
 801a4da:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801a4dc:	69f9      	ldr	r1, [r7, #28]
 801a4de:	486c      	ldr	r0, [pc, #432]	; (801a690 <tcp_input+0x744>)
 801a4e0:	f7ff fbbc 	bl	8019c5c <tcp_pcb_remove>
        tcp_free(pcb);
 801a4e4:	69f8      	ldr	r0, [r7, #28]
 801a4e6:	f7fd fefd 	bl	80182e4 <tcp_free>
 801a4ea:	e0da      	b.n	801a6a2 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 801a4ec:	2300      	movs	r3, #0
 801a4ee:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 801a4f0:	4b63      	ldr	r3, [pc, #396]	; (801a680 <tcp_input+0x734>)
 801a4f2:	881b      	ldrh	r3, [r3, #0]
 801a4f4:	2b00      	cmp	r3, #0
 801a4f6:	d01d      	beq.n	801a534 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 801a4f8:	4b61      	ldr	r3, [pc, #388]	; (801a680 <tcp_input+0x734>)
 801a4fa:	881b      	ldrh	r3, [r3, #0]
 801a4fc:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801a4fe:	69fb      	ldr	r3, [r7, #28]
 801a500:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801a504:	2b00      	cmp	r3, #0
 801a506:	d00a      	beq.n	801a51e <tcp_input+0x5d2>
 801a508:	69fb      	ldr	r3, [r7, #28]
 801a50a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801a50e:	69fa      	ldr	r2, [r7, #28]
 801a510:	6910      	ldr	r0, [r2, #16]
 801a512:	89fa      	ldrh	r2, [r7, #14]
 801a514:	69f9      	ldr	r1, [r7, #28]
 801a516:	4798      	blx	r3
 801a518:	4603      	mov	r3, r0
 801a51a:	74fb      	strb	r3, [r7, #19]
 801a51c:	e001      	b.n	801a522 <tcp_input+0x5d6>
 801a51e:	2300      	movs	r3, #0
 801a520:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801a522:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a526:	f113 0f0d 	cmn.w	r3, #13
 801a52a:	f000 8098 	beq.w	801a65e <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 801a52e:	4b54      	ldr	r3, [pc, #336]	; (801a680 <tcp_input+0x734>)
 801a530:	2200      	movs	r2, #0
 801a532:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 801a534:	69f8      	ldr	r0, [r7, #28]
 801a536:	f000 f915 	bl	801a764 <tcp_input_delayed_close>
 801a53a:	4603      	mov	r3, r0
 801a53c:	2b00      	cmp	r3, #0
 801a53e:	f040 8090 	bne.w	801a662 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801a542:	4b4d      	ldr	r3, [pc, #308]	; (801a678 <tcp_input+0x72c>)
 801a544:	681b      	ldr	r3, [r3, #0]
 801a546:	2b00      	cmp	r3, #0
 801a548:	d041      	beq.n	801a5ce <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801a54a:	69fb      	ldr	r3, [r7, #28]
 801a54c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801a54e:	2b00      	cmp	r3, #0
 801a550:	d006      	beq.n	801a560 <tcp_input+0x614>
 801a552:	4b50      	ldr	r3, [pc, #320]	; (801a694 <tcp_input+0x748>)
 801a554:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801a558:	494f      	ldr	r1, [pc, #316]	; (801a698 <tcp_input+0x74c>)
 801a55a:	4850      	ldr	r0, [pc, #320]	; (801a69c <tcp_input+0x750>)
 801a55c:	f006 fe9a 	bl	8021294 <printf>
          if (pcb->flags & TF_RXCLOSED) {
 801a560:	69fb      	ldr	r3, [r7, #28]
 801a562:	8b5b      	ldrh	r3, [r3, #26]
 801a564:	f003 0310 	and.w	r3, r3, #16
 801a568:	2b00      	cmp	r3, #0
 801a56a:	d008      	beq.n	801a57e <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801a56c:	4b42      	ldr	r3, [pc, #264]	; (801a678 <tcp_input+0x72c>)
 801a56e:	681b      	ldr	r3, [r3, #0]
 801a570:	4618      	mov	r0, r3
 801a572:	f7fd fba7 	bl	8017cc4 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801a576:	69f8      	ldr	r0, [r7, #28]
 801a578:	f7fe f99c 	bl	80188b4 <tcp_abort>
            goto aborted;
 801a57c:	e091      	b.n	801a6a2 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801a57e:	69fb      	ldr	r3, [r7, #28]
 801a580:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801a584:	2b00      	cmp	r3, #0
 801a586:	d00c      	beq.n	801a5a2 <tcp_input+0x656>
 801a588:	69fb      	ldr	r3, [r7, #28]
 801a58a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801a58e:	69fb      	ldr	r3, [r7, #28]
 801a590:	6918      	ldr	r0, [r3, #16]
 801a592:	4b39      	ldr	r3, [pc, #228]	; (801a678 <tcp_input+0x72c>)
 801a594:	681a      	ldr	r2, [r3, #0]
 801a596:	2300      	movs	r3, #0
 801a598:	69f9      	ldr	r1, [r7, #28]
 801a59a:	47a0      	blx	r4
 801a59c:	4603      	mov	r3, r0
 801a59e:	74fb      	strb	r3, [r7, #19]
 801a5a0:	e008      	b.n	801a5b4 <tcp_input+0x668>
 801a5a2:	4b35      	ldr	r3, [pc, #212]	; (801a678 <tcp_input+0x72c>)
 801a5a4:	681a      	ldr	r2, [r3, #0]
 801a5a6:	2300      	movs	r3, #0
 801a5a8:	69f9      	ldr	r1, [r7, #28]
 801a5aa:	2000      	movs	r0, #0
 801a5ac:	f7ff f8a8 	bl	8019700 <tcp_recv_null>
 801a5b0:	4603      	mov	r3, r0
 801a5b2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 801a5b4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a5b8:	f113 0f0d 	cmn.w	r3, #13
 801a5bc:	d053      	beq.n	801a666 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801a5be:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a5c2:	2b00      	cmp	r3, #0
 801a5c4:	d003      	beq.n	801a5ce <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801a5c6:	4b2c      	ldr	r3, [pc, #176]	; (801a678 <tcp_input+0x72c>)
 801a5c8:	681a      	ldr	r2, [r3, #0]
 801a5ca:	69fb      	ldr	r3, [r7, #28]
 801a5cc:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801a5ce:	4b2b      	ldr	r3, [pc, #172]	; (801a67c <tcp_input+0x730>)
 801a5d0:	781b      	ldrb	r3, [r3, #0]
 801a5d2:	f003 0320 	and.w	r3, r3, #32
 801a5d6:	2b00      	cmp	r3, #0
 801a5d8:	d030      	beq.n	801a63c <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 801a5da:	69fb      	ldr	r3, [r7, #28]
 801a5dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801a5de:	2b00      	cmp	r3, #0
 801a5e0:	d009      	beq.n	801a5f6 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801a5e2:	69fb      	ldr	r3, [r7, #28]
 801a5e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801a5e6:	7b5a      	ldrb	r2, [r3, #13]
 801a5e8:	69fb      	ldr	r3, [r7, #28]
 801a5ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801a5ec:	f042 0220 	orr.w	r2, r2, #32
 801a5f0:	b2d2      	uxtb	r2, r2
 801a5f2:	735a      	strb	r2, [r3, #13]
 801a5f4:	e022      	b.n	801a63c <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801a5f6:	69fb      	ldr	r3, [r7, #28]
 801a5f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801a5fa:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801a5fe:	d005      	beq.n	801a60c <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 801a600:	69fb      	ldr	r3, [r7, #28]
 801a602:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801a604:	3301      	adds	r3, #1
 801a606:	b29a      	uxth	r2, r3
 801a608:	69fb      	ldr	r3, [r7, #28]
 801a60a:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 801a60c:	69fb      	ldr	r3, [r7, #28]
 801a60e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801a612:	2b00      	cmp	r3, #0
 801a614:	d00b      	beq.n	801a62e <tcp_input+0x6e2>
 801a616:	69fb      	ldr	r3, [r7, #28]
 801a618:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801a61c:	69fb      	ldr	r3, [r7, #28]
 801a61e:	6918      	ldr	r0, [r3, #16]
 801a620:	2300      	movs	r3, #0
 801a622:	2200      	movs	r2, #0
 801a624:	69f9      	ldr	r1, [r7, #28]
 801a626:	47a0      	blx	r4
 801a628:	4603      	mov	r3, r0
 801a62a:	74fb      	strb	r3, [r7, #19]
 801a62c:	e001      	b.n	801a632 <tcp_input+0x6e6>
 801a62e:	2300      	movs	r3, #0
 801a630:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801a632:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a636:	f113 0f0d 	cmn.w	r3, #13
 801a63a:	d016      	beq.n	801a66a <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801a63c:	4b13      	ldr	r3, [pc, #76]	; (801a68c <tcp_input+0x740>)
 801a63e:	2200      	movs	r2, #0
 801a640:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801a642:	69f8      	ldr	r0, [r7, #28]
 801a644:	f000 f88e 	bl	801a764 <tcp_input_delayed_close>
 801a648:	4603      	mov	r3, r0
 801a64a:	2b00      	cmp	r3, #0
 801a64c:	d128      	bne.n	801a6a0 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801a64e:	69f8      	ldr	r0, [r7, #28]
 801a650:	f002 ff20 	bl	801d494 <tcp_output>
 801a654:	e025      	b.n	801a6a2 <tcp_input+0x756>
        goto aborted;
 801a656:	bf00      	nop
 801a658:	e023      	b.n	801a6a2 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801a65a:	bf00      	nop
 801a65c:	e021      	b.n	801a6a2 <tcp_input+0x756>
              goto aborted;
 801a65e:	bf00      	nop
 801a660:	e01f      	b.n	801a6a2 <tcp_input+0x756>
          goto aborted;
 801a662:	bf00      	nop
 801a664:	e01d      	b.n	801a6a2 <tcp_input+0x756>
            goto aborted;
 801a666:	bf00      	nop
 801a668:	e01b      	b.n	801a6a2 <tcp_input+0x756>
              goto aborted;
 801a66a:	bf00      	nop
 801a66c:	e019      	b.n	801a6a2 <tcp_input+0x756>
 801a66e:	bf00      	nop
 801a670:	20021e40 	.word	0x20021e40
 801a674:	20021e50 	.word	0x20021e50
 801a678:	20021e70 	.word	0x20021e70
 801a67c:	20021e6d 	.word	0x20021e6d
 801a680:	20021e68 	.word	0x20021e68
 801a684:	20021e6c 	.word	0x20021e6c
 801a688:	20021e6a 	.word	0x20021e6a
 801a68c:	20021e74 	.word	0x20021e74
 801a690:	20021e34 	.word	0x20021e34
 801a694:	08029354 	.word	0x08029354
 801a698:	08029508 	.word	0x08029508
 801a69c:	080293a0 	.word	0x080293a0
          goto aborted;
 801a6a0:	bf00      	nop
    tcp_input_pcb = NULL;
 801a6a2:	4b27      	ldr	r3, [pc, #156]	; (801a740 <tcp_input+0x7f4>)
 801a6a4:	2200      	movs	r2, #0
 801a6a6:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801a6a8:	4b26      	ldr	r3, [pc, #152]	; (801a744 <tcp_input+0x7f8>)
 801a6aa:	2200      	movs	r2, #0
 801a6ac:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 801a6ae:	4b26      	ldr	r3, [pc, #152]	; (801a748 <tcp_input+0x7fc>)
 801a6b0:	685b      	ldr	r3, [r3, #4]
 801a6b2:	2b00      	cmp	r3, #0
 801a6b4:	d03f      	beq.n	801a736 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 801a6b6:	4b24      	ldr	r3, [pc, #144]	; (801a748 <tcp_input+0x7fc>)
 801a6b8:	685b      	ldr	r3, [r3, #4]
 801a6ba:	4618      	mov	r0, r3
 801a6bc:	f7fd fb02 	bl	8017cc4 <pbuf_free>
      inseg.p = NULL;
 801a6c0:	4b21      	ldr	r3, [pc, #132]	; (801a748 <tcp_input+0x7fc>)
 801a6c2:	2200      	movs	r2, #0
 801a6c4:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801a6c6:	e036      	b.n	801a736 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801a6c8:	4b20      	ldr	r3, [pc, #128]	; (801a74c <tcp_input+0x800>)
 801a6ca:	681b      	ldr	r3, [r3, #0]
 801a6cc:	899b      	ldrh	r3, [r3, #12]
 801a6ce:	b29b      	uxth	r3, r3
 801a6d0:	4618      	mov	r0, r3
 801a6d2:	f7fb ff07 	bl	80164e4 <lwip_htons>
 801a6d6:	4603      	mov	r3, r0
 801a6d8:	b2db      	uxtb	r3, r3
 801a6da:	f003 0304 	and.w	r3, r3, #4
 801a6de:	2b00      	cmp	r3, #0
 801a6e0:	d118      	bne.n	801a714 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a6e2:	4b1b      	ldr	r3, [pc, #108]	; (801a750 <tcp_input+0x804>)
 801a6e4:	6819      	ldr	r1, [r3, #0]
 801a6e6:	4b1b      	ldr	r3, [pc, #108]	; (801a754 <tcp_input+0x808>)
 801a6e8:	881b      	ldrh	r3, [r3, #0]
 801a6ea:	461a      	mov	r2, r3
 801a6ec:	4b1a      	ldr	r3, [pc, #104]	; (801a758 <tcp_input+0x80c>)
 801a6ee:	681b      	ldr	r3, [r3, #0]
 801a6f0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801a6f2:	4b16      	ldr	r3, [pc, #88]	; (801a74c <tcp_input+0x800>)
 801a6f4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a6f6:	885b      	ldrh	r3, [r3, #2]
 801a6f8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801a6fa:	4a14      	ldr	r2, [pc, #80]	; (801a74c <tcp_input+0x800>)
 801a6fc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a6fe:	8812      	ldrh	r2, [r2, #0]
 801a700:	b292      	uxth	r2, r2
 801a702:	9202      	str	r2, [sp, #8]
 801a704:	9301      	str	r3, [sp, #4]
 801a706:	4b15      	ldr	r3, [pc, #84]	; (801a75c <tcp_input+0x810>)
 801a708:	9300      	str	r3, [sp, #0]
 801a70a:	4b15      	ldr	r3, [pc, #84]	; (801a760 <tcp_input+0x814>)
 801a70c:	4602      	mov	r2, r0
 801a70e:	2000      	movs	r0, #0
 801a710:	f003 fc74 	bl	801dffc <tcp_rst>
    pbuf_free(p);
 801a714:	6878      	ldr	r0, [r7, #4]
 801a716:	f7fd fad5 	bl	8017cc4 <pbuf_free>
  return;
 801a71a:	e00c      	b.n	801a736 <tcp_input+0x7ea>
    goto dropped;
 801a71c:	bf00      	nop
 801a71e:	e006      	b.n	801a72e <tcp_input+0x7e2>
    goto dropped;
 801a720:	bf00      	nop
 801a722:	e004      	b.n	801a72e <tcp_input+0x7e2>
    goto dropped;
 801a724:	bf00      	nop
 801a726:	e002      	b.n	801a72e <tcp_input+0x7e2>
      goto dropped;
 801a728:	bf00      	nop
 801a72a:	e000      	b.n	801a72e <tcp_input+0x7e2>
      goto dropped;
 801a72c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801a72e:	6878      	ldr	r0, [r7, #4]
 801a730:	f7fd fac8 	bl	8017cc4 <pbuf_free>
 801a734:	e000      	b.n	801a738 <tcp_input+0x7ec>
  return;
 801a736:	bf00      	nop
}
 801a738:	3724      	adds	r7, #36	; 0x24
 801a73a:	46bd      	mov	sp, r7
 801a73c:	bd90      	pop	{r4, r7, pc}
 801a73e:	bf00      	nop
 801a740:	20021e74 	.word	0x20021e74
 801a744:	20021e70 	.word	0x20021e70
 801a748:	20021e40 	.word	0x20021e40
 801a74c:	20021e50 	.word	0x20021e50
 801a750:	20021e64 	.word	0x20021e64
 801a754:	20021e6a 	.word	0x20021e6a
 801a758:	20021e60 	.word	0x20021e60
 801a75c:	2001ace4 	.word	0x2001ace4
 801a760:	2001ace8 	.word	0x2001ace8

0801a764 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 801a764:	b580      	push	{r7, lr}
 801a766:	b082      	sub	sp, #8
 801a768:	af00      	add	r7, sp, #0
 801a76a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801a76c:	687b      	ldr	r3, [r7, #4]
 801a76e:	2b00      	cmp	r3, #0
 801a770:	d106      	bne.n	801a780 <tcp_input_delayed_close+0x1c>
 801a772:	4b17      	ldr	r3, [pc, #92]	; (801a7d0 <tcp_input_delayed_close+0x6c>)
 801a774:	f240 225a 	movw	r2, #602	; 0x25a
 801a778:	4916      	ldr	r1, [pc, #88]	; (801a7d4 <tcp_input_delayed_close+0x70>)
 801a77a:	4817      	ldr	r0, [pc, #92]	; (801a7d8 <tcp_input_delayed_close+0x74>)
 801a77c:	f006 fd8a 	bl	8021294 <printf>

  if (recv_flags & TF_CLOSED) {
 801a780:	4b16      	ldr	r3, [pc, #88]	; (801a7dc <tcp_input_delayed_close+0x78>)
 801a782:	781b      	ldrb	r3, [r3, #0]
 801a784:	f003 0310 	and.w	r3, r3, #16
 801a788:	2b00      	cmp	r3, #0
 801a78a:	d01c      	beq.n	801a7c6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 801a78c:	687b      	ldr	r3, [r7, #4]
 801a78e:	8b5b      	ldrh	r3, [r3, #26]
 801a790:	f003 0310 	and.w	r3, r3, #16
 801a794:	2b00      	cmp	r3, #0
 801a796:	d10d      	bne.n	801a7b4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801a798:	687b      	ldr	r3, [r7, #4]
 801a79a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801a79e:	2b00      	cmp	r3, #0
 801a7a0:	d008      	beq.n	801a7b4 <tcp_input_delayed_close+0x50>
 801a7a2:	687b      	ldr	r3, [r7, #4]
 801a7a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801a7a8:	687a      	ldr	r2, [r7, #4]
 801a7aa:	6912      	ldr	r2, [r2, #16]
 801a7ac:	f06f 010e 	mvn.w	r1, #14
 801a7b0:	4610      	mov	r0, r2
 801a7b2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801a7b4:	6879      	ldr	r1, [r7, #4]
 801a7b6:	480a      	ldr	r0, [pc, #40]	; (801a7e0 <tcp_input_delayed_close+0x7c>)
 801a7b8:	f7ff fa50 	bl	8019c5c <tcp_pcb_remove>
    tcp_free(pcb);
 801a7bc:	6878      	ldr	r0, [r7, #4]
 801a7be:	f7fd fd91 	bl	80182e4 <tcp_free>
    return 1;
 801a7c2:	2301      	movs	r3, #1
 801a7c4:	e000      	b.n	801a7c8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 801a7c6:	2300      	movs	r3, #0
}
 801a7c8:	4618      	mov	r0, r3
 801a7ca:	3708      	adds	r7, #8
 801a7cc:	46bd      	mov	sp, r7
 801a7ce:	bd80      	pop	{r7, pc}
 801a7d0:	08029354 	.word	0x08029354
 801a7d4:	08029524 	.word	0x08029524
 801a7d8:	080293a0 	.word	0x080293a0
 801a7dc:	20021e6d 	.word	0x20021e6d
 801a7e0:	20021e34 	.word	0x20021e34

0801a7e4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 801a7e4:	b590      	push	{r4, r7, lr}
 801a7e6:	b08b      	sub	sp, #44	; 0x2c
 801a7e8:	af04      	add	r7, sp, #16
 801a7ea:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 801a7ec:	4b6f      	ldr	r3, [pc, #444]	; (801a9ac <tcp_listen_input+0x1c8>)
 801a7ee:	781b      	ldrb	r3, [r3, #0]
 801a7f0:	f003 0304 	and.w	r3, r3, #4
 801a7f4:	2b00      	cmp	r3, #0
 801a7f6:	f040 80d2 	bne.w	801a99e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801a7fa:	687b      	ldr	r3, [r7, #4]
 801a7fc:	2b00      	cmp	r3, #0
 801a7fe:	d106      	bne.n	801a80e <tcp_listen_input+0x2a>
 801a800:	4b6b      	ldr	r3, [pc, #428]	; (801a9b0 <tcp_listen_input+0x1cc>)
 801a802:	f240 2281 	movw	r2, #641	; 0x281
 801a806:	496b      	ldr	r1, [pc, #428]	; (801a9b4 <tcp_listen_input+0x1d0>)
 801a808:	486b      	ldr	r0, [pc, #428]	; (801a9b8 <tcp_listen_input+0x1d4>)
 801a80a:	f006 fd43 	bl	8021294 <printf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 801a80e:	4b67      	ldr	r3, [pc, #412]	; (801a9ac <tcp_listen_input+0x1c8>)
 801a810:	781b      	ldrb	r3, [r3, #0]
 801a812:	f003 0310 	and.w	r3, r3, #16
 801a816:	2b00      	cmp	r3, #0
 801a818:	d019      	beq.n	801a84e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a81a:	4b68      	ldr	r3, [pc, #416]	; (801a9bc <tcp_listen_input+0x1d8>)
 801a81c:	6819      	ldr	r1, [r3, #0]
 801a81e:	4b68      	ldr	r3, [pc, #416]	; (801a9c0 <tcp_listen_input+0x1dc>)
 801a820:	881b      	ldrh	r3, [r3, #0]
 801a822:	461a      	mov	r2, r3
 801a824:	4b67      	ldr	r3, [pc, #412]	; (801a9c4 <tcp_listen_input+0x1e0>)
 801a826:	681b      	ldr	r3, [r3, #0]
 801a828:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801a82a:	4b67      	ldr	r3, [pc, #412]	; (801a9c8 <tcp_listen_input+0x1e4>)
 801a82c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a82e:	885b      	ldrh	r3, [r3, #2]
 801a830:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801a832:	4a65      	ldr	r2, [pc, #404]	; (801a9c8 <tcp_listen_input+0x1e4>)
 801a834:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801a836:	8812      	ldrh	r2, [r2, #0]
 801a838:	b292      	uxth	r2, r2
 801a83a:	9202      	str	r2, [sp, #8]
 801a83c:	9301      	str	r3, [sp, #4]
 801a83e:	4b63      	ldr	r3, [pc, #396]	; (801a9cc <tcp_listen_input+0x1e8>)
 801a840:	9300      	str	r3, [sp, #0]
 801a842:	4b63      	ldr	r3, [pc, #396]	; (801a9d0 <tcp_listen_input+0x1ec>)
 801a844:	4602      	mov	r2, r0
 801a846:	6878      	ldr	r0, [r7, #4]
 801a848:	f003 fbd8 	bl	801dffc <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801a84c:	e0a9      	b.n	801a9a2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 801a84e:	4b57      	ldr	r3, [pc, #348]	; (801a9ac <tcp_listen_input+0x1c8>)
 801a850:	781b      	ldrb	r3, [r3, #0]
 801a852:	f003 0302 	and.w	r3, r3, #2
 801a856:	2b00      	cmp	r3, #0
 801a858:	f000 80a3 	beq.w	801a9a2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 801a85c:	687b      	ldr	r3, [r7, #4]
 801a85e:	7d5b      	ldrb	r3, [r3, #21]
 801a860:	4618      	mov	r0, r3
 801a862:	f7ff f871 	bl	8019948 <tcp_alloc>
 801a866:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801a868:	697b      	ldr	r3, [r7, #20]
 801a86a:	2b00      	cmp	r3, #0
 801a86c:	d111      	bne.n	801a892 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801a86e:	687b      	ldr	r3, [r7, #4]
 801a870:	699b      	ldr	r3, [r3, #24]
 801a872:	2b00      	cmp	r3, #0
 801a874:	d00a      	beq.n	801a88c <tcp_listen_input+0xa8>
 801a876:	687b      	ldr	r3, [r7, #4]
 801a878:	699b      	ldr	r3, [r3, #24]
 801a87a:	687a      	ldr	r2, [r7, #4]
 801a87c:	6910      	ldr	r0, [r2, #16]
 801a87e:	f04f 32ff 	mov.w	r2, #4294967295
 801a882:	2100      	movs	r1, #0
 801a884:	4798      	blx	r3
 801a886:	4603      	mov	r3, r0
 801a888:	73bb      	strb	r3, [r7, #14]
      return;
 801a88a:	e08b      	b.n	801a9a4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801a88c:	23f0      	movs	r3, #240	; 0xf0
 801a88e:	73bb      	strb	r3, [r7, #14]
      return;
 801a890:	e088      	b.n	801a9a4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801a892:	4b50      	ldr	r3, [pc, #320]	; (801a9d4 <tcp_listen_input+0x1f0>)
 801a894:	695a      	ldr	r2, [r3, #20]
 801a896:	697b      	ldr	r3, [r7, #20]
 801a898:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801a89a:	4b4e      	ldr	r3, [pc, #312]	; (801a9d4 <tcp_listen_input+0x1f0>)
 801a89c:	691a      	ldr	r2, [r3, #16]
 801a89e:	697b      	ldr	r3, [r7, #20]
 801a8a0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 801a8a2:	687b      	ldr	r3, [r7, #4]
 801a8a4:	8ada      	ldrh	r2, [r3, #22]
 801a8a6:	697b      	ldr	r3, [r7, #20]
 801a8a8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801a8aa:	4b47      	ldr	r3, [pc, #284]	; (801a9c8 <tcp_listen_input+0x1e4>)
 801a8ac:	681b      	ldr	r3, [r3, #0]
 801a8ae:	881b      	ldrh	r3, [r3, #0]
 801a8b0:	b29a      	uxth	r2, r3
 801a8b2:	697b      	ldr	r3, [r7, #20]
 801a8b4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801a8b6:	697b      	ldr	r3, [r7, #20]
 801a8b8:	2203      	movs	r2, #3
 801a8ba:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 801a8bc:	4b41      	ldr	r3, [pc, #260]	; (801a9c4 <tcp_listen_input+0x1e0>)
 801a8be:	681b      	ldr	r3, [r3, #0]
 801a8c0:	1c5a      	adds	r2, r3, #1
 801a8c2:	697b      	ldr	r3, [r7, #20]
 801a8c4:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801a8c6:	697b      	ldr	r3, [r7, #20]
 801a8c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801a8ca:	697b      	ldr	r3, [r7, #20]
 801a8cc:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 801a8ce:	6978      	ldr	r0, [r7, #20]
 801a8d0:	f7ff fa58 	bl	8019d84 <tcp_next_iss>
 801a8d4:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801a8d6:	697b      	ldr	r3, [r7, #20]
 801a8d8:	693a      	ldr	r2, [r7, #16]
 801a8da:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 801a8dc:	697b      	ldr	r3, [r7, #20]
 801a8de:	693a      	ldr	r2, [r7, #16]
 801a8e0:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 801a8e2:	697b      	ldr	r3, [r7, #20]
 801a8e4:	693a      	ldr	r2, [r7, #16]
 801a8e6:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 801a8e8:	697b      	ldr	r3, [r7, #20]
 801a8ea:	693a      	ldr	r2, [r7, #16]
 801a8ec:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801a8ee:	4b35      	ldr	r3, [pc, #212]	; (801a9c4 <tcp_listen_input+0x1e0>)
 801a8f0:	681b      	ldr	r3, [r3, #0]
 801a8f2:	1e5a      	subs	r2, r3, #1
 801a8f4:	697b      	ldr	r3, [r7, #20]
 801a8f6:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 801a8f8:	687b      	ldr	r3, [r7, #4]
 801a8fa:	691a      	ldr	r2, [r3, #16]
 801a8fc:	697b      	ldr	r3, [r7, #20]
 801a8fe:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 801a900:	697b      	ldr	r3, [r7, #20]
 801a902:	687a      	ldr	r2, [r7, #4]
 801a904:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801a906:	687b      	ldr	r3, [r7, #4]
 801a908:	7a5b      	ldrb	r3, [r3, #9]
 801a90a:	f003 030c 	and.w	r3, r3, #12
 801a90e:	b2da      	uxtb	r2, r3
 801a910:	697b      	ldr	r3, [r7, #20]
 801a912:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 801a914:	687b      	ldr	r3, [r7, #4]
 801a916:	7a1a      	ldrb	r2, [r3, #8]
 801a918:	697b      	ldr	r3, [r7, #20]
 801a91a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 801a91c:	4b2e      	ldr	r3, [pc, #184]	; (801a9d8 <tcp_listen_input+0x1f4>)
 801a91e:	681a      	ldr	r2, [r3, #0]
 801a920:	697b      	ldr	r3, [r7, #20]
 801a922:	60da      	str	r2, [r3, #12]
 801a924:	4a2c      	ldr	r2, [pc, #176]	; (801a9d8 <tcp_listen_input+0x1f4>)
 801a926:	697b      	ldr	r3, [r7, #20]
 801a928:	6013      	str	r3, [r2, #0]
 801a92a:	f003 fd29 	bl	801e380 <tcp_timer_needed>
 801a92e:	4b2b      	ldr	r3, [pc, #172]	; (801a9dc <tcp_listen_input+0x1f8>)
 801a930:	2201      	movs	r2, #1
 801a932:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801a934:	6978      	ldr	r0, [r7, #20]
 801a936:	f001 fd8f 	bl	801c458 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801a93a:	4b23      	ldr	r3, [pc, #140]	; (801a9c8 <tcp_listen_input+0x1e4>)
 801a93c:	681b      	ldr	r3, [r3, #0]
 801a93e:	89db      	ldrh	r3, [r3, #14]
 801a940:	b29a      	uxth	r2, r3
 801a942:	697b      	ldr	r3, [r7, #20]
 801a944:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801a948:	697b      	ldr	r3, [r7, #20]
 801a94a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801a94e:	697b      	ldr	r3, [r7, #20]
 801a950:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801a954:	697b      	ldr	r3, [r7, #20]
 801a956:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 801a958:	697b      	ldr	r3, [r7, #20]
 801a95a:	3304      	adds	r3, #4
 801a95c:	4618      	mov	r0, r3
 801a95e:	f005 f957 	bl	801fc10 <ip4_route>
 801a962:	4601      	mov	r1, r0
 801a964:	697b      	ldr	r3, [r7, #20]
 801a966:	3304      	adds	r3, #4
 801a968:	461a      	mov	r2, r3
 801a96a:	4620      	mov	r0, r4
 801a96c:	f7ff fa30 	bl	8019dd0 <tcp_eff_send_mss_netif>
 801a970:	4603      	mov	r3, r0
 801a972:	461a      	mov	r2, r3
 801a974:	697b      	ldr	r3, [r7, #20]
 801a976:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801a978:	2112      	movs	r1, #18
 801a97a:	6978      	ldr	r0, [r7, #20]
 801a97c:	f002 fc9c 	bl	801d2b8 <tcp_enqueue_flags>
 801a980:	4603      	mov	r3, r0
 801a982:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 801a984:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a988:	2b00      	cmp	r3, #0
 801a98a:	d004      	beq.n	801a996 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 801a98c:	2100      	movs	r1, #0
 801a98e:	6978      	ldr	r0, [r7, #20]
 801a990:	f7fd fed2 	bl	8018738 <tcp_abandon>
      return;
 801a994:	e006      	b.n	801a9a4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801a996:	6978      	ldr	r0, [r7, #20]
 801a998:	f002 fd7c 	bl	801d494 <tcp_output>
  return;
 801a99c:	e001      	b.n	801a9a2 <tcp_listen_input+0x1be>
    return;
 801a99e:	bf00      	nop
 801a9a0:	e000      	b.n	801a9a4 <tcp_listen_input+0x1c0>
  return;
 801a9a2:	bf00      	nop
}
 801a9a4:	371c      	adds	r7, #28
 801a9a6:	46bd      	mov	sp, r7
 801a9a8:	bd90      	pop	{r4, r7, pc}
 801a9aa:	bf00      	nop
 801a9ac:	20021e6c 	.word	0x20021e6c
 801a9b0:	08029354 	.word	0x08029354
 801a9b4:	0802954c 	.word	0x0802954c
 801a9b8:	080293a0 	.word	0x080293a0
 801a9bc:	20021e64 	.word	0x20021e64
 801a9c0:	20021e6a 	.word	0x20021e6a
 801a9c4:	20021e60 	.word	0x20021e60
 801a9c8:	20021e50 	.word	0x20021e50
 801a9cc:	2001ace4 	.word	0x2001ace4
 801a9d0:	2001ace8 	.word	0x2001ace8
 801a9d4:	2001acd4 	.word	0x2001acd4
 801a9d8:	20021e34 	.word	0x20021e34
 801a9dc:	20021e3c 	.word	0x20021e3c

0801a9e0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 801a9e0:	b580      	push	{r7, lr}
 801a9e2:	b086      	sub	sp, #24
 801a9e4:	af04      	add	r7, sp, #16
 801a9e6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 801a9e8:	4b2f      	ldr	r3, [pc, #188]	; (801aaa8 <tcp_timewait_input+0xc8>)
 801a9ea:	781b      	ldrb	r3, [r3, #0]
 801a9ec:	f003 0304 	and.w	r3, r3, #4
 801a9f0:	2b00      	cmp	r3, #0
 801a9f2:	d153      	bne.n	801aa9c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 801a9f4:	687b      	ldr	r3, [r7, #4]
 801a9f6:	2b00      	cmp	r3, #0
 801a9f8:	d106      	bne.n	801aa08 <tcp_timewait_input+0x28>
 801a9fa:	4b2c      	ldr	r3, [pc, #176]	; (801aaac <tcp_timewait_input+0xcc>)
 801a9fc:	f240 22ee 	movw	r2, #750	; 0x2ee
 801aa00:	492b      	ldr	r1, [pc, #172]	; (801aab0 <tcp_timewait_input+0xd0>)
 801aa02:	482c      	ldr	r0, [pc, #176]	; (801aab4 <tcp_timewait_input+0xd4>)
 801aa04:	f006 fc46 	bl	8021294 <printf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 801aa08:	4b27      	ldr	r3, [pc, #156]	; (801aaa8 <tcp_timewait_input+0xc8>)
 801aa0a:	781b      	ldrb	r3, [r3, #0]
 801aa0c:	f003 0302 	and.w	r3, r3, #2
 801aa10:	2b00      	cmp	r3, #0
 801aa12:	d02a      	beq.n	801aa6a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801aa14:	4b28      	ldr	r3, [pc, #160]	; (801aab8 <tcp_timewait_input+0xd8>)
 801aa16:	681a      	ldr	r2, [r3, #0]
 801aa18:	687b      	ldr	r3, [r7, #4]
 801aa1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801aa1c:	1ad3      	subs	r3, r2, r3
 801aa1e:	2b00      	cmp	r3, #0
 801aa20:	db2d      	blt.n	801aa7e <tcp_timewait_input+0x9e>
 801aa22:	4b25      	ldr	r3, [pc, #148]	; (801aab8 <tcp_timewait_input+0xd8>)
 801aa24:	681a      	ldr	r2, [r3, #0]
 801aa26:	687b      	ldr	r3, [r7, #4]
 801aa28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801aa2a:	6879      	ldr	r1, [r7, #4]
 801aa2c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801aa2e:	440b      	add	r3, r1
 801aa30:	1ad3      	subs	r3, r2, r3
 801aa32:	2b00      	cmp	r3, #0
 801aa34:	dc23      	bgt.n	801aa7e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801aa36:	4b21      	ldr	r3, [pc, #132]	; (801aabc <tcp_timewait_input+0xdc>)
 801aa38:	6819      	ldr	r1, [r3, #0]
 801aa3a:	4b21      	ldr	r3, [pc, #132]	; (801aac0 <tcp_timewait_input+0xe0>)
 801aa3c:	881b      	ldrh	r3, [r3, #0]
 801aa3e:	461a      	mov	r2, r3
 801aa40:	4b1d      	ldr	r3, [pc, #116]	; (801aab8 <tcp_timewait_input+0xd8>)
 801aa42:	681b      	ldr	r3, [r3, #0]
 801aa44:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801aa46:	4b1f      	ldr	r3, [pc, #124]	; (801aac4 <tcp_timewait_input+0xe4>)
 801aa48:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801aa4a:	885b      	ldrh	r3, [r3, #2]
 801aa4c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801aa4e:	4a1d      	ldr	r2, [pc, #116]	; (801aac4 <tcp_timewait_input+0xe4>)
 801aa50:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801aa52:	8812      	ldrh	r2, [r2, #0]
 801aa54:	b292      	uxth	r2, r2
 801aa56:	9202      	str	r2, [sp, #8]
 801aa58:	9301      	str	r3, [sp, #4]
 801aa5a:	4b1b      	ldr	r3, [pc, #108]	; (801aac8 <tcp_timewait_input+0xe8>)
 801aa5c:	9300      	str	r3, [sp, #0]
 801aa5e:	4b1b      	ldr	r3, [pc, #108]	; (801aacc <tcp_timewait_input+0xec>)
 801aa60:	4602      	mov	r2, r0
 801aa62:	6878      	ldr	r0, [r7, #4]
 801aa64:	f003 faca 	bl	801dffc <tcp_rst>
      return;
 801aa68:	e01b      	b.n	801aaa2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801aa6a:	4b0f      	ldr	r3, [pc, #60]	; (801aaa8 <tcp_timewait_input+0xc8>)
 801aa6c:	781b      	ldrb	r3, [r3, #0]
 801aa6e:	f003 0301 	and.w	r3, r3, #1
 801aa72:	2b00      	cmp	r3, #0
 801aa74:	d003      	beq.n	801aa7e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801aa76:	4b16      	ldr	r3, [pc, #88]	; (801aad0 <tcp_timewait_input+0xf0>)
 801aa78:	681a      	ldr	r2, [r3, #0]
 801aa7a:	687b      	ldr	r3, [r7, #4]
 801aa7c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801aa7e:	4b10      	ldr	r3, [pc, #64]	; (801aac0 <tcp_timewait_input+0xe0>)
 801aa80:	881b      	ldrh	r3, [r3, #0]
 801aa82:	2b00      	cmp	r3, #0
 801aa84:	d00c      	beq.n	801aaa0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801aa86:	687b      	ldr	r3, [r7, #4]
 801aa88:	8b5b      	ldrh	r3, [r3, #26]
 801aa8a:	f043 0302 	orr.w	r3, r3, #2
 801aa8e:	b29a      	uxth	r2, r3
 801aa90:	687b      	ldr	r3, [r7, #4]
 801aa92:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801aa94:	6878      	ldr	r0, [r7, #4]
 801aa96:	f002 fcfd 	bl	801d494 <tcp_output>
  }
  return;
 801aa9a:	e001      	b.n	801aaa0 <tcp_timewait_input+0xc0>
    return;
 801aa9c:	bf00      	nop
 801aa9e:	e000      	b.n	801aaa2 <tcp_timewait_input+0xc2>
  return;
 801aaa0:	bf00      	nop
}
 801aaa2:	3708      	adds	r7, #8
 801aaa4:	46bd      	mov	sp, r7
 801aaa6:	bd80      	pop	{r7, pc}
 801aaa8:	20021e6c 	.word	0x20021e6c
 801aaac:	08029354 	.word	0x08029354
 801aab0:	0802956c 	.word	0x0802956c
 801aab4:	080293a0 	.word	0x080293a0
 801aab8:	20021e60 	.word	0x20021e60
 801aabc:	20021e64 	.word	0x20021e64
 801aac0:	20021e6a 	.word	0x20021e6a
 801aac4:	20021e50 	.word	0x20021e50
 801aac8:	2001ace4 	.word	0x2001ace4
 801aacc:	2001ace8 	.word	0x2001ace8
 801aad0:	20021e28 	.word	0x20021e28

0801aad4 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801aad4:	b590      	push	{r4, r7, lr}
 801aad6:	b08d      	sub	sp, #52	; 0x34
 801aad8:	af04      	add	r7, sp, #16
 801aada:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 801aadc:	2300      	movs	r3, #0
 801aade:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801aae0:	2300      	movs	r3, #0
 801aae2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 801aae4:	687b      	ldr	r3, [r7, #4]
 801aae6:	2b00      	cmp	r3, #0
 801aae8:	d106      	bne.n	801aaf8 <tcp_process+0x24>
 801aaea:	4b9d      	ldr	r3, [pc, #628]	; (801ad60 <tcp_process+0x28c>)
 801aaec:	f44f 7247 	mov.w	r2, #796	; 0x31c
 801aaf0:	499c      	ldr	r1, [pc, #624]	; (801ad64 <tcp_process+0x290>)
 801aaf2:	489d      	ldr	r0, [pc, #628]	; (801ad68 <tcp_process+0x294>)
 801aaf4:	f006 fbce 	bl	8021294 <printf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 801aaf8:	4b9c      	ldr	r3, [pc, #624]	; (801ad6c <tcp_process+0x298>)
 801aafa:	781b      	ldrb	r3, [r3, #0]
 801aafc:	f003 0304 	and.w	r3, r3, #4
 801ab00:	2b00      	cmp	r3, #0
 801ab02:	d04e      	beq.n	801aba2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801ab04:	687b      	ldr	r3, [r7, #4]
 801ab06:	7d1b      	ldrb	r3, [r3, #20]
 801ab08:	2b02      	cmp	r3, #2
 801ab0a:	d108      	bne.n	801ab1e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 801ab0c:	687b      	ldr	r3, [r7, #4]
 801ab0e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801ab10:	4b97      	ldr	r3, [pc, #604]	; (801ad70 <tcp_process+0x29c>)
 801ab12:	681b      	ldr	r3, [r3, #0]
 801ab14:	429a      	cmp	r2, r3
 801ab16:	d123      	bne.n	801ab60 <tcp_process+0x8c>
        acceptable = 1;
 801ab18:	2301      	movs	r3, #1
 801ab1a:	76fb      	strb	r3, [r7, #27]
 801ab1c:	e020      	b.n	801ab60 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801ab1e:	687b      	ldr	r3, [r7, #4]
 801ab20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801ab22:	4b94      	ldr	r3, [pc, #592]	; (801ad74 <tcp_process+0x2a0>)
 801ab24:	681b      	ldr	r3, [r3, #0]
 801ab26:	429a      	cmp	r2, r3
 801ab28:	d102      	bne.n	801ab30 <tcp_process+0x5c>
        acceptable = 1;
 801ab2a:	2301      	movs	r3, #1
 801ab2c:	76fb      	strb	r3, [r7, #27]
 801ab2e:	e017      	b.n	801ab60 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801ab30:	4b90      	ldr	r3, [pc, #576]	; (801ad74 <tcp_process+0x2a0>)
 801ab32:	681a      	ldr	r2, [r3, #0]
 801ab34:	687b      	ldr	r3, [r7, #4]
 801ab36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ab38:	1ad3      	subs	r3, r2, r3
 801ab3a:	2b00      	cmp	r3, #0
 801ab3c:	db10      	blt.n	801ab60 <tcp_process+0x8c>
 801ab3e:	4b8d      	ldr	r3, [pc, #564]	; (801ad74 <tcp_process+0x2a0>)
 801ab40:	681a      	ldr	r2, [r3, #0]
 801ab42:	687b      	ldr	r3, [r7, #4]
 801ab44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ab46:	6879      	ldr	r1, [r7, #4]
 801ab48:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801ab4a:	440b      	add	r3, r1
 801ab4c:	1ad3      	subs	r3, r2, r3
 801ab4e:	2b00      	cmp	r3, #0
 801ab50:	dc06      	bgt.n	801ab60 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801ab52:	687b      	ldr	r3, [r7, #4]
 801ab54:	8b5b      	ldrh	r3, [r3, #26]
 801ab56:	f043 0302 	orr.w	r3, r3, #2
 801ab5a:	b29a      	uxth	r2, r3
 801ab5c:	687b      	ldr	r3, [r7, #4]
 801ab5e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801ab60:	7efb      	ldrb	r3, [r7, #27]
 801ab62:	2b00      	cmp	r3, #0
 801ab64:	d01b      	beq.n	801ab9e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801ab66:	687b      	ldr	r3, [r7, #4]
 801ab68:	7d1b      	ldrb	r3, [r3, #20]
 801ab6a:	2b00      	cmp	r3, #0
 801ab6c:	d106      	bne.n	801ab7c <tcp_process+0xa8>
 801ab6e:	4b7c      	ldr	r3, [pc, #496]	; (801ad60 <tcp_process+0x28c>)
 801ab70:	f44f 724e 	mov.w	r2, #824	; 0x338
 801ab74:	4980      	ldr	r1, [pc, #512]	; (801ad78 <tcp_process+0x2a4>)
 801ab76:	487c      	ldr	r0, [pc, #496]	; (801ad68 <tcp_process+0x294>)
 801ab78:	f006 fb8c 	bl	8021294 <printf>
      recv_flags |= TF_RESET;
 801ab7c:	4b7f      	ldr	r3, [pc, #508]	; (801ad7c <tcp_process+0x2a8>)
 801ab7e:	781b      	ldrb	r3, [r3, #0]
 801ab80:	f043 0308 	orr.w	r3, r3, #8
 801ab84:	b2da      	uxtb	r2, r3
 801ab86:	4b7d      	ldr	r3, [pc, #500]	; (801ad7c <tcp_process+0x2a8>)
 801ab88:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801ab8a:	687b      	ldr	r3, [r7, #4]
 801ab8c:	8b5b      	ldrh	r3, [r3, #26]
 801ab8e:	f023 0301 	bic.w	r3, r3, #1
 801ab92:	b29a      	uxth	r2, r3
 801ab94:	687b      	ldr	r3, [r7, #4]
 801ab96:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 801ab98:	f06f 030d 	mvn.w	r3, #13
 801ab9c:	e37a      	b.n	801b294 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801ab9e:	2300      	movs	r3, #0
 801aba0:	e378      	b.n	801b294 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801aba2:	4b72      	ldr	r3, [pc, #456]	; (801ad6c <tcp_process+0x298>)
 801aba4:	781b      	ldrb	r3, [r3, #0]
 801aba6:	f003 0302 	and.w	r3, r3, #2
 801abaa:	2b00      	cmp	r3, #0
 801abac:	d010      	beq.n	801abd0 <tcp_process+0xfc>
 801abae:	687b      	ldr	r3, [r7, #4]
 801abb0:	7d1b      	ldrb	r3, [r3, #20]
 801abb2:	2b02      	cmp	r3, #2
 801abb4:	d00c      	beq.n	801abd0 <tcp_process+0xfc>
 801abb6:	687b      	ldr	r3, [r7, #4]
 801abb8:	7d1b      	ldrb	r3, [r3, #20]
 801abba:	2b03      	cmp	r3, #3
 801abbc:	d008      	beq.n	801abd0 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801abbe:	687b      	ldr	r3, [r7, #4]
 801abc0:	8b5b      	ldrh	r3, [r3, #26]
 801abc2:	f043 0302 	orr.w	r3, r3, #2
 801abc6:	b29a      	uxth	r2, r3
 801abc8:	687b      	ldr	r3, [r7, #4]
 801abca:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 801abcc:	2300      	movs	r3, #0
 801abce:	e361      	b.n	801b294 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801abd0:	687b      	ldr	r3, [r7, #4]
 801abd2:	8b5b      	ldrh	r3, [r3, #26]
 801abd4:	f003 0310 	and.w	r3, r3, #16
 801abd8:	2b00      	cmp	r3, #0
 801abda:	d103      	bne.n	801abe4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 801abdc:	4b68      	ldr	r3, [pc, #416]	; (801ad80 <tcp_process+0x2ac>)
 801abde:	681a      	ldr	r2, [r3, #0]
 801abe0:	687b      	ldr	r3, [r7, #4]
 801abe2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 801abe4:	687b      	ldr	r3, [r7, #4]
 801abe6:	2200      	movs	r2, #0
 801abe8:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 801abec:	687b      	ldr	r3, [r7, #4]
 801abee:	2200      	movs	r2, #0
 801abf0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 801abf4:	6878      	ldr	r0, [r7, #4]
 801abf6:	f001 fc2f 	bl	801c458 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 801abfa:	687b      	ldr	r3, [r7, #4]
 801abfc:	7d1b      	ldrb	r3, [r3, #20]
 801abfe:	3b02      	subs	r3, #2
 801ac00:	2b07      	cmp	r3, #7
 801ac02:	f200 8337 	bhi.w	801b274 <tcp_process+0x7a0>
 801ac06:	a201      	add	r2, pc, #4	; (adr r2, 801ac0c <tcp_process+0x138>)
 801ac08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ac0c:	0801ac2d 	.word	0x0801ac2d
 801ac10:	0801ae5d 	.word	0x0801ae5d
 801ac14:	0801afd5 	.word	0x0801afd5
 801ac18:	0801afff 	.word	0x0801afff
 801ac1c:	0801b123 	.word	0x0801b123
 801ac20:	0801afd5 	.word	0x0801afd5
 801ac24:	0801b1af 	.word	0x0801b1af
 801ac28:	0801b23f 	.word	0x0801b23f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801ac2c:	4b4f      	ldr	r3, [pc, #316]	; (801ad6c <tcp_process+0x298>)
 801ac2e:	781b      	ldrb	r3, [r3, #0]
 801ac30:	f003 0310 	and.w	r3, r3, #16
 801ac34:	2b00      	cmp	r3, #0
 801ac36:	f000 80e4 	beq.w	801ae02 <tcp_process+0x32e>
 801ac3a:	4b4c      	ldr	r3, [pc, #304]	; (801ad6c <tcp_process+0x298>)
 801ac3c:	781b      	ldrb	r3, [r3, #0]
 801ac3e:	f003 0302 	and.w	r3, r3, #2
 801ac42:	2b00      	cmp	r3, #0
 801ac44:	f000 80dd 	beq.w	801ae02 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 801ac48:	687b      	ldr	r3, [r7, #4]
 801ac4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ac4c:	1c5a      	adds	r2, r3, #1
 801ac4e:	4b48      	ldr	r3, [pc, #288]	; (801ad70 <tcp_process+0x29c>)
 801ac50:	681b      	ldr	r3, [r3, #0]
 801ac52:	429a      	cmp	r2, r3
 801ac54:	f040 80d5 	bne.w	801ae02 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 801ac58:	4b46      	ldr	r3, [pc, #280]	; (801ad74 <tcp_process+0x2a0>)
 801ac5a:	681b      	ldr	r3, [r3, #0]
 801ac5c:	1c5a      	adds	r2, r3, #1
 801ac5e:	687b      	ldr	r3, [r7, #4]
 801ac60:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801ac62:	687b      	ldr	r3, [r7, #4]
 801ac64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801ac66:	687b      	ldr	r3, [r7, #4]
 801ac68:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 801ac6a:	4b41      	ldr	r3, [pc, #260]	; (801ad70 <tcp_process+0x29c>)
 801ac6c:	681a      	ldr	r2, [r3, #0]
 801ac6e:	687b      	ldr	r3, [r7, #4]
 801ac70:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801ac72:	4b44      	ldr	r3, [pc, #272]	; (801ad84 <tcp_process+0x2b0>)
 801ac74:	681b      	ldr	r3, [r3, #0]
 801ac76:	89db      	ldrh	r3, [r3, #14]
 801ac78:	b29a      	uxth	r2, r3
 801ac7a:	687b      	ldr	r3, [r7, #4]
 801ac7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801ac80:	687b      	ldr	r3, [r7, #4]
 801ac82:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801ac86:	687b      	ldr	r3, [r7, #4]
 801ac88:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801ac8c:	4b39      	ldr	r3, [pc, #228]	; (801ad74 <tcp_process+0x2a0>)
 801ac8e:	681b      	ldr	r3, [r3, #0]
 801ac90:	1e5a      	subs	r2, r3, #1
 801ac92:	687b      	ldr	r3, [r7, #4]
 801ac94:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 801ac96:	687b      	ldr	r3, [r7, #4]
 801ac98:	2204      	movs	r2, #4
 801ac9a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801ac9c:	687b      	ldr	r3, [r7, #4]
 801ac9e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 801aca0:	687b      	ldr	r3, [r7, #4]
 801aca2:	3304      	adds	r3, #4
 801aca4:	4618      	mov	r0, r3
 801aca6:	f004 ffb3 	bl	801fc10 <ip4_route>
 801acaa:	4601      	mov	r1, r0
 801acac:	687b      	ldr	r3, [r7, #4]
 801acae:	3304      	adds	r3, #4
 801acb0:	461a      	mov	r2, r3
 801acb2:	4620      	mov	r0, r4
 801acb4:	f7ff f88c 	bl	8019dd0 <tcp_eff_send_mss_netif>
 801acb8:	4603      	mov	r3, r0
 801acba:	461a      	mov	r2, r3
 801acbc:	687b      	ldr	r3, [r7, #4]
 801acbe:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801acc0:	687b      	ldr	r3, [r7, #4]
 801acc2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801acc4:	009a      	lsls	r2, r3, #2
 801acc6:	687b      	ldr	r3, [r7, #4]
 801acc8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801acca:	005b      	lsls	r3, r3, #1
 801accc:	f241 111c 	movw	r1, #4380	; 0x111c
 801acd0:	428b      	cmp	r3, r1
 801acd2:	bf38      	it	cc
 801acd4:	460b      	movcc	r3, r1
 801acd6:	429a      	cmp	r2, r3
 801acd8:	d204      	bcs.n	801ace4 <tcp_process+0x210>
 801acda:	687b      	ldr	r3, [r7, #4]
 801acdc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801acde:	009b      	lsls	r3, r3, #2
 801ace0:	b29b      	uxth	r3, r3
 801ace2:	e00d      	b.n	801ad00 <tcp_process+0x22c>
 801ace4:	687b      	ldr	r3, [r7, #4]
 801ace6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ace8:	005b      	lsls	r3, r3, #1
 801acea:	f241 121c 	movw	r2, #4380	; 0x111c
 801acee:	4293      	cmp	r3, r2
 801acf0:	d904      	bls.n	801acfc <tcp_process+0x228>
 801acf2:	687b      	ldr	r3, [r7, #4]
 801acf4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801acf6:	005b      	lsls	r3, r3, #1
 801acf8:	b29b      	uxth	r3, r3
 801acfa:	e001      	b.n	801ad00 <tcp_process+0x22c>
 801acfc:	f241 131c 	movw	r3, #4380	; 0x111c
 801ad00:	687a      	ldr	r2, [r7, #4]
 801ad02:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801ad06:	687b      	ldr	r3, [r7, #4]
 801ad08:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801ad0c:	2b00      	cmp	r3, #0
 801ad0e:	d106      	bne.n	801ad1e <tcp_process+0x24a>
 801ad10:	4b13      	ldr	r3, [pc, #76]	; (801ad60 <tcp_process+0x28c>)
 801ad12:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801ad16:	491c      	ldr	r1, [pc, #112]	; (801ad88 <tcp_process+0x2b4>)
 801ad18:	4813      	ldr	r0, [pc, #76]	; (801ad68 <tcp_process+0x294>)
 801ad1a:	f006 fabb 	bl	8021294 <printf>
        --pcb->snd_queuelen;
 801ad1e:	687b      	ldr	r3, [r7, #4]
 801ad20:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801ad24:	3b01      	subs	r3, #1
 801ad26:	b29a      	uxth	r2, r3
 801ad28:	687b      	ldr	r3, [r7, #4]
 801ad2a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801ad2e:	687b      	ldr	r3, [r7, #4]
 801ad30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ad32:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 801ad34:	69fb      	ldr	r3, [r7, #28]
 801ad36:	2b00      	cmp	r3, #0
 801ad38:	d12a      	bne.n	801ad90 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801ad3a:	687b      	ldr	r3, [r7, #4]
 801ad3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ad3e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801ad40:	69fb      	ldr	r3, [r7, #28]
 801ad42:	2b00      	cmp	r3, #0
 801ad44:	d106      	bne.n	801ad54 <tcp_process+0x280>
 801ad46:	4b06      	ldr	r3, [pc, #24]	; (801ad60 <tcp_process+0x28c>)
 801ad48:	f44f 725d 	mov.w	r2, #884	; 0x374
 801ad4c:	490f      	ldr	r1, [pc, #60]	; (801ad8c <tcp_process+0x2b8>)
 801ad4e:	4806      	ldr	r0, [pc, #24]	; (801ad68 <tcp_process+0x294>)
 801ad50:	f006 faa0 	bl	8021294 <printf>
          pcb->unsent = rseg->next;
 801ad54:	69fb      	ldr	r3, [r7, #28]
 801ad56:	681a      	ldr	r2, [r3, #0]
 801ad58:	687b      	ldr	r3, [r7, #4]
 801ad5a:	66da      	str	r2, [r3, #108]	; 0x6c
 801ad5c:	e01c      	b.n	801ad98 <tcp_process+0x2c4>
 801ad5e:	bf00      	nop
 801ad60:	08029354 	.word	0x08029354
 801ad64:	0802958c 	.word	0x0802958c
 801ad68:	080293a0 	.word	0x080293a0
 801ad6c:	20021e6c 	.word	0x20021e6c
 801ad70:	20021e64 	.word	0x20021e64
 801ad74:	20021e60 	.word	0x20021e60
 801ad78:	080295a8 	.word	0x080295a8
 801ad7c:	20021e6d 	.word	0x20021e6d
 801ad80:	20021e28 	.word	0x20021e28
 801ad84:	20021e50 	.word	0x20021e50
 801ad88:	080295c8 	.word	0x080295c8
 801ad8c:	080295e0 	.word	0x080295e0
        } else {
          pcb->unacked = rseg->next;
 801ad90:	69fb      	ldr	r3, [r7, #28]
 801ad92:	681a      	ldr	r2, [r3, #0]
 801ad94:	687b      	ldr	r3, [r7, #4]
 801ad96:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 801ad98:	69f8      	ldr	r0, [r7, #28]
 801ad9a:	f7fe fc6c 	bl	8019676 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801ad9e:	687b      	ldr	r3, [r7, #4]
 801ada0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ada2:	2b00      	cmp	r3, #0
 801ada4:	d104      	bne.n	801adb0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801ada6:	687b      	ldr	r3, [r7, #4]
 801ada8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801adac:	861a      	strh	r2, [r3, #48]	; 0x30
 801adae:	e006      	b.n	801adbe <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 801adb0:	687b      	ldr	r3, [r7, #4]
 801adb2:	2200      	movs	r2, #0
 801adb4:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 801adb6:	687b      	ldr	r3, [r7, #4]
 801adb8:	2200      	movs	r2, #0
 801adba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801adbe:	687b      	ldr	r3, [r7, #4]
 801adc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801adc4:	2b00      	cmp	r3, #0
 801adc6:	d00a      	beq.n	801adde <tcp_process+0x30a>
 801adc8:	687b      	ldr	r3, [r7, #4]
 801adca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801adce:	687a      	ldr	r2, [r7, #4]
 801add0:	6910      	ldr	r0, [r2, #16]
 801add2:	2200      	movs	r2, #0
 801add4:	6879      	ldr	r1, [r7, #4]
 801add6:	4798      	blx	r3
 801add8:	4603      	mov	r3, r0
 801adda:	76bb      	strb	r3, [r7, #26]
 801addc:	e001      	b.n	801ade2 <tcp_process+0x30e>
 801adde:	2300      	movs	r3, #0
 801ade0:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801ade2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801ade6:	f113 0f0d 	cmn.w	r3, #13
 801adea:	d102      	bne.n	801adf2 <tcp_process+0x31e>
          return ERR_ABRT;
 801adec:	f06f 030c 	mvn.w	r3, #12
 801adf0:	e250      	b.n	801b294 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801adf2:	687b      	ldr	r3, [r7, #4]
 801adf4:	8b5b      	ldrh	r3, [r3, #26]
 801adf6:	f043 0302 	orr.w	r3, r3, #2
 801adfa:	b29a      	uxth	r2, r3
 801adfc:	687b      	ldr	r3, [r7, #4]
 801adfe:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 801ae00:	e23a      	b.n	801b278 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801ae02:	4b98      	ldr	r3, [pc, #608]	; (801b064 <tcp_process+0x590>)
 801ae04:	781b      	ldrb	r3, [r3, #0]
 801ae06:	f003 0310 	and.w	r3, r3, #16
 801ae0a:	2b00      	cmp	r3, #0
 801ae0c:	f000 8234 	beq.w	801b278 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801ae10:	4b95      	ldr	r3, [pc, #596]	; (801b068 <tcp_process+0x594>)
 801ae12:	6819      	ldr	r1, [r3, #0]
 801ae14:	4b95      	ldr	r3, [pc, #596]	; (801b06c <tcp_process+0x598>)
 801ae16:	881b      	ldrh	r3, [r3, #0]
 801ae18:	461a      	mov	r2, r3
 801ae1a:	4b95      	ldr	r3, [pc, #596]	; (801b070 <tcp_process+0x59c>)
 801ae1c:	681b      	ldr	r3, [r3, #0]
 801ae1e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801ae20:	4b94      	ldr	r3, [pc, #592]	; (801b074 <tcp_process+0x5a0>)
 801ae22:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801ae24:	885b      	ldrh	r3, [r3, #2]
 801ae26:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801ae28:	4a92      	ldr	r2, [pc, #584]	; (801b074 <tcp_process+0x5a0>)
 801ae2a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801ae2c:	8812      	ldrh	r2, [r2, #0]
 801ae2e:	b292      	uxth	r2, r2
 801ae30:	9202      	str	r2, [sp, #8]
 801ae32:	9301      	str	r3, [sp, #4]
 801ae34:	4b90      	ldr	r3, [pc, #576]	; (801b078 <tcp_process+0x5a4>)
 801ae36:	9300      	str	r3, [sp, #0]
 801ae38:	4b90      	ldr	r3, [pc, #576]	; (801b07c <tcp_process+0x5a8>)
 801ae3a:	4602      	mov	r2, r0
 801ae3c:	6878      	ldr	r0, [r7, #4]
 801ae3e:	f003 f8dd 	bl	801dffc <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801ae42:	687b      	ldr	r3, [r7, #4]
 801ae44:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801ae48:	2b05      	cmp	r3, #5
 801ae4a:	f200 8215 	bhi.w	801b278 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801ae4e:	687b      	ldr	r3, [r7, #4]
 801ae50:	2200      	movs	r2, #0
 801ae52:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 801ae54:	6878      	ldr	r0, [r7, #4]
 801ae56:	f002 fea7 	bl	801dba8 <tcp_rexmit_rto>
      break;
 801ae5a:	e20d      	b.n	801b278 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801ae5c:	4b81      	ldr	r3, [pc, #516]	; (801b064 <tcp_process+0x590>)
 801ae5e:	781b      	ldrb	r3, [r3, #0]
 801ae60:	f003 0310 	and.w	r3, r3, #16
 801ae64:	2b00      	cmp	r3, #0
 801ae66:	f000 80a1 	beq.w	801afac <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801ae6a:	4b7f      	ldr	r3, [pc, #508]	; (801b068 <tcp_process+0x594>)
 801ae6c:	681a      	ldr	r2, [r3, #0]
 801ae6e:	687b      	ldr	r3, [r7, #4]
 801ae70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ae72:	1ad3      	subs	r3, r2, r3
 801ae74:	3b01      	subs	r3, #1
 801ae76:	2b00      	cmp	r3, #0
 801ae78:	db7e      	blt.n	801af78 <tcp_process+0x4a4>
 801ae7a:	4b7b      	ldr	r3, [pc, #492]	; (801b068 <tcp_process+0x594>)
 801ae7c:	681a      	ldr	r2, [r3, #0]
 801ae7e:	687b      	ldr	r3, [r7, #4]
 801ae80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801ae82:	1ad3      	subs	r3, r2, r3
 801ae84:	2b00      	cmp	r3, #0
 801ae86:	dc77      	bgt.n	801af78 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 801ae88:	687b      	ldr	r3, [r7, #4]
 801ae8a:	2204      	movs	r2, #4
 801ae8c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801ae8e:	687b      	ldr	r3, [r7, #4]
 801ae90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801ae92:	2b00      	cmp	r3, #0
 801ae94:	d102      	bne.n	801ae9c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801ae96:	23fa      	movs	r3, #250	; 0xfa
 801ae98:	76bb      	strb	r3, [r7, #26]
 801ae9a:	e01d      	b.n	801aed8 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801ae9c:	687b      	ldr	r3, [r7, #4]
 801ae9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801aea0:	699b      	ldr	r3, [r3, #24]
 801aea2:	2b00      	cmp	r3, #0
 801aea4:	d106      	bne.n	801aeb4 <tcp_process+0x3e0>
 801aea6:	4b76      	ldr	r3, [pc, #472]	; (801b080 <tcp_process+0x5ac>)
 801aea8:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 801aeac:	4975      	ldr	r1, [pc, #468]	; (801b084 <tcp_process+0x5b0>)
 801aeae:	4876      	ldr	r0, [pc, #472]	; (801b088 <tcp_process+0x5b4>)
 801aeb0:	f006 f9f0 	bl	8021294 <printf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801aeb4:	687b      	ldr	r3, [r7, #4]
 801aeb6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801aeb8:	699b      	ldr	r3, [r3, #24]
 801aeba:	2b00      	cmp	r3, #0
 801aebc:	d00a      	beq.n	801aed4 <tcp_process+0x400>
 801aebe:	687b      	ldr	r3, [r7, #4]
 801aec0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801aec2:	699b      	ldr	r3, [r3, #24]
 801aec4:	687a      	ldr	r2, [r7, #4]
 801aec6:	6910      	ldr	r0, [r2, #16]
 801aec8:	2200      	movs	r2, #0
 801aeca:	6879      	ldr	r1, [r7, #4]
 801aecc:	4798      	blx	r3
 801aece:	4603      	mov	r3, r0
 801aed0:	76bb      	strb	r3, [r7, #26]
 801aed2:	e001      	b.n	801aed8 <tcp_process+0x404>
 801aed4:	23f0      	movs	r3, #240	; 0xf0
 801aed6:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 801aed8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801aedc:	2b00      	cmp	r3, #0
 801aede:	d00a      	beq.n	801aef6 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 801aee0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801aee4:	f113 0f0d 	cmn.w	r3, #13
 801aee8:	d002      	beq.n	801aef0 <tcp_process+0x41c>
              tcp_abort(pcb);
 801aeea:	6878      	ldr	r0, [r7, #4]
 801aeec:	f7fd fce2 	bl	80188b4 <tcp_abort>
            }
            return ERR_ABRT;
 801aef0:	f06f 030c 	mvn.w	r3, #12
 801aef4:	e1ce      	b.n	801b294 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801aef6:	6878      	ldr	r0, [r7, #4]
 801aef8:	f000 fae0 	bl	801b4bc <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801aefc:	4b63      	ldr	r3, [pc, #396]	; (801b08c <tcp_process+0x5b8>)
 801aefe:	881b      	ldrh	r3, [r3, #0]
 801af00:	2b00      	cmp	r3, #0
 801af02:	d005      	beq.n	801af10 <tcp_process+0x43c>
            recv_acked--;
 801af04:	4b61      	ldr	r3, [pc, #388]	; (801b08c <tcp_process+0x5b8>)
 801af06:	881b      	ldrh	r3, [r3, #0]
 801af08:	3b01      	subs	r3, #1
 801af0a:	b29a      	uxth	r2, r3
 801af0c:	4b5f      	ldr	r3, [pc, #380]	; (801b08c <tcp_process+0x5b8>)
 801af0e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801af10:	687b      	ldr	r3, [r7, #4]
 801af12:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801af14:	009a      	lsls	r2, r3, #2
 801af16:	687b      	ldr	r3, [r7, #4]
 801af18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801af1a:	005b      	lsls	r3, r3, #1
 801af1c:	f241 111c 	movw	r1, #4380	; 0x111c
 801af20:	428b      	cmp	r3, r1
 801af22:	bf38      	it	cc
 801af24:	460b      	movcc	r3, r1
 801af26:	429a      	cmp	r2, r3
 801af28:	d204      	bcs.n	801af34 <tcp_process+0x460>
 801af2a:	687b      	ldr	r3, [r7, #4]
 801af2c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801af2e:	009b      	lsls	r3, r3, #2
 801af30:	b29b      	uxth	r3, r3
 801af32:	e00d      	b.n	801af50 <tcp_process+0x47c>
 801af34:	687b      	ldr	r3, [r7, #4]
 801af36:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801af38:	005b      	lsls	r3, r3, #1
 801af3a:	f241 121c 	movw	r2, #4380	; 0x111c
 801af3e:	4293      	cmp	r3, r2
 801af40:	d904      	bls.n	801af4c <tcp_process+0x478>
 801af42:	687b      	ldr	r3, [r7, #4]
 801af44:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801af46:	005b      	lsls	r3, r3, #1
 801af48:	b29b      	uxth	r3, r3
 801af4a:	e001      	b.n	801af50 <tcp_process+0x47c>
 801af4c:	f241 131c 	movw	r3, #4380	; 0x111c
 801af50:	687a      	ldr	r2, [r7, #4]
 801af52:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801af56:	4b4e      	ldr	r3, [pc, #312]	; (801b090 <tcp_process+0x5bc>)
 801af58:	781b      	ldrb	r3, [r3, #0]
 801af5a:	f003 0320 	and.w	r3, r3, #32
 801af5e:	2b00      	cmp	r3, #0
 801af60:	d037      	beq.n	801afd2 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801af62:	687b      	ldr	r3, [r7, #4]
 801af64:	8b5b      	ldrh	r3, [r3, #26]
 801af66:	f043 0302 	orr.w	r3, r3, #2
 801af6a:	b29a      	uxth	r2, r3
 801af6c:	687b      	ldr	r3, [r7, #4]
 801af6e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801af70:	687b      	ldr	r3, [r7, #4]
 801af72:	2207      	movs	r2, #7
 801af74:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801af76:	e02c      	b.n	801afd2 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801af78:	4b3b      	ldr	r3, [pc, #236]	; (801b068 <tcp_process+0x594>)
 801af7a:	6819      	ldr	r1, [r3, #0]
 801af7c:	4b3b      	ldr	r3, [pc, #236]	; (801b06c <tcp_process+0x598>)
 801af7e:	881b      	ldrh	r3, [r3, #0]
 801af80:	461a      	mov	r2, r3
 801af82:	4b3b      	ldr	r3, [pc, #236]	; (801b070 <tcp_process+0x59c>)
 801af84:	681b      	ldr	r3, [r3, #0]
 801af86:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801af88:	4b3a      	ldr	r3, [pc, #232]	; (801b074 <tcp_process+0x5a0>)
 801af8a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801af8c:	885b      	ldrh	r3, [r3, #2]
 801af8e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801af90:	4a38      	ldr	r2, [pc, #224]	; (801b074 <tcp_process+0x5a0>)
 801af92:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801af94:	8812      	ldrh	r2, [r2, #0]
 801af96:	b292      	uxth	r2, r2
 801af98:	9202      	str	r2, [sp, #8]
 801af9a:	9301      	str	r3, [sp, #4]
 801af9c:	4b36      	ldr	r3, [pc, #216]	; (801b078 <tcp_process+0x5a4>)
 801af9e:	9300      	str	r3, [sp, #0]
 801afa0:	4b36      	ldr	r3, [pc, #216]	; (801b07c <tcp_process+0x5a8>)
 801afa2:	4602      	mov	r2, r0
 801afa4:	6878      	ldr	r0, [r7, #4]
 801afa6:	f003 f829 	bl	801dffc <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801afaa:	e167      	b.n	801b27c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801afac:	4b2d      	ldr	r3, [pc, #180]	; (801b064 <tcp_process+0x590>)
 801afae:	781b      	ldrb	r3, [r3, #0]
 801afb0:	f003 0302 	and.w	r3, r3, #2
 801afb4:	2b00      	cmp	r3, #0
 801afb6:	f000 8161 	beq.w	801b27c <tcp_process+0x7a8>
 801afba:	687b      	ldr	r3, [r7, #4]
 801afbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801afbe:	1e5a      	subs	r2, r3, #1
 801afc0:	4b2b      	ldr	r3, [pc, #172]	; (801b070 <tcp_process+0x59c>)
 801afc2:	681b      	ldr	r3, [r3, #0]
 801afc4:	429a      	cmp	r2, r3
 801afc6:	f040 8159 	bne.w	801b27c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801afca:	6878      	ldr	r0, [r7, #4]
 801afcc:	f002 fe0e 	bl	801dbec <tcp_rexmit>
      break;
 801afd0:	e154      	b.n	801b27c <tcp_process+0x7a8>
 801afd2:	e153      	b.n	801b27c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801afd4:	6878      	ldr	r0, [r7, #4]
 801afd6:	f000 fa71 	bl	801b4bc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801afda:	4b2d      	ldr	r3, [pc, #180]	; (801b090 <tcp_process+0x5bc>)
 801afdc:	781b      	ldrb	r3, [r3, #0]
 801afde:	f003 0320 	and.w	r3, r3, #32
 801afe2:	2b00      	cmp	r3, #0
 801afe4:	f000 814c 	beq.w	801b280 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 801afe8:	687b      	ldr	r3, [r7, #4]
 801afea:	8b5b      	ldrh	r3, [r3, #26]
 801afec:	f043 0302 	orr.w	r3, r3, #2
 801aff0:	b29a      	uxth	r2, r3
 801aff2:	687b      	ldr	r3, [r7, #4]
 801aff4:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801aff6:	687b      	ldr	r3, [r7, #4]
 801aff8:	2207      	movs	r2, #7
 801affa:	751a      	strb	r2, [r3, #20]
      }
      break;
 801affc:	e140      	b.n	801b280 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801affe:	6878      	ldr	r0, [r7, #4]
 801b000:	f000 fa5c 	bl	801b4bc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801b004:	4b22      	ldr	r3, [pc, #136]	; (801b090 <tcp_process+0x5bc>)
 801b006:	781b      	ldrb	r3, [r3, #0]
 801b008:	f003 0320 	and.w	r3, r3, #32
 801b00c:	2b00      	cmp	r3, #0
 801b00e:	d071      	beq.n	801b0f4 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801b010:	4b14      	ldr	r3, [pc, #80]	; (801b064 <tcp_process+0x590>)
 801b012:	781b      	ldrb	r3, [r3, #0]
 801b014:	f003 0310 	and.w	r3, r3, #16
 801b018:	2b00      	cmp	r3, #0
 801b01a:	d060      	beq.n	801b0de <tcp_process+0x60a>
 801b01c:	687b      	ldr	r3, [r7, #4]
 801b01e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801b020:	4b11      	ldr	r3, [pc, #68]	; (801b068 <tcp_process+0x594>)
 801b022:	681b      	ldr	r3, [r3, #0]
 801b024:	429a      	cmp	r2, r3
 801b026:	d15a      	bne.n	801b0de <tcp_process+0x60a>
            pcb->unsent == NULL) {
 801b028:	687b      	ldr	r3, [r7, #4]
 801b02a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801b02c:	2b00      	cmp	r3, #0
 801b02e:	d156      	bne.n	801b0de <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 801b030:	687b      	ldr	r3, [r7, #4]
 801b032:	8b5b      	ldrh	r3, [r3, #26]
 801b034:	f043 0302 	orr.w	r3, r3, #2
 801b038:	b29a      	uxth	r2, r3
 801b03a:	687b      	ldr	r3, [r7, #4]
 801b03c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801b03e:	6878      	ldr	r0, [r7, #4]
 801b040:	f7fe fdbc 	bl	8019bbc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801b044:	4b13      	ldr	r3, [pc, #76]	; (801b094 <tcp_process+0x5c0>)
 801b046:	681b      	ldr	r3, [r3, #0]
 801b048:	687a      	ldr	r2, [r7, #4]
 801b04a:	429a      	cmp	r2, r3
 801b04c:	d105      	bne.n	801b05a <tcp_process+0x586>
 801b04e:	4b11      	ldr	r3, [pc, #68]	; (801b094 <tcp_process+0x5c0>)
 801b050:	681b      	ldr	r3, [r3, #0]
 801b052:	68db      	ldr	r3, [r3, #12]
 801b054:	4a0f      	ldr	r2, [pc, #60]	; (801b094 <tcp_process+0x5c0>)
 801b056:	6013      	str	r3, [r2, #0]
 801b058:	e02e      	b.n	801b0b8 <tcp_process+0x5e4>
 801b05a:	4b0e      	ldr	r3, [pc, #56]	; (801b094 <tcp_process+0x5c0>)
 801b05c:	681b      	ldr	r3, [r3, #0]
 801b05e:	617b      	str	r3, [r7, #20]
 801b060:	e027      	b.n	801b0b2 <tcp_process+0x5de>
 801b062:	bf00      	nop
 801b064:	20021e6c 	.word	0x20021e6c
 801b068:	20021e64 	.word	0x20021e64
 801b06c:	20021e6a 	.word	0x20021e6a
 801b070:	20021e60 	.word	0x20021e60
 801b074:	20021e50 	.word	0x20021e50
 801b078:	2001ace4 	.word	0x2001ace4
 801b07c:	2001ace8 	.word	0x2001ace8
 801b080:	08029354 	.word	0x08029354
 801b084:	080295f4 	.word	0x080295f4
 801b088:	080293a0 	.word	0x080293a0
 801b08c:	20021e68 	.word	0x20021e68
 801b090:	20021e6d 	.word	0x20021e6d
 801b094:	20021e34 	.word	0x20021e34
 801b098:	697b      	ldr	r3, [r7, #20]
 801b09a:	68db      	ldr	r3, [r3, #12]
 801b09c:	687a      	ldr	r2, [r7, #4]
 801b09e:	429a      	cmp	r2, r3
 801b0a0:	d104      	bne.n	801b0ac <tcp_process+0x5d8>
 801b0a2:	687b      	ldr	r3, [r7, #4]
 801b0a4:	68da      	ldr	r2, [r3, #12]
 801b0a6:	697b      	ldr	r3, [r7, #20]
 801b0a8:	60da      	str	r2, [r3, #12]
 801b0aa:	e005      	b.n	801b0b8 <tcp_process+0x5e4>
 801b0ac:	697b      	ldr	r3, [r7, #20]
 801b0ae:	68db      	ldr	r3, [r3, #12]
 801b0b0:	617b      	str	r3, [r7, #20]
 801b0b2:	697b      	ldr	r3, [r7, #20]
 801b0b4:	2b00      	cmp	r3, #0
 801b0b6:	d1ef      	bne.n	801b098 <tcp_process+0x5c4>
 801b0b8:	687b      	ldr	r3, [r7, #4]
 801b0ba:	2200      	movs	r2, #0
 801b0bc:	60da      	str	r2, [r3, #12]
 801b0be:	4b77      	ldr	r3, [pc, #476]	; (801b29c <tcp_process+0x7c8>)
 801b0c0:	2201      	movs	r2, #1
 801b0c2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801b0c4:	687b      	ldr	r3, [r7, #4]
 801b0c6:	220a      	movs	r2, #10
 801b0c8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801b0ca:	4b75      	ldr	r3, [pc, #468]	; (801b2a0 <tcp_process+0x7cc>)
 801b0cc:	681a      	ldr	r2, [r3, #0]
 801b0ce:	687b      	ldr	r3, [r7, #4]
 801b0d0:	60da      	str	r2, [r3, #12]
 801b0d2:	4a73      	ldr	r2, [pc, #460]	; (801b2a0 <tcp_process+0x7cc>)
 801b0d4:	687b      	ldr	r3, [r7, #4]
 801b0d6:	6013      	str	r3, [r2, #0]
 801b0d8:	f003 f952 	bl	801e380 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 801b0dc:	e0d2      	b.n	801b284 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801b0de:	687b      	ldr	r3, [r7, #4]
 801b0e0:	8b5b      	ldrh	r3, [r3, #26]
 801b0e2:	f043 0302 	orr.w	r3, r3, #2
 801b0e6:	b29a      	uxth	r2, r3
 801b0e8:	687b      	ldr	r3, [r7, #4]
 801b0ea:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 801b0ec:	687b      	ldr	r3, [r7, #4]
 801b0ee:	2208      	movs	r2, #8
 801b0f0:	751a      	strb	r2, [r3, #20]
      break;
 801b0f2:	e0c7      	b.n	801b284 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801b0f4:	4b6b      	ldr	r3, [pc, #428]	; (801b2a4 <tcp_process+0x7d0>)
 801b0f6:	781b      	ldrb	r3, [r3, #0]
 801b0f8:	f003 0310 	and.w	r3, r3, #16
 801b0fc:	2b00      	cmp	r3, #0
 801b0fe:	f000 80c1 	beq.w	801b284 <tcp_process+0x7b0>
 801b102:	687b      	ldr	r3, [r7, #4]
 801b104:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801b106:	4b68      	ldr	r3, [pc, #416]	; (801b2a8 <tcp_process+0x7d4>)
 801b108:	681b      	ldr	r3, [r3, #0]
 801b10a:	429a      	cmp	r2, r3
 801b10c:	f040 80ba 	bne.w	801b284 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 801b110:	687b      	ldr	r3, [r7, #4]
 801b112:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801b114:	2b00      	cmp	r3, #0
 801b116:	f040 80b5 	bne.w	801b284 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801b11a:	687b      	ldr	r3, [r7, #4]
 801b11c:	2206      	movs	r2, #6
 801b11e:	751a      	strb	r2, [r3, #20]
      break;
 801b120:	e0b0      	b.n	801b284 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801b122:	6878      	ldr	r0, [r7, #4]
 801b124:	f000 f9ca 	bl	801b4bc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801b128:	4b60      	ldr	r3, [pc, #384]	; (801b2ac <tcp_process+0x7d8>)
 801b12a:	781b      	ldrb	r3, [r3, #0]
 801b12c:	f003 0320 	and.w	r3, r3, #32
 801b130:	2b00      	cmp	r3, #0
 801b132:	f000 80a9 	beq.w	801b288 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801b136:	687b      	ldr	r3, [r7, #4]
 801b138:	8b5b      	ldrh	r3, [r3, #26]
 801b13a:	f043 0302 	orr.w	r3, r3, #2
 801b13e:	b29a      	uxth	r2, r3
 801b140:	687b      	ldr	r3, [r7, #4]
 801b142:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801b144:	6878      	ldr	r0, [r7, #4]
 801b146:	f7fe fd39 	bl	8019bbc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801b14a:	4b59      	ldr	r3, [pc, #356]	; (801b2b0 <tcp_process+0x7dc>)
 801b14c:	681b      	ldr	r3, [r3, #0]
 801b14e:	687a      	ldr	r2, [r7, #4]
 801b150:	429a      	cmp	r2, r3
 801b152:	d105      	bne.n	801b160 <tcp_process+0x68c>
 801b154:	4b56      	ldr	r3, [pc, #344]	; (801b2b0 <tcp_process+0x7dc>)
 801b156:	681b      	ldr	r3, [r3, #0]
 801b158:	68db      	ldr	r3, [r3, #12]
 801b15a:	4a55      	ldr	r2, [pc, #340]	; (801b2b0 <tcp_process+0x7dc>)
 801b15c:	6013      	str	r3, [r2, #0]
 801b15e:	e013      	b.n	801b188 <tcp_process+0x6b4>
 801b160:	4b53      	ldr	r3, [pc, #332]	; (801b2b0 <tcp_process+0x7dc>)
 801b162:	681b      	ldr	r3, [r3, #0]
 801b164:	613b      	str	r3, [r7, #16]
 801b166:	e00c      	b.n	801b182 <tcp_process+0x6ae>
 801b168:	693b      	ldr	r3, [r7, #16]
 801b16a:	68db      	ldr	r3, [r3, #12]
 801b16c:	687a      	ldr	r2, [r7, #4]
 801b16e:	429a      	cmp	r2, r3
 801b170:	d104      	bne.n	801b17c <tcp_process+0x6a8>
 801b172:	687b      	ldr	r3, [r7, #4]
 801b174:	68da      	ldr	r2, [r3, #12]
 801b176:	693b      	ldr	r3, [r7, #16]
 801b178:	60da      	str	r2, [r3, #12]
 801b17a:	e005      	b.n	801b188 <tcp_process+0x6b4>
 801b17c:	693b      	ldr	r3, [r7, #16]
 801b17e:	68db      	ldr	r3, [r3, #12]
 801b180:	613b      	str	r3, [r7, #16]
 801b182:	693b      	ldr	r3, [r7, #16]
 801b184:	2b00      	cmp	r3, #0
 801b186:	d1ef      	bne.n	801b168 <tcp_process+0x694>
 801b188:	687b      	ldr	r3, [r7, #4]
 801b18a:	2200      	movs	r2, #0
 801b18c:	60da      	str	r2, [r3, #12]
 801b18e:	4b43      	ldr	r3, [pc, #268]	; (801b29c <tcp_process+0x7c8>)
 801b190:	2201      	movs	r2, #1
 801b192:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801b194:	687b      	ldr	r3, [r7, #4]
 801b196:	220a      	movs	r2, #10
 801b198:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801b19a:	4b41      	ldr	r3, [pc, #260]	; (801b2a0 <tcp_process+0x7cc>)
 801b19c:	681a      	ldr	r2, [r3, #0]
 801b19e:	687b      	ldr	r3, [r7, #4]
 801b1a0:	60da      	str	r2, [r3, #12]
 801b1a2:	4a3f      	ldr	r2, [pc, #252]	; (801b2a0 <tcp_process+0x7cc>)
 801b1a4:	687b      	ldr	r3, [r7, #4]
 801b1a6:	6013      	str	r3, [r2, #0]
 801b1a8:	f003 f8ea 	bl	801e380 <tcp_timer_needed>
      }
      break;
 801b1ac:	e06c      	b.n	801b288 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801b1ae:	6878      	ldr	r0, [r7, #4]
 801b1b0:	f000 f984 	bl	801b4bc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801b1b4:	4b3b      	ldr	r3, [pc, #236]	; (801b2a4 <tcp_process+0x7d0>)
 801b1b6:	781b      	ldrb	r3, [r3, #0]
 801b1b8:	f003 0310 	and.w	r3, r3, #16
 801b1bc:	2b00      	cmp	r3, #0
 801b1be:	d065      	beq.n	801b28c <tcp_process+0x7b8>
 801b1c0:	687b      	ldr	r3, [r7, #4]
 801b1c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801b1c4:	4b38      	ldr	r3, [pc, #224]	; (801b2a8 <tcp_process+0x7d4>)
 801b1c6:	681b      	ldr	r3, [r3, #0]
 801b1c8:	429a      	cmp	r2, r3
 801b1ca:	d15f      	bne.n	801b28c <tcp_process+0x7b8>
 801b1cc:	687b      	ldr	r3, [r7, #4]
 801b1ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b1d0:	2b00      	cmp	r3, #0
 801b1d2:	d15b      	bne.n	801b28c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801b1d4:	6878      	ldr	r0, [r7, #4]
 801b1d6:	f7fe fcf1 	bl	8019bbc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801b1da:	4b35      	ldr	r3, [pc, #212]	; (801b2b0 <tcp_process+0x7dc>)
 801b1dc:	681b      	ldr	r3, [r3, #0]
 801b1de:	687a      	ldr	r2, [r7, #4]
 801b1e0:	429a      	cmp	r2, r3
 801b1e2:	d105      	bne.n	801b1f0 <tcp_process+0x71c>
 801b1e4:	4b32      	ldr	r3, [pc, #200]	; (801b2b0 <tcp_process+0x7dc>)
 801b1e6:	681b      	ldr	r3, [r3, #0]
 801b1e8:	68db      	ldr	r3, [r3, #12]
 801b1ea:	4a31      	ldr	r2, [pc, #196]	; (801b2b0 <tcp_process+0x7dc>)
 801b1ec:	6013      	str	r3, [r2, #0]
 801b1ee:	e013      	b.n	801b218 <tcp_process+0x744>
 801b1f0:	4b2f      	ldr	r3, [pc, #188]	; (801b2b0 <tcp_process+0x7dc>)
 801b1f2:	681b      	ldr	r3, [r3, #0]
 801b1f4:	60fb      	str	r3, [r7, #12]
 801b1f6:	e00c      	b.n	801b212 <tcp_process+0x73e>
 801b1f8:	68fb      	ldr	r3, [r7, #12]
 801b1fa:	68db      	ldr	r3, [r3, #12]
 801b1fc:	687a      	ldr	r2, [r7, #4]
 801b1fe:	429a      	cmp	r2, r3
 801b200:	d104      	bne.n	801b20c <tcp_process+0x738>
 801b202:	687b      	ldr	r3, [r7, #4]
 801b204:	68da      	ldr	r2, [r3, #12]
 801b206:	68fb      	ldr	r3, [r7, #12]
 801b208:	60da      	str	r2, [r3, #12]
 801b20a:	e005      	b.n	801b218 <tcp_process+0x744>
 801b20c:	68fb      	ldr	r3, [r7, #12]
 801b20e:	68db      	ldr	r3, [r3, #12]
 801b210:	60fb      	str	r3, [r7, #12]
 801b212:	68fb      	ldr	r3, [r7, #12]
 801b214:	2b00      	cmp	r3, #0
 801b216:	d1ef      	bne.n	801b1f8 <tcp_process+0x724>
 801b218:	687b      	ldr	r3, [r7, #4]
 801b21a:	2200      	movs	r2, #0
 801b21c:	60da      	str	r2, [r3, #12]
 801b21e:	4b1f      	ldr	r3, [pc, #124]	; (801b29c <tcp_process+0x7c8>)
 801b220:	2201      	movs	r2, #1
 801b222:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801b224:	687b      	ldr	r3, [r7, #4]
 801b226:	220a      	movs	r2, #10
 801b228:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801b22a:	4b1d      	ldr	r3, [pc, #116]	; (801b2a0 <tcp_process+0x7cc>)
 801b22c:	681a      	ldr	r2, [r3, #0]
 801b22e:	687b      	ldr	r3, [r7, #4]
 801b230:	60da      	str	r2, [r3, #12]
 801b232:	4a1b      	ldr	r2, [pc, #108]	; (801b2a0 <tcp_process+0x7cc>)
 801b234:	687b      	ldr	r3, [r7, #4]
 801b236:	6013      	str	r3, [r2, #0]
 801b238:	f003 f8a2 	bl	801e380 <tcp_timer_needed>
      }
      break;
 801b23c:	e026      	b.n	801b28c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801b23e:	6878      	ldr	r0, [r7, #4]
 801b240:	f000 f93c 	bl	801b4bc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801b244:	4b17      	ldr	r3, [pc, #92]	; (801b2a4 <tcp_process+0x7d0>)
 801b246:	781b      	ldrb	r3, [r3, #0]
 801b248:	f003 0310 	and.w	r3, r3, #16
 801b24c:	2b00      	cmp	r3, #0
 801b24e:	d01f      	beq.n	801b290 <tcp_process+0x7bc>
 801b250:	687b      	ldr	r3, [r7, #4]
 801b252:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801b254:	4b14      	ldr	r3, [pc, #80]	; (801b2a8 <tcp_process+0x7d4>)
 801b256:	681b      	ldr	r3, [r3, #0]
 801b258:	429a      	cmp	r2, r3
 801b25a:	d119      	bne.n	801b290 <tcp_process+0x7bc>
 801b25c:	687b      	ldr	r3, [r7, #4]
 801b25e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b260:	2b00      	cmp	r3, #0
 801b262:	d115      	bne.n	801b290 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 801b264:	4b11      	ldr	r3, [pc, #68]	; (801b2ac <tcp_process+0x7d8>)
 801b266:	781b      	ldrb	r3, [r3, #0]
 801b268:	f043 0310 	orr.w	r3, r3, #16
 801b26c:	b2da      	uxtb	r2, r3
 801b26e:	4b0f      	ldr	r3, [pc, #60]	; (801b2ac <tcp_process+0x7d8>)
 801b270:	701a      	strb	r2, [r3, #0]
      }
      break;
 801b272:	e00d      	b.n	801b290 <tcp_process+0x7bc>
    default:
      break;
 801b274:	bf00      	nop
 801b276:	e00c      	b.n	801b292 <tcp_process+0x7be>
      break;
 801b278:	bf00      	nop
 801b27a:	e00a      	b.n	801b292 <tcp_process+0x7be>
      break;
 801b27c:	bf00      	nop
 801b27e:	e008      	b.n	801b292 <tcp_process+0x7be>
      break;
 801b280:	bf00      	nop
 801b282:	e006      	b.n	801b292 <tcp_process+0x7be>
      break;
 801b284:	bf00      	nop
 801b286:	e004      	b.n	801b292 <tcp_process+0x7be>
      break;
 801b288:	bf00      	nop
 801b28a:	e002      	b.n	801b292 <tcp_process+0x7be>
      break;
 801b28c:	bf00      	nop
 801b28e:	e000      	b.n	801b292 <tcp_process+0x7be>
      break;
 801b290:	bf00      	nop
  }
  return ERR_OK;
 801b292:	2300      	movs	r3, #0
}
 801b294:	4618      	mov	r0, r3
 801b296:	3724      	adds	r7, #36	; 0x24
 801b298:	46bd      	mov	sp, r7
 801b29a:	bd90      	pop	{r4, r7, pc}
 801b29c:	20021e3c 	.word	0x20021e3c
 801b2a0:	20021e38 	.word	0x20021e38
 801b2a4:	20021e6c 	.word	0x20021e6c
 801b2a8:	20021e64 	.word	0x20021e64
 801b2ac:	20021e6d 	.word	0x20021e6d
 801b2b0:	20021e34 	.word	0x20021e34

0801b2b4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801b2b4:	b590      	push	{r4, r7, lr}
 801b2b6:	b085      	sub	sp, #20
 801b2b8:	af00      	add	r7, sp, #0
 801b2ba:	6078      	str	r0, [r7, #4]
 801b2bc:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801b2be:	687b      	ldr	r3, [r7, #4]
 801b2c0:	2b00      	cmp	r3, #0
 801b2c2:	d106      	bne.n	801b2d2 <tcp_oos_insert_segment+0x1e>
 801b2c4:	4b3b      	ldr	r3, [pc, #236]	; (801b3b4 <tcp_oos_insert_segment+0x100>)
 801b2c6:	f240 421f 	movw	r2, #1055	; 0x41f
 801b2ca:	493b      	ldr	r1, [pc, #236]	; (801b3b8 <tcp_oos_insert_segment+0x104>)
 801b2cc:	483b      	ldr	r0, [pc, #236]	; (801b3bc <tcp_oos_insert_segment+0x108>)
 801b2ce:	f005 ffe1 	bl	8021294 <printf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801b2d2:	687b      	ldr	r3, [r7, #4]
 801b2d4:	68db      	ldr	r3, [r3, #12]
 801b2d6:	899b      	ldrh	r3, [r3, #12]
 801b2d8:	b29b      	uxth	r3, r3
 801b2da:	4618      	mov	r0, r3
 801b2dc:	f7fb f902 	bl	80164e4 <lwip_htons>
 801b2e0:	4603      	mov	r3, r0
 801b2e2:	b2db      	uxtb	r3, r3
 801b2e4:	f003 0301 	and.w	r3, r3, #1
 801b2e8:	2b00      	cmp	r3, #0
 801b2ea:	d028      	beq.n	801b33e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801b2ec:	6838      	ldr	r0, [r7, #0]
 801b2ee:	f7fe f9ad 	bl	801964c <tcp_segs_free>
    next = NULL;
 801b2f2:	2300      	movs	r3, #0
 801b2f4:	603b      	str	r3, [r7, #0]
 801b2f6:	e056      	b.n	801b3a6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801b2f8:	683b      	ldr	r3, [r7, #0]
 801b2fa:	68db      	ldr	r3, [r3, #12]
 801b2fc:	899b      	ldrh	r3, [r3, #12]
 801b2fe:	b29b      	uxth	r3, r3
 801b300:	4618      	mov	r0, r3
 801b302:	f7fb f8ef 	bl	80164e4 <lwip_htons>
 801b306:	4603      	mov	r3, r0
 801b308:	b2db      	uxtb	r3, r3
 801b30a:	f003 0301 	and.w	r3, r3, #1
 801b30e:	2b00      	cmp	r3, #0
 801b310:	d00d      	beq.n	801b32e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801b312:	687b      	ldr	r3, [r7, #4]
 801b314:	68db      	ldr	r3, [r3, #12]
 801b316:	899b      	ldrh	r3, [r3, #12]
 801b318:	b29c      	uxth	r4, r3
 801b31a:	2001      	movs	r0, #1
 801b31c:	f7fb f8e2 	bl	80164e4 <lwip_htons>
 801b320:	4603      	mov	r3, r0
 801b322:	461a      	mov	r2, r3
 801b324:	687b      	ldr	r3, [r7, #4]
 801b326:	68db      	ldr	r3, [r3, #12]
 801b328:	4322      	orrs	r2, r4
 801b32a:	b292      	uxth	r2, r2
 801b32c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801b32e:	683b      	ldr	r3, [r7, #0]
 801b330:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801b332:	683b      	ldr	r3, [r7, #0]
 801b334:	681b      	ldr	r3, [r3, #0]
 801b336:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801b338:	68f8      	ldr	r0, [r7, #12]
 801b33a:	f7fe f99c 	bl	8019676 <tcp_seg_free>
    while (next &&
 801b33e:	683b      	ldr	r3, [r7, #0]
 801b340:	2b00      	cmp	r3, #0
 801b342:	d00e      	beq.n	801b362 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801b344:	687b      	ldr	r3, [r7, #4]
 801b346:	891b      	ldrh	r3, [r3, #8]
 801b348:	461a      	mov	r2, r3
 801b34a:	4b1d      	ldr	r3, [pc, #116]	; (801b3c0 <tcp_oos_insert_segment+0x10c>)
 801b34c:	681b      	ldr	r3, [r3, #0]
 801b34e:	441a      	add	r2, r3
 801b350:	683b      	ldr	r3, [r7, #0]
 801b352:	68db      	ldr	r3, [r3, #12]
 801b354:	685b      	ldr	r3, [r3, #4]
 801b356:	6839      	ldr	r1, [r7, #0]
 801b358:	8909      	ldrh	r1, [r1, #8]
 801b35a:	440b      	add	r3, r1
 801b35c:	1ad3      	subs	r3, r2, r3
    while (next &&
 801b35e:	2b00      	cmp	r3, #0
 801b360:	daca      	bge.n	801b2f8 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801b362:	683b      	ldr	r3, [r7, #0]
 801b364:	2b00      	cmp	r3, #0
 801b366:	d01e      	beq.n	801b3a6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801b368:	687b      	ldr	r3, [r7, #4]
 801b36a:	891b      	ldrh	r3, [r3, #8]
 801b36c:	461a      	mov	r2, r3
 801b36e:	4b14      	ldr	r3, [pc, #80]	; (801b3c0 <tcp_oos_insert_segment+0x10c>)
 801b370:	681b      	ldr	r3, [r3, #0]
 801b372:	441a      	add	r2, r3
 801b374:	683b      	ldr	r3, [r7, #0]
 801b376:	68db      	ldr	r3, [r3, #12]
 801b378:	685b      	ldr	r3, [r3, #4]
 801b37a:	1ad3      	subs	r3, r2, r3
    if (next &&
 801b37c:	2b00      	cmp	r3, #0
 801b37e:	dd12      	ble.n	801b3a6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801b380:	683b      	ldr	r3, [r7, #0]
 801b382:	68db      	ldr	r3, [r3, #12]
 801b384:	685b      	ldr	r3, [r3, #4]
 801b386:	b29a      	uxth	r2, r3
 801b388:	4b0d      	ldr	r3, [pc, #52]	; (801b3c0 <tcp_oos_insert_segment+0x10c>)
 801b38a:	681b      	ldr	r3, [r3, #0]
 801b38c:	b29b      	uxth	r3, r3
 801b38e:	1ad3      	subs	r3, r2, r3
 801b390:	b29a      	uxth	r2, r3
 801b392:	687b      	ldr	r3, [r7, #4]
 801b394:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801b396:	687b      	ldr	r3, [r7, #4]
 801b398:	685a      	ldr	r2, [r3, #4]
 801b39a:	687b      	ldr	r3, [r7, #4]
 801b39c:	891b      	ldrh	r3, [r3, #8]
 801b39e:	4619      	mov	r1, r3
 801b3a0:	4610      	mov	r0, r2
 801b3a2:	f7fc fb09 	bl	80179b8 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801b3a6:	687b      	ldr	r3, [r7, #4]
 801b3a8:	683a      	ldr	r2, [r7, #0]
 801b3aa:	601a      	str	r2, [r3, #0]
}
 801b3ac:	bf00      	nop
 801b3ae:	3714      	adds	r7, #20
 801b3b0:	46bd      	mov	sp, r7
 801b3b2:	bd90      	pop	{r4, r7, pc}
 801b3b4:	08029354 	.word	0x08029354
 801b3b8:	08029614 	.word	0x08029614
 801b3bc:	080293a0 	.word	0x080293a0
 801b3c0:	20021e60 	.word	0x20021e60

0801b3c4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801b3c4:	b5b0      	push	{r4, r5, r7, lr}
 801b3c6:	b086      	sub	sp, #24
 801b3c8:	af00      	add	r7, sp, #0
 801b3ca:	60f8      	str	r0, [r7, #12]
 801b3cc:	60b9      	str	r1, [r7, #8]
 801b3ce:	607a      	str	r2, [r7, #4]
 801b3d0:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801b3d2:	e03e      	b.n	801b452 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801b3d4:	68bb      	ldr	r3, [r7, #8]
 801b3d6:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801b3d8:	68bb      	ldr	r3, [r7, #8]
 801b3da:	681b      	ldr	r3, [r3, #0]
 801b3dc:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801b3de:	697b      	ldr	r3, [r7, #20]
 801b3e0:	685b      	ldr	r3, [r3, #4]
 801b3e2:	4618      	mov	r0, r3
 801b3e4:	f7fc fcfc 	bl	8017de0 <pbuf_clen>
 801b3e8:	4603      	mov	r3, r0
 801b3ea:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801b3ec:	68fb      	ldr	r3, [r7, #12]
 801b3ee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801b3f2:	8a7a      	ldrh	r2, [r7, #18]
 801b3f4:	429a      	cmp	r2, r3
 801b3f6:	d906      	bls.n	801b406 <tcp_free_acked_segments+0x42>
 801b3f8:	4b2a      	ldr	r3, [pc, #168]	; (801b4a4 <tcp_free_acked_segments+0xe0>)
 801b3fa:	f240 4257 	movw	r2, #1111	; 0x457
 801b3fe:	492a      	ldr	r1, [pc, #168]	; (801b4a8 <tcp_free_acked_segments+0xe4>)
 801b400:	482a      	ldr	r0, [pc, #168]	; (801b4ac <tcp_free_acked_segments+0xe8>)
 801b402:	f005 ff47 	bl	8021294 <printf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801b406:	68fb      	ldr	r3, [r7, #12]
 801b408:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 801b40c:	8a7b      	ldrh	r3, [r7, #18]
 801b40e:	1ad3      	subs	r3, r2, r3
 801b410:	b29a      	uxth	r2, r3
 801b412:	68fb      	ldr	r3, [r7, #12]
 801b414:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801b418:	697b      	ldr	r3, [r7, #20]
 801b41a:	891a      	ldrh	r2, [r3, #8]
 801b41c:	4b24      	ldr	r3, [pc, #144]	; (801b4b0 <tcp_free_acked_segments+0xec>)
 801b41e:	881b      	ldrh	r3, [r3, #0]
 801b420:	4413      	add	r3, r2
 801b422:	b29a      	uxth	r2, r3
 801b424:	4b22      	ldr	r3, [pc, #136]	; (801b4b0 <tcp_free_acked_segments+0xec>)
 801b426:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801b428:	6978      	ldr	r0, [r7, #20]
 801b42a:	f7fe f924 	bl	8019676 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801b42e:	68fb      	ldr	r3, [r7, #12]
 801b430:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801b434:	2b00      	cmp	r3, #0
 801b436:	d00c      	beq.n	801b452 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801b438:	68bb      	ldr	r3, [r7, #8]
 801b43a:	2b00      	cmp	r3, #0
 801b43c:	d109      	bne.n	801b452 <tcp_free_acked_segments+0x8e>
 801b43e:	683b      	ldr	r3, [r7, #0]
 801b440:	2b00      	cmp	r3, #0
 801b442:	d106      	bne.n	801b452 <tcp_free_acked_segments+0x8e>
 801b444:	4b17      	ldr	r3, [pc, #92]	; (801b4a4 <tcp_free_acked_segments+0xe0>)
 801b446:	f240 4261 	movw	r2, #1121	; 0x461
 801b44a:	491a      	ldr	r1, [pc, #104]	; (801b4b4 <tcp_free_acked_segments+0xf0>)
 801b44c:	4817      	ldr	r0, [pc, #92]	; (801b4ac <tcp_free_acked_segments+0xe8>)
 801b44e:	f005 ff21 	bl	8021294 <printf>
  while (seg_list != NULL &&
 801b452:	68bb      	ldr	r3, [r7, #8]
 801b454:	2b00      	cmp	r3, #0
 801b456:	d020      	beq.n	801b49a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801b458:	68bb      	ldr	r3, [r7, #8]
 801b45a:	68db      	ldr	r3, [r3, #12]
 801b45c:	685b      	ldr	r3, [r3, #4]
 801b45e:	4618      	mov	r0, r3
 801b460:	f7fb f855 	bl	801650e <lwip_htonl>
 801b464:	4604      	mov	r4, r0
 801b466:	68bb      	ldr	r3, [r7, #8]
 801b468:	891b      	ldrh	r3, [r3, #8]
 801b46a:	461d      	mov	r5, r3
 801b46c:	68bb      	ldr	r3, [r7, #8]
 801b46e:	68db      	ldr	r3, [r3, #12]
 801b470:	899b      	ldrh	r3, [r3, #12]
 801b472:	b29b      	uxth	r3, r3
 801b474:	4618      	mov	r0, r3
 801b476:	f7fb f835 	bl	80164e4 <lwip_htons>
 801b47a:	4603      	mov	r3, r0
 801b47c:	b2db      	uxtb	r3, r3
 801b47e:	f003 0303 	and.w	r3, r3, #3
 801b482:	2b00      	cmp	r3, #0
 801b484:	d001      	beq.n	801b48a <tcp_free_acked_segments+0xc6>
 801b486:	2301      	movs	r3, #1
 801b488:	e000      	b.n	801b48c <tcp_free_acked_segments+0xc8>
 801b48a:	2300      	movs	r3, #0
 801b48c:	442b      	add	r3, r5
 801b48e:	18e2      	adds	r2, r4, r3
 801b490:	4b09      	ldr	r3, [pc, #36]	; (801b4b8 <tcp_free_acked_segments+0xf4>)
 801b492:	681b      	ldr	r3, [r3, #0]
 801b494:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801b496:	2b00      	cmp	r3, #0
 801b498:	dd9c      	ble.n	801b3d4 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801b49a:	68bb      	ldr	r3, [r7, #8]
}
 801b49c:	4618      	mov	r0, r3
 801b49e:	3718      	adds	r7, #24
 801b4a0:	46bd      	mov	sp, r7
 801b4a2:	bdb0      	pop	{r4, r5, r7, pc}
 801b4a4:	08029354 	.word	0x08029354
 801b4a8:	0802963c 	.word	0x0802963c
 801b4ac:	080293a0 	.word	0x080293a0
 801b4b0:	20021e68 	.word	0x20021e68
 801b4b4:	08029664 	.word	0x08029664
 801b4b8:	20021e64 	.word	0x20021e64

0801b4bc <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801b4bc:	b5b0      	push	{r4, r5, r7, lr}
 801b4be:	b094      	sub	sp, #80	; 0x50
 801b4c0:	af00      	add	r7, sp, #0
 801b4c2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801b4c4:	2300      	movs	r3, #0
 801b4c6:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801b4c8:	687b      	ldr	r3, [r7, #4]
 801b4ca:	2b00      	cmp	r3, #0
 801b4cc:	d106      	bne.n	801b4dc <tcp_receive+0x20>
 801b4ce:	4b91      	ldr	r3, [pc, #580]	; (801b714 <tcp_receive+0x258>)
 801b4d0:	f240 427b 	movw	r2, #1147	; 0x47b
 801b4d4:	4990      	ldr	r1, [pc, #576]	; (801b718 <tcp_receive+0x25c>)
 801b4d6:	4891      	ldr	r0, [pc, #580]	; (801b71c <tcp_receive+0x260>)
 801b4d8:	f005 fedc 	bl	8021294 <printf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801b4dc:	687b      	ldr	r3, [r7, #4]
 801b4de:	7d1b      	ldrb	r3, [r3, #20]
 801b4e0:	2b03      	cmp	r3, #3
 801b4e2:	d806      	bhi.n	801b4f2 <tcp_receive+0x36>
 801b4e4:	4b8b      	ldr	r3, [pc, #556]	; (801b714 <tcp_receive+0x258>)
 801b4e6:	f240 427c 	movw	r2, #1148	; 0x47c
 801b4ea:	498d      	ldr	r1, [pc, #564]	; (801b720 <tcp_receive+0x264>)
 801b4ec:	488b      	ldr	r0, [pc, #556]	; (801b71c <tcp_receive+0x260>)
 801b4ee:	f005 fed1 	bl	8021294 <printf>

  if (flags & TCP_ACK) {
 801b4f2:	4b8c      	ldr	r3, [pc, #560]	; (801b724 <tcp_receive+0x268>)
 801b4f4:	781b      	ldrb	r3, [r3, #0]
 801b4f6:	f003 0310 	and.w	r3, r3, #16
 801b4fa:	2b00      	cmp	r3, #0
 801b4fc:	f000 8264 	beq.w	801b9c8 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801b500:	687b      	ldr	r3, [r7, #4]
 801b502:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801b506:	461a      	mov	r2, r3
 801b508:	687b      	ldr	r3, [r7, #4]
 801b50a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801b50c:	4413      	add	r3, r2
 801b50e:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801b510:	687b      	ldr	r3, [r7, #4]
 801b512:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801b514:	4b84      	ldr	r3, [pc, #528]	; (801b728 <tcp_receive+0x26c>)
 801b516:	681b      	ldr	r3, [r3, #0]
 801b518:	1ad3      	subs	r3, r2, r3
 801b51a:	2b00      	cmp	r3, #0
 801b51c:	db1b      	blt.n	801b556 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801b51e:	687b      	ldr	r3, [r7, #4]
 801b520:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801b522:	4b81      	ldr	r3, [pc, #516]	; (801b728 <tcp_receive+0x26c>)
 801b524:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801b526:	429a      	cmp	r2, r3
 801b528:	d106      	bne.n	801b538 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801b52a:	687b      	ldr	r3, [r7, #4]
 801b52c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801b52e:	4b7f      	ldr	r3, [pc, #508]	; (801b72c <tcp_receive+0x270>)
 801b530:	681b      	ldr	r3, [r3, #0]
 801b532:	1ad3      	subs	r3, r2, r3
 801b534:	2b00      	cmp	r3, #0
 801b536:	db0e      	blt.n	801b556 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801b538:	687b      	ldr	r3, [r7, #4]
 801b53a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801b53c:	4b7b      	ldr	r3, [pc, #492]	; (801b72c <tcp_receive+0x270>)
 801b53e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801b540:	429a      	cmp	r2, r3
 801b542:	d125      	bne.n	801b590 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801b544:	4b7a      	ldr	r3, [pc, #488]	; (801b730 <tcp_receive+0x274>)
 801b546:	681b      	ldr	r3, [r3, #0]
 801b548:	89db      	ldrh	r3, [r3, #14]
 801b54a:	b29a      	uxth	r2, r3
 801b54c:	687b      	ldr	r3, [r7, #4]
 801b54e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801b552:	429a      	cmp	r2, r3
 801b554:	d91c      	bls.n	801b590 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801b556:	4b76      	ldr	r3, [pc, #472]	; (801b730 <tcp_receive+0x274>)
 801b558:	681b      	ldr	r3, [r3, #0]
 801b55a:	89db      	ldrh	r3, [r3, #14]
 801b55c:	b29a      	uxth	r2, r3
 801b55e:	687b      	ldr	r3, [r7, #4]
 801b560:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801b564:	687b      	ldr	r3, [r7, #4]
 801b566:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 801b56a:	687b      	ldr	r3, [r7, #4]
 801b56c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801b570:	429a      	cmp	r2, r3
 801b572:	d205      	bcs.n	801b580 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801b574:	687b      	ldr	r3, [r7, #4]
 801b576:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801b57a:	687b      	ldr	r3, [r7, #4]
 801b57c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 801b580:	4b69      	ldr	r3, [pc, #420]	; (801b728 <tcp_receive+0x26c>)
 801b582:	681a      	ldr	r2, [r3, #0]
 801b584:	687b      	ldr	r3, [r7, #4]
 801b586:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 801b588:	4b68      	ldr	r3, [pc, #416]	; (801b72c <tcp_receive+0x270>)
 801b58a:	681a      	ldr	r2, [r3, #0]
 801b58c:	687b      	ldr	r3, [r7, #4]
 801b58e:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801b590:	4b66      	ldr	r3, [pc, #408]	; (801b72c <tcp_receive+0x270>)
 801b592:	681a      	ldr	r2, [r3, #0]
 801b594:	687b      	ldr	r3, [r7, #4]
 801b596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801b598:	1ad3      	subs	r3, r2, r3
 801b59a:	2b00      	cmp	r3, #0
 801b59c:	dc58      	bgt.n	801b650 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801b59e:	4b65      	ldr	r3, [pc, #404]	; (801b734 <tcp_receive+0x278>)
 801b5a0:	881b      	ldrh	r3, [r3, #0]
 801b5a2:	2b00      	cmp	r3, #0
 801b5a4:	d14b      	bne.n	801b63e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801b5a6:	687b      	ldr	r3, [r7, #4]
 801b5a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801b5aa:	687a      	ldr	r2, [r7, #4]
 801b5ac:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 801b5b0:	4413      	add	r3, r2
 801b5b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b5b4:	429a      	cmp	r2, r3
 801b5b6:	d142      	bne.n	801b63e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801b5b8:	687b      	ldr	r3, [r7, #4]
 801b5ba:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801b5be:	2b00      	cmp	r3, #0
 801b5c0:	db3d      	blt.n	801b63e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801b5c2:	687b      	ldr	r3, [r7, #4]
 801b5c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801b5c6:	4b59      	ldr	r3, [pc, #356]	; (801b72c <tcp_receive+0x270>)
 801b5c8:	681b      	ldr	r3, [r3, #0]
 801b5ca:	429a      	cmp	r2, r3
 801b5cc:	d137      	bne.n	801b63e <tcp_receive+0x182>
              found_dupack = 1;
 801b5ce:	2301      	movs	r3, #1
 801b5d0:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801b5d2:	687b      	ldr	r3, [r7, #4]
 801b5d4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801b5d8:	2bff      	cmp	r3, #255	; 0xff
 801b5da:	d007      	beq.n	801b5ec <tcp_receive+0x130>
                ++pcb->dupacks;
 801b5dc:	687b      	ldr	r3, [r7, #4]
 801b5de:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801b5e2:	3301      	adds	r3, #1
 801b5e4:	b2da      	uxtb	r2, r3
 801b5e6:	687b      	ldr	r3, [r7, #4]
 801b5e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 801b5ec:	687b      	ldr	r3, [r7, #4]
 801b5ee:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801b5f2:	2b03      	cmp	r3, #3
 801b5f4:	d91b      	bls.n	801b62e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801b5f6:	687b      	ldr	r3, [r7, #4]
 801b5f8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801b5fc:	687b      	ldr	r3, [r7, #4]
 801b5fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b600:	4413      	add	r3, r2
 801b602:	b29a      	uxth	r2, r3
 801b604:	687b      	ldr	r3, [r7, #4]
 801b606:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801b60a:	429a      	cmp	r2, r3
 801b60c:	d30a      	bcc.n	801b624 <tcp_receive+0x168>
 801b60e:	687b      	ldr	r3, [r7, #4]
 801b610:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801b614:	687b      	ldr	r3, [r7, #4]
 801b616:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b618:	4413      	add	r3, r2
 801b61a:	b29a      	uxth	r2, r3
 801b61c:	687b      	ldr	r3, [r7, #4]
 801b61e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801b622:	e004      	b.n	801b62e <tcp_receive+0x172>
 801b624:	687b      	ldr	r3, [r7, #4]
 801b626:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b62a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 801b62e:	687b      	ldr	r3, [r7, #4]
 801b630:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801b634:	2b02      	cmp	r3, #2
 801b636:	d902      	bls.n	801b63e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801b638:	6878      	ldr	r0, [r7, #4]
 801b63a:	f002 fb43 	bl	801dcc4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801b63e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801b640:	2b00      	cmp	r3, #0
 801b642:	f040 8161 	bne.w	801b908 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 801b646:	687b      	ldr	r3, [r7, #4]
 801b648:	2200      	movs	r2, #0
 801b64a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801b64e:	e15b      	b.n	801b908 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801b650:	4b36      	ldr	r3, [pc, #216]	; (801b72c <tcp_receive+0x270>)
 801b652:	681a      	ldr	r2, [r3, #0]
 801b654:	687b      	ldr	r3, [r7, #4]
 801b656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801b658:	1ad3      	subs	r3, r2, r3
 801b65a:	3b01      	subs	r3, #1
 801b65c:	2b00      	cmp	r3, #0
 801b65e:	f2c0 814e 	blt.w	801b8fe <tcp_receive+0x442>
 801b662:	4b32      	ldr	r3, [pc, #200]	; (801b72c <tcp_receive+0x270>)
 801b664:	681a      	ldr	r2, [r3, #0]
 801b666:	687b      	ldr	r3, [r7, #4]
 801b668:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801b66a:	1ad3      	subs	r3, r2, r3
 801b66c:	2b00      	cmp	r3, #0
 801b66e:	f300 8146 	bgt.w	801b8fe <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801b672:	687b      	ldr	r3, [r7, #4]
 801b674:	8b5b      	ldrh	r3, [r3, #26]
 801b676:	f003 0304 	and.w	r3, r3, #4
 801b67a:	2b00      	cmp	r3, #0
 801b67c:	d010      	beq.n	801b6a0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801b67e:	687b      	ldr	r3, [r7, #4]
 801b680:	8b5b      	ldrh	r3, [r3, #26]
 801b682:	f023 0304 	bic.w	r3, r3, #4
 801b686:	b29a      	uxth	r2, r3
 801b688:	687b      	ldr	r3, [r7, #4]
 801b68a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801b68c:	687b      	ldr	r3, [r7, #4]
 801b68e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801b692:	687b      	ldr	r3, [r7, #4]
 801b694:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 801b698:	687b      	ldr	r3, [r7, #4]
 801b69a:	2200      	movs	r2, #0
 801b69c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801b6a0:	687b      	ldr	r3, [r7, #4]
 801b6a2:	2200      	movs	r2, #0
 801b6a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801b6a8:	687b      	ldr	r3, [r7, #4]
 801b6aa:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801b6ae:	10db      	asrs	r3, r3, #3
 801b6b0:	b21b      	sxth	r3, r3
 801b6b2:	b29a      	uxth	r2, r3
 801b6b4:	687b      	ldr	r3, [r7, #4]
 801b6b6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801b6ba:	b29b      	uxth	r3, r3
 801b6bc:	4413      	add	r3, r2
 801b6be:	b29b      	uxth	r3, r3
 801b6c0:	b21a      	sxth	r2, r3
 801b6c2:	687b      	ldr	r3, [r7, #4]
 801b6c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801b6c8:	4b18      	ldr	r3, [pc, #96]	; (801b72c <tcp_receive+0x270>)
 801b6ca:	681b      	ldr	r3, [r3, #0]
 801b6cc:	b29a      	uxth	r2, r3
 801b6ce:	687b      	ldr	r3, [r7, #4]
 801b6d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801b6d2:	b29b      	uxth	r3, r3
 801b6d4:	1ad3      	subs	r3, r2, r3
 801b6d6:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801b6d8:	687b      	ldr	r3, [r7, #4]
 801b6da:	2200      	movs	r2, #0
 801b6dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 801b6e0:	4b12      	ldr	r3, [pc, #72]	; (801b72c <tcp_receive+0x270>)
 801b6e2:	681a      	ldr	r2, [r3, #0]
 801b6e4:	687b      	ldr	r3, [r7, #4]
 801b6e6:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801b6e8:	687b      	ldr	r3, [r7, #4]
 801b6ea:	7d1b      	ldrb	r3, [r3, #20]
 801b6ec:	2b03      	cmp	r3, #3
 801b6ee:	f240 8097 	bls.w	801b820 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 801b6f2:	687b      	ldr	r3, [r7, #4]
 801b6f4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801b6f8:	687b      	ldr	r3, [r7, #4]
 801b6fa:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801b6fe:	429a      	cmp	r2, r3
 801b700:	d245      	bcs.n	801b78e <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801b702:	687b      	ldr	r3, [r7, #4]
 801b704:	8b5b      	ldrh	r3, [r3, #26]
 801b706:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801b70a:	2b00      	cmp	r3, #0
 801b70c:	d014      	beq.n	801b738 <tcp_receive+0x27c>
 801b70e:	2301      	movs	r3, #1
 801b710:	e013      	b.n	801b73a <tcp_receive+0x27e>
 801b712:	bf00      	nop
 801b714:	08029354 	.word	0x08029354
 801b718:	08029684 	.word	0x08029684
 801b71c:	080293a0 	.word	0x080293a0
 801b720:	080296a0 	.word	0x080296a0
 801b724:	20021e6c 	.word	0x20021e6c
 801b728:	20021e60 	.word	0x20021e60
 801b72c:	20021e64 	.word	0x20021e64
 801b730:	20021e50 	.word	0x20021e50
 801b734:	20021e6a 	.word	0x20021e6a
 801b738:	2302      	movs	r3, #2
 801b73a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801b73e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 801b742:	b29a      	uxth	r2, r3
 801b744:	687b      	ldr	r3, [r7, #4]
 801b746:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b748:	fb12 f303 	smulbb	r3, r2, r3
 801b74c:	b29b      	uxth	r3, r3
 801b74e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801b750:	4293      	cmp	r3, r2
 801b752:	bf28      	it	cs
 801b754:	4613      	movcs	r3, r2
 801b756:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801b758:	687b      	ldr	r3, [r7, #4]
 801b75a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801b75e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801b760:	4413      	add	r3, r2
 801b762:	b29a      	uxth	r2, r3
 801b764:	687b      	ldr	r3, [r7, #4]
 801b766:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801b76a:	429a      	cmp	r2, r3
 801b76c:	d309      	bcc.n	801b782 <tcp_receive+0x2c6>
 801b76e:	687b      	ldr	r3, [r7, #4]
 801b770:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801b774:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801b776:	4413      	add	r3, r2
 801b778:	b29a      	uxth	r2, r3
 801b77a:	687b      	ldr	r3, [r7, #4]
 801b77c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801b780:	e04e      	b.n	801b820 <tcp_receive+0x364>
 801b782:	687b      	ldr	r3, [r7, #4]
 801b784:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b788:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801b78c:	e048      	b.n	801b820 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801b78e:	687b      	ldr	r3, [r7, #4]
 801b790:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801b794:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801b796:	4413      	add	r3, r2
 801b798:	b29a      	uxth	r2, r3
 801b79a:	687b      	ldr	r3, [r7, #4]
 801b79c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801b7a0:	429a      	cmp	r2, r3
 801b7a2:	d309      	bcc.n	801b7b8 <tcp_receive+0x2fc>
 801b7a4:	687b      	ldr	r3, [r7, #4]
 801b7a6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801b7aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801b7ac:	4413      	add	r3, r2
 801b7ae:	b29a      	uxth	r2, r3
 801b7b0:	687b      	ldr	r3, [r7, #4]
 801b7b2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801b7b6:	e004      	b.n	801b7c2 <tcp_receive+0x306>
 801b7b8:	687b      	ldr	r3, [r7, #4]
 801b7ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b7be:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801b7c2:	687b      	ldr	r3, [r7, #4]
 801b7c4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801b7c8:	687b      	ldr	r3, [r7, #4]
 801b7ca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801b7ce:	429a      	cmp	r2, r3
 801b7d0:	d326      	bcc.n	801b820 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801b7d2:	687b      	ldr	r3, [r7, #4]
 801b7d4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801b7d8:	687b      	ldr	r3, [r7, #4]
 801b7da:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801b7de:	1ad3      	subs	r3, r2, r3
 801b7e0:	b29a      	uxth	r2, r3
 801b7e2:	687b      	ldr	r3, [r7, #4]
 801b7e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801b7e8:	687b      	ldr	r3, [r7, #4]
 801b7ea:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801b7ee:	687b      	ldr	r3, [r7, #4]
 801b7f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b7f2:	4413      	add	r3, r2
 801b7f4:	b29a      	uxth	r2, r3
 801b7f6:	687b      	ldr	r3, [r7, #4]
 801b7f8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801b7fc:	429a      	cmp	r2, r3
 801b7fe:	d30a      	bcc.n	801b816 <tcp_receive+0x35a>
 801b800:	687b      	ldr	r3, [r7, #4]
 801b802:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801b806:	687b      	ldr	r3, [r7, #4]
 801b808:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b80a:	4413      	add	r3, r2
 801b80c:	b29a      	uxth	r2, r3
 801b80e:	687b      	ldr	r3, [r7, #4]
 801b810:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801b814:	e004      	b.n	801b820 <tcp_receive+0x364>
 801b816:	687b      	ldr	r3, [r7, #4]
 801b818:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b81c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801b820:	687b      	ldr	r3, [r7, #4]
 801b822:	6f19      	ldr	r1, [r3, #112]	; 0x70
 801b824:	687b      	ldr	r3, [r7, #4]
 801b826:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b828:	4a98      	ldr	r2, [pc, #608]	; (801ba8c <tcp_receive+0x5d0>)
 801b82a:	6878      	ldr	r0, [r7, #4]
 801b82c:	f7ff fdca 	bl	801b3c4 <tcp_free_acked_segments>
 801b830:	4602      	mov	r2, r0
 801b832:	687b      	ldr	r3, [r7, #4]
 801b834:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801b836:	687b      	ldr	r3, [r7, #4]
 801b838:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 801b83a:	687b      	ldr	r3, [r7, #4]
 801b83c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b83e:	4a94      	ldr	r2, [pc, #592]	; (801ba90 <tcp_receive+0x5d4>)
 801b840:	6878      	ldr	r0, [r7, #4]
 801b842:	f7ff fdbf 	bl	801b3c4 <tcp_free_acked_segments>
 801b846:	4602      	mov	r2, r0
 801b848:	687b      	ldr	r3, [r7, #4]
 801b84a:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801b84c:	687b      	ldr	r3, [r7, #4]
 801b84e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b850:	2b00      	cmp	r3, #0
 801b852:	d104      	bne.n	801b85e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 801b854:	687b      	ldr	r3, [r7, #4]
 801b856:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b85a:	861a      	strh	r2, [r3, #48]	; 0x30
 801b85c:	e002      	b.n	801b864 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 801b85e:	687b      	ldr	r3, [r7, #4]
 801b860:	2200      	movs	r2, #0
 801b862:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 801b864:	687b      	ldr	r3, [r7, #4]
 801b866:	2200      	movs	r2, #0
 801b868:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801b86a:	687b      	ldr	r3, [r7, #4]
 801b86c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b86e:	2b00      	cmp	r3, #0
 801b870:	d103      	bne.n	801b87a <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 801b872:	687b      	ldr	r3, [r7, #4]
 801b874:	2200      	movs	r2, #0
 801b876:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801b87a:	687b      	ldr	r3, [r7, #4]
 801b87c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801b880:	4b84      	ldr	r3, [pc, #528]	; (801ba94 <tcp_receive+0x5d8>)
 801b882:	881b      	ldrh	r3, [r3, #0]
 801b884:	4413      	add	r3, r2
 801b886:	b29a      	uxth	r2, r3
 801b888:	687b      	ldr	r3, [r7, #4]
 801b88a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 801b88e:	687b      	ldr	r3, [r7, #4]
 801b890:	8b5b      	ldrh	r3, [r3, #26]
 801b892:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801b896:	2b00      	cmp	r3, #0
 801b898:	d035      	beq.n	801b906 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801b89a:	687b      	ldr	r3, [r7, #4]
 801b89c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b89e:	2b00      	cmp	r3, #0
 801b8a0:	d118      	bne.n	801b8d4 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 801b8a2:	687b      	ldr	r3, [r7, #4]
 801b8a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b8a6:	2b00      	cmp	r3, #0
 801b8a8:	d00c      	beq.n	801b8c4 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801b8aa:	687b      	ldr	r3, [r7, #4]
 801b8ac:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801b8ae:	687b      	ldr	r3, [r7, #4]
 801b8b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b8b2:	68db      	ldr	r3, [r3, #12]
 801b8b4:	685b      	ldr	r3, [r3, #4]
 801b8b6:	4618      	mov	r0, r3
 801b8b8:	f7fa fe29 	bl	801650e <lwip_htonl>
 801b8bc:	4603      	mov	r3, r0
 801b8be:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 801b8c0:	2b00      	cmp	r3, #0
 801b8c2:	dc20      	bgt.n	801b906 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 801b8c4:	687b      	ldr	r3, [r7, #4]
 801b8c6:	8b5b      	ldrh	r3, [r3, #26]
 801b8c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801b8cc:	b29a      	uxth	r2, r3
 801b8ce:	687b      	ldr	r3, [r7, #4]
 801b8d0:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801b8d2:	e018      	b.n	801b906 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801b8d4:	687b      	ldr	r3, [r7, #4]
 801b8d6:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801b8d8:	687b      	ldr	r3, [r7, #4]
 801b8da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b8dc:	68db      	ldr	r3, [r3, #12]
 801b8de:	685b      	ldr	r3, [r3, #4]
 801b8e0:	4618      	mov	r0, r3
 801b8e2:	f7fa fe14 	bl	801650e <lwip_htonl>
 801b8e6:	4603      	mov	r3, r0
 801b8e8:	1ae3      	subs	r3, r4, r3
 801b8ea:	2b00      	cmp	r3, #0
 801b8ec:	dc0b      	bgt.n	801b906 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 801b8ee:	687b      	ldr	r3, [r7, #4]
 801b8f0:	8b5b      	ldrh	r3, [r3, #26]
 801b8f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801b8f6:	b29a      	uxth	r2, r3
 801b8f8:	687b      	ldr	r3, [r7, #4]
 801b8fa:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801b8fc:	e003      	b.n	801b906 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 801b8fe:	6878      	ldr	r0, [r7, #4]
 801b900:	f002 fbce 	bl	801e0a0 <tcp_send_empty_ack>
 801b904:	e000      	b.n	801b908 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801b906:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801b908:	687b      	ldr	r3, [r7, #4]
 801b90a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b90c:	2b00      	cmp	r3, #0
 801b90e:	d05b      	beq.n	801b9c8 <tcp_receive+0x50c>
 801b910:	687b      	ldr	r3, [r7, #4]
 801b912:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801b914:	4b60      	ldr	r3, [pc, #384]	; (801ba98 <tcp_receive+0x5dc>)
 801b916:	681b      	ldr	r3, [r3, #0]
 801b918:	1ad3      	subs	r3, r2, r3
 801b91a:	2b00      	cmp	r3, #0
 801b91c:	da54      	bge.n	801b9c8 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801b91e:	4b5f      	ldr	r3, [pc, #380]	; (801ba9c <tcp_receive+0x5e0>)
 801b920:	681b      	ldr	r3, [r3, #0]
 801b922:	b29a      	uxth	r2, r3
 801b924:	687b      	ldr	r3, [r7, #4]
 801b926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801b928:	b29b      	uxth	r3, r3
 801b92a:	1ad3      	subs	r3, r2, r3
 801b92c:	b29b      	uxth	r3, r3
 801b92e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801b932:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801b936:	687b      	ldr	r3, [r7, #4]
 801b938:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801b93c:	10db      	asrs	r3, r3, #3
 801b93e:	b21b      	sxth	r3, r3
 801b940:	b29b      	uxth	r3, r3
 801b942:	1ad3      	subs	r3, r2, r3
 801b944:	b29b      	uxth	r3, r3
 801b946:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801b94a:	687b      	ldr	r3, [r7, #4]
 801b94c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801b950:	b29a      	uxth	r2, r3
 801b952:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801b956:	4413      	add	r3, r2
 801b958:	b29b      	uxth	r3, r3
 801b95a:	b21a      	sxth	r2, r3
 801b95c:	687b      	ldr	r3, [r7, #4]
 801b95e:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 801b960:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 801b964:	2b00      	cmp	r3, #0
 801b966:	da05      	bge.n	801b974 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 801b968:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801b96c:	425b      	negs	r3, r3
 801b96e:	b29b      	uxth	r3, r3
 801b970:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801b974:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801b978:	687b      	ldr	r3, [r7, #4]
 801b97a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801b97e:	109b      	asrs	r3, r3, #2
 801b980:	b21b      	sxth	r3, r3
 801b982:	b29b      	uxth	r3, r3
 801b984:	1ad3      	subs	r3, r2, r3
 801b986:	b29b      	uxth	r3, r3
 801b988:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801b98c:	687b      	ldr	r3, [r7, #4]
 801b98e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801b992:	b29a      	uxth	r2, r3
 801b994:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801b998:	4413      	add	r3, r2
 801b99a:	b29b      	uxth	r3, r3
 801b99c:	b21a      	sxth	r2, r3
 801b99e:	687b      	ldr	r3, [r7, #4]
 801b9a0:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801b9a2:	687b      	ldr	r3, [r7, #4]
 801b9a4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801b9a8:	10db      	asrs	r3, r3, #3
 801b9aa:	b21b      	sxth	r3, r3
 801b9ac:	b29a      	uxth	r2, r3
 801b9ae:	687b      	ldr	r3, [r7, #4]
 801b9b0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801b9b4:	b29b      	uxth	r3, r3
 801b9b6:	4413      	add	r3, r2
 801b9b8:	b29b      	uxth	r3, r3
 801b9ba:	b21a      	sxth	r2, r3
 801b9bc:	687b      	ldr	r3, [r7, #4]
 801b9be:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801b9c2:	687b      	ldr	r3, [r7, #4]
 801b9c4:	2200      	movs	r2, #0
 801b9c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801b9c8:	4b35      	ldr	r3, [pc, #212]	; (801baa0 <tcp_receive+0x5e4>)
 801b9ca:	881b      	ldrh	r3, [r3, #0]
 801b9cc:	2b00      	cmp	r3, #0
 801b9ce:	f000 84e2 	beq.w	801c396 <tcp_receive+0xeda>
 801b9d2:	687b      	ldr	r3, [r7, #4]
 801b9d4:	7d1b      	ldrb	r3, [r3, #20]
 801b9d6:	2b06      	cmp	r3, #6
 801b9d8:	f200 84dd 	bhi.w	801c396 <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801b9dc:	687b      	ldr	r3, [r7, #4]
 801b9de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801b9e0:	4b30      	ldr	r3, [pc, #192]	; (801baa4 <tcp_receive+0x5e8>)
 801b9e2:	681b      	ldr	r3, [r3, #0]
 801b9e4:	1ad3      	subs	r3, r2, r3
 801b9e6:	3b01      	subs	r3, #1
 801b9e8:	2b00      	cmp	r3, #0
 801b9ea:	f2c0 808f 	blt.w	801bb0c <tcp_receive+0x650>
 801b9ee:	687b      	ldr	r3, [r7, #4]
 801b9f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801b9f2:	4b2b      	ldr	r3, [pc, #172]	; (801baa0 <tcp_receive+0x5e4>)
 801b9f4:	881b      	ldrh	r3, [r3, #0]
 801b9f6:	4619      	mov	r1, r3
 801b9f8:	4b2a      	ldr	r3, [pc, #168]	; (801baa4 <tcp_receive+0x5e8>)
 801b9fa:	681b      	ldr	r3, [r3, #0]
 801b9fc:	440b      	add	r3, r1
 801b9fe:	1ad3      	subs	r3, r2, r3
 801ba00:	3301      	adds	r3, #1
 801ba02:	2b00      	cmp	r3, #0
 801ba04:	f300 8082 	bgt.w	801bb0c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801ba08:	4b27      	ldr	r3, [pc, #156]	; (801baa8 <tcp_receive+0x5ec>)
 801ba0a:	685b      	ldr	r3, [r3, #4]
 801ba0c:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801ba0e:	687b      	ldr	r3, [r7, #4]
 801ba10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801ba12:	4b24      	ldr	r3, [pc, #144]	; (801baa4 <tcp_receive+0x5e8>)
 801ba14:	681b      	ldr	r3, [r3, #0]
 801ba16:	1ad3      	subs	r3, r2, r3
 801ba18:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801ba1a:	4b23      	ldr	r3, [pc, #140]	; (801baa8 <tcp_receive+0x5ec>)
 801ba1c:	685b      	ldr	r3, [r3, #4]
 801ba1e:	2b00      	cmp	r3, #0
 801ba20:	d106      	bne.n	801ba30 <tcp_receive+0x574>
 801ba22:	4b22      	ldr	r3, [pc, #136]	; (801baac <tcp_receive+0x5f0>)
 801ba24:	f240 5294 	movw	r2, #1428	; 0x594
 801ba28:	4921      	ldr	r1, [pc, #132]	; (801bab0 <tcp_receive+0x5f4>)
 801ba2a:	4822      	ldr	r0, [pc, #136]	; (801bab4 <tcp_receive+0x5f8>)
 801ba2c:	f005 fc32 	bl	8021294 <printf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801ba30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ba32:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801ba36:	4293      	cmp	r3, r2
 801ba38:	d906      	bls.n	801ba48 <tcp_receive+0x58c>
 801ba3a:	4b1c      	ldr	r3, [pc, #112]	; (801baac <tcp_receive+0x5f0>)
 801ba3c:	f240 5295 	movw	r2, #1429	; 0x595
 801ba40:	491d      	ldr	r1, [pc, #116]	; (801bab8 <tcp_receive+0x5fc>)
 801ba42:	481c      	ldr	r0, [pc, #112]	; (801bab4 <tcp_receive+0x5f8>)
 801ba44:	f005 fc26 	bl	8021294 <printf>
      off = (u16_t)off32;
 801ba48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ba4a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801ba4e:	4b16      	ldr	r3, [pc, #88]	; (801baa8 <tcp_receive+0x5ec>)
 801ba50:	685b      	ldr	r3, [r3, #4]
 801ba52:	891b      	ldrh	r3, [r3, #8]
 801ba54:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801ba58:	429a      	cmp	r2, r3
 801ba5a:	d906      	bls.n	801ba6a <tcp_receive+0x5ae>
 801ba5c:	4b13      	ldr	r3, [pc, #76]	; (801baac <tcp_receive+0x5f0>)
 801ba5e:	f240 5297 	movw	r2, #1431	; 0x597
 801ba62:	4916      	ldr	r1, [pc, #88]	; (801babc <tcp_receive+0x600>)
 801ba64:	4813      	ldr	r0, [pc, #76]	; (801bab4 <tcp_receive+0x5f8>)
 801ba66:	f005 fc15 	bl	8021294 <printf>
      inseg.len -= off;
 801ba6a:	4b0f      	ldr	r3, [pc, #60]	; (801baa8 <tcp_receive+0x5ec>)
 801ba6c:	891a      	ldrh	r2, [r3, #8]
 801ba6e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801ba72:	1ad3      	subs	r3, r2, r3
 801ba74:	b29a      	uxth	r2, r3
 801ba76:	4b0c      	ldr	r3, [pc, #48]	; (801baa8 <tcp_receive+0x5ec>)
 801ba78:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801ba7a:	4b0b      	ldr	r3, [pc, #44]	; (801baa8 <tcp_receive+0x5ec>)
 801ba7c:	685b      	ldr	r3, [r3, #4]
 801ba7e:	891a      	ldrh	r2, [r3, #8]
 801ba80:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801ba84:	1ad3      	subs	r3, r2, r3
 801ba86:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 801ba88:	e02a      	b.n	801bae0 <tcp_receive+0x624>
 801ba8a:	bf00      	nop
 801ba8c:	080296bc 	.word	0x080296bc
 801ba90:	080296c4 	.word	0x080296c4
 801ba94:	20021e68 	.word	0x20021e68
 801ba98:	20021e64 	.word	0x20021e64
 801ba9c:	20021e28 	.word	0x20021e28
 801baa0:	20021e6a 	.word	0x20021e6a
 801baa4:	20021e60 	.word	0x20021e60
 801baa8:	20021e40 	.word	0x20021e40
 801baac:	08029354 	.word	0x08029354
 801bab0:	080296cc 	.word	0x080296cc
 801bab4:	080293a0 	.word	0x080293a0
 801bab8:	080296dc 	.word	0x080296dc
 801babc:	080296ec 	.word	0x080296ec
        off -= p->len;
 801bac0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801bac2:	895b      	ldrh	r3, [r3, #10]
 801bac4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801bac8:	1ad3      	subs	r3, r2, r3
 801baca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801bace:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801bad0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801bad2:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801bad4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801bad6:	2200      	movs	r2, #0
 801bad8:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801bada:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801badc:	681b      	ldr	r3, [r3, #0]
 801bade:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 801bae0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801bae2:	895b      	ldrh	r3, [r3, #10]
 801bae4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801bae8:	429a      	cmp	r2, r3
 801baea:	d8e9      	bhi.n	801bac0 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801baec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801baf0:	4619      	mov	r1, r3
 801baf2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801baf4:	f7fc f860 	bl	8017bb8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801baf8:	687b      	ldr	r3, [r7, #4]
 801bafa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bafc:	4a91      	ldr	r2, [pc, #580]	; (801bd44 <tcp_receive+0x888>)
 801bafe:	6013      	str	r3, [r2, #0]
 801bb00:	4b91      	ldr	r3, [pc, #580]	; (801bd48 <tcp_receive+0x88c>)
 801bb02:	68db      	ldr	r3, [r3, #12]
 801bb04:	4a8f      	ldr	r2, [pc, #572]	; (801bd44 <tcp_receive+0x888>)
 801bb06:	6812      	ldr	r2, [r2, #0]
 801bb08:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801bb0a:	e00d      	b.n	801bb28 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801bb0c:	4b8d      	ldr	r3, [pc, #564]	; (801bd44 <tcp_receive+0x888>)
 801bb0e:	681a      	ldr	r2, [r3, #0]
 801bb10:	687b      	ldr	r3, [r7, #4]
 801bb12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bb14:	1ad3      	subs	r3, r2, r3
 801bb16:	2b00      	cmp	r3, #0
 801bb18:	da06      	bge.n	801bb28 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801bb1a:	687b      	ldr	r3, [r7, #4]
 801bb1c:	8b5b      	ldrh	r3, [r3, #26]
 801bb1e:	f043 0302 	orr.w	r3, r3, #2
 801bb22:	b29a      	uxth	r2, r3
 801bb24:	687b      	ldr	r3, [r7, #4]
 801bb26:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801bb28:	4b86      	ldr	r3, [pc, #536]	; (801bd44 <tcp_receive+0x888>)
 801bb2a:	681a      	ldr	r2, [r3, #0]
 801bb2c:	687b      	ldr	r3, [r7, #4]
 801bb2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bb30:	1ad3      	subs	r3, r2, r3
 801bb32:	2b00      	cmp	r3, #0
 801bb34:	f2c0 842a 	blt.w	801c38c <tcp_receive+0xed0>
 801bb38:	4b82      	ldr	r3, [pc, #520]	; (801bd44 <tcp_receive+0x888>)
 801bb3a:	681a      	ldr	r2, [r3, #0]
 801bb3c:	687b      	ldr	r3, [r7, #4]
 801bb3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bb40:	6879      	ldr	r1, [r7, #4]
 801bb42:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801bb44:	440b      	add	r3, r1
 801bb46:	1ad3      	subs	r3, r2, r3
 801bb48:	3301      	adds	r3, #1
 801bb4a:	2b00      	cmp	r3, #0
 801bb4c:	f300 841e 	bgt.w	801c38c <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801bb50:	687b      	ldr	r3, [r7, #4]
 801bb52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801bb54:	4b7b      	ldr	r3, [pc, #492]	; (801bd44 <tcp_receive+0x888>)
 801bb56:	681b      	ldr	r3, [r3, #0]
 801bb58:	429a      	cmp	r2, r3
 801bb5a:	f040 829a 	bne.w	801c092 <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801bb5e:	4b7a      	ldr	r3, [pc, #488]	; (801bd48 <tcp_receive+0x88c>)
 801bb60:	891c      	ldrh	r4, [r3, #8]
 801bb62:	4b79      	ldr	r3, [pc, #484]	; (801bd48 <tcp_receive+0x88c>)
 801bb64:	68db      	ldr	r3, [r3, #12]
 801bb66:	899b      	ldrh	r3, [r3, #12]
 801bb68:	b29b      	uxth	r3, r3
 801bb6a:	4618      	mov	r0, r3
 801bb6c:	f7fa fcba 	bl	80164e4 <lwip_htons>
 801bb70:	4603      	mov	r3, r0
 801bb72:	b2db      	uxtb	r3, r3
 801bb74:	f003 0303 	and.w	r3, r3, #3
 801bb78:	2b00      	cmp	r3, #0
 801bb7a:	d001      	beq.n	801bb80 <tcp_receive+0x6c4>
 801bb7c:	2301      	movs	r3, #1
 801bb7e:	e000      	b.n	801bb82 <tcp_receive+0x6c6>
 801bb80:	2300      	movs	r3, #0
 801bb82:	4423      	add	r3, r4
 801bb84:	b29a      	uxth	r2, r3
 801bb86:	4b71      	ldr	r3, [pc, #452]	; (801bd4c <tcp_receive+0x890>)
 801bb88:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801bb8a:	687b      	ldr	r3, [r7, #4]
 801bb8c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801bb8e:	4b6f      	ldr	r3, [pc, #444]	; (801bd4c <tcp_receive+0x890>)
 801bb90:	881b      	ldrh	r3, [r3, #0]
 801bb92:	429a      	cmp	r2, r3
 801bb94:	d275      	bcs.n	801bc82 <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801bb96:	4b6c      	ldr	r3, [pc, #432]	; (801bd48 <tcp_receive+0x88c>)
 801bb98:	68db      	ldr	r3, [r3, #12]
 801bb9a:	899b      	ldrh	r3, [r3, #12]
 801bb9c:	b29b      	uxth	r3, r3
 801bb9e:	4618      	mov	r0, r3
 801bba0:	f7fa fca0 	bl	80164e4 <lwip_htons>
 801bba4:	4603      	mov	r3, r0
 801bba6:	b2db      	uxtb	r3, r3
 801bba8:	f003 0301 	and.w	r3, r3, #1
 801bbac:	2b00      	cmp	r3, #0
 801bbae:	d01f      	beq.n	801bbf0 <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801bbb0:	4b65      	ldr	r3, [pc, #404]	; (801bd48 <tcp_receive+0x88c>)
 801bbb2:	68db      	ldr	r3, [r3, #12]
 801bbb4:	899b      	ldrh	r3, [r3, #12]
 801bbb6:	b29b      	uxth	r3, r3
 801bbb8:	b21b      	sxth	r3, r3
 801bbba:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801bbbe:	b21c      	sxth	r4, r3
 801bbc0:	4b61      	ldr	r3, [pc, #388]	; (801bd48 <tcp_receive+0x88c>)
 801bbc2:	68db      	ldr	r3, [r3, #12]
 801bbc4:	899b      	ldrh	r3, [r3, #12]
 801bbc6:	b29b      	uxth	r3, r3
 801bbc8:	4618      	mov	r0, r3
 801bbca:	f7fa fc8b 	bl	80164e4 <lwip_htons>
 801bbce:	4603      	mov	r3, r0
 801bbd0:	b2db      	uxtb	r3, r3
 801bbd2:	b29b      	uxth	r3, r3
 801bbd4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801bbd8:	b29b      	uxth	r3, r3
 801bbda:	4618      	mov	r0, r3
 801bbdc:	f7fa fc82 	bl	80164e4 <lwip_htons>
 801bbe0:	4603      	mov	r3, r0
 801bbe2:	b21b      	sxth	r3, r3
 801bbe4:	4323      	orrs	r3, r4
 801bbe6:	b21a      	sxth	r2, r3
 801bbe8:	4b57      	ldr	r3, [pc, #348]	; (801bd48 <tcp_receive+0x88c>)
 801bbea:	68db      	ldr	r3, [r3, #12]
 801bbec:	b292      	uxth	r2, r2
 801bbee:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801bbf0:	687b      	ldr	r3, [r7, #4]
 801bbf2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801bbf4:	4b54      	ldr	r3, [pc, #336]	; (801bd48 <tcp_receive+0x88c>)
 801bbf6:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801bbf8:	4b53      	ldr	r3, [pc, #332]	; (801bd48 <tcp_receive+0x88c>)
 801bbfa:	68db      	ldr	r3, [r3, #12]
 801bbfc:	899b      	ldrh	r3, [r3, #12]
 801bbfe:	b29b      	uxth	r3, r3
 801bc00:	4618      	mov	r0, r3
 801bc02:	f7fa fc6f 	bl	80164e4 <lwip_htons>
 801bc06:	4603      	mov	r3, r0
 801bc08:	b2db      	uxtb	r3, r3
 801bc0a:	f003 0302 	and.w	r3, r3, #2
 801bc0e:	2b00      	cmp	r3, #0
 801bc10:	d005      	beq.n	801bc1e <tcp_receive+0x762>
            inseg.len -= 1;
 801bc12:	4b4d      	ldr	r3, [pc, #308]	; (801bd48 <tcp_receive+0x88c>)
 801bc14:	891b      	ldrh	r3, [r3, #8]
 801bc16:	3b01      	subs	r3, #1
 801bc18:	b29a      	uxth	r2, r3
 801bc1a:	4b4b      	ldr	r3, [pc, #300]	; (801bd48 <tcp_receive+0x88c>)
 801bc1c:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801bc1e:	4b4a      	ldr	r3, [pc, #296]	; (801bd48 <tcp_receive+0x88c>)
 801bc20:	685b      	ldr	r3, [r3, #4]
 801bc22:	4a49      	ldr	r2, [pc, #292]	; (801bd48 <tcp_receive+0x88c>)
 801bc24:	8912      	ldrh	r2, [r2, #8]
 801bc26:	4611      	mov	r1, r2
 801bc28:	4618      	mov	r0, r3
 801bc2a:	f7fb fec5 	bl	80179b8 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801bc2e:	4b46      	ldr	r3, [pc, #280]	; (801bd48 <tcp_receive+0x88c>)
 801bc30:	891c      	ldrh	r4, [r3, #8]
 801bc32:	4b45      	ldr	r3, [pc, #276]	; (801bd48 <tcp_receive+0x88c>)
 801bc34:	68db      	ldr	r3, [r3, #12]
 801bc36:	899b      	ldrh	r3, [r3, #12]
 801bc38:	b29b      	uxth	r3, r3
 801bc3a:	4618      	mov	r0, r3
 801bc3c:	f7fa fc52 	bl	80164e4 <lwip_htons>
 801bc40:	4603      	mov	r3, r0
 801bc42:	b2db      	uxtb	r3, r3
 801bc44:	f003 0303 	and.w	r3, r3, #3
 801bc48:	2b00      	cmp	r3, #0
 801bc4a:	d001      	beq.n	801bc50 <tcp_receive+0x794>
 801bc4c:	2301      	movs	r3, #1
 801bc4e:	e000      	b.n	801bc52 <tcp_receive+0x796>
 801bc50:	2300      	movs	r3, #0
 801bc52:	4423      	add	r3, r4
 801bc54:	b29a      	uxth	r2, r3
 801bc56:	4b3d      	ldr	r3, [pc, #244]	; (801bd4c <tcp_receive+0x890>)
 801bc58:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801bc5a:	4b3c      	ldr	r3, [pc, #240]	; (801bd4c <tcp_receive+0x890>)
 801bc5c:	881b      	ldrh	r3, [r3, #0]
 801bc5e:	461a      	mov	r2, r3
 801bc60:	4b38      	ldr	r3, [pc, #224]	; (801bd44 <tcp_receive+0x888>)
 801bc62:	681b      	ldr	r3, [r3, #0]
 801bc64:	441a      	add	r2, r3
 801bc66:	687b      	ldr	r3, [r7, #4]
 801bc68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bc6a:	6879      	ldr	r1, [r7, #4]
 801bc6c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801bc6e:	440b      	add	r3, r1
 801bc70:	429a      	cmp	r2, r3
 801bc72:	d006      	beq.n	801bc82 <tcp_receive+0x7c6>
 801bc74:	4b36      	ldr	r3, [pc, #216]	; (801bd50 <tcp_receive+0x894>)
 801bc76:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801bc7a:	4936      	ldr	r1, [pc, #216]	; (801bd54 <tcp_receive+0x898>)
 801bc7c:	4836      	ldr	r0, [pc, #216]	; (801bd58 <tcp_receive+0x89c>)
 801bc7e:	f005 fb09 	bl	8021294 <printf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801bc82:	687b      	ldr	r3, [r7, #4]
 801bc84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801bc86:	2b00      	cmp	r3, #0
 801bc88:	f000 80e7 	beq.w	801be5a <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801bc8c:	4b2e      	ldr	r3, [pc, #184]	; (801bd48 <tcp_receive+0x88c>)
 801bc8e:	68db      	ldr	r3, [r3, #12]
 801bc90:	899b      	ldrh	r3, [r3, #12]
 801bc92:	b29b      	uxth	r3, r3
 801bc94:	4618      	mov	r0, r3
 801bc96:	f7fa fc25 	bl	80164e4 <lwip_htons>
 801bc9a:	4603      	mov	r3, r0
 801bc9c:	b2db      	uxtb	r3, r3
 801bc9e:	f003 0301 	and.w	r3, r3, #1
 801bca2:	2b00      	cmp	r3, #0
 801bca4:	d010      	beq.n	801bcc8 <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801bca6:	e00a      	b.n	801bcbe <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801bca8:	687b      	ldr	r3, [r7, #4]
 801bcaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801bcac:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801bcae:	687b      	ldr	r3, [r7, #4]
 801bcb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801bcb2:	681a      	ldr	r2, [r3, #0]
 801bcb4:	687b      	ldr	r3, [r7, #4]
 801bcb6:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 801bcb8:	68f8      	ldr	r0, [r7, #12]
 801bcba:	f7fd fcdc 	bl	8019676 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801bcbe:	687b      	ldr	r3, [r7, #4]
 801bcc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801bcc2:	2b00      	cmp	r3, #0
 801bcc4:	d1f0      	bne.n	801bca8 <tcp_receive+0x7ec>
 801bcc6:	e0c8      	b.n	801be5a <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801bcc8:	687b      	ldr	r3, [r7, #4]
 801bcca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801bccc:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801bcce:	e052      	b.n	801bd76 <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801bcd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bcd2:	68db      	ldr	r3, [r3, #12]
 801bcd4:	899b      	ldrh	r3, [r3, #12]
 801bcd6:	b29b      	uxth	r3, r3
 801bcd8:	4618      	mov	r0, r3
 801bcda:	f7fa fc03 	bl	80164e4 <lwip_htons>
 801bcde:	4603      	mov	r3, r0
 801bce0:	b2db      	uxtb	r3, r3
 801bce2:	f003 0301 	and.w	r3, r3, #1
 801bce6:	2b00      	cmp	r3, #0
 801bce8:	d03d      	beq.n	801bd66 <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801bcea:	4b17      	ldr	r3, [pc, #92]	; (801bd48 <tcp_receive+0x88c>)
 801bcec:	68db      	ldr	r3, [r3, #12]
 801bcee:	899b      	ldrh	r3, [r3, #12]
 801bcf0:	b29b      	uxth	r3, r3
 801bcf2:	4618      	mov	r0, r3
 801bcf4:	f7fa fbf6 	bl	80164e4 <lwip_htons>
 801bcf8:	4603      	mov	r3, r0
 801bcfa:	b2db      	uxtb	r3, r3
 801bcfc:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801bd00:	2b00      	cmp	r3, #0
 801bd02:	d130      	bne.n	801bd66 <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801bd04:	4b10      	ldr	r3, [pc, #64]	; (801bd48 <tcp_receive+0x88c>)
 801bd06:	68db      	ldr	r3, [r3, #12]
 801bd08:	899b      	ldrh	r3, [r3, #12]
 801bd0a:	b29c      	uxth	r4, r3
 801bd0c:	2001      	movs	r0, #1
 801bd0e:	f7fa fbe9 	bl	80164e4 <lwip_htons>
 801bd12:	4603      	mov	r3, r0
 801bd14:	461a      	mov	r2, r3
 801bd16:	4b0c      	ldr	r3, [pc, #48]	; (801bd48 <tcp_receive+0x88c>)
 801bd18:	68db      	ldr	r3, [r3, #12]
 801bd1a:	4322      	orrs	r2, r4
 801bd1c:	b292      	uxth	r2, r2
 801bd1e:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801bd20:	4b09      	ldr	r3, [pc, #36]	; (801bd48 <tcp_receive+0x88c>)
 801bd22:	891c      	ldrh	r4, [r3, #8]
 801bd24:	4b08      	ldr	r3, [pc, #32]	; (801bd48 <tcp_receive+0x88c>)
 801bd26:	68db      	ldr	r3, [r3, #12]
 801bd28:	899b      	ldrh	r3, [r3, #12]
 801bd2a:	b29b      	uxth	r3, r3
 801bd2c:	4618      	mov	r0, r3
 801bd2e:	f7fa fbd9 	bl	80164e4 <lwip_htons>
 801bd32:	4603      	mov	r3, r0
 801bd34:	b2db      	uxtb	r3, r3
 801bd36:	f003 0303 	and.w	r3, r3, #3
 801bd3a:	2b00      	cmp	r3, #0
 801bd3c:	d00e      	beq.n	801bd5c <tcp_receive+0x8a0>
 801bd3e:	2301      	movs	r3, #1
 801bd40:	e00d      	b.n	801bd5e <tcp_receive+0x8a2>
 801bd42:	bf00      	nop
 801bd44:	20021e60 	.word	0x20021e60
 801bd48:	20021e40 	.word	0x20021e40
 801bd4c:	20021e6a 	.word	0x20021e6a
 801bd50:	08029354 	.word	0x08029354
 801bd54:	080296fc 	.word	0x080296fc
 801bd58:	080293a0 	.word	0x080293a0
 801bd5c:	2300      	movs	r3, #0
 801bd5e:	4423      	add	r3, r4
 801bd60:	b29a      	uxth	r2, r3
 801bd62:	4b98      	ldr	r3, [pc, #608]	; (801bfc4 <tcp_receive+0xb08>)
 801bd64:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801bd66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bd68:	613b      	str	r3, [r7, #16]
              next = next->next;
 801bd6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bd6c:	681b      	ldr	r3, [r3, #0]
 801bd6e:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 801bd70:	6938      	ldr	r0, [r7, #16]
 801bd72:	f7fd fc80 	bl	8019676 <tcp_seg_free>
            while (next &&
 801bd76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bd78:	2b00      	cmp	r3, #0
 801bd7a:	d00e      	beq.n	801bd9a <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801bd7c:	4b91      	ldr	r3, [pc, #580]	; (801bfc4 <tcp_receive+0xb08>)
 801bd7e:	881b      	ldrh	r3, [r3, #0]
 801bd80:	461a      	mov	r2, r3
 801bd82:	4b91      	ldr	r3, [pc, #580]	; (801bfc8 <tcp_receive+0xb0c>)
 801bd84:	681b      	ldr	r3, [r3, #0]
 801bd86:	441a      	add	r2, r3
 801bd88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bd8a:	68db      	ldr	r3, [r3, #12]
 801bd8c:	685b      	ldr	r3, [r3, #4]
 801bd8e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801bd90:	8909      	ldrh	r1, [r1, #8]
 801bd92:	440b      	add	r3, r1
 801bd94:	1ad3      	subs	r3, r2, r3
            while (next &&
 801bd96:	2b00      	cmp	r3, #0
 801bd98:	da9a      	bge.n	801bcd0 <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801bd9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bd9c:	2b00      	cmp	r3, #0
 801bd9e:	d059      	beq.n	801be54 <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 801bda0:	4b88      	ldr	r3, [pc, #544]	; (801bfc4 <tcp_receive+0xb08>)
 801bda2:	881b      	ldrh	r3, [r3, #0]
 801bda4:	461a      	mov	r2, r3
 801bda6:	4b88      	ldr	r3, [pc, #544]	; (801bfc8 <tcp_receive+0xb0c>)
 801bda8:	681b      	ldr	r3, [r3, #0]
 801bdaa:	441a      	add	r2, r3
 801bdac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bdae:	68db      	ldr	r3, [r3, #12]
 801bdb0:	685b      	ldr	r3, [r3, #4]
 801bdb2:	1ad3      	subs	r3, r2, r3
            if (next &&
 801bdb4:	2b00      	cmp	r3, #0
 801bdb6:	dd4d      	ble.n	801be54 <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801bdb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bdba:	68db      	ldr	r3, [r3, #12]
 801bdbc:	685b      	ldr	r3, [r3, #4]
 801bdbe:	b29a      	uxth	r2, r3
 801bdc0:	4b81      	ldr	r3, [pc, #516]	; (801bfc8 <tcp_receive+0xb0c>)
 801bdc2:	681b      	ldr	r3, [r3, #0]
 801bdc4:	b29b      	uxth	r3, r3
 801bdc6:	1ad3      	subs	r3, r2, r3
 801bdc8:	b29a      	uxth	r2, r3
 801bdca:	4b80      	ldr	r3, [pc, #512]	; (801bfcc <tcp_receive+0xb10>)
 801bdcc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801bdce:	4b7f      	ldr	r3, [pc, #508]	; (801bfcc <tcp_receive+0xb10>)
 801bdd0:	68db      	ldr	r3, [r3, #12]
 801bdd2:	899b      	ldrh	r3, [r3, #12]
 801bdd4:	b29b      	uxth	r3, r3
 801bdd6:	4618      	mov	r0, r3
 801bdd8:	f7fa fb84 	bl	80164e4 <lwip_htons>
 801bddc:	4603      	mov	r3, r0
 801bdde:	b2db      	uxtb	r3, r3
 801bde0:	f003 0302 	and.w	r3, r3, #2
 801bde4:	2b00      	cmp	r3, #0
 801bde6:	d005      	beq.n	801bdf4 <tcp_receive+0x938>
                inseg.len -= 1;
 801bde8:	4b78      	ldr	r3, [pc, #480]	; (801bfcc <tcp_receive+0xb10>)
 801bdea:	891b      	ldrh	r3, [r3, #8]
 801bdec:	3b01      	subs	r3, #1
 801bdee:	b29a      	uxth	r2, r3
 801bdf0:	4b76      	ldr	r3, [pc, #472]	; (801bfcc <tcp_receive+0xb10>)
 801bdf2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801bdf4:	4b75      	ldr	r3, [pc, #468]	; (801bfcc <tcp_receive+0xb10>)
 801bdf6:	685b      	ldr	r3, [r3, #4]
 801bdf8:	4a74      	ldr	r2, [pc, #464]	; (801bfcc <tcp_receive+0xb10>)
 801bdfa:	8912      	ldrh	r2, [r2, #8]
 801bdfc:	4611      	mov	r1, r2
 801bdfe:	4618      	mov	r0, r3
 801be00:	f7fb fdda 	bl	80179b8 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801be04:	4b71      	ldr	r3, [pc, #452]	; (801bfcc <tcp_receive+0xb10>)
 801be06:	891c      	ldrh	r4, [r3, #8]
 801be08:	4b70      	ldr	r3, [pc, #448]	; (801bfcc <tcp_receive+0xb10>)
 801be0a:	68db      	ldr	r3, [r3, #12]
 801be0c:	899b      	ldrh	r3, [r3, #12]
 801be0e:	b29b      	uxth	r3, r3
 801be10:	4618      	mov	r0, r3
 801be12:	f7fa fb67 	bl	80164e4 <lwip_htons>
 801be16:	4603      	mov	r3, r0
 801be18:	b2db      	uxtb	r3, r3
 801be1a:	f003 0303 	and.w	r3, r3, #3
 801be1e:	2b00      	cmp	r3, #0
 801be20:	d001      	beq.n	801be26 <tcp_receive+0x96a>
 801be22:	2301      	movs	r3, #1
 801be24:	e000      	b.n	801be28 <tcp_receive+0x96c>
 801be26:	2300      	movs	r3, #0
 801be28:	4423      	add	r3, r4
 801be2a:	b29a      	uxth	r2, r3
 801be2c:	4b65      	ldr	r3, [pc, #404]	; (801bfc4 <tcp_receive+0xb08>)
 801be2e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801be30:	4b64      	ldr	r3, [pc, #400]	; (801bfc4 <tcp_receive+0xb08>)
 801be32:	881b      	ldrh	r3, [r3, #0]
 801be34:	461a      	mov	r2, r3
 801be36:	4b64      	ldr	r3, [pc, #400]	; (801bfc8 <tcp_receive+0xb0c>)
 801be38:	681b      	ldr	r3, [r3, #0]
 801be3a:	441a      	add	r2, r3
 801be3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801be3e:	68db      	ldr	r3, [r3, #12]
 801be40:	685b      	ldr	r3, [r3, #4]
 801be42:	429a      	cmp	r2, r3
 801be44:	d006      	beq.n	801be54 <tcp_receive+0x998>
 801be46:	4b62      	ldr	r3, [pc, #392]	; (801bfd0 <tcp_receive+0xb14>)
 801be48:	f240 52fc 	movw	r2, #1532	; 0x5fc
 801be4c:	4961      	ldr	r1, [pc, #388]	; (801bfd4 <tcp_receive+0xb18>)
 801be4e:	4862      	ldr	r0, [pc, #392]	; (801bfd8 <tcp_receive+0xb1c>)
 801be50:	f005 fa20 	bl	8021294 <printf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801be54:	687b      	ldr	r3, [r7, #4]
 801be56:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801be58:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801be5a:	4b5a      	ldr	r3, [pc, #360]	; (801bfc4 <tcp_receive+0xb08>)
 801be5c:	881b      	ldrh	r3, [r3, #0]
 801be5e:	461a      	mov	r2, r3
 801be60:	4b59      	ldr	r3, [pc, #356]	; (801bfc8 <tcp_receive+0xb0c>)
 801be62:	681b      	ldr	r3, [r3, #0]
 801be64:	441a      	add	r2, r3
 801be66:	687b      	ldr	r3, [r7, #4]
 801be68:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801be6a:	687b      	ldr	r3, [r7, #4]
 801be6c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801be6e:	4b55      	ldr	r3, [pc, #340]	; (801bfc4 <tcp_receive+0xb08>)
 801be70:	881b      	ldrh	r3, [r3, #0]
 801be72:	429a      	cmp	r2, r3
 801be74:	d206      	bcs.n	801be84 <tcp_receive+0x9c8>
 801be76:	4b56      	ldr	r3, [pc, #344]	; (801bfd0 <tcp_receive+0xb14>)
 801be78:	f240 6207 	movw	r2, #1543	; 0x607
 801be7c:	4957      	ldr	r1, [pc, #348]	; (801bfdc <tcp_receive+0xb20>)
 801be7e:	4856      	ldr	r0, [pc, #344]	; (801bfd8 <tcp_receive+0xb1c>)
 801be80:	f005 fa08 	bl	8021294 <printf>
        pcb->rcv_wnd -= tcplen;
 801be84:	687b      	ldr	r3, [r7, #4]
 801be86:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801be88:	4b4e      	ldr	r3, [pc, #312]	; (801bfc4 <tcp_receive+0xb08>)
 801be8a:	881b      	ldrh	r3, [r3, #0]
 801be8c:	1ad3      	subs	r3, r2, r3
 801be8e:	b29a      	uxth	r2, r3
 801be90:	687b      	ldr	r3, [r7, #4]
 801be92:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801be94:	6878      	ldr	r0, [r7, #4]
 801be96:	f7fc fdb1 	bl	80189fc <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801be9a:	4b4c      	ldr	r3, [pc, #304]	; (801bfcc <tcp_receive+0xb10>)
 801be9c:	685b      	ldr	r3, [r3, #4]
 801be9e:	891b      	ldrh	r3, [r3, #8]
 801bea0:	2b00      	cmp	r3, #0
 801bea2:	d006      	beq.n	801beb2 <tcp_receive+0x9f6>
          recv_data = inseg.p;
 801bea4:	4b49      	ldr	r3, [pc, #292]	; (801bfcc <tcp_receive+0xb10>)
 801bea6:	685b      	ldr	r3, [r3, #4]
 801bea8:	4a4d      	ldr	r2, [pc, #308]	; (801bfe0 <tcp_receive+0xb24>)
 801beaa:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 801beac:	4b47      	ldr	r3, [pc, #284]	; (801bfcc <tcp_receive+0xb10>)
 801beae:	2200      	movs	r2, #0
 801beb0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801beb2:	4b46      	ldr	r3, [pc, #280]	; (801bfcc <tcp_receive+0xb10>)
 801beb4:	68db      	ldr	r3, [r3, #12]
 801beb6:	899b      	ldrh	r3, [r3, #12]
 801beb8:	b29b      	uxth	r3, r3
 801beba:	4618      	mov	r0, r3
 801bebc:	f7fa fb12 	bl	80164e4 <lwip_htons>
 801bec0:	4603      	mov	r3, r0
 801bec2:	b2db      	uxtb	r3, r3
 801bec4:	f003 0301 	and.w	r3, r3, #1
 801bec8:	2b00      	cmp	r3, #0
 801beca:	f000 80b8 	beq.w	801c03e <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801bece:	4b45      	ldr	r3, [pc, #276]	; (801bfe4 <tcp_receive+0xb28>)
 801bed0:	781b      	ldrb	r3, [r3, #0]
 801bed2:	f043 0320 	orr.w	r3, r3, #32
 801bed6:	b2da      	uxtb	r2, r3
 801bed8:	4b42      	ldr	r3, [pc, #264]	; (801bfe4 <tcp_receive+0xb28>)
 801beda:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 801bedc:	e0af      	b.n	801c03e <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801bede:	687b      	ldr	r3, [r7, #4]
 801bee0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801bee2:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801bee4:	687b      	ldr	r3, [r7, #4]
 801bee6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801bee8:	68db      	ldr	r3, [r3, #12]
 801beea:	685b      	ldr	r3, [r3, #4]
 801beec:	4a36      	ldr	r2, [pc, #216]	; (801bfc8 <tcp_receive+0xb0c>)
 801beee:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801bef0:	68bb      	ldr	r3, [r7, #8]
 801bef2:	891b      	ldrh	r3, [r3, #8]
 801bef4:	461c      	mov	r4, r3
 801bef6:	68bb      	ldr	r3, [r7, #8]
 801bef8:	68db      	ldr	r3, [r3, #12]
 801befa:	899b      	ldrh	r3, [r3, #12]
 801befc:	b29b      	uxth	r3, r3
 801befe:	4618      	mov	r0, r3
 801bf00:	f7fa faf0 	bl	80164e4 <lwip_htons>
 801bf04:	4603      	mov	r3, r0
 801bf06:	b2db      	uxtb	r3, r3
 801bf08:	f003 0303 	and.w	r3, r3, #3
 801bf0c:	2b00      	cmp	r3, #0
 801bf0e:	d001      	beq.n	801bf14 <tcp_receive+0xa58>
 801bf10:	2301      	movs	r3, #1
 801bf12:	e000      	b.n	801bf16 <tcp_receive+0xa5a>
 801bf14:	2300      	movs	r3, #0
 801bf16:	191a      	adds	r2, r3, r4
 801bf18:	687b      	ldr	r3, [r7, #4]
 801bf1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bf1c:	441a      	add	r2, r3
 801bf1e:	687b      	ldr	r3, [r7, #4]
 801bf20:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801bf22:	687b      	ldr	r3, [r7, #4]
 801bf24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801bf26:	461c      	mov	r4, r3
 801bf28:	68bb      	ldr	r3, [r7, #8]
 801bf2a:	891b      	ldrh	r3, [r3, #8]
 801bf2c:	461d      	mov	r5, r3
 801bf2e:	68bb      	ldr	r3, [r7, #8]
 801bf30:	68db      	ldr	r3, [r3, #12]
 801bf32:	899b      	ldrh	r3, [r3, #12]
 801bf34:	b29b      	uxth	r3, r3
 801bf36:	4618      	mov	r0, r3
 801bf38:	f7fa fad4 	bl	80164e4 <lwip_htons>
 801bf3c:	4603      	mov	r3, r0
 801bf3e:	b2db      	uxtb	r3, r3
 801bf40:	f003 0303 	and.w	r3, r3, #3
 801bf44:	2b00      	cmp	r3, #0
 801bf46:	d001      	beq.n	801bf4c <tcp_receive+0xa90>
 801bf48:	2301      	movs	r3, #1
 801bf4a:	e000      	b.n	801bf4e <tcp_receive+0xa92>
 801bf4c:	2300      	movs	r3, #0
 801bf4e:	442b      	add	r3, r5
 801bf50:	429c      	cmp	r4, r3
 801bf52:	d206      	bcs.n	801bf62 <tcp_receive+0xaa6>
 801bf54:	4b1e      	ldr	r3, [pc, #120]	; (801bfd0 <tcp_receive+0xb14>)
 801bf56:	f240 622b 	movw	r2, #1579	; 0x62b
 801bf5a:	4923      	ldr	r1, [pc, #140]	; (801bfe8 <tcp_receive+0xb2c>)
 801bf5c:	481e      	ldr	r0, [pc, #120]	; (801bfd8 <tcp_receive+0xb1c>)
 801bf5e:	f005 f999 	bl	8021294 <printf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801bf62:	68bb      	ldr	r3, [r7, #8]
 801bf64:	891b      	ldrh	r3, [r3, #8]
 801bf66:	461c      	mov	r4, r3
 801bf68:	68bb      	ldr	r3, [r7, #8]
 801bf6a:	68db      	ldr	r3, [r3, #12]
 801bf6c:	899b      	ldrh	r3, [r3, #12]
 801bf6e:	b29b      	uxth	r3, r3
 801bf70:	4618      	mov	r0, r3
 801bf72:	f7fa fab7 	bl	80164e4 <lwip_htons>
 801bf76:	4603      	mov	r3, r0
 801bf78:	b2db      	uxtb	r3, r3
 801bf7a:	f003 0303 	and.w	r3, r3, #3
 801bf7e:	2b00      	cmp	r3, #0
 801bf80:	d001      	beq.n	801bf86 <tcp_receive+0xaca>
 801bf82:	2301      	movs	r3, #1
 801bf84:	e000      	b.n	801bf88 <tcp_receive+0xacc>
 801bf86:	2300      	movs	r3, #0
 801bf88:	1919      	adds	r1, r3, r4
 801bf8a:	687b      	ldr	r3, [r7, #4]
 801bf8c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801bf8e:	b28b      	uxth	r3, r1
 801bf90:	1ad3      	subs	r3, r2, r3
 801bf92:	b29a      	uxth	r2, r3
 801bf94:	687b      	ldr	r3, [r7, #4]
 801bf96:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801bf98:	6878      	ldr	r0, [r7, #4]
 801bf9a:	f7fc fd2f 	bl	80189fc <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801bf9e:	68bb      	ldr	r3, [r7, #8]
 801bfa0:	685b      	ldr	r3, [r3, #4]
 801bfa2:	891b      	ldrh	r3, [r3, #8]
 801bfa4:	2b00      	cmp	r3, #0
 801bfa6:	d028      	beq.n	801bffa <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801bfa8:	4b0d      	ldr	r3, [pc, #52]	; (801bfe0 <tcp_receive+0xb24>)
 801bfaa:	681b      	ldr	r3, [r3, #0]
 801bfac:	2b00      	cmp	r3, #0
 801bfae:	d01d      	beq.n	801bfec <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 801bfb0:	4b0b      	ldr	r3, [pc, #44]	; (801bfe0 <tcp_receive+0xb24>)
 801bfb2:	681a      	ldr	r2, [r3, #0]
 801bfb4:	68bb      	ldr	r3, [r7, #8]
 801bfb6:	685b      	ldr	r3, [r3, #4]
 801bfb8:	4619      	mov	r1, r3
 801bfba:	4610      	mov	r0, r2
 801bfbc:	f7fb ff50 	bl	8017e60 <pbuf_cat>
 801bfc0:	e018      	b.n	801bff4 <tcp_receive+0xb38>
 801bfc2:	bf00      	nop
 801bfc4:	20021e6a 	.word	0x20021e6a
 801bfc8:	20021e60 	.word	0x20021e60
 801bfcc:	20021e40 	.word	0x20021e40
 801bfd0:	08029354 	.word	0x08029354
 801bfd4:	08029734 	.word	0x08029734
 801bfd8:	080293a0 	.word	0x080293a0
 801bfdc:	08029770 	.word	0x08029770
 801bfe0:	20021e70 	.word	0x20021e70
 801bfe4:	20021e6d 	.word	0x20021e6d
 801bfe8:	08029790 	.word	0x08029790
            } else {
              recv_data = cseg->p;
 801bfec:	68bb      	ldr	r3, [r7, #8]
 801bfee:	685b      	ldr	r3, [r3, #4]
 801bff0:	4a70      	ldr	r2, [pc, #448]	; (801c1b4 <tcp_receive+0xcf8>)
 801bff2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801bff4:	68bb      	ldr	r3, [r7, #8]
 801bff6:	2200      	movs	r2, #0
 801bff8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801bffa:	68bb      	ldr	r3, [r7, #8]
 801bffc:	68db      	ldr	r3, [r3, #12]
 801bffe:	899b      	ldrh	r3, [r3, #12]
 801c000:	b29b      	uxth	r3, r3
 801c002:	4618      	mov	r0, r3
 801c004:	f7fa fa6e 	bl	80164e4 <lwip_htons>
 801c008:	4603      	mov	r3, r0
 801c00a:	b2db      	uxtb	r3, r3
 801c00c:	f003 0301 	and.w	r3, r3, #1
 801c010:	2b00      	cmp	r3, #0
 801c012:	d00d      	beq.n	801c030 <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 801c014:	4b68      	ldr	r3, [pc, #416]	; (801c1b8 <tcp_receive+0xcfc>)
 801c016:	781b      	ldrb	r3, [r3, #0]
 801c018:	f043 0320 	orr.w	r3, r3, #32
 801c01c:	b2da      	uxtb	r2, r3
 801c01e:	4b66      	ldr	r3, [pc, #408]	; (801c1b8 <tcp_receive+0xcfc>)
 801c020:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801c022:	687b      	ldr	r3, [r7, #4]
 801c024:	7d1b      	ldrb	r3, [r3, #20]
 801c026:	2b04      	cmp	r3, #4
 801c028:	d102      	bne.n	801c030 <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 801c02a:	687b      	ldr	r3, [r7, #4]
 801c02c:	2207      	movs	r2, #7
 801c02e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801c030:	68bb      	ldr	r3, [r7, #8]
 801c032:	681a      	ldr	r2, [r3, #0]
 801c034:	687b      	ldr	r3, [r7, #4]
 801c036:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 801c038:	68b8      	ldr	r0, [r7, #8]
 801c03a:	f7fd fb1c 	bl	8019676 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801c03e:	687b      	ldr	r3, [r7, #4]
 801c040:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801c042:	2b00      	cmp	r3, #0
 801c044:	d008      	beq.n	801c058 <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801c046:	687b      	ldr	r3, [r7, #4]
 801c048:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801c04a:	68db      	ldr	r3, [r3, #12]
 801c04c:	685a      	ldr	r2, [r3, #4]
 801c04e:	687b      	ldr	r3, [r7, #4]
 801c050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801c052:	429a      	cmp	r2, r3
 801c054:	f43f af43 	beq.w	801bede <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801c058:	687b      	ldr	r3, [r7, #4]
 801c05a:	8b5b      	ldrh	r3, [r3, #26]
 801c05c:	f003 0301 	and.w	r3, r3, #1
 801c060:	2b00      	cmp	r3, #0
 801c062:	d00e      	beq.n	801c082 <tcp_receive+0xbc6>
 801c064:	687b      	ldr	r3, [r7, #4]
 801c066:	8b5b      	ldrh	r3, [r3, #26]
 801c068:	f023 0301 	bic.w	r3, r3, #1
 801c06c:	b29a      	uxth	r2, r3
 801c06e:	687b      	ldr	r3, [r7, #4]
 801c070:	835a      	strh	r2, [r3, #26]
 801c072:	687b      	ldr	r3, [r7, #4]
 801c074:	8b5b      	ldrh	r3, [r3, #26]
 801c076:	f043 0302 	orr.w	r3, r3, #2
 801c07a:	b29a      	uxth	r2, r3
 801c07c:	687b      	ldr	r3, [r7, #4]
 801c07e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801c080:	e188      	b.n	801c394 <tcp_receive+0xed8>
        tcp_ack(pcb);
 801c082:	687b      	ldr	r3, [r7, #4]
 801c084:	8b5b      	ldrh	r3, [r3, #26]
 801c086:	f043 0301 	orr.w	r3, r3, #1
 801c08a:	b29a      	uxth	r2, r3
 801c08c:	687b      	ldr	r3, [r7, #4]
 801c08e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801c090:	e180      	b.n	801c394 <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801c092:	687b      	ldr	r3, [r7, #4]
 801c094:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801c096:	2b00      	cmp	r3, #0
 801c098:	d106      	bne.n	801c0a8 <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801c09a:	4848      	ldr	r0, [pc, #288]	; (801c1bc <tcp_receive+0xd00>)
 801c09c:	f7fd fb04 	bl	80196a8 <tcp_seg_copy>
 801c0a0:	4602      	mov	r2, r0
 801c0a2:	687b      	ldr	r3, [r7, #4]
 801c0a4:	675a      	str	r2, [r3, #116]	; 0x74
 801c0a6:	e16d      	b.n	801c384 <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801c0a8:	2300      	movs	r3, #0
 801c0aa:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801c0ac:	687b      	ldr	r3, [r7, #4]
 801c0ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801c0b0:	63bb      	str	r3, [r7, #56]	; 0x38
 801c0b2:	e157      	b.n	801c364 <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 801c0b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c0b6:	68db      	ldr	r3, [r3, #12]
 801c0b8:	685a      	ldr	r2, [r3, #4]
 801c0ba:	4b41      	ldr	r3, [pc, #260]	; (801c1c0 <tcp_receive+0xd04>)
 801c0bc:	681b      	ldr	r3, [r3, #0]
 801c0be:	429a      	cmp	r2, r3
 801c0c0:	d11d      	bne.n	801c0fe <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801c0c2:	4b3e      	ldr	r3, [pc, #248]	; (801c1bc <tcp_receive+0xd00>)
 801c0c4:	891a      	ldrh	r2, [r3, #8]
 801c0c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c0c8:	891b      	ldrh	r3, [r3, #8]
 801c0ca:	429a      	cmp	r2, r3
 801c0cc:	f240 814f 	bls.w	801c36e <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801c0d0:	483a      	ldr	r0, [pc, #232]	; (801c1bc <tcp_receive+0xd00>)
 801c0d2:	f7fd fae9 	bl	80196a8 <tcp_seg_copy>
 801c0d6:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801c0d8:	697b      	ldr	r3, [r7, #20]
 801c0da:	2b00      	cmp	r3, #0
 801c0dc:	f000 8149 	beq.w	801c372 <tcp_receive+0xeb6>
                  if (prev != NULL) {
 801c0e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c0e2:	2b00      	cmp	r3, #0
 801c0e4:	d003      	beq.n	801c0ee <tcp_receive+0xc32>
                    prev->next = cseg;
 801c0e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c0e8:	697a      	ldr	r2, [r7, #20]
 801c0ea:	601a      	str	r2, [r3, #0]
 801c0ec:	e002      	b.n	801c0f4 <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 801c0ee:	687b      	ldr	r3, [r7, #4]
 801c0f0:	697a      	ldr	r2, [r7, #20]
 801c0f2:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 801c0f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801c0f6:	6978      	ldr	r0, [r7, #20]
 801c0f8:	f7ff f8dc 	bl	801b2b4 <tcp_oos_insert_segment>
                }
                break;
 801c0fc:	e139      	b.n	801c372 <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801c0fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c100:	2b00      	cmp	r3, #0
 801c102:	d117      	bne.n	801c134 <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801c104:	4b2e      	ldr	r3, [pc, #184]	; (801c1c0 <tcp_receive+0xd04>)
 801c106:	681a      	ldr	r2, [r3, #0]
 801c108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c10a:	68db      	ldr	r3, [r3, #12]
 801c10c:	685b      	ldr	r3, [r3, #4]
 801c10e:	1ad3      	subs	r3, r2, r3
 801c110:	2b00      	cmp	r3, #0
 801c112:	da57      	bge.n	801c1c4 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801c114:	4829      	ldr	r0, [pc, #164]	; (801c1bc <tcp_receive+0xd00>)
 801c116:	f7fd fac7 	bl	80196a8 <tcp_seg_copy>
 801c11a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 801c11c:	69bb      	ldr	r3, [r7, #24]
 801c11e:	2b00      	cmp	r3, #0
 801c120:	f000 8129 	beq.w	801c376 <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 801c124:	687b      	ldr	r3, [r7, #4]
 801c126:	69ba      	ldr	r2, [r7, #24]
 801c128:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801c12a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801c12c:	69b8      	ldr	r0, [r7, #24]
 801c12e:	f7ff f8c1 	bl	801b2b4 <tcp_oos_insert_segment>
                  }
                  break;
 801c132:	e120      	b.n	801c376 <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801c134:	4b22      	ldr	r3, [pc, #136]	; (801c1c0 <tcp_receive+0xd04>)
 801c136:	681a      	ldr	r2, [r3, #0]
 801c138:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c13a:	68db      	ldr	r3, [r3, #12]
 801c13c:	685b      	ldr	r3, [r3, #4]
 801c13e:	1ad3      	subs	r3, r2, r3
 801c140:	3b01      	subs	r3, #1
 801c142:	2b00      	cmp	r3, #0
 801c144:	db3e      	blt.n	801c1c4 <tcp_receive+0xd08>
 801c146:	4b1e      	ldr	r3, [pc, #120]	; (801c1c0 <tcp_receive+0xd04>)
 801c148:	681a      	ldr	r2, [r3, #0]
 801c14a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c14c:	68db      	ldr	r3, [r3, #12]
 801c14e:	685b      	ldr	r3, [r3, #4]
 801c150:	1ad3      	subs	r3, r2, r3
 801c152:	3301      	adds	r3, #1
 801c154:	2b00      	cmp	r3, #0
 801c156:	dc35      	bgt.n	801c1c4 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801c158:	4818      	ldr	r0, [pc, #96]	; (801c1bc <tcp_receive+0xd00>)
 801c15a:	f7fd faa5 	bl	80196a8 <tcp_seg_copy>
 801c15e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801c160:	69fb      	ldr	r3, [r7, #28]
 801c162:	2b00      	cmp	r3, #0
 801c164:	f000 8109 	beq.w	801c37a <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801c168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c16a:	68db      	ldr	r3, [r3, #12]
 801c16c:	685b      	ldr	r3, [r3, #4]
 801c16e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801c170:	8912      	ldrh	r2, [r2, #8]
 801c172:	441a      	add	r2, r3
 801c174:	4b12      	ldr	r3, [pc, #72]	; (801c1c0 <tcp_receive+0xd04>)
 801c176:	681b      	ldr	r3, [r3, #0]
 801c178:	1ad3      	subs	r3, r2, r3
 801c17a:	2b00      	cmp	r3, #0
 801c17c:	dd12      	ble.n	801c1a4 <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801c17e:	4b10      	ldr	r3, [pc, #64]	; (801c1c0 <tcp_receive+0xd04>)
 801c180:	681b      	ldr	r3, [r3, #0]
 801c182:	b29a      	uxth	r2, r3
 801c184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c186:	68db      	ldr	r3, [r3, #12]
 801c188:	685b      	ldr	r3, [r3, #4]
 801c18a:	b29b      	uxth	r3, r3
 801c18c:	1ad3      	subs	r3, r2, r3
 801c18e:	b29a      	uxth	r2, r3
 801c190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c192:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801c194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c196:	685a      	ldr	r2, [r3, #4]
 801c198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c19a:	891b      	ldrh	r3, [r3, #8]
 801c19c:	4619      	mov	r1, r3
 801c19e:	4610      	mov	r0, r2
 801c1a0:	f7fb fc0a 	bl	80179b8 <pbuf_realloc>
                    }
                    prev->next = cseg;
 801c1a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c1a6:	69fa      	ldr	r2, [r7, #28]
 801c1a8:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801c1aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801c1ac:	69f8      	ldr	r0, [r7, #28]
 801c1ae:	f7ff f881 	bl	801b2b4 <tcp_oos_insert_segment>
                  }
                  break;
 801c1b2:	e0e2      	b.n	801c37a <tcp_receive+0xebe>
 801c1b4:	20021e70 	.word	0x20021e70
 801c1b8:	20021e6d 	.word	0x20021e6d
 801c1bc:	20021e40 	.word	0x20021e40
 801c1c0:	20021e60 	.word	0x20021e60
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801c1c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c1c6:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801c1c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c1ca:	681b      	ldr	r3, [r3, #0]
 801c1cc:	2b00      	cmp	r3, #0
 801c1ce:	f040 80c6 	bne.w	801c35e <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801c1d2:	4b80      	ldr	r3, [pc, #512]	; (801c3d4 <tcp_receive+0xf18>)
 801c1d4:	681a      	ldr	r2, [r3, #0]
 801c1d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c1d8:	68db      	ldr	r3, [r3, #12]
 801c1da:	685b      	ldr	r3, [r3, #4]
 801c1dc:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801c1de:	2b00      	cmp	r3, #0
 801c1e0:	f340 80bd 	ble.w	801c35e <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801c1e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c1e6:	68db      	ldr	r3, [r3, #12]
 801c1e8:	899b      	ldrh	r3, [r3, #12]
 801c1ea:	b29b      	uxth	r3, r3
 801c1ec:	4618      	mov	r0, r3
 801c1ee:	f7fa f979 	bl	80164e4 <lwip_htons>
 801c1f2:	4603      	mov	r3, r0
 801c1f4:	b2db      	uxtb	r3, r3
 801c1f6:	f003 0301 	and.w	r3, r3, #1
 801c1fa:	2b00      	cmp	r3, #0
 801c1fc:	f040 80bf 	bne.w	801c37e <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801c200:	4875      	ldr	r0, [pc, #468]	; (801c3d8 <tcp_receive+0xf1c>)
 801c202:	f7fd fa51 	bl	80196a8 <tcp_seg_copy>
 801c206:	4602      	mov	r2, r0
 801c208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c20a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801c20c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c20e:	681b      	ldr	r3, [r3, #0]
 801c210:	2b00      	cmp	r3, #0
 801c212:	f000 80b6 	beq.w	801c382 <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801c216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c218:	68db      	ldr	r3, [r3, #12]
 801c21a:	685b      	ldr	r3, [r3, #4]
 801c21c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801c21e:	8912      	ldrh	r2, [r2, #8]
 801c220:	441a      	add	r2, r3
 801c222:	4b6c      	ldr	r3, [pc, #432]	; (801c3d4 <tcp_receive+0xf18>)
 801c224:	681b      	ldr	r3, [r3, #0]
 801c226:	1ad3      	subs	r3, r2, r3
 801c228:	2b00      	cmp	r3, #0
 801c22a:	dd12      	ble.n	801c252 <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801c22c:	4b69      	ldr	r3, [pc, #420]	; (801c3d4 <tcp_receive+0xf18>)
 801c22e:	681b      	ldr	r3, [r3, #0]
 801c230:	b29a      	uxth	r2, r3
 801c232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c234:	68db      	ldr	r3, [r3, #12]
 801c236:	685b      	ldr	r3, [r3, #4]
 801c238:	b29b      	uxth	r3, r3
 801c23a:	1ad3      	subs	r3, r2, r3
 801c23c:	b29a      	uxth	r2, r3
 801c23e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c240:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801c242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c244:	685a      	ldr	r2, [r3, #4]
 801c246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c248:	891b      	ldrh	r3, [r3, #8]
 801c24a:	4619      	mov	r1, r3
 801c24c:	4610      	mov	r0, r2
 801c24e:	f7fb fbb3 	bl	80179b8 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801c252:	4b62      	ldr	r3, [pc, #392]	; (801c3dc <tcp_receive+0xf20>)
 801c254:	881b      	ldrh	r3, [r3, #0]
 801c256:	461a      	mov	r2, r3
 801c258:	4b5e      	ldr	r3, [pc, #376]	; (801c3d4 <tcp_receive+0xf18>)
 801c25a:	681b      	ldr	r3, [r3, #0]
 801c25c:	441a      	add	r2, r3
 801c25e:	687b      	ldr	r3, [r7, #4]
 801c260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c262:	6879      	ldr	r1, [r7, #4]
 801c264:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801c266:	440b      	add	r3, r1
 801c268:	1ad3      	subs	r3, r2, r3
 801c26a:	2b00      	cmp	r3, #0
 801c26c:	f340 8089 	ble.w	801c382 <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801c270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c272:	681b      	ldr	r3, [r3, #0]
 801c274:	68db      	ldr	r3, [r3, #12]
 801c276:	899b      	ldrh	r3, [r3, #12]
 801c278:	b29b      	uxth	r3, r3
 801c27a:	4618      	mov	r0, r3
 801c27c:	f7fa f932 	bl	80164e4 <lwip_htons>
 801c280:	4603      	mov	r3, r0
 801c282:	b2db      	uxtb	r3, r3
 801c284:	f003 0301 	and.w	r3, r3, #1
 801c288:	2b00      	cmp	r3, #0
 801c28a:	d022      	beq.n	801c2d2 <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801c28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c28e:	681b      	ldr	r3, [r3, #0]
 801c290:	68db      	ldr	r3, [r3, #12]
 801c292:	899b      	ldrh	r3, [r3, #12]
 801c294:	b29b      	uxth	r3, r3
 801c296:	b21b      	sxth	r3, r3
 801c298:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801c29c:	b21c      	sxth	r4, r3
 801c29e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c2a0:	681b      	ldr	r3, [r3, #0]
 801c2a2:	68db      	ldr	r3, [r3, #12]
 801c2a4:	899b      	ldrh	r3, [r3, #12]
 801c2a6:	b29b      	uxth	r3, r3
 801c2a8:	4618      	mov	r0, r3
 801c2aa:	f7fa f91b 	bl	80164e4 <lwip_htons>
 801c2ae:	4603      	mov	r3, r0
 801c2b0:	b2db      	uxtb	r3, r3
 801c2b2:	b29b      	uxth	r3, r3
 801c2b4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801c2b8:	b29b      	uxth	r3, r3
 801c2ba:	4618      	mov	r0, r3
 801c2bc:	f7fa f912 	bl	80164e4 <lwip_htons>
 801c2c0:	4603      	mov	r3, r0
 801c2c2:	b21b      	sxth	r3, r3
 801c2c4:	4323      	orrs	r3, r4
 801c2c6:	b21a      	sxth	r2, r3
 801c2c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c2ca:	681b      	ldr	r3, [r3, #0]
 801c2cc:	68db      	ldr	r3, [r3, #12]
 801c2ce:	b292      	uxth	r2, r2
 801c2d0:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801c2d2:	687b      	ldr	r3, [r7, #4]
 801c2d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c2d6:	b29a      	uxth	r2, r3
 801c2d8:	687b      	ldr	r3, [r7, #4]
 801c2da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801c2dc:	4413      	add	r3, r2
 801c2de:	b299      	uxth	r1, r3
 801c2e0:	4b3c      	ldr	r3, [pc, #240]	; (801c3d4 <tcp_receive+0xf18>)
 801c2e2:	681b      	ldr	r3, [r3, #0]
 801c2e4:	b29a      	uxth	r2, r3
 801c2e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c2e8:	681b      	ldr	r3, [r3, #0]
 801c2ea:	1a8a      	subs	r2, r1, r2
 801c2ec:	b292      	uxth	r2, r2
 801c2ee:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801c2f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c2f2:	681b      	ldr	r3, [r3, #0]
 801c2f4:	685a      	ldr	r2, [r3, #4]
 801c2f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c2f8:	681b      	ldr	r3, [r3, #0]
 801c2fa:	891b      	ldrh	r3, [r3, #8]
 801c2fc:	4619      	mov	r1, r3
 801c2fe:	4610      	mov	r0, r2
 801c300:	f7fb fb5a 	bl	80179b8 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801c304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c306:	681b      	ldr	r3, [r3, #0]
 801c308:	891c      	ldrh	r4, [r3, #8]
 801c30a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c30c:	681b      	ldr	r3, [r3, #0]
 801c30e:	68db      	ldr	r3, [r3, #12]
 801c310:	899b      	ldrh	r3, [r3, #12]
 801c312:	b29b      	uxth	r3, r3
 801c314:	4618      	mov	r0, r3
 801c316:	f7fa f8e5 	bl	80164e4 <lwip_htons>
 801c31a:	4603      	mov	r3, r0
 801c31c:	b2db      	uxtb	r3, r3
 801c31e:	f003 0303 	and.w	r3, r3, #3
 801c322:	2b00      	cmp	r3, #0
 801c324:	d001      	beq.n	801c32a <tcp_receive+0xe6e>
 801c326:	2301      	movs	r3, #1
 801c328:	e000      	b.n	801c32c <tcp_receive+0xe70>
 801c32a:	2300      	movs	r3, #0
 801c32c:	4423      	add	r3, r4
 801c32e:	b29a      	uxth	r2, r3
 801c330:	4b2a      	ldr	r3, [pc, #168]	; (801c3dc <tcp_receive+0xf20>)
 801c332:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801c334:	4b29      	ldr	r3, [pc, #164]	; (801c3dc <tcp_receive+0xf20>)
 801c336:	881b      	ldrh	r3, [r3, #0]
 801c338:	461a      	mov	r2, r3
 801c33a:	4b26      	ldr	r3, [pc, #152]	; (801c3d4 <tcp_receive+0xf18>)
 801c33c:	681b      	ldr	r3, [r3, #0]
 801c33e:	441a      	add	r2, r3
 801c340:	687b      	ldr	r3, [r7, #4]
 801c342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c344:	6879      	ldr	r1, [r7, #4]
 801c346:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801c348:	440b      	add	r3, r1
 801c34a:	429a      	cmp	r2, r3
 801c34c:	d019      	beq.n	801c382 <tcp_receive+0xec6>
 801c34e:	4b24      	ldr	r3, [pc, #144]	; (801c3e0 <tcp_receive+0xf24>)
 801c350:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 801c354:	4923      	ldr	r1, [pc, #140]	; (801c3e4 <tcp_receive+0xf28>)
 801c356:	4824      	ldr	r0, [pc, #144]	; (801c3e8 <tcp_receive+0xf2c>)
 801c358:	f004 ff9c 	bl	8021294 <printf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801c35c:	e011      	b.n	801c382 <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801c35e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c360:	681b      	ldr	r3, [r3, #0]
 801c362:	63bb      	str	r3, [r7, #56]	; 0x38
 801c364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801c366:	2b00      	cmp	r3, #0
 801c368:	f47f aea4 	bne.w	801c0b4 <tcp_receive+0xbf8>
 801c36c:	e00a      	b.n	801c384 <tcp_receive+0xec8>
                break;
 801c36e:	bf00      	nop
 801c370:	e008      	b.n	801c384 <tcp_receive+0xec8>
                break;
 801c372:	bf00      	nop
 801c374:	e006      	b.n	801c384 <tcp_receive+0xec8>
                  break;
 801c376:	bf00      	nop
 801c378:	e004      	b.n	801c384 <tcp_receive+0xec8>
                  break;
 801c37a:	bf00      	nop
 801c37c:	e002      	b.n	801c384 <tcp_receive+0xec8>
                  break;
 801c37e:	bf00      	nop
 801c380:	e000      	b.n	801c384 <tcp_receive+0xec8>
                break;
 801c382:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801c384:	6878      	ldr	r0, [r7, #4]
 801c386:	f001 fe8b 	bl	801e0a0 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801c38a:	e003      	b.n	801c394 <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801c38c:	6878      	ldr	r0, [r7, #4]
 801c38e:	f001 fe87 	bl	801e0a0 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801c392:	e01a      	b.n	801c3ca <tcp_receive+0xf0e>
 801c394:	e019      	b.n	801c3ca <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801c396:	4b0f      	ldr	r3, [pc, #60]	; (801c3d4 <tcp_receive+0xf18>)
 801c398:	681a      	ldr	r2, [r3, #0]
 801c39a:	687b      	ldr	r3, [r7, #4]
 801c39c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c39e:	1ad3      	subs	r3, r2, r3
 801c3a0:	2b00      	cmp	r3, #0
 801c3a2:	db0a      	blt.n	801c3ba <tcp_receive+0xefe>
 801c3a4:	4b0b      	ldr	r3, [pc, #44]	; (801c3d4 <tcp_receive+0xf18>)
 801c3a6:	681a      	ldr	r2, [r3, #0]
 801c3a8:	687b      	ldr	r3, [r7, #4]
 801c3aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c3ac:	6879      	ldr	r1, [r7, #4]
 801c3ae:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801c3b0:	440b      	add	r3, r1
 801c3b2:	1ad3      	subs	r3, r2, r3
 801c3b4:	3301      	adds	r3, #1
 801c3b6:	2b00      	cmp	r3, #0
 801c3b8:	dd07      	ble.n	801c3ca <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 801c3ba:	687b      	ldr	r3, [r7, #4]
 801c3bc:	8b5b      	ldrh	r3, [r3, #26]
 801c3be:	f043 0302 	orr.w	r3, r3, #2
 801c3c2:	b29a      	uxth	r2, r3
 801c3c4:	687b      	ldr	r3, [r7, #4]
 801c3c6:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801c3c8:	e7ff      	b.n	801c3ca <tcp_receive+0xf0e>
 801c3ca:	bf00      	nop
 801c3cc:	3750      	adds	r7, #80	; 0x50
 801c3ce:	46bd      	mov	sp, r7
 801c3d0:	bdb0      	pop	{r4, r5, r7, pc}
 801c3d2:	bf00      	nop
 801c3d4:	20021e60 	.word	0x20021e60
 801c3d8:	20021e40 	.word	0x20021e40
 801c3dc:	20021e6a 	.word	0x20021e6a
 801c3e0:	08029354 	.word	0x08029354
 801c3e4:	080296fc 	.word	0x080296fc
 801c3e8:	080293a0 	.word	0x080293a0

0801c3ec <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801c3ec:	b480      	push	{r7}
 801c3ee:	b083      	sub	sp, #12
 801c3f0:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801c3f2:	4b15      	ldr	r3, [pc, #84]	; (801c448 <tcp_get_next_optbyte+0x5c>)
 801c3f4:	881b      	ldrh	r3, [r3, #0]
 801c3f6:	1c5a      	adds	r2, r3, #1
 801c3f8:	b291      	uxth	r1, r2
 801c3fa:	4a13      	ldr	r2, [pc, #76]	; (801c448 <tcp_get_next_optbyte+0x5c>)
 801c3fc:	8011      	strh	r1, [r2, #0]
 801c3fe:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801c400:	4b12      	ldr	r3, [pc, #72]	; (801c44c <tcp_get_next_optbyte+0x60>)
 801c402:	681b      	ldr	r3, [r3, #0]
 801c404:	2b00      	cmp	r3, #0
 801c406:	d004      	beq.n	801c412 <tcp_get_next_optbyte+0x26>
 801c408:	4b11      	ldr	r3, [pc, #68]	; (801c450 <tcp_get_next_optbyte+0x64>)
 801c40a:	881b      	ldrh	r3, [r3, #0]
 801c40c:	88fa      	ldrh	r2, [r7, #6]
 801c40e:	429a      	cmp	r2, r3
 801c410:	d208      	bcs.n	801c424 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801c412:	4b10      	ldr	r3, [pc, #64]	; (801c454 <tcp_get_next_optbyte+0x68>)
 801c414:	681b      	ldr	r3, [r3, #0]
 801c416:	3314      	adds	r3, #20
 801c418:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801c41a:	88fb      	ldrh	r3, [r7, #6]
 801c41c:	683a      	ldr	r2, [r7, #0]
 801c41e:	4413      	add	r3, r2
 801c420:	781b      	ldrb	r3, [r3, #0]
 801c422:	e00b      	b.n	801c43c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801c424:	88fb      	ldrh	r3, [r7, #6]
 801c426:	b2da      	uxtb	r2, r3
 801c428:	4b09      	ldr	r3, [pc, #36]	; (801c450 <tcp_get_next_optbyte+0x64>)
 801c42a:	881b      	ldrh	r3, [r3, #0]
 801c42c:	b2db      	uxtb	r3, r3
 801c42e:	1ad3      	subs	r3, r2, r3
 801c430:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801c432:	4b06      	ldr	r3, [pc, #24]	; (801c44c <tcp_get_next_optbyte+0x60>)
 801c434:	681a      	ldr	r2, [r3, #0]
 801c436:	797b      	ldrb	r3, [r7, #5]
 801c438:	4413      	add	r3, r2
 801c43a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801c43c:	4618      	mov	r0, r3
 801c43e:	370c      	adds	r7, #12
 801c440:	46bd      	mov	sp, r7
 801c442:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c446:	4770      	bx	lr
 801c448:	20021e5c 	.word	0x20021e5c
 801c44c:	20021e58 	.word	0x20021e58
 801c450:	20021e56 	.word	0x20021e56
 801c454:	20021e50 	.word	0x20021e50

0801c458 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801c458:	b580      	push	{r7, lr}
 801c45a:	b084      	sub	sp, #16
 801c45c:	af00      	add	r7, sp, #0
 801c45e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801c460:	687b      	ldr	r3, [r7, #4]
 801c462:	2b00      	cmp	r3, #0
 801c464:	d106      	bne.n	801c474 <tcp_parseopt+0x1c>
 801c466:	4b32      	ldr	r3, [pc, #200]	; (801c530 <tcp_parseopt+0xd8>)
 801c468:	f240 727d 	movw	r2, #1917	; 0x77d
 801c46c:	4931      	ldr	r1, [pc, #196]	; (801c534 <tcp_parseopt+0xdc>)
 801c46e:	4832      	ldr	r0, [pc, #200]	; (801c538 <tcp_parseopt+0xe0>)
 801c470:	f004 ff10 	bl	8021294 <printf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801c474:	4b31      	ldr	r3, [pc, #196]	; (801c53c <tcp_parseopt+0xe4>)
 801c476:	881b      	ldrh	r3, [r3, #0]
 801c478:	2b00      	cmp	r3, #0
 801c47a:	d055      	beq.n	801c528 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801c47c:	4b30      	ldr	r3, [pc, #192]	; (801c540 <tcp_parseopt+0xe8>)
 801c47e:	2200      	movs	r2, #0
 801c480:	801a      	strh	r2, [r3, #0]
 801c482:	e045      	b.n	801c510 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 801c484:	f7ff ffb2 	bl	801c3ec <tcp_get_next_optbyte>
 801c488:	4603      	mov	r3, r0
 801c48a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801c48c:	7bfb      	ldrb	r3, [r7, #15]
 801c48e:	2b02      	cmp	r3, #2
 801c490:	d006      	beq.n	801c4a0 <tcp_parseopt+0x48>
 801c492:	2b02      	cmp	r3, #2
 801c494:	dc2b      	bgt.n	801c4ee <tcp_parseopt+0x96>
 801c496:	2b00      	cmp	r3, #0
 801c498:	d041      	beq.n	801c51e <tcp_parseopt+0xc6>
 801c49a:	2b01      	cmp	r3, #1
 801c49c:	d127      	bne.n	801c4ee <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 801c49e:	e037      	b.n	801c510 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801c4a0:	f7ff ffa4 	bl	801c3ec <tcp_get_next_optbyte>
 801c4a4:	4603      	mov	r3, r0
 801c4a6:	2b04      	cmp	r3, #4
 801c4a8:	d13b      	bne.n	801c522 <tcp_parseopt+0xca>
 801c4aa:	4b25      	ldr	r3, [pc, #148]	; (801c540 <tcp_parseopt+0xe8>)
 801c4ac:	881b      	ldrh	r3, [r3, #0]
 801c4ae:	3301      	adds	r3, #1
 801c4b0:	4a22      	ldr	r2, [pc, #136]	; (801c53c <tcp_parseopt+0xe4>)
 801c4b2:	8812      	ldrh	r2, [r2, #0]
 801c4b4:	4293      	cmp	r3, r2
 801c4b6:	da34      	bge.n	801c522 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801c4b8:	f7ff ff98 	bl	801c3ec <tcp_get_next_optbyte>
 801c4bc:	4603      	mov	r3, r0
 801c4be:	b29b      	uxth	r3, r3
 801c4c0:	021b      	lsls	r3, r3, #8
 801c4c2:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801c4c4:	f7ff ff92 	bl	801c3ec <tcp_get_next_optbyte>
 801c4c8:	4603      	mov	r3, r0
 801c4ca:	b29a      	uxth	r2, r3
 801c4cc:	89bb      	ldrh	r3, [r7, #12]
 801c4ce:	4313      	orrs	r3, r2
 801c4d0:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801c4d2:	89bb      	ldrh	r3, [r7, #12]
 801c4d4:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801c4d8:	d804      	bhi.n	801c4e4 <tcp_parseopt+0x8c>
 801c4da:	89bb      	ldrh	r3, [r7, #12]
 801c4dc:	2b00      	cmp	r3, #0
 801c4de:	d001      	beq.n	801c4e4 <tcp_parseopt+0x8c>
 801c4e0:	89ba      	ldrh	r2, [r7, #12]
 801c4e2:	e001      	b.n	801c4e8 <tcp_parseopt+0x90>
 801c4e4:	f44f 7206 	mov.w	r2, #536	; 0x218
 801c4e8:	687b      	ldr	r3, [r7, #4]
 801c4ea:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 801c4ec:	e010      	b.n	801c510 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801c4ee:	f7ff ff7d 	bl	801c3ec <tcp_get_next_optbyte>
 801c4f2:	4603      	mov	r3, r0
 801c4f4:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801c4f6:	7afb      	ldrb	r3, [r7, #11]
 801c4f8:	2b01      	cmp	r3, #1
 801c4fa:	d914      	bls.n	801c526 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801c4fc:	7afb      	ldrb	r3, [r7, #11]
 801c4fe:	b29a      	uxth	r2, r3
 801c500:	4b0f      	ldr	r3, [pc, #60]	; (801c540 <tcp_parseopt+0xe8>)
 801c502:	881b      	ldrh	r3, [r3, #0]
 801c504:	4413      	add	r3, r2
 801c506:	b29b      	uxth	r3, r3
 801c508:	3b02      	subs	r3, #2
 801c50a:	b29a      	uxth	r2, r3
 801c50c:	4b0c      	ldr	r3, [pc, #48]	; (801c540 <tcp_parseopt+0xe8>)
 801c50e:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801c510:	4b0b      	ldr	r3, [pc, #44]	; (801c540 <tcp_parseopt+0xe8>)
 801c512:	881a      	ldrh	r2, [r3, #0]
 801c514:	4b09      	ldr	r3, [pc, #36]	; (801c53c <tcp_parseopt+0xe4>)
 801c516:	881b      	ldrh	r3, [r3, #0]
 801c518:	429a      	cmp	r2, r3
 801c51a:	d3b3      	bcc.n	801c484 <tcp_parseopt+0x2c>
 801c51c:	e004      	b.n	801c528 <tcp_parseopt+0xd0>
          return;
 801c51e:	bf00      	nop
 801c520:	e002      	b.n	801c528 <tcp_parseopt+0xd0>
            return;
 801c522:	bf00      	nop
 801c524:	e000      	b.n	801c528 <tcp_parseopt+0xd0>
            return;
 801c526:	bf00      	nop
      }
    }
  }
}
 801c528:	3710      	adds	r7, #16
 801c52a:	46bd      	mov	sp, r7
 801c52c:	bd80      	pop	{r7, pc}
 801c52e:	bf00      	nop
 801c530:	08029354 	.word	0x08029354
 801c534:	080297b8 	.word	0x080297b8
 801c538:	080293a0 	.word	0x080293a0
 801c53c:	20021e54 	.word	0x20021e54
 801c540:	20021e5c 	.word	0x20021e5c

0801c544 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801c544:	b480      	push	{r7}
 801c546:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801c548:	4b05      	ldr	r3, [pc, #20]	; (801c560 <tcp_trigger_input_pcb_close+0x1c>)
 801c54a:	781b      	ldrb	r3, [r3, #0]
 801c54c:	f043 0310 	orr.w	r3, r3, #16
 801c550:	b2da      	uxtb	r2, r3
 801c552:	4b03      	ldr	r3, [pc, #12]	; (801c560 <tcp_trigger_input_pcb_close+0x1c>)
 801c554:	701a      	strb	r2, [r3, #0]
}
 801c556:	bf00      	nop
 801c558:	46bd      	mov	sp, r7
 801c55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c55e:	4770      	bx	lr
 801c560:	20021e6d 	.word	0x20021e6d

0801c564 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801c564:	b580      	push	{r7, lr}
 801c566:	b084      	sub	sp, #16
 801c568:	af00      	add	r7, sp, #0
 801c56a:	60f8      	str	r0, [r7, #12]
 801c56c:	60b9      	str	r1, [r7, #8]
 801c56e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801c570:	68fb      	ldr	r3, [r7, #12]
 801c572:	2b00      	cmp	r3, #0
 801c574:	d00a      	beq.n	801c58c <tcp_route+0x28>
 801c576:	68fb      	ldr	r3, [r7, #12]
 801c578:	7a1b      	ldrb	r3, [r3, #8]
 801c57a:	2b00      	cmp	r3, #0
 801c57c:	d006      	beq.n	801c58c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801c57e:	68fb      	ldr	r3, [r7, #12]
 801c580:	7a1b      	ldrb	r3, [r3, #8]
 801c582:	4618      	mov	r0, r3
 801c584:	f7fb f810 	bl	80175a8 <netif_get_by_index>
 801c588:	4603      	mov	r3, r0
 801c58a:	e003      	b.n	801c594 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801c58c:	6878      	ldr	r0, [r7, #4]
 801c58e:	f003 fb3f 	bl	801fc10 <ip4_route>
 801c592:	4603      	mov	r3, r0
  }
}
 801c594:	4618      	mov	r0, r3
 801c596:	3710      	adds	r7, #16
 801c598:	46bd      	mov	sp, r7
 801c59a:	bd80      	pop	{r7, pc}

0801c59c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801c59c:	b590      	push	{r4, r7, lr}
 801c59e:	b087      	sub	sp, #28
 801c5a0:	af00      	add	r7, sp, #0
 801c5a2:	60f8      	str	r0, [r7, #12]
 801c5a4:	60b9      	str	r1, [r7, #8]
 801c5a6:	603b      	str	r3, [r7, #0]
 801c5a8:	4613      	mov	r3, r2
 801c5aa:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801c5ac:	68fb      	ldr	r3, [r7, #12]
 801c5ae:	2b00      	cmp	r3, #0
 801c5b0:	d105      	bne.n	801c5be <tcp_create_segment+0x22>
 801c5b2:	4b44      	ldr	r3, [pc, #272]	; (801c6c4 <tcp_create_segment+0x128>)
 801c5b4:	22a3      	movs	r2, #163	; 0xa3
 801c5b6:	4944      	ldr	r1, [pc, #272]	; (801c6c8 <tcp_create_segment+0x12c>)
 801c5b8:	4844      	ldr	r0, [pc, #272]	; (801c6cc <tcp_create_segment+0x130>)
 801c5ba:	f004 fe6b 	bl	8021294 <printf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801c5be:	68bb      	ldr	r3, [r7, #8]
 801c5c0:	2b00      	cmp	r3, #0
 801c5c2:	d105      	bne.n	801c5d0 <tcp_create_segment+0x34>
 801c5c4:	4b3f      	ldr	r3, [pc, #252]	; (801c6c4 <tcp_create_segment+0x128>)
 801c5c6:	22a4      	movs	r2, #164	; 0xa4
 801c5c8:	4941      	ldr	r1, [pc, #260]	; (801c6d0 <tcp_create_segment+0x134>)
 801c5ca:	4840      	ldr	r0, [pc, #256]	; (801c6cc <tcp_create_segment+0x130>)
 801c5cc:	f004 fe62 	bl	8021294 <printf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801c5d0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c5d4:	009b      	lsls	r3, r3, #2
 801c5d6:	b2db      	uxtb	r3, r3
 801c5d8:	f003 0304 	and.w	r3, r3, #4
 801c5dc:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801c5de:	2003      	movs	r0, #3
 801c5e0:	f7fa fc5e 	bl	8016ea0 <memp_malloc>
 801c5e4:	6138      	str	r0, [r7, #16]
 801c5e6:	693b      	ldr	r3, [r7, #16]
 801c5e8:	2b00      	cmp	r3, #0
 801c5ea:	d104      	bne.n	801c5f6 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801c5ec:	68b8      	ldr	r0, [r7, #8]
 801c5ee:	f7fb fb69 	bl	8017cc4 <pbuf_free>
    return NULL;
 801c5f2:	2300      	movs	r3, #0
 801c5f4:	e061      	b.n	801c6ba <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801c5f6:	693b      	ldr	r3, [r7, #16]
 801c5f8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801c5fc:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801c5fe:	693b      	ldr	r3, [r7, #16]
 801c600:	2200      	movs	r2, #0
 801c602:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801c604:	693b      	ldr	r3, [r7, #16]
 801c606:	68ba      	ldr	r2, [r7, #8]
 801c608:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801c60a:	68bb      	ldr	r3, [r7, #8]
 801c60c:	891a      	ldrh	r2, [r3, #8]
 801c60e:	7dfb      	ldrb	r3, [r7, #23]
 801c610:	b29b      	uxth	r3, r3
 801c612:	429a      	cmp	r2, r3
 801c614:	d205      	bcs.n	801c622 <tcp_create_segment+0x86>
 801c616:	4b2b      	ldr	r3, [pc, #172]	; (801c6c4 <tcp_create_segment+0x128>)
 801c618:	22b0      	movs	r2, #176	; 0xb0
 801c61a:	492e      	ldr	r1, [pc, #184]	; (801c6d4 <tcp_create_segment+0x138>)
 801c61c:	482b      	ldr	r0, [pc, #172]	; (801c6cc <tcp_create_segment+0x130>)
 801c61e:	f004 fe39 	bl	8021294 <printf>
  seg->len = p->tot_len - optlen;
 801c622:	68bb      	ldr	r3, [r7, #8]
 801c624:	891a      	ldrh	r2, [r3, #8]
 801c626:	7dfb      	ldrb	r3, [r7, #23]
 801c628:	b29b      	uxth	r3, r3
 801c62a:	1ad3      	subs	r3, r2, r3
 801c62c:	b29a      	uxth	r2, r3
 801c62e:	693b      	ldr	r3, [r7, #16]
 801c630:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801c632:	2114      	movs	r1, #20
 801c634:	68b8      	ldr	r0, [r7, #8]
 801c636:	f7fb faaf 	bl	8017b98 <pbuf_add_header>
 801c63a:	4603      	mov	r3, r0
 801c63c:	2b00      	cmp	r3, #0
 801c63e:	d004      	beq.n	801c64a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801c640:	6938      	ldr	r0, [r7, #16]
 801c642:	f7fd f818 	bl	8019676 <tcp_seg_free>
    return NULL;
 801c646:	2300      	movs	r3, #0
 801c648:	e037      	b.n	801c6ba <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801c64a:	693b      	ldr	r3, [r7, #16]
 801c64c:	685b      	ldr	r3, [r3, #4]
 801c64e:	685a      	ldr	r2, [r3, #4]
 801c650:	693b      	ldr	r3, [r7, #16]
 801c652:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801c654:	68fb      	ldr	r3, [r7, #12]
 801c656:	8ada      	ldrh	r2, [r3, #22]
 801c658:	693b      	ldr	r3, [r7, #16]
 801c65a:	68dc      	ldr	r4, [r3, #12]
 801c65c:	4610      	mov	r0, r2
 801c65e:	f7f9 ff41 	bl	80164e4 <lwip_htons>
 801c662:	4603      	mov	r3, r0
 801c664:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801c666:	68fb      	ldr	r3, [r7, #12]
 801c668:	8b1a      	ldrh	r2, [r3, #24]
 801c66a:	693b      	ldr	r3, [r7, #16]
 801c66c:	68dc      	ldr	r4, [r3, #12]
 801c66e:	4610      	mov	r0, r2
 801c670:	f7f9 ff38 	bl	80164e4 <lwip_htons>
 801c674:	4603      	mov	r3, r0
 801c676:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801c678:	693b      	ldr	r3, [r7, #16]
 801c67a:	68dc      	ldr	r4, [r3, #12]
 801c67c:	6838      	ldr	r0, [r7, #0]
 801c67e:	f7f9 ff46 	bl	801650e <lwip_htonl>
 801c682:	4603      	mov	r3, r0
 801c684:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801c686:	7dfb      	ldrb	r3, [r7, #23]
 801c688:	089b      	lsrs	r3, r3, #2
 801c68a:	b2db      	uxtb	r3, r3
 801c68c:	b29b      	uxth	r3, r3
 801c68e:	3305      	adds	r3, #5
 801c690:	b29b      	uxth	r3, r3
 801c692:	031b      	lsls	r3, r3, #12
 801c694:	b29a      	uxth	r2, r3
 801c696:	79fb      	ldrb	r3, [r7, #7]
 801c698:	b29b      	uxth	r3, r3
 801c69a:	4313      	orrs	r3, r2
 801c69c:	b29a      	uxth	r2, r3
 801c69e:	693b      	ldr	r3, [r7, #16]
 801c6a0:	68dc      	ldr	r4, [r3, #12]
 801c6a2:	4610      	mov	r0, r2
 801c6a4:	f7f9 ff1e 	bl	80164e4 <lwip_htons>
 801c6a8:	4603      	mov	r3, r0
 801c6aa:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801c6ac:	693b      	ldr	r3, [r7, #16]
 801c6ae:	68db      	ldr	r3, [r3, #12]
 801c6b0:	2200      	movs	r2, #0
 801c6b2:	749a      	strb	r2, [r3, #18]
 801c6b4:	2200      	movs	r2, #0
 801c6b6:	74da      	strb	r2, [r3, #19]
  return seg;
 801c6b8:	693b      	ldr	r3, [r7, #16]
}
 801c6ba:	4618      	mov	r0, r3
 801c6bc:	371c      	adds	r7, #28
 801c6be:	46bd      	mov	sp, r7
 801c6c0:	bd90      	pop	{r4, r7, pc}
 801c6c2:	bf00      	nop
 801c6c4:	080297d4 	.word	0x080297d4
 801c6c8:	08029808 	.word	0x08029808
 801c6cc:	08029828 	.word	0x08029828
 801c6d0:	08029850 	.word	0x08029850
 801c6d4:	08029874 	.word	0x08029874

0801c6d8 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 801c6d8:	b580      	push	{r7, lr}
 801c6da:	b086      	sub	sp, #24
 801c6dc:	af00      	add	r7, sp, #0
 801c6de:	607b      	str	r3, [r7, #4]
 801c6e0:	4603      	mov	r3, r0
 801c6e2:	73fb      	strb	r3, [r7, #15]
 801c6e4:	460b      	mov	r3, r1
 801c6e6:	81bb      	strh	r3, [r7, #12]
 801c6e8:	4613      	mov	r3, r2
 801c6ea:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 801c6ec:	89bb      	ldrh	r3, [r7, #12]
 801c6ee:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 801c6f0:	687b      	ldr	r3, [r7, #4]
 801c6f2:	2b00      	cmp	r3, #0
 801c6f4:	d105      	bne.n	801c702 <tcp_pbuf_prealloc+0x2a>
 801c6f6:	4b30      	ldr	r3, [pc, #192]	; (801c7b8 <tcp_pbuf_prealloc+0xe0>)
 801c6f8:	22e8      	movs	r2, #232	; 0xe8
 801c6fa:	4930      	ldr	r1, [pc, #192]	; (801c7bc <tcp_pbuf_prealloc+0xe4>)
 801c6fc:	4830      	ldr	r0, [pc, #192]	; (801c7c0 <tcp_pbuf_prealloc+0xe8>)
 801c6fe:	f004 fdc9 	bl	8021294 <printf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801c702:	6a3b      	ldr	r3, [r7, #32]
 801c704:	2b00      	cmp	r3, #0
 801c706:	d105      	bne.n	801c714 <tcp_pbuf_prealloc+0x3c>
 801c708:	4b2b      	ldr	r3, [pc, #172]	; (801c7b8 <tcp_pbuf_prealloc+0xe0>)
 801c70a:	22e9      	movs	r2, #233	; 0xe9
 801c70c:	492d      	ldr	r1, [pc, #180]	; (801c7c4 <tcp_pbuf_prealloc+0xec>)
 801c70e:	482c      	ldr	r0, [pc, #176]	; (801c7c0 <tcp_pbuf_prealloc+0xe8>)
 801c710:	f004 fdc0 	bl	8021294 <printf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 801c714:	89ba      	ldrh	r2, [r7, #12]
 801c716:	897b      	ldrh	r3, [r7, #10]
 801c718:	429a      	cmp	r2, r3
 801c71a:	d221      	bcs.n	801c760 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801c71c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801c720:	f003 0302 	and.w	r3, r3, #2
 801c724:	2b00      	cmp	r3, #0
 801c726:	d111      	bne.n	801c74c <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 801c728:	6a3b      	ldr	r3, [r7, #32]
 801c72a:	8b5b      	ldrh	r3, [r3, #26]
 801c72c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801c730:	2b00      	cmp	r3, #0
 801c732:	d115      	bne.n	801c760 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 801c734:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c738:	2b00      	cmp	r3, #0
 801c73a:	d007      	beq.n	801c74c <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 801c73c:	6a3b      	ldr	r3, [r7, #32]
 801c73e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 801c740:	2b00      	cmp	r3, #0
 801c742:	d103      	bne.n	801c74c <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 801c744:	6a3b      	ldr	r3, [r7, #32]
 801c746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 801c748:	2b00      	cmp	r3, #0
 801c74a:	d009      	beq.n	801c760 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801c74c:	89bb      	ldrh	r3, [r7, #12]
 801c74e:	f203 231b 	addw	r3, r3, #539	; 0x21b
 801c752:	f023 0203 	bic.w	r2, r3, #3
 801c756:	897b      	ldrh	r3, [r7, #10]
 801c758:	4293      	cmp	r3, r2
 801c75a:	bf28      	it	cs
 801c75c:	4613      	movcs	r3, r2
 801c75e:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801c760:	8af9      	ldrh	r1, [r7, #22]
 801c762:	7bfb      	ldrb	r3, [r7, #15]
 801c764:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c768:	4618      	mov	r0, r3
 801c76a:	f7fa ffc7 	bl	80176fc <pbuf_alloc>
 801c76e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801c770:	693b      	ldr	r3, [r7, #16]
 801c772:	2b00      	cmp	r3, #0
 801c774:	d101      	bne.n	801c77a <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801c776:	2300      	movs	r3, #0
 801c778:	e019      	b.n	801c7ae <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801c77a:	693b      	ldr	r3, [r7, #16]
 801c77c:	681b      	ldr	r3, [r3, #0]
 801c77e:	2b00      	cmp	r3, #0
 801c780:	d006      	beq.n	801c790 <tcp_pbuf_prealloc+0xb8>
 801c782:	4b0d      	ldr	r3, [pc, #52]	; (801c7b8 <tcp_pbuf_prealloc+0xe0>)
 801c784:	f240 120b 	movw	r2, #267	; 0x10b
 801c788:	490f      	ldr	r1, [pc, #60]	; (801c7c8 <tcp_pbuf_prealloc+0xf0>)
 801c78a:	480d      	ldr	r0, [pc, #52]	; (801c7c0 <tcp_pbuf_prealloc+0xe8>)
 801c78c:	f004 fd82 	bl	8021294 <printf>
  *oversize = p->len - length;
 801c790:	693b      	ldr	r3, [r7, #16]
 801c792:	895a      	ldrh	r2, [r3, #10]
 801c794:	89bb      	ldrh	r3, [r7, #12]
 801c796:	1ad3      	subs	r3, r2, r3
 801c798:	b29a      	uxth	r2, r3
 801c79a:	687b      	ldr	r3, [r7, #4]
 801c79c:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801c79e:	693b      	ldr	r3, [r7, #16]
 801c7a0:	89ba      	ldrh	r2, [r7, #12]
 801c7a2:	811a      	strh	r2, [r3, #8]
 801c7a4:	693b      	ldr	r3, [r7, #16]
 801c7a6:	891a      	ldrh	r2, [r3, #8]
 801c7a8:	693b      	ldr	r3, [r7, #16]
 801c7aa:	815a      	strh	r2, [r3, #10]
  return p;
 801c7ac:	693b      	ldr	r3, [r7, #16]
}
 801c7ae:	4618      	mov	r0, r3
 801c7b0:	3718      	adds	r7, #24
 801c7b2:	46bd      	mov	sp, r7
 801c7b4:	bd80      	pop	{r7, pc}
 801c7b6:	bf00      	nop
 801c7b8:	080297d4 	.word	0x080297d4
 801c7bc:	0802988c 	.word	0x0802988c
 801c7c0:	08029828 	.word	0x08029828
 801c7c4:	080298b0 	.word	0x080298b0
 801c7c8:	080298d0 	.word	0x080298d0

0801c7cc <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 801c7cc:	b580      	push	{r7, lr}
 801c7ce:	b082      	sub	sp, #8
 801c7d0:	af00      	add	r7, sp, #0
 801c7d2:	6078      	str	r0, [r7, #4]
 801c7d4:	460b      	mov	r3, r1
 801c7d6:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 801c7d8:	687b      	ldr	r3, [r7, #4]
 801c7da:	2b00      	cmp	r3, #0
 801c7dc:	d106      	bne.n	801c7ec <tcp_write_checks+0x20>
 801c7de:	4b33      	ldr	r3, [pc, #204]	; (801c8ac <tcp_write_checks+0xe0>)
 801c7e0:	f240 1233 	movw	r2, #307	; 0x133
 801c7e4:	4932      	ldr	r1, [pc, #200]	; (801c8b0 <tcp_write_checks+0xe4>)
 801c7e6:	4833      	ldr	r0, [pc, #204]	; (801c8b4 <tcp_write_checks+0xe8>)
 801c7e8:	f004 fd54 	bl	8021294 <printf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 801c7ec:	687b      	ldr	r3, [r7, #4]
 801c7ee:	7d1b      	ldrb	r3, [r3, #20]
 801c7f0:	2b04      	cmp	r3, #4
 801c7f2:	d00e      	beq.n	801c812 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 801c7f4:	687b      	ldr	r3, [r7, #4]
 801c7f6:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 801c7f8:	2b07      	cmp	r3, #7
 801c7fa:	d00a      	beq.n	801c812 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 801c7fc:	687b      	ldr	r3, [r7, #4]
 801c7fe:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 801c800:	2b02      	cmp	r3, #2
 801c802:	d006      	beq.n	801c812 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 801c804:	687b      	ldr	r3, [r7, #4]
 801c806:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 801c808:	2b03      	cmp	r3, #3
 801c80a:	d002      	beq.n	801c812 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 801c80c:	f06f 030a 	mvn.w	r3, #10
 801c810:	e048      	b.n	801c8a4 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 801c812:	887b      	ldrh	r3, [r7, #2]
 801c814:	2b00      	cmp	r3, #0
 801c816:	d101      	bne.n	801c81c <tcp_write_checks+0x50>
    return ERR_OK;
 801c818:	2300      	movs	r3, #0
 801c81a:	e043      	b.n	801c8a4 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 801c81c:	687b      	ldr	r3, [r7, #4]
 801c81e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801c822:	887a      	ldrh	r2, [r7, #2]
 801c824:	429a      	cmp	r2, r3
 801c826:	d909      	bls.n	801c83c <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c828:	687b      	ldr	r3, [r7, #4]
 801c82a:	8b5b      	ldrh	r3, [r3, #26]
 801c82c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c830:	b29a      	uxth	r2, r3
 801c832:	687b      	ldr	r3, [r7, #4]
 801c834:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801c836:	f04f 33ff 	mov.w	r3, #4294967295
 801c83a:	e033      	b.n	801c8a4 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801c83c:	687b      	ldr	r3, [r7, #4]
 801c83e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801c842:	2b08      	cmp	r3, #8
 801c844:	d909      	bls.n	801c85a <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801c846:	687b      	ldr	r3, [r7, #4]
 801c848:	8b5b      	ldrh	r3, [r3, #26]
 801c84a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c84e:	b29a      	uxth	r2, r3
 801c850:	687b      	ldr	r3, [r7, #4]
 801c852:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801c854:	f04f 33ff 	mov.w	r3, #4294967295
 801c858:	e024      	b.n	801c8a4 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 801c85a:	687b      	ldr	r3, [r7, #4]
 801c85c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801c860:	2b00      	cmp	r3, #0
 801c862:	d00f      	beq.n	801c884 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801c864:	687b      	ldr	r3, [r7, #4]
 801c866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c868:	2b00      	cmp	r3, #0
 801c86a:	d11a      	bne.n	801c8a2 <tcp_write_checks+0xd6>
 801c86c:	687b      	ldr	r3, [r7, #4]
 801c86e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c870:	2b00      	cmp	r3, #0
 801c872:	d116      	bne.n	801c8a2 <tcp_write_checks+0xd6>
 801c874:	4b0d      	ldr	r3, [pc, #52]	; (801c8ac <tcp_write_checks+0xe0>)
 801c876:	f240 1255 	movw	r2, #341	; 0x155
 801c87a:	490f      	ldr	r1, [pc, #60]	; (801c8b8 <tcp_write_checks+0xec>)
 801c87c:	480d      	ldr	r0, [pc, #52]	; (801c8b4 <tcp_write_checks+0xe8>)
 801c87e:	f004 fd09 	bl	8021294 <printf>
 801c882:	e00e      	b.n	801c8a2 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801c884:	687b      	ldr	r3, [r7, #4]
 801c886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c888:	2b00      	cmp	r3, #0
 801c88a:	d103      	bne.n	801c894 <tcp_write_checks+0xc8>
 801c88c:	687b      	ldr	r3, [r7, #4]
 801c88e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c890:	2b00      	cmp	r3, #0
 801c892:	d006      	beq.n	801c8a2 <tcp_write_checks+0xd6>
 801c894:	4b05      	ldr	r3, [pc, #20]	; (801c8ac <tcp_write_checks+0xe0>)
 801c896:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801c89a:	4908      	ldr	r1, [pc, #32]	; (801c8bc <tcp_write_checks+0xf0>)
 801c89c:	4805      	ldr	r0, [pc, #20]	; (801c8b4 <tcp_write_checks+0xe8>)
 801c89e:	f004 fcf9 	bl	8021294 <printf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801c8a2:	2300      	movs	r3, #0
}
 801c8a4:	4618      	mov	r0, r3
 801c8a6:	3708      	adds	r7, #8
 801c8a8:	46bd      	mov	sp, r7
 801c8aa:	bd80      	pop	{r7, pc}
 801c8ac:	080297d4 	.word	0x080297d4
 801c8b0:	080298e4 	.word	0x080298e4
 801c8b4:	08029828 	.word	0x08029828
 801c8b8:	08029904 	.word	0x08029904
 801c8bc:	08029940 	.word	0x08029940

0801c8c0 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 801c8c0:	b590      	push	{r4, r7, lr}
 801c8c2:	b09b      	sub	sp, #108	; 0x6c
 801c8c4:	af04      	add	r7, sp, #16
 801c8c6:	60f8      	str	r0, [r7, #12]
 801c8c8:	60b9      	str	r1, [r7, #8]
 801c8ca:	4611      	mov	r1, r2
 801c8cc:	461a      	mov	r2, r3
 801c8ce:	460b      	mov	r3, r1
 801c8d0:	80fb      	strh	r3, [r7, #6]
 801c8d2:	4613      	mov	r3, r2
 801c8d4:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801c8d6:	2300      	movs	r3, #0
 801c8d8:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801c8da:	2300      	movs	r3, #0
 801c8dc:	653b      	str	r3, [r7, #80]	; 0x50
 801c8de:	2300      	movs	r3, #0
 801c8e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 801c8e2:	2300      	movs	r3, #0
 801c8e4:	64bb      	str	r3, [r7, #72]	; 0x48
 801c8e6:	2300      	movs	r3, #0
 801c8e8:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801c8ea:	2300      	movs	r3, #0
 801c8ec:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 801c8f0:	2300      	movs	r3, #0
 801c8f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801c8f6:	2300      	movs	r3, #0
 801c8f8:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801c8fa:	2300      	movs	r3, #0
 801c8fc:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801c8fe:	2300      	movs	r3, #0
 801c900:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801c902:	68fb      	ldr	r3, [r7, #12]
 801c904:	2b00      	cmp	r3, #0
 801c906:	d109      	bne.n	801c91c <tcp_write+0x5c>
 801c908:	4ba4      	ldr	r3, [pc, #656]	; (801cb9c <tcp_write+0x2dc>)
 801c90a:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801c90e:	49a4      	ldr	r1, [pc, #656]	; (801cba0 <tcp_write+0x2e0>)
 801c910:	48a4      	ldr	r0, [pc, #656]	; (801cba4 <tcp_write+0x2e4>)
 801c912:	f004 fcbf 	bl	8021294 <printf>
 801c916:	f06f 030f 	mvn.w	r3, #15
 801c91a:	e32a      	b.n	801cf72 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801c91c:	68fb      	ldr	r3, [r7, #12]
 801c91e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801c922:	085b      	lsrs	r3, r3, #1
 801c924:	b29a      	uxth	r2, r3
 801c926:	68fb      	ldr	r3, [r7, #12]
 801c928:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801c92a:	4293      	cmp	r3, r2
 801c92c:	bf28      	it	cs
 801c92e:	4613      	movcs	r3, r2
 801c930:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 801c932:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801c934:	2b00      	cmp	r3, #0
 801c936:	d102      	bne.n	801c93e <tcp_write+0x7e>
 801c938:	68fb      	ldr	r3, [r7, #12]
 801c93a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801c93c:	e000      	b.n	801c940 <tcp_write+0x80>
 801c93e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801c940:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801c942:	68bb      	ldr	r3, [r7, #8]
 801c944:	2b00      	cmp	r3, #0
 801c946:	d109      	bne.n	801c95c <tcp_write+0x9c>
 801c948:	4b94      	ldr	r3, [pc, #592]	; (801cb9c <tcp_write+0x2dc>)
 801c94a:	f240 12ad 	movw	r2, #429	; 0x1ad
 801c94e:	4996      	ldr	r1, [pc, #600]	; (801cba8 <tcp_write+0x2e8>)
 801c950:	4894      	ldr	r0, [pc, #592]	; (801cba4 <tcp_write+0x2e4>)
 801c952:	f004 fc9f 	bl	8021294 <printf>
 801c956:	f06f 030f 	mvn.w	r3, #15
 801c95a:	e30a      	b.n	801cf72 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 801c95c:	88fb      	ldrh	r3, [r7, #6]
 801c95e:	4619      	mov	r1, r3
 801c960:	68f8      	ldr	r0, [r7, #12]
 801c962:	f7ff ff33 	bl	801c7cc <tcp_write_checks>
 801c966:	4603      	mov	r3, r0
 801c968:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 801c96c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801c970:	2b00      	cmp	r3, #0
 801c972:	d002      	beq.n	801c97a <tcp_write+0xba>
    return err;
 801c974:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801c978:	e2fb      	b.n	801cf72 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 801c97a:	68fb      	ldr	r3, [r7, #12]
 801c97c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801c980:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801c984:	2300      	movs	r3, #0
 801c986:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801c98a:	68fb      	ldr	r3, [r7, #12]
 801c98c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c98e:	2b00      	cmp	r3, #0
 801c990:	f000 80f6 	beq.w	801cb80 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801c994:	68fb      	ldr	r3, [r7, #12]
 801c996:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c998:	653b      	str	r3, [r7, #80]	; 0x50
 801c99a:	e002      	b.n	801c9a2 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 801c99c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c99e:	681b      	ldr	r3, [r3, #0]
 801c9a0:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801c9a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c9a4:	681b      	ldr	r3, [r3, #0]
 801c9a6:	2b00      	cmp	r3, #0
 801c9a8:	d1f8      	bne.n	801c99c <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801c9aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c9ac:	7a9b      	ldrb	r3, [r3, #10]
 801c9ae:	009b      	lsls	r3, r3, #2
 801c9b0:	b29b      	uxth	r3, r3
 801c9b2:	f003 0304 	and.w	r3, r3, #4
 801c9b6:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801c9b8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801c9ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c9bc:	891b      	ldrh	r3, [r3, #8]
 801c9be:	4619      	mov	r1, r3
 801c9c0:	8c3b      	ldrh	r3, [r7, #32]
 801c9c2:	440b      	add	r3, r1
 801c9c4:	429a      	cmp	r2, r3
 801c9c6:	da06      	bge.n	801c9d6 <tcp_write+0x116>
 801c9c8:	4b74      	ldr	r3, [pc, #464]	; (801cb9c <tcp_write+0x2dc>)
 801c9ca:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801c9ce:	4977      	ldr	r1, [pc, #476]	; (801cbac <tcp_write+0x2ec>)
 801c9d0:	4874      	ldr	r0, [pc, #464]	; (801cba4 <tcp_write+0x2e4>)
 801c9d2:	f004 fc5f 	bl	8021294 <printf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801c9d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801c9d8:	891a      	ldrh	r2, [r3, #8]
 801c9da:	8c3b      	ldrh	r3, [r7, #32]
 801c9dc:	4413      	add	r3, r2
 801c9de:	b29b      	uxth	r3, r3
 801c9e0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801c9e2:	1ad3      	subs	r3, r2, r3
 801c9e4:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801c9e6:	68fb      	ldr	r3, [r7, #12]
 801c9e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801c9ec:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801c9ee:	8a7b      	ldrh	r3, [r7, #18]
 801c9f0:	2b00      	cmp	r3, #0
 801c9f2:	d026      	beq.n	801ca42 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801c9f4:	8a7b      	ldrh	r3, [r7, #18]
 801c9f6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801c9f8:	429a      	cmp	r2, r3
 801c9fa:	d206      	bcs.n	801ca0a <tcp_write+0x14a>
 801c9fc:	4b67      	ldr	r3, [pc, #412]	; (801cb9c <tcp_write+0x2dc>)
 801c9fe:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801ca02:	496b      	ldr	r1, [pc, #428]	; (801cbb0 <tcp_write+0x2f0>)
 801ca04:	4867      	ldr	r0, [pc, #412]	; (801cba4 <tcp_write+0x2e4>)
 801ca06:	f004 fc45 	bl	8021294 <printf>
      seg = last_unsent;
 801ca0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ca0c:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801ca0e:	8a7b      	ldrh	r3, [r7, #18]
 801ca10:	88fa      	ldrh	r2, [r7, #6]
 801ca12:	4293      	cmp	r3, r2
 801ca14:	bf28      	it	cs
 801ca16:	4613      	movcs	r3, r2
 801ca18:	b29b      	uxth	r3, r3
 801ca1a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801ca1c:	4293      	cmp	r3, r2
 801ca1e:	bf28      	it	cs
 801ca20:	4613      	movcs	r3, r2
 801ca22:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 801ca24:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801ca28:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801ca2a:	4413      	add	r3, r2
 801ca2c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 801ca30:	8a7a      	ldrh	r2, [r7, #18]
 801ca32:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801ca34:	1ad3      	subs	r3, r2, r3
 801ca36:	b29b      	uxth	r3, r3
 801ca38:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 801ca3a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801ca3c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801ca3e:	1ad3      	subs	r3, r2, r3
 801ca40:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801ca42:	8a7b      	ldrh	r3, [r7, #18]
 801ca44:	2b00      	cmp	r3, #0
 801ca46:	d00b      	beq.n	801ca60 <tcp_write+0x1a0>
 801ca48:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801ca4c:	88fb      	ldrh	r3, [r7, #6]
 801ca4e:	429a      	cmp	r2, r3
 801ca50:	d006      	beq.n	801ca60 <tcp_write+0x1a0>
 801ca52:	4b52      	ldr	r3, [pc, #328]	; (801cb9c <tcp_write+0x2dc>)
 801ca54:	f44f 7200 	mov.w	r2, #512	; 0x200
 801ca58:	4956      	ldr	r1, [pc, #344]	; (801cbb4 <tcp_write+0x2f4>)
 801ca5a:	4852      	ldr	r0, [pc, #328]	; (801cba4 <tcp_write+0x2e4>)
 801ca5c:	f004 fc1a 	bl	8021294 <printf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801ca60:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801ca64:	88fb      	ldrh	r3, [r7, #6]
 801ca66:	429a      	cmp	r2, r3
 801ca68:	f080 8167 	bcs.w	801cd3a <tcp_write+0x47a>
 801ca6c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801ca6e:	2b00      	cmp	r3, #0
 801ca70:	f000 8163 	beq.w	801cd3a <tcp_write+0x47a>
 801ca74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ca76:	891b      	ldrh	r3, [r3, #8]
 801ca78:	2b00      	cmp	r3, #0
 801ca7a:	f000 815e 	beq.w	801cd3a <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801ca7e:	88fa      	ldrh	r2, [r7, #6]
 801ca80:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801ca84:	1ad2      	subs	r2, r2, r3
 801ca86:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801ca88:	4293      	cmp	r3, r2
 801ca8a:	bfa8      	it	ge
 801ca8c:	4613      	movge	r3, r2
 801ca8e:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 801ca90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ca92:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801ca94:	797b      	ldrb	r3, [r7, #5]
 801ca96:	f003 0301 	and.w	r3, r3, #1
 801ca9a:	2b00      	cmp	r3, #0
 801ca9c:	d027      	beq.n	801caee <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801ca9e:	f107 0012 	add.w	r0, r7, #18
 801caa2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801caa4:	8bf9      	ldrh	r1, [r7, #30]
 801caa6:	2301      	movs	r3, #1
 801caa8:	9302      	str	r3, [sp, #8]
 801caaa:	797b      	ldrb	r3, [r7, #5]
 801caac:	9301      	str	r3, [sp, #4]
 801caae:	68fb      	ldr	r3, [r7, #12]
 801cab0:	9300      	str	r3, [sp, #0]
 801cab2:	4603      	mov	r3, r0
 801cab4:	2000      	movs	r0, #0
 801cab6:	f7ff fe0f 	bl	801c6d8 <tcp_pbuf_prealloc>
 801caba:	6578      	str	r0, [r7, #84]	; 0x54
 801cabc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801cabe:	2b00      	cmp	r3, #0
 801cac0:	f000 8225 	beq.w	801cf0e <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801cac4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801cac6:	6858      	ldr	r0, [r3, #4]
 801cac8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801cacc:	68ba      	ldr	r2, [r7, #8]
 801cace:	4413      	add	r3, r2
 801cad0:	8bfa      	ldrh	r2, [r7, #30]
 801cad2:	4619      	mov	r1, r3
 801cad4:	f004 fbae 	bl	8021234 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 801cad8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801cada:	f7fb f981 	bl	8017de0 <pbuf_clen>
 801cade:	4603      	mov	r3, r0
 801cae0:	461a      	mov	r2, r3
 801cae2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801cae6:	4413      	add	r3, r2
 801cae8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801caec:	e041      	b.n	801cb72 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801caee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801caf0:	685b      	ldr	r3, [r3, #4]
 801caf2:	637b      	str	r3, [r7, #52]	; 0x34
 801caf4:	e002      	b.n	801cafc <tcp_write+0x23c>
 801caf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801caf8:	681b      	ldr	r3, [r3, #0]
 801cafa:	637b      	str	r3, [r7, #52]	; 0x34
 801cafc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801cafe:	681b      	ldr	r3, [r3, #0]
 801cb00:	2b00      	cmp	r3, #0
 801cb02:	d1f8      	bne.n	801caf6 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801cb04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801cb06:	7b1b      	ldrb	r3, [r3, #12]
 801cb08:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801cb0c:	2b00      	cmp	r3, #0
 801cb0e:	d115      	bne.n	801cb3c <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801cb10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801cb12:	685b      	ldr	r3, [r3, #4]
 801cb14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801cb16:	8952      	ldrh	r2, [r2, #10]
 801cb18:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801cb1a:	68ba      	ldr	r2, [r7, #8]
 801cb1c:	429a      	cmp	r2, r3
 801cb1e:	d10d      	bne.n	801cb3c <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801cb20:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801cb24:	2b00      	cmp	r3, #0
 801cb26:	d006      	beq.n	801cb36 <tcp_write+0x276>
 801cb28:	4b1c      	ldr	r3, [pc, #112]	; (801cb9c <tcp_write+0x2dc>)
 801cb2a:	f240 2231 	movw	r2, #561	; 0x231
 801cb2e:	4922      	ldr	r1, [pc, #136]	; (801cbb8 <tcp_write+0x2f8>)
 801cb30:	481c      	ldr	r0, [pc, #112]	; (801cba4 <tcp_write+0x2e4>)
 801cb32:	f004 fbaf 	bl	8021294 <printf>
          extendlen = seglen;
 801cb36:	8bfb      	ldrh	r3, [r7, #30]
 801cb38:	87bb      	strh	r3, [r7, #60]	; 0x3c
 801cb3a:	e01a      	b.n	801cb72 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801cb3c:	8bfb      	ldrh	r3, [r7, #30]
 801cb3e:	2201      	movs	r2, #1
 801cb40:	4619      	mov	r1, r3
 801cb42:	2000      	movs	r0, #0
 801cb44:	f7fa fdda 	bl	80176fc <pbuf_alloc>
 801cb48:	6578      	str	r0, [r7, #84]	; 0x54
 801cb4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801cb4c:	2b00      	cmp	r3, #0
 801cb4e:	f000 81e0 	beq.w	801cf12 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801cb52:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801cb56:	68ba      	ldr	r2, [r7, #8]
 801cb58:	441a      	add	r2, r3
 801cb5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801cb5c:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801cb5e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801cb60:	f7fb f93e 	bl	8017de0 <pbuf_clen>
 801cb64:	4603      	mov	r3, r0
 801cb66:	461a      	mov	r2, r3
 801cb68:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801cb6c:	4413      	add	r3, r2
 801cb6e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801cb72:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801cb76:	8bfb      	ldrh	r3, [r7, #30]
 801cb78:	4413      	add	r3, r2
 801cb7a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801cb7e:	e0dc      	b.n	801cd3a <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801cb80:	68fb      	ldr	r3, [r7, #12]
 801cb82:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801cb86:	2b00      	cmp	r3, #0
 801cb88:	f000 80d7 	beq.w	801cd3a <tcp_write+0x47a>
 801cb8c:	4b03      	ldr	r3, [pc, #12]	; (801cb9c <tcp_write+0x2dc>)
 801cb8e:	f240 224a 	movw	r2, #586	; 0x24a
 801cb92:	490a      	ldr	r1, [pc, #40]	; (801cbbc <tcp_write+0x2fc>)
 801cb94:	4803      	ldr	r0, [pc, #12]	; (801cba4 <tcp_write+0x2e4>)
 801cb96:	f004 fb7d 	bl	8021294 <printf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801cb9a:	e0ce      	b.n	801cd3a <tcp_write+0x47a>
 801cb9c:	080297d4 	.word	0x080297d4
 801cba0:	08029974 	.word	0x08029974
 801cba4:	08029828 	.word	0x08029828
 801cba8:	0802998c 	.word	0x0802998c
 801cbac:	080299c0 	.word	0x080299c0
 801cbb0:	080299d8 	.word	0x080299d8
 801cbb4:	080299f8 	.word	0x080299f8
 801cbb8:	08029a18 	.word	0x08029a18
 801cbbc:	08029a44 	.word	0x08029a44
    struct pbuf *p;
    u16_t left = len - pos;
 801cbc0:	88fa      	ldrh	r2, [r7, #6]
 801cbc2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801cbc6:	1ad3      	subs	r3, r2, r3
 801cbc8:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801cbca:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801cbce:	b29b      	uxth	r3, r3
 801cbd0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801cbd2:	1ad3      	subs	r3, r2, r3
 801cbd4:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801cbd6:	8b7a      	ldrh	r2, [r7, #26]
 801cbd8:	8bbb      	ldrh	r3, [r7, #28]
 801cbda:	4293      	cmp	r3, r2
 801cbdc:	bf28      	it	cs
 801cbde:	4613      	movcs	r3, r2
 801cbe0:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801cbe2:	797b      	ldrb	r3, [r7, #5]
 801cbe4:	f003 0301 	and.w	r3, r3, #1
 801cbe8:	2b00      	cmp	r3, #0
 801cbea:	d036      	beq.n	801cc5a <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801cbec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801cbf0:	b29a      	uxth	r2, r3
 801cbf2:	8b3b      	ldrh	r3, [r7, #24]
 801cbf4:	4413      	add	r3, r2
 801cbf6:	b299      	uxth	r1, r3
 801cbf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801cbfa:	2b00      	cmp	r3, #0
 801cbfc:	bf0c      	ite	eq
 801cbfe:	2301      	moveq	r3, #1
 801cc00:	2300      	movne	r3, #0
 801cc02:	b2db      	uxtb	r3, r3
 801cc04:	f107 0012 	add.w	r0, r7, #18
 801cc08:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801cc0a:	9302      	str	r3, [sp, #8]
 801cc0c:	797b      	ldrb	r3, [r7, #5]
 801cc0e:	9301      	str	r3, [sp, #4]
 801cc10:	68fb      	ldr	r3, [r7, #12]
 801cc12:	9300      	str	r3, [sp, #0]
 801cc14:	4603      	mov	r3, r0
 801cc16:	2036      	movs	r0, #54	; 0x36
 801cc18:	f7ff fd5e 	bl	801c6d8 <tcp_pbuf_prealloc>
 801cc1c:	6338      	str	r0, [r7, #48]	; 0x30
 801cc1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cc20:	2b00      	cmp	r3, #0
 801cc22:	f000 8178 	beq.w	801cf16 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801cc26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cc28:	895b      	ldrh	r3, [r3, #10]
 801cc2a:	8b3a      	ldrh	r2, [r7, #24]
 801cc2c:	429a      	cmp	r2, r3
 801cc2e:	d906      	bls.n	801cc3e <tcp_write+0x37e>
 801cc30:	4b8c      	ldr	r3, [pc, #560]	; (801ce64 <tcp_write+0x5a4>)
 801cc32:	f240 2266 	movw	r2, #614	; 0x266
 801cc36:	498c      	ldr	r1, [pc, #560]	; (801ce68 <tcp_write+0x5a8>)
 801cc38:	488c      	ldr	r0, [pc, #560]	; (801ce6c <tcp_write+0x5ac>)
 801cc3a:	f004 fb2b 	bl	8021294 <printf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801cc3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cc40:	685a      	ldr	r2, [r3, #4]
 801cc42:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801cc46:	18d0      	adds	r0, r2, r3
 801cc48:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801cc4c:	68ba      	ldr	r2, [r7, #8]
 801cc4e:	4413      	add	r3, r2
 801cc50:	8b3a      	ldrh	r2, [r7, #24]
 801cc52:	4619      	mov	r1, r3
 801cc54:	f004 faee 	bl	8021234 <memcpy>
 801cc58:	e02f      	b.n	801ccba <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801cc5a:	8a7b      	ldrh	r3, [r7, #18]
 801cc5c:	2b00      	cmp	r3, #0
 801cc5e:	d006      	beq.n	801cc6e <tcp_write+0x3ae>
 801cc60:	4b80      	ldr	r3, [pc, #512]	; (801ce64 <tcp_write+0x5a4>)
 801cc62:	f240 2271 	movw	r2, #625	; 0x271
 801cc66:	4982      	ldr	r1, [pc, #520]	; (801ce70 <tcp_write+0x5b0>)
 801cc68:	4880      	ldr	r0, [pc, #512]	; (801ce6c <tcp_write+0x5ac>)
 801cc6a:	f004 fb13 	bl	8021294 <printf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801cc6e:	8b3b      	ldrh	r3, [r7, #24]
 801cc70:	2201      	movs	r2, #1
 801cc72:	4619      	mov	r1, r3
 801cc74:	2036      	movs	r0, #54	; 0x36
 801cc76:	f7fa fd41 	bl	80176fc <pbuf_alloc>
 801cc7a:	6178      	str	r0, [r7, #20]
 801cc7c:	697b      	ldr	r3, [r7, #20]
 801cc7e:	2b00      	cmp	r3, #0
 801cc80:	f000 814b 	beq.w	801cf1a <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801cc84:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801cc88:	68ba      	ldr	r2, [r7, #8]
 801cc8a:	441a      	add	r2, r3
 801cc8c:	697b      	ldr	r3, [r7, #20]
 801cc8e:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801cc90:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801cc94:	b29b      	uxth	r3, r3
 801cc96:	f44f 7220 	mov.w	r2, #640	; 0x280
 801cc9a:	4619      	mov	r1, r3
 801cc9c:	2036      	movs	r0, #54	; 0x36
 801cc9e:	f7fa fd2d 	bl	80176fc <pbuf_alloc>
 801cca2:	6338      	str	r0, [r7, #48]	; 0x30
 801cca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cca6:	2b00      	cmp	r3, #0
 801cca8:	d103      	bne.n	801ccb2 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801ccaa:	6978      	ldr	r0, [r7, #20]
 801ccac:	f7fb f80a 	bl	8017cc4 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 801ccb0:	e136      	b.n	801cf20 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801ccb2:	6979      	ldr	r1, [r7, #20]
 801ccb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ccb6:	f7fb f8d3 	bl	8017e60 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 801ccba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ccbc:	f7fb f890 	bl	8017de0 <pbuf_clen>
 801ccc0:	4603      	mov	r3, r0
 801ccc2:	461a      	mov	r2, r3
 801ccc4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801ccc8:	4413      	add	r3, r2
 801ccca:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801ccce:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801ccd2:	2b09      	cmp	r3, #9
 801ccd4:	d903      	bls.n	801ccde <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 801ccd6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ccd8:	f7fa fff4 	bl	8017cc4 <pbuf_free>
      goto memerr;
 801ccdc:	e120      	b.n	801cf20 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801ccde:	68fb      	ldr	r3, [r7, #12]
 801cce0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801cce2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801cce6:	441a      	add	r2, r3
 801cce8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ccec:	9300      	str	r3, [sp, #0]
 801ccee:	4613      	mov	r3, r2
 801ccf0:	2200      	movs	r2, #0
 801ccf2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801ccf4:	68f8      	ldr	r0, [r7, #12]
 801ccf6:	f7ff fc51 	bl	801c59c <tcp_create_segment>
 801ccfa:	64f8      	str	r0, [r7, #76]	; 0x4c
 801ccfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801ccfe:	2b00      	cmp	r3, #0
 801cd00:	f000 810d 	beq.w	801cf1e <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 801cd04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801cd06:	2b00      	cmp	r3, #0
 801cd08:	d102      	bne.n	801cd10 <tcp_write+0x450>
      queue = seg;
 801cd0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801cd0c:	647b      	str	r3, [r7, #68]	; 0x44
 801cd0e:	e00c      	b.n	801cd2a <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801cd10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801cd12:	2b00      	cmp	r3, #0
 801cd14:	d106      	bne.n	801cd24 <tcp_write+0x464>
 801cd16:	4b53      	ldr	r3, [pc, #332]	; (801ce64 <tcp_write+0x5a4>)
 801cd18:	f240 22ab 	movw	r2, #683	; 0x2ab
 801cd1c:	4955      	ldr	r1, [pc, #340]	; (801ce74 <tcp_write+0x5b4>)
 801cd1e:	4853      	ldr	r0, [pc, #332]	; (801ce6c <tcp_write+0x5ac>)
 801cd20:	f004 fab8 	bl	8021294 <printf>
      prev_seg->next = seg;
 801cd24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801cd26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801cd28:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801cd2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801cd2c:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801cd2e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801cd32:	8b3b      	ldrh	r3, [r7, #24]
 801cd34:	4413      	add	r3, r2
 801cd36:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 801cd3a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801cd3e:	88fb      	ldrh	r3, [r7, #6]
 801cd40:	429a      	cmp	r2, r3
 801cd42:	f4ff af3d 	bcc.w	801cbc0 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 801cd46:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801cd48:	2b00      	cmp	r3, #0
 801cd4a:	d02c      	beq.n	801cda6 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801cd4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801cd4e:	685b      	ldr	r3, [r3, #4]
 801cd50:	62fb      	str	r3, [r7, #44]	; 0x2c
 801cd52:	e01e      	b.n	801cd92 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 801cd54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cd56:	891a      	ldrh	r2, [r3, #8]
 801cd58:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801cd5a:	4413      	add	r3, r2
 801cd5c:	b29a      	uxth	r2, r3
 801cd5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cd60:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 801cd62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cd64:	681b      	ldr	r3, [r3, #0]
 801cd66:	2b00      	cmp	r3, #0
 801cd68:	d110      	bne.n	801cd8c <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801cd6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cd6c:	685b      	ldr	r3, [r3, #4]
 801cd6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801cd70:	8952      	ldrh	r2, [r2, #10]
 801cd72:	4413      	add	r3, r2
 801cd74:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801cd76:	68b9      	ldr	r1, [r7, #8]
 801cd78:	4618      	mov	r0, r3
 801cd7a:	f004 fa5b 	bl	8021234 <memcpy>
        p->len += oversize_used;
 801cd7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cd80:	895a      	ldrh	r2, [r3, #10]
 801cd82:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801cd84:	4413      	add	r3, r2
 801cd86:	b29a      	uxth	r2, r3
 801cd88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cd8a:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801cd8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cd8e:	681b      	ldr	r3, [r3, #0]
 801cd90:	62fb      	str	r3, [r7, #44]	; 0x2c
 801cd92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cd94:	2b00      	cmp	r3, #0
 801cd96:	d1dd      	bne.n	801cd54 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 801cd98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801cd9a:	891a      	ldrh	r2, [r3, #8]
 801cd9c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801cd9e:	4413      	add	r3, r2
 801cda0:	b29a      	uxth	r2, r3
 801cda2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801cda4:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 801cda6:	8a7a      	ldrh	r2, [r7, #18]
 801cda8:	68fb      	ldr	r3, [r7, #12]
 801cdaa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801cdae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801cdb0:	2b00      	cmp	r3, #0
 801cdb2:	d018      	beq.n	801cde6 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801cdb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801cdb6:	2b00      	cmp	r3, #0
 801cdb8:	d106      	bne.n	801cdc8 <tcp_write+0x508>
 801cdba:	4b2a      	ldr	r3, [pc, #168]	; (801ce64 <tcp_write+0x5a4>)
 801cdbc:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 801cdc0:	492d      	ldr	r1, [pc, #180]	; (801ce78 <tcp_write+0x5b8>)
 801cdc2:	482a      	ldr	r0, [pc, #168]	; (801ce6c <tcp_write+0x5ac>)
 801cdc4:	f004 fa66 	bl	8021294 <printf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 801cdc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801cdca:	685b      	ldr	r3, [r3, #4]
 801cdcc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801cdce:	4618      	mov	r0, r3
 801cdd0:	f7fb f846 	bl	8017e60 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801cdd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801cdd6:	891a      	ldrh	r2, [r3, #8]
 801cdd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801cdda:	891b      	ldrh	r3, [r3, #8]
 801cddc:	4413      	add	r3, r2
 801cdde:	b29a      	uxth	r2, r3
 801cde0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801cde2:	811a      	strh	r2, [r3, #8]
 801cde4:	e037      	b.n	801ce56 <tcp_write+0x596>
  } else if (extendlen > 0) {
 801cde6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801cde8:	2b00      	cmp	r3, #0
 801cdea:	d034      	beq.n	801ce56 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801cdec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801cdee:	2b00      	cmp	r3, #0
 801cdf0:	d003      	beq.n	801cdfa <tcp_write+0x53a>
 801cdf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801cdf4:	685b      	ldr	r3, [r3, #4]
 801cdf6:	2b00      	cmp	r3, #0
 801cdf8:	d106      	bne.n	801ce08 <tcp_write+0x548>
 801cdfa:	4b1a      	ldr	r3, [pc, #104]	; (801ce64 <tcp_write+0x5a4>)
 801cdfc:	f240 22e6 	movw	r2, #742	; 0x2e6
 801ce00:	491e      	ldr	r1, [pc, #120]	; (801ce7c <tcp_write+0x5bc>)
 801ce02:	481a      	ldr	r0, [pc, #104]	; (801ce6c <tcp_write+0x5ac>)
 801ce04:	f004 fa46 	bl	8021294 <printf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801ce08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ce0a:	685b      	ldr	r3, [r3, #4]
 801ce0c:	62bb      	str	r3, [r7, #40]	; 0x28
 801ce0e:	e009      	b.n	801ce24 <tcp_write+0x564>
      p->tot_len += extendlen;
 801ce10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce12:	891a      	ldrh	r2, [r3, #8]
 801ce14:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ce16:	4413      	add	r3, r2
 801ce18:	b29a      	uxth	r2, r3
 801ce1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce1c:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801ce1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce20:	681b      	ldr	r3, [r3, #0]
 801ce22:	62bb      	str	r3, [r7, #40]	; 0x28
 801ce24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce26:	681b      	ldr	r3, [r3, #0]
 801ce28:	2b00      	cmp	r3, #0
 801ce2a:	d1f1      	bne.n	801ce10 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 801ce2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce2e:	891a      	ldrh	r2, [r3, #8]
 801ce30:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ce32:	4413      	add	r3, r2
 801ce34:	b29a      	uxth	r2, r3
 801ce36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce38:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801ce3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce3c:	895a      	ldrh	r2, [r3, #10]
 801ce3e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ce40:	4413      	add	r3, r2
 801ce42:	b29a      	uxth	r2, r3
 801ce44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce46:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801ce48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ce4a:	891a      	ldrh	r2, [r3, #8]
 801ce4c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ce4e:	4413      	add	r3, r2
 801ce50:	b29a      	uxth	r2, r3
 801ce52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ce54:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801ce56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ce58:	2b00      	cmp	r3, #0
 801ce5a:	d111      	bne.n	801ce80 <tcp_write+0x5c0>
    pcb->unsent = queue;
 801ce5c:	68fb      	ldr	r3, [r7, #12]
 801ce5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801ce60:	66da      	str	r2, [r3, #108]	; 0x6c
 801ce62:	e010      	b.n	801ce86 <tcp_write+0x5c6>
 801ce64:	080297d4 	.word	0x080297d4
 801ce68:	08029a74 	.word	0x08029a74
 801ce6c:	08029828 	.word	0x08029828
 801ce70:	08029ab4 	.word	0x08029ab4
 801ce74:	08029ac4 	.word	0x08029ac4
 801ce78:	08029ad8 	.word	0x08029ad8
 801ce7c:	08029b10 	.word	0x08029b10
  } else {
    last_unsent->next = queue;
 801ce80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ce82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801ce84:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 801ce86:	68fb      	ldr	r3, [r7, #12]
 801ce88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801ce8a:	88fb      	ldrh	r3, [r7, #6]
 801ce8c:	441a      	add	r2, r3
 801ce8e:	68fb      	ldr	r3, [r7, #12]
 801ce90:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 801ce92:	68fb      	ldr	r3, [r7, #12]
 801ce94:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801ce98:	88fb      	ldrh	r3, [r7, #6]
 801ce9a:	1ad3      	subs	r3, r2, r3
 801ce9c:	b29a      	uxth	r2, r3
 801ce9e:	68fb      	ldr	r3, [r7, #12]
 801cea0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 801cea4:	68fb      	ldr	r3, [r7, #12]
 801cea6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801ceaa:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801ceae:	68fb      	ldr	r3, [r7, #12]
 801ceb0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801ceb4:	2b00      	cmp	r3, #0
 801ceb6:	d00e      	beq.n	801ced6 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 801ceb8:	68fb      	ldr	r3, [r7, #12]
 801ceba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801cebc:	2b00      	cmp	r3, #0
 801cebe:	d10a      	bne.n	801ced6 <tcp_write+0x616>
 801cec0:	68fb      	ldr	r3, [r7, #12]
 801cec2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801cec4:	2b00      	cmp	r3, #0
 801cec6:	d106      	bne.n	801ced6 <tcp_write+0x616>
 801cec8:	4b2c      	ldr	r3, [pc, #176]	; (801cf7c <tcp_write+0x6bc>)
 801ceca:	f240 3212 	movw	r2, #786	; 0x312
 801cece:	492c      	ldr	r1, [pc, #176]	; (801cf80 <tcp_write+0x6c0>)
 801ced0:	482c      	ldr	r0, [pc, #176]	; (801cf84 <tcp_write+0x6c4>)
 801ced2:	f004 f9df 	bl	8021294 <printf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801ced6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801ced8:	2b00      	cmp	r3, #0
 801ceda:	d016      	beq.n	801cf0a <tcp_write+0x64a>
 801cedc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801cede:	68db      	ldr	r3, [r3, #12]
 801cee0:	2b00      	cmp	r3, #0
 801cee2:	d012      	beq.n	801cf0a <tcp_write+0x64a>
 801cee4:	797b      	ldrb	r3, [r7, #5]
 801cee6:	f003 0302 	and.w	r3, r3, #2
 801ceea:	2b00      	cmp	r3, #0
 801ceec:	d10d      	bne.n	801cf0a <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801ceee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801cef0:	68db      	ldr	r3, [r3, #12]
 801cef2:	899b      	ldrh	r3, [r3, #12]
 801cef4:	b29c      	uxth	r4, r3
 801cef6:	2008      	movs	r0, #8
 801cef8:	f7f9 faf4 	bl	80164e4 <lwip_htons>
 801cefc:	4603      	mov	r3, r0
 801cefe:	461a      	mov	r2, r3
 801cf00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801cf02:	68db      	ldr	r3, [r3, #12]
 801cf04:	4322      	orrs	r2, r4
 801cf06:	b292      	uxth	r2, r2
 801cf08:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801cf0a:	2300      	movs	r3, #0
 801cf0c:	e031      	b.n	801cf72 <tcp_write+0x6b2>
          goto memerr;
 801cf0e:	bf00      	nop
 801cf10:	e006      	b.n	801cf20 <tcp_write+0x660>
            goto memerr;
 801cf12:	bf00      	nop
 801cf14:	e004      	b.n	801cf20 <tcp_write+0x660>
        goto memerr;
 801cf16:	bf00      	nop
 801cf18:	e002      	b.n	801cf20 <tcp_write+0x660>
        goto memerr;
 801cf1a:	bf00      	nop
 801cf1c:	e000      	b.n	801cf20 <tcp_write+0x660>
      goto memerr;
 801cf1e:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801cf20:	68fb      	ldr	r3, [r7, #12]
 801cf22:	8b5b      	ldrh	r3, [r3, #26]
 801cf24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801cf28:	b29a      	uxth	r2, r3
 801cf2a:	68fb      	ldr	r3, [r7, #12]
 801cf2c:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801cf2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801cf30:	2b00      	cmp	r3, #0
 801cf32:	d002      	beq.n	801cf3a <tcp_write+0x67a>
    pbuf_free(concat_p);
 801cf34:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801cf36:	f7fa fec5 	bl	8017cc4 <pbuf_free>
  }
  if (queue != NULL) {
 801cf3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801cf3c:	2b00      	cmp	r3, #0
 801cf3e:	d002      	beq.n	801cf46 <tcp_write+0x686>
    tcp_segs_free(queue);
 801cf40:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801cf42:	f7fc fb83 	bl	801964c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801cf46:	68fb      	ldr	r3, [r7, #12]
 801cf48:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801cf4c:	2b00      	cmp	r3, #0
 801cf4e:	d00e      	beq.n	801cf6e <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801cf50:	68fb      	ldr	r3, [r7, #12]
 801cf52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801cf54:	2b00      	cmp	r3, #0
 801cf56:	d10a      	bne.n	801cf6e <tcp_write+0x6ae>
 801cf58:	68fb      	ldr	r3, [r7, #12]
 801cf5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801cf5c:	2b00      	cmp	r3, #0
 801cf5e:	d106      	bne.n	801cf6e <tcp_write+0x6ae>
 801cf60:	4b06      	ldr	r3, [pc, #24]	; (801cf7c <tcp_write+0x6bc>)
 801cf62:	f240 3227 	movw	r2, #807	; 0x327
 801cf66:	4906      	ldr	r1, [pc, #24]	; (801cf80 <tcp_write+0x6c0>)
 801cf68:	4806      	ldr	r0, [pc, #24]	; (801cf84 <tcp_write+0x6c4>)
 801cf6a:	f004 f993 	bl	8021294 <printf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801cf6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 801cf72:	4618      	mov	r0, r3
 801cf74:	375c      	adds	r7, #92	; 0x5c
 801cf76:	46bd      	mov	sp, r7
 801cf78:	bd90      	pop	{r4, r7, pc}
 801cf7a:	bf00      	nop
 801cf7c:	080297d4 	.word	0x080297d4
 801cf80:	08029b48 	.word	0x08029b48
 801cf84:	08029828 	.word	0x08029828

0801cf88 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801cf88:	b590      	push	{r4, r7, lr}
 801cf8a:	b08b      	sub	sp, #44	; 0x2c
 801cf8c:	af02      	add	r7, sp, #8
 801cf8e:	6078      	str	r0, [r7, #4]
 801cf90:	460b      	mov	r3, r1
 801cf92:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801cf94:	2300      	movs	r3, #0
 801cf96:	61fb      	str	r3, [r7, #28]
 801cf98:	2300      	movs	r3, #0
 801cf9a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801cf9c:	2300      	movs	r3, #0
 801cf9e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801cfa0:	687b      	ldr	r3, [r7, #4]
 801cfa2:	2b00      	cmp	r3, #0
 801cfa4:	d106      	bne.n	801cfb4 <tcp_split_unsent_seg+0x2c>
 801cfa6:	4b95      	ldr	r3, [pc, #596]	; (801d1fc <tcp_split_unsent_seg+0x274>)
 801cfa8:	f240 324b 	movw	r2, #843	; 0x34b
 801cfac:	4994      	ldr	r1, [pc, #592]	; (801d200 <tcp_split_unsent_seg+0x278>)
 801cfae:	4895      	ldr	r0, [pc, #596]	; (801d204 <tcp_split_unsent_seg+0x27c>)
 801cfb0:	f004 f970 	bl	8021294 <printf>

  useg = pcb->unsent;
 801cfb4:	687b      	ldr	r3, [r7, #4]
 801cfb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801cfb8:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801cfba:	697b      	ldr	r3, [r7, #20]
 801cfbc:	2b00      	cmp	r3, #0
 801cfbe:	d102      	bne.n	801cfc6 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801cfc0:	f04f 33ff 	mov.w	r3, #4294967295
 801cfc4:	e116      	b.n	801d1f4 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801cfc6:	887b      	ldrh	r3, [r7, #2]
 801cfc8:	2b00      	cmp	r3, #0
 801cfca:	d109      	bne.n	801cfe0 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801cfcc:	4b8b      	ldr	r3, [pc, #556]	; (801d1fc <tcp_split_unsent_seg+0x274>)
 801cfce:	f240 3253 	movw	r2, #851	; 0x353
 801cfd2:	498d      	ldr	r1, [pc, #564]	; (801d208 <tcp_split_unsent_seg+0x280>)
 801cfd4:	488b      	ldr	r0, [pc, #556]	; (801d204 <tcp_split_unsent_seg+0x27c>)
 801cfd6:	f004 f95d 	bl	8021294 <printf>
    return ERR_VAL;
 801cfda:	f06f 0305 	mvn.w	r3, #5
 801cfde:	e109      	b.n	801d1f4 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801cfe0:	697b      	ldr	r3, [r7, #20]
 801cfe2:	891b      	ldrh	r3, [r3, #8]
 801cfe4:	887a      	ldrh	r2, [r7, #2]
 801cfe6:	429a      	cmp	r2, r3
 801cfe8:	d301      	bcc.n	801cfee <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801cfea:	2300      	movs	r3, #0
 801cfec:	e102      	b.n	801d1f4 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801cfee:	687b      	ldr	r3, [r7, #4]
 801cff0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801cff2:	887a      	ldrh	r2, [r7, #2]
 801cff4:	429a      	cmp	r2, r3
 801cff6:	d906      	bls.n	801d006 <tcp_split_unsent_seg+0x7e>
 801cff8:	4b80      	ldr	r3, [pc, #512]	; (801d1fc <tcp_split_unsent_seg+0x274>)
 801cffa:	f240 325b 	movw	r2, #859	; 0x35b
 801cffe:	4983      	ldr	r1, [pc, #524]	; (801d20c <tcp_split_unsent_seg+0x284>)
 801d000:	4880      	ldr	r0, [pc, #512]	; (801d204 <tcp_split_unsent_seg+0x27c>)
 801d002:	f004 f947 	bl	8021294 <printf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801d006:	697b      	ldr	r3, [r7, #20]
 801d008:	891b      	ldrh	r3, [r3, #8]
 801d00a:	2b00      	cmp	r3, #0
 801d00c:	d106      	bne.n	801d01c <tcp_split_unsent_seg+0x94>
 801d00e:	4b7b      	ldr	r3, [pc, #492]	; (801d1fc <tcp_split_unsent_seg+0x274>)
 801d010:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801d014:	497e      	ldr	r1, [pc, #504]	; (801d210 <tcp_split_unsent_seg+0x288>)
 801d016:	487b      	ldr	r0, [pc, #492]	; (801d204 <tcp_split_unsent_seg+0x27c>)
 801d018:	f004 f93c 	bl	8021294 <printf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801d01c:	697b      	ldr	r3, [r7, #20]
 801d01e:	7a9b      	ldrb	r3, [r3, #10]
 801d020:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801d022:	7bfb      	ldrb	r3, [r7, #15]
 801d024:	009b      	lsls	r3, r3, #2
 801d026:	b2db      	uxtb	r3, r3
 801d028:	f003 0304 	and.w	r3, r3, #4
 801d02c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801d02e:	697b      	ldr	r3, [r7, #20]
 801d030:	891a      	ldrh	r2, [r3, #8]
 801d032:	887b      	ldrh	r3, [r7, #2]
 801d034:	1ad3      	subs	r3, r2, r3
 801d036:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801d038:	7bbb      	ldrb	r3, [r7, #14]
 801d03a:	b29a      	uxth	r2, r3
 801d03c:	89bb      	ldrh	r3, [r7, #12]
 801d03e:	4413      	add	r3, r2
 801d040:	b29b      	uxth	r3, r3
 801d042:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d046:	4619      	mov	r1, r3
 801d048:	2036      	movs	r0, #54	; 0x36
 801d04a:	f7fa fb57 	bl	80176fc <pbuf_alloc>
 801d04e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801d050:	693b      	ldr	r3, [r7, #16]
 801d052:	2b00      	cmp	r3, #0
 801d054:	f000 80b7 	beq.w	801d1c6 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801d058:	697b      	ldr	r3, [r7, #20]
 801d05a:	685b      	ldr	r3, [r3, #4]
 801d05c:	891a      	ldrh	r2, [r3, #8]
 801d05e:	697b      	ldr	r3, [r7, #20]
 801d060:	891b      	ldrh	r3, [r3, #8]
 801d062:	1ad3      	subs	r3, r2, r3
 801d064:	b29a      	uxth	r2, r3
 801d066:	887b      	ldrh	r3, [r7, #2]
 801d068:	4413      	add	r3, r2
 801d06a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801d06c:	697b      	ldr	r3, [r7, #20]
 801d06e:	6858      	ldr	r0, [r3, #4]
 801d070:	693b      	ldr	r3, [r7, #16]
 801d072:	685a      	ldr	r2, [r3, #4]
 801d074:	7bbb      	ldrb	r3, [r7, #14]
 801d076:	18d1      	adds	r1, r2, r3
 801d078:	897b      	ldrh	r3, [r7, #10]
 801d07a:	89ba      	ldrh	r2, [r7, #12]
 801d07c:	f7fb f818 	bl	80180b0 <pbuf_copy_partial>
 801d080:	4603      	mov	r3, r0
 801d082:	461a      	mov	r2, r3
 801d084:	89bb      	ldrh	r3, [r7, #12]
 801d086:	4293      	cmp	r3, r2
 801d088:	f040 809f 	bne.w	801d1ca <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801d08c:	697b      	ldr	r3, [r7, #20]
 801d08e:	68db      	ldr	r3, [r3, #12]
 801d090:	899b      	ldrh	r3, [r3, #12]
 801d092:	b29b      	uxth	r3, r3
 801d094:	4618      	mov	r0, r3
 801d096:	f7f9 fa25 	bl	80164e4 <lwip_htons>
 801d09a:	4603      	mov	r3, r0
 801d09c:	b2db      	uxtb	r3, r3
 801d09e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801d0a2:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801d0a4:	2300      	movs	r3, #0
 801d0a6:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801d0a8:	7efb      	ldrb	r3, [r7, #27]
 801d0aa:	f003 0308 	and.w	r3, r3, #8
 801d0ae:	2b00      	cmp	r3, #0
 801d0b0:	d007      	beq.n	801d0c2 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801d0b2:	7efb      	ldrb	r3, [r7, #27]
 801d0b4:	f023 0308 	bic.w	r3, r3, #8
 801d0b8:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801d0ba:	7ebb      	ldrb	r3, [r7, #26]
 801d0bc:	f043 0308 	orr.w	r3, r3, #8
 801d0c0:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801d0c2:	7efb      	ldrb	r3, [r7, #27]
 801d0c4:	f003 0301 	and.w	r3, r3, #1
 801d0c8:	2b00      	cmp	r3, #0
 801d0ca:	d007      	beq.n	801d0dc <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801d0cc:	7efb      	ldrb	r3, [r7, #27]
 801d0ce:	f023 0301 	bic.w	r3, r3, #1
 801d0d2:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801d0d4:	7ebb      	ldrb	r3, [r7, #26]
 801d0d6:	f043 0301 	orr.w	r3, r3, #1
 801d0da:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801d0dc:	697b      	ldr	r3, [r7, #20]
 801d0de:	68db      	ldr	r3, [r3, #12]
 801d0e0:	685b      	ldr	r3, [r3, #4]
 801d0e2:	4618      	mov	r0, r3
 801d0e4:	f7f9 fa13 	bl	801650e <lwip_htonl>
 801d0e8:	4602      	mov	r2, r0
 801d0ea:	887b      	ldrh	r3, [r7, #2]
 801d0ec:	18d1      	adds	r1, r2, r3
 801d0ee:	7eba      	ldrb	r2, [r7, #26]
 801d0f0:	7bfb      	ldrb	r3, [r7, #15]
 801d0f2:	9300      	str	r3, [sp, #0]
 801d0f4:	460b      	mov	r3, r1
 801d0f6:	6939      	ldr	r1, [r7, #16]
 801d0f8:	6878      	ldr	r0, [r7, #4]
 801d0fa:	f7ff fa4f 	bl	801c59c <tcp_create_segment>
 801d0fe:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801d100:	69fb      	ldr	r3, [r7, #28]
 801d102:	2b00      	cmp	r3, #0
 801d104:	d063      	beq.n	801d1ce <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801d106:	697b      	ldr	r3, [r7, #20]
 801d108:	685b      	ldr	r3, [r3, #4]
 801d10a:	4618      	mov	r0, r3
 801d10c:	f7fa fe68 	bl	8017de0 <pbuf_clen>
 801d110:	4603      	mov	r3, r0
 801d112:	461a      	mov	r2, r3
 801d114:	687b      	ldr	r3, [r7, #4]
 801d116:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801d11a:	1a9b      	subs	r3, r3, r2
 801d11c:	b29a      	uxth	r2, r3
 801d11e:	687b      	ldr	r3, [r7, #4]
 801d120:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801d124:	697b      	ldr	r3, [r7, #20]
 801d126:	6858      	ldr	r0, [r3, #4]
 801d128:	697b      	ldr	r3, [r7, #20]
 801d12a:	685b      	ldr	r3, [r3, #4]
 801d12c:	891a      	ldrh	r2, [r3, #8]
 801d12e:	89bb      	ldrh	r3, [r7, #12]
 801d130:	1ad3      	subs	r3, r2, r3
 801d132:	b29b      	uxth	r3, r3
 801d134:	4619      	mov	r1, r3
 801d136:	f7fa fc3f 	bl	80179b8 <pbuf_realloc>
  useg->len -= remainder;
 801d13a:	697b      	ldr	r3, [r7, #20]
 801d13c:	891a      	ldrh	r2, [r3, #8]
 801d13e:	89bb      	ldrh	r3, [r7, #12]
 801d140:	1ad3      	subs	r3, r2, r3
 801d142:	b29a      	uxth	r2, r3
 801d144:	697b      	ldr	r3, [r7, #20]
 801d146:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801d148:	697b      	ldr	r3, [r7, #20]
 801d14a:	68db      	ldr	r3, [r3, #12]
 801d14c:	899b      	ldrh	r3, [r3, #12]
 801d14e:	b29c      	uxth	r4, r3
 801d150:	7efb      	ldrb	r3, [r7, #27]
 801d152:	b29b      	uxth	r3, r3
 801d154:	4618      	mov	r0, r3
 801d156:	f7f9 f9c5 	bl	80164e4 <lwip_htons>
 801d15a:	4603      	mov	r3, r0
 801d15c:	461a      	mov	r2, r3
 801d15e:	697b      	ldr	r3, [r7, #20]
 801d160:	68db      	ldr	r3, [r3, #12]
 801d162:	4322      	orrs	r2, r4
 801d164:	b292      	uxth	r2, r2
 801d166:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801d168:	697b      	ldr	r3, [r7, #20]
 801d16a:	685b      	ldr	r3, [r3, #4]
 801d16c:	4618      	mov	r0, r3
 801d16e:	f7fa fe37 	bl	8017de0 <pbuf_clen>
 801d172:	4603      	mov	r3, r0
 801d174:	461a      	mov	r2, r3
 801d176:	687b      	ldr	r3, [r7, #4]
 801d178:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801d17c:	4413      	add	r3, r2
 801d17e:	b29a      	uxth	r2, r3
 801d180:	687b      	ldr	r3, [r7, #4]
 801d182:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801d186:	69fb      	ldr	r3, [r7, #28]
 801d188:	685b      	ldr	r3, [r3, #4]
 801d18a:	4618      	mov	r0, r3
 801d18c:	f7fa fe28 	bl	8017de0 <pbuf_clen>
 801d190:	4603      	mov	r3, r0
 801d192:	461a      	mov	r2, r3
 801d194:	687b      	ldr	r3, [r7, #4]
 801d196:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801d19a:	4413      	add	r3, r2
 801d19c:	b29a      	uxth	r2, r3
 801d19e:	687b      	ldr	r3, [r7, #4]
 801d1a0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801d1a4:	697b      	ldr	r3, [r7, #20]
 801d1a6:	681a      	ldr	r2, [r3, #0]
 801d1a8:	69fb      	ldr	r3, [r7, #28]
 801d1aa:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801d1ac:	697b      	ldr	r3, [r7, #20]
 801d1ae:	69fa      	ldr	r2, [r7, #28]
 801d1b0:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801d1b2:	69fb      	ldr	r3, [r7, #28]
 801d1b4:	681b      	ldr	r3, [r3, #0]
 801d1b6:	2b00      	cmp	r3, #0
 801d1b8:	d103      	bne.n	801d1c2 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801d1ba:	687b      	ldr	r3, [r7, #4]
 801d1bc:	2200      	movs	r2, #0
 801d1be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801d1c2:	2300      	movs	r3, #0
 801d1c4:	e016      	b.n	801d1f4 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801d1c6:	bf00      	nop
 801d1c8:	e002      	b.n	801d1d0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801d1ca:	bf00      	nop
 801d1cc:	e000      	b.n	801d1d0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801d1ce:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801d1d0:	69fb      	ldr	r3, [r7, #28]
 801d1d2:	2b00      	cmp	r3, #0
 801d1d4:	d006      	beq.n	801d1e4 <tcp_split_unsent_seg+0x25c>
 801d1d6:	4b09      	ldr	r3, [pc, #36]	; (801d1fc <tcp_split_unsent_seg+0x274>)
 801d1d8:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801d1dc:	490d      	ldr	r1, [pc, #52]	; (801d214 <tcp_split_unsent_seg+0x28c>)
 801d1de:	4809      	ldr	r0, [pc, #36]	; (801d204 <tcp_split_unsent_seg+0x27c>)
 801d1e0:	f004 f858 	bl	8021294 <printf>
  if (p != NULL) {
 801d1e4:	693b      	ldr	r3, [r7, #16]
 801d1e6:	2b00      	cmp	r3, #0
 801d1e8:	d002      	beq.n	801d1f0 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801d1ea:	6938      	ldr	r0, [r7, #16]
 801d1ec:	f7fa fd6a 	bl	8017cc4 <pbuf_free>
  }

  return ERR_MEM;
 801d1f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 801d1f4:	4618      	mov	r0, r3
 801d1f6:	3724      	adds	r7, #36	; 0x24
 801d1f8:	46bd      	mov	sp, r7
 801d1fa:	bd90      	pop	{r4, r7, pc}
 801d1fc:	080297d4 	.word	0x080297d4
 801d200:	08029b68 	.word	0x08029b68
 801d204:	08029828 	.word	0x08029828
 801d208:	08029b8c 	.word	0x08029b8c
 801d20c:	08029bb0 	.word	0x08029bb0
 801d210:	08029bc0 	.word	0x08029bc0
 801d214:	08029bd0 	.word	0x08029bd0

0801d218 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801d218:	b590      	push	{r4, r7, lr}
 801d21a:	b085      	sub	sp, #20
 801d21c:	af00      	add	r7, sp, #0
 801d21e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801d220:	687b      	ldr	r3, [r7, #4]
 801d222:	2b00      	cmp	r3, #0
 801d224:	d106      	bne.n	801d234 <tcp_send_fin+0x1c>
 801d226:	4b21      	ldr	r3, [pc, #132]	; (801d2ac <tcp_send_fin+0x94>)
 801d228:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801d22c:	4920      	ldr	r1, [pc, #128]	; (801d2b0 <tcp_send_fin+0x98>)
 801d22e:	4821      	ldr	r0, [pc, #132]	; (801d2b4 <tcp_send_fin+0x9c>)
 801d230:	f004 f830 	bl	8021294 <printf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801d234:	687b      	ldr	r3, [r7, #4]
 801d236:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d238:	2b00      	cmp	r3, #0
 801d23a:	d02e      	beq.n	801d29a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801d23c:	687b      	ldr	r3, [r7, #4]
 801d23e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d240:	60fb      	str	r3, [r7, #12]
 801d242:	e002      	b.n	801d24a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801d244:	68fb      	ldr	r3, [r7, #12]
 801d246:	681b      	ldr	r3, [r3, #0]
 801d248:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801d24a:	68fb      	ldr	r3, [r7, #12]
 801d24c:	681b      	ldr	r3, [r3, #0]
 801d24e:	2b00      	cmp	r3, #0
 801d250:	d1f8      	bne.n	801d244 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801d252:	68fb      	ldr	r3, [r7, #12]
 801d254:	68db      	ldr	r3, [r3, #12]
 801d256:	899b      	ldrh	r3, [r3, #12]
 801d258:	b29b      	uxth	r3, r3
 801d25a:	4618      	mov	r0, r3
 801d25c:	f7f9 f942 	bl	80164e4 <lwip_htons>
 801d260:	4603      	mov	r3, r0
 801d262:	b2db      	uxtb	r3, r3
 801d264:	f003 0307 	and.w	r3, r3, #7
 801d268:	2b00      	cmp	r3, #0
 801d26a:	d116      	bne.n	801d29a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801d26c:	68fb      	ldr	r3, [r7, #12]
 801d26e:	68db      	ldr	r3, [r3, #12]
 801d270:	899b      	ldrh	r3, [r3, #12]
 801d272:	b29c      	uxth	r4, r3
 801d274:	2001      	movs	r0, #1
 801d276:	f7f9 f935 	bl	80164e4 <lwip_htons>
 801d27a:	4603      	mov	r3, r0
 801d27c:	461a      	mov	r2, r3
 801d27e:	68fb      	ldr	r3, [r7, #12]
 801d280:	68db      	ldr	r3, [r3, #12]
 801d282:	4322      	orrs	r2, r4
 801d284:	b292      	uxth	r2, r2
 801d286:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801d288:	687b      	ldr	r3, [r7, #4]
 801d28a:	8b5b      	ldrh	r3, [r3, #26]
 801d28c:	f043 0320 	orr.w	r3, r3, #32
 801d290:	b29a      	uxth	r2, r3
 801d292:	687b      	ldr	r3, [r7, #4]
 801d294:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801d296:	2300      	movs	r3, #0
 801d298:	e004      	b.n	801d2a4 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801d29a:	2101      	movs	r1, #1
 801d29c:	6878      	ldr	r0, [r7, #4]
 801d29e:	f000 f80b 	bl	801d2b8 <tcp_enqueue_flags>
 801d2a2:	4603      	mov	r3, r0
}
 801d2a4:	4618      	mov	r0, r3
 801d2a6:	3714      	adds	r7, #20
 801d2a8:	46bd      	mov	sp, r7
 801d2aa:	bd90      	pop	{r4, r7, pc}
 801d2ac:	080297d4 	.word	0x080297d4
 801d2b0:	08029bdc 	.word	0x08029bdc
 801d2b4:	08029828 	.word	0x08029828

0801d2b8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801d2b8:	b580      	push	{r7, lr}
 801d2ba:	b08a      	sub	sp, #40	; 0x28
 801d2bc:	af02      	add	r7, sp, #8
 801d2be:	6078      	str	r0, [r7, #4]
 801d2c0:	460b      	mov	r3, r1
 801d2c2:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801d2c4:	2300      	movs	r3, #0
 801d2c6:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801d2c8:	2300      	movs	r3, #0
 801d2ca:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801d2cc:	78fb      	ldrb	r3, [r7, #3]
 801d2ce:	f003 0303 	and.w	r3, r3, #3
 801d2d2:	2b00      	cmp	r3, #0
 801d2d4:	d106      	bne.n	801d2e4 <tcp_enqueue_flags+0x2c>
 801d2d6:	4b67      	ldr	r3, [pc, #412]	; (801d474 <tcp_enqueue_flags+0x1bc>)
 801d2d8:	f240 4211 	movw	r2, #1041	; 0x411
 801d2dc:	4966      	ldr	r1, [pc, #408]	; (801d478 <tcp_enqueue_flags+0x1c0>)
 801d2de:	4867      	ldr	r0, [pc, #412]	; (801d47c <tcp_enqueue_flags+0x1c4>)
 801d2e0:	f003 ffd8 	bl	8021294 <printf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801d2e4:	687b      	ldr	r3, [r7, #4]
 801d2e6:	2b00      	cmp	r3, #0
 801d2e8:	d106      	bne.n	801d2f8 <tcp_enqueue_flags+0x40>
 801d2ea:	4b62      	ldr	r3, [pc, #392]	; (801d474 <tcp_enqueue_flags+0x1bc>)
 801d2ec:	f240 4213 	movw	r2, #1043	; 0x413
 801d2f0:	4963      	ldr	r1, [pc, #396]	; (801d480 <tcp_enqueue_flags+0x1c8>)
 801d2f2:	4862      	ldr	r0, [pc, #392]	; (801d47c <tcp_enqueue_flags+0x1c4>)
 801d2f4:	f003 ffce 	bl	8021294 <printf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801d2f8:	78fb      	ldrb	r3, [r7, #3]
 801d2fa:	f003 0302 	and.w	r3, r3, #2
 801d2fe:	2b00      	cmp	r3, #0
 801d300:	d001      	beq.n	801d306 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801d302:	2301      	movs	r3, #1
 801d304:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801d306:	7ffb      	ldrb	r3, [r7, #31]
 801d308:	009b      	lsls	r3, r3, #2
 801d30a:	b2db      	uxtb	r3, r3
 801d30c:	f003 0304 	and.w	r3, r3, #4
 801d310:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801d312:	7dfb      	ldrb	r3, [r7, #23]
 801d314:	b29b      	uxth	r3, r3
 801d316:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d31a:	4619      	mov	r1, r3
 801d31c:	2036      	movs	r0, #54	; 0x36
 801d31e:	f7fa f9ed 	bl	80176fc <pbuf_alloc>
 801d322:	6138      	str	r0, [r7, #16]
 801d324:	693b      	ldr	r3, [r7, #16]
 801d326:	2b00      	cmp	r3, #0
 801d328:	d109      	bne.n	801d33e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d32a:	687b      	ldr	r3, [r7, #4]
 801d32c:	8b5b      	ldrh	r3, [r3, #26]
 801d32e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d332:	b29a      	uxth	r2, r3
 801d334:	687b      	ldr	r3, [r7, #4]
 801d336:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801d338:	f04f 33ff 	mov.w	r3, #4294967295
 801d33c:	e095      	b.n	801d46a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801d33e:	693b      	ldr	r3, [r7, #16]
 801d340:	895a      	ldrh	r2, [r3, #10]
 801d342:	7dfb      	ldrb	r3, [r7, #23]
 801d344:	b29b      	uxth	r3, r3
 801d346:	429a      	cmp	r2, r3
 801d348:	d206      	bcs.n	801d358 <tcp_enqueue_flags+0xa0>
 801d34a:	4b4a      	ldr	r3, [pc, #296]	; (801d474 <tcp_enqueue_flags+0x1bc>)
 801d34c:	f240 4239 	movw	r2, #1081	; 0x439
 801d350:	494c      	ldr	r1, [pc, #304]	; (801d484 <tcp_enqueue_flags+0x1cc>)
 801d352:	484a      	ldr	r0, [pc, #296]	; (801d47c <tcp_enqueue_flags+0x1c4>)
 801d354:	f003 ff9e 	bl	8021294 <printf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801d358:	687b      	ldr	r3, [r7, #4]
 801d35a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 801d35c:	78fa      	ldrb	r2, [r7, #3]
 801d35e:	7ffb      	ldrb	r3, [r7, #31]
 801d360:	9300      	str	r3, [sp, #0]
 801d362:	460b      	mov	r3, r1
 801d364:	6939      	ldr	r1, [r7, #16]
 801d366:	6878      	ldr	r0, [r7, #4]
 801d368:	f7ff f918 	bl	801c59c <tcp_create_segment>
 801d36c:	60f8      	str	r0, [r7, #12]
 801d36e:	68fb      	ldr	r3, [r7, #12]
 801d370:	2b00      	cmp	r3, #0
 801d372:	d109      	bne.n	801d388 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d374:	687b      	ldr	r3, [r7, #4]
 801d376:	8b5b      	ldrh	r3, [r3, #26]
 801d378:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d37c:	b29a      	uxth	r2, r3
 801d37e:	687b      	ldr	r3, [r7, #4]
 801d380:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801d382:	f04f 33ff 	mov.w	r3, #4294967295
 801d386:	e070      	b.n	801d46a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801d388:	68fb      	ldr	r3, [r7, #12]
 801d38a:	68db      	ldr	r3, [r3, #12]
 801d38c:	f003 0303 	and.w	r3, r3, #3
 801d390:	2b00      	cmp	r3, #0
 801d392:	d006      	beq.n	801d3a2 <tcp_enqueue_flags+0xea>
 801d394:	4b37      	ldr	r3, [pc, #220]	; (801d474 <tcp_enqueue_flags+0x1bc>)
 801d396:	f240 4242 	movw	r2, #1090	; 0x442
 801d39a:	493b      	ldr	r1, [pc, #236]	; (801d488 <tcp_enqueue_flags+0x1d0>)
 801d39c:	4837      	ldr	r0, [pc, #220]	; (801d47c <tcp_enqueue_flags+0x1c4>)
 801d39e:	f003 ff79 	bl	8021294 <printf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801d3a2:	68fb      	ldr	r3, [r7, #12]
 801d3a4:	891b      	ldrh	r3, [r3, #8]
 801d3a6:	2b00      	cmp	r3, #0
 801d3a8:	d006      	beq.n	801d3b8 <tcp_enqueue_flags+0x100>
 801d3aa:	4b32      	ldr	r3, [pc, #200]	; (801d474 <tcp_enqueue_flags+0x1bc>)
 801d3ac:	f240 4243 	movw	r2, #1091	; 0x443
 801d3b0:	4936      	ldr	r1, [pc, #216]	; (801d48c <tcp_enqueue_flags+0x1d4>)
 801d3b2:	4832      	ldr	r0, [pc, #200]	; (801d47c <tcp_enqueue_flags+0x1c4>)
 801d3b4:	f003 ff6e 	bl	8021294 <printf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801d3b8:	687b      	ldr	r3, [r7, #4]
 801d3ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d3bc:	2b00      	cmp	r3, #0
 801d3be:	d103      	bne.n	801d3c8 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801d3c0:	687b      	ldr	r3, [r7, #4]
 801d3c2:	68fa      	ldr	r2, [r7, #12]
 801d3c4:	66da      	str	r2, [r3, #108]	; 0x6c
 801d3c6:	e00d      	b.n	801d3e4 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801d3c8:	687b      	ldr	r3, [r7, #4]
 801d3ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d3cc:	61bb      	str	r3, [r7, #24]
 801d3ce:	e002      	b.n	801d3d6 <tcp_enqueue_flags+0x11e>
 801d3d0:	69bb      	ldr	r3, [r7, #24]
 801d3d2:	681b      	ldr	r3, [r3, #0]
 801d3d4:	61bb      	str	r3, [r7, #24]
 801d3d6:	69bb      	ldr	r3, [r7, #24]
 801d3d8:	681b      	ldr	r3, [r3, #0]
 801d3da:	2b00      	cmp	r3, #0
 801d3dc:	d1f8      	bne.n	801d3d0 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801d3de:	69bb      	ldr	r3, [r7, #24]
 801d3e0:	68fa      	ldr	r2, [r7, #12]
 801d3e2:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801d3e4:	687b      	ldr	r3, [r7, #4]
 801d3e6:	2200      	movs	r2, #0
 801d3e8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801d3ec:	78fb      	ldrb	r3, [r7, #3]
 801d3ee:	f003 0302 	and.w	r3, r3, #2
 801d3f2:	2b00      	cmp	r3, #0
 801d3f4:	d104      	bne.n	801d400 <tcp_enqueue_flags+0x148>
 801d3f6:	78fb      	ldrb	r3, [r7, #3]
 801d3f8:	f003 0301 	and.w	r3, r3, #1
 801d3fc:	2b00      	cmp	r3, #0
 801d3fe:	d004      	beq.n	801d40a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801d400:	687b      	ldr	r3, [r7, #4]
 801d402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d404:	1c5a      	adds	r2, r3, #1
 801d406:	687b      	ldr	r3, [r7, #4]
 801d408:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801d40a:	78fb      	ldrb	r3, [r7, #3]
 801d40c:	f003 0301 	and.w	r3, r3, #1
 801d410:	2b00      	cmp	r3, #0
 801d412:	d006      	beq.n	801d422 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801d414:	687b      	ldr	r3, [r7, #4]
 801d416:	8b5b      	ldrh	r3, [r3, #26]
 801d418:	f043 0320 	orr.w	r3, r3, #32
 801d41c:	b29a      	uxth	r2, r3
 801d41e:	687b      	ldr	r3, [r7, #4]
 801d420:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801d422:	68fb      	ldr	r3, [r7, #12]
 801d424:	685b      	ldr	r3, [r3, #4]
 801d426:	4618      	mov	r0, r3
 801d428:	f7fa fcda 	bl	8017de0 <pbuf_clen>
 801d42c:	4603      	mov	r3, r0
 801d42e:	461a      	mov	r2, r3
 801d430:	687b      	ldr	r3, [r7, #4]
 801d432:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801d436:	4413      	add	r3, r2
 801d438:	b29a      	uxth	r2, r3
 801d43a:	687b      	ldr	r3, [r7, #4]
 801d43c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801d440:	687b      	ldr	r3, [r7, #4]
 801d442:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801d446:	2b00      	cmp	r3, #0
 801d448:	d00e      	beq.n	801d468 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801d44a:	687b      	ldr	r3, [r7, #4]
 801d44c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d44e:	2b00      	cmp	r3, #0
 801d450:	d10a      	bne.n	801d468 <tcp_enqueue_flags+0x1b0>
 801d452:	687b      	ldr	r3, [r7, #4]
 801d454:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d456:	2b00      	cmp	r3, #0
 801d458:	d106      	bne.n	801d468 <tcp_enqueue_flags+0x1b0>
 801d45a:	4b06      	ldr	r3, [pc, #24]	; (801d474 <tcp_enqueue_flags+0x1bc>)
 801d45c:	f240 4265 	movw	r2, #1125	; 0x465
 801d460:	490b      	ldr	r1, [pc, #44]	; (801d490 <tcp_enqueue_flags+0x1d8>)
 801d462:	4806      	ldr	r0, [pc, #24]	; (801d47c <tcp_enqueue_flags+0x1c4>)
 801d464:	f003 ff16 	bl	8021294 <printf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801d468:	2300      	movs	r3, #0
}
 801d46a:	4618      	mov	r0, r3
 801d46c:	3720      	adds	r7, #32
 801d46e:	46bd      	mov	sp, r7
 801d470:	bd80      	pop	{r7, pc}
 801d472:	bf00      	nop
 801d474:	080297d4 	.word	0x080297d4
 801d478:	08029bf8 	.word	0x08029bf8
 801d47c:	08029828 	.word	0x08029828
 801d480:	08029c50 	.word	0x08029c50
 801d484:	08029c70 	.word	0x08029c70
 801d488:	08029cac 	.word	0x08029cac
 801d48c:	08029cc4 	.word	0x08029cc4
 801d490:	08029cf0 	.word	0x08029cf0

0801d494 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801d494:	b5b0      	push	{r4, r5, r7, lr}
 801d496:	b08a      	sub	sp, #40	; 0x28
 801d498:	af00      	add	r7, sp, #0
 801d49a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801d49c:	687b      	ldr	r3, [r7, #4]
 801d49e:	2b00      	cmp	r3, #0
 801d4a0:	d106      	bne.n	801d4b0 <tcp_output+0x1c>
 801d4a2:	4b8a      	ldr	r3, [pc, #552]	; (801d6cc <tcp_output+0x238>)
 801d4a4:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801d4a8:	4989      	ldr	r1, [pc, #548]	; (801d6d0 <tcp_output+0x23c>)
 801d4aa:	488a      	ldr	r0, [pc, #552]	; (801d6d4 <tcp_output+0x240>)
 801d4ac:	f003 fef2 	bl	8021294 <printf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801d4b0:	687b      	ldr	r3, [r7, #4]
 801d4b2:	7d1b      	ldrb	r3, [r3, #20]
 801d4b4:	2b01      	cmp	r3, #1
 801d4b6:	d106      	bne.n	801d4c6 <tcp_output+0x32>
 801d4b8:	4b84      	ldr	r3, [pc, #528]	; (801d6cc <tcp_output+0x238>)
 801d4ba:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801d4be:	4986      	ldr	r1, [pc, #536]	; (801d6d8 <tcp_output+0x244>)
 801d4c0:	4884      	ldr	r0, [pc, #528]	; (801d6d4 <tcp_output+0x240>)
 801d4c2:	f003 fee7 	bl	8021294 <printf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801d4c6:	4b85      	ldr	r3, [pc, #532]	; (801d6dc <tcp_output+0x248>)
 801d4c8:	681b      	ldr	r3, [r3, #0]
 801d4ca:	687a      	ldr	r2, [r7, #4]
 801d4cc:	429a      	cmp	r2, r3
 801d4ce:	d101      	bne.n	801d4d4 <tcp_output+0x40>
    return ERR_OK;
 801d4d0:	2300      	movs	r3, #0
 801d4d2:	e1ce      	b.n	801d872 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801d4d4:	687b      	ldr	r3, [r7, #4]
 801d4d6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801d4da:	687b      	ldr	r3, [r7, #4]
 801d4dc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801d4e0:	4293      	cmp	r3, r2
 801d4e2:	bf28      	it	cs
 801d4e4:	4613      	movcs	r3, r2
 801d4e6:	b29b      	uxth	r3, r3
 801d4e8:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801d4ea:	687b      	ldr	r3, [r7, #4]
 801d4ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d4ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801d4f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d4f2:	2b00      	cmp	r3, #0
 801d4f4:	d10b      	bne.n	801d50e <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801d4f6:	687b      	ldr	r3, [r7, #4]
 801d4f8:	8b5b      	ldrh	r3, [r3, #26]
 801d4fa:	f003 0302 	and.w	r3, r3, #2
 801d4fe:	2b00      	cmp	r3, #0
 801d500:	f000 81aa 	beq.w	801d858 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801d504:	6878      	ldr	r0, [r7, #4]
 801d506:	f000 fdcb 	bl	801e0a0 <tcp_send_empty_ack>
 801d50a:	4603      	mov	r3, r0
 801d50c:	e1b1      	b.n	801d872 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801d50e:	6879      	ldr	r1, [r7, #4]
 801d510:	687b      	ldr	r3, [r7, #4]
 801d512:	3304      	adds	r3, #4
 801d514:	461a      	mov	r2, r3
 801d516:	6878      	ldr	r0, [r7, #4]
 801d518:	f7ff f824 	bl	801c564 <tcp_route>
 801d51c:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801d51e:	697b      	ldr	r3, [r7, #20]
 801d520:	2b00      	cmp	r3, #0
 801d522:	d102      	bne.n	801d52a <tcp_output+0x96>
    return ERR_RTE;
 801d524:	f06f 0303 	mvn.w	r3, #3
 801d528:	e1a3      	b.n	801d872 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801d52a:	687b      	ldr	r3, [r7, #4]
 801d52c:	2b00      	cmp	r3, #0
 801d52e:	d003      	beq.n	801d538 <tcp_output+0xa4>
 801d530:	687b      	ldr	r3, [r7, #4]
 801d532:	681b      	ldr	r3, [r3, #0]
 801d534:	2b00      	cmp	r3, #0
 801d536:	d111      	bne.n	801d55c <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801d538:	697b      	ldr	r3, [r7, #20]
 801d53a:	2b00      	cmp	r3, #0
 801d53c:	d002      	beq.n	801d544 <tcp_output+0xb0>
 801d53e:	697b      	ldr	r3, [r7, #20]
 801d540:	3304      	adds	r3, #4
 801d542:	e000      	b.n	801d546 <tcp_output+0xb2>
 801d544:	2300      	movs	r3, #0
 801d546:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801d548:	693b      	ldr	r3, [r7, #16]
 801d54a:	2b00      	cmp	r3, #0
 801d54c:	d102      	bne.n	801d554 <tcp_output+0xc0>
      return ERR_RTE;
 801d54e:	f06f 0303 	mvn.w	r3, #3
 801d552:	e18e      	b.n	801d872 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801d554:	693b      	ldr	r3, [r7, #16]
 801d556:	681a      	ldr	r2, [r3, #0]
 801d558:	687b      	ldr	r3, [r7, #4]
 801d55a:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801d55c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d55e:	68db      	ldr	r3, [r3, #12]
 801d560:	685b      	ldr	r3, [r3, #4]
 801d562:	4618      	mov	r0, r3
 801d564:	f7f8 ffd3 	bl	801650e <lwip_htonl>
 801d568:	4602      	mov	r2, r0
 801d56a:	687b      	ldr	r3, [r7, #4]
 801d56c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801d56e:	1ad3      	subs	r3, r2, r3
 801d570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d572:	8912      	ldrh	r2, [r2, #8]
 801d574:	4413      	add	r3, r2
 801d576:	69ba      	ldr	r2, [r7, #24]
 801d578:	429a      	cmp	r2, r3
 801d57a:	d227      	bcs.n	801d5cc <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801d57c:	687b      	ldr	r3, [r7, #4]
 801d57e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801d582:	461a      	mov	r2, r3
 801d584:	69bb      	ldr	r3, [r7, #24]
 801d586:	4293      	cmp	r3, r2
 801d588:	d114      	bne.n	801d5b4 <tcp_output+0x120>
 801d58a:	687b      	ldr	r3, [r7, #4]
 801d58c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d58e:	2b00      	cmp	r3, #0
 801d590:	d110      	bne.n	801d5b4 <tcp_output+0x120>
 801d592:	687b      	ldr	r3, [r7, #4]
 801d594:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801d598:	2b00      	cmp	r3, #0
 801d59a:	d10b      	bne.n	801d5b4 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801d59c:	687b      	ldr	r3, [r7, #4]
 801d59e:	2200      	movs	r2, #0
 801d5a0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801d5a4:	687b      	ldr	r3, [r7, #4]
 801d5a6:	2201      	movs	r2, #1
 801d5a8:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 801d5ac:	687b      	ldr	r3, [r7, #4]
 801d5ae:	2200      	movs	r2, #0
 801d5b0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801d5b4:	687b      	ldr	r3, [r7, #4]
 801d5b6:	8b5b      	ldrh	r3, [r3, #26]
 801d5b8:	f003 0302 	and.w	r3, r3, #2
 801d5bc:	2b00      	cmp	r3, #0
 801d5be:	f000 814d 	beq.w	801d85c <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801d5c2:	6878      	ldr	r0, [r7, #4]
 801d5c4:	f000 fd6c 	bl	801e0a0 <tcp_send_empty_ack>
 801d5c8:	4603      	mov	r3, r0
 801d5ca:	e152      	b.n	801d872 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801d5cc:	687b      	ldr	r3, [r7, #4]
 801d5ce:	2200      	movs	r2, #0
 801d5d0:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801d5d4:	687b      	ldr	r3, [r7, #4]
 801d5d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d5d8:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801d5da:	6a3b      	ldr	r3, [r7, #32]
 801d5dc:	2b00      	cmp	r3, #0
 801d5de:	f000 811c 	beq.w	801d81a <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801d5e2:	e002      	b.n	801d5ea <tcp_output+0x156>
 801d5e4:	6a3b      	ldr	r3, [r7, #32]
 801d5e6:	681b      	ldr	r3, [r3, #0]
 801d5e8:	623b      	str	r3, [r7, #32]
 801d5ea:	6a3b      	ldr	r3, [r7, #32]
 801d5ec:	681b      	ldr	r3, [r3, #0]
 801d5ee:	2b00      	cmp	r3, #0
 801d5f0:	d1f8      	bne.n	801d5e4 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801d5f2:	e112      	b.n	801d81a <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801d5f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d5f6:	68db      	ldr	r3, [r3, #12]
 801d5f8:	899b      	ldrh	r3, [r3, #12]
 801d5fa:	b29b      	uxth	r3, r3
 801d5fc:	4618      	mov	r0, r3
 801d5fe:	f7f8 ff71 	bl	80164e4 <lwip_htons>
 801d602:	4603      	mov	r3, r0
 801d604:	b2db      	uxtb	r3, r3
 801d606:	f003 0304 	and.w	r3, r3, #4
 801d60a:	2b00      	cmp	r3, #0
 801d60c:	d006      	beq.n	801d61c <tcp_output+0x188>
 801d60e:	4b2f      	ldr	r3, [pc, #188]	; (801d6cc <tcp_output+0x238>)
 801d610:	f240 5236 	movw	r2, #1334	; 0x536
 801d614:	4932      	ldr	r1, [pc, #200]	; (801d6e0 <tcp_output+0x24c>)
 801d616:	482f      	ldr	r0, [pc, #188]	; (801d6d4 <tcp_output+0x240>)
 801d618:	f003 fe3c 	bl	8021294 <printf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801d61c:	687b      	ldr	r3, [r7, #4]
 801d61e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d620:	2b00      	cmp	r3, #0
 801d622:	d01f      	beq.n	801d664 <tcp_output+0x1d0>
 801d624:	687b      	ldr	r3, [r7, #4]
 801d626:	8b5b      	ldrh	r3, [r3, #26]
 801d628:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801d62c:	2b00      	cmp	r3, #0
 801d62e:	d119      	bne.n	801d664 <tcp_output+0x1d0>
 801d630:	687b      	ldr	r3, [r7, #4]
 801d632:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d634:	2b00      	cmp	r3, #0
 801d636:	d00b      	beq.n	801d650 <tcp_output+0x1bc>
 801d638:	687b      	ldr	r3, [r7, #4]
 801d63a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d63c:	681b      	ldr	r3, [r3, #0]
 801d63e:	2b00      	cmp	r3, #0
 801d640:	d110      	bne.n	801d664 <tcp_output+0x1d0>
 801d642:	687b      	ldr	r3, [r7, #4]
 801d644:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d646:	891a      	ldrh	r2, [r3, #8]
 801d648:	687b      	ldr	r3, [r7, #4]
 801d64a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801d64c:	429a      	cmp	r2, r3
 801d64e:	d209      	bcs.n	801d664 <tcp_output+0x1d0>
 801d650:	687b      	ldr	r3, [r7, #4]
 801d652:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801d656:	2b00      	cmp	r3, #0
 801d658:	d004      	beq.n	801d664 <tcp_output+0x1d0>
 801d65a:	687b      	ldr	r3, [r7, #4]
 801d65c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801d660:	2b08      	cmp	r3, #8
 801d662:	d901      	bls.n	801d668 <tcp_output+0x1d4>
 801d664:	2301      	movs	r3, #1
 801d666:	e000      	b.n	801d66a <tcp_output+0x1d6>
 801d668:	2300      	movs	r3, #0
 801d66a:	2b00      	cmp	r3, #0
 801d66c:	d106      	bne.n	801d67c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801d66e:	687b      	ldr	r3, [r7, #4]
 801d670:	8b5b      	ldrh	r3, [r3, #26]
 801d672:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801d676:	2b00      	cmp	r3, #0
 801d678:	f000 80e4 	beq.w	801d844 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801d67c:	687b      	ldr	r3, [r7, #4]
 801d67e:	7d1b      	ldrb	r3, [r3, #20]
 801d680:	2b02      	cmp	r3, #2
 801d682:	d00d      	beq.n	801d6a0 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801d684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d686:	68db      	ldr	r3, [r3, #12]
 801d688:	899b      	ldrh	r3, [r3, #12]
 801d68a:	b29c      	uxth	r4, r3
 801d68c:	2010      	movs	r0, #16
 801d68e:	f7f8 ff29 	bl	80164e4 <lwip_htons>
 801d692:	4603      	mov	r3, r0
 801d694:	461a      	mov	r2, r3
 801d696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d698:	68db      	ldr	r3, [r3, #12]
 801d69a:	4322      	orrs	r2, r4
 801d69c:	b292      	uxth	r2, r2
 801d69e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801d6a0:	697a      	ldr	r2, [r7, #20]
 801d6a2:	6879      	ldr	r1, [r7, #4]
 801d6a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801d6a6:	f000 f909 	bl	801d8bc <tcp_output_segment>
 801d6aa:	4603      	mov	r3, r0
 801d6ac:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801d6ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d6b2:	2b00      	cmp	r3, #0
 801d6b4:	d016      	beq.n	801d6e4 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d6b6:	687b      	ldr	r3, [r7, #4]
 801d6b8:	8b5b      	ldrh	r3, [r3, #26]
 801d6ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d6be:	b29a      	uxth	r2, r3
 801d6c0:	687b      	ldr	r3, [r7, #4]
 801d6c2:	835a      	strh	r2, [r3, #26]
      return err;
 801d6c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d6c8:	e0d3      	b.n	801d872 <tcp_output+0x3de>
 801d6ca:	bf00      	nop
 801d6cc:	080297d4 	.word	0x080297d4
 801d6d0:	08029d18 	.word	0x08029d18
 801d6d4:	08029828 	.word	0x08029828
 801d6d8:	08029d30 	.word	0x08029d30
 801d6dc:	20021e74 	.word	0x20021e74
 801d6e0:	08029d58 	.word	0x08029d58
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801d6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d6e6:	681a      	ldr	r2, [r3, #0]
 801d6e8:	687b      	ldr	r3, [r7, #4]
 801d6ea:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801d6ec:	687b      	ldr	r3, [r7, #4]
 801d6ee:	7d1b      	ldrb	r3, [r3, #20]
 801d6f0:	2b02      	cmp	r3, #2
 801d6f2:	d006      	beq.n	801d702 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801d6f4:	687b      	ldr	r3, [r7, #4]
 801d6f6:	8b5b      	ldrh	r3, [r3, #26]
 801d6f8:	f023 0303 	bic.w	r3, r3, #3
 801d6fc:	b29a      	uxth	r2, r3
 801d6fe:	687b      	ldr	r3, [r7, #4]
 801d700:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801d702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d704:	68db      	ldr	r3, [r3, #12]
 801d706:	685b      	ldr	r3, [r3, #4]
 801d708:	4618      	mov	r0, r3
 801d70a:	f7f8 ff00 	bl	801650e <lwip_htonl>
 801d70e:	4604      	mov	r4, r0
 801d710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d712:	891b      	ldrh	r3, [r3, #8]
 801d714:	461d      	mov	r5, r3
 801d716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d718:	68db      	ldr	r3, [r3, #12]
 801d71a:	899b      	ldrh	r3, [r3, #12]
 801d71c:	b29b      	uxth	r3, r3
 801d71e:	4618      	mov	r0, r3
 801d720:	f7f8 fee0 	bl	80164e4 <lwip_htons>
 801d724:	4603      	mov	r3, r0
 801d726:	b2db      	uxtb	r3, r3
 801d728:	f003 0303 	and.w	r3, r3, #3
 801d72c:	2b00      	cmp	r3, #0
 801d72e:	d001      	beq.n	801d734 <tcp_output+0x2a0>
 801d730:	2301      	movs	r3, #1
 801d732:	e000      	b.n	801d736 <tcp_output+0x2a2>
 801d734:	2300      	movs	r3, #0
 801d736:	442b      	add	r3, r5
 801d738:	4423      	add	r3, r4
 801d73a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801d73c:	687b      	ldr	r3, [r7, #4]
 801d73e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801d740:	68bb      	ldr	r3, [r7, #8]
 801d742:	1ad3      	subs	r3, r2, r3
 801d744:	2b00      	cmp	r3, #0
 801d746:	da02      	bge.n	801d74e <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801d748:	687b      	ldr	r3, [r7, #4]
 801d74a:	68ba      	ldr	r2, [r7, #8]
 801d74c:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801d74e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d750:	891b      	ldrh	r3, [r3, #8]
 801d752:	461c      	mov	r4, r3
 801d754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d756:	68db      	ldr	r3, [r3, #12]
 801d758:	899b      	ldrh	r3, [r3, #12]
 801d75a:	b29b      	uxth	r3, r3
 801d75c:	4618      	mov	r0, r3
 801d75e:	f7f8 fec1 	bl	80164e4 <lwip_htons>
 801d762:	4603      	mov	r3, r0
 801d764:	b2db      	uxtb	r3, r3
 801d766:	f003 0303 	and.w	r3, r3, #3
 801d76a:	2b00      	cmp	r3, #0
 801d76c:	d001      	beq.n	801d772 <tcp_output+0x2de>
 801d76e:	2301      	movs	r3, #1
 801d770:	e000      	b.n	801d774 <tcp_output+0x2e0>
 801d772:	2300      	movs	r3, #0
 801d774:	4423      	add	r3, r4
 801d776:	2b00      	cmp	r3, #0
 801d778:	d049      	beq.n	801d80e <tcp_output+0x37a>
      seg->next = NULL;
 801d77a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d77c:	2200      	movs	r2, #0
 801d77e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801d780:	687b      	ldr	r3, [r7, #4]
 801d782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d784:	2b00      	cmp	r3, #0
 801d786:	d105      	bne.n	801d794 <tcp_output+0x300>
        pcb->unacked = seg;
 801d788:	687b      	ldr	r3, [r7, #4]
 801d78a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d78c:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801d78e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d790:	623b      	str	r3, [r7, #32]
 801d792:	e03f      	b.n	801d814 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801d794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d796:	68db      	ldr	r3, [r3, #12]
 801d798:	685b      	ldr	r3, [r3, #4]
 801d79a:	4618      	mov	r0, r3
 801d79c:	f7f8 feb7 	bl	801650e <lwip_htonl>
 801d7a0:	4604      	mov	r4, r0
 801d7a2:	6a3b      	ldr	r3, [r7, #32]
 801d7a4:	68db      	ldr	r3, [r3, #12]
 801d7a6:	685b      	ldr	r3, [r3, #4]
 801d7a8:	4618      	mov	r0, r3
 801d7aa:	f7f8 feb0 	bl	801650e <lwip_htonl>
 801d7ae:	4603      	mov	r3, r0
 801d7b0:	1ae3      	subs	r3, r4, r3
 801d7b2:	2b00      	cmp	r3, #0
 801d7b4:	da24      	bge.n	801d800 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801d7b6:	687b      	ldr	r3, [r7, #4]
 801d7b8:	3370      	adds	r3, #112	; 0x70
 801d7ba:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801d7bc:	e002      	b.n	801d7c4 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801d7be:	69fb      	ldr	r3, [r7, #28]
 801d7c0:	681b      	ldr	r3, [r3, #0]
 801d7c2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801d7c4:	69fb      	ldr	r3, [r7, #28]
 801d7c6:	681b      	ldr	r3, [r3, #0]
 801d7c8:	2b00      	cmp	r3, #0
 801d7ca:	d011      	beq.n	801d7f0 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801d7cc:	69fb      	ldr	r3, [r7, #28]
 801d7ce:	681b      	ldr	r3, [r3, #0]
 801d7d0:	68db      	ldr	r3, [r3, #12]
 801d7d2:	685b      	ldr	r3, [r3, #4]
 801d7d4:	4618      	mov	r0, r3
 801d7d6:	f7f8 fe9a 	bl	801650e <lwip_htonl>
 801d7da:	4604      	mov	r4, r0
 801d7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d7de:	68db      	ldr	r3, [r3, #12]
 801d7e0:	685b      	ldr	r3, [r3, #4]
 801d7e2:	4618      	mov	r0, r3
 801d7e4:	f7f8 fe93 	bl	801650e <lwip_htonl>
 801d7e8:	4603      	mov	r3, r0
 801d7ea:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801d7ec:	2b00      	cmp	r3, #0
 801d7ee:	dbe6      	blt.n	801d7be <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801d7f0:	69fb      	ldr	r3, [r7, #28]
 801d7f2:	681a      	ldr	r2, [r3, #0]
 801d7f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d7f6:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801d7f8:	69fb      	ldr	r3, [r7, #28]
 801d7fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d7fc:	601a      	str	r2, [r3, #0]
 801d7fe:	e009      	b.n	801d814 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801d800:	6a3b      	ldr	r3, [r7, #32]
 801d802:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d804:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801d806:	6a3b      	ldr	r3, [r7, #32]
 801d808:	681b      	ldr	r3, [r3, #0]
 801d80a:	623b      	str	r3, [r7, #32]
 801d80c:	e002      	b.n	801d814 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801d80e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801d810:	f7fb ff31 	bl	8019676 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801d814:	687b      	ldr	r3, [r7, #4]
 801d816:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d818:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801d81a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d81c:	2b00      	cmp	r3, #0
 801d81e:	d012      	beq.n	801d846 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801d820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d822:	68db      	ldr	r3, [r3, #12]
 801d824:	685b      	ldr	r3, [r3, #4]
 801d826:	4618      	mov	r0, r3
 801d828:	f7f8 fe71 	bl	801650e <lwip_htonl>
 801d82c:	4602      	mov	r2, r0
 801d82e:	687b      	ldr	r3, [r7, #4]
 801d830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801d832:	1ad3      	subs	r3, r2, r3
 801d834:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d836:	8912      	ldrh	r2, [r2, #8]
 801d838:	4413      	add	r3, r2
  while (seg != NULL &&
 801d83a:	69ba      	ldr	r2, [r7, #24]
 801d83c:	429a      	cmp	r2, r3
 801d83e:	f4bf aed9 	bcs.w	801d5f4 <tcp_output+0x160>
 801d842:	e000      	b.n	801d846 <tcp_output+0x3b2>
      break;
 801d844:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801d846:	687b      	ldr	r3, [r7, #4]
 801d848:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d84a:	2b00      	cmp	r3, #0
 801d84c:	d108      	bne.n	801d860 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801d84e:	687b      	ldr	r3, [r7, #4]
 801d850:	2200      	movs	r2, #0
 801d852:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801d856:	e004      	b.n	801d862 <tcp_output+0x3ce>
    goto output_done;
 801d858:	bf00      	nop
 801d85a:	e002      	b.n	801d862 <tcp_output+0x3ce>
    goto output_done;
 801d85c:	bf00      	nop
 801d85e:	e000      	b.n	801d862 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801d860:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801d862:	687b      	ldr	r3, [r7, #4]
 801d864:	8b5b      	ldrh	r3, [r3, #26]
 801d866:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801d86a:	b29a      	uxth	r2, r3
 801d86c:	687b      	ldr	r3, [r7, #4]
 801d86e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801d870:	2300      	movs	r3, #0
}
 801d872:	4618      	mov	r0, r3
 801d874:	3728      	adds	r7, #40	; 0x28
 801d876:	46bd      	mov	sp, r7
 801d878:	bdb0      	pop	{r4, r5, r7, pc}
 801d87a:	bf00      	nop

0801d87c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801d87c:	b580      	push	{r7, lr}
 801d87e:	b082      	sub	sp, #8
 801d880:	af00      	add	r7, sp, #0
 801d882:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801d884:	687b      	ldr	r3, [r7, #4]
 801d886:	2b00      	cmp	r3, #0
 801d888:	d106      	bne.n	801d898 <tcp_output_segment_busy+0x1c>
 801d88a:	4b09      	ldr	r3, [pc, #36]	; (801d8b0 <tcp_output_segment_busy+0x34>)
 801d88c:	f240 529a 	movw	r2, #1434	; 0x59a
 801d890:	4908      	ldr	r1, [pc, #32]	; (801d8b4 <tcp_output_segment_busy+0x38>)
 801d892:	4809      	ldr	r0, [pc, #36]	; (801d8b8 <tcp_output_segment_busy+0x3c>)
 801d894:	f003 fcfe 	bl	8021294 <printf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801d898:	687b      	ldr	r3, [r7, #4]
 801d89a:	685b      	ldr	r3, [r3, #4]
 801d89c:	7b9b      	ldrb	r3, [r3, #14]
 801d89e:	2b01      	cmp	r3, #1
 801d8a0:	d001      	beq.n	801d8a6 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801d8a2:	2301      	movs	r3, #1
 801d8a4:	e000      	b.n	801d8a8 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801d8a6:	2300      	movs	r3, #0
}
 801d8a8:	4618      	mov	r0, r3
 801d8aa:	3708      	adds	r7, #8
 801d8ac:	46bd      	mov	sp, r7
 801d8ae:	bd80      	pop	{r7, pc}
 801d8b0:	080297d4 	.word	0x080297d4
 801d8b4:	08029d70 	.word	0x08029d70
 801d8b8:	08029828 	.word	0x08029828

0801d8bc <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801d8bc:	b5b0      	push	{r4, r5, r7, lr}
 801d8be:	b08c      	sub	sp, #48	; 0x30
 801d8c0:	af04      	add	r7, sp, #16
 801d8c2:	60f8      	str	r0, [r7, #12]
 801d8c4:	60b9      	str	r1, [r7, #8]
 801d8c6:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801d8c8:	68fb      	ldr	r3, [r7, #12]
 801d8ca:	2b00      	cmp	r3, #0
 801d8cc:	d106      	bne.n	801d8dc <tcp_output_segment+0x20>
 801d8ce:	4b63      	ldr	r3, [pc, #396]	; (801da5c <tcp_output_segment+0x1a0>)
 801d8d0:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801d8d4:	4962      	ldr	r1, [pc, #392]	; (801da60 <tcp_output_segment+0x1a4>)
 801d8d6:	4863      	ldr	r0, [pc, #396]	; (801da64 <tcp_output_segment+0x1a8>)
 801d8d8:	f003 fcdc 	bl	8021294 <printf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801d8dc:	68bb      	ldr	r3, [r7, #8]
 801d8de:	2b00      	cmp	r3, #0
 801d8e0:	d106      	bne.n	801d8f0 <tcp_output_segment+0x34>
 801d8e2:	4b5e      	ldr	r3, [pc, #376]	; (801da5c <tcp_output_segment+0x1a0>)
 801d8e4:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801d8e8:	495f      	ldr	r1, [pc, #380]	; (801da68 <tcp_output_segment+0x1ac>)
 801d8ea:	485e      	ldr	r0, [pc, #376]	; (801da64 <tcp_output_segment+0x1a8>)
 801d8ec:	f003 fcd2 	bl	8021294 <printf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801d8f0:	687b      	ldr	r3, [r7, #4]
 801d8f2:	2b00      	cmp	r3, #0
 801d8f4:	d106      	bne.n	801d904 <tcp_output_segment+0x48>
 801d8f6:	4b59      	ldr	r3, [pc, #356]	; (801da5c <tcp_output_segment+0x1a0>)
 801d8f8:	f240 52ba 	movw	r2, #1466	; 0x5ba
 801d8fc:	495b      	ldr	r1, [pc, #364]	; (801da6c <tcp_output_segment+0x1b0>)
 801d8fe:	4859      	ldr	r0, [pc, #356]	; (801da64 <tcp_output_segment+0x1a8>)
 801d900:	f003 fcc8 	bl	8021294 <printf>

  if (tcp_output_segment_busy(seg)) {
 801d904:	68f8      	ldr	r0, [r7, #12]
 801d906:	f7ff ffb9 	bl	801d87c <tcp_output_segment_busy>
 801d90a:	4603      	mov	r3, r0
 801d90c:	2b00      	cmp	r3, #0
 801d90e:	d001      	beq.n	801d914 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801d910:	2300      	movs	r3, #0
 801d912:	e09f      	b.n	801da54 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801d914:	68bb      	ldr	r3, [r7, #8]
 801d916:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801d918:	68fb      	ldr	r3, [r7, #12]
 801d91a:	68dc      	ldr	r4, [r3, #12]
 801d91c:	4610      	mov	r0, r2
 801d91e:	f7f8 fdf6 	bl	801650e <lwip_htonl>
 801d922:	4603      	mov	r3, r0
 801d924:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801d926:	68bb      	ldr	r3, [r7, #8]
 801d928:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801d92a:	68fb      	ldr	r3, [r7, #12]
 801d92c:	68dc      	ldr	r4, [r3, #12]
 801d92e:	4610      	mov	r0, r2
 801d930:	f7f8 fdd8 	bl	80164e4 <lwip_htons>
 801d934:	4603      	mov	r3, r0
 801d936:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801d938:	68bb      	ldr	r3, [r7, #8]
 801d93a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d93c:	68ba      	ldr	r2, [r7, #8]
 801d93e:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801d940:	441a      	add	r2, r3
 801d942:	68bb      	ldr	r3, [r7, #8]
 801d944:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801d946:	68fb      	ldr	r3, [r7, #12]
 801d948:	68db      	ldr	r3, [r3, #12]
 801d94a:	3314      	adds	r3, #20
 801d94c:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801d94e:	68fb      	ldr	r3, [r7, #12]
 801d950:	7a9b      	ldrb	r3, [r3, #10]
 801d952:	f003 0301 	and.w	r3, r3, #1
 801d956:	2b00      	cmp	r3, #0
 801d958:	d015      	beq.n	801d986 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801d95a:	68bb      	ldr	r3, [r7, #8]
 801d95c:	3304      	adds	r3, #4
 801d95e:	461a      	mov	r2, r3
 801d960:	6879      	ldr	r1, [r7, #4]
 801d962:	f44f 7006 	mov.w	r0, #536	; 0x218
 801d966:	f7fc fa33 	bl	8019dd0 <tcp_eff_send_mss_netif>
 801d96a:	4603      	mov	r3, r0
 801d96c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801d96e:	8b7b      	ldrh	r3, [r7, #26]
 801d970:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801d974:	4618      	mov	r0, r3
 801d976:	f7f8 fdca 	bl	801650e <lwip_htonl>
 801d97a:	4602      	mov	r2, r0
 801d97c:	69fb      	ldr	r3, [r7, #28]
 801d97e:	601a      	str	r2, [r3, #0]
    opts += 1;
 801d980:	69fb      	ldr	r3, [r7, #28]
 801d982:	3304      	adds	r3, #4
 801d984:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801d986:	68bb      	ldr	r3, [r7, #8]
 801d988:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801d98c:	2b00      	cmp	r3, #0
 801d98e:	da02      	bge.n	801d996 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801d990:	68bb      	ldr	r3, [r7, #8]
 801d992:	2200      	movs	r2, #0
 801d994:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801d996:	68bb      	ldr	r3, [r7, #8]
 801d998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d99a:	2b00      	cmp	r3, #0
 801d99c:	d10c      	bne.n	801d9b8 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801d99e:	4b34      	ldr	r3, [pc, #208]	; (801da70 <tcp_output_segment+0x1b4>)
 801d9a0:	681a      	ldr	r2, [r3, #0]
 801d9a2:	68bb      	ldr	r3, [r7, #8]
 801d9a4:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801d9a6:	68fb      	ldr	r3, [r7, #12]
 801d9a8:	68db      	ldr	r3, [r3, #12]
 801d9aa:	685b      	ldr	r3, [r3, #4]
 801d9ac:	4618      	mov	r0, r3
 801d9ae:	f7f8 fdae 	bl	801650e <lwip_htonl>
 801d9b2:	4602      	mov	r2, r0
 801d9b4:	68bb      	ldr	r3, [r7, #8]
 801d9b6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801d9b8:	68fb      	ldr	r3, [r7, #12]
 801d9ba:	68da      	ldr	r2, [r3, #12]
 801d9bc:	68fb      	ldr	r3, [r7, #12]
 801d9be:	685b      	ldr	r3, [r3, #4]
 801d9c0:	685b      	ldr	r3, [r3, #4]
 801d9c2:	1ad3      	subs	r3, r2, r3
 801d9c4:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801d9c6:	68fb      	ldr	r3, [r7, #12]
 801d9c8:	685b      	ldr	r3, [r3, #4]
 801d9ca:	8959      	ldrh	r1, [r3, #10]
 801d9cc:	68fb      	ldr	r3, [r7, #12]
 801d9ce:	685b      	ldr	r3, [r3, #4]
 801d9d0:	8b3a      	ldrh	r2, [r7, #24]
 801d9d2:	1a8a      	subs	r2, r1, r2
 801d9d4:	b292      	uxth	r2, r2
 801d9d6:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801d9d8:	68fb      	ldr	r3, [r7, #12]
 801d9da:	685b      	ldr	r3, [r3, #4]
 801d9dc:	8919      	ldrh	r1, [r3, #8]
 801d9de:	68fb      	ldr	r3, [r7, #12]
 801d9e0:	685b      	ldr	r3, [r3, #4]
 801d9e2:	8b3a      	ldrh	r2, [r7, #24]
 801d9e4:	1a8a      	subs	r2, r1, r2
 801d9e6:	b292      	uxth	r2, r2
 801d9e8:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801d9ea:	68fb      	ldr	r3, [r7, #12]
 801d9ec:	685b      	ldr	r3, [r3, #4]
 801d9ee:	68fa      	ldr	r2, [r7, #12]
 801d9f0:	68d2      	ldr	r2, [r2, #12]
 801d9f2:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801d9f4:	68fb      	ldr	r3, [r7, #12]
 801d9f6:	68db      	ldr	r3, [r3, #12]
 801d9f8:	2200      	movs	r2, #0
 801d9fa:	741a      	strb	r2, [r3, #16]
 801d9fc:	2200      	movs	r2, #0
 801d9fe:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801da00:	68fb      	ldr	r3, [r7, #12]
 801da02:	68db      	ldr	r3, [r3, #12]
 801da04:	f103 0214 	add.w	r2, r3, #20
 801da08:	68fb      	ldr	r3, [r7, #12]
 801da0a:	7a9b      	ldrb	r3, [r3, #10]
 801da0c:	009b      	lsls	r3, r3, #2
 801da0e:	f003 0304 	and.w	r3, r3, #4
 801da12:	4413      	add	r3, r2
 801da14:	69fa      	ldr	r2, [r7, #28]
 801da16:	429a      	cmp	r2, r3
 801da18:	d006      	beq.n	801da28 <tcp_output_segment+0x16c>
 801da1a:	4b10      	ldr	r3, [pc, #64]	; (801da5c <tcp_output_segment+0x1a0>)
 801da1c:	f240 621c 	movw	r2, #1564	; 0x61c
 801da20:	4914      	ldr	r1, [pc, #80]	; (801da74 <tcp_output_segment+0x1b8>)
 801da22:	4810      	ldr	r0, [pc, #64]	; (801da64 <tcp_output_segment+0x1a8>)
 801da24:	f003 fc36 	bl	8021294 <printf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801da28:	68fb      	ldr	r3, [r7, #12]
 801da2a:	6858      	ldr	r0, [r3, #4]
 801da2c:	68b9      	ldr	r1, [r7, #8]
 801da2e:	68bb      	ldr	r3, [r7, #8]
 801da30:	1d1c      	adds	r4, r3, #4
 801da32:	68bb      	ldr	r3, [r7, #8]
 801da34:	7add      	ldrb	r5, [r3, #11]
 801da36:	68bb      	ldr	r3, [r7, #8]
 801da38:	7a9b      	ldrb	r3, [r3, #10]
 801da3a:	687a      	ldr	r2, [r7, #4]
 801da3c:	9202      	str	r2, [sp, #8]
 801da3e:	2206      	movs	r2, #6
 801da40:	9201      	str	r2, [sp, #4]
 801da42:	9300      	str	r3, [sp, #0]
 801da44:	462b      	mov	r3, r5
 801da46:	4622      	mov	r2, r4
 801da48:	f002 faa0 	bl	801ff8c <ip4_output_if>
 801da4c:	4603      	mov	r3, r0
 801da4e:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801da50:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801da54:	4618      	mov	r0, r3
 801da56:	3720      	adds	r7, #32
 801da58:	46bd      	mov	sp, r7
 801da5a:	bdb0      	pop	{r4, r5, r7, pc}
 801da5c:	080297d4 	.word	0x080297d4
 801da60:	08029d98 	.word	0x08029d98
 801da64:	08029828 	.word	0x08029828
 801da68:	08029db8 	.word	0x08029db8
 801da6c:	08029dd8 	.word	0x08029dd8
 801da70:	20021e28 	.word	0x20021e28
 801da74:	08029dfc 	.word	0x08029dfc

0801da78 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801da78:	b5b0      	push	{r4, r5, r7, lr}
 801da7a:	b084      	sub	sp, #16
 801da7c:	af00      	add	r7, sp, #0
 801da7e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801da80:	687b      	ldr	r3, [r7, #4]
 801da82:	2b00      	cmp	r3, #0
 801da84:	d106      	bne.n	801da94 <tcp_rexmit_rto_prepare+0x1c>
 801da86:	4b31      	ldr	r3, [pc, #196]	; (801db4c <tcp_rexmit_rto_prepare+0xd4>)
 801da88:	f240 6263 	movw	r2, #1635	; 0x663
 801da8c:	4930      	ldr	r1, [pc, #192]	; (801db50 <tcp_rexmit_rto_prepare+0xd8>)
 801da8e:	4831      	ldr	r0, [pc, #196]	; (801db54 <tcp_rexmit_rto_prepare+0xdc>)
 801da90:	f003 fc00 	bl	8021294 <printf>

  if (pcb->unacked == NULL) {
 801da94:	687b      	ldr	r3, [r7, #4]
 801da96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801da98:	2b00      	cmp	r3, #0
 801da9a:	d102      	bne.n	801daa2 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801da9c:	f06f 0305 	mvn.w	r3, #5
 801daa0:	e050      	b.n	801db44 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801daa2:	687b      	ldr	r3, [r7, #4]
 801daa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801daa6:	60fb      	str	r3, [r7, #12]
 801daa8:	e00b      	b.n	801dac2 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801daaa:	68f8      	ldr	r0, [r7, #12]
 801daac:	f7ff fee6 	bl	801d87c <tcp_output_segment_busy>
 801dab0:	4603      	mov	r3, r0
 801dab2:	2b00      	cmp	r3, #0
 801dab4:	d002      	beq.n	801dabc <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801dab6:	f06f 0305 	mvn.w	r3, #5
 801daba:	e043      	b.n	801db44 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801dabc:	68fb      	ldr	r3, [r7, #12]
 801dabe:	681b      	ldr	r3, [r3, #0]
 801dac0:	60fb      	str	r3, [r7, #12]
 801dac2:	68fb      	ldr	r3, [r7, #12]
 801dac4:	681b      	ldr	r3, [r3, #0]
 801dac6:	2b00      	cmp	r3, #0
 801dac8:	d1ef      	bne.n	801daaa <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801daca:	68f8      	ldr	r0, [r7, #12]
 801dacc:	f7ff fed6 	bl	801d87c <tcp_output_segment_busy>
 801dad0:	4603      	mov	r3, r0
 801dad2:	2b00      	cmp	r3, #0
 801dad4:	d002      	beq.n	801dadc <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801dad6:	f06f 0305 	mvn.w	r3, #5
 801dada:	e033      	b.n	801db44 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801dadc:	687b      	ldr	r3, [r7, #4]
 801dade:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801dae0:	68fb      	ldr	r3, [r7, #12]
 801dae2:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801dae4:	687b      	ldr	r3, [r7, #4]
 801dae6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801dae8:	687b      	ldr	r3, [r7, #4]
 801daea:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801daec:	687b      	ldr	r3, [r7, #4]
 801daee:	2200      	movs	r2, #0
 801daf0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801daf2:	687b      	ldr	r3, [r7, #4]
 801daf4:	8b5b      	ldrh	r3, [r3, #26]
 801daf6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801dafa:	b29a      	uxth	r2, r3
 801dafc:	687b      	ldr	r3, [r7, #4]
 801dafe:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801db00:	68fb      	ldr	r3, [r7, #12]
 801db02:	68db      	ldr	r3, [r3, #12]
 801db04:	685b      	ldr	r3, [r3, #4]
 801db06:	4618      	mov	r0, r3
 801db08:	f7f8 fd01 	bl	801650e <lwip_htonl>
 801db0c:	4604      	mov	r4, r0
 801db0e:	68fb      	ldr	r3, [r7, #12]
 801db10:	891b      	ldrh	r3, [r3, #8]
 801db12:	461d      	mov	r5, r3
 801db14:	68fb      	ldr	r3, [r7, #12]
 801db16:	68db      	ldr	r3, [r3, #12]
 801db18:	899b      	ldrh	r3, [r3, #12]
 801db1a:	b29b      	uxth	r3, r3
 801db1c:	4618      	mov	r0, r3
 801db1e:	f7f8 fce1 	bl	80164e4 <lwip_htons>
 801db22:	4603      	mov	r3, r0
 801db24:	b2db      	uxtb	r3, r3
 801db26:	f003 0303 	and.w	r3, r3, #3
 801db2a:	2b00      	cmp	r3, #0
 801db2c:	d001      	beq.n	801db32 <tcp_rexmit_rto_prepare+0xba>
 801db2e:	2301      	movs	r3, #1
 801db30:	e000      	b.n	801db34 <tcp_rexmit_rto_prepare+0xbc>
 801db32:	2300      	movs	r3, #0
 801db34:	442b      	add	r3, r5
 801db36:	18e2      	adds	r2, r4, r3
 801db38:	687b      	ldr	r3, [r7, #4]
 801db3a:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801db3c:	687b      	ldr	r3, [r7, #4]
 801db3e:	2200      	movs	r2, #0
 801db40:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801db42:	2300      	movs	r3, #0
}
 801db44:	4618      	mov	r0, r3
 801db46:	3710      	adds	r7, #16
 801db48:	46bd      	mov	sp, r7
 801db4a:	bdb0      	pop	{r4, r5, r7, pc}
 801db4c:	080297d4 	.word	0x080297d4
 801db50:	08029e10 	.word	0x08029e10
 801db54:	08029828 	.word	0x08029828

0801db58 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801db58:	b580      	push	{r7, lr}
 801db5a:	b082      	sub	sp, #8
 801db5c:	af00      	add	r7, sp, #0
 801db5e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801db60:	687b      	ldr	r3, [r7, #4]
 801db62:	2b00      	cmp	r3, #0
 801db64:	d106      	bne.n	801db74 <tcp_rexmit_rto_commit+0x1c>
 801db66:	4b0d      	ldr	r3, [pc, #52]	; (801db9c <tcp_rexmit_rto_commit+0x44>)
 801db68:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801db6c:	490c      	ldr	r1, [pc, #48]	; (801dba0 <tcp_rexmit_rto_commit+0x48>)
 801db6e:	480d      	ldr	r0, [pc, #52]	; (801dba4 <tcp_rexmit_rto_commit+0x4c>)
 801db70:	f003 fb90 	bl	8021294 <printf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801db74:	687b      	ldr	r3, [r7, #4]
 801db76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801db7a:	2bff      	cmp	r3, #255	; 0xff
 801db7c:	d007      	beq.n	801db8e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801db7e:	687b      	ldr	r3, [r7, #4]
 801db80:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801db84:	3301      	adds	r3, #1
 801db86:	b2da      	uxtb	r2, r3
 801db88:	687b      	ldr	r3, [r7, #4]
 801db8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801db8e:	6878      	ldr	r0, [r7, #4]
 801db90:	f7ff fc80 	bl	801d494 <tcp_output>
}
 801db94:	bf00      	nop
 801db96:	3708      	adds	r7, #8
 801db98:	46bd      	mov	sp, r7
 801db9a:	bd80      	pop	{r7, pc}
 801db9c:	080297d4 	.word	0x080297d4
 801dba0:	08029e34 	.word	0x08029e34
 801dba4:	08029828 	.word	0x08029828

0801dba8 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801dba8:	b580      	push	{r7, lr}
 801dbaa:	b082      	sub	sp, #8
 801dbac:	af00      	add	r7, sp, #0
 801dbae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801dbb0:	687b      	ldr	r3, [r7, #4]
 801dbb2:	2b00      	cmp	r3, #0
 801dbb4:	d106      	bne.n	801dbc4 <tcp_rexmit_rto+0x1c>
 801dbb6:	4b0a      	ldr	r3, [pc, #40]	; (801dbe0 <tcp_rexmit_rto+0x38>)
 801dbb8:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801dbbc:	4909      	ldr	r1, [pc, #36]	; (801dbe4 <tcp_rexmit_rto+0x3c>)
 801dbbe:	480a      	ldr	r0, [pc, #40]	; (801dbe8 <tcp_rexmit_rto+0x40>)
 801dbc0:	f003 fb68 	bl	8021294 <printf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801dbc4:	6878      	ldr	r0, [r7, #4]
 801dbc6:	f7ff ff57 	bl	801da78 <tcp_rexmit_rto_prepare>
 801dbca:	4603      	mov	r3, r0
 801dbcc:	2b00      	cmp	r3, #0
 801dbce:	d102      	bne.n	801dbd6 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801dbd0:	6878      	ldr	r0, [r7, #4]
 801dbd2:	f7ff ffc1 	bl	801db58 <tcp_rexmit_rto_commit>
  }
}
 801dbd6:	bf00      	nop
 801dbd8:	3708      	adds	r7, #8
 801dbda:	46bd      	mov	sp, r7
 801dbdc:	bd80      	pop	{r7, pc}
 801dbde:	bf00      	nop
 801dbe0:	080297d4 	.word	0x080297d4
 801dbe4:	08029e58 	.word	0x08029e58
 801dbe8:	08029828 	.word	0x08029828

0801dbec <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801dbec:	b590      	push	{r4, r7, lr}
 801dbee:	b085      	sub	sp, #20
 801dbf0:	af00      	add	r7, sp, #0
 801dbf2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801dbf4:	687b      	ldr	r3, [r7, #4]
 801dbf6:	2b00      	cmp	r3, #0
 801dbf8:	d106      	bne.n	801dc08 <tcp_rexmit+0x1c>
 801dbfa:	4b2f      	ldr	r3, [pc, #188]	; (801dcb8 <tcp_rexmit+0xcc>)
 801dbfc:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801dc00:	492e      	ldr	r1, [pc, #184]	; (801dcbc <tcp_rexmit+0xd0>)
 801dc02:	482f      	ldr	r0, [pc, #188]	; (801dcc0 <tcp_rexmit+0xd4>)
 801dc04:	f003 fb46 	bl	8021294 <printf>

  if (pcb->unacked == NULL) {
 801dc08:	687b      	ldr	r3, [r7, #4]
 801dc0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801dc0c:	2b00      	cmp	r3, #0
 801dc0e:	d102      	bne.n	801dc16 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801dc10:	f06f 0305 	mvn.w	r3, #5
 801dc14:	e04c      	b.n	801dcb0 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801dc16:	687b      	ldr	r3, [r7, #4]
 801dc18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801dc1a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801dc1c:	68b8      	ldr	r0, [r7, #8]
 801dc1e:	f7ff fe2d 	bl	801d87c <tcp_output_segment_busy>
 801dc22:	4603      	mov	r3, r0
 801dc24:	2b00      	cmp	r3, #0
 801dc26:	d002      	beq.n	801dc2e <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801dc28:	f06f 0305 	mvn.w	r3, #5
 801dc2c:	e040      	b.n	801dcb0 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801dc2e:	68bb      	ldr	r3, [r7, #8]
 801dc30:	681a      	ldr	r2, [r3, #0]
 801dc32:	687b      	ldr	r3, [r7, #4]
 801dc34:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801dc36:	687b      	ldr	r3, [r7, #4]
 801dc38:	336c      	adds	r3, #108	; 0x6c
 801dc3a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801dc3c:	e002      	b.n	801dc44 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801dc3e:	68fb      	ldr	r3, [r7, #12]
 801dc40:	681b      	ldr	r3, [r3, #0]
 801dc42:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801dc44:	68fb      	ldr	r3, [r7, #12]
 801dc46:	681b      	ldr	r3, [r3, #0]
 801dc48:	2b00      	cmp	r3, #0
 801dc4a:	d011      	beq.n	801dc70 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801dc4c:	68fb      	ldr	r3, [r7, #12]
 801dc4e:	681b      	ldr	r3, [r3, #0]
 801dc50:	68db      	ldr	r3, [r3, #12]
 801dc52:	685b      	ldr	r3, [r3, #4]
 801dc54:	4618      	mov	r0, r3
 801dc56:	f7f8 fc5a 	bl	801650e <lwip_htonl>
 801dc5a:	4604      	mov	r4, r0
 801dc5c:	68bb      	ldr	r3, [r7, #8]
 801dc5e:	68db      	ldr	r3, [r3, #12]
 801dc60:	685b      	ldr	r3, [r3, #4]
 801dc62:	4618      	mov	r0, r3
 801dc64:	f7f8 fc53 	bl	801650e <lwip_htonl>
 801dc68:	4603      	mov	r3, r0
 801dc6a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801dc6c:	2b00      	cmp	r3, #0
 801dc6e:	dbe6      	blt.n	801dc3e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801dc70:	68fb      	ldr	r3, [r7, #12]
 801dc72:	681a      	ldr	r2, [r3, #0]
 801dc74:	68bb      	ldr	r3, [r7, #8]
 801dc76:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801dc78:	68fb      	ldr	r3, [r7, #12]
 801dc7a:	68ba      	ldr	r2, [r7, #8]
 801dc7c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801dc7e:	68bb      	ldr	r3, [r7, #8]
 801dc80:	681b      	ldr	r3, [r3, #0]
 801dc82:	2b00      	cmp	r3, #0
 801dc84:	d103      	bne.n	801dc8e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801dc86:	687b      	ldr	r3, [r7, #4]
 801dc88:	2200      	movs	r2, #0
 801dc8a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801dc8e:	687b      	ldr	r3, [r7, #4]
 801dc90:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801dc94:	2bff      	cmp	r3, #255	; 0xff
 801dc96:	d007      	beq.n	801dca8 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801dc98:	687b      	ldr	r3, [r7, #4]
 801dc9a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801dc9e:	3301      	adds	r3, #1
 801dca0:	b2da      	uxtb	r2, r3
 801dca2:	687b      	ldr	r3, [r7, #4]
 801dca4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801dca8:	687b      	ldr	r3, [r7, #4]
 801dcaa:	2200      	movs	r2, #0
 801dcac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801dcae:	2300      	movs	r3, #0
}
 801dcb0:	4618      	mov	r0, r3
 801dcb2:	3714      	adds	r7, #20
 801dcb4:	46bd      	mov	sp, r7
 801dcb6:	bd90      	pop	{r4, r7, pc}
 801dcb8:	080297d4 	.word	0x080297d4
 801dcbc:	08029e74 	.word	0x08029e74
 801dcc0:	08029828 	.word	0x08029828

0801dcc4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801dcc4:	b580      	push	{r7, lr}
 801dcc6:	b082      	sub	sp, #8
 801dcc8:	af00      	add	r7, sp, #0
 801dcca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801dccc:	687b      	ldr	r3, [r7, #4]
 801dcce:	2b00      	cmp	r3, #0
 801dcd0:	d106      	bne.n	801dce0 <tcp_rexmit_fast+0x1c>
 801dcd2:	4b2a      	ldr	r3, [pc, #168]	; (801dd7c <tcp_rexmit_fast+0xb8>)
 801dcd4:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801dcd8:	4929      	ldr	r1, [pc, #164]	; (801dd80 <tcp_rexmit_fast+0xbc>)
 801dcda:	482a      	ldr	r0, [pc, #168]	; (801dd84 <tcp_rexmit_fast+0xc0>)
 801dcdc:	f003 fada 	bl	8021294 <printf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801dce0:	687b      	ldr	r3, [r7, #4]
 801dce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801dce4:	2b00      	cmp	r3, #0
 801dce6:	d044      	beq.n	801dd72 <tcp_rexmit_fast+0xae>
 801dce8:	687b      	ldr	r3, [r7, #4]
 801dcea:	8b5b      	ldrh	r3, [r3, #26]
 801dcec:	f003 0304 	and.w	r3, r3, #4
 801dcf0:	2b00      	cmp	r3, #0
 801dcf2:	d13e      	bne.n	801dd72 <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801dcf4:	6878      	ldr	r0, [r7, #4]
 801dcf6:	f7ff ff79 	bl	801dbec <tcp_rexmit>
 801dcfa:	4603      	mov	r3, r0
 801dcfc:	2b00      	cmp	r3, #0
 801dcfe:	d138      	bne.n	801dd72 <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801dd00:	687b      	ldr	r3, [r7, #4]
 801dd02:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801dd06:	687b      	ldr	r3, [r7, #4]
 801dd08:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801dd0c:	4293      	cmp	r3, r2
 801dd0e:	bf28      	it	cs
 801dd10:	4613      	movcs	r3, r2
 801dd12:	b29b      	uxth	r3, r3
 801dd14:	0fda      	lsrs	r2, r3, #31
 801dd16:	4413      	add	r3, r2
 801dd18:	105b      	asrs	r3, r3, #1
 801dd1a:	b29a      	uxth	r2, r3
 801dd1c:	687b      	ldr	r3, [r7, #4]
 801dd1e:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801dd22:	687b      	ldr	r3, [r7, #4]
 801dd24:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801dd28:	461a      	mov	r2, r3
 801dd2a:	687b      	ldr	r3, [r7, #4]
 801dd2c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801dd2e:	005b      	lsls	r3, r3, #1
 801dd30:	429a      	cmp	r2, r3
 801dd32:	d206      	bcs.n	801dd42 <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801dd34:	687b      	ldr	r3, [r7, #4]
 801dd36:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801dd38:	005b      	lsls	r3, r3, #1
 801dd3a:	b29a      	uxth	r2, r3
 801dd3c:	687b      	ldr	r3, [r7, #4]
 801dd3e:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801dd42:	687b      	ldr	r3, [r7, #4]
 801dd44:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801dd48:	687b      	ldr	r3, [r7, #4]
 801dd4a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801dd4c:	4619      	mov	r1, r3
 801dd4e:	0049      	lsls	r1, r1, #1
 801dd50:	440b      	add	r3, r1
 801dd52:	b29b      	uxth	r3, r3
 801dd54:	4413      	add	r3, r2
 801dd56:	b29a      	uxth	r2, r3
 801dd58:	687b      	ldr	r3, [r7, #4]
 801dd5a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801dd5e:	687b      	ldr	r3, [r7, #4]
 801dd60:	8b5b      	ldrh	r3, [r3, #26]
 801dd62:	f043 0304 	orr.w	r3, r3, #4
 801dd66:	b29a      	uxth	r2, r3
 801dd68:	687b      	ldr	r3, [r7, #4]
 801dd6a:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801dd6c:	687b      	ldr	r3, [r7, #4]
 801dd6e:	2200      	movs	r2, #0
 801dd70:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801dd72:	bf00      	nop
 801dd74:	3708      	adds	r7, #8
 801dd76:	46bd      	mov	sp, r7
 801dd78:	bd80      	pop	{r7, pc}
 801dd7a:	bf00      	nop
 801dd7c:	080297d4 	.word	0x080297d4
 801dd80:	08029e8c 	.word	0x08029e8c
 801dd84:	08029828 	.word	0x08029828

0801dd88 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801dd88:	b580      	push	{r7, lr}
 801dd8a:	b086      	sub	sp, #24
 801dd8c:	af00      	add	r7, sp, #0
 801dd8e:	60f8      	str	r0, [r7, #12]
 801dd90:	607b      	str	r3, [r7, #4]
 801dd92:	460b      	mov	r3, r1
 801dd94:	817b      	strh	r3, [r7, #10]
 801dd96:	4613      	mov	r3, r2
 801dd98:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801dd9a:	897a      	ldrh	r2, [r7, #10]
 801dd9c:	893b      	ldrh	r3, [r7, #8]
 801dd9e:	4413      	add	r3, r2
 801dda0:	b29b      	uxth	r3, r3
 801dda2:	3314      	adds	r3, #20
 801dda4:	b29b      	uxth	r3, r3
 801dda6:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ddaa:	4619      	mov	r1, r3
 801ddac:	2022      	movs	r0, #34	; 0x22
 801ddae:	f7f9 fca5 	bl	80176fc <pbuf_alloc>
 801ddb2:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801ddb4:	697b      	ldr	r3, [r7, #20]
 801ddb6:	2b00      	cmp	r3, #0
 801ddb8:	d04d      	beq.n	801de56 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801ddba:	897b      	ldrh	r3, [r7, #10]
 801ddbc:	3313      	adds	r3, #19
 801ddbe:	697a      	ldr	r2, [r7, #20]
 801ddc0:	8952      	ldrh	r2, [r2, #10]
 801ddc2:	4293      	cmp	r3, r2
 801ddc4:	db06      	blt.n	801ddd4 <tcp_output_alloc_header_common+0x4c>
 801ddc6:	4b26      	ldr	r3, [pc, #152]	; (801de60 <tcp_output_alloc_header_common+0xd8>)
 801ddc8:	f240 7223 	movw	r2, #1827	; 0x723
 801ddcc:	4925      	ldr	r1, [pc, #148]	; (801de64 <tcp_output_alloc_header_common+0xdc>)
 801ddce:	4826      	ldr	r0, [pc, #152]	; (801de68 <tcp_output_alloc_header_common+0xe0>)
 801ddd0:	f003 fa60 	bl	8021294 <printf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801ddd4:	697b      	ldr	r3, [r7, #20]
 801ddd6:	685b      	ldr	r3, [r3, #4]
 801ddd8:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801ddda:	8c3b      	ldrh	r3, [r7, #32]
 801dddc:	4618      	mov	r0, r3
 801ddde:	f7f8 fb81 	bl	80164e4 <lwip_htons>
 801dde2:	4603      	mov	r3, r0
 801dde4:	461a      	mov	r2, r3
 801dde6:	693b      	ldr	r3, [r7, #16]
 801dde8:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801ddea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801ddec:	4618      	mov	r0, r3
 801ddee:	f7f8 fb79 	bl	80164e4 <lwip_htons>
 801ddf2:	4603      	mov	r3, r0
 801ddf4:	461a      	mov	r2, r3
 801ddf6:	693b      	ldr	r3, [r7, #16]
 801ddf8:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801ddfa:	693b      	ldr	r3, [r7, #16]
 801ddfc:	687a      	ldr	r2, [r7, #4]
 801ddfe:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801de00:	68f8      	ldr	r0, [r7, #12]
 801de02:	f7f8 fb84 	bl	801650e <lwip_htonl>
 801de06:	4602      	mov	r2, r0
 801de08:	693b      	ldr	r3, [r7, #16]
 801de0a:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801de0c:	897b      	ldrh	r3, [r7, #10]
 801de0e:	089b      	lsrs	r3, r3, #2
 801de10:	b29b      	uxth	r3, r3
 801de12:	3305      	adds	r3, #5
 801de14:	b29b      	uxth	r3, r3
 801de16:	031b      	lsls	r3, r3, #12
 801de18:	b29a      	uxth	r2, r3
 801de1a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801de1e:	b29b      	uxth	r3, r3
 801de20:	4313      	orrs	r3, r2
 801de22:	b29b      	uxth	r3, r3
 801de24:	4618      	mov	r0, r3
 801de26:	f7f8 fb5d 	bl	80164e4 <lwip_htons>
 801de2a:	4603      	mov	r3, r0
 801de2c:	461a      	mov	r2, r3
 801de2e:	693b      	ldr	r3, [r7, #16]
 801de30:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801de32:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801de34:	4618      	mov	r0, r3
 801de36:	f7f8 fb55 	bl	80164e4 <lwip_htons>
 801de3a:	4603      	mov	r3, r0
 801de3c:	461a      	mov	r2, r3
 801de3e:	693b      	ldr	r3, [r7, #16]
 801de40:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801de42:	693b      	ldr	r3, [r7, #16]
 801de44:	2200      	movs	r2, #0
 801de46:	741a      	strb	r2, [r3, #16]
 801de48:	2200      	movs	r2, #0
 801de4a:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801de4c:	693b      	ldr	r3, [r7, #16]
 801de4e:	2200      	movs	r2, #0
 801de50:	749a      	strb	r2, [r3, #18]
 801de52:	2200      	movs	r2, #0
 801de54:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801de56:	697b      	ldr	r3, [r7, #20]
}
 801de58:	4618      	mov	r0, r3
 801de5a:	3718      	adds	r7, #24
 801de5c:	46bd      	mov	sp, r7
 801de5e:	bd80      	pop	{r7, pc}
 801de60:	080297d4 	.word	0x080297d4
 801de64:	08029eac 	.word	0x08029eac
 801de68:	08029828 	.word	0x08029828

0801de6c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801de6c:	b5b0      	push	{r4, r5, r7, lr}
 801de6e:	b08a      	sub	sp, #40	; 0x28
 801de70:	af04      	add	r7, sp, #16
 801de72:	60f8      	str	r0, [r7, #12]
 801de74:	607b      	str	r3, [r7, #4]
 801de76:	460b      	mov	r3, r1
 801de78:	817b      	strh	r3, [r7, #10]
 801de7a:	4613      	mov	r3, r2
 801de7c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801de7e:	68fb      	ldr	r3, [r7, #12]
 801de80:	2b00      	cmp	r3, #0
 801de82:	d106      	bne.n	801de92 <tcp_output_alloc_header+0x26>
 801de84:	4b15      	ldr	r3, [pc, #84]	; (801dedc <tcp_output_alloc_header+0x70>)
 801de86:	f240 7242 	movw	r2, #1858	; 0x742
 801de8a:	4915      	ldr	r1, [pc, #84]	; (801dee0 <tcp_output_alloc_header+0x74>)
 801de8c:	4815      	ldr	r0, [pc, #84]	; (801dee4 <tcp_output_alloc_header+0x78>)
 801de8e:	f003 fa01 	bl	8021294 <printf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801de92:	68fb      	ldr	r3, [r7, #12]
 801de94:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801de96:	68fb      	ldr	r3, [r7, #12]
 801de98:	8adb      	ldrh	r3, [r3, #22]
 801de9a:	68fa      	ldr	r2, [r7, #12]
 801de9c:	8b12      	ldrh	r2, [r2, #24]
 801de9e:	68f9      	ldr	r1, [r7, #12]
 801dea0:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801dea2:	893d      	ldrh	r5, [r7, #8]
 801dea4:	897c      	ldrh	r4, [r7, #10]
 801dea6:	9103      	str	r1, [sp, #12]
 801dea8:	2110      	movs	r1, #16
 801deaa:	9102      	str	r1, [sp, #8]
 801deac:	9201      	str	r2, [sp, #4]
 801deae:	9300      	str	r3, [sp, #0]
 801deb0:	687b      	ldr	r3, [r7, #4]
 801deb2:	462a      	mov	r2, r5
 801deb4:	4621      	mov	r1, r4
 801deb6:	f7ff ff67 	bl	801dd88 <tcp_output_alloc_header_common>
 801deba:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801debc:	697b      	ldr	r3, [r7, #20]
 801debe:	2b00      	cmp	r3, #0
 801dec0:	d006      	beq.n	801ded0 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801dec2:	68fb      	ldr	r3, [r7, #12]
 801dec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801dec6:	68fa      	ldr	r2, [r7, #12]
 801dec8:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801deca:	441a      	add	r2, r3
 801decc:	68fb      	ldr	r3, [r7, #12]
 801dece:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 801ded0:	697b      	ldr	r3, [r7, #20]
}
 801ded2:	4618      	mov	r0, r3
 801ded4:	3718      	adds	r7, #24
 801ded6:	46bd      	mov	sp, r7
 801ded8:	bdb0      	pop	{r4, r5, r7, pc}
 801deda:	bf00      	nop
 801dedc:	080297d4 	.word	0x080297d4
 801dee0:	08029edc 	.word	0x08029edc
 801dee4:	08029828 	.word	0x08029828

0801dee8 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801dee8:	b580      	push	{r7, lr}
 801deea:	b088      	sub	sp, #32
 801deec:	af00      	add	r7, sp, #0
 801deee:	60f8      	str	r0, [r7, #12]
 801def0:	60b9      	str	r1, [r7, #8]
 801def2:	4611      	mov	r1, r2
 801def4:	461a      	mov	r2, r3
 801def6:	460b      	mov	r3, r1
 801def8:	71fb      	strb	r3, [r7, #7]
 801defa:	4613      	mov	r3, r2
 801defc:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801defe:	2300      	movs	r3, #0
 801df00:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801df02:	68bb      	ldr	r3, [r7, #8]
 801df04:	2b00      	cmp	r3, #0
 801df06:	d106      	bne.n	801df16 <tcp_output_fill_options+0x2e>
 801df08:	4b13      	ldr	r3, [pc, #76]	; (801df58 <tcp_output_fill_options+0x70>)
 801df0a:	f240 7256 	movw	r2, #1878	; 0x756
 801df0e:	4913      	ldr	r1, [pc, #76]	; (801df5c <tcp_output_fill_options+0x74>)
 801df10:	4813      	ldr	r0, [pc, #76]	; (801df60 <tcp_output_fill_options+0x78>)
 801df12:	f003 f9bf 	bl	8021294 <printf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801df16:	68bb      	ldr	r3, [r7, #8]
 801df18:	685b      	ldr	r3, [r3, #4]
 801df1a:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801df1c:	69bb      	ldr	r3, [r7, #24]
 801df1e:	3314      	adds	r3, #20
 801df20:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801df22:	69bb      	ldr	r3, [r7, #24]
 801df24:	f103 0214 	add.w	r2, r3, #20
 801df28:	8bfb      	ldrh	r3, [r7, #30]
 801df2a:	009b      	lsls	r3, r3, #2
 801df2c:	4619      	mov	r1, r3
 801df2e:	79fb      	ldrb	r3, [r7, #7]
 801df30:	009b      	lsls	r3, r3, #2
 801df32:	f003 0304 	and.w	r3, r3, #4
 801df36:	440b      	add	r3, r1
 801df38:	4413      	add	r3, r2
 801df3a:	697a      	ldr	r2, [r7, #20]
 801df3c:	429a      	cmp	r2, r3
 801df3e:	d006      	beq.n	801df4e <tcp_output_fill_options+0x66>
 801df40:	4b05      	ldr	r3, [pc, #20]	; (801df58 <tcp_output_fill_options+0x70>)
 801df42:	f240 7275 	movw	r2, #1909	; 0x775
 801df46:	4907      	ldr	r1, [pc, #28]	; (801df64 <tcp_output_fill_options+0x7c>)
 801df48:	4805      	ldr	r0, [pc, #20]	; (801df60 <tcp_output_fill_options+0x78>)
 801df4a:	f003 f9a3 	bl	8021294 <printf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801df4e:	bf00      	nop
 801df50:	3720      	adds	r7, #32
 801df52:	46bd      	mov	sp, r7
 801df54:	bd80      	pop	{r7, pc}
 801df56:	bf00      	nop
 801df58:	080297d4 	.word	0x080297d4
 801df5c:	08029f04 	.word	0x08029f04
 801df60:	08029828 	.word	0x08029828
 801df64:	08029dfc 	.word	0x08029dfc

0801df68 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801df68:	b580      	push	{r7, lr}
 801df6a:	b08a      	sub	sp, #40	; 0x28
 801df6c:	af04      	add	r7, sp, #16
 801df6e:	60f8      	str	r0, [r7, #12]
 801df70:	60b9      	str	r1, [r7, #8]
 801df72:	607a      	str	r2, [r7, #4]
 801df74:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801df76:	68bb      	ldr	r3, [r7, #8]
 801df78:	2b00      	cmp	r3, #0
 801df7a:	d106      	bne.n	801df8a <tcp_output_control_segment+0x22>
 801df7c:	4b1c      	ldr	r3, [pc, #112]	; (801dff0 <tcp_output_control_segment+0x88>)
 801df7e:	f240 7287 	movw	r2, #1927	; 0x787
 801df82:	491c      	ldr	r1, [pc, #112]	; (801dff4 <tcp_output_control_segment+0x8c>)
 801df84:	481c      	ldr	r0, [pc, #112]	; (801dff8 <tcp_output_control_segment+0x90>)
 801df86:	f003 f985 	bl	8021294 <printf>

  netif = tcp_route(pcb, src, dst);
 801df8a:	683a      	ldr	r2, [r7, #0]
 801df8c:	6879      	ldr	r1, [r7, #4]
 801df8e:	68f8      	ldr	r0, [r7, #12]
 801df90:	f7fe fae8 	bl	801c564 <tcp_route>
 801df94:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801df96:	693b      	ldr	r3, [r7, #16]
 801df98:	2b00      	cmp	r3, #0
 801df9a:	d102      	bne.n	801dfa2 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801df9c:	23fc      	movs	r3, #252	; 0xfc
 801df9e:	75fb      	strb	r3, [r7, #23]
 801dfa0:	e01c      	b.n	801dfdc <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801dfa2:	68fb      	ldr	r3, [r7, #12]
 801dfa4:	2b00      	cmp	r3, #0
 801dfa6:	d006      	beq.n	801dfb6 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801dfa8:	68fb      	ldr	r3, [r7, #12]
 801dfaa:	7adb      	ldrb	r3, [r3, #11]
 801dfac:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801dfae:	68fb      	ldr	r3, [r7, #12]
 801dfb0:	7a9b      	ldrb	r3, [r3, #10]
 801dfb2:	757b      	strb	r3, [r7, #21]
 801dfb4:	e003      	b.n	801dfbe <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801dfb6:	23ff      	movs	r3, #255	; 0xff
 801dfb8:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801dfba:	2300      	movs	r3, #0
 801dfbc:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801dfbe:	7dba      	ldrb	r2, [r7, #22]
 801dfc0:	693b      	ldr	r3, [r7, #16]
 801dfc2:	9302      	str	r3, [sp, #8]
 801dfc4:	2306      	movs	r3, #6
 801dfc6:	9301      	str	r3, [sp, #4]
 801dfc8:	7d7b      	ldrb	r3, [r7, #21]
 801dfca:	9300      	str	r3, [sp, #0]
 801dfcc:	4613      	mov	r3, r2
 801dfce:	683a      	ldr	r2, [r7, #0]
 801dfd0:	6879      	ldr	r1, [r7, #4]
 801dfd2:	68b8      	ldr	r0, [r7, #8]
 801dfd4:	f001 ffda 	bl	801ff8c <ip4_output_if>
 801dfd8:	4603      	mov	r3, r0
 801dfda:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801dfdc:	68b8      	ldr	r0, [r7, #8]
 801dfde:	f7f9 fe71 	bl	8017cc4 <pbuf_free>
  return err;
 801dfe2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801dfe6:	4618      	mov	r0, r3
 801dfe8:	3718      	adds	r7, #24
 801dfea:	46bd      	mov	sp, r7
 801dfec:	bd80      	pop	{r7, pc}
 801dfee:	bf00      	nop
 801dff0:	080297d4 	.word	0x080297d4
 801dff4:	08029f2c 	.word	0x08029f2c
 801dff8:	08029828 	.word	0x08029828

0801dffc <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801dffc:	b590      	push	{r4, r7, lr}
 801dffe:	b08b      	sub	sp, #44	; 0x2c
 801e000:	af04      	add	r7, sp, #16
 801e002:	60f8      	str	r0, [r7, #12]
 801e004:	60b9      	str	r1, [r7, #8]
 801e006:	607a      	str	r2, [r7, #4]
 801e008:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801e00a:	683b      	ldr	r3, [r7, #0]
 801e00c:	2b00      	cmp	r3, #0
 801e00e:	d106      	bne.n	801e01e <tcp_rst+0x22>
 801e010:	4b1f      	ldr	r3, [pc, #124]	; (801e090 <tcp_rst+0x94>)
 801e012:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801e016:	491f      	ldr	r1, [pc, #124]	; (801e094 <tcp_rst+0x98>)
 801e018:	481f      	ldr	r0, [pc, #124]	; (801e098 <tcp_rst+0x9c>)
 801e01a:	f003 f93b 	bl	8021294 <printf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801e01e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e020:	2b00      	cmp	r3, #0
 801e022:	d106      	bne.n	801e032 <tcp_rst+0x36>
 801e024:	4b1a      	ldr	r3, [pc, #104]	; (801e090 <tcp_rst+0x94>)
 801e026:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801e02a:	491c      	ldr	r1, [pc, #112]	; (801e09c <tcp_rst+0xa0>)
 801e02c:	481a      	ldr	r0, [pc, #104]	; (801e098 <tcp_rst+0x9c>)
 801e02e:	f003 f931 	bl	8021294 <printf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801e032:	2300      	movs	r3, #0
 801e034:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801e036:	f246 0308 	movw	r3, #24584	; 0x6008
 801e03a:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801e03c:	7dfb      	ldrb	r3, [r7, #23]
 801e03e:	b29c      	uxth	r4, r3
 801e040:	68b8      	ldr	r0, [r7, #8]
 801e042:	f7f8 fa64 	bl	801650e <lwip_htonl>
 801e046:	4602      	mov	r2, r0
 801e048:	8abb      	ldrh	r3, [r7, #20]
 801e04a:	9303      	str	r3, [sp, #12]
 801e04c:	2314      	movs	r3, #20
 801e04e:	9302      	str	r3, [sp, #8]
 801e050:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801e052:	9301      	str	r3, [sp, #4]
 801e054:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801e056:	9300      	str	r3, [sp, #0]
 801e058:	4613      	mov	r3, r2
 801e05a:	2200      	movs	r2, #0
 801e05c:	4621      	mov	r1, r4
 801e05e:	6878      	ldr	r0, [r7, #4]
 801e060:	f7ff fe92 	bl	801dd88 <tcp_output_alloc_header_common>
 801e064:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801e066:	693b      	ldr	r3, [r7, #16]
 801e068:	2b00      	cmp	r3, #0
 801e06a:	d00c      	beq.n	801e086 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801e06c:	7dfb      	ldrb	r3, [r7, #23]
 801e06e:	2200      	movs	r2, #0
 801e070:	6939      	ldr	r1, [r7, #16]
 801e072:	68f8      	ldr	r0, [r7, #12]
 801e074:	f7ff ff38 	bl	801dee8 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801e078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e07a:	683a      	ldr	r2, [r7, #0]
 801e07c:	6939      	ldr	r1, [r7, #16]
 801e07e:	68f8      	ldr	r0, [r7, #12]
 801e080:	f7ff ff72 	bl	801df68 <tcp_output_control_segment>
 801e084:	e000      	b.n	801e088 <tcp_rst+0x8c>
    return;
 801e086:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801e088:	371c      	adds	r7, #28
 801e08a:	46bd      	mov	sp, r7
 801e08c:	bd90      	pop	{r4, r7, pc}
 801e08e:	bf00      	nop
 801e090:	080297d4 	.word	0x080297d4
 801e094:	08029f58 	.word	0x08029f58
 801e098:	08029828 	.word	0x08029828
 801e09c:	08029f74 	.word	0x08029f74

0801e0a0 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801e0a0:	b590      	push	{r4, r7, lr}
 801e0a2:	b087      	sub	sp, #28
 801e0a4:	af00      	add	r7, sp, #0
 801e0a6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801e0a8:	2300      	movs	r3, #0
 801e0aa:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801e0ac:	2300      	movs	r3, #0
 801e0ae:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801e0b0:	687b      	ldr	r3, [r7, #4]
 801e0b2:	2b00      	cmp	r3, #0
 801e0b4:	d106      	bne.n	801e0c4 <tcp_send_empty_ack+0x24>
 801e0b6:	4b28      	ldr	r3, [pc, #160]	; (801e158 <tcp_send_empty_ack+0xb8>)
 801e0b8:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801e0bc:	4927      	ldr	r1, [pc, #156]	; (801e15c <tcp_send_empty_ack+0xbc>)
 801e0be:	4828      	ldr	r0, [pc, #160]	; (801e160 <tcp_send_empty_ack+0xc0>)
 801e0c0:	f003 f8e8 	bl	8021294 <printf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801e0c4:	7dfb      	ldrb	r3, [r7, #23]
 801e0c6:	009b      	lsls	r3, r3, #2
 801e0c8:	b2db      	uxtb	r3, r3
 801e0ca:	f003 0304 	and.w	r3, r3, #4
 801e0ce:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801e0d0:	7d7b      	ldrb	r3, [r7, #21]
 801e0d2:	b29c      	uxth	r4, r3
 801e0d4:	687b      	ldr	r3, [r7, #4]
 801e0d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801e0d8:	4618      	mov	r0, r3
 801e0da:	f7f8 fa18 	bl	801650e <lwip_htonl>
 801e0de:	4603      	mov	r3, r0
 801e0e0:	2200      	movs	r2, #0
 801e0e2:	4621      	mov	r1, r4
 801e0e4:	6878      	ldr	r0, [r7, #4]
 801e0e6:	f7ff fec1 	bl	801de6c <tcp_output_alloc_header>
 801e0ea:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801e0ec:	693b      	ldr	r3, [r7, #16]
 801e0ee:	2b00      	cmp	r3, #0
 801e0f0:	d109      	bne.n	801e106 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801e0f2:	687b      	ldr	r3, [r7, #4]
 801e0f4:	8b5b      	ldrh	r3, [r3, #26]
 801e0f6:	f043 0303 	orr.w	r3, r3, #3
 801e0fa:	b29a      	uxth	r2, r3
 801e0fc:	687b      	ldr	r3, [r7, #4]
 801e0fe:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801e100:	f06f 0301 	mvn.w	r3, #1
 801e104:	e023      	b.n	801e14e <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801e106:	7dbb      	ldrb	r3, [r7, #22]
 801e108:	7dfa      	ldrb	r2, [r7, #23]
 801e10a:	6939      	ldr	r1, [r7, #16]
 801e10c:	6878      	ldr	r0, [r7, #4]
 801e10e:	f7ff feeb 	bl	801dee8 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801e112:	687a      	ldr	r2, [r7, #4]
 801e114:	687b      	ldr	r3, [r7, #4]
 801e116:	3304      	adds	r3, #4
 801e118:	6939      	ldr	r1, [r7, #16]
 801e11a:	6878      	ldr	r0, [r7, #4]
 801e11c:	f7ff ff24 	bl	801df68 <tcp_output_control_segment>
 801e120:	4603      	mov	r3, r0
 801e122:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801e124:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801e128:	2b00      	cmp	r3, #0
 801e12a:	d007      	beq.n	801e13c <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801e12c:	687b      	ldr	r3, [r7, #4]
 801e12e:	8b5b      	ldrh	r3, [r3, #26]
 801e130:	f043 0303 	orr.w	r3, r3, #3
 801e134:	b29a      	uxth	r2, r3
 801e136:	687b      	ldr	r3, [r7, #4]
 801e138:	835a      	strh	r2, [r3, #26]
 801e13a:	e006      	b.n	801e14a <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801e13c:	687b      	ldr	r3, [r7, #4]
 801e13e:	8b5b      	ldrh	r3, [r3, #26]
 801e140:	f023 0303 	bic.w	r3, r3, #3
 801e144:	b29a      	uxth	r2, r3
 801e146:	687b      	ldr	r3, [r7, #4]
 801e148:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801e14a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801e14e:	4618      	mov	r0, r3
 801e150:	371c      	adds	r7, #28
 801e152:	46bd      	mov	sp, r7
 801e154:	bd90      	pop	{r4, r7, pc}
 801e156:	bf00      	nop
 801e158:	080297d4 	.word	0x080297d4
 801e15c:	08029f90 	.word	0x08029f90
 801e160:	08029828 	.word	0x08029828

0801e164 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801e164:	b590      	push	{r4, r7, lr}
 801e166:	b087      	sub	sp, #28
 801e168:	af00      	add	r7, sp, #0
 801e16a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801e16c:	2300      	movs	r3, #0
 801e16e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801e170:	687b      	ldr	r3, [r7, #4]
 801e172:	2b00      	cmp	r3, #0
 801e174:	d106      	bne.n	801e184 <tcp_keepalive+0x20>
 801e176:	4b18      	ldr	r3, [pc, #96]	; (801e1d8 <tcp_keepalive+0x74>)
 801e178:	f640 0224 	movw	r2, #2084	; 0x824
 801e17c:	4917      	ldr	r1, [pc, #92]	; (801e1dc <tcp_keepalive+0x78>)
 801e17e:	4818      	ldr	r0, [pc, #96]	; (801e1e0 <tcp_keepalive+0x7c>)
 801e180:	f003 f888 	bl	8021294 <printf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801e184:	7dfb      	ldrb	r3, [r7, #23]
 801e186:	b29c      	uxth	r4, r3
 801e188:	687b      	ldr	r3, [r7, #4]
 801e18a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801e18c:	3b01      	subs	r3, #1
 801e18e:	4618      	mov	r0, r3
 801e190:	f7f8 f9bd 	bl	801650e <lwip_htonl>
 801e194:	4603      	mov	r3, r0
 801e196:	2200      	movs	r2, #0
 801e198:	4621      	mov	r1, r4
 801e19a:	6878      	ldr	r0, [r7, #4]
 801e19c:	f7ff fe66 	bl	801de6c <tcp_output_alloc_header>
 801e1a0:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801e1a2:	693b      	ldr	r3, [r7, #16]
 801e1a4:	2b00      	cmp	r3, #0
 801e1a6:	d102      	bne.n	801e1ae <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801e1a8:	f04f 33ff 	mov.w	r3, #4294967295
 801e1ac:	e010      	b.n	801e1d0 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801e1ae:	7dfb      	ldrb	r3, [r7, #23]
 801e1b0:	2200      	movs	r2, #0
 801e1b2:	6939      	ldr	r1, [r7, #16]
 801e1b4:	6878      	ldr	r0, [r7, #4]
 801e1b6:	f7ff fe97 	bl	801dee8 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801e1ba:	687a      	ldr	r2, [r7, #4]
 801e1bc:	687b      	ldr	r3, [r7, #4]
 801e1be:	3304      	adds	r3, #4
 801e1c0:	6939      	ldr	r1, [r7, #16]
 801e1c2:	6878      	ldr	r0, [r7, #4]
 801e1c4:	f7ff fed0 	bl	801df68 <tcp_output_control_segment>
 801e1c8:	4603      	mov	r3, r0
 801e1ca:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801e1cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801e1d0:	4618      	mov	r0, r3
 801e1d2:	371c      	adds	r7, #28
 801e1d4:	46bd      	mov	sp, r7
 801e1d6:	bd90      	pop	{r4, r7, pc}
 801e1d8:	080297d4 	.word	0x080297d4
 801e1dc:	08029fb0 	.word	0x08029fb0
 801e1e0:	08029828 	.word	0x08029828

0801e1e4 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801e1e4:	b590      	push	{r4, r7, lr}
 801e1e6:	b08b      	sub	sp, #44	; 0x2c
 801e1e8:	af00      	add	r7, sp, #0
 801e1ea:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801e1ec:	2300      	movs	r3, #0
 801e1ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801e1f2:	687b      	ldr	r3, [r7, #4]
 801e1f4:	2b00      	cmp	r3, #0
 801e1f6:	d106      	bne.n	801e206 <tcp_zero_window_probe+0x22>
 801e1f8:	4b4c      	ldr	r3, [pc, #304]	; (801e32c <tcp_zero_window_probe+0x148>)
 801e1fa:	f640 024f 	movw	r2, #2127	; 0x84f
 801e1fe:	494c      	ldr	r1, [pc, #304]	; (801e330 <tcp_zero_window_probe+0x14c>)
 801e200:	484c      	ldr	r0, [pc, #304]	; (801e334 <tcp_zero_window_probe+0x150>)
 801e202:	f003 f847 	bl	8021294 <printf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801e206:	687b      	ldr	r3, [r7, #4]
 801e208:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801e20a:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801e20c:	6a3b      	ldr	r3, [r7, #32]
 801e20e:	2b00      	cmp	r3, #0
 801e210:	d101      	bne.n	801e216 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801e212:	2300      	movs	r3, #0
 801e214:	e086      	b.n	801e324 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801e216:	687b      	ldr	r3, [r7, #4]
 801e218:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801e21c:	2bff      	cmp	r3, #255	; 0xff
 801e21e:	d007      	beq.n	801e230 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801e220:	687b      	ldr	r3, [r7, #4]
 801e222:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801e226:	3301      	adds	r3, #1
 801e228:	b2da      	uxtb	r2, r3
 801e22a:	687b      	ldr	r3, [r7, #4]
 801e22c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801e230:	6a3b      	ldr	r3, [r7, #32]
 801e232:	68db      	ldr	r3, [r3, #12]
 801e234:	899b      	ldrh	r3, [r3, #12]
 801e236:	b29b      	uxth	r3, r3
 801e238:	4618      	mov	r0, r3
 801e23a:	f7f8 f953 	bl	80164e4 <lwip_htons>
 801e23e:	4603      	mov	r3, r0
 801e240:	b2db      	uxtb	r3, r3
 801e242:	f003 0301 	and.w	r3, r3, #1
 801e246:	2b00      	cmp	r3, #0
 801e248:	d005      	beq.n	801e256 <tcp_zero_window_probe+0x72>
 801e24a:	6a3b      	ldr	r3, [r7, #32]
 801e24c:	891b      	ldrh	r3, [r3, #8]
 801e24e:	2b00      	cmp	r3, #0
 801e250:	d101      	bne.n	801e256 <tcp_zero_window_probe+0x72>
 801e252:	2301      	movs	r3, #1
 801e254:	e000      	b.n	801e258 <tcp_zero_window_probe+0x74>
 801e256:	2300      	movs	r3, #0
 801e258:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801e25a:	7ffb      	ldrb	r3, [r7, #31]
 801e25c:	2b00      	cmp	r3, #0
 801e25e:	bf0c      	ite	eq
 801e260:	2301      	moveq	r3, #1
 801e262:	2300      	movne	r3, #0
 801e264:	b2db      	uxtb	r3, r3
 801e266:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801e268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e26c:	b299      	uxth	r1, r3
 801e26e:	6a3b      	ldr	r3, [r7, #32]
 801e270:	68db      	ldr	r3, [r3, #12]
 801e272:	685b      	ldr	r3, [r3, #4]
 801e274:	8bba      	ldrh	r2, [r7, #28]
 801e276:	6878      	ldr	r0, [r7, #4]
 801e278:	f7ff fdf8 	bl	801de6c <tcp_output_alloc_header>
 801e27c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801e27e:	69bb      	ldr	r3, [r7, #24]
 801e280:	2b00      	cmp	r3, #0
 801e282:	d102      	bne.n	801e28a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801e284:	f04f 33ff 	mov.w	r3, #4294967295
 801e288:	e04c      	b.n	801e324 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801e28a:	69bb      	ldr	r3, [r7, #24]
 801e28c:	685b      	ldr	r3, [r3, #4]
 801e28e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801e290:	7ffb      	ldrb	r3, [r7, #31]
 801e292:	2b00      	cmp	r3, #0
 801e294:	d011      	beq.n	801e2ba <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801e296:	697b      	ldr	r3, [r7, #20]
 801e298:	899b      	ldrh	r3, [r3, #12]
 801e29a:	b29b      	uxth	r3, r3
 801e29c:	b21b      	sxth	r3, r3
 801e29e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801e2a2:	b21c      	sxth	r4, r3
 801e2a4:	2011      	movs	r0, #17
 801e2a6:	f7f8 f91d 	bl	80164e4 <lwip_htons>
 801e2aa:	4603      	mov	r3, r0
 801e2ac:	b21b      	sxth	r3, r3
 801e2ae:	4323      	orrs	r3, r4
 801e2b0:	b21b      	sxth	r3, r3
 801e2b2:	b29a      	uxth	r2, r3
 801e2b4:	697b      	ldr	r3, [r7, #20]
 801e2b6:	819a      	strh	r2, [r3, #12]
 801e2b8:	e010      	b.n	801e2dc <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801e2ba:	69bb      	ldr	r3, [r7, #24]
 801e2bc:	685b      	ldr	r3, [r3, #4]
 801e2be:	3314      	adds	r3, #20
 801e2c0:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801e2c2:	6a3b      	ldr	r3, [r7, #32]
 801e2c4:	6858      	ldr	r0, [r3, #4]
 801e2c6:	6a3b      	ldr	r3, [r7, #32]
 801e2c8:	685b      	ldr	r3, [r3, #4]
 801e2ca:	891a      	ldrh	r2, [r3, #8]
 801e2cc:	6a3b      	ldr	r3, [r7, #32]
 801e2ce:	891b      	ldrh	r3, [r3, #8]
 801e2d0:	1ad3      	subs	r3, r2, r3
 801e2d2:	b29b      	uxth	r3, r3
 801e2d4:	2201      	movs	r2, #1
 801e2d6:	6939      	ldr	r1, [r7, #16]
 801e2d8:	f7f9 feea 	bl	80180b0 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801e2dc:	6a3b      	ldr	r3, [r7, #32]
 801e2de:	68db      	ldr	r3, [r3, #12]
 801e2e0:	685b      	ldr	r3, [r3, #4]
 801e2e2:	4618      	mov	r0, r3
 801e2e4:	f7f8 f913 	bl	801650e <lwip_htonl>
 801e2e8:	4603      	mov	r3, r0
 801e2ea:	3301      	adds	r3, #1
 801e2ec:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801e2ee:	687b      	ldr	r3, [r7, #4]
 801e2f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801e2f2:	68fb      	ldr	r3, [r7, #12]
 801e2f4:	1ad3      	subs	r3, r2, r3
 801e2f6:	2b00      	cmp	r3, #0
 801e2f8:	da02      	bge.n	801e300 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801e2fa:	687b      	ldr	r3, [r7, #4]
 801e2fc:	68fa      	ldr	r2, [r7, #12]
 801e2fe:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801e300:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e304:	2200      	movs	r2, #0
 801e306:	69b9      	ldr	r1, [r7, #24]
 801e308:	6878      	ldr	r0, [r7, #4]
 801e30a:	f7ff fded 	bl	801dee8 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801e30e:	687a      	ldr	r2, [r7, #4]
 801e310:	687b      	ldr	r3, [r7, #4]
 801e312:	3304      	adds	r3, #4
 801e314:	69b9      	ldr	r1, [r7, #24]
 801e316:	6878      	ldr	r0, [r7, #4]
 801e318:	f7ff fe26 	bl	801df68 <tcp_output_control_segment>
 801e31c:	4603      	mov	r3, r0
 801e31e:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801e320:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801e324:	4618      	mov	r0, r3
 801e326:	372c      	adds	r7, #44	; 0x2c
 801e328:	46bd      	mov	sp, r7
 801e32a:	bd90      	pop	{r4, r7, pc}
 801e32c:	080297d4 	.word	0x080297d4
 801e330:	08029fcc 	.word	0x08029fcc
 801e334:	08029828 	.word	0x08029828

0801e338 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801e338:	b580      	push	{r7, lr}
 801e33a:	b082      	sub	sp, #8
 801e33c:	af00      	add	r7, sp, #0
 801e33e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801e340:	f7fa f808 	bl	8018354 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801e344:	4b0a      	ldr	r3, [pc, #40]	; (801e370 <tcpip_tcp_timer+0x38>)
 801e346:	681b      	ldr	r3, [r3, #0]
 801e348:	2b00      	cmp	r3, #0
 801e34a:	d103      	bne.n	801e354 <tcpip_tcp_timer+0x1c>
 801e34c:	4b09      	ldr	r3, [pc, #36]	; (801e374 <tcpip_tcp_timer+0x3c>)
 801e34e:	681b      	ldr	r3, [r3, #0]
 801e350:	2b00      	cmp	r3, #0
 801e352:	d005      	beq.n	801e360 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801e354:	2200      	movs	r2, #0
 801e356:	4908      	ldr	r1, [pc, #32]	; (801e378 <tcpip_tcp_timer+0x40>)
 801e358:	20fa      	movs	r0, #250	; 0xfa
 801e35a:	f000 f8f3 	bl	801e544 <sys_timeout>
 801e35e:	e003      	b.n	801e368 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801e360:	4b06      	ldr	r3, [pc, #24]	; (801e37c <tcpip_tcp_timer+0x44>)
 801e362:	2200      	movs	r2, #0
 801e364:	601a      	str	r2, [r3, #0]
  }
}
 801e366:	bf00      	nop
 801e368:	bf00      	nop
 801e36a:	3708      	adds	r7, #8
 801e36c:	46bd      	mov	sp, r7
 801e36e:	bd80      	pop	{r7, pc}
 801e370:	20021e34 	.word	0x20021e34
 801e374:	20021e38 	.word	0x20021e38
 801e378:	0801e339 	.word	0x0801e339
 801e37c:	20021e80 	.word	0x20021e80

0801e380 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801e380:	b580      	push	{r7, lr}
 801e382:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801e384:	4b0a      	ldr	r3, [pc, #40]	; (801e3b0 <tcp_timer_needed+0x30>)
 801e386:	681b      	ldr	r3, [r3, #0]
 801e388:	2b00      	cmp	r3, #0
 801e38a:	d10f      	bne.n	801e3ac <tcp_timer_needed+0x2c>
 801e38c:	4b09      	ldr	r3, [pc, #36]	; (801e3b4 <tcp_timer_needed+0x34>)
 801e38e:	681b      	ldr	r3, [r3, #0]
 801e390:	2b00      	cmp	r3, #0
 801e392:	d103      	bne.n	801e39c <tcp_timer_needed+0x1c>
 801e394:	4b08      	ldr	r3, [pc, #32]	; (801e3b8 <tcp_timer_needed+0x38>)
 801e396:	681b      	ldr	r3, [r3, #0]
 801e398:	2b00      	cmp	r3, #0
 801e39a:	d007      	beq.n	801e3ac <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801e39c:	4b04      	ldr	r3, [pc, #16]	; (801e3b0 <tcp_timer_needed+0x30>)
 801e39e:	2201      	movs	r2, #1
 801e3a0:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801e3a2:	2200      	movs	r2, #0
 801e3a4:	4905      	ldr	r1, [pc, #20]	; (801e3bc <tcp_timer_needed+0x3c>)
 801e3a6:	20fa      	movs	r0, #250	; 0xfa
 801e3a8:	f000 f8cc 	bl	801e544 <sys_timeout>
  }
}
 801e3ac:	bf00      	nop
 801e3ae:	bd80      	pop	{r7, pc}
 801e3b0:	20021e80 	.word	0x20021e80
 801e3b4:	20021e34 	.word	0x20021e34
 801e3b8:	20021e38 	.word	0x20021e38
 801e3bc:	0801e339 	.word	0x0801e339

0801e3c0 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801e3c0:	b580      	push	{r7, lr}
 801e3c2:	b086      	sub	sp, #24
 801e3c4:	af00      	add	r7, sp, #0
 801e3c6:	60f8      	str	r0, [r7, #12]
 801e3c8:	60b9      	str	r1, [r7, #8]
 801e3ca:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801e3cc:	200a      	movs	r0, #10
 801e3ce:	f7f8 fd67 	bl	8016ea0 <memp_malloc>
 801e3d2:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801e3d4:	693b      	ldr	r3, [r7, #16]
 801e3d6:	2b00      	cmp	r3, #0
 801e3d8:	d109      	bne.n	801e3ee <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801e3da:	693b      	ldr	r3, [r7, #16]
 801e3dc:	2b00      	cmp	r3, #0
 801e3de:	d151      	bne.n	801e484 <sys_timeout_abs+0xc4>
 801e3e0:	4b2a      	ldr	r3, [pc, #168]	; (801e48c <sys_timeout_abs+0xcc>)
 801e3e2:	22be      	movs	r2, #190	; 0xbe
 801e3e4:	492a      	ldr	r1, [pc, #168]	; (801e490 <sys_timeout_abs+0xd0>)
 801e3e6:	482b      	ldr	r0, [pc, #172]	; (801e494 <sys_timeout_abs+0xd4>)
 801e3e8:	f002 ff54 	bl	8021294 <printf>
    return;
 801e3ec:	e04a      	b.n	801e484 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801e3ee:	693b      	ldr	r3, [r7, #16]
 801e3f0:	2200      	movs	r2, #0
 801e3f2:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801e3f4:	693b      	ldr	r3, [r7, #16]
 801e3f6:	68ba      	ldr	r2, [r7, #8]
 801e3f8:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801e3fa:	693b      	ldr	r3, [r7, #16]
 801e3fc:	687a      	ldr	r2, [r7, #4]
 801e3fe:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801e400:	693b      	ldr	r3, [r7, #16]
 801e402:	68fa      	ldr	r2, [r7, #12]
 801e404:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801e406:	4b24      	ldr	r3, [pc, #144]	; (801e498 <sys_timeout_abs+0xd8>)
 801e408:	681b      	ldr	r3, [r3, #0]
 801e40a:	2b00      	cmp	r3, #0
 801e40c:	d103      	bne.n	801e416 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801e40e:	4a22      	ldr	r2, [pc, #136]	; (801e498 <sys_timeout_abs+0xd8>)
 801e410:	693b      	ldr	r3, [r7, #16]
 801e412:	6013      	str	r3, [r2, #0]
    return;
 801e414:	e037      	b.n	801e486 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801e416:	693b      	ldr	r3, [r7, #16]
 801e418:	685a      	ldr	r2, [r3, #4]
 801e41a:	4b1f      	ldr	r3, [pc, #124]	; (801e498 <sys_timeout_abs+0xd8>)
 801e41c:	681b      	ldr	r3, [r3, #0]
 801e41e:	685b      	ldr	r3, [r3, #4]
 801e420:	1ad3      	subs	r3, r2, r3
 801e422:	0fdb      	lsrs	r3, r3, #31
 801e424:	f003 0301 	and.w	r3, r3, #1
 801e428:	b2db      	uxtb	r3, r3
 801e42a:	2b00      	cmp	r3, #0
 801e42c:	d007      	beq.n	801e43e <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801e42e:	4b1a      	ldr	r3, [pc, #104]	; (801e498 <sys_timeout_abs+0xd8>)
 801e430:	681a      	ldr	r2, [r3, #0]
 801e432:	693b      	ldr	r3, [r7, #16]
 801e434:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801e436:	4a18      	ldr	r2, [pc, #96]	; (801e498 <sys_timeout_abs+0xd8>)
 801e438:	693b      	ldr	r3, [r7, #16]
 801e43a:	6013      	str	r3, [r2, #0]
 801e43c:	e023      	b.n	801e486 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801e43e:	4b16      	ldr	r3, [pc, #88]	; (801e498 <sys_timeout_abs+0xd8>)
 801e440:	681b      	ldr	r3, [r3, #0]
 801e442:	617b      	str	r3, [r7, #20]
 801e444:	e01a      	b.n	801e47c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801e446:	697b      	ldr	r3, [r7, #20]
 801e448:	681b      	ldr	r3, [r3, #0]
 801e44a:	2b00      	cmp	r3, #0
 801e44c:	d00b      	beq.n	801e466 <sys_timeout_abs+0xa6>
 801e44e:	693b      	ldr	r3, [r7, #16]
 801e450:	685a      	ldr	r2, [r3, #4]
 801e452:	697b      	ldr	r3, [r7, #20]
 801e454:	681b      	ldr	r3, [r3, #0]
 801e456:	685b      	ldr	r3, [r3, #4]
 801e458:	1ad3      	subs	r3, r2, r3
 801e45a:	0fdb      	lsrs	r3, r3, #31
 801e45c:	f003 0301 	and.w	r3, r3, #1
 801e460:	b2db      	uxtb	r3, r3
 801e462:	2b00      	cmp	r3, #0
 801e464:	d007      	beq.n	801e476 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801e466:	697b      	ldr	r3, [r7, #20]
 801e468:	681a      	ldr	r2, [r3, #0]
 801e46a:	693b      	ldr	r3, [r7, #16]
 801e46c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801e46e:	697b      	ldr	r3, [r7, #20]
 801e470:	693a      	ldr	r2, [r7, #16]
 801e472:	601a      	str	r2, [r3, #0]
        break;
 801e474:	e007      	b.n	801e486 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801e476:	697b      	ldr	r3, [r7, #20]
 801e478:	681b      	ldr	r3, [r3, #0]
 801e47a:	617b      	str	r3, [r7, #20]
 801e47c:	697b      	ldr	r3, [r7, #20]
 801e47e:	2b00      	cmp	r3, #0
 801e480:	d1e1      	bne.n	801e446 <sys_timeout_abs+0x86>
 801e482:	e000      	b.n	801e486 <sys_timeout_abs+0xc6>
    return;
 801e484:	bf00      	nop
      }
    }
  }
}
 801e486:	3718      	adds	r7, #24
 801e488:	46bd      	mov	sp, r7
 801e48a:	bd80      	pop	{r7, pc}
 801e48c:	08029ff0 	.word	0x08029ff0
 801e490:	0802a024 	.word	0x0802a024
 801e494:	0802a064 	.word	0x0802a064
 801e498:	20021e78 	.word	0x20021e78

0801e49c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801e49c:	b580      	push	{r7, lr}
 801e49e:	b086      	sub	sp, #24
 801e4a0:	af00      	add	r7, sp, #0
 801e4a2:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801e4a4:	687b      	ldr	r3, [r7, #4]
 801e4a6:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801e4a8:	697b      	ldr	r3, [r7, #20]
 801e4aa:	685b      	ldr	r3, [r3, #4]
 801e4ac:	4798      	blx	r3

  now = sys_now();
 801e4ae:	f7ee f9f5 	bl	800c89c <sys_now>
 801e4b2:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801e4b4:	697b      	ldr	r3, [r7, #20]
 801e4b6:	681a      	ldr	r2, [r3, #0]
 801e4b8:	4b0f      	ldr	r3, [pc, #60]	; (801e4f8 <lwip_cyclic_timer+0x5c>)
 801e4ba:	681b      	ldr	r3, [r3, #0]
 801e4bc:	4413      	add	r3, r2
 801e4be:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801e4c0:	68fa      	ldr	r2, [r7, #12]
 801e4c2:	693b      	ldr	r3, [r7, #16]
 801e4c4:	1ad3      	subs	r3, r2, r3
 801e4c6:	0fdb      	lsrs	r3, r3, #31
 801e4c8:	f003 0301 	and.w	r3, r3, #1
 801e4cc:	b2db      	uxtb	r3, r3
 801e4ce:	2b00      	cmp	r3, #0
 801e4d0:	d009      	beq.n	801e4e6 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801e4d2:	697b      	ldr	r3, [r7, #20]
 801e4d4:	681a      	ldr	r2, [r3, #0]
 801e4d6:	693b      	ldr	r3, [r7, #16]
 801e4d8:	4413      	add	r3, r2
 801e4da:	687a      	ldr	r2, [r7, #4]
 801e4dc:	4907      	ldr	r1, [pc, #28]	; (801e4fc <lwip_cyclic_timer+0x60>)
 801e4de:	4618      	mov	r0, r3
 801e4e0:	f7ff ff6e 	bl	801e3c0 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801e4e4:	e004      	b.n	801e4f0 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801e4e6:	687a      	ldr	r2, [r7, #4]
 801e4e8:	4904      	ldr	r1, [pc, #16]	; (801e4fc <lwip_cyclic_timer+0x60>)
 801e4ea:	68f8      	ldr	r0, [r7, #12]
 801e4ec:	f7ff ff68 	bl	801e3c0 <sys_timeout_abs>
}
 801e4f0:	bf00      	nop
 801e4f2:	3718      	adds	r7, #24
 801e4f4:	46bd      	mov	sp, r7
 801e4f6:	bd80      	pop	{r7, pc}
 801e4f8:	20021e7c 	.word	0x20021e7c
 801e4fc:	0801e49d 	.word	0x0801e49d

0801e500 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801e500:	b580      	push	{r7, lr}
 801e502:	b082      	sub	sp, #8
 801e504:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801e506:	2301      	movs	r3, #1
 801e508:	607b      	str	r3, [r7, #4]
 801e50a:	e00e      	b.n	801e52a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801e50c:	4a0b      	ldr	r2, [pc, #44]	; (801e53c <sys_timeouts_init+0x3c>)
 801e50e:	687b      	ldr	r3, [r7, #4]
 801e510:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801e514:	687b      	ldr	r3, [r7, #4]
 801e516:	00db      	lsls	r3, r3, #3
 801e518:	4a08      	ldr	r2, [pc, #32]	; (801e53c <sys_timeouts_init+0x3c>)
 801e51a:	4413      	add	r3, r2
 801e51c:	461a      	mov	r2, r3
 801e51e:	4908      	ldr	r1, [pc, #32]	; (801e540 <sys_timeouts_init+0x40>)
 801e520:	f000 f810 	bl	801e544 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801e524:	687b      	ldr	r3, [r7, #4]
 801e526:	3301      	adds	r3, #1
 801e528:	607b      	str	r3, [r7, #4]
 801e52a:	687b      	ldr	r3, [r7, #4]
 801e52c:	2b02      	cmp	r3, #2
 801e52e:	d9ed      	bls.n	801e50c <sys_timeouts_init+0xc>
  }
}
 801e530:	bf00      	nop
 801e532:	bf00      	nop
 801e534:	3708      	adds	r7, #8
 801e536:	46bd      	mov	sp, r7
 801e538:	bd80      	pop	{r7, pc}
 801e53a:	bf00      	nop
 801e53c:	08072dac 	.word	0x08072dac
 801e540:	0801e49d 	.word	0x0801e49d

0801e544 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801e544:	b580      	push	{r7, lr}
 801e546:	b086      	sub	sp, #24
 801e548:	af00      	add	r7, sp, #0
 801e54a:	60f8      	str	r0, [r7, #12]
 801e54c:	60b9      	str	r1, [r7, #8]
 801e54e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801e550:	68fb      	ldr	r3, [r7, #12]
 801e552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801e556:	d306      	bcc.n	801e566 <sys_timeout+0x22>
 801e558:	4b0a      	ldr	r3, [pc, #40]	; (801e584 <sys_timeout+0x40>)
 801e55a:	f240 1229 	movw	r2, #297	; 0x129
 801e55e:	490a      	ldr	r1, [pc, #40]	; (801e588 <sys_timeout+0x44>)
 801e560:	480a      	ldr	r0, [pc, #40]	; (801e58c <sys_timeout+0x48>)
 801e562:	f002 fe97 	bl	8021294 <printf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801e566:	f7ee f999 	bl	800c89c <sys_now>
 801e56a:	4602      	mov	r2, r0
 801e56c:	68fb      	ldr	r3, [r7, #12]
 801e56e:	4413      	add	r3, r2
 801e570:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801e572:	687a      	ldr	r2, [r7, #4]
 801e574:	68b9      	ldr	r1, [r7, #8]
 801e576:	6978      	ldr	r0, [r7, #20]
 801e578:	f7ff ff22 	bl	801e3c0 <sys_timeout_abs>
#endif
}
 801e57c:	bf00      	nop
 801e57e:	3718      	adds	r7, #24
 801e580:	46bd      	mov	sp, r7
 801e582:	bd80      	pop	{r7, pc}
 801e584:	08029ff0 	.word	0x08029ff0
 801e588:	0802a08c 	.word	0x0802a08c
 801e58c:	0802a064 	.word	0x0802a064

0801e590 <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 801e590:	b580      	push	{r7, lr}
 801e592:	b084      	sub	sp, #16
 801e594:	af00      	add	r7, sp, #0
 801e596:	6078      	str	r0, [r7, #4]
 801e598:	6039      	str	r1, [r7, #0]
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801e59a:	4b19      	ldr	r3, [pc, #100]	; (801e600 <sys_untimeout+0x70>)
 801e59c:	681b      	ldr	r3, [r3, #0]
 801e59e:	2b00      	cmp	r3, #0
 801e5a0:	d029      	beq.n	801e5f6 <sys_untimeout+0x66>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 801e5a2:	4b17      	ldr	r3, [pc, #92]	; (801e600 <sys_untimeout+0x70>)
 801e5a4:	681b      	ldr	r3, [r3, #0]
 801e5a6:	60bb      	str	r3, [r7, #8]
 801e5a8:	2300      	movs	r3, #0
 801e5aa:	60fb      	str	r3, [r7, #12]
 801e5ac:	e01f      	b.n	801e5ee <sys_untimeout+0x5e>
    if ((t->h == handler) && (t->arg == arg)) {
 801e5ae:	68bb      	ldr	r3, [r7, #8]
 801e5b0:	689b      	ldr	r3, [r3, #8]
 801e5b2:	687a      	ldr	r2, [r7, #4]
 801e5b4:	429a      	cmp	r2, r3
 801e5b6:	d115      	bne.n	801e5e4 <sys_untimeout+0x54>
 801e5b8:	68bb      	ldr	r3, [r7, #8]
 801e5ba:	68db      	ldr	r3, [r3, #12]
 801e5bc:	683a      	ldr	r2, [r7, #0]
 801e5be:	429a      	cmp	r2, r3
 801e5c0:	d110      	bne.n	801e5e4 <sys_untimeout+0x54>
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
 801e5c2:	68fb      	ldr	r3, [r7, #12]
 801e5c4:	2b00      	cmp	r3, #0
 801e5c6:	d104      	bne.n	801e5d2 <sys_untimeout+0x42>
        next_timeout = t->next;
 801e5c8:	68bb      	ldr	r3, [r7, #8]
 801e5ca:	681b      	ldr	r3, [r3, #0]
 801e5cc:	4a0c      	ldr	r2, [pc, #48]	; (801e600 <sys_untimeout+0x70>)
 801e5ce:	6013      	str	r3, [r2, #0]
 801e5d0:	e003      	b.n	801e5da <sys_untimeout+0x4a>
      } else {
        prev_t->next = t->next;
 801e5d2:	68bb      	ldr	r3, [r7, #8]
 801e5d4:	681a      	ldr	r2, [r3, #0]
 801e5d6:	68fb      	ldr	r3, [r7, #12]
 801e5d8:	601a      	str	r2, [r3, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 801e5da:	68b9      	ldr	r1, [r7, #8]
 801e5dc:	200a      	movs	r0, #10
 801e5de:	f7f8 fcb1 	bl	8016f44 <memp_free>
      return;
 801e5e2:	e009      	b.n	801e5f8 <sys_untimeout+0x68>
  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 801e5e4:	68bb      	ldr	r3, [r7, #8]
 801e5e6:	60fb      	str	r3, [r7, #12]
 801e5e8:	68bb      	ldr	r3, [r7, #8]
 801e5ea:	681b      	ldr	r3, [r3, #0]
 801e5ec:	60bb      	str	r3, [r7, #8]
 801e5ee:	68bb      	ldr	r3, [r7, #8]
 801e5f0:	2b00      	cmp	r3, #0
 801e5f2:	d1dc      	bne.n	801e5ae <sys_untimeout+0x1e>
    }
  }
  return;
 801e5f4:	e000      	b.n	801e5f8 <sys_untimeout+0x68>
    return;
 801e5f6:	bf00      	nop
}
 801e5f8:	3710      	adds	r7, #16
 801e5fa:	46bd      	mov	sp, r7
 801e5fc:	bd80      	pop	{r7, pc}
 801e5fe:	bf00      	nop
 801e600:	20021e78 	.word	0x20021e78

0801e604 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801e604:	b580      	push	{r7, lr}
 801e606:	b084      	sub	sp, #16
 801e608:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801e60a:	f7ee f947 	bl	800c89c <sys_now>
 801e60e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801e610:	4b17      	ldr	r3, [pc, #92]	; (801e670 <sys_check_timeouts+0x6c>)
 801e612:	681b      	ldr	r3, [r3, #0]
 801e614:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801e616:	68bb      	ldr	r3, [r7, #8]
 801e618:	2b00      	cmp	r3, #0
 801e61a:	d022      	beq.n	801e662 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801e61c:	68bb      	ldr	r3, [r7, #8]
 801e61e:	685b      	ldr	r3, [r3, #4]
 801e620:	68fa      	ldr	r2, [r7, #12]
 801e622:	1ad3      	subs	r3, r2, r3
 801e624:	0fdb      	lsrs	r3, r3, #31
 801e626:	f003 0301 	and.w	r3, r3, #1
 801e62a:	b2db      	uxtb	r3, r3
 801e62c:	2b00      	cmp	r3, #0
 801e62e:	d11a      	bne.n	801e666 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801e630:	68bb      	ldr	r3, [r7, #8]
 801e632:	681b      	ldr	r3, [r3, #0]
 801e634:	4a0e      	ldr	r2, [pc, #56]	; (801e670 <sys_check_timeouts+0x6c>)
 801e636:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801e638:	68bb      	ldr	r3, [r7, #8]
 801e63a:	689b      	ldr	r3, [r3, #8]
 801e63c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801e63e:	68bb      	ldr	r3, [r7, #8]
 801e640:	68db      	ldr	r3, [r3, #12]
 801e642:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801e644:	68bb      	ldr	r3, [r7, #8]
 801e646:	685b      	ldr	r3, [r3, #4]
 801e648:	4a0a      	ldr	r2, [pc, #40]	; (801e674 <sys_check_timeouts+0x70>)
 801e64a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801e64c:	68b9      	ldr	r1, [r7, #8]
 801e64e:	200a      	movs	r0, #10
 801e650:	f7f8 fc78 	bl	8016f44 <memp_free>
    if (handler != NULL) {
 801e654:	687b      	ldr	r3, [r7, #4]
 801e656:	2b00      	cmp	r3, #0
 801e658:	d0da      	beq.n	801e610 <sys_check_timeouts+0xc>
      handler(arg);
 801e65a:	687b      	ldr	r3, [r7, #4]
 801e65c:	6838      	ldr	r0, [r7, #0]
 801e65e:	4798      	blx	r3
  do {
 801e660:	e7d6      	b.n	801e610 <sys_check_timeouts+0xc>
      return;
 801e662:	bf00      	nop
 801e664:	e000      	b.n	801e668 <sys_check_timeouts+0x64>
      return;
 801e666:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801e668:	3710      	adds	r7, #16
 801e66a:	46bd      	mov	sp, r7
 801e66c:	bd80      	pop	{r7, pc}
 801e66e:	bf00      	nop
 801e670:	20021e78 	.word	0x20021e78
 801e674:	20021e7c 	.word	0x20021e7c

0801e678 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801e678:	b580      	push	{r7, lr}
 801e67a:	b082      	sub	sp, #8
 801e67c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801e67e:	4b16      	ldr	r3, [pc, #88]	; (801e6d8 <sys_timeouts_sleeptime+0x60>)
 801e680:	681b      	ldr	r3, [r3, #0]
 801e682:	2b00      	cmp	r3, #0
 801e684:	d102      	bne.n	801e68c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801e686:	f04f 33ff 	mov.w	r3, #4294967295
 801e68a:	e020      	b.n	801e6ce <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801e68c:	f7ee f906 	bl	800c89c <sys_now>
 801e690:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801e692:	4b11      	ldr	r3, [pc, #68]	; (801e6d8 <sys_timeouts_sleeptime+0x60>)
 801e694:	681b      	ldr	r3, [r3, #0]
 801e696:	685a      	ldr	r2, [r3, #4]
 801e698:	687b      	ldr	r3, [r7, #4]
 801e69a:	1ad3      	subs	r3, r2, r3
 801e69c:	0fdb      	lsrs	r3, r3, #31
 801e69e:	f003 0301 	and.w	r3, r3, #1
 801e6a2:	b2db      	uxtb	r3, r3
 801e6a4:	2b00      	cmp	r3, #0
 801e6a6:	d001      	beq.n	801e6ac <sys_timeouts_sleeptime+0x34>
    return 0;
 801e6a8:	2300      	movs	r3, #0
 801e6aa:	e010      	b.n	801e6ce <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801e6ac:	4b0a      	ldr	r3, [pc, #40]	; (801e6d8 <sys_timeouts_sleeptime+0x60>)
 801e6ae:	681b      	ldr	r3, [r3, #0]
 801e6b0:	685a      	ldr	r2, [r3, #4]
 801e6b2:	687b      	ldr	r3, [r7, #4]
 801e6b4:	1ad3      	subs	r3, r2, r3
 801e6b6:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801e6b8:	683b      	ldr	r3, [r7, #0]
 801e6ba:	2b00      	cmp	r3, #0
 801e6bc:	da06      	bge.n	801e6cc <sys_timeouts_sleeptime+0x54>
 801e6be:	4b07      	ldr	r3, [pc, #28]	; (801e6dc <sys_timeouts_sleeptime+0x64>)
 801e6c0:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 801e6c4:	4906      	ldr	r1, [pc, #24]	; (801e6e0 <sys_timeouts_sleeptime+0x68>)
 801e6c6:	4807      	ldr	r0, [pc, #28]	; (801e6e4 <sys_timeouts_sleeptime+0x6c>)
 801e6c8:	f002 fde4 	bl	8021294 <printf>
    return ret;
 801e6cc:	683b      	ldr	r3, [r7, #0]
  }
}
 801e6ce:	4618      	mov	r0, r3
 801e6d0:	3708      	adds	r7, #8
 801e6d2:	46bd      	mov	sp, r7
 801e6d4:	bd80      	pop	{r7, pc}
 801e6d6:	bf00      	nop
 801e6d8:	20021e78 	.word	0x20021e78
 801e6dc:	08029ff0 	.word	0x08029ff0
 801e6e0:	0802a0c4 	.word	0x0802a0c4
 801e6e4:	0802a064 	.word	0x0802a064

0801e6e8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801e6e8:	b580      	push	{r7, lr}
 801e6ea:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801e6ec:	f002 fe32 	bl	8021354 <rand>
 801e6f0:	4603      	mov	r3, r0
 801e6f2:	b29b      	uxth	r3, r3
 801e6f4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801e6f8:	b29b      	uxth	r3, r3
 801e6fa:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801e6fe:	b29a      	uxth	r2, r3
 801e700:	4b01      	ldr	r3, [pc, #4]	; (801e708 <udp_init+0x20>)
 801e702:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801e704:	bf00      	nop
 801e706:	bd80      	pop	{r7, pc}
 801e708:	200095a0 	.word	0x200095a0

0801e70c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801e70c:	b580      	push	{r7, lr}
 801e70e:	b084      	sub	sp, #16
 801e710:	af00      	add	r7, sp, #0
 801e712:	60f8      	str	r0, [r7, #12]
 801e714:	60b9      	str	r1, [r7, #8]
 801e716:	4613      	mov	r3, r2
 801e718:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801e71a:	68fb      	ldr	r3, [r7, #12]
 801e71c:	2b00      	cmp	r3, #0
 801e71e:	d105      	bne.n	801e72c <udp_input_local_match+0x20>
 801e720:	4b27      	ldr	r3, [pc, #156]	; (801e7c0 <udp_input_local_match+0xb4>)
 801e722:	2287      	movs	r2, #135	; 0x87
 801e724:	4927      	ldr	r1, [pc, #156]	; (801e7c4 <udp_input_local_match+0xb8>)
 801e726:	4828      	ldr	r0, [pc, #160]	; (801e7c8 <udp_input_local_match+0xbc>)
 801e728:	f002 fdb4 	bl	8021294 <printf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801e72c:	68bb      	ldr	r3, [r7, #8]
 801e72e:	2b00      	cmp	r3, #0
 801e730:	d105      	bne.n	801e73e <udp_input_local_match+0x32>
 801e732:	4b23      	ldr	r3, [pc, #140]	; (801e7c0 <udp_input_local_match+0xb4>)
 801e734:	2288      	movs	r2, #136	; 0x88
 801e736:	4925      	ldr	r1, [pc, #148]	; (801e7cc <udp_input_local_match+0xc0>)
 801e738:	4823      	ldr	r0, [pc, #140]	; (801e7c8 <udp_input_local_match+0xbc>)
 801e73a:	f002 fdab 	bl	8021294 <printf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801e73e:	68fb      	ldr	r3, [r7, #12]
 801e740:	7a1b      	ldrb	r3, [r3, #8]
 801e742:	2b00      	cmp	r3, #0
 801e744:	d00b      	beq.n	801e75e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801e746:	68fb      	ldr	r3, [r7, #12]
 801e748:	7a1a      	ldrb	r2, [r3, #8]
 801e74a:	4b21      	ldr	r3, [pc, #132]	; (801e7d0 <udp_input_local_match+0xc4>)
 801e74c:	685b      	ldr	r3, [r3, #4]
 801e74e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801e752:	3301      	adds	r3, #1
 801e754:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801e756:	429a      	cmp	r2, r3
 801e758:	d001      	beq.n	801e75e <udp_input_local_match+0x52>
    return 0;
 801e75a:	2300      	movs	r3, #0
 801e75c:	e02b      	b.n	801e7b6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801e75e:	79fb      	ldrb	r3, [r7, #7]
 801e760:	2b00      	cmp	r3, #0
 801e762:	d018      	beq.n	801e796 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801e764:	68fb      	ldr	r3, [r7, #12]
 801e766:	2b00      	cmp	r3, #0
 801e768:	d013      	beq.n	801e792 <udp_input_local_match+0x86>
 801e76a:	68fb      	ldr	r3, [r7, #12]
 801e76c:	681b      	ldr	r3, [r3, #0]
 801e76e:	2b00      	cmp	r3, #0
 801e770:	d00f      	beq.n	801e792 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801e772:	4b17      	ldr	r3, [pc, #92]	; (801e7d0 <udp_input_local_match+0xc4>)
 801e774:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801e776:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e77a:	d00a      	beq.n	801e792 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801e77c:	68fb      	ldr	r3, [r7, #12]
 801e77e:	681a      	ldr	r2, [r3, #0]
 801e780:	4b13      	ldr	r3, [pc, #76]	; (801e7d0 <udp_input_local_match+0xc4>)
 801e782:	695b      	ldr	r3, [r3, #20]
 801e784:	405a      	eors	r2, r3
 801e786:	68bb      	ldr	r3, [r7, #8]
 801e788:	3308      	adds	r3, #8
 801e78a:	681b      	ldr	r3, [r3, #0]
 801e78c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801e78e:	2b00      	cmp	r3, #0
 801e790:	d110      	bne.n	801e7b4 <udp_input_local_match+0xa8>
          return 1;
 801e792:	2301      	movs	r3, #1
 801e794:	e00f      	b.n	801e7b6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801e796:	68fb      	ldr	r3, [r7, #12]
 801e798:	2b00      	cmp	r3, #0
 801e79a:	d009      	beq.n	801e7b0 <udp_input_local_match+0xa4>
 801e79c:	68fb      	ldr	r3, [r7, #12]
 801e79e:	681b      	ldr	r3, [r3, #0]
 801e7a0:	2b00      	cmp	r3, #0
 801e7a2:	d005      	beq.n	801e7b0 <udp_input_local_match+0xa4>
 801e7a4:	68fb      	ldr	r3, [r7, #12]
 801e7a6:	681a      	ldr	r2, [r3, #0]
 801e7a8:	4b09      	ldr	r3, [pc, #36]	; (801e7d0 <udp_input_local_match+0xc4>)
 801e7aa:	695b      	ldr	r3, [r3, #20]
 801e7ac:	429a      	cmp	r2, r3
 801e7ae:	d101      	bne.n	801e7b4 <udp_input_local_match+0xa8>
        return 1;
 801e7b0:	2301      	movs	r3, #1
 801e7b2:	e000      	b.n	801e7b6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801e7b4:	2300      	movs	r3, #0
}
 801e7b6:	4618      	mov	r0, r3
 801e7b8:	3710      	adds	r7, #16
 801e7ba:	46bd      	mov	sp, r7
 801e7bc:	bd80      	pop	{r7, pc}
 801e7be:	bf00      	nop
 801e7c0:	0802a0d8 	.word	0x0802a0d8
 801e7c4:	0802a108 	.word	0x0802a108
 801e7c8:	0802a12c 	.word	0x0802a12c
 801e7cc:	0802a154 	.word	0x0802a154
 801e7d0:	2001acd4 	.word	0x2001acd4

0801e7d4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801e7d4:	b590      	push	{r4, r7, lr}
 801e7d6:	b08d      	sub	sp, #52	; 0x34
 801e7d8:	af02      	add	r7, sp, #8
 801e7da:	6078      	str	r0, [r7, #4]
 801e7dc:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801e7de:	2300      	movs	r3, #0
 801e7e0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801e7e2:	687b      	ldr	r3, [r7, #4]
 801e7e4:	2b00      	cmp	r3, #0
 801e7e6:	d105      	bne.n	801e7f4 <udp_input+0x20>
 801e7e8:	4b7c      	ldr	r3, [pc, #496]	; (801e9dc <udp_input+0x208>)
 801e7ea:	22cf      	movs	r2, #207	; 0xcf
 801e7ec:	497c      	ldr	r1, [pc, #496]	; (801e9e0 <udp_input+0x20c>)
 801e7ee:	487d      	ldr	r0, [pc, #500]	; (801e9e4 <udp_input+0x210>)
 801e7f0:	f002 fd50 	bl	8021294 <printf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801e7f4:	683b      	ldr	r3, [r7, #0]
 801e7f6:	2b00      	cmp	r3, #0
 801e7f8:	d105      	bne.n	801e806 <udp_input+0x32>
 801e7fa:	4b78      	ldr	r3, [pc, #480]	; (801e9dc <udp_input+0x208>)
 801e7fc:	22d0      	movs	r2, #208	; 0xd0
 801e7fe:	497a      	ldr	r1, [pc, #488]	; (801e9e8 <udp_input+0x214>)
 801e800:	4878      	ldr	r0, [pc, #480]	; (801e9e4 <udp_input+0x210>)
 801e802:	f002 fd47 	bl	8021294 <printf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801e806:	687b      	ldr	r3, [r7, #4]
 801e808:	895b      	ldrh	r3, [r3, #10]
 801e80a:	2b07      	cmp	r3, #7
 801e80c:	d803      	bhi.n	801e816 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801e80e:	6878      	ldr	r0, [r7, #4]
 801e810:	f7f9 fa58 	bl	8017cc4 <pbuf_free>
    goto end;
 801e814:	e0de      	b.n	801e9d4 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801e816:	687b      	ldr	r3, [r7, #4]
 801e818:	685b      	ldr	r3, [r3, #4]
 801e81a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801e81c:	4b73      	ldr	r3, [pc, #460]	; (801e9ec <udp_input+0x218>)
 801e81e:	695b      	ldr	r3, [r3, #20]
 801e820:	4a72      	ldr	r2, [pc, #456]	; (801e9ec <udp_input+0x218>)
 801e822:	6812      	ldr	r2, [r2, #0]
 801e824:	4611      	mov	r1, r2
 801e826:	4618      	mov	r0, r3
 801e828:	f001 fc88 	bl	802013c <ip4_addr_isbroadcast_u32>
 801e82c:	4603      	mov	r3, r0
 801e82e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801e830:	697b      	ldr	r3, [r7, #20]
 801e832:	881b      	ldrh	r3, [r3, #0]
 801e834:	b29b      	uxth	r3, r3
 801e836:	4618      	mov	r0, r3
 801e838:	f7f7 fe54 	bl	80164e4 <lwip_htons>
 801e83c:	4603      	mov	r3, r0
 801e83e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801e840:	697b      	ldr	r3, [r7, #20]
 801e842:	885b      	ldrh	r3, [r3, #2]
 801e844:	b29b      	uxth	r3, r3
 801e846:	4618      	mov	r0, r3
 801e848:	f7f7 fe4c 	bl	80164e4 <lwip_htons>
 801e84c:	4603      	mov	r3, r0
 801e84e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801e850:	2300      	movs	r3, #0
 801e852:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801e854:	2300      	movs	r3, #0
 801e856:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801e858:	2300      	movs	r3, #0
 801e85a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801e85c:	4b64      	ldr	r3, [pc, #400]	; (801e9f0 <udp_input+0x21c>)
 801e85e:	681b      	ldr	r3, [r3, #0]
 801e860:	627b      	str	r3, [r7, #36]	; 0x24
 801e862:	e054      	b.n	801e90e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801e864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e866:	8a5b      	ldrh	r3, [r3, #18]
 801e868:	89fa      	ldrh	r2, [r7, #14]
 801e86a:	429a      	cmp	r2, r3
 801e86c:	d14a      	bne.n	801e904 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801e86e:	7cfb      	ldrb	r3, [r7, #19]
 801e870:	461a      	mov	r2, r3
 801e872:	6839      	ldr	r1, [r7, #0]
 801e874:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801e876:	f7ff ff49 	bl	801e70c <udp_input_local_match>
 801e87a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801e87c:	2b00      	cmp	r3, #0
 801e87e:	d041      	beq.n	801e904 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801e880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e882:	7c1b      	ldrb	r3, [r3, #16]
 801e884:	f003 0304 	and.w	r3, r3, #4
 801e888:	2b00      	cmp	r3, #0
 801e88a:	d11d      	bne.n	801e8c8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801e88c:	69fb      	ldr	r3, [r7, #28]
 801e88e:	2b00      	cmp	r3, #0
 801e890:	d102      	bne.n	801e898 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801e892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e894:	61fb      	str	r3, [r7, #28]
 801e896:	e017      	b.n	801e8c8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801e898:	7cfb      	ldrb	r3, [r7, #19]
 801e89a:	2b00      	cmp	r3, #0
 801e89c:	d014      	beq.n	801e8c8 <udp_input+0xf4>
 801e89e:	4b53      	ldr	r3, [pc, #332]	; (801e9ec <udp_input+0x218>)
 801e8a0:	695b      	ldr	r3, [r3, #20]
 801e8a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e8a6:	d10f      	bne.n	801e8c8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801e8a8:	69fb      	ldr	r3, [r7, #28]
 801e8aa:	681a      	ldr	r2, [r3, #0]
 801e8ac:	683b      	ldr	r3, [r7, #0]
 801e8ae:	3304      	adds	r3, #4
 801e8b0:	681b      	ldr	r3, [r3, #0]
 801e8b2:	429a      	cmp	r2, r3
 801e8b4:	d008      	beq.n	801e8c8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801e8b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e8b8:	681a      	ldr	r2, [r3, #0]
 801e8ba:	683b      	ldr	r3, [r7, #0]
 801e8bc:	3304      	adds	r3, #4
 801e8be:	681b      	ldr	r3, [r3, #0]
 801e8c0:	429a      	cmp	r2, r3
 801e8c2:	d101      	bne.n	801e8c8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801e8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e8c6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801e8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e8ca:	8a9b      	ldrh	r3, [r3, #20]
 801e8cc:	8a3a      	ldrh	r2, [r7, #16]
 801e8ce:	429a      	cmp	r2, r3
 801e8d0:	d118      	bne.n	801e904 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801e8d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e8d4:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801e8d6:	2b00      	cmp	r3, #0
 801e8d8:	d005      	beq.n	801e8e6 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801e8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e8dc:	685a      	ldr	r2, [r3, #4]
 801e8de:	4b43      	ldr	r3, [pc, #268]	; (801e9ec <udp_input+0x218>)
 801e8e0:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801e8e2:	429a      	cmp	r2, r3
 801e8e4:	d10e      	bne.n	801e904 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801e8e6:	6a3b      	ldr	r3, [r7, #32]
 801e8e8:	2b00      	cmp	r3, #0
 801e8ea:	d014      	beq.n	801e916 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801e8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e8ee:	68da      	ldr	r2, [r3, #12]
 801e8f0:	6a3b      	ldr	r3, [r7, #32]
 801e8f2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801e8f4:	4b3e      	ldr	r3, [pc, #248]	; (801e9f0 <udp_input+0x21c>)
 801e8f6:	681a      	ldr	r2, [r3, #0]
 801e8f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e8fa:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801e8fc:	4a3c      	ldr	r2, [pc, #240]	; (801e9f0 <udp_input+0x21c>)
 801e8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e900:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801e902:	e008      	b.n	801e916 <udp_input+0x142>
      }
    }

    prev = pcb;
 801e904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e906:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801e908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e90a:	68db      	ldr	r3, [r3, #12]
 801e90c:	627b      	str	r3, [r7, #36]	; 0x24
 801e90e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e910:	2b00      	cmp	r3, #0
 801e912:	d1a7      	bne.n	801e864 <udp_input+0x90>
 801e914:	e000      	b.n	801e918 <udp_input+0x144>
        break;
 801e916:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801e918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e91a:	2b00      	cmp	r3, #0
 801e91c:	d101      	bne.n	801e922 <udp_input+0x14e>
    pcb = uncon_pcb;
 801e91e:	69fb      	ldr	r3, [r7, #28]
 801e920:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801e922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e924:	2b00      	cmp	r3, #0
 801e926:	d002      	beq.n	801e92e <udp_input+0x15a>
    for_us = 1;
 801e928:	2301      	movs	r3, #1
 801e92a:	76fb      	strb	r3, [r7, #27]
 801e92c:	e00a      	b.n	801e944 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801e92e:	683b      	ldr	r3, [r7, #0]
 801e930:	3304      	adds	r3, #4
 801e932:	681a      	ldr	r2, [r3, #0]
 801e934:	4b2d      	ldr	r3, [pc, #180]	; (801e9ec <udp_input+0x218>)
 801e936:	695b      	ldr	r3, [r3, #20]
 801e938:	429a      	cmp	r2, r3
 801e93a:	bf0c      	ite	eq
 801e93c:	2301      	moveq	r3, #1
 801e93e:	2300      	movne	r3, #0
 801e940:	b2db      	uxtb	r3, r3
 801e942:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801e944:	7efb      	ldrb	r3, [r7, #27]
 801e946:	2b00      	cmp	r3, #0
 801e948:	d041      	beq.n	801e9ce <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801e94a:	2108      	movs	r1, #8
 801e94c:	6878      	ldr	r0, [r7, #4]
 801e94e:	f7f9 f933 	bl	8017bb8 <pbuf_remove_header>
 801e952:	4603      	mov	r3, r0
 801e954:	2b00      	cmp	r3, #0
 801e956:	d00a      	beq.n	801e96e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801e958:	4b20      	ldr	r3, [pc, #128]	; (801e9dc <udp_input+0x208>)
 801e95a:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801e95e:	4925      	ldr	r1, [pc, #148]	; (801e9f4 <udp_input+0x220>)
 801e960:	4820      	ldr	r0, [pc, #128]	; (801e9e4 <udp_input+0x210>)
 801e962:	f002 fc97 	bl	8021294 <printf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801e966:	6878      	ldr	r0, [r7, #4]
 801e968:	f7f9 f9ac 	bl	8017cc4 <pbuf_free>
      goto end;
 801e96c:	e032      	b.n	801e9d4 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801e96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e970:	2b00      	cmp	r3, #0
 801e972:	d012      	beq.n	801e99a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801e974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e976:	699b      	ldr	r3, [r3, #24]
 801e978:	2b00      	cmp	r3, #0
 801e97a:	d00a      	beq.n	801e992 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801e97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e97e:	699c      	ldr	r4, [r3, #24]
 801e980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e982:	69d8      	ldr	r0, [r3, #28]
 801e984:	8a3b      	ldrh	r3, [r7, #16]
 801e986:	9300      	str	r3, [sp, #0]
 801e988:	4b1b      	ldr	r3, [pc, #108]	; (801e9f8 <udp_input+0x224>)
 801e98a:	687a      	ldr	r2, [r7, #4]
 801e98c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801e98e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801e990:	e021      	b.n	801e9d6 <udp_input+0x202>
        pbuf_free(p);
 801e992:	6878      	ldr	r0, [r7, #4]
 801e994:	f7f9 f996 	bl	8017cc4 <pbuf_free>
        goto end;
 801e998:	e01c      	b.n	801e9d4 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801e99a:	7cfb      	ldrb	r3, [r7, #19]
 801e99c:	2b00      	cmp	r3, #0
 801e99e:	d112      	bne.n	801e9c6 <udp_input+0x1f2>
 801e9a0:	4b12      	ldr	r3, [pc, #72]	; (801e9ec <udp_input+0x218>)
 801e9a2:	695b      	ldr	r3, [r3, #20]
 801e9a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801e9a8:	2be0      	cmp	r3, #224	; 0xe0
 801e9aa:	d00c      	beq.n	801e9c6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801e9ac:	4b0f      	ldr	r3, [pc, #60]	; (801e9ec <udp_input+0x218>)
 801e9ae:	899b      	ldrh	r3, [r3, #12]
 801e9b0:	3308      	adds	r3, #8
 801e9b2:	b29b      	uxth	r3, r3
 801e9b4:	b21b      	sxth	r3, r3
 801e9b6:	4619      	mov	r1, r3
 801e9b8:	6878      	ldr	r0, [r7, #4]
 801e9ba:	f7f9 f970 	bl	8017c9e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801e9be:	2103      	movs	r1, #3
 801e9c0:	6878      	ldr	r0, [r7, #4]
 801e9c2:	f001 f89b 	bl	801fafc <icmp_dest_unreach>
      pbuf_free(p);
 801e9c6:	6878      	ldr	r0, [r7, #4]
 801e9c8:	f7f9 f97c 	bl	8017cc4 <pbuf_free>
  return;
 801e9cc:	e003      	b.n	801e9d6 <udp_input+0x202>
    pbuf_free(p);
 801e9ce:	6878      	ldr	r0, [r7, #4]
 801e9d0:	f7f9 f978 	bl	8017cc4 <pbuf_free>
  return;
 801e9d4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801e9d6:	372c      	adds	r7, #44	; 0x2c
 801e9d8:	46bd      	mov	sp, r7
 801e9da:	bd90      	pop	{r4, r7, pc}
 801e9dc:	0802a0d8 	.word	0x0802a0d8
 801e9e0:	0802a17c 	.word	0x0802a17c
 801e9e4:	0802a12c 	.word	0x0802a12c
 801e9e8:	0802a194 	.word	0x0802a194
 801e9ec:	2001acd4 	.word	0x2001acd4
 801e9f0:	20021e84 	.word	0x20021e84
 801e9f4:	0802a1b0 	.word	0x0802a1b0
 801e9f8:	2001ace4 	.word	0x2001ace4

0801e9fc <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801e9fc:	b480      	push	{r7}
 801e9fe:	b085      	sub	sp, #20
 801ea00:	af00      	add	r7, sp, #0
 801ea02:	6078      	str	r0, [r7, #4]
 801ea04:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801ea06:	687b      	ldr	r3, [r7, #4]
 801ea08:	2b00      	cmp	r3, #0
 801ea0a:	d01e      	beq.n	801ea4a <udp_netif_ip_addr_changed+0x4e>
 801ea0c:	687b      	ldr	r3, [r7, #4]
 801ea0e:	681b      	ldr	r3, [r3, #0]
 801ea10:	2b00      	cmp	r3, #0
 801ea12:	d01a      	beq.n	801ea4a <udp_netif_ip_addr_changed+0x4e>
 801ea14:	683b      	ldr	r3, [r7, #0]
 801ea16:	2b00      	cmp	r3, #0
 801ea18:	d017      	beq.n	801ea4a <udp_netif_ip_addr_changed+0x4e>
 801ea1a:	683b      	ldr	r3, [r7, #0]
 801ea1c:	681b      	ldr	r3, [r3, #0]
 801ea1e:	2b00      	cmp	r3, #0
 801ea20:	d013      	beq.n	801ea4a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ea22:	4b0d      	ldr	r3, [pc, #52]	; (801ea58 <udp_netif_ip_addr_changed+0x5c>)
 801ea24:	681b      	ldr	r3, [r3, #0]
 801ea26:	60fb      	str	r3, [r7, #12]
 801ea28:	e00c      	b.n	801ea44 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801ea2a:	68fb      	ldr	r3, [r7, #12]
 801ea2c:	681a      	ldr	r2, [r3, #0]
 801ea2e:	687b      	ldr	r3, [r7, #4]
 801ea30:	681b      	ldr	r3, [r3, #0]
 801ea32:	429a      	cmp	r2, r3
 801ea34:	d103      	bne.n	801ea3e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801ea36:	683b      	ldr	r3, [r7, #0]
 801ea38:	681a      	ldr	r2, [r3, #0]
 801ea3a:	68fb      	ldr	r3, [r7, #12]
 801ea3c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ea3e:	68fb      	ldr	r3, [r7, #12]
 801ea40:	68db      	ldr	r3, [r3, #12]
 801ea42:	60fb      	str	r3, [r7, #12]
 801ea44:	68fb      	ldr	r3, [r7, #12]
 801ea46:	2b00      	cmp	r3, #0
 801ea48:	d1ef      	bne.n	801ea2a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801ea4a:	bf00      	nop
 801ea4c:	3714      	adds	r7, #20
 801ea4e:	46bd      	mov	sp, r7
 801ea50:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ea54:	4770      	bx	lr
 801ea56:	bf00      	nop
 801ea58:	20021e84 	.word	0x20021e84

0801ea5c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801ea5c:	b580      	push	{r7, lr}
 801ea5e:	b082      	sub	sp, #8
 801ea60:	af00      	add	r7, sp, #0
 801ea62:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801ea64:	4915      	ldr	r1, [pc, #84]	; (801eabc <etharp_free_entry+0x60>)
 801ea66:	687a      	ldr	r2, [r7, #4]
 801ea68:	4613      	mov	r3, r2
 801ea6a:	005b      	lsls	r3, r3, #1
 801ea6c:	4413      	add	r3, r2
 801ea6e:	00db      	lsls	r3, r3, #3
 801ea70:	440b      	add	r3, r1
 801ea72:	681b      	ldr	r3, [r3, #0]
 801ea74:	2b00      	cmp	r3, #0
 801ea76:	d013      	beq.n	801eaa0 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801ea78:	4910      	ldr	r1, [pc, #64]	; (801eabc <etharp_free_entry+0x60>)
 801ea7a:	687a      	ldr	r2, [r7, #4]
 801ea7c:	4613      	mov	r3, r2
 801ea7e:	005b      	lsls	r3, r3, #1
 801ea80:	4413      	add	r3, r2
 801ea82:	00db      	lsls	r3, r3, #3
 801ea84:	440b      	add	r3, r1
 801ea86:	681b      	ldr	r3, [r3, #0]
 801ea88:	4618      	mov	r0, r3
 801ea8a:	f7f9 f91b 	bl	8017cc4 <pbuf_free>
    arp_table[i].q = NULL;
 801ea8e:	490b      	ldr	r1, [pc, #44]	; (801eabc <etharp_free_entry+0x60>)
 801ea90:	687a      	ldr	r2, [r7, #4]
 801ea92:	4613      	mov	r3, r2
 801ea94:	005b      	lsls	r3, r3, #1
 801ea96:	4413      	add	r3, r2
 801ea98:	00db      	lsls	r3, r3, #3
 801ea9a:	440b      	add	r3, r1
 801ea9c:	2200      	movs	r2, #0
 801ea9e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801eaa0:	4906      	ldr	r1, [pc, #24]	; (801eabc <etharp_free_entry+0x60>)
 801eaa2:	687a      	ldr	r2, [r7, #4]
 801eaa4:	4613      	mov	r3, r2
 801eaa6:	005b      	lsls	r3, r3, #1
 801eaa8:	4413      	add	r3, r2
 801eaaa:	00db      	lsls	r3, r3, #3
 801eaac:	440b      	add	r3, r1
 801eaae:	3314      	adds	r3, #20
 801eab0:	2200      	movs	r2, #0
 801eab2:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801eab4:	bf00      	nop
 801eab6:	3708      	adds	r7, #8
 801eab8:	46bd      	mov	sp, r7
 801eaba:	bd80      	pop	{r7, pc}
 801eabc:	20021e88 	.word	0x20021e88

0801eac0 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801eac0:	b580      	push	{r7, lr}
 801eac2:	b082      	sub	sp, #8
 801eac4:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801eac6:	2300      	movs	r3, #0
 801eac8:	607b      	str	r3, [r7, #4]
 801eaca:	e096      	b.n	801ebfa <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801eacc:	494f      	ldr	r1, [pc, #316]	; (801ec0c <etharp_tmr+0x14c>)
 801eace:	687a      	ldr	r2, [r7, #4]
 801ead0:	4613      	mov	r3, r2
 801ead2:	005b      	lsls	r3, r3, #1
 801ead4:	4413      	add	r3, r2
 801ead6:	00db      	lsls	r3, r3, #3
 801ead8:	440b      	add	r3, r1
 801eada:	3314      	adds	r3, #20
 801eadc:	781b      	ldrb	r3, [r3, #0]
 801eade:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801eae0:	78fb      	ldrb	r3, [r7, #3]
 801eae2:	2b00      	cmp	r3, #0
 801eae4:	f000 8086 	beq.w	801ebf4 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801eae8:	4948      	ldr	r1, [pc, #288]	; (801ec0c <etharp_tmr+0x14c>)
 801eaea:	687a      	ldr	r2, [r7, #4]
 801eaec:	4613      	mov	r3, r2
 801eaee:	005b      	lsls	r3, r3, #1
 801eaf0:	4413      	add	r3, r2
 801eaf2:	00db      	lsls	r3, r3, #3
 801eaf4:	440b      	add	r3, r1
 801eaf6:	3312      	adds	r3, #18
 801eaf8:	881b      	ldrh	r3, [r3, #0]
 801eafa:	3301      	adds	r3, #1
 801eafc:	b298      	uxth	r0, r3
 801eafe:	4943      	ldr	r1, [pc, #268]	; (801ec0c <etharp_tmr+0x14c>)
 801eb00:	687a      	ldr	r2, [r7, #4]
 801eb02:	4613      	mov	r3, r2
 801eb04:	005b      	lsls	r3, r3, #1
 801eb06:	4413      	add	r3, r2
 801eb08:	00db      	lsls	r3, r3, #3
 801eb0a:	440b      	add	r3, r1
 801eb0c:	3312      	adds	r3, #18
 801eb0e:	4602      	mov	r2, r0
 801eb10:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801eb12:	493e      	ldr	r1, [pc, #248]	; (801ec0c <etharp_tmr+0x14c>)
 801eb14:	687a      	ldr	r2, [r7, #4]
 801eb16:	4613      	mov	r3, r2
 801eb18:	005b      	lsls	r3, r3, #1
 801eb1a:	4413      	add	r3, r2
 801eb1c:	00db      	lsls	r3, r3, #3
 801eb1e:	440b      	add	r3, r1
 801eb20:	3312      	adds	r3, #18
 801eb22:	881b      	ldrh	r3, [r3, #0]
 801eb24:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801eb28:	d215      	bcs.n	801eb56 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801eb2a:	4938      	ldr	r1, [pc, #224]	; (801ec0c <etharp_tmr+0x14c>)
 801eb2c:	687a      	ldr	r2, [r7, #4]
 801eb2e:	4613      	mov	r3, r2
 801eb30:	005b      	lsls	r3, r3, #1
 801eb32:	4413      	add	r3, r2
 801eb34:	00db      	lsls	r3, r3, #3
 801eb36:	440b      	add	r3, r1
 801eb38:	3314      	adds	r3, #20
 801eb3a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801eb3c:	2b01      	cmp	r3, #1
 801eb3e:	d10e      	bne.n	801eb5e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801eb40:	4932      	ldr	r1, [pc, #200]	; (801ec0c <etharp_tmr+0x14c>)
 801eb42:	687a      	ldr	r2, [r7, #4]
 801eb44:	4613      	mov	r3, r2
 801eb46:	005b      	lsls	r3, r3, #1
 801eb48:	4413      	add	r3, r2
 801eb4a:	00db      	lsls	r3, r3, #3
 801eb4c:	440b      	add	r3, r1
 801eb4e:	3312      	adds	r3, #18
 801eb50:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801eb52:	2b04      	cmp	r3, #4
 801eb54:	d903      	bls.n	801eb5e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801eb56:	6878      	ldr	r0, [r7, #4]
 801eb58:	f7ff ff80 	bl	801ea5c <etharp_free_entry>
 801eb5c:	e04a      	b.n	801ebf4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801eb5e:	492b      	ldr	r1, [pc, #172]	; (801ec0c <etharp_tmr+0x14c>)
 801eb60:	687a      	ldr	r2, [r7, #4]
 801eb62:	4613      	mov	r3, r2
 801eb64:	005b      	lsls	r3, r3, #1
 801eb66:	4413      	add	r3, r2
 801eb68:	00db      	lsls	r3, r3, #3
 801eb6a:	440b      	add	r3, r1
 801eb6c:	3314      	adds	r3, #20
 801eb6e:	781b      	ldrb	r3, [r3, #0]
 801eb70:	2b03      	cmp	r3, #3
 801eb72:	d10a      	bne.n	801eb8a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801eb74:	4925      	ldr	r1, [pc, #148]	; (801ec0c <etharp_tmr+0x14c>)
 801eb76:	687a      	ldr	r2, [r7, #4]
 801eb78:	4613      	mov	r3, r2
 801eb7a:	005b      	lsls	r3, r3, #1
 801eb7c:	4413      	add	r3, r2
 801eb7e:	00db      	lsls	r3, r3, #3
 801eb80:	440b      	add	r3, r1
 801eb82:	3314      	adds	r3, #20
 801eb84:	2204      	movs	r2, #4
 801eb86:	701a      	strb	r2, [r3, #0]
 801eb88:	e034      	b.n	801ebf4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801eb8a:	4920      	ldr	r1, [pc, #128]	; (801ec0c <etharp_tmr+0x14c>)
 801eb8c:	687a      	ldr	r2, [r7, #4]
 801eb8e:	4613      	mov	r3, r2
 801eb90:	005b      	lsls	r3, r3, #1
 801eb92:	4413      	add	r3, r2
 801eb94:	00db      	lsls	r3, r3, #3
 801eb96:	440b      	add	r3, r1
 801eb98:	3314      	adds	r3, #20
 801eb9a:	781b      	ldrb	r3, [r3, #0]
 801eb9c:	2b04      	cmp	r3, #4
 801eb9e:	d10a      	bne.n	801ebb6 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801eba0:	491a      	ldr	r1, [pc, #104]	; (801ec0c <etharp_tmr+0x14c>)
 801eba2:	687a      	ldr	r2, [r7, #4]
 801eba4:	4613      	mov	r3, r2
 801eba6:	005b      	lsls	r3, r3, #1
 801eba8:	4413      	add	r3, r2
 801ebaa:	00db      	lsls	r3, r3, #3
 801ebac:	440b      	add	r3, r1
 801ebae:	3314      	adds	r3, #20
 801ebb0:	2202      	movs	r2, #2
 801ebb2:	701a      	strb	r2, [r3, #0]
 801ebb4:	e01e      	b.n	801ebf4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801ebb6:	4915      	ldr	r1, [pc, #84]	; (801ec0c <etharp_tmr+0x14c>)
 801ebb8:	687a      	ldr	r2, [r7, #4]
 801ebba:	4613      	mov	r3, r2
 801ebbc:	005b      	lsls	r3, r3, #1
 801ebbe:	4413      	add	r3, r2
 801ebc0:	00db      	lsls	r3, r3, #3
 801ebc2:	440b      	add	r3, r1
 801ebc4:	3314      	adds	r3, #20
 801ebc6:	781b      	ldrb	r3, [r3, #0]
 801ebc8:	2b01      	cmp	r3, #1
 801ebca:	d113      	bne.n	801ebf4 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801ebcc:	490f      	ldr	r1, [pc, #60]	; (801ec0c <etharp_tmr+0x14c>)
 801ebce:	687a      	ldr	r2, [r7, #4]
 801ebd0:	4613      	mov	r3, r2
 801ebd2:	005b      	lsls	r3, r3, #1
 801ebd4:	4413      	add	r3, r2
 801ebd6:	00db      	lsls	r3, r3, #3
 801ebd8:	440b      	add	r3, r1
 801ebda:	3308      	adds	r3, #8
 801ebdc:	6818      	ldr	r0, [r3, #0]
 801ebde:	687a      	ldr	r2, [r7, #4]
 801ebe0:	4613      	mov	r3, r2
 801ebe2:	005b      	lsls	r3, r3, #1
 801ebe4:	4413      	add	r3, r2
 801ebe6:	00db      	lsls	r3, r3, #3
 801ebe8:	4a08      	ldr	r2, [pc, #32]	; (801ec0c <etharp_tmr+0x14c>)
 801ebea:	4413      	add	r3, r2
 801ebec:	3304      	adds	r3, #4
 801ebee:	4619      	mov	r1, r3
 801ebf0:	f000 fe6e 	bl	801f8d0 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ebf4:	687b      	ldr	r3, [r7, #4]
 801ebf6:	3301      	adds	r3, #1
 801ebf8:	607b      	str	r3, [r7, #4]
 801ebfa:	687b      	ldr	r3, [r7, #4]
 801ebfc:	2b09      	cmp	r3, #9
 801ebfe:	f77f af65 	ble.w	801eacc <etharp_tmr+0xc>
      }
    }
  }
}
 801ec02:	bf00      	nop
 801ec04:	bf00      	nop
 801ec06:	3708      	adds	r7, #8
 801ec08:	46bd      	mov	sp, r7
 801ec0a:	bd80      	pop	{r7, pc}
 801ec0c:	20021e88 	.word	0x20021e88

0801ec10 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801ec10:	b580      	push	{r7, lr}
 801ec12:	b08a      	sub	sp, #40	; 0x28
 801ec14:	af00      	add	r7, sp, #0
 801ec16:	60f8      	str	r0, [r7, #12]
 801ec18:	460b      	mov	r3, r1
 801ec1a:	607a      	str	r2, [r7, #4]
 801ec1c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801ec1e:	230a      	movs	r3, #10
 801ec20:	84fb      	strh	r3, [r7, #38]	; 0x26
 801ec22:	230a      	movs	r3, #10
 801ec24:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801ec26:	230a      	movs	r3, #10
 801ec28:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801ec2a:	2300      	movs	r3, #0
 801ec2c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801ec2e:	230a      	movs	r3, #10
 801ec30:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801ec32:	2300      	movs	r3, #0
 801ec34:	83bb      	strh	r3, [r7, #28]
 801ec36:	2300      	movs	r3, #0
 801ec38:	837b      	strh	r3, [r7, #26]
 801ec3a:	2300      	movs	r3, #0
 801ec3c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ec3e:	2300      	movs	r3, #0
 801ec40:	843b      	strh	r3, [r7, #32]
 801ec42:	e0ae      	b.n	801eda2 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801ec44:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ec48:	49a6      	ldr	r1, [pc, #664]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ec4a:	4613      	mov	r3, r2
 801ec4c:	005b      	lsls	r3, r3, #1
 801ec4e:	4413      	add	r3, r2
 801ec50:	00db      	lsls	r3, r3, #3
 801ec52:	440b      	add	r3, r1
 801ec54:	3314      	adds	r3, #20
 801ec56:	781b      	ldrb	r3, [r3, #0]
 801ec58:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801ec5a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801ec5e:	2b0a      	cmp	r3, #10
 801ec60:	d105      	bne.n	801ec6e <etharp_find_entry+0x5e>
 801ec62:	7dfb      	ldrb	r3, [r7, #23]
 801ec64:	2b00      	cmp	r3, #0
 801ec66:	d102      	bne.n	801ec6e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801ec68:	8c3b      	ldrh	r3, [r7, #32]
 801ec6a:	847b      	strh	r3, [r7, #34]	; 0x22
 801ec6c:	e095      	b.n	801ed9a <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801ec6e:	7dfb      	ldrb	r3, [r7, #23]
 801ec70:	2b00      	cmp	r3, #0
 801ec72:	f000 8092 	beq.w	801ed9a <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801ec76:	7dfb      	ldrb	r3, [r7, #23]
 801ec78:	2b01      	cmp	r3, #1
 801ec7a:	d009      	beq.n	801ec90 <etharp_find_entry+0x80>
 801ec7c:	7dfb      	ldrb	r3, [r7, #23]
 801ec7e:	2b01      	cmp	r3, #1
 801ec80:	d806      	bhi.n	801ec90 <etharp_find_entry+0x80>
 801ec82:	4b99      	ldr	r3, [pc, #612]	; (801eee8 <etharp_find_entry+0x2d8>)
 801ec84:	f240 1223 	movw	r2, #291	; 0x123
 801ec88:	4998      	ldr	r1, [pc, #608]	; (801eeec <etharp_find_entry+0x2dc>)
 801ec8a:	4899      	ldr	r0, [pc, #612]	; (801eef0 <etharp_find_entry+0x2e0>)
 801ec8c:	f002 fb02 	bl	8021294 <printf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801ec90:	68fb      	ldr	r3, [r7, #12]
 801ec92:	2b00      	cmp	r3, #0
 801ec94:	d020      	beq.n	801ecd8 <etharp_find_entry+0xc8>
 801ec96:	68fb      	ldr	r3, [r7, #12]
 801ec98:	6819      	ldr	r1, [r3, #0]
 801ec9a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ec9e:	4891      	ldr	r0, [pc, #580]	; (801eee4 <etharp_find_entry+0x2d4>)
 801eca0:	4613      	mov	r3, r2
 801eca2:	005b      	lsls	r3, r3, #1
 801eca4:	4413      	add	r3, r2
 801eca6:	00db      	lsls	r3, r3, #3
 801eca8:	4403      	add	r3, r0
 801ecaa:	3304      	adds	r3, #4
 801ecac:	681b      	ldr	r3, [r3, #0]
 801ecae:	4299      	cmp	r1, r3
 801ecb0:	d112      	bne.n	801ecd8 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801ecb2:	687b      	ldr	r3, [r7, #4]
 801ecb4:	2b00      	cmp	r3, #0
 801ecb6:	d00c      	beq.n	801ecd2 <etharp_find_entry+0xc2>
 801ecb8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ecbc:	4989      	ldr	r1, [pc, #548]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ecbe:	4613      	mov	r3, r2
 801ecc0:	005b      	lsls	r3, r3, #1
 801ecc2:	4413      	add	r3, r2
 801ecc4:	00db      	lsls	r3, r3, #3
 801ecc6:	440b      	add	r3, r1
 801ecc8:	3308      	adds	r3, #8
 801ecca:	681b      	ldr	r3, [r3, #0]
 801eccc:	687a      	ldr	r2, [r7, #4]
 801ecce:	429a      	cmp	r2, r3
 801ecd0:	d102      	bne.n	801ecd8 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801ecd2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ecd6:	e100      	b.n	801eeda <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801ecd8:	7dfb      	ldrb	r3, [r7, #23]
 801ecda:	2b01      	cmp	r3, #1
 801ecdc:	d140      	bne.n	801ed60 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801ecde:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ece2:	4980      	ldr	r1, [pc, #512]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ece4:	4613      	mov	r3, r2
 801ece6:	005b      	lsls	r3, r3, #1
 801ece8:	4413      	add	r3, r2
 801ecea:	00db      	lsls	r3, r3, #3
 801ecec:	440b      	add	r3, r1
 801ecee:	681b      	ldr	r3, [r3, #0]
 801ecf0:	2b00      	cmp	r3, #0
 801ecf2:	d01a      	beq.n	801ed2a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801ecf4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ecf8:	497a      	ldr	r1, [pc, #488]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ecfa:	4613      	mov	r3, r2
 801ecfc:	005b      	lsls	r3, r3, #1
 801ecfe:	4413      	add	r3, r2
 801ed00:	00db      	lsls	r3, r3, #3
 801ed02:	440b      	add	r3, r1
 801ed04:	3312      	adds	r3, #18
 801ed06:	881b      	ldrh	r3, [r3, #0]
 801ed08:	8bba      	ldrh	r2, [r7, #28]
 801ed0a:	429a      	cmp	r2, r3
 801ed0c:	d845      	bhi.n	801ed9a <etharp_find_entry+0x18a>
            old_queue = i;
 801ed0e:	8c3b      	ldrh	r3, [r7, #32]
 801ed10:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801ed12:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ed16:	4973      	ldr	r1, [pc, #460]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ed18:	4613      	mov	r3, r2
 801ed1a:	005b      	lsls	r3, r3, #1
 801ed1c:	4413      	add	r3, r2
 801ed1e:	00db      	lsls	r3, r3, #3
 801ed20:	440b      	add	r3, r1
 801ed22:	3312      	adds	r3, #18
 801ed24:	881b      	ldrh	r3, [r3, #0]
 801ed26:	83bb      	strh	r3, [r7, #28]
 801ed28:	e037      	b.n	801ed9a <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801ed2a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ed2e:	496d      	ldr	r1, [pc, #436]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ed30:	4613      	mov	r3, r2
 801ed32:	005b      	lsls	r3, r3, #1
 801ed34:	4413      	add	r3, r2
 801ed36:	00db      	lsls	r3, r3, #3
 801ed38:	440b      	add	r3, r1
 801ed3a:	3312      	adds	r3, #18
 801ed3c:	881b      	ldrh	r3, [r3, #0]
 801ed3e:	8b7a      	ldrh	r2, [r7, #26]
 801ed40:	429a      	cmp	r2, r3
 801ed42:	d82a      	bhi.n	801ed9a <etharp_find_entry+0x18a>
            old_pending = i;
 801ed44:	8c3b      	ldrh	r3, [r7, #32]
 801ed46:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801ed48:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ed4c:	4965      	ldr	r1, [pc, #404]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ed4e:	4613      	mov	r3, r2
 801ed50:	005b      	lsls	r3, r3, #1
 801ed52:	4413      	add	r3, r2
 801ed54:	00db      	lsls	r3, r3, #3
 801ed56:	440b      	add	r3, r1
 801ed58:	3312      	adds	r3, #18
 801ed5a:	881b      	ldrh	r3, [r3, #0]
 801ed5c:	837b      	strh	r3, [r7, #26]
 801ed5e:	e01c      	b.n	801ed9a <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801ed60:	7dfb      	ldrb	r3, [r7, #23]
 801ed62:	2b01      	cmp	r3, #1
 801ed64:	d919      	bls.n	801ed9a <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801ed66:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ed6a:	495e      	ldr	r1, [pc, #376]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ed6c:	4613      	mov	r3, r2
 801ed6e:	005b      	lsls	r3, r3, #1
 801ed70:	4413      	add	r3, r2
 801ed72:	00db      	lsls	r3, r3, #3
 801ed74:	440b      	add	r3, r1
 801ed76:	3312      	adds	r3, #18
 801ed78:	881b      	ldrh	r3, [r3, #0]
 801ed7a:	8b3a      	ldrh	r2, [r7, #24]
 801ed7c:	429a      	cmp	r2, r3
 801ed7e:	d80c      	bhi.n	801ed9a <etharp_find_entry+0x18a>
            old_stable = i;
 801ed80:	8c3b      	ldrh	r3, [r7, #32]
 801ed82:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801ed84:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ed88:	4956      	ldr	r1, [pc, #344]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ed8a:	4613      	mov	r3, r2
 801ed8c:	005b      	lsls	r3, r3, #1
 801ed8e:	4413      	add	r3, r2
 801ed90:	00db      	lsls	r3, r3, #3
 801ed92:	440b      	add	r3, r1
 801ed94:	3312      	adds	r3, #18
 801ed96:	881b      	ldrh	r3, [r3, #0]
 801ed98:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ed9a:	8c3b      	ldrh	r3, [r7, #32]
 801ed9c:	3301      	adds	r3, #1
 801ed9e:	b29b      	uxth	r3, r3
 801eda0:	843b      	strh	r3, [r7, #32]
 801eda2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801eda6:	2b09      	cmp	r3, #9
 801eda8:	f77f af4c 	ble.w	801ec44 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801edac:	7afb      	ldrb	r3, [r7, #11]
 801edae:	f003 0302 	and.w	r3, r3, #2
 801edb2:	2b00      	cmp	r3, #0
 801edb4:	d108      	bne.n	801edc8 <etharp_find_entry+0x1b8>
 801edb6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801edba:	2b0a      	cmp	r3, #10
 801edbc:	d107      	bne.n	801edce <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801edbe:	7afb      	ldrb	r3, [r7, #11]
 801edc0:	f003 0301 	and.w	r3, r3, #1
 801edc4:	2b00      	cmp	r3, #0
 801edc6:	d102      	bne.n	801edce <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801edc8:	f04f 33ff 	mov.w	r3, #4294967295
 801edcc:	e085      	b.n	801eeda <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801edce:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801edd2:	2b09      	cmp	r3, #9
 801edd4:	dc02      	bgt.n	801eddc <etharp_find_entry+0x1cc>
    i = empty;
 801edd6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801edd8:	843b      	strh	r3, [r7, #32]
 801edda:	e039      	b.n	801ee50 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801eddc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801ede0:	2b09      	cmp	r3, #9
 801ede2:	dc14      	bgt.n	801ee0e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801ede4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801ede6:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801ede8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801edec:	493d      	ldr	r1, [pc, #244]	; (801eee4 <etharp_find_entry+0x2d4>)
 801edee:	4613      	mov	r3, r2
 801edf0:	005b      	lsls	r3, r3, #1
 801edf2:	4413      	add	r3, r2
 801edf4:	00db      	lsls	r3, r3, #3
 801edf6:	440b      	add	r3, r1
 801edf8:	681b      	ldr	r3, [r3, #0]
 801edfa:	2b00      	cmp	r3, #0
 801edfc:	d018      	beq.n	801ee30 <etharp_find_entry+0x220>
 801edfe:	4b3a      	ldr	r3, [pc, #232]	; (801eee8 <etharp_find_entry+0x2d8>)
 801ee00:	f240 126d 	movw	r2, #365	; 0x16d
 801ee04:	493b      	ldr	r1, [pc, #236]	; (801eef4 <etharp_find_entry+0x2e4>)
 801ee06:	483a      	ldr	r0, [pc, #232]	; (801eef0 <etharp_find_entry+0x2e0>)
 801ee08:	f002 fa44 	bl	8021294 <printf>
 801ee0c:	e010      	b.n	801ee30 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801ee0e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801ee12:	2b09      	cmp	r3, #9
 801ee14:	dc02      	bgt.n	801ee1c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801ee16:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801ee18:	843b      	strh	r3, [r7, #32]
 801ee1a:	e009      	b.n	801ee30 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801ee1c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801ee20:	2b09      	cmp	r3, #9
 801ee22:	dc02      	bgt.n	801ee2a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801ee24:	8bfb      	ldrh	r3, [r7, #30]
 801ee26:	843b      	strh	r3, [r7, #32]
 801ee28:	e002      	b.n	801ee30 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801ee2a:	f04f 33ff 	mov.w	r3, #4294967295
 801ee2e:	e054      	b.n	801eeda <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801ee30:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ee34:	2b09      	cmp	r3, #9
 801ee36:	dd06      	ble.n	801ee46 <etharp_find_entry+0x236>
 801ee38:	4b2b      	ldr	r3, [pc, #172]	; (801eee8 <etharp_find_entry+0x2d8>)
 801ee3a:	f240 127f 	movw	r2, #383	; 0x17f
 801ee3e:	492e      	ldr	r1, [pc, #184]	; (801eef8 <etharp_find_entry+0x2e8>)
 801ee40:	482b      	ldr	r0, [pc, #172]	; (801eef0 <etharp_find_entry+0x2e0>)
 801ee42:	f002 fa27 	bl	8021294 <printf>
    etharp_free_entry(i);
 801ee46:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ee4a:	4618      	mov	r0, r3
 801ee4c:	f7ff fe06 	bl	801ea5c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801ee50:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ee54:	2b09      	cmp	r3, #9
 801ee56:	dd06      	ble.n	801ee66 <etharp_find_entry+0x256>
 801ee58:	4b23      	ldr	r3, [pc, #140]	; (801eee8 <etharp_find_entry+0x2d8>)
 801ee5a:	f240 1283 	movw	r2, #387	; 0x183
 801ee5e:	4926      	ldr	r1, [pc, #152]	; (801eef8 <etharp_find_entry+0x2e8>)
 801ee60:	4823      	ldr	r0, [pc, #140]	; (801eef0 <etharp_find_entry+0x2e0>)
 801ee62:	f002 fa17 	bl	8021294 <printf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801ee66:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ee6a:	491e      	ldr	r1, [pc, #120]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ee6c:	4613      	mov	r3, r2
 801ee6e:	005b      	lsls	r3, r3, #1
 801ee70:	4413      	add	r3, r2
 801ee72:	00db      	lsls	r3, r3, #3
 801ee74:	440b      	add	r3, r1
 801ee76:	3314      	adds	r3, #20
 801ee78:	781b      	ldrb	r3, [r3, #0]
 801ee7a:	2b00      	cmp	r3, #0
 801ee7c:	d006      	beq.n	801ee8c <etharp_find_entry+0x27c>
 801ee7e:	4b1a      	ldr	r3, [pc, #104]	; (801eee8 <etharp_find_entry+0x2d8>)
 801ee80:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801ee84:	491d      	ldr	r1, [pc, #116]	; (801eefc <etharp_find_entry+0x2ec>)
 801ee86:	481a      	ldr	r0, [pc, #104]	; (801eef0 <etharp_find_entry+0x2e0>)
 801ee88:	f002 fa04 	bl	8021294 <printf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801ee8c:	68fb      	ldr	r3, [r7, #12]
 801ee8e:	2b00      	cmp	r3, #0
 801ee90:	d00b      	beq.n	801eeaa <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801ee92:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ee96:	68fb      	ldr	r3, [r7, #12]
 801ee98:	6819      	ldr	r1, [r3, #0]
 801ee9a:	4812      	ldr	r0, [pc, #72]	; (801eee4 <etharp_find_entry+0x2d4>)
 801ee9c:	4613      	mov	r3, r2
 801ee9e:	005b      	lsls	r3, r3, #1
 801eea0:	4413      	add	r3, r2
 801eea2:	00db      	lsls	r3, r3, #3
 801eea4:	4403      	add	r3, r0
 801eea6:	3304      	adds	r3, #4
 801eea8:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801eeaa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801eeae:	490d      	ldr	r1, [pc, #52]	; (801eee4 <etharp_find_entry+0x2d4>)
 801eeb0:	4613      	mov	r3, r2
 801eeb2:	005b      	lsls	r3, r3, #1
 801eeb4:	4413      	add	r3, r2
 801eeb6:	00db      	lsls	r3, r3, #3
 801eeb8:	440b      	add	r3, r1
 801eeba:	3312      	adds	r3, #18
 801eebc:	2200      	movs	r2, #0
 801eebe:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801eec0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801eec4:	4907      	ldr	r1, [pc, #28]	; (801eee4 <etharp_find_entry+0x2d4>)
 801eec6:	4613      	mov	r3, r2
 801eec8:	005b      	lsls	r3, r3, #1
 801eeca:	4413      	add	r3, r2
 801eecc:	00db      	lsls	r3, r3, #3
 801eece:	440b      	add	r3, r1
 801eed0:	3308      	adds	r3, #8
 801eed2:	687a      	ldr	r2, [r7, #4]
 801eed4:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801eed6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801eeda:	4618      	mov	r0, r3
 801eedc:	3728      	adds	r7, #40	; 0x28
 801eede:	46bd      	mov	sp, r7
 801eee0:	bd80      	pop	{r7, pc}
 801eee2:	bf00      	nop
 801eee4:	20021e88 	.word	0x20021e88
 801eee8:	0802a43c 	.word	0x0802a43c
 801eeec:	0802a474 	.word	0x0802a474
 801eef0:	0802a4b4 	.word	0x0802a4b4
 801eef4:	0802a4dc 	.word	0x0802a4dc
 801eef8:	0802a4f4 	.word	0x0802a4f4
 801eefc:	0802a508 	.word	0x0802a508

0801ef00 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801ef00:	b580      	push	{r7, lr}
 801ef02:	b088      	sub	sp, #32
 801ef04:	af02      	add	r7, sp, #8
 801ef06:	60f8      	str	r0, [r7, #12]
 801ef08:	60b9      	str	r1, [r7, #8]
 801ef0a:	607a      	str	r2, [r7, #4]
 801ef0c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801ef0e:	68fb      	ldr	r3, [r7, #12]
 801ef10:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801ef14:	2b06      	cmp	r3, #6
 801ef16:	d006      	beq.n	801ef26 <etharp_update_arp_entry+0x26>
 801ef18:	4b48      	ldr	r3, [pc, #288]	; (801f03c <etharp_update_arp_entry+0x13c>)
 801ef1a:	f240 12a9 	movw	r2, #425	; 0x1a9
 801ef1e:	4948      	ldr	r1, [pc, #288]	; (801f040 <etharp_update_arp_entry+0x140>)
 801ef20:	4848      	ldr	r0, [pc, #288]	; (801f044 <etharp_update_arp_entry+0x144>)
 801ef22:	f002 f9b7 	bl	8021294 <printf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801ef26:	68bb      	ldr	r3, [r7, #8]
 801ef28:	2b00      	cmp	r3, #0
 801ef2a:	d012      	beq.n	801ef52 <etharp_update_arp_entry+0x52>
 801ef2c:	68bb      	ldr	r3, [r7, #8]
 801ef2e:	681b      	ldr	r3, [r3, #0]
 801ef30:	2b00      	cmp	r3, #0
 801ef32:	d00e      	beq.n	801ef52 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801ef34:	68bb      	ldr	r3, [r7, #8]
 801ef36:	681b      	ldr	r3, [r3, #0]
 801ef38:	68f9      	ldr	r1, [r7, #12]
 801ef3a:	4618      	mov	r0, r3
 801ef3c:	f001 f8fe 	bl	802013c <ip4_addr_isbroadcast_u32>
 801ef40:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801ef42:	2b00      	cmp	r3, #0
 801ef44:	d105      	bne.n	801ef52 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801ef46:	68bb      	ldr	r3, [r7, #8]
 801ef48:	681b      	ldr	r3, [r3, #0]
 801ef4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801ef4e:	2be0      	cmp	r3, #224	; 0xe0
 801ef50:	d102      	bne.n	801ef58 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801ef52:	f06f 030f 	mvn.w	r3, #15
 801ef56:	e06c      	b.n	801f032 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801ef58:	78fb      	ldrb	r3, [r7, #3]
 801ef5a:	68fa      	ldr	r2, [r7, #12]
 801ef5c:	4619      	mov	r1, r3
 801ef5e:	68b8      	ldr	r0, [r7, #8]
 801ef60:	f7ff fe56 	bl	801ec10 <etharp_find_entry>
 801ef64:	4603      	mov	r3, r0
 801ef66:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801ef68:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801ef6c:	2b00      	cmp	r3, #0
 801ef6e:	da02      	bge.n	801ef76 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801ef70:	8afb      	ldrh	r3, [r7, #22]
 801ef72:	b25b      	sxtb	r3, r3
 801ef74:	e05d      	b.n	801f032 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801ef76:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ef7a:	4933      	ldr	r1, [pc, #204]	; (801f048 <etharp_update_arp_entry+0x148>)
 801ef7c:	4613      	mov	r3, r2
 801ef7e:	005b      	lsls	r3, r3, #1
 801ef80:	4413      	add	r3, r2
 801ef82:	00db      	lsls	r3, r3, #3
 801ef84:	440b      	add	r3, r1
 801ef86:	3314      	adds	r3, #20
 801ef88:	2202      	movs	r2, #2
 801ef8a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801ef8c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ef90:	492d      	ldr	r1, [pc, #180]	; (801f048 <etharp_update_arp_entry+0x148>)
 801ef92:	4613      	mov	r3, r2
 801ef94:	005b      	lsls	r3, r3, #1
 801ef96:	4413      	add	r3, r2
 801ef98:	00db      	lsls	r3, r3, #3
 801ef9a:	440b      	add	r3, r1
 801ef9c:	3308      	adds	r3, #8
 801ef9e:	68fa      	ldr	r2, [r7, #12]
 801efa0:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801efa2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801efa6:	4613      	mov	r3, r2
 801efa8:	005b      	lsls	r3, r3, #1
 801efaa:	4413      	add	r3, r2
 801efac:	00db      	lsls	r3, r3, #3
 801efae:	3308      	adds	r3, #8
 801efb0:	4a25      	ldr	r2, [pc, #148]	; (801f048 <etharp_update_arp_entry+0x148>)
 801efb2:	4413      	add	r3, r2
 801efb4:	3304      	adds	r3, #4
 801efb6:	2206      	movs	r2, #6
 801efb8:	6879      	ldr	r1, [r7, #4]
 801efba:	4618      	mov	r0, r3
 801efbc:	f002 f93a 	bl	8021234 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801efc0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801efc4:	4920      	ldr	r1, [pc, #128]	; (801f048 <etharp_update_arp_entry+0x148>)
 801efc6:	4613      	mov	r3, r2
 801efc8:	005b      	lsls	r3, r3, #1
 801efca:	4413      	add	r3, r2
 801efcc:	00db      	lsls	r3, r3, #3
 801efce:	440b      	add	r3, r1
 801efd0:	3312      	adds	r3, #18
 801efd2:	2200      	movs	r2, #0
 801efd4:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801efd6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801efda:	491b      	ldr	r1, [pc, #108]	; (801f048 <etharp_update_arp_entry+0x148>)
 801efdc:	4613      	mov	r3, r2
 801efde:	005b      	lsls	r3, r3, #1
 801efe0:	4413      	add	r3, r2
 801efe2:	00db      	lsls	r3, r3, #3
 801efe4:	440b      	add	r3, r1
 801efe6:	681b      	ldr	r3, [r3, #0]
 801efe8:	2b00      	cmp	r3, #0
 801efea:	d021      	beq.n	801f030 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801efec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801eff0:	4915      	ldr	r1, [pc, #84]	; (801f048 <etharp_update_arp_entry+0x148>)
 801eff2:	4613      	mov	r3, r2
 801eff4:	005b      	lsls	r3, r3, #1
 801eff6:	4413      	add	r3, r2
 801eff8:	00db      	lsls	r3, r3, #3
 801effa:	440b      	add	r3, r1
 801effc:	681b      	ldr	r3, [r3, #0]
 801effe:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801f000:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801f004:	4910      	ldr	r1, [pc, #64]	; (801f048 <etharp_update_arp_entry+0x148>)
 801f006:	4613      	mov	r3, r2
 801f008:	005b      	lsls	r3, r3, #1
 801f00a:	4413      	add	r3, r2
 801f00c:	00db      	lsls	r3, r3, #3
 801f00e:	440b      	add	r3, r1
 801f010:	2200      	movs	r2, #0
 801f012:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801f014:	68fb      	ldr	r3, [r7, #12]
 801f016:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801f01a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801f01e:	9300      	str	r3, [sp, #0]
 801f020:	687b      	ldr	r3, [r7, #4]
 801f022:	6939      	ldr	r1, [r7, #16]
 801f024:	68f8      	ldr	r0, [r7, #12]
 801f026:	f001 ff97 	bl	8020f58 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801f02a:	6938      	ldr	r0, [r7, #16]
 801f02c:	f7f8 fe4a 	bl	8017cc4 <pbuf_free>
  }
  return ERR_OK;
 801f030:	2300      	movs	r3, #0
}
 801f032:	4618      	mov	r0, r3
 801f034:	3718      	adds	r7, #24
 801f036:	46bd      	mov	sp, r7
 801f038:	bd80      	pop	{r7, pc}
 801f03a:	bf00      	nop
 801f03c:	0802a43c 	.word	0x0802a43c
 801f040:	0802a534 	.word	0x0802a534
 801f044:	0802a4b4 	.word	0x0802a4b4
 801f048:	20021e88 	.word	0x20021e88

0801f04c <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801f04c:	b580      	push	{r7, lr}
 801f04e:	b084      	sub	sp, #16
 801f050:	af00      	add	r7, sp, #0
 801f052:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801f054:	2300      	movs	r3, #0
 801f056:	60fb      	str	r3, [r7, #12]
 801f058:	e01e      	b.n	801f098 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801f05a:	4913      	ldr	r1, [pc, #76]	; (801f0a8 <etharp_cleanup_netif+0x5c>)
 801f05c:	68fa      	ldr	r2, [r7, #12]
 801f05e:	4613      	mov	r3, r2
 801f060:	005b      	lsls	r3, r3, #1
 801f062:	4413      	add	r3, r2
 801f064:	00db      	lsls	r3, r3, #3
 801f066:	440b      	add	r3, r1
 801f068:	3314      	adds	r3, #20
 801f06a:	781b      	ldrb	r3, [r3, #0]
 801f06c:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801f06e:	7afb      	ldrb	r3, [r7, #11]
 801f070:	2b00      	cmp	r3, #0
 801f072:	d00e      	beq.n	801f092 <etharp_cleanup_netif+0x46>
 801f074:	490c      	ldr	r1, [pc, #48]	; (801f0a8 <etharp_cleanup_netif+0x5c>)
 801f076:	68fa      	ldr	r2, [r7, #12]
 801f078:	4613      	mov	r3, r2
 801f07a:	005b      	lsls	r3, r3, #1
 801f07c:	4413      	add	r3, r2
 801f07e:	00db      	lsls	r3, r3, #3
 801f080:	440b      	add	r3, r1
 801f082:	3308      	adds	r3, #8
 801f084:	681b      	ldr	r3, [r3, #0]
 801f086:	687a      	ldr	r2, [r7, #4]
 801f088:	429a      	cmp	r2, r3
 801f08a:	d102      	bne.n	801f092 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801f08c:	68f8      	ldr	r0, [r7, #12]
 801f08e:	f7ff fce5 	bl	801ea5c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801f092:	68fb      	ldr	r3, [r7, #12]
 801f094:	3301      	adds	r3, #1
 801f096:	60fb      	str	r3, [r7, #12]
 801f098:	68fb      	ldr	r3, [r7, #12]
 801f09a:	2b09      	cmp	r3, #9
 801f09c:	dddd      	ble.n	801f05a <etharp_cleanup_netif+0xe>
    }
  }
}
 801f09e:	bf00      	nop
 801f0a0:	bf00      	nop
 801f0a2:	3710      	adds	r7, #16
 801f0a4:	46bd      	mov	sp, r7
 801f0a6:	bd80      	pop	{r7, pc}
 801f0a8:	20021e88 	.word	0x20021e88

0801f0ac <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801f0ac:	b5b0      	push	{r4, r5, r7, lr}
 801f0ae:	b08a      	sub	sp, #40	; 0x28
 801f0b0:	af04      	add	r7, sp, #16
 801f0b2:	6078      	str	r0, [r7, #4]
 801f0b4:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801f0b6:	683b      	ldr	r3, [r7, #0]
 801f0b8:	2b00      	cmp	r3, #0
 801f0ba:	d107      	bne.n	801f0cc <etharp_input+0x20>
 801f0bc:	4b3d      	ldr	r3, [pc, #244]	; (801f1b4 <etharp_input+0x108>)
 801f0be:	f240 228a 	movw	r2, #650	; 0x28a
 801f0c2:	493d      	ldr	r1, [pc, #244]	; (801f1b8 <etharp_input+0x10c>)
 801f0c4:	483d      	ldr	r0, [pc, #244]	; (801f1bc <etharp_input+0x110>)
 801f0c6:	f002 f8e5 	bl	8021294 <printf>
 801f0ca:	e06f      	b.n	801f1ac <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801f0cc:	687b      	ldr	r3, [r7, #4]
 801f0ce:	685b      	ldr	r3, [r3, #4]
 801f0d0:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801f0d2:	693b      	ldr	r3, [r7, #16]
 801f0d4:	881b      	ldrh	r3, [r3, #0]
 801f0d6:	b29b      	uxth	r3, r3
 801f0d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f0dc:	d10c      	bne.n	801f0f8 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801f0de:	693b      	ldr	r3, [r7, #16]
 801f0e0:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801f0e2:	2b06      	cmp	r3, #6
 801f0e4:	d108      	bne.n	801f0f8 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801f0e6:	693b      	ldr	r3, [r7, #16]
 801f0e8:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801f0ea:	2b04      	cmp	r3, #4
 801f0ec:	d104      	bne.n	801f0f8 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801f0ee:	693b      	ldr	r3, [r7, #16]
 801f0f0:	885b      	ldrh	r3, [r3, #2]
 801f0f2:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801f0f4:	2b08      	cmp	r3, #8
 801f0f6:	d003      	beq.n	801f100 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801f0f8:	6878      	ldr	r0, [r7, #4]
 801f0fa:	f7f8 fde3 	bl	8017cc4 <pbuf_free>
    return;
 801f0fe:	e055      	b.n	801f1ac <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801f100:	693b      	ldr	r3, [r7, #16]
 801f102:	330e      	adds	r3, #14
 801f104:	681b      	ldr	r3, [r3, #0]
 801f106:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801f108:	693b      	ldr	r3, [r7, #16]
 801f10a:	3318      	adds	r3, #24
 801f10c:	681b      	ldr	r3, [r3, #0]
 801f10e:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801f110:	683b      	ldr	r3, [r7, #0]
 801f112:	3304      	adds	r3, #4
 801f114:	681b      	ldr	r3, [r3, #0]
 801f116:	2b00      	cmp	r3, #0
 801f118:	d102      	bne.n	801f120 <etharp_input+0x74>
    for_us = 0;
 801f11a:	2300      	movs	r3, #0
 801f11c:	75fb      	strb	r3, [r7, #23]
 801f11e:	e009      	b.n	801f134 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801f120:	68ba      	ldr	r2, [r7, #8]
 801f122:	683b      	ldr	r3, [r7, #0]
 801f124:	3304      	adds	r3, #4
 801f126:	681b      	ldr	r3, [r3, #0]
 801f128:	429a      	cmp	r2, r3
 801f12a:	bf0c      	ite	eq
 801f12c:	2301      	moveq	r3, #1
 801f12e:	2300      	movne	r3, #0
 801f130:	b2db      	uxtb	r3, r3
 801f132:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801f134:	693b      	ldr	r3, [r7, #16]
 801f136:	f103 0208 	add.w	r2, r3, #8
 801f13a:	7dfb      	ldrb	r3, [r7, #23]
 801f13c:	2b00      	cmp	r3, #0
 801f13e:	d001      	beq.n	801f144 <etharp_input+0x98>
 801f140:	2301      	movs	r3, #1
 801f142:	e000      	b.n	801f146 <etharp_input+0x9a>
 801f144:	2302      	movs	r3, #2
 801f146:	f107 010c 	add.w	r1, r7, #12
 801f14a:	6838      	ldr	r0, [r7, #0]
 801f14c:	f7ff fed8 	bl	801ef00 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801f150:	693b      	ldr	r3, [r7, #16]
 801f152:	88db      	ldrh	r3, [r3, #6]
 801f154:	b29b      	uxth	r3, r3
 801f156:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f15a:	d003      	beq.n	801f164 <etharp_input+0xb8>
 801f15c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801f160:	d01e      	beq.n	801f1a0 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801f162:	e020      	b.n	801f1a6 <etharp_input+0xfa>
      if (for_us) {
 801f164:	7dfb      	ldrb	r3, [r7, #23]
 801f166:	2b00      	cmp	r3, #0
 801f168:	d01c      	beq.n	801f1a4 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801f16a:	683b      	ldr	r3, [r7, #0]
 801f16c:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801f170:	693b      	ldr	r3, [r7, #16]
 801f172:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801f176:	683b      	ldr	r3, [r7, #0]
 801f178:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 801f17c:	683b      	ldr	r3, [r7, #0]
 801f17e:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801f180:	693a      	ldr	r2, [r7, #16]
 801f182:	3208      	adds	r2, #8
        etharp_raw(netif,
 801f184:	2102      	movs	r1, #2
 801f186:	9103      	str	r1, [sp, #12]
 801f188:	f107 010c 	add.w	r1, r7, #12
 801f18c:	9102      	str	r1, [sp, #8]
 801f18e:	9201      	str	r2, [sp, #4]
 801f190:	9300      	str	r3, [sp, #0]
 801f192:	462b      	mov	r3, r5
 801f194:	4622      	mov	r2, r4
 801f196:	4601      	mov	r1, r0
 801f198:	6838      	ldr	r0, [r7, #0]
 801f19a:	f000 faeb 	bl	801f774 <etharp_raw>
      break;
 801f19e:	e001      	b.n	801f1a4 <etharp_input+0xf8>
      break;
 801f1a0:	bf00      	nop
 801f1a2:	e000      	b.n	801f1a6 <etharp_input+0xfa>
      break;
 801f1a4:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801f1a6:	6878      	ldr	r0, [r7, #4]
 801f1a8:	f7f8 fd8c 	bl	8017cc4 <pbuf_free>
}
 801f1ac:	3718      	adds	r7, #24
 801f1ae:	46bd      	mov	sp, r7
 801f1b0:	bdb0      	pop	{r4, r5, r7, pc}
 801f1b2:	bf00      	nop
 801f1b4:	0802a43c 	.word	0x0802a43c
 801f1b8:	0802a58c 	.word	0x0802a58c
 801f1bc:	0802a4b4 	.word	0x0802a4b4

0801f1c0 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801f1c0:	b580      	push	{r7, lr}
 801f1c2:	b086      	sub	sp, #24
 801f1c4:	af02      	add	r7, sp, #8
 801f1c6:	60f8      	str	r0, [r7, #12]
 801f1c8:	60b9      	str	r1, [r7, #8]
 801f1ca:	4613      	mov	r3, r2
 801f1cc:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801f1ce:	79fa      	ldrb	r2, [r7, #7]
 801f1d0:	4944      	ldr	r1, [pc, #272]	; (801f2e4 <etharp_output_to_arp_index+0x124>)
 801f1d2:	4613      	mov	r3, r2
 801f1d4:	005b      	lsls	r3, r3, #1
 801f1d6:	4413      	add	r3, r2
 801f1d8:	00db      	lsls	r3, r3, #3
 801f1da:	440b      	add	r3, r1
 801f1dc:	3314      	adds	r3, #20
 801f1de:	781b      	ldrb	r3, [r3, #0]
 801f1e0:	2b01      	cmp	r3, #1
 801f1e2:	d806      	bhi.n	801f1f2 <etharp_output_to_arp_index+0x32>
 801f1e4:	4b40      	ldr	r3, [pc, #256]	; (801f2e8 <etharp_output_to_arp_index+0x128>)
 801f1e6:	f240 22ee 	movw	r2, #750	; 0x2ee
 801f1ea:	4940      	ldr	r1, [pc, #256]	; (801f2ec <etharp_output_to_arp_index+0x12c>)
 801f1ec:	4840      	ldr	r0, [pc, #256]	; (801f2f0 <etharp_output_to_arp_index+0x130>)
 801f1ee:	f002 f851 	bl	8021294 <printf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801f1f2:	79fa      	ldrb	r2, [r7, #7]
 801f1f4:	493b      	ldr	r1, [pc, #236]	; (801f2e4 <etharp_output_to_arp_index+0x124>)
 801f1f6:	4613      	mov	r3, r2
 801f1f8:	005b      	lsls	r3, r3, #1
 801f1fa:	4413      	add	r3, r2
 801f1fc:	00db      	lsls	r3, r3, #3
 801f1fe:	440b      	add	r3, r1
 801f200:	3314      	adds	r3, #20
 801f202:	781b      	ldrb	r3, [r3, #0]
 801f204:	2b02      	cmp	r3, #2
 801f206:	d153      	bne.n	801f2b0 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801f208:	79fa      	ldrb	r2, [r7, #7]
 801f20a:	4936      	ldr	r1, [pc, #216]	; (801f2e4 <etharp_output_to_arp_index+0x124>)
 801f20c:	4613      	mov	r3, r2
 801f20e:	005b      	lsls	r3, r3, #1
 801f210:	4413      	add	r3, r2
 801f212:	00db      	lsls	r3, r3, #3
 801f214:	440b      	add	r3, r1
 801f216:	3312      	adds	r3, #18
 801f218:	881b      	ldrh	r3, [r3, #0]
 801f21a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801f21e:	d919      	bls.n	801f254 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801f220:	79fa      	ldrb	r2, [r7, #7]
 801f222:	4613      	mov	r3, r2
 801f224:	005b      	lsls	r3, r3, #1
 801f226:	4413      	add	r3, r2
 801f228:	00db      	lsls	r3, r3, #3
 801f22a:	4a2e      	ldr	r2, [pc, #184]	; (801f2e4 <etharp_output_to_arp_index+0x124>)
 801f22c:	4413      	add	r3, r2
 801f22e:	3304      	adds	r3, #4
 801f230:	4619      	mov	r1, r3
 801f232:	68f8      	ldr	r0, [r7, #12]
 801f234:	f000 fb4c 	bl	801f8d0 <etharp_request>
 801f238:	4603      	mov	r3, r0
 801f23a:	2b00      	cmp	r3, #0
 801f23c:	d138      	bne.n	801f2b0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801f23e:	79fa      	ldrb	r2, [r7, #7]
 801f240:	4928      	ldr	r1, [pc, #160]	; (801f2e4 <etharp_output_to_arp_index+0x124>)
 801f242:	4613      	mov	r3, r2
 801f244:	005b      	lsls	r3, r3, #1
 801f246:	4413      	add	r3, r2
 801f248:	00db      	lsls	r3, r3, #3
 801f24a:	440b      	add	r3, r1
 801f24c:	3314      	adds	r3, #20
 801f24e:	2203      	movs	r2, #3
 801f250:	701a      	strb	r2, [r3, #0]
 801f252:	e02d      	b.n	801f2b0 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801f254:	79fa      	ldrb	r2, [r7, #7]
 801f256:	4923      	ldr	r1, [pc, #140]	; (801f2e4 <etharp_output_to_arp_index+0x124>)
 801f258:	4613      	mov	r3, r2
 801f25a:	005b      	lsls	r3, r3, #1
 801f25c:	4413      	add	r3, r2
 801f25e:	00db      	lsls	r3, r3, #3
 801f260:	440b      	add	r3, r1
 801f262:	3312      	adds	r3, #18
 801f264:	881b      	ldrh	r3, [r3, #0]
 801f266:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801f26a:	d321      	bcc.n	801f2b0 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801f26c:	79fa      	ldrb	r2, [r7, #7]
 801f26e:	4613      	mov	r3, r2
 801f270:	005b      	lsls	r3, r3, #1
 801f272:	4413      	add	r3, r2
 801f274:	00db      	lsls	r3, r3, #3
 801f276:	4a1b      	ldr	r2, [pc, #108]	; (801f2e4 <etharp_output_to_arp_index+0x124>)
 801f278:	4413      	add	r3, r2
 801f27a:	1d19      	adds	r1, r3, #4
 801f27c:	79fa      	ldrb	r2, [r7, #7]
 801f27e:	4613      	mov	r3, r2
 801f280:	005b      	lsls	r3, r3, #1
 801f282:	4413      	add	r3, r2
 801f284:	00db      	lsls	r3, r3, #3
 801f286:	3308      	adds	r3, #8
 801f288:	4a16      	ldr	r2, [pc, #88]	; (801f2e4 <etharp_output_to_arp_index+0x124>)
 801f28a:	4413      	add	r3, r2
 801f28c:	3304      	adds	r3, #4
 801f28e:	461a      	mov	r2, r3
 801f290:	68f8      	ldr	r0, [r7, #12]
 801f292:	f000 fafb 	bl	801f88c <etharp_request_dst>
 801f296:	4603      	mov	r3, r0
 801f298:	2b00      	cmp	r3, #0
 801f29a:	d109      	bne.n	801f2b0 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801f29c:	79fa      	ldrb	r2, [r7, #7]
 801f29e:	4911      	ldr	r1, [pc, #68]	; (801f2e4 <etharp_output_to_arp_index+0x124>)
 801f2a0:	4613      	mov	r3, r2
 801f2a2:	005b      	lsls	r3, r3, #1
 801f2a4:	4413      	add	r3, r2
 801f2a6:	00db      	lsls	r3, r3, #3
 801f2a8:	440b      	add	r3, r1
 801f2aa:	3314      	adds	r3, #20
 801f2ac:	2203      	movs	r2, #3
 801f2ae:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801f2b0:	68fb      	ldr	r3, [r7, #12]
 801f2b2:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 801f2b6:	79fa      	ldrb	r2, [r7, #7]
 801f2b8:	4613      	mov	r3, r2
 801f2ba:	005b      	lsls	r3, r3, #1
 801f2bc:	4413      	add	r3, r2
 801f2be:	00db      	lsls	r3, r3, #3
 801f2c0:	3308      	adds	r3, #8
 801f2c2:	4a08      	ldr	r2, [pc, #32]	; (801f2e4 <etharp_output_to_arp_index+0x124>)
 801f2c4:	4413      	add	r3, r2
 801f2c6:	3304      	adds	r3, #4
 801f2c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801f2cc:	9200      	str	r2, [sp, #0]
 801f2ce:	460a      	mov	r2, r1
 801f2d0:	68b9      	ldr	r1, [r7, #8]
 801f2d2:	68f8      	ldr	r0, [r7, #12]
 801f2d4:	f001 fe40 	bl	8020f58 <ethernet_output>
 801f2d8:	4603      	mov	r3, r0
}
 801f2da:	4618      	mov	r0, r3
 801f2dc:	3710      	adds	r7, #16
 801f2de:	46bd      	mov	sp, r7
 801f2e0:	bd80      	pop	{r7, pc}
 801f2e2:	bf00      	nop
 801f2e4:	20021e88 	.word	0x20021e88
 801f2e8:	0802a43c 	.word	0x0802a43c
 801f2ec:	0802a5ac 	.word	0x0802a5ac
 801f2f0:	0802a4b4 	.word	0x0802a4b4

0801f2f4 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801f2f4:	b580      	push	{r7, lr}
 801f2f6:	b08a      	sub	sp, #40	; 0x28
 801f2f8:	af02      	add	r7, sp, #8
 801f2fa:	60f8      	str	r0, [r7, #12]
 801f2fc:	60b9      	str	r1, [r7, #8]
 801f2fe:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801f300:	687b      	ldr	r3, [r7, #4]
 801f302:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801f304:	68fb      	ldr	r3, [r7, #12]
 801f306:	2b00      	cmp	r3, #0
 801f308:	d106      	bne.n	801f318 <etharp_output+0x24>
 801f30a:	4b73      	ldr	r3, [pc, #460]	; (801f4d8 <etharp_output+0x1e4>)
 801f30c:	f240 321e 	movw	r2, #798	; 0x31e
 801f310:	4972      	ldr	r1, [pc, #456]	; (801f4dc <etharp_output+0x1e8>)
 801f312:	4873      	ldr	r0, [pc, #460]	; (801f4e0 <etharp_output+0x1ec>)
 801f314:	f001 ffbe 	bl	8021294 <printf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801f318:	68bb      	ldr	r3, [r7, #8]
 801f31a:	2b00      	cmp	r3, #0
 801f31c:	d106      	bne.n	801f32c <etharp_output+0x38>
 801f31e:	4b6e      	ldr	r3, [pc, #440]	; (801f4d8 <etharp_output+0x1e4>)
 801f320:	f240 321f 	movw	r2, #799	; 0x31f
 801f324:	496f      	ldr	r1, [pc, #444]	; (801f4e4 <etharp_output+0x1f0>)
 801f326:	486e      	ldr	r0, [pc, #440]	; (801f4e0 <etharp_output+0x1ec>)
 801f328:	f001 ffb4 	bl	8021294 <printf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801f32c:	687b      	ldr	r3, [r7, #4]
 801f32e:	2b00      	cmp	r3, #0
 801f330:	d106      	bne.n	801f340 <etharp_output+0x4c>
 801f332:	4b69      	ldr	r3, [pc, #420]	; (801f4d8 <etharp_output+0x1e4>)
 801f334:	f44f 7248 	mov.w	r2, #800	; 0x320
 801f338:	496b      	ldr	r1, [pc, #428]	; (801f4e8 <etharp_output+0x1f4>)
 801f33a:	4869      	ldr	r0, [pc, #420]	; (801f4e0 <etharp_output+0x1ec>)
 801f33c:	f001 ffaa 	bl	8021294 <printf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801f340:	687b      	ldr	r3, [r7, #4]
 801f342:	681b      	ldr	r3, [r3, #0]
 801f344:	68f9      	ldr	r1, [r7, #12]
 801f346:	4618      	mov	r0, r3
 801f348:	f000 fef8 	bl	802013c <ip4_addr_isbroadcast_u32>
 801f34c:	4603      	mov	r3, r0
 801f34e:	2b00      	cmp	r3, #0
 801f350:	d002      	beq.n	801f358 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801f352:	4b66      	ldr	r3, [pc, #408]	; (801f4ec <etharp_output+0x1f8>)
 801f354:	61fb      	str	r3, [r7, #28]
 801f356:	e0af      	b.n	801f4b8 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801f358:	687b      	ldr	r3, [r7, #4]
 801f35a:	681b      	ldr	r3, [r3, #0]
 801f35c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801f360:	2be0      	cmp	r3, #224	; 0xe0
 801f362:	d118      	bne.n	801f396 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801f364:	2301      	movs	r3, #1
 801f366:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801f368:	2300      	movs	r3, #0
 801f36a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801f36c:	235e      	movs	r3, #94	; 0x5e
 801f36e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801f370:	687b      	ldr	r3, [r7, #4]
 801f372:	3301      	adds	r3, #1
 801f374:	781b      	ldrb	r3, [r3, #0]
 801f376:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801f37a:	b2db      	uxtb	r3, r3
 801f37c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801f37e:	687b      	ldr	r3, [r7, #4]
 801f380:	3302      	adds	r3, #2
 801f382:	781b      	ldrb	r3, [r3, #0]
 801f384:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801f386:	687b      	ldr	r3, [r7, #4]
 801f388:	3303      	adds	r3, #3
 801f38a:	781b      	ldrb	r3, [r3, #0]
 801f38c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801f38e:	f107 0310 	add.w	r3, r7, #16
 801f392:	61fb      	str	r3, [r7, #28]
 801f394:	e090      	b.n	801f4b8 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801f396:	687b      	ldr	r3, [r7, #4]
 801f398:	681a      	ldr	r2, [r3, #0]
 801f39a:	68fb      	ldr	r3, [r7, #12]
 801f39c:	3304      	adds	r3, #4
 801f39e:	681b      	ldr	r3, [r3, #0]
 801f3a0:	405a      	eors	r2, r3
 801f3a2:	68fb      	ldr	r3, [r7, #12]
 801f3a4:	3308      	adds	r3, #8
 801f3a6:	681b      	ldr	r3, [r3, #0]
 801f3a8:	4013      	ands	r3, r2
 801f3aa:	2b00      	cmp	r3, #0
 801f3ac:	d012      	beq.n	801f3d4 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801f3ae:	687b      	ldr	r3, [r7, #4]
 801f3b0:	681b      	ldr	r3, [r3, #0]
 801f3b2:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801f3b4:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801f3b8:	4293      	cmp	r3, r2
 801f3ba:	d00b      	beq.n	801f3d4 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801f3bc:	68fb      	ldr	r3, [r7, #12]
 801f3be:	330c      	adds	r3, #12
 801f3c0:	681b      	ldr	r3, [r3, #0]
 801f3c2:	2b00      	cmp	r3, #0
 801f3c4:	d003      	beq.n	801f3ce <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801f3c6:	68fb      	ldr	r3, [r7, #12]
 801f3c8:	330c      	adds	r3, #12
 801f3ca:	61bb      	str	r3, [r7, #24]
 801f3cc:	e002      	b.n	801f3d4 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801f3ce:	f06f 0303 	mvn.w	r3, #3
 801f3d2:	e07d      	b.n	801f4d0 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801f3d4:	4b46      	ldr	r3, [pc, #280]	; (801f4f0 <etharp_output+0x1fc>)
 801f3d6:	781b      	ldrb	r3, [r3, #0]
 801f3d8:	4619      	mov	r1, r3
 801f3da:	4a46      	ldr	r2, [pc, #280]	; (801f4f4 <etharp_output+0x200>)
 801f3dc:	460b      	mov	r3, r1
 801f3de:	005b      	lsls	r3, r3, #1
 801f3e0:	440b      	add	r3, r1
 801f3e2:	00db      	lsls	r3, r3, #3
 801f3e4:	4413      	add	r3, r2
 801f3e6:	3314      	adds	r3, #20
 801f3e8:	781b      	ldrb	r3, [r3, #0]
 801f3ea:	2b01      	cmp	r3, #1
 801f3ec:	d925      	bls.n	801f43a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801f3ee:	4b40      	ldr	r3, [pc, #256]	; (801f4f0 <etharp_output+0x1fc>)
 801f3f0:	781b      	ldrb	r3, [r3, #0]
 801f3f2:	4619      	mov	r1, r3
 801f3f4:	4a3f      	ldr	r2, [pc, #252]	; (801f4f4 <etharp_output+0x200>)
 801f3f6:	460b      	mov	r3, r1
 801f3f8:	005b      	lsls	r3, r3, #1
 801f3fa:	440b      	add	r3, r1
 801f3fc:	00db      	lsls	r3, r3, #3
 801f3fe:	4413      	add	r3, r2
 801f400:	3308      	adds	r3, #8
 801f402:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801f404:	68fa      	ldr	r2, [r7, #12]
 801f406:	429a      	cmp	r2, r3
 801f408:	d117      	bne.n	801f43a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801f40a:	69bb      	ldr	r3, [r7, #24]
 801f40c:	681a      	ldr	r2, [r3, #0]
 801f40e:	4b38      	ldr	r3, [pc, #224]	; (801f4f0 <etharp_output+0x1fc>)
 801f410:	781b      	ldrb	r3, [r3, #0]
 801f412:	4618      	mov	r0, r3
 801f414:	4937      	ldr	r1, [pc, #220]	; (801f4f4 <etharp_output+0x200>)
 801f416:	4603      	mov	r3, r0
 801f418:	005b      	lsls	r3, r3, #1
 801f41a:	4403      	add	r3, r0
 801f41c:	00db      	lsls	r3, r3, #3
 801f41e:	440b      	add	r3, r1
 801f420:	3304      	adds	r3, #4
 801f422:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801f424:	429a      	cmp	r2, r3
 801f426:	d108      	bne.n	801f43a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801f428:	4b31      	ldr	r3, [pc, #196]	; (801f4f0 <etharp_output+0x1fc>)
 801f42a:	781b      	ldrb	r3, [r3, #0]
 801f42c:	461a      	mov	r2, r3
 801f42e:	68b9      	ldr	r1, [r7, #8]
 801f430:	68f8      	ldr	r0, [r7, #12]
 801f432:	f7ff fec5 	bl	801f1c0 <etharp_output_to_arp_index>
 801f436:	4603      	mov	r3, r0
 801f438:	e04a      	b.n	801f4d0 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801f43a:	2300      	movs	r3, #0
 801f43c:	75fb      	strb	r3, [r7, #23]
 801f43e:	e031      	b.n	801f4a4 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801f440:	7dfa      	ldrb	r2, [r7, #23]
 801f442:	492c      	ldr	r1, [pc, #176]	; (801f4f4 <etharp_output+0x200>)
 801f444:	4613      	mov	r3, r2
 801f446:	005b      	lsls	r3, r3, #1
 801f448:	4413      	add	r3, r2
 801f44a:	00db      	lsls	r3, r3, #3
 801f44c:	440b      	add	r3, r1
 801f44e:	3314      	adds	r3, #20
 801f450:	781b      	ldrb	r3, [r3, #0]
 801f452:	2b01      	cmp	r3, #1
 801f454:	d923      	bls.n	801f49e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801f456:	7dfa      	ldrb	r2, [r7, #23]
 801f458:	4926      	ldr	r1, [pc, #152]	; (801f4f4 <etharp_output+0x200>)
 801f45a:	4613      	mov	r3, r2
 801f45c:	005b      	lsls	r3, r3, #1
 801f45e:	4413      	add	r3, r2
 801f460:	00db      	lsls	r3, r3, #3
 801f462:	440b      	add	r3, r1
 801f464:	3308      	adds	r3, #8
 801f466:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801f468:	68fa      	ldr	r2, [r7, #12]
 801f46a:	429a      	cmp	r2, r3
 801f46c:	d117      	bne.n	801f49e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801f46e:	69bb      	ldr	r3, [r7, #24]
 801f470:	6819      	ldr	r1, [r3, #0]
 801f472:	7dfa      	ldrb	r2, [r7, #23]
 801f474:	481f      	ldr	r0, [pc, #124]	; (801f4f4 <etharp_output+0x200>)
 801f476:	4613      	mov	r3, r2
 801f478:	005b      	lsls	r3, r3, #1
 801f47a:	4413      	add	r3, r2
 801f47c:	00db      	lsls	r3, r3, #3
 801f47e:	4403      	add	r3, r0
 801f480:	3304      	adds	r3, #4
 801f482:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801f484:	4299      	cmp	r1, r3
 801f486:	d10a      	bne.n	801f49e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801f488:	4a19      	ldr	r2, [pc, #100]	; (801f4f0 <etharp_output+0x1fc>)
 801f48a:	7dfb      	ldrb	r3, [r7, #23]
 801f48c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801f48e:	7dfb      	ldrb	r3, [r7, #23]
 801f490:	461a      	mov	r2, r3
 801f492:	68b9      	ldr	r1, [r7, #8]
 801f494:	68f8      	ldr	r0, [r7, #12]
 801f496:	f7ff fe93 	bl	801f1c0 <etharp_output_to_arp_index>
 801f49a:	4603      	mov	r3, r0
 801f49c:	e018      	b.n	801f4d0 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801f49e:	7dfb      	ldrb	r3, [r7, #23]
 801f4a0:	3301      	adds	r3, #1
 801f4a2:	75fb      	strb	r3, [r7, #23]
 801f4a4:	7dfb      	ldrb	r3, [r7, #23]
 801f4a6:	2b09      	cmp	r3, #9
 801f4a8:	d9ca      	bls.n	801f440 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801f4aa:	68ba      	ldr	r2, [r7, #8]
 801f4ac:	69b9      	ldr	r1, [r7, #24]
 801f4ae:	68f8      	ldr	r0, [r7, #12]
 801f4b0:	f000 f822 	bl	801f4f8 <etharp_query>
 801f4b4:	4603      	mov	r3, r0
 801f4b6:	e00b      	b.n	801f4d0 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801f4b8:	68fb      	ldr	r3, [r7, #12]
 801f4ba:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801f4be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801f4c2:	9300      	str	r3, [sp, #0]
 801f4c4:	69fb      	ldr	r3, [r7, #28]
 801f4c6:	68b9      	ldr	r1, [r7, #8]
 801f4c8:	68f8      	ldr	r0, [r7, #12]
 801f4ca:	f001 fd45 	bl	8020f58 <ethernet_output>
 801f4ce:	4603      	mov	r3, r0
}
 801f4d0:	4618      	mov	r0, r3
 801f4d2:	3720      	adds	r7, #32
 801f4d4:	46bd      	mov	sp, r7
 801f4d6:	bd80      	pop	{r7, pc}
 801f4d8:	0802a43c 	.word	0x0802a43c
 801f4dc:	0802a58c 	.word	0x0802a58c
 801f4e0:	0802a4b4 	.word	0x0802a4b4
 801f4e4:	0802a5dc 	.word	0x0802a5dc
 801f4e8:	0802a57c 	.word	0x0802a57c
 801f4ec:	08072dc8 	.word	0x08072dc8
 801f4f0:	20021f78 	.word	0x20021f78
 801f4f4:	20021e88 	.word	0x20021e88

0801f4f8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801f4f8:	b580      	push	{r7, lr}
 801f4fa:	b08c      	sub	sp, #48	; 0x30
 801f4fc:	af02      	add	r7, sp, #8
 801f4fe:	60f8      	str	r0, [r7, #12]
 801f500:	60b9      	str	r1, [r7, #8]
 801f502:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801f504:	68fb      	ldr	r3, [r7, #12]
 801f506:	332a      	adds	r3, #42	; 0x2a
 801f508:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801f50a:	23ff      	movs	r3, #255	; 0xff
 801f50c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801f510:	2300      	movs	r3, #0
 801f512:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801f514:	68bb      	ldr	r3, [r7, #8]
 801f516:	681b      	ldr	r3, [r3, #0]
 801f518:	68f9      	ldr	r1, [r7, #12]
 801f51a:	4618      	mov	r0, r3
 801f51c:	f000 fe0e 	bl	802013c <ip4_addr_isbroadcast_u32>
 801f520:	4603      	mov	r3, r0
 801f522:	2b00      	cmp	r3, #0
 801f524:	d10c      	bne.n	801f540 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801f526:	68bb      	ldr	r3, [r7, #8]
 801f528:	681b      	ldr	r3, [r3, #0]
 801f52a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801f52e:	2be0      	cmp	r3, #224	; 0xe0
 801f530:	d006      	beq.n	801f540 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801f532:	68bb      	ldr	r3, [r7, #8]
 801f534:	2b00      	cmp	r3, #0
 801f536:	d003      	beq.n	801f540 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801f538:	68bb      	ldr	r3, [r7, #8]
 801f53a:	681b      	ldr	r3, [r3, #0]
 801f53c:	2b00      	cmp	r3, #0
 801f53e:	d102      	bne.n	801f546 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801f540:	f06f 030f 	mvn.w	r3, #15
 801f544:	e101      	b.n	801f74a <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801f546:	68fa      	ldr	r2, [r7, #12]
 801f548:	2101      	movs	r1, #1
 801f54a:	68b8      	ldr	r0, [r7, #8]
 801f54c:	f7ff fb60 	bl	801ec10 <etharp_find_entry>
 801f550:	4603      	mov	r3, r0
 801f552:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801f554:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801f558:	2b00      	cmp	r3, #0
 801f55a:	da02      	bge.n	801f562 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801f55c:	8a7b      	ldrh	r3, [r7, #18]
 801f55e:	b25b      	sxtb	r3, r3
 801f560:	e0f3      	b.n	801f74a <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801f562:	8a7b      	ldrh	r3, [r7, #18]
 801f564:	2b7e      	cmp	r3, #126	; 0x7e
 801f566:	d906      	bls.n	801f576 <etharp_query+0x7e>
 801f568:	4b7a      	ldr	r3, [pc, #488]	; (801f754 <etharp_query+0x25c>)
 801f56a:	f240 32c1 	movw	r2, #961	; 0x3c1
 801f56e:	497a      	ldr	r1, [pc, #488]	; (801f758 <etharp_query+0x260>)
 801f570:	487a      	ldr	r0, [pc, #488]	; (801f75c <etharp_query+0x264>)
 801f572:	f001 fe8f 	bl	8021294 <printf>
  i = (netif_addr_idx_t)i_err;
 801f576:	8a7b      	ldrh	r3, [r7, #18]
 801f578:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801f57a:	7c7a      	ldrb	r2, [r7, #17]
 801f57c:	4978      	ldr	r1, [pc, #480]	; (801f760 <etharp_query+0x268>)
 801f57e:	4613      	mov	r3, r2
 801f580:	005b      	lsls	r3, r3, #1
 801f582:	4413      	add	r3, r2
 801f584:	00db      	lsls	r3, r3, #3
 801f586:	440b      	add	r3, r1
 801f588:	3314      	adds	r3, #20
 801f58a:	781b      	ldrb	r3, [r3, #0]
 801f58c:	2b00      	cmp	r3, #0
 801f58e:	d115      	bne.n	801f5bc <etharp_query+0xc4>
    is_new_entry = 1;
 801f590:	2301      	movs	r3, #1
 801f592:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801f594:	7c7a      	ldrb	r2, [r7, #17]
 801f596:	4972      	ldr	r1, [pc, #456]	; (801f760 <etharp_query+0x268>)
 801f598:	4613      	mov	r3, r2
 801f59a:	005b      	lsls	r3, r3, #1
 801f59c:	4413      	add	r3, r2
 801f59e:	00db      	lsls	r3, r3, #3
 801f5a0:	440b      	add	r3, r1
 801f5a2:	3314      	adds	r3, #20
 801f5a4:	2201      	movs	r2, #1
 801f5a6:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801f5a8:	7c7a      	ldrb	r2, [r7, #17]
 801f5aa:	496d      	ldr	r1, [pc, #436]	; (801f760 <etharp_query+0x268>)
 801f5ac:	4613      	mov	r3, r2
 801f5ae:	005b      	lsls	r3, r3, #1
 801f5b0:	4413      	add	r3, r2
 801f5b2:	00db      	lsls	r3, r3, #3
 801f5b4:	440b      	add	r3, r1
 801f5b6:	3308      	adds	r3, #8
 801f5b8:	68fa      	ldr	r2, [r7, #12]
 801f5ba:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801f5bc:	7c7a      	ldrb	r2, [r7, #17]
 801f5be:	4968      	ldr	r1, [pc, #416]	; (801f760 <etharp_query+0x268>)
 801f5c0:	4613      	mov	r3, r2
 801f5c2:	005b      	lsls	r3, r3, #1
 801f5c4:	4413      	add	r3, r2
 801f5c6:	00db      	lsls	r3, r3, #3
 801f5c8:	440b      	add	r3, r1
 801f5ca:	3314      	adds	r3, #20
 801f5cc:	781b      	ldrb	r3, [r3, #0]
 801f5ce:	2b01      	cmp	r3, #1
 801f5d0:	d011      	beq.n	801f5f6 <etharp_query+0xfe>
 801f5d2:	7c7a      	ldrb	r2, [r7, #17]
 801f5d4:	4962      	ldr	r1, [pc, #392]	; (801f760 <etharp_query+0x268>)
 801f5d6:	4613      	mov	r3, r2
 801f5d8:	005b      	lsls	r3, r3, #1
 801f5da:	4413      	add	r3, r2
 801f5dc:	00db      	lsls	r3, r3, #3
 801f5de:	440b      	add	r3, r1
 801f5e0:	3314      	adds	r3, #20
 801f5e2:	781b      	ldrb	r3, [r3, #0]
 801f5e4:	2b01      	cmp	r3, #1
 801f5e6:	d806      	bhi.n	801f5f6 <etharp_query+0xfe>
 801f5e8:	4b5a      	ldr	r3, [pc, #360]	; (801f754 <etharp_query+0x25c>)
 801f5ea:	f240 32cd 	movw	r2, #973	; 0x3cd
 801f5ee:	495d      	ldr	r1, [pc, #372]	; (801f764 <etharp_query+0x26c>)
 801f5f0:	485a      	ldr	r0, [pc, #360]	; (801f75c <etharp_query+0x264>)
 801f5f2:	f001 fe4f 	bl	8021294 <printf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801f5f6:	6a3b      	ldr	r3, [r7, #32]
 801f5f8:	2b00      	cmp	r3, #0
 801f5fa:	d102      	bne.n	801f602 <etharp_query+0x10a>
 801f5fc:	687b      	ldr	r3, [r7, #4]
 801f5fe:	2b00      	cmp	r3, #0
 801f600:	d10c      	bne.n	801f61c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801f602:	68b9      	ldr	r1, [r7, #8]
 801f604:	68f8      	ldr	r0, [r7, #12]
 801f606:	f000 f963 	bl	801f8d0 <etharp_request>
 801f60a:	4603      	mov	r3, r0
 801f60c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801f610:	687b      	ldr	r3, [r7, #4]
 801f612:	2b00      	cmp	r3, #0
 801f614:	d102      	bne.n	801f61c <etharp_query+0x124>
      return result;
 801f616:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801f61a:	e096      	b.n	801f74a <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801f61c:	687b      	ldr	r3, [r7, #4]
 801f61e:	2b00      	cmp	r3, #0
 801f620:	d106      	bne.n	801f630 <etharp_query+0x138>
 801f622:	4b4c      	ldr	r3, [pc, #304]	; (801f754 <etharp_query+0x25c>)
 801f624:	f240 32e1 	movw	r2, #993	; 0x3e1
 801f628:	494f      	ldr	r1, [pc, #316]	; (801f768 <etharp_query+0x270>)
 801f62a:	484c      	ldr	r0, [pc, #304]	; (801f75c <etharp_query+0x264>)
 801f62c:	f001 fe32 	bl	8021294 <printf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801f630:	7c7a      	ldrb	r2, [r7, #17]
 801f632:	494b      	ldr	r1, [pc, #300]	; (801f760 <etharp_query+0x268>)
 801f634:	4613      	mov	r3, r2
 801f636:	005b      	lsls	r3, r3, #1
 801f638:	4413      	add	r3, r2
 801f63a:	00db      	lsls	r3, r3, #3
 801f63c:	440b      	add	r3, r1
 801f63e:	3314      	adds	r3, #20
 801f640:	781b      	ldrb	r3, [r3, #0]
 801f642:	2b01      	cmp	r3, #1
 801f644:	d917      	bls.n	801f676 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801f646:	4a49      	ldr	r2, [pc, #292]	; (801f76c <etharp_query+0x274>)
 801f648:	7c7b      	ldrb	r3, [r7, #17]
 801f64a:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801f64c:	7c7a      	ldrb	r2, [r7, #17]
 801f64e:	4613      	mov	r3, r2
 801f650:	005b      	lsls	r3, r3, #1
 801f652:	4413      	add	r3, r2
 801f654:	00db      	lsls	r3, r3, #3
 801f656:	3308      	adds	r3, #8
 801f658:	4a41      	ldr	r2, [pc, #260]	; (801f760 <etharp_query+0x268>)
 801f65a:	4413      	add	r3, r2
 801f65c:	3304      	adds	r3, #4
 801f65e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801f662:	9200      	str	r2, [sp, #0]
 801f664:	697a      	ldr	r2, [r7, #20]
 801f666:	6879      	ldr	r1, [r7, #4]
 801f668:	68f8      	ldr	r0, [r7, #12]
 801f66a:	f001 fc75 	bl	8020f58 <ethernet_output>
 801f66e:	4603      	mov	r3, r0
 801f670:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801f674:	e067      	b.n	801f746 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801f676:	7c7a      	ldrb	r2, [r7, #17]
 801f678:	4939      	ldr	r1, [pc, #228]	; (801f760 <etharp_query+0x268>)
 801f67a:	4613      	mov	r3, r2
 801f67c:	005b      	lsls	r3, r3, #1
 801f67e:	4413      	add	r3, r2
 801f680:	00db      	lsls	r3, r3, #3
 801f682:	440b      	add	r3, r1
 801f684:	3314      	adds	r3, #20
 801f686:	781b      	ldrb	r3, [r3, #0]
 801f688:	2b01      	cmp	r3, #1
 801f68a:	d15c      	bne.n	801f746 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801f68c:	2300      	movs	r3, #0
 801f68e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801f690:	687b      	ldr	r3, [r7, #4]
 801f692:	61fb      	str	r3, [r7, #28]
    while (p) {
 801f694:	e01c      	b.n	801f6d0 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801f696:	69fb      	ldr	r3, [r7, #28]
 801f698:	895a      	ldrh	r2, [r3, #10]
 801f69a:	69fb      	ldr	r3, [r7, #28]
 801f69c:	891b      	ldrh	r3, [r3, #8]
 801f69e:	429a      	cmp	r2, r3
 801f6a0:	d10a      	bne.n	801f6b8 <etharp_query+0x1c0>
 801f6a2:	69fb      	ldr	r3, [r7, #28]
 801f6a4:	681b      	ldr	r3, [r3, #0]
 801f6a6:	2b00      	cmp	r3, #0
 801f6a8:	d006      	beq.n	801f6b8 <etharp_query+0x1c0>
 801f6aa:	4b2a      	ldr	r3, [pc, #168]	; (801f754 <etharp_query+0x25c>)
 801f6ac:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801f6b0:	492f      	ldr	r1, [pc, #188]	; (801f770 <etharp_query+0x278>)
 801f6b2:	482a      	ldr	r0, [pc, #168]	; (801f75c <etharp_query+0x264>)
 801f6b4:	f001 fdee 	bl	8021294 <printf>
      if (PBUF_NEEDS_COPY(p)) {
 801f6b8:	69fb      	ldr	r3, [r7, #28]
 801f6ba:	7b1b      	ldrb	r3, [r3, #12]
 801f6bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801f6c0:	2b00      	cmp	r3, #0
 801f6c2:	d002      	beq.n	801f6ca <etharp_query+0x1d2>
        copy_needed = 1;
 801f6c4:	2301      	movs	r3, #1
 801f6c6:	61bb      	str	r3, [r7, #24]
        break;
 801f6c8:	e005      	b.n	801f6d6 <etharp_query+0x1de>
      }
      p = p->next;
 801f6ca:	69fb      	ldr	r3, [r7, #28]
 801f6cc:	681b      	ldr	r3, [r3, #0]
 801f6ce:	61fb      	str	r3, [r7, #28]
    while (p) {
 801f6d0:	69fb      	ldr	r3, [r7, #28]
 801f6d2:	2b00      	cmp	r3, #0
 801f6d4:	d1df      	bne.n	801f696 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801f6d6:	69bb      	ldr	r3, [r7, #24]
 801f6d8:	2b00      	cmp	r3, #0
 801f6da:	d007      	beq.n	801f6ec <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801f6dc:	687a      	ldr	r2, [r7, #4]
 801f6de:	f44f 7120 	mov.w	r1, #640	; 0x280
 801f6e2:	200e      	movs	r0, #14
 801f6e4:	f7f8 fd80 	bl	80181e8 <pbuf_clone>
 801f6e8:	61f8      	str	r0, [r7, #28]
 801f6ea:	e004      	b.n	801f6f6 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801f6ec:	687b      	ldr	r3, [r7, #4]
 801f6ee:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801f6f0:	69f8      	ldr	r0, [r7, #28]
 801f6f2:	f7f8 fb8d 	bl	8017e10 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801f6f6:	69fb      	ldr	r3, [r7, #28]
 801f6f8:	2b00      	cmp	r3, #0
 801f6fa:	d021      	beq.n	801f740 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801f6fc:	7c7a      	ldrb	r2, [r7, #17]
 801f6fe:	4918      	ldr	r1, [pc, #96]	; (801f760 <etharp_query+0x268>)
 801f700:	4613      	mov	r3, r2
 801f702:	005b      	lsls	r3, r3, #1
 801f704:	4413      	add	r3, r2
 801f706:	00db      	lsls	r3, r3, #3
 801f708:	440b      	add	r3, r1
 801f70a:	681b      	ldr	r3, [r3, #0]
 801f70c:	2b00      	cmp	r3, #0
 801f70e:	d00a      	beq.n	801f726 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801f710:	7c7a      	ldrb	r2, [r7, #17]
 801f712:	4913      	ldr	r1, [pc, #76]	; (801f760 <etharp_query+0x268>)
 801f714:	4613      	mov	r3, r2
 801f716:	005b      	lsls	r3, r3, #1
 801f718:	4413      	add	r3, r2
 801f71a:	00db      	lsls	r3, r3, #3
 801f71c:	440b      	add	r3, r1
 801f71e:	681b      	ldr	r3, [r3, #0]
 801f720:	4618      	mov	r0, r3
 801f722:	f7f8 facf 	bl	8017cc4 <pbuf_free>
      }
      arp_table[i].q = p;
 801f726:	7c7a      	ldrb	r2, [r7, #17]
 801f728:	490d      	ldr	r1, [pc, #52]	; (801f760 <etharp_query+0x268>)
 801f72a:	4613      	mov	r3, r2
 801f72c:	005b      	lsls	r3, r3, #1
 801f72e:	4413      	add	r3, r2
 801f730:	00db      	lsls	r3, r3, #3
 801f732:	440b      	add	r3, r1
 801f734:	69fa      	ldr	r2, [r7, #28]
 801f736:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801f738:	2300      	movs	r3, #0
 801f73a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801f73e:	e002      	b.n	801f746 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801f740:	23ff      	movs	r3, #255	; 0xff
 801f742:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801f746:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801f74a:	4618      	mov	r0, r3
 801f74c:	3728      	adds	r7, #40	; 0x28
 801f74e:	46bd      	mov	sp, r7
 801f750:	bd80      	pop	{r7, pc}
 801f752:	bf00      	nop
 801f754:	0802a43c 	.word	0x0802a43c
 801f758:	0802a5e8 	.word	0x0802a5e8
 801f75c:	0802a4b4 	.word	0x0802a4b4
 801f760:	20021e88 	.word	0x20021e88
 801f764:	0802a5f8 	.word	0x0802a5f8
 801f768:	0802a5dc 	.word	0x0802a5dc
 801f76c:	20021f78 	.word	0x20021f78
 801f770:	0802a620 	.word	0x0802a620

0801f774 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801f774:	b580      	push	{r7, lr}
 801f776:	b08a      	sub	sp, #40	; 0x28
 801f778:	af02      	add	r7, sp, #8
 801f77a:	60f8      	str	r0, [r7, #12]
 801f77c:	60b9      	str	r1, [r7, #8]
 801f77e:	607a      	str	r2, [r7, #4]
 801f780:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801f782:	2300      	movs	r3, #0
 801f784:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801f786:	68fb      	ldr	r3, [r7, #12]
 801f788:	2b00      	cmp	r3, #0
 801f78a:	d106      	bne.n	801f79a <etharp_raw+0x26>
 801f78c:	4b3a      	ldr	r3, [pc, #232]	; (801f878 <etharp_raw+0x104>)
 801f78e:	f240 4257 	movw	r2, #1111	; 0x457
 801f792:	493a      	ldr	r1, [pc, #232]	; (801f87c <etharp_raw+0x108>)
 801f794:	483a      	ldr	r0, [pc, #232]	; (801f880 <etharp_raw+0x10c>)
 801f796:	f001 fd7d 	bl	8021294 <printf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801f79a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801f79e:	211c      	movs	r1, #28
 801f7a0:	200e      	movs	r0, #14
 801f7a2:	f7f7 ffab 	bl	80176fc <pbuf_alloc>
 801f7a6:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801f7a8:	69bb      	ldr	r3, [r7, #24]
 801f7aa:	2b00      	cmp	r3, #0
 801f7ac:	d102      	bne.n	801f7b4 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801f7ae:	f04f 33ff 	mov.w	r3, #4294967295
 801f7b2:	e05d      	b.n	801f870 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801f7b4:	69bb      	ldr	r3, [r7, #24]
 801f7b6:	895b      	ldrh	r3, [r3, #10]
 801f7b8:	2b1b      	cmp	r3, #27
 801f7ba:	d806      	bhi.n	801f7ca <etharp_raw+0x56>
 801f7bc:	4b2e      	ldr	r3, [pc, #184]	; (801f878 <etharp_raw+0x104>)
 801f7be:	f240 4262 	movw	r2, #1122	; 0x462
 801f7c2:	4930      	ldr	r1, [pc, #192]	; (801f884 <etharp_raw+0x110>)
 801f7c4:	482e      	ldr	r0, [pc, #184]	; (801f880 <etharp_raw+0x10c>)
 801f7c6:	f001 fd65 	bl	8021294 <printf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801f7ca:	69bb      	ldr	r3, [r7, #24]
 801f7cc:	685b      	ldr	r3, [r3, #4]
 801f7ce:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801f7d0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801f7d2:	4618      	mov	r0, r3
 801f7d4:	f7f6 fe86 	bl	80164e4 <lwip_htons>
 801f7d8:	4603      	mov	r3, r0
 801f7da:	461a      	mov	r2, r3
 801f7dc:	697b      	ldr	r3, [r7, #20]
 801f7de:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801f7e0:	68fb      	ldr	r3, [r7, #12]
 801f7e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801f7e6:	2b06      	cmp	r3, #6
 801f7e8:	d006      	beq.n	801f7f8 <etharp_raw+0x84>
 801f7ea:	4b23      	ldr	r3, [pc, #140]	; (801f878 <etharp_raw+0x104>)
 801f7ec:	f240 4269 	movw	r2, #1129	; 0x469
 801f7f0:	4925      	ldr	r1, [pc, #148]	; (801f888 <etharp_raw+0x114>)
 801f7f2:	4823      	ldr	r0, [pc, #140]	; (801f880 <etharp_raw+0x10c>)
 801f7f4:	f001 fd4e 	bl	8021294 <printf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801f7f8:	697b      	ldr	r3, [r7, #20]
 801f7fa:	3308      	adds	r3, #8
 801f7fc:	2206      	movs	r2, #6
 801f7fe:	6839      	ldr	r1, [r7, #0]
 801f800:	4618      	mov	r0, r3
 801f802:	f001 fd17 	bl	8021234 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801f806:	697b      	ldr	r3, [r7, #20]
 801f808:	3312      	adds	r3, #18
 801f80a:	2206      	movs	r2, #6
 801f80c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801f80e:	4618      	mov	r0, r3
 801f810:	f001 fd10 	bl	8021234 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801f814:	697b      	ldr	r3, [r7, #20]
 801f816:	330e      	adds	r3, #14
 801f818:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801f81a:	6812      	ldr	r2, [r2, #0]
 801f81c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801f81e:	697b      	ldr	r3, [r7, #20]
 801f820:	3318      	adds	r3, #24
 801f822:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801f824:	6812      	ldr	r2, [r2, #0]
 801f826:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801f828:	697b      	ldr	r3, [r7, #20]
 801f82a:	2200      	movs	r2, #0
 801f82c:	701a      	strb	r2, [r3, #0]
 801f82e:	2200      	movs	r2, #0
 801f830:	f042 0201 	orr.w	r2, r2, #1
 801f834:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801f836:	697b      	ldr	r3, [r7, #20]
 801f838:	2200      	movs	r2, #0
 801f83a:	f042 0208 	orr.w	r2, r2, #8
 801f83e:	709a      	strb	r2, [r3, #2]
 801f840:	2200      	movs	r2, #0
 801f842:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801f844:	697b      	ldr	r3, [r7, #20]
 801f846:	2206      	movs	r2, #6
 801f848:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801f84a:	697b      	ldr	r3, [r7, #20]
 801f84c:	2204      	movs	r2, #4
 801f84e:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801f850:	f640 0306 	movw	r3, #2054	; 0x806
 801f854:	9300      	str	r3, [sp, #0]
 801f856:	687b      	ldr	r3, [r7, #4]
 801f858:	68ba      	ldr	r2, [r7, #8]
 801f85a:	69b9      	ldr	r1, [r7, #24]
 801f85c:	68f8      	ldr	r0, [r7, #12]
 801f85e:	f001 fb7b 	bl	8020f58 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801f862:	69b8      	ldr	r0, [r7, #24]
 801f864:	f7f8 fa2e 	bl	8017cc4 <pbuf_free>
  p = NULL;
 801f868:	2300      	movs	r3, #0
 801f86a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801f86c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801f870:	4618      	mov	r0, r3
 801f872:	3720      	adds	r7, #32
 801f874:	46bd      	mov	sp, r7
 801f876:	bd80      	pop	{r7, pc}
 801f878:	0802a43c 	.word	0x0802a43c
 801f87c:	0802a58c 	.word	0x0802a58c
 801f880:	0802a4b4 	.word	0x0802a4b4
 801f884:	0802a63c 	.word	0x0802a63c
 801f888:	0802a670 	.word	0x0802a670

0801f88c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801f88c:	b580      	push	{r7, lr}
 801f88e:	b088      	sub	sp, #32
 801f890:	af04      	add	r7, sp, #16
 801f892:	60f8      	str	r0, [r7, #12]
 801f894:	60b9      	str	r1, [r7, #8]
 801f896:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f898:	68fb      	ldr	r3, [r7, #12]
 801f89a:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801f89e:	68fb      	ldr	r3, [r7, #12]
 801f8a0:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801f8a4:	68fb      	ldr	r3, [r7, #12]
 801f8a6:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801f8a8:	2201      	movs	r2, #1
 801f8aa:	9203      	str	r2, [sp, #12]
 801f8ac:	68ba      	ldr	r2, [r7, #8]
 801f8ae:	9202      	str	r2, [sp, #8]
 801f8b0:	4a06      	ldr	r2, [pc, #24]	; (801f8cc <etharp_request_dst+0x40>)
 801f8b2:	9201      	str	r2, [sp, #4]
 801f8b4:	9300      	str	r3, [sp, #0]
 801f8b6:	4603      	mov	r3, r0
 801f8b8:	687a      	ldr	r2, [r7, #4]
 801f8ba:	68f8      	ldr	r0, [r7, #12]
 801f8bc:	f7ff ff5a 	bl	801f774 <etharp_raw>
 801f8c0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801f8c2:	4618      	mov	r0, r3
 801f8c4:	3710      	adds	r7, #16
 801f8c6:	46bd      	mov	sp, r7
 801f8c8:	bd80      	pop	{r7, pc}
 801f8ca:	bf00      	nop
 801f8cc:	08072dd0 	.word	0x08072dd0

0801f8d0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801f8d0:	b580      	push	{r7, lr}
 801f8d2:	b082      	sub	sp, #8
 801f8d4:	af00      	add	r7, sp, #0
 801f8d6:	6078      	str	r0, [r7, #4]
 801f8d8:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801f8da:	4a05      	ldr	r2, [pc, #20]	; (801f8f0 <etharp_request+0x20>)
 801f8dc:	6839      	ldr	r1, [r7, #0]
 801f8de:	6878      	ldr	r0, [r7, #4]
 801f8e0:	f7ff ffd4 	bl	801f88c <etharp_request_dst>
 801f8e4:	4603      	mov	r3, r0
}
 801f8e6:	4618      	mov	r0, r3
 801f8e8:	3708      	adds	r7, #8
 801f8ea:	46bd      	mov	sp, r7
 801f8ec:	bd80      	pop	{r7, pc}
 801f8ee:	bf00      	nop
 801f8f0:	08072dc8 	.word	0x08072dc8

0801f8f4 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801f8f4:	b580      	push	{r7, lr}
 801f8f6:	b08e      	sub	sp, #56	; 0x38
 801f8f8:	af04      	add	r7, sp, #16
 801f8fa:	6078      	str	r0, [r7, #4]
 801f8fc:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801f8fe:	4b79      	ldr	r3, [pc, #484]	; (801fae4 <icmp_input+0x1f0>)
 801f900:	689b      	ldr	r3, [r3, #8]
 801f902:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801f904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f906:	781b      	ldrb	r3, [r3, #0]
 801f908:	f003 030f 	and.w	r3, r3, #15
 801f90c:	b2db      	uxtb	r3, r3
 801f90e:	009b      	lsls	r3, r3, #2
 801f910:	b2db      	uxtb	r3, r3
 801f912:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801f914:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801f916:	2b13      	cmp	r3, #19
 801f918:	f240 80cd 	bls.w	801fab6 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801f91c:	687b      	ldr	r3, [r7, #4]
 801f91e:	895b      	ldrh	r3, [r3, #10]
 801f920:	2b03      	cmp	r3, #3
 801f922:	f240 80ca 	bls.w	801faba <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801f926:	687b      	ldr	r3, [r7, #4]
 801f928:	685b      	ldr	r3, [r3, #4]
 801f92a:	781b      	ldrb	r3, [r3, #0]
 801f92c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801f930:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801f934:	2b00      	cmp	r3, #0
 801f936:	f000 80b7 	beq.w	801faa8 <icmp_input+0x1b4>
 801f93a:	2b08      	cmp	r3, #8
 801f93c:	f040 80b7 	bne.w	801faae <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801f940:	4b69      	ldr	r3, [pc, #420]	; (801fae8 <icmp_input+0x1f4>)
 801f942:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801f944:	4b67      	ldr	r3, [pc, #412]	; (801fae4 <icmp_input+0x1f0>)
 801f946:	695b      	ldr	r3, [r3, #20]
 801f948:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801f94c:	2be0      	cmp	r3, #224	; 0xe0
 801f94e:	f000 80bb 	beq.w	801fac8 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801f952:	4b64      	ldr	r3, [pc, #400]	; (801fae4 <icmp_input+0x1f0>)
 801f954:	695b      	ldr	r3, [r3, #20]
 801f956:	4a63      	ldr	r2, [pc, #396]	; (801fae4 <icmp_input+0x1f0>)
 801f958:	6812      	ldr	r2, [r2, #0]
 801f95a:	4611      	mov	r1, r2
 801f95c:	4618      	mov	r0, r3
 801f95e:	f000 fbed 	bl	802013c <ip4_addr_isbroadcast_u32>
 801f962:	4603      	mov	r3, r0
 801f964:	2b00      	cmp	r3, #0
 801f966:	f040 80b1 	bne.w	801facc <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801f96a:	687b      	ldr	r3, [r7, #4]
 801f96c:	891b      	ldrh	r3, [r3, #8]
 801f96e:	2b07      	cmp	r3, #7
 801f970:	f240 80a5 	bls.w	801fabe <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801f974:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801f976:	330e      	adds	r3, #14
 801f978:	4619      	mov	r1, r3
 801f97a:	6878      	ldr	r0, [r7, #4]
 801f97c:	f7f8 f90c 	bl	8017b98 <pbuf_add_header>
 801f980:	4603      	mov	r3, r0
 801f982:	2b00      	cmp	r3, #0
 801f984:	d04b      	beq.n	801fa1e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801f986:	687b      	ldr	r3, [r7, #4]
 801f988:	891a      	ldrh	r2, [r3, #8]
 801f98a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801f98c:	4413      	add	r3, r2
 801f98e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801f990:	687b      	ldr	r3, [r7, #4]
 801f992:	891b      	ldrh	r3, [r3, #8]
 801f994:	8b7a      	ldrh	r2, [r7, #26]
 801f996:	429a      	cmp	r2, r3
 801f998:	f0c0 809a 	bcc.w	801fad0 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801f99c:	8b7b      	ldrh	r3, [r7, #26]
 801f99e:	f44f 7220 	mov.w	r2, #640	; 0x280
 801f9a2:	4619      	mov	r1, r3
 801f9a4:	200e      	movs	r0, #14
 801f9a6:	f7f7 fea9 	bl	80176fc <pbuf_alloc>
 801f9aa:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801f9ac:	697b      	ldr	r3, [r7, #20]
 801f9ae:	2b00      	cmp	r3, #0
 801f9b0:	f000 8090 	beq.w	801fad4 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801f9b4:	697b      	ldr	r3, [r7, #20]
 801f9b6:	895b      	ldrh	r3, [r3, #10]
 801f9b8:	461a      	mov	r2, r3
 801f9ba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801f9bc:	3308      	adds	r3, #8
 801f9be:	429a      	cmp	r2, r3
 801f9c0:	d203      	bcs.n	801f9ca <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801f9c2:	6978      	ldr	r0, [r7, #20]
 801f9c4:	f7f8 f97e 	bl	8017cc4 <pbuf_free>
          goto icmperr;
 801f9c8:	e085      	b.n	801fad6 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801f9ca:	697b      	ldr	r3, [r7, #20]
 801f9cc:	685b      	ldr	r3, [r3, #4]
 801f9ce:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801f9d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801f9d2:	4618      	mov	r0, r3
 801f9d4:	f001 fc2e 	bl	8021234 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801f9d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801f9da:	4619      	mov	r1, r3
 801f9dc:	6978      	ldr	r0, [r7, #20]
 801f9de:	f7f8 f8eb 	bl	8017bb8 <pbuf_remove_header>
 801f9e2:	4603      	mov	r3, r0
 801f9e4:	2b00      	cmp	r3, #0
 801f9e6:	d009      	beq.n	801f9fc <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801f9e8:	4b40      	ldr	r3, [pc, #256]	; (801faec <icmp_input+0x1f8>)
 801f9ea:	22b6      	movs	r2, #182	; 0xb6
 801f9ec:	4940      	ldr	r1, [pc, #256]	; (801faf0 <icmp_input+0x1fc>)
 801f9ee:	4841      	ldr	r0, [pc, #260]	; (801faf4 <icmp_input+0x200>)
 801f9f0:	f001 fc50 	bl	8021294 <printf>
          pbuf_free(r);
 801f9f4:	6978      	ldr	r0, [r7, #20]
 801f9f6:	f7f8 f965 	bl	8017cc4 <pbuf_free>
          goto icmperr;
 801f9fa:	e06c      	b.n	801fad6 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801f9fc:	6879      	ldr	r1, [r7, #4]
 801f9fe:	6978      	ldr	r0, [r7, #20]
 801fa00:	f7f8 fa84 	bl	8017f0c <pbuf_copy>
 801fa04:	4603      	mov	r3, r0
 801fa06:	2b00      	cmp	r3, #0
 801fa08:	d003      	beq.n	801fa12 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801fa0a:	6978      	ldr	r0, [r7, #20]
 801fa0c:	f7f8 f95a 	bl	8017cc4 <pbuf_free>
          goto icmperr;
 801fa10:	e061      	b.n	801fad6 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801fa12:	6878      	ldr	r0, [r7, #4]
 801fa14:	f7f8 f956 	bl	8017cc4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801fa18:	697b      	ldr	r3, [r7, #20]
 801fa1a:	607b      	str	r3, [r7, #4]
 801fa1c:	e00f      	b.n	801fa3e <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801fa1e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801fa20:	330e      	adds	r3, #14
 801fa22:	4619      	mov	r1, r3
 801fa24:	6878      	ldr	r0, [r7, #4]
 801fa26:	f7f8 f8c7 	bl	8017bb8 <pbuf_remove_header>
 801fa2a:	4603      	mov	r3, r0
 801fa2c:	2b00      	cmp	r3, #0
 801fa2e:	d006      	beq.n	801fa3e <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801fa30:	4b2e      	ldr	r3, [pc, #184]	; (801faec <icmp_input+0x1f8>)
 801fa32:	22c7      	movs	r2, #199	; 0xc7
 801fa34:	4930      	ldr	r1, [pc, #192]	; (801faf8 <icmp_input+0x204>)
 801fa36:	482f      	ldr	r0, [pc, #188]	; (801faf4 <icmp_input+0x200>)
 801fa38:	f001 fc2c 	bl	8021294 <printf>
          goto icmperr;
 801fa3c:	e04b      	b.n	801fad6 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801fa3e:	687b      	ldr	r3, [r7, #4]
 801fa40:	685b      	ldr	r3, [r3, #4]
 801fa42:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801fa44:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801fa46:	4619      	mov	r1, r3
 801fa48:	6878      	ldr	r0, [r7, #4]
 801fa4a:	f7f8 f8a5 	bl	8017b98 <pbuf_add_header>
 801fa4e:	4603      	mov	r3, r0
 801fa50:	2b00      	cmp	r3, #0
 801fa52:	d12b      	bne.n	801faac <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801fa54:	687b      	ldr	r3, [r7, #4]
 801fa56:	685b      	ldr	r3, [r3, #4]
 801fa58:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801fa5a:	69fb      	ldr	r3, [r7, #28]
 801fa5c:	681a      	ldr	r2, [r3, #0]
 801fa5e:	68fb      	ldr	r3, [r7, #12]
 801fa60:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801fa62:	4b20      	ldr	r3, [pc, #128]	; (801fae4 <icmp_input+0x1f0>)
 801fa64:	691a      	ldr	r2, [r3, #16]
 801fa66:	68fb      	ldr	r3, [r7, #12]
 801fa68:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801fa6a:	693b      	ldr	r3, [r7, #16]
 801fa6c:	2200      	movs	r2, #0
 801fa6e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801fa70:	693b      	ldr	r3, [r7, #16]
 801fa72:	2200      	movs	r2, #0
 801fa74:	709a      	strb	r2, [r3, #2]
 801fa76:	2200      	movs	r2, #0
 801fa78:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801fa7a:	68fb      	ldr	r3, [r7, #12]
 801fa7c:	22ff      	movs	r2, #255	; 0xff
 801fa7e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801fa80:	68fb      	ldr	r3, [r7, #12]
 801fa82:	2200      	movs	r2, #0
 801fa84:	729a      	strb	r2, [r3, #10]
 801fa86:	2200      	movs	r2, #0
 801fa88:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801fa8a:	683b      	ldr	r3, [r7, #0]
 801fa8c:	9302      	str	r3, [sp, #8]
 801fa8e:	2301      	movs	r3, #1
 801fa90:	9301      	str	r3, [sp, #4]
 801fa92:	2300      	movs	r3, #0
 801fa94:	9300      	str	r3, [sp, #0]
 801fa96:	23ff      	movs	r3, #255	; 0xff
 801fa98:	2200      	movs	r2, #0
 801fa9a:	69f9      	ldr	r1, [r7, #28]
 801fa9c:	6878      	ldr	r0, [r7, #4]
 801fa9e:	f000 fa75 	bl	801ff8c <ip4_output_if>
 801faa2:	4603      	mov	r3, r0
 801faa4:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801faa6:	e001      	b.n	801faac <icmp_input+0x1b8>
      break;
 801faa8:	bf00      	nop
 801faaa:	e000      	b.n	801faae <icmp_input+0x1ba>
      break;
 801faac:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801faae:	6878      	ldr	r0, [r7, #4]
 801fab0:	f7f8 f908 	bl	8017cc4 <pbuf_free>
  return;
 801fab4:	e013      	b.n	801fade <icmp_input+0x1ea>
    goto lenerr;
 801fab6:	bf00      	nop
 801fab8:	e002      	b.n	801fac0 <icmp_input+0x1cc>
    goto lenerr;
 801faba:	bf00      	nop
 801fabc:	e000      	b.n	801fac0 <icmp_input+0x1cc>
        goto lenerr;
 801fabe:	bf00      	nop
lenerr:
  pbuf_free(p);
 801fac0:	6878      	ldr	r0, [r7, #4]
 801fac2:	f7f8 f8ff 	bl	8017cc4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801fac6:	e00a      	b.n	801fade <icmp_input+0x1ea>
        goto icmperr;
 801fac8:	bf00      	nop
 801faca:	e004      	b.n	801fad6 <icmp_input+0x1e2>
        goto icmperr;
 801facc:	bf00      	nop
 801face:	e002      	b.n	801fad6 <icmp_input+0x1e2>
          goto icmperr;
 801fad0:	bf00      	nop
 801fad2:	e000      	b.n	801fad6 <icmp_input+0x1e2>
          goto icmperr;
 801fad4:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801fad6:	6878      	ldr	r0, [r7, #4]
 801fad8:	f7f8 f8f4 	bl	8017cc4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801fadc:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801fade:	3728      	adds	r7, #40	; 0x28
 801fae0:	46bd      	mov	sp, r7
 801fae2:	bd80      	pop	{r7, pc}
 801fae4:	2001acd4 	.word	0x2001acd4
 801fae8:	2001ace8 	.word	0x2001ace8
 801faec:	0802a6b4 	.word	0x0802a6b4
 801faf0:	0802a6ec 	.word	0x0802a6ec
 801faf4:	0802a724 	.word	0x0802a724
 801faf8:	0802a74c 	.word	0x0802a74c

0801fafc <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801fafc:	b580      	push	{r7, lr}
 801fafe:	b082      	sub	sp, #8
 801fb00:	af00      	add	r7, sp, #0
 801fb02:	6078      	str	r0, [r7, #4]
 801fb04:	460b      	mov	r3, r1
 801fb06:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801fb08:	78fb      	ldrb	r3, [r7, #3]
 801fb0a:	461a      	mov	r2, r3
 801fb0c:	2103      	movs	r1, #3
 801fb0e:	6878      	ldr	r0, [r7, #4]
 801fb10:	f000 f814 	bl	801fb3c <icmp_send_response>
}
 801fb14:	bf00      	nop
 801fb16:	3708      	adds	r7, #8
 801fb18:	46bd      	mov	sp, r7
 801fb1a:	bd80      	pop	{r7, pc}

0801fb1c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801fb1c:	b580      	push	{r7, lr}
 801fb1e:	b082      	sub	sp, #8
 801fb20:	af00      	add	r7, sp, #0
 801fb22:	6078      	str	r0, [r7, #4]
 801fb24:	460b      	mov	r3, r1
 801fb26:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801fb28:	78fb      	ldrb	r3, [r7, #3]
 801fb2a:	461a      	mov	r2, r3
 801fb2c:	210b      	movs	r1, #11
 801fb2e:	6878      	ldr	r0, [r7, #4]
 801fb30:	f000 f804 	bl	801fb3c <icmp_send_response>
}
 801fb34:	bf00      	nop
 801fb36:	3708      	adds	r7, #8
 801fb38:	46bd      	mov	sp, r7
 801fb3a:	bd80      	pop	{r7, pc}

0801fb3c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801fb3c:	b580      	push	{r7, lr}
 801fb3e:	b08c      	sub	sp, #48	; 0x30
 801fb40:	af04      	add	r7, sp, #16
 801fb42:	6078      	str	r0, [r7, #4]
 801fb44:	460b      	mov	r3, r1
 801fb46:	70fb      	strb	r3, [r7, #3]
 801fb48:	4613      	mov	r3, r2
 801fb4a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801fb4c:	f44f 7220 	mov.w	r2, #640	; 0x280
 801fb50:	2124      	movs	r1, #36	; 0x24
 801fb52:	2022      	movs	r0, #34	; 0x22
 801fb54:	f7f7 fdd2 	bl	80176fc <pbuf_alloc>
 801fb58:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801fb5a:	69fb      	ldr	r3, [r7, #28]
 801fb5c:	2b00      	cmp	r3, #0
 801fb5e:	d04c      	beq.n	801fbfa <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801fb60:	69fb      	ldr	r3, [r7, #28]
 801fb62:	895b      	ldrh	r3, [r3, #10]
 801fb64:	2b23      	cmp	r3, #35	; 0x23
 801fb66:	d806      	bhi.n	801fb76 <icmp_send_response+0x3a>
 801fb68:	4b26      	ldr	r3, [pc, #152]	; (801fc04 <icmp_send_response+0xc8>)
 801fb6a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801fb6e:	4926      	ldr	r1, [pc, #152]	; (801fc08 <icmp_send_response+0xcc>)
 801fb70:	4826      	ldr	r0, [pc, #152]	; (801fc0c <icmp_send_response+0xd0>)
 801fb72:	f001 fb8f 	bl	8021294 <printf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801fb76:	687b      	ldr	r3, [r7, #4]
 801fb78:	685b      	ldr	r3, [r3, #4]
 801fb7a:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801fb7c:	69fb      	ldr	r3, [r7, #28]
 801fb7e:	685b      	ldr	r3, [r3, #4]
 801fb80:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801fb82:	697b      	ldr	r3, [r7, #20]
 801fb84:	78fa      	ldrb	r2, [r7, #3]
 801fb86:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801fb88:	697b      	ldr	r3, [r7, #20]
 801fb8a:	78ba      	ldrb	r2, [r7, #2]
 801fb8c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801fb8e:	697b      	ldr	r3, [r7, #20]
 801fb90:	2200      	movs	r2, #0
 801fb92:	711a      	strb	r2, [r3, #4]
 801fb94:	2200      	movs	r2, #0
 801fb96:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801fb98:	697b      	ldr	r3, [r7, #20]
 801fb9a:	2200      	movs	r2, #0
 801fb9c:	719a      	strb	r2, [r3, #6]
 801fb9e:	2200      	movs	r2, #0
 801fba0:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801fba2:	69fb      	ldr	r3, [r7, #28]
 801fba4:	685b      	ldr	r3, [r3, #4]
 801fba6:	f103 0008 	add.w	r0, r3, #8
 801fbaa:	687b      	ldr	r3, [r7, #4]
 801fbac:	685b      	ldr	r3, [r3, #4]
 801fbae:	221c      	movs	r2, #28
 801fbb0:	4619      	mov	r1, r3
 801fbb2:	f001 fb3f 	bl	8021234 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801fbb6:	69bb      	ldr	r3, [r7, #24]
 801fbb8:	68db      	ldr	r3, [r3, #12]
 801fbba:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801fbbc:	f107 030c 	add.w	r3, r7, #12
 801fbc0:	4618      	mov	r0, r3
 801fbc2:	f000 f825 	bl	801fc10 <ip4_route>
 801fbc6:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801fbc8:	693b      	ldr	r3, [r7, #16]
 801fbca:	2b00      	cmp	r3, #0
 801fbcc:	d011      	beq.n	801fbf2 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801fbce:	697b      	ldr	r3, [r7, #20]
 801fbd0:	2200      	movs	r2, #0
 801fbd2:	709a      	strb	r2, [r3, #2]
 801fbd4:	2200      	movs	r2, #0
 801fbd6:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801fbd8:	f107 020c 	add.w	r2, r7, #12
 801fbdc:	693b      	ldr	r3, [r7, #16]
 801fbde:	9302      	str	r3, [sp, #8]
 801fbe0:	2301      	movs	r3, #1
 801fbe2:	9301      	str	r3, [sp, #4]
 801fbe4:	2300      	movs	r3, #0
 801fbe6:	9300      	str	r3, [sp, #0]
 801fbe8:	23ff      	movs	r3, #255	; 0xff
 801fbea:	2100      	movs	r1, #0
 801fbec:	69f8      	ldr	r0, [r7, #28]
 801fbee:	f000 f9cd 	bl	801ff8c <ip4_output_if>
  }
  pbuf_free(q);
 801fbf2:	69f8      	ldr	r0, [r7, #28]
 801fbf4:	f7f8 f866 	bl	8017cc4 <pbuf_free>
 801fbf8:	e000      	b.n	801fbfc <icmp_send_response+0xc0>
    return;
 801fbfa:	bf00      	nop
}
 801fbfc:	3720      	adds	r7, #32
 801fbfe:	46bd      	mov	sp, r7
 801fc00:	bd80      	pop	{r7, pc}
 801fc02:	bf00      	nop
 801fc04:	0802a6b4 	.word	0x0802a6b4
 801fc08:	0802a780 	.word	0x0802a780
 801fc0c:	0802a724 	.word	0x0802a724

0801fc10 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801fc10:	b480      	push	{r7}
 801fc12:	b085      	sub	sp, #20
 801fc14:	af00      	add	r7, sp, #0
 801fc16:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801fc18:	4b33      	ldr	r3, [pc, #204]	; (801fce8 <ip4_route+0xd8>)
 801fc1a:	681b      	ldr	r3, [r3, #0]
 801fc1c:	60fb      	str	r3, [r7, #12]
 801fc1e:	e036      	b.n	801fc8e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801fc20:	68fb      	ldr	r3, [r7, #12]
 801fc22:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801fc26:	f003 0301 	and.w	r3, r3, #1
 801fc2a:	b2db      	uxtb	r3, r3
 801fc2c:	2b00      	cmp	r3, #0
 801fc2e:	d02b      	beq.n	801fc88 <ip4_route+0x78>
 801fc30:	68fb      	ldr	r3, [r7, #12]
 801fc32:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801fc36:	089b      	lsrs	r3, r3, #2
 801fc38:	f003 0301 	and.w	r3, r3, #1
 801fc3c:	b2db      	uxtb	r3, r3
 801fc3e:	2b00      	cmp	r3, #0
 801fc40:	d022      	beq.n	801fc88 <ip4_route+0x78>
 801fc42:	68fb      	ldr	r3, [r7, #12]
 801fc44:	3304      	adds	r3, #4
 801fc46:	681b      	ldr	r3, [r3, #0]
 801fc48:	2b00      	cmp	r3, #0
 801fc4a:	d01d      	beq.n	801fc88 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801fc4c:	687b      	ldr	r3, [r7, #4]
 801fc4e:	681a      	ldr	r2, [r3, #0]
 801fc50:	68fb      	ldr	r3, [r7, #12]
 801fc52:	3304      	adds	r3, #4
 801fc54:	681b      	ldr	r3, [r3, #0]
 801fc56:	405a      	eors	r2, r3
 801fc58:	68fb      	ldr	r3, [r7, #12]
 801fc5a:	3308      	adds	r3, #8
 801fc5c:	681b      	ldr	r3, [r3, #0]
 801fc5e:	4013      	ands	r3, r2
 801fc60:	2b00      	cmp	r3, #0
 801fc62:	d101      	bne.n	801fc68 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801fc64:	68fb      	ldr	r3, [r7, #12]
 801fc66:	e038      	b.n	801fcda <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801fc68:	68fb      	ldr	r3, [r7, #12]
 801fc6a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801fc6e:	f003 0302 	and.w	r3, r3, #2
 801fc72:	2b00      	cmp	r3, #0
 801fc74:	d108      	bne.n	801fc88 <ip4_route+0x78>
 801fc76:	687b      	ldr	r3, [r7, #4]
 801fc78:	681a      	ldr	r2, [r3, #0]
 801fc7a:	68fb      	ldr	r3, [r7, #12]
 801fc7c:	330c      	adds	r3, #12
 801fc7e:	681b      	ldr	r3, [r3, #0]
 801fc80:	429a      	cmp	r2, r3
 801fc82:	d101      	bne.n	801fc88 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801fc84:	68fb      	ldr	r3, [r7, #12]
 801fc86:	e028      	b.n	801fcda <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801fc88:	68fb      	ldr	r3, [r7, #12]
 801fc8a:	681b      	ldr	r3, [r3, #0]
 801fc8c:	60fb      	str	r3, [r7, #12]
 801fc8e:	68fb      	ldr	r3, [r7, #12]
 801fc90:	2b00      	cmp	r3, #0
 801fc92:	d1c5      	bne.n	801fc20 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801fc94:	4b15      	ldr	r3, [pc, #84]	; (801fcec <ip4_route+0xdc>)
 801fc96:	681b      	ldr	r3, [r3, #0]
 801fc98:	2b00      	cmp	r3, #0
 801fc9a:	d01a      	beq.n	801fcd2 <ip4_route+0xc2>
 801fc9c:	4b13      	ldr	r3, [pc, #76]	; (801fcec <ip4_route+0xdc>)
 801fc9e:	681b      	ldr	r3, [r3, #0]
 801fca0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801fca4:	f003 0301 	and.w	r3, r3, #1
 801fca8:	2b00      	cmp	r3, #0
 801fcaa:	d012      	beq.n	801fcd2 <ip4_route+0xc2>
 801fcac:	4b0f      	ldr	r3, [pc, #60]	; (801fcec <ip4_route+0xdc>)
 801fcae:	681b      	ldr	r3, [r3, #0]
 801fcb0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801fcb4:	f003 0304 	and.w	r3, r3, #4
 801fcb8:	2b00      	cmp	r3, #0
 801fcba:	d00a      	beq.n	801fcd2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801fcbc:	4b0b      	ldr	r3, [pc, #44]	; (801fcec <ip4_route+0xdc>)
 801fcbe:	681b      	ldr	r3, [r3, #0]
 801fcc0:	3304      	adds	r3, #4
 801fcc2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801fcc4:	2b00      	cmp	r3, #0
 801fcc6:	d004      	beq.n	801fcd2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801fcc8:	687b      	ldr	r3, [r7, #4]
 801fcca:	681b      	ldr	r3, [r3, #0]
 801fccc:	b2db      	uxtb	r3, r3
 801fcce:	2b7f      	cmp	r3, #127	; 0x7f
 801fcd0:	d101      	bne.n	801fcd6 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801fcd2:	2300      	movs	r3, #0
 801fcd4:	e001      	b.n	801fcda <ip4_route+0xca>
  }

  return netif_default;
 801fcd6:	4b05      	ldr	r3, [pc, #20]	; (801fcec <ip4_route+0xdc>)
 801fcd8:	681b      	ldr	r3, [r3, #0]
}
 801fcda:	4618      	mov	r0, r3
 801fcdc:	3714      	adds	r7, #20
 801fcde:	46bd      	mov	sp, r7
 801fce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fce4:	4770      	bx	lr
 801fce6:	bf00      	nop
 801fce8:	20021e1c 	.word	0x20021e1c
 801fcec:	20021e20 	.word	0x20021e20

0801fcf0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801fcf0:	b580      	push	{r7, lr}
 801fcf2:	b082      	sub	sp, #8
 801fcf4:	af00      	add	r7, sp, #0
 801fcf6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801fcf8:	687b      	ldr	r3, [r7, #4]
 801fcfa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801fcfe:	f003 0301 	and.w	r3, r3, #1
 801fd02:	b2db      	uxtb	r3, r3
 801fd04:	2b00      	cmp	r3, #0
 801fd06:	d016      	beq.n	801fd36 <ip4_input_accept+0x46>
 801fd08:	687b      	ldr	r3, [r7, #4]
 801fd0a:	3304      	adds	r3, #4
 801fd0c:	681b      	ldr	r3, [r3, #0]
 801fd0e:	2b00      	cmp	r3, #0
 801fd10:	d011      	beq.n	801fd36 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801fd12:	4b0b      	ldr	r3, [pc, #44]	; (801fd40 <ip4_input_accept+0x50>)
 801fd14:	695a      	ldr	r2, [r3, #20]
 801fd16:	687b      	ldr	r3, [r7, #4]
 801fd18:	3304      	adds	r3, #4
 801fd1a:	681b      	ldr	r3, [r3, #0]
 801fd1c:	429a      	cmp	r2, r3
 801fd1e:	d008      	beq.n	801fd32 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801fd20:	4b07      	ldr	r3, [pc, #28]	; (801fd40 <ip4_input_accept+0x50>)
 801fd22:	695b      	ldr	r3, [r3, #20]
 801fd24:	6879      	ldr	r1, [r7, #4]
 801fd26:	4618      	mov	r0, r3
 801fd28:	f000 fa08 	bl	802013c <ip4_addr_isbroadcast_u32>
 801fd2c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801fd2e:	2b00      	cmp	r3, #0
 801fd30:	d001      	beq.n	801fd36 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801fd32:	2301      	movs	r3, #1
 801fd34:	e000      	b.n	801fd38 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801fd36:	2300      	movs	r3, #0
}
 801fd38:	4618      	mov	r0, r3
 801fd3a:	3708      	adds	r7, #8
 801fd3c:	46bd      	mov	sp, r7
 801fd3e:	bd80      	pop	{r7, pc}
 801fd40:	2001acd4 	.word	0x2001acd4

0801fd44 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801fd44:	b580      	push	{r7, lr}
 801fd46:	b086      	sub	sp, #24
 801fd48:	af00      	add	r7, sp, #0
 801fd4a:	6078      	str	r0, [r7, #4]
 801fd4c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801fd4e:	687b      	ldr	r3, [r7, #4]
 801fd50:	685b      	ldr	r3, [r3, #4]
 801fd52:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801fd54:	697b      	ldr	r3, [r7, #20]
 801fd56:	781b      	ldrb	r3, [r3, #0]
 801fd58:	091b      	lsrs	r3, r3, #4
 801fd5a:	b2db      	uxtb	r3, r3
 801fd5c:	2b04      	cmp	r3, #4
 801fd5e:	d004      	beq.n	801fd6a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801fd60:	6878      	ldr	r0, [r7, #4]
 801fd62:	f7f7 ffaf 	bl	8017cc4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801fd66:	2300      	movs	r3, #0
 801fd68:	e107      	b.n	801ff7a <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801fd6a:	697b      	ldr	r3, [r7, #20]
 801fd6c:	781b      	ldrb	r3, [r3, #0]
 801fd6e:	f003 030f 	and.w	r3, r3, #15
 801fd72:	b2db      	uxtb	r3, r3
 801fd74:	009b      	lsls	r3, r3, #2
 801fd76:	b2db      	uxtb	r3, r3
 801fd78:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801fd7a:	697b      	ldr	r3, [r7, #20]
 801fd7c:	885b      	ldrh	r3, [r3, #2]
 801fd7e:	b29b      	uxth	r3, r3
 801fd80:	4618      	mov	r0, r3
 801fd82:	f7f6 fbaf 	bl	80164e4 <lwip_htons>
 801fd86:	4603      	mov	r3, r0
 801fd88:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801fd8a:	687b      	ldr	r3, [r7, #4]
 801fd8c:	891b      	ldrh	r3, [r3, #8]
 801fd8e:	89ba      	ldrh	r2, [r7, #12]
 801fd90:	429a      	cmp	r2, r3
 801fd92:	d204      	bcs.n	801fd9e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801fd94:	89bb      	ldrh	r3, [r7, #12]
 801fd96:	4619      	mov	r1, r3
 801fd98:	6878      	ldr	r0, [r7, #4]
 801fd9a:	f7f7 fe0d 	bl	80179b8 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801fd9e:	687b      	ldr	r3, [r7, #4]
 801fda0:	895b      	ldrh	r3, [r3, #10]
 801fda2:	89fa      	ldrh	r2, [r7, #14]
 801fda4:	429a      	cmp	r2, r3
 801fda6:	d807      	bhi.n	801fdb8 <ip4_input+0x74>
 801fda8:	687b      	ldr	r3, [r7, #4]
 801fdaa:	891b      	ldrh	r3, [r3, #8]
 801fdac:	89ba      	ldrh	r2, [r7, #12]
 801fdae:	429a      	cmp	r2, r3
 801fdb0:	d802      	bhi.n	801fdb8 <ip4_input+0x74>
 801fdb2:	89fb      	ldrh	r3, [r7, #14]
 801fdb4:	2b13      	cmp	r3, #19
 801fdb6:	d804      	bhi.n	801fdc2 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801fdb8:	6878      	ldr	r0, [r7, #4]
 801fdba:	f7f7 ff83 	bl	8017cc4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801fdbe:	2300      	movs	r3, #0
 801fdc0:	e0db      	b.n	801ff7a <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801fdc2:	697b      	ldr	r3, [r7, #20]
 801fdc4:	691b      	ldr	r3, [r3, #16]
 801fdc6:	4a6f      	ldr	r2, [pc, #444]	; (801ff84 <ip4_input+0x240>)
 801fdc8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801fdca:	697b      	ldr	r3, [r7, #20]
 801fdcc:	68db      	ldr	r3, [r3, #12]
 801fdce:	4a6d      	ldr	r2, [pc, #436]	; (801ff84 <ip4_input+0x240>)
 801fdd0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801fdd2:	4b6c      	ldr	r3, [pc, #432]	; (801ff84 <ip4_input+0x240>)
 801fdd4:	695b      	ldr	r3, [r3, #20]
 801fdd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801fdda:	2be0      	cmp	r3, #224	; 0xe0
 801fddc:	d112      	bne.n	801fe04 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801fdde:	683b      	ldr	r3, [r7, #0]
 801fde0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801fde4:	f003 0301 	and.w	r3, r3, #1
 801fde8:	b2db      	uxtb	r3, r3
 801fdea:	2b00      	cmp	r3, #0
 801fdec:	d007      	beq.n	801fdfe <ip4_input+0xba>
 801fdee:	683b      	ldr	r3, [r7, #0]
 801fdf0:	3304      	adds	r3, #4
 801fdf2:	681b      	ldr	r3, [r3, #0]
 801fdf4:	2b00      	cmp	r3, #0
 801fdf6:	d002      	beq.n	801fdfe <ip4_input+0xba>
      netif = inp;
 801fdf8:	683b      	ldr	r3, [r7, #0]
 801fdfa:	613b      	str	r3, [r7, #16]
 801fdfc:	e02a      	b.n	801fe54 <ip4_input+0x110>
    } else {
      netif = NULL;
 801fdfe:	2300      	movs	r3, #0
 801fe00:	613b      	str	r3, [r7, #16]
 801fe02:	e027      	b.n	801fe54 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801fe04:	6838      	ldr	r0, [r7, #0]
 801fe06:	f7ff ff73 	bl	801fcf0 <ip4_input_accept>
 801fe0a:	4603      	mov	r3, r0
 801fe0c:	2b00      	cmp	r3, #0
 801fe0e:	d002      	beq.n	801fe16 <ip4_input+0xd2>
      netif = inp;
 801fe10:	683b      	ldr	r3, [r7, #0]
 801fe12:	613b      	str	r3, [r7, #16]
 801fe14:	e01e      	b.n	801fe54 <ip4_input+0x110>
    } else {
      netif = NULL;
 801fe16:	2300      	movs	r3, #0
 801fe18:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801fe1a:	4b5a      	ldr	r3, [pc, #360]	; (801ff84 <ip4_input+0x240>)
 801fe1c:	695b      	ldr	r3, [r3, #20]
 801fe1e:	b2db      	uxtb	r3, r3
 801fe20:	2b7f      	cmp	r3, #127	; 0x7f
 801fe22:	d017      	beq.n	801fe54 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801fe24:	4b58      	ldr	r3, [pc, #352]	; (801ff88 <ip4_input+0x244>)
 801fe26:	681b      	ldr	r3, [r3, #0]
 801fe28:	613b      	str	r3, [r7, #16]
 801fe2a:	e00e      	b.n	801fe4a <ip4_input+0x106>
          if (netif == inp) {
 801fe2c:	693a      	ldr	r2, [r7, #16]
 801fe2e:	683b      	ldr	r3, [r7, #0]
 801fe30:	429a      	cmp	r2, r3
 801fe32:	d006      	beq.n	801fe42 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801fe34:	6938      	ldr	r0, [r7, #16]
 801fe36:	f7ff ff5b 	bl	801fcf0 <ip4_input_accept>
 801fe3a:	4603      	mov	r3, r0
 801fe3c:	2b00      	cmp	r3, #0
 801fe3e:	d108      	bne.n	801fe52 <ip4_input+0x10e>
 801fe40:	e000      	b.n	801fe44 <ip4_input+0x100>
            continue;
 801fe42:	bf00      	nop
        NETIF_FOREACH(netif) {
 801fe44:	693b      	ldr	r3, [r7, #16]
 801fe46:	681b      	ldr	r3, [r3, #0]
 801fe48:	613b      	str	r3, [r7, #16]
 801fe4a:	693b      	ldr	r3, [r7, #16]
 801fe4c:	2b00      	cmp	r3, #0
 801fe4e:	d1ed      	bne.n	801fe2c <ip4_input+0xe8>
 801fe50:	e000      	b.n	801fe54 <ip4_input+0x110>
            break;
 801fe52:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801fe54:	4b4b      	ldr	r3, [pc, #300]	; (801ff84 <ip4_input+0x240>)
 801fe56:	691b      	ldr	r3, [r3, #16]
 801fe58:	6839      	ldr	r1, [r7, #0]
 801fe5a:	4618      	mov	r0, r3
 801fe5c:	f000 f96e 	bl	802013c <ip4_addr_isbroadcast_u32>
 801fe60:	4603      	mov	r3, r0
 801fe62:	2b00      	cmp	r3, #0
 801fe64:	d105      	bne.n	801fe72 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801fe66:	4b47      	ldr	r3, [pc, #284]	; (801ff84 <ip4_input+0x240>)
 801fe68:	691b      	ldr	r3, [r3, #16]
 801fe6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801fe6e:	2be0      	cmp	r3, #224	; 0xe0
 801fe70:	d104      	bne.n	801fe7c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801fe72:	6878      	ldr	r0, [r7, #4]
 801fe74:	f7f7 ff26 	bl	8017cc4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801fe78:	2300      	movs	r3, #0
 801fe7a:	e07e      	b.n	801ff7a <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801fe7c:	693b      	ldr	r3, [r7, #16]
 801fe7e:	2b00      	cmp	r3, #0
 801fe80:	d104      	bne.n	801fe8c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801fe82:	6878      	ldr	r0, [r7, #4]
 801fe84:	f7f7 ff1e 	bl	8017cc4 <pbuf_free>
    return ERR_OK;
 801fe88:	2300      	movs	r3, #0
 801fe8a:	e076      	b.n	801ff7a <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801fe8c:	697b      	ldr	r3, [r7, #20]
 801fe8e:	88db      	ldrh	r3, [r3, #6]
 801fe90:	b29b      	uxth	r3, r3
 801fe92:	461a      	mov	r2, r3
 801fe94:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801fe98:	4013      	ands	r3, r2
 801fe9a:	2b00      	cmp	r3, #0
 801fe9c:	d00b      	beq.n	801feb6 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801fe9e:	6878      	ldr	r0, [r7, #4]
 801fea0:	f000 fc92 	bl	80207c8 <ip4_reass>
 801fea4:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801fea6:	687b      	ldr	r3, [r7, #4]
 801fea8:	2b00      	cmp	r3, #0
 801feaa:	d101      	bne.n	801feb0 <ip4_input+0x16c>
      return ERR_OK;
 801feac:	2300      	movs	r3, #0
 801feae:	e064      	b.n	801ff7a <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801feb0:	687b      	ldr	r3, [r7, #4]
 801feb2:	685b      	ldr	r3, [r3, #4]
 801feb4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801feb6:	4a33      	ldr	r2, [pc, #204]	; (801ff84 <ip4_input+0x240>)
 801feb8:	693b      	ldr	r3, [r7, #16]
 801feba:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801febc:	4a31      	ldr	r2, [pc, #196]	; (801ff84 <ip4_input+0x240>)
 801febe:	683b      	ldr	r3, [r7, #0]
 801fec0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801fec2:	4a30      	ldr	r2, [pc, #192]	; (801ff84 <ip4_input+0x240>)
 801fec4:	697b      	ldr	r3, [r7, #20]
 801fec6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801fec8:	697b      	ldr	r3, [r7, #20]
 801feca:	781b      	ldrb	r3, [r3, #0]
 801fecc:	f003 030f 	and.w	r3, r3, #15
 801fed0:	b2db      	uxtb	r3, r3
 801fed2:	009b      	lsls	r3, r3, #2
 801fed4:	b2db      	uxtb	r3, r3
 801fed6:	b29a      	uxth	r2, r3
 801fed8:	4b2a      	ldr	r3, [pc, #168]	; (801ff84 <ip4_input+0x240>)
 801feda:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801fedc:	89fb      	ldrh	r3, [r7, #14]
 801fede:	4619      	mov	r1, r3
 801fee0:	6878      	ldr	r0, [r7, #4]
 801fee2:	f7f7 fe69 	bl	8017bb8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801fee6:	697b      	ldr	r3, [r7, #20]
 801fee8:	7a5b      	ldrb	r3, [r3, #9]
 801feea:	2b11      	cmp	r3, #17
 801feec:	d006      	beq.n	801fefc <ip4_input+0x1b8>
 801feee:	2b11      	cmp	r3, #17
 801fef0:	dc13      	bgt.n	801ff1a <ip4_input+0x1d6>
 801fef2:	2b01      	cmp	r3, #1
 801fef4:	d00c      	beq.n	801ff10 <ip4_input+0x1cc>
 801fef6:	2b06      	cmp	r3, #6
 801fef8:	d005      	beq.n	801ff06 <ip4_input+0x1c2>
 801fefa:	e00e      	b.n	801ff1a <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801fefc:	6839      	ldr	r1, [r7, #0]
 801fefe:	6878      	ldr	r0, [r7, #4]
 801ff00:	f7fe fc68 	bl	801e7d4 <udp_input>
        break;
 801ff04:	e026      	b.n	801ff54 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801ff06:	6839      	ldr	r1, [r7, #0]
 801ff08:	6878      	ldr	r0, [r7, #4]
 801ff0a:	f7fa f81f 	bl	8019f4c <tcp_input>
        break;
 801ff0e:	e021      	b.n	801ff54 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801ff10:	6839      	ldr	r1, [r7, #0]
 801ff12:	6878      	ldr	r0, [r7, #4]
 801ff14:	f7ff fcee 	bl	801f8f4 <icmp_input>
        break;
 801ff18:	e01c      	b.n	801ff54 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ff1a:	4b1a      	ldr	r3, [pc, #104]	; (801ff84 <ip4_input+0x240>)
 801ff1c:	695b      	ldr	r3, [r3, #20]
 801ff1e:	6939      	ldr	r1, [r7, #16]
 801ff20:	4618      	mov	r0, r3
 801ff22:	f000 f90b 	bl	802013c <ip4_addr_isbroadcast_u32>
 801ff26:	4603      	mov	r3, r0
 801ff28:	2b00      	cmp	r3, #0
 801ff2a:	d10f      	bne.n	801ff4c <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ff2c:	4b15      	ldr	r3, [pc, #84]	; (801ff84 <ip4_input+0x240>)
 801ff2e:	695b      	ldr	r3, [r3, #20]
 801ff30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ff34:	2be0      	cmp	r3, #224	; 0xe0
 801ff36:	d009      	beq.n	801ff4c <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801ff38:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801ff3c:	4619      	mov	r1, r3
 801ff3e:	6878      	ldr	r0, [r7, #4]
 801ff40:	f7f7 fead 	bl	8017c9e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801ff44:	2102      	movs	r1, #2
 801ff46:	6878      	ldr	r0, [r7, #4]
 801ff48:	f7ff fdd8 	bl	801fafc <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801ff4c:	6878      	ldr	r0, [r7, #4]
 801ff4e:	f7f7 feb9 	bl	8017cc4 <pbuf_free>
        break;
 801ff52:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801ff54:	4b0b      	ldr	r3, [pc, #44]	; (801ff84 <ip4_input+0x240>)
 801ff56:	2200      	movs	r2, #0
 801ff58:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801ff5a:	4b0a      	ldr	r3, [pc, #40]	; (801ff84 <ip4_input+0x240>)
 801ff5c:	2200      	movs	r2, #0
 801ff5e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801ff60:	4b08      	ldr	r3, [pc, #32]	; (801ff84 <ip4_input+0x240>)
 801ff62:	2200      	movs	r2, #0
 801ff64:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801ff66:	4b07      	ldr	r3, [pc, #28]	; (801ff84 <ip4_input+0x240>)
 801ff68:	2200      	movs	r2, #0
 801ff6a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801ff6c:	4b05      	ldr	r3, [pc, #20]	; (801ff84 <ip4_input+0x240>)
 801ff6e:	2200      	movs	r2, #0
 801ff70:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801ff72:	4b04      	ldr	r3, [pc, #16]	; (801ff84 <ip4_input+0x240>)
 801ff74:	2200      	movs	r2, #0
 801ff76:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801ff78:	2300      	movs	r3, #0
}
 801ff7a:	4618      	mov	r0, r3
 801ff7c:	3718      	adds	r7, #24
 801ff7e:	46bd      	mov	sp, r7
 801ff80:	bd80      	pop	{r7, pc}
 801ff82:	bf00      	nop
 801ff84:	2001acd4 	.word	0x2001acd4
 801ff88:	20021e1c 	.word	0x20021e1c

0801ff8c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801ff8c:	b580      	push	{r7, lr}
 801ff8e:	b08a      	sub	sp, #40	; 0x28
 801ff90:	af04      	add	r7, sp, #16
 801ff92:	60f8      	str	r0, [r7, #12]
 801ff94:	60b9      	str	r1, [r7, #8]
 801ff96:	607a      	str	r2, [r7, #4]
 801ff98:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801ff9a:	68bb      	ldr	r3, [r7, #8]
 801ff9c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801ff9e:	687b      	ldr	r3, [r7, #4]
 801ffa0:	2b00      	cmp	r3, #0
 801ffa2:	d009      	beq.n	801ffb8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801ffa4:	68bb      	ldr	r3, [r7, #8]
 801ffa6:	2b00      	cmp	r3, #0
 801ffa8:	d003      	beq.n	801ffb2 <ip4_output_if+0x26>
 801ffaa:	68bb      	ldr	r3, [r7, #8]
 801ffac:	681b      	ldr	r3, [r3, #0]
 801ffae:	2b00      	cmp	r3, #0
 801ffb0:	d102      	bne.n	801ffb8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801ffb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ffb4:	3304      	adds	r3, #4
 801ffb6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801ffb8:	78fa      	ldrb	r2, [r7, #3]
 801ffba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ffbc:	9302      	str	r3, [sp, #8]
 801ffbe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801ffc2:	9301      	str	r3, [sp, #4]
 801ffc4:	f897 3020 	ldrb.w	r3, [r7, #32]
 801ffc8:	9300      	str	r3, [sp, #0]
 801ffca:	4613      	mov	r3, r2
 801ffcc:	687a      	ldr	r2, [r7, #4]
 801ffce:	6979      	ldr	r1, [r7, #20]
 801ffd0:	68f8      	ldr	r0, [r7, #12]
 801ffd2:	f000 f805 	bl	801ffe0 <ip4_output_if_src>
 801ffd6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801ffd8:	4618      	mov	r0, r3
 801ffda:	3718      	adds	r7, #24
 801ffdc:	46bd      	mov	sp, r7
 801ffde:	bd80      	pop	{r7, pc}

0801ffe0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801ffe0:	b580      	push	{r7, lr}
 801ffe2:	b088      	sub	sp, #32
 801ffe4:	af00      	add	r7, sp, #0
 801ffe6:	60f8      	str	r0, [r7, #12]
 801ffe8:	60b9      	str	r1, [r7, #8]
 801ffea:	607a      	str	r2, [r7, #4]
 801ffec:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801ffee:	68fb      	ldr	r3, [r7, #12]
 801fff0:	7b9b      	ldrb	r3, [r3, #14]
 801fff2:	2b01      	cmp	r3, #1
 801fff4:	d006      	beq.n	8020004 <ip4_output_if_src+0x24>
 801fff6:	4b4b      	ldr	r3, [pc, #300]	; (8020124 <ip4_output_if_src+0x144>)
 801fff8:	f44f 7255 	mov.w	r2, #852	; 0x354
 801fffc:	494a      	ldr	r1, [pc, #296]	; (8020128 <ip4_output_if_src+0x148>)
 801fffe:	484b      	ldr	r0, [pc, #300]	; (802012c <ip4_output_if_src+0x14c>)
 8020000:	f001 f948 	bl	8021294 <printf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8020004:	687b      	ldr	r3, [r7, #4]
 8020006:	2b00      	cmp	r3, #0
 8020008:	d060      	beq.n	80200cc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 802000a:	2314      	movs	r3, #20
 802000c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 802000e:	2114      	movs	r1, #20
 8020010:	68f8      	ldr	r0, [r7, #12]
 8020012:	f7f7 fdc1 	bl	8017b98 <pbuf_add_header>
 8020016:	4603      	mov	r3, r0
 8020018:	2b00      	cmp	r3, #0
 802001a:	d002      	beq.n	8020022 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 802001c:	f06f 0301 	mvn.w	r3, #1
 8020020:	e07c      	b.n	802011c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8020022:	68fb      	ldr	r3, [r7, #12]
 8020024:	685b      	ldr	r3, [r3, #4]
 8020026:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8020028:	68fb      	ldr	r3, [r7, #12]
 802002a:	895b      	ldrh	r3, [r3, #10]
 802002c:	2b13      	cmp	r3, #19
 802002e:	d806      	bhi.n	802003e <ip4_output_if_src+0x5e>
 8020030:	4b3c      	ldr	r3, [pc, #240]	; (8020124 <ip4_output_if_src+0x144>)
 8020032:	f44f 7262 	mov.w	r2, #904	; 0x388
 8020036:	493e      	ldr	r1, [pc, #248]	; (8020130 <ip4_output_if_src+0x150>)
 8020038:	483c      	ldr	r0, [pc, #240]	; (802012c <ip4_output_if_src+0x14c>)
 802003a:	f001 f92b 	bl	8021294 <printf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 802003e:	69fb      	ldr	r3, [r7, #28]
 8020040:	78fa      	ldrb	r2, [r7, #3]
 8020042:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8020044:	69fb      	ldr	r3, [r7, #28]
 8020046:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 802004a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 802004c:	687b      	ldr	r3, [r7, #4]
 802004e:	681a      	ldr	r2, [r3, #0]
 8020050:	69fb      	ldr	r3, [r7, #28]
 8020052:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8020054:	8b7b      	ldrh	r3, [r7, #26]
 8020056:	089b      	lsrs	r3, r3, #2
 8020058:	b29b      	uxth	r3, r3
 802005a:	b2db      	uxtb	r3, r3
 802005c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8020060:	b2da      	uxtb	r2, r3
 8020062:	69fb      	ldr	r3, [r7, #28]
 8020064:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8020066:	69fb      	ldr	r3, [r7, #28]
 8020068:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 802006c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 802006e:	68fb      	ldr	r3, [r7, #12]
 8020070:	891b      	ldrh	r3, [r3, #8]
 8020072:	4618      	mov	r0, r3
 8020074:	f7f6 fa36 	bl	80164e4 <lwip_htons>
 8020078:	4603      	mov	r3, r0
 802007a:	461a      	mov	r2, r3
 802007c:	69fb      	ldr	r3, [r7, #28]
 802007e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8020080:	69fb      	ldr	r3, [r7, #28]
 8020082:	2200      	movs	r2, #0
 8020084:	719a      	strb	r2, [r3, #6]
 8020086:	2200      	movs	r2, #0
 8020088:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 802008a:	4b2a      	ldr	r3, [pc, #168]	; (8020134 <ip4_output_if_src+0x154>)
 802008c:	881b      	ldrh	r3, [r3, #0]
 802008e:	4618      	mov	r0, r3
 8020090:	f7f6 fa28 	bl	80164e4 <lwip_htons>
 8020094:	4603      	mov	r3, r0
 8020096:	461a      	mov	r2, r3
 8020098:	69fb      	ldr	r3, [r7, #28]
 802009a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 802009c:	4b25      	ldr	r3, [pc, #148]	; (8020134 <ip4_output_if_src+0x154>)
 802009e:	881b      	ldrh	r3, [r3, #0]
 80200a0:	3301      	adds	r3, #1
 80200a2:	b29a      	uxth	r2, r3
 80200a4:	4b23      	ldr	r3, [pc, #140]	; (8020134 <ip4_output_if_src+0x154>)
 80200a6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80200a8:	68bb      	ldr	r3, [r7, #8]
 80200aa:	2b00      	cmp	r3, #0
 80200ac:	d104      	bne.n	80200b8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80200ae:	4b22      	ldr	r3, [pc, #136]	; (8020138 <ip4_output_if_src+0x158>)
 80200b0:	681a      	ldr	r2, [r3, #0]
 80200b2:	69fb      	ldr	r3, [r7, #28]
 80200b4:	60da      	str	r2, [r3, #12]
 80200b6:	e003      	b.n	80200c0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80200b8:	68bb      	ldr	r3, [r7, #8]
 80200ba:	681a      	ldr	r2, [r3, #0]
 80200bc:	69fb      	ldr	r3, [r7, #28]
 80200be:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80200c0:	69fb      	ldr	r3, [r7, #28]
 80200c2:	2200      	movs	r2, #0
 80200c4:	729a      	strb	r2, [r3, #10]
 80200c6:	2200      	movs	r2, #0
 80200c8:	72da      	strb	r2, [r3, #11]
 80200ca:	e00f      	b.n	80200ec <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80200cc:	68fb      	ldr	r3, [r7, #12]
 80200ce:	895b      	ldrh	r3, [r3, #10]
 80200d0:	2b13      	cmp	r3, #19
 80200d2:	d802      	bhi.n	80200da <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80200d4:	f06f 0301 	mvn.w	r3, #1
 80200d8:	e020      	b.n	802011c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80200da:	68fb      	ldr	r3, [r7, #12]
 80200dc:	685b      	ldr	r3, [r3, #4]
 80200de:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80200e0:	69fb      	ldr	r3, [r7, #28]
 80200e2:	691b      	ldr	r3, [r3, #16]
 80200e4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80200e6:	f107 0314 	add.w	r3, r7, #20
 80200ea:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80200ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80200ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80200f0:	2b00      	cmp	r3, #0
 80200f2:	d00c      	beq.n	802010e <ip4_output_if_src+0x12e>
 80200f4:	68fb      	ldr	r3, [r7, #12]
 80200f6:	891a      	ldrh	r2, [r3, #8]
 80200f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80200fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80200fc:	429a      	cmp	r2, r3
 80200fe:	d906      	bls.n	802010e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8020100:	687a      	ldr	r2, [r7, #4]
 8020102:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8020104:	68f8      	ldr	r0, [r7, #12]
 8020106:	f000 fd53 	bl	8020bb0 <ip4_frag>
 802010a:	4603      	mov	r3, r0
 802010c:	e006      	b.n	802011c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 802010e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020110:	695b      	ldr	r3, [r3, #20]
 8020112:	687a      	ldr	r2, [r7, #4]
 8020114:	68f9      	ldr	r1, [r7, #12]
 8020116:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020118:	4798      	blx	r3
 802011a:	4603      	mov	r3, r0
}
 802011c:	4618      	mov	r0, r3
 802011e:	3720      	adds	r7, #32
 8020120:	46bd      	mov	sp, r7
 8020122:	bd80      	pop	{r7, pc}
 8020124:	0802a7ac 	.word	0x0802a7ac
 8020128:	0802a7e0 	.word	0x0802a7e0
 802012c:	0802a7ec 	.word	0x0802a7ec
 8020130:	0802a814 	.word	0x0802a814
 8020134:	20021f7a 	.word	0x20021f7a
 8020138:	08072dc4 	.word	0x08072dc4

0802013c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 802013c:	b480      	push	{r7}
 802013e:	b085      	sub	sp, #20
 8020140:	af00      	add	r7, sp, #0
 8020142:	6078      	str	r0, [r7, #4]
 8020144:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8020146:	687b      	ldr	r3, [r7, #4]
 8020148:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 802014a:	687b      	ldr	r3, [r7, #4]
 802014c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020150:	d002      	beq.n	8020158 <ip4_addr_isbroadcast_u32+0x1c>
 8020152:	687b      	ldr	r3, [r7, #4]
 8020154:	2b00      	cmp	r3, #0
 8020156:	d101      	bne.n	802015c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8020158:	2301      	movs	r3, #1
 802015a:	e02a      	b.n	80201b2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 802015c:	683b      	ldr	r3, [r7, #0]
 802015e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8020162:	f003 0302 	and.w	r3, r3, #2
 8020166:	2b00      	cmp	r3, #0
 8020168:	d101      	bne.n	802016e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 802016a:	2300      	movs	r3, #0
 802016c:	e021      	b.n	80201b2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 802016e:	683b      	ldr	r3, [r7, #0]
 8020170:	3304      	adds	r3, #4
 8020172:	681b      	ldr	r3, [r3, #0]
 8020174:	687a      	ldr	r2, [r7, #4]
 8020176:	429a      	cmp	r2, r3
 8020178:	d101      	bne.n	802017e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 802017a:	2300      	movs	r3, #0
 802017c:	e019      	b.n	80201b2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 802017e:	68fa      	ldr	r2, [r7, #12]
 8020180:	683b      	ldr	r3, [r7, #0]
 8020182:	3304      	adds	r3, #4
 8020184:	681b      	ldr	r3, [r3, #0]
 8020186:	405a      	eors	r2, r3
 8020188:	683b      	ldr	r3, [r7, #0]
 802018a:	3308      	adds	r3, #8
 802018c:	681b      	ldr	r3, [r3, #0]
 802018e:	4013      	ands	r3, r2
 8020190:	2b00      	cmp	r3, #0
 8020192:	d10d      	bne.n	80201b0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8020194:	683b      	ldr	r3, [r7, #0]
 8020196:	3308      	adds	r3, #8
 8020198:	681b      	ldr	r3, [r3, #0]
 802019a:	43da      	mvns	r2, r3
 802019c:	687b      	ldr	r3, [r7, #4]
 802019e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80201a0:	683b      	ldr	r3, [r7, #0]
 80201a2:	3308      	adds	r3, #8
 80201a4:	681b      	ldr	r3, [r3, #0]
 80201a6:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80201a8:	429a      	cmp	r2, r3
 80201aa:	d101      	bne.n	80201b0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 80201ac:	2301      	movs	r3, #1
 80201ae:	e000      	b.n	80201b2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80201b0:	2300      	movs	r3, #0
  }
}
 80201b2:	4618      	mov	r0, r3
 80201b4:	3714      	adds	r7, #20
 80201b6:	46bd      	mov	sp, r7
 80201b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80201bc:	4770      	bx	lr
	...

080201c0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 80201c0:	b580      	push	{r7, lr}
 80201c2:	b084      	sub	sp, #16
 80201c4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80201c6:	2300      	movs	r3, #0
 80201c8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80201ca:	4b12      	ldr	r3, [pc, #72]	; (8020214 <ip_reass_tmr+0x54>)
 80201cc:	681b      	ldr	r3, [r3, #0]
 80201ce:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80201d0:	e018      	b.n	8020204 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80201d2:	68fb      	ldr	r3, [r7, #12]
 80201d4:	7fdb      	ldrb	r3, [r3, #31]
 80201d6:	2b00      	cmp	r3, #0
 80201d8:	d00b      	beq.n	80201f2 <ip_reass_tmr+0x32>
      r->timer--;
 80201da:	68fb      	ldr	r3, [r7, #12]
 80201dc:	7fdb      	ldrb	r3, [r3, #31]
 80201de:	3b01      	subs	r3, #1
 80201e0:	b2da      	uxtb	r2, r3
 80201e2:	68fb      	ldr	r3, [r7, #12]
 80201e4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 80201e6:	68fb      	ldr	r3, [r7, #12]
 80201e8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 80201ea:	68fb      	ldr	r3, [r7, #12]
 80201ec:	681b      	ldr	r3, [r3, #0]
 80201ee:	60fb      	str	r3, [r7, #12]
 80201f0:	e008      	b.n	8020204 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80201f2:	68fb      	ldr	r3, [r7, #12]
 80201f4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80201f6:	68fb      	ldr	r3, [r7, #12]
 80201f8:	681b      	ldr	r3, [r3, #0]
 80201fa:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 80201fc:	68b9      	ldr	r1, [r7, #8]
 80201fe:	6878      	ldr	r0, [r7, #4]
 8020200:	f000 f80a 	bl	8020218 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8020204:	68fb      	ldr	r3, [r7, #12]
 8020206:	2b00      	cmp	r3, #0
 8020208:	d1e3      	bne.n	80201d2 <ip_reass_tmr+0x12>
    }
  }
}
 802020a:	bf00      	nop
 802020c:	bf00      	nop
 802020e:	3710      	adds	r7, #16
 8020210:	46bd      	mov	sp, r7
 8020212:	bd80      	pop	{r7, pc}
 8020214:	20021f7c 	.word	0x20021f7c

08020218 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8020218:	b580      	push	{r7, lr}
 802021a:	b088      	sub	sp, #32
 802021c:	af00      	add	r7, sp, #0
 802021e:	6078      	str	r0, [r7, #4]
 8020220:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8020222:	2300      	movs	r3, #0
 8020224:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8020226:	683a      	ldr	r2, [r7, #0]
 8020228:	687b      	ldr	r3, [r7, #4]
 802022a:	429a      	cmp	r2, r3
 802022c:	d105      	bne.n	802023a <ip_reass_free_complete_datagram+0x22>
 802022e:	4b45      	ldr	r3, [pc, #276]	; (8020344 <ip_reass_free_complete_datagram+0x12c>)
 8020230:	22ab      	movs	r2, #171	; 0xab
 8020232:	4945      	ldr	r1, [pc, #276]	; (8020348 <ip_reass_free_complete_datagram+0x130>)
 8020234:	4845      	ldr	r0, [pc, #276]	; (802034c <ip_reass_free_complete_datagram+0x134>)
 8020236:	f001 f82d 	bl	8021294 <printf>
  if (prev != NULL) {
 802023a:	683b      	ldr	r3, [r7, #0]
 802023c:	2b00      	cmp	r3, #0
 802023e:	d00a      	beq.n	8020256 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8020240:	683b      	ldr	r3, [r7, #0]
 8020242:	681b      	ldr	r3, [r3, #0]
 8020244:	687a      	ldr	r2, [r7, #4]
 8020246:	429a      	cmp	r2, r3
 8020248:	d005      	beq.n	8020256 <ip_reass_free_complete_datagram+0x3e>
 802024a:	4b3e      	ldr	r3, [pc, #248]	; (8020344 <ip_reass_free_complete_datagram+0x12c>)
 802024c:	22ad      	movs	r2, #173	; 0xad
 802024e:	4940      	ldr	r1, [pc, #256]	; (8020350 <ip_reass_free_complete_datagram+0x138>)
 8020250:	483e      	ldr	r0, [pc, #248]	; (802034c <ip_reass_free_complete_datagram+0x134>)
 8020252:	f001 f81f 	bl	8021294 <printf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8020256:	687b      	ldr	r3, [r7, #4]
 8020258:	685b      	ldr	r3, [r3, #4]
 802025a:	685b      	ldr	r3, [r3, #4]
 802025c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 802025e:	697b      	ldr	r3, [r7, #20]
 8020260:	889b      	ldrh	r3, [r3, #4]
 8020262:	b29b      	uxth	r3, r3
 8020264:	2b00      	cmp	r3, #0
 8020266:	d12a      	bne.n	80202be <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8020268:	687b      	ldr	r3, [r7, #4]
 802026a:	685b      	ldr	r3, [r3, #4]
 802026c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 802026e:	697b      	ldr	r3, [r7, #20]
 8020270:	681a      	ldr	r2, [r3, #0]
 8020272:	687b      	ldr	r3, [r7, #4]
 8020274:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8020276:	69bb      	ldr	r3, [r7, #24]
 8020278:	6858      	ldr	r0, [r3, #4]
 802027a:	687b      	ldr	r3, [r7, #4]
 802027c:	3308      	adds	r3, #8
 802027e:	2214      	movs	r2, #20
 8020280:	4619      	mov	r1, r3
 8020282:	f000 ffd7 	bl	8021234 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8020286:	2101      	movs	r1, #1
 8020288:	69b8      	ldr	r0, [r7, #24]
 802028a:	f7ff fc47 	bl	801fb1c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 802028e:	69b8      	ldr	r0, [r7, #24]
 8020290:	f7f7 fda6 	bl	8017de0 <pbuf_clen>
 8020294:	4603      	mov	r3, r0
 8020296:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8020298:	8bfa      	ldrh	r2, [r7, #30]
 802029a:	8a7b      	ldrh	r3, [r7, #18]
 802029c:	4413      	add	r3, r2
 802029e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80202a2:	db05      	blt.n	80202b0 <ip_reass_free_complete_datagram+0x98>
 80202a4:	4b27      	ldr	r3, [pc, #156]	; (8020344 <ip_reass_free_complete_datagram+0x12c>)
 80202a6:	22bc      	movs	r2, #188	; 0xbc
 80202a8:	492a      	ldr	r1, [pc, #168]	; (8020354 <ip_reass_free_complete_datagram+0x13c>)
 80202aa:	4828      	ldr	r0, [pc, #160]	; (802034c <ip_reass_free_complete_datagram+0x134>)
 80202ac:	f000 fff2 	bl	8021294 <printf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80202b0:	8bfa      	ldrh	r2, [r7, #30]
 80202b2:	8a7b      	ldrh	r3, [r7, #18]
 80202b4:	4413      	add	r3, r2
 80202b6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80202b8:	69b8      	ldr	r0, [r7, #24]
 80202ba:	f7f7 fd03 	bl	8017cc4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80202be:	687b      	ldr	r3, [r7, #4]
 80202c0:	685b      	ldr	r3, [r3, #4]
 80202c2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80202c4:	e01f      	b.n	8020306 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80202c6:	69bb      	ldr	r3, [r7, #24]
 80202c8:	685b      	ldr	r3, [r3, #4]
 80202ca:	617b      	str	r3, [r7, #20]
    pcur = p;
 80202cc:	69bb      	ldr	r3, [r7, #24]
 80202ce:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80202d0:	697b      	ldr	r3, [r7, #20]
 80202d2:	681b      	ldr	r3, [r3, #0]
 80202d4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80202d6:	68f8      	ldr	r0, [r7, #12]
 80202d8:	f7f7 fd82 	bl	8017de0 <pbuf_clen>
 80202dc:	4603      	mov	r3, r0
 80202de:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80202e0:	8bfa      	ldrh	r2, [r7, #30]
 80202e2:	8a7b      	ldrh	r3, [r7, #18]
 80202e4:	4413      	add	r3, r2
 80202e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80202ea:	db05      	blt.n	80202f8 <ip_reass_free_complete_datagram+0xe0>
 80202ec:	4b15      	ldr	r3, [pc, #84]	; (8020344 <ip_reass_free_complete_datagram+0x12c>)
 80202ee:	22cc      	movs	r2, #204	; 0xcc
 80202f0:	4918      	ldr	r1, [pc, #96]	; (8020354 <ip_reass_free_complete_datagram+0x13c>)
 80202f2:	4816      	ldr	r0, [pc, #88]	; (802034c <ip_reass_free_complete_datagram+0x134>)
 80202f4:	f000 ffce 	bl	8021294 <printf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80202f8:	8bfa      	ldrh	r2, [r7, #30]
 80202fa:	8a7b      	ldrh	r3, [r7, #18]
 80202fc:	4413      	add	r3, r2
 80202fe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8020300:	68f8      	ldr	r0, [r7, #12]
 8020302:	f7f7 fcdf 	bl	8017cc4 <pbuf_free>
  while (p != NULL) {
 8020306:	69bb      	ldr	r3, [r7, #24]
 8020308:	2b00      	cmp	r3, #0
 802030a:	d1dc      	bne.n	80202c6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 802030c:	6839      	ldr	r1, [r7, #0]
 802030e:	6878      	ldr	r0, [r7, #4]
 8020310:	f000 f8c2 	bl	8020498 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8020314:	4b10      	ldr	r3, [pc, #64]	; (8020358 <ip_reass_free_complete_datagram+0x140>)
 8020316:	881b      	ldrh	r3, [r3, #0]
 8020318:	8bfa      	ldrh	r2, [r7, #30]
 802031a:	429a      	cmp	r2, r3
 802031c:	d905      	bls.n	802032a <ip_reass_free_complete_datagram+0x112>
 802031e:	4b09      	ldr	r3, [pc, #36]	; (8020344 <ip_reass_free_complete_datagram+0x12c>)
 8020320:	22d2      	movs	r2, #210	; 0xd2
 8020322:	490e      	ldr	r1, [pc, #56]	; (802035c <ip_reass_free_complete_datagram+0x144>)
 8020324:	4809      	ldr	r0, [pc, #36]	; (802034c <ip_reass_free_complete_datagram+0x134>)
 8020326:	f000 ffb5 	bl	8021294 <printf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 802032a:	4b0b      	ldr	r3, [pc, #44]	; (8020358 <ip_reass_free_complete_datagram+0x140>)
 802032c:	881a      	ldrh	r2, [r3, #0]
 802032e:	8bfb      	ldrh	r3, [r7, #30]
 8020330:	1ad3      	subs	r3, r2, r3
 8020332:	b29a      	uxth	r2, r3
 8020334:	4b08      	ldr	r3, [pc, #32]	; (8020358 <ip_reass_free_complete_datagram+0x140>)
 8020336:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8020338:	8bfb      	ldrh	r3, [r7, #30]
}
 802033a:	4618      	mov	r0, r3
 802033c:	3720      	adds	r7, #32
 802033e:	46bd      	mov	sp, r7
 8020340:	bd80      	pop	{r7, pc}
 8020342:	bf00      	nop
 8020344:	0802a844 	.word	0x0802a844
 8020348:	0802a880 	.word	0x0802a880
 802034c:	0802a88c 	.word	0x0802a88c
 8020350:	0802a8b4 	.word	0x0802a8b4
 8020354:	0802a8c8 	.word	0x0802a8c8
 8020358:	20021f80 	.word	0x20021f80
 802035c:	0802a8e8 	.word	0x0802a8e8

08020360 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8020360:	b580      	push	{r7, lr}
 8020362:	b08a      	sub	sp, #40	; 0x28
 8020364:	af00      	add	r7, sp, #0
 8020366:	6078      	str	r0, [r7, #4]
 8020368:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 802036a:	2300      	movs	r3, #0
 802036c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 802036e:	2300      	movs	r3, #0
 8020370:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8020372:	2300      	movs	r3, #0
 8020374:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8020376:	2300      	movs	r3, #0
 8020378:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 802037a:	2300      	movs	r3, #0
 802037c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 802037e:	4b28      	ldr	r3, [pc, #160]	; (8020420 <ip_reass_remove_oldest_datagram+0xc0>)
 8020380:	681b      	ldr	r3, [r3, #0]
 8020382:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8020384:	e030      	b.n	80203e8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8020386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020388:	695a      	ldr	r2, [r3, #20]
 802038a:	687b      	ldr	r3, [r7, #4]
 802038c:	68db      	ldr	r3, [r3, #12]
 802038e:	429a      	cmp	r2, r3
 8020390:	d10c      	bne.n	80203ac <ip_reass_remove_oldest_datagram+0x4c>
 8020392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020394:	699a      	ldr	r2, [r3, #24]
 8020396:	687b      	ldr	r3, [r7, #4]
 8020398:	691b      	ldr	r3, [r3, #16]
 802039a:	429a      	cmp	r2, r3
 802039c:	d106      	bne.n	80203ac <ip_reass_remove_oldest_datagram+0x4c>
 802039e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80203a0:	899a      	ldrh	r2, [r3, #12]
 80203a2:	687b      	ldr	r3, [r7, #4]
 80203a4:	889b      	ldrh	r3, [r3, #4]
 80203a6:	b29b      	uxth	r3, r3
 80203a8:	429a      	cmp	r2, r3
 80203aa:	d014      	beq.n	80203d6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80203ac:	693b      	ldr	r3, [r7, #16]
 80203ae:	3301      	adds	r3, #1
 80203b0:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80203b2:	6a3b      	ldr	r3, [r7, #32]
 80203b4:	2b00      	cmp	r3, #0
 80203b6:	d104      	bne.n	80203c2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80203b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80203ba:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80203bc:	69fb      	ldr	r3, [r7, #28]
 80203be:	61bb      	str	r3, [r7, #24]
 80203c0:	e009      	b.n	80203d6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80203c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80203c4:	7fda      	ldrb	r2, [r3, #31]
 80203c6:	6a3b      	ldr	r3, [r7, #32]
 80203c8:	7fdb      	ldrb	r3, [r3, #31]
 80203ca:	429a      	cmp	r2, r3
 80203cc:	d803      	bhi.n	80203d6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80203ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80203d0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80203d2:	69fb      	ldr	r3, [r7, #28]
 80203d4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80203d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80203d8:	681b      	ldr	r3, [r3, #0]
 80203da:	2b00      	cmp	r3, #0
 80203dc:	d001      	beq.n	80203e2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80203de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80203e0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80203e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80203e4:	681b      	ldr	r3, [r3, #0]
 80203e6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80203e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80203ea:	2b00      	cmp	r3, #0
 80203ec:	d1cb      	bne.n	8020386 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80203ee:	6a3b      	ldr	r3, [r7, #32]
 80203f0:	2b00      	cmp	r3, #0
 80203f2:	d008      	beq.n	8020406 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80203f4:	69b9      	ldr	r1, [r7, #24]
 80203f6:	6a38      	ldr	r0, [r7, #32]
 80203f8:	f7ff ff0e 	bl	8020218 <ip_reass_free_complete_datagram>
 80203fc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80203fe:	697a      	ldr	r2, [r7, #20]
 8020400:	68fb      	ldr	r3, [r7, #12]
 8020402:	4413      	add	r3, r2
 8020404:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8020406:	697a      	ldr	r2, [r7, #20]
 8020408:	683b      	ldr	r3, [r7, #0]
 802040a:	429a      	cmp	r2, r3
 802040c:	da02      	bge.n	8020414 <ip_reass_remove_oldest_datagram+0xb4>
 802040e:	693b      	ldr	r3, [r7, #16]
 8020410:	2b01      	cmp	r3, #1
 8020412:	dcac      	bgt.n	802036e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8020414:	697b      	ldr	r3, [r7, #20]
}
 8020416:	4618      	mov	r0, r3
 8020418:	3728      	adds	r7, #40	; 0x28
 802041a:	46bd      	mov	sp, r7
 802041c:	bd80      	pop	{r7, pc}
 802041e:	bf00      	nop
 8020420:	20021f7c 	.word	0x20021f7c

08020424 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8020424:	b580      	push	{r7, lr}
 8020426:	b084      	sub	sp, #16
 8020428:	af00      	add	r7, sp, #0
 802042a:	6078      	str	r0, [r7, #4]
 802042c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 802042e:	2004      	movs	r0, #4
 8020430:	f7f6 fd36 	bl	8016ea0 <memp_malloc>
 8020434:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8020436:	68fb      	ldr	r3, [r7, #12]
 8020438:	2b00      	cmp	r3, #0
 802043a:	d110      	bne.n	802045e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 802043c:	6839      	ldr	r1, [r7, #0]
 802043e:	6878      	ldr	r0, [r7, #4]
 8020440:	f7ff ff8e 	bl	8020360 <ip_reass_remove_oldest_datagram>
 8020444:	4602      	mov	r2, r0
 8020446:	683b      	ldr	r3, [r7, #0]
 8020448:	4293      	cmp	r3, r2
 802044a:	dc03      	bgt.n	8020454 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 802044c:	2004      	movs	r0, #4
 802044e:	f7f6 fd27 	bl	8016ea0 <memp_malloc>
 8020452:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8020454:	68fb      	ldr	r3, [r7, #12]
 8020456:	2b00      	cmp	r3, #0
 8020458:	d101      	bne.n	802045e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 802045a:	2300      	movs	r3, #0
 802045c:	e016      	b.n	802048c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 802045e:	2220      	movs	r2, #32
 8020460:	2100      	movs	r1, #0
 8020462:	68f8      	ldr	r0, [r7, #12]
 8020464:	f000 ff0e 	bl	8021284 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8020468:	68fb      	ldr	r3, [r7, #12]
 802046a:	220f      	movs	r2, #15
 802046c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 802046e:	4b09      	ldr	r3, [pc, #36]	; (8020494 <ip_reass_enqueue_new_datagram+0x70>)
 8020470:	681a      	ldr	r2, [r3, #0]
 8020472:	68fb      	ldr	r3, [r7, #12]
 8020474:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8020476:	4a07      	ldr	r2, [pc, #28]	; (8020494 <ip_reass_enqueue_new_datagram+0x70>)
 8020478:	68fb      	ldr	r3, [r7, #12]
 802047a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 802047c:	68fb      	ldr	r3, [r7, #12]
 802047e:	3308      	adds	r3, #8
 8020480:	2214      	movs	r2, #20
 8020482:	6879      	ldr	r1, [r7, #4]
 8020484:	4618      	mov	r0, r3
 8020486:	f000 fed5 	bl	8021234 <memcpy>
  return ipr;
 802048a:	68fb      	ldr	r3, [r7, #12]
}
 802048c:	4618      	mov	r0, r3
 802048e:	3710      	adds	r7, #16
 8020490:	46bd      	mov	sp, r7
 8020492:	bd80      	pop	{r7, pc}
 8020494:	20021f7c 	.word	0x20021f7c

08020498 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8020498:	b580      	push	{r7, lr}
 802049a:	b082      	sub	sp, #8
 802049c:	af00      	add	r7, sp, #0
 802049e:	6078      	str	r0, [r7, #4]
 80204a0:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80204a2:	4b10      	ldr	r3, [pc, #64]	; (80204e4 <ip_reass_dequeue_datagram+0x4c>)
 80204a4:	681b      	ldr	r3, [r3, #0]
 80204a6:	687a      	ldr	r2, [r7, #4]
 80204a8:	429a      	cmp	r2, r3
 80204aa:	d104      	bne.n	80204b6 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80204ac:	687b      	ldr	r3, [r7, #4]
 80204ae:	681b      	ldr	r3, [r3, #0]
 80204b0:	4a0c      	ldr	r2, [pc, #48]	; (80204e4 <ip_reass_dequeue_datagram+0x4c>)
 80204b2:	6013      	str	r3, [r2, #0]
 80204b4:	e00d      	b.n	80204d2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80204b6:	683b      	ldr	r3, [r7, #0]
 80204b8:	2b00      	cmp	r3, #0
 80204ba:	d106      	bne.n	80204ca <ip_reass_dequeue_datagram+0x32>
 80204bc:	4b0a      	ldr	r3, [pc, #40]	; (80204e8 <ip_reass_dequeue_datagram+0x50>)
 80204be:	f240 1245 	movw	r2, #325	; 0x145
 80204c2:	490a      	ldr	r1, [pc, #40]	; (80204ec <ip_reass_dequeue_datagram+0x54>)
 80204c4:	480a      	ldr	r0, [pc, #40]	; (80204f0 <ip_reass_dequeue_datagram+0x58>)
 80204c6:	f000 fee5 	bl	8021294 <printf>
    prev->next = ipr->next;
 80204ca:	687b      	ldr	r3, [r7, #4]
 80204cc:	681a      	ldr	r2, [r3, #0]
 80204ce:	683b      	ldr	r3, [r7, #0]
 80204d0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80204d2:	6879      	ldr	r1, [r7, #4]
 80204d4:	2004      	movs	r0, #4
 80204d6:	f7f6 fd35 	bl	8016f44 <memp_free>
}
 80204da:	bf00      	nop
 80204dc:	3708      	adds	r7, #8
 80204de:	46bd      	mov	sp, r7
 80204e0:	bd80      	pop	{r7, pc}
 80204e2:	bf00      	nop
 80204e4:	20021f7c 	.word	0x20021f7c
 80204e8:	0802a844 	.word	0x0802a844
 80204ec:	0802a90c 	.word	0x0802a90c
 80204f0:	0802a88c 	.word	0x0802a88c

080204f4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80204f4:	b580      	push	{r7, lr}
 80204f6:	b08c      	sub	sp, #48	; 0x30
 80204f8:	af00      	add	r7, sp, #0
 80204fa:	60f8      	str	r0, [r7, #12]
 80204fc:	60b9      	str	r1, [r7, #8]
 80204fe:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8020500:	2300      	movs	r3, #0
 8020502:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8020504:	2301      	movs	r3, #1
 8020506:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8020508:	68bb      	ldr	r3, [r7, #8]
 802050a:	685b      	ldr	r3, [r3, #4]
 802050c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 802050e:	69fb      	ldr	r3, [r7, #28]
 8020510:	885b      	ldrh	r3, [r3, #2]
 8020512:	b29b      	uxth	r3, r3
 8020514:	4618      	mov	r0, r3
 8020516:	f7f5 ffe5 	bl	80164e4 <lwip_htons>
 802051a:	4603      	mov	r3, r0
 802051c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 802051e:	69fb      	ldr	r3, [r7, #28]
 8020520:	781b      	ldrb	r3, [r3, #0]
 8020522:	f003 030f 	and.w	r3, r3, #15
 8020526:	b2db      	uxtb	r3, r3
 8020528:	009b      	lsls	r3, r3, #2
 802052a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 802052c:	7e7b      	ldrb	r3, [r7, #25]
 802052e:	b29b      	uxth	r3, r3
 8020530:	8b7a      	ldrh	r2, [r7, #26]
 8020532:	429a      	cmp	r2, r3
 8020534:	d202      	bcs.n	802053c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8020536:	f04f 33ff 	mov.w	r3, #4294967295
 802053a:	e135      	b.n	80207a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 802053c:	7e7b      	ldrb	r3, [r7, #25]
 802053e:	b29b      	uxth	r3, r3
 8020540:	8b7a      	ldrh	r2, [r7, #26]
 8020542:	1ad3      	subs	r3, r2, r3
 8020544:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8020546:	69fb      	ldr	r3, [r7, #28]
 8020548:	88db      	ldrh	r3, [r3, #6]
 802054a:	b29b      	uxth	r3, r3
 802054c:	4618      	mov	r0, r3
 802054e:	f7f5 ffc9 	bl	80164e4 <lwip_htons>
 8020552:	4603      	mov	r3, r0
 8020554:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8020558:	b29b      	uxth	r3, r3
 802055a:	00db      	lsls	r3, r3, #3
 802055c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 802055e:	68bb      	ldr	r3, [r7, #8]
 8020560:	685b      	ldr	r3, [r3, #4]
 8020562:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8020564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020566:	2200      	movs	r2, #0
 8020568:	701a      	strb	r2, [r3, #0]
 802056a:	2200      	movs	r2, #0
 802056c:	705a      	strb	r2, [r3, #1]
 802056e:	2200      	movs	r2, #0
 8020570:	709a      	strb	r2, [r3, #2]
 8020572:	2200      	movs	r2, #0
 8020574:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8020576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020578:	8afa      	ldrh	r2, [r7, #22]
 802057a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 802057c:	8afa      	ldrh	r2, [r7, #22]
 802057e:	8b7b      	ldrh	r3, [r7, #26]
 8020580:	4413      	add	r3, r2
 8020582:	b29a      	uxth	r2, r3
 8020584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020586:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8020588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802058a:	88db      	ldrh	r3, [r3, #6]
 802058c:	b29b      	uxth	r3, r3
 802058e:	8afa      	ldrh	r2, [r7, #22]
 8020590:	429a      	cmp	r2, r3
 8020592:	d902      	bls.n	802059a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8020594:	f04f 33ff 	mov.w	r3, #4294967295
 8020598:	e106      	b.n	80207a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 802059a:	68fb      	ldr	r3, [r7, #12]
 802059c:	685b      	ldr	r3, [r3, #4]
 802059e:	627b      	str	r3, [r7, #36]	; 0x24
 80205a0:	e068      	b.n	8020674 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80205a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80205a4:	685b      	ldr	r3, [r3, #4]
 80205a6:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 80205a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80205aa:	889b      	ldrh	r3, [r3, #4]
 80205ac:	b29a      	uxth	r2, r3
 80205ae:	693b      	ldr	r3, [r7, #16]
 80205b0:	889b      	ldrh	r3, [r3, #4]
 80205b2:	b29b      	uxth	r3, r3
 80205b4:	429a      	cmp	r2, r3
 80205b6:	d235      	bcs.n	8020624 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80205b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80205ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80205bc:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80205be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80205c0:	2b00      	cmp	r3, #0
 80205c2:	d020      	beq.n	8020606 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80205c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80205c6:	889b      	ldrh	r3, [r3, #4]
 80205c8:	b29a      	uxth	r2, r3
 80205ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80205cc:	88db      	ldrh	r3, [r3, #6]
 80205ce:	b29b      	uxth	r3, r3
 80205d0:	429a      	cmp	r2, r3
 80205d2:	d307      	bcc.n	80205e4 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80205d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80205d6:	88db      	ldrh	r3, [r3, #6]
 80205d8:	b29a      	uxth	r2, r3
 80205da:	693b      	ldr	r3, [r7, #16]
 80205dc:	889b      	ldrh	r3, [r3, #4]
 80205de:	b29b      	uxth	r3, r3
 80205e0:	429a      	cmp	r2, r3
 80205e2:	d902      	bls.n	80205ea <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80205e4:	f04f 33ff 	mov.w	r3, #4294967295
 80205e8:	e0de      	b.n	80207a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80205ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80205ec:	68ba      	ldr	r2, [r7, #8]
 80205ee:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80205f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80205f2:	88db      	ldrh	r3, [r3, #6]
 80205f4:	b29a      	uxth	r2, r3
 80205f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80205f8:	889b      	ldrh	r3, [r3, #4]
 80205fa:	b29b      	uxth	r3, r3
 80205fc:	429a      	cmp	r2, r3
 80205fe:	d03d      	beq.n	802067c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8020600:	2300      	movs	r3, #0
 8020602:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8020604:	e03a      	b.n	802067c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8020606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020608:	88db      	ldrh	r3, [r3, #6]
 802060a:	b29a      	uxth	r2, r3
 802060c:	693b      	ldr	r3, [r7, #16]
 802060e:	889b      	ldrh	r3, [r3, #4]
 8020610:	b29b      	uxth	r3, r3
 8020612:	429a      	cmp	r2, r3
 8020614:	d902      	bls.n	802061c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8020616:	f04f 33ff 	mov.w	r3, #4294967295
 802061a:	e0c5      	b.n	80207a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 802061c:	68fb      	ldr	r3, [r7, #12]
 802061e:	68ba      	ldr	r2, [r7, #8]
 8020620:	605a      	str	r2, [r3, #4]
      break;
 8020622:	e02b      	b.n	802067c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8020624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020626:	889b      	ldrh	r3, [r3, #4]
 8020628:	b29a      	uxth	r2, r3
 802062a:	693b      	ldr	r3, [r7, #16]
 802062c:	889b      	ldrh	r3, [r3, #4]
 802062e:	b29b      	uxth	r3, r3
 8020630:	429a      	cmp	r2, r3
 8020632:	d102      	bne.n	802063a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8020634:	f04f 33ff 	mov.w	r3, #4294967295
 8020638:	e0b6      	b.n	80207a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 802063a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802063c:	889b      	ldrh	r3, [r3, #4]
 802063e:	b29a      	uxth	r2, r3
 8020640:	693b      	ldr	r3, [r7, #16]
 8020642:	88db      	ldrh	r3, [r3, #6]
 8020644:	b29b      	uxth	r3, r3
 8020646:	429a      	cmp	r2, r3
 8020648:	d202      	bcs.n	8020650 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 802064a:	f04f 33ff 	mov.w	r3, #4294967295
 802064e:	e0ab      	b.n	80207a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8020650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020652:	2b00      	cmp	r3, #0
 8020654:	d009      	beq.n	802066a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8020656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020658:	88db      	ldrh	r3, [r3, #6]
 802065a:	b29a      	uxth	r2, r3
 802065c:	693b      	ldr	r3, [r7, #16]
 802065e:	889b      	ldrh	r3, [r3, #4]
 8020660:	b29b      	uxth	r3, r3
 8020662:	429a      	cmp	r2, r3
 8020664:	d001      	beq.n	802066a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8020666:	2300      	movs	r3, #0
 8020668:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 802066a:	693b      	ldr	r3, [r7, #16]
 802066c:	681b      	ldr	r3, [r3, #0]
 802066e:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8020670:	693b      	ldr	r3, [r7, #16]
 8020672:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8020674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020676:	2b00      	cmp	r3, #0
 8020678:	d193      	bne.n	80205a2 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 802067a:	e000      	b.n	802067e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 802067c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 802067e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020680:	2b00      	cmp	r3, #0
 8020682:	d12d      	bne.n	80206e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8020684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020686:	2b00      	cmp	r3, #0
 8020688:	d01c      	beq.n	80206c4 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 802068a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802068c:	88db      	ldrh	r3, [r3, #6]
 802068e:	b29a      	uxth	r2, r3
 8020690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020692:	889b      	ldrh	r3, [r3, #4]
 8020694:	b29b      	uxth	r3, r3
 8020696:	429a      	cmp	r2, r3
 8020698:	d906      	bls.n	80206a8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 802069a:	4b45      	ldr	r3, [pc, #276]	; (80207b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 802069c:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 80206a0:	4944      	ldr	r1, [pc, #272]	; (80207b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80206a2:	4845      	ldr	r0, [pc, #276]	; (80207b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80206a4:	f000 fdf6 	bl	8021294 <printf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80206a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80206aa:	68ba      	ldr	r2, [r7, #8]
 80206ac:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80206ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80206b0:	88db      	ldrh	r3, [r3, #6]
 80206b2:	b29a      	uxth	r2, r3
 80206b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80206b6:	889b      	ldrh	r3, [r3, #4]
 80206b8:	b29b      	uxth	r3, r3
 80206ba:	429a      	cmp	r2, r3
 80206bc:	d010      	beq.n	80206e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80206be:	2300      	movs	r3, #0
 80206c0:	623b      	str	r3, [r7, #32]
 80206c2:	e00d      	b.n	80206e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80206c4:	68fb      	ldr	r3, [r7, #12]
 80206c6:	685b      	ldr	r3, [r3, #4]
 80206c8:	2b00      	cmp	r3, #0
 80206ca:	d006      	beq.n	80206da <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80206cc:	4b38      	ldr	r3, [pc, #224]	; (80207b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80206ce:	f44f 72df 	mov.w	r2, #446	; 0x1be
 80206d2:	493a      	ldr	r1, [pc, #232]	; (80207bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80206d4:	4838      	ldr	r0, [pc, #224]	; (80207b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80206d6:	f000 fddd 	bl	8021294 <printf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80206da:	68fb      	ldr	r3, [r7, #12]
 80206dc:	68ba      	ldr	r2, [r7, #8]
 80206de:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80206e0:	687b      	ldr	r3, [r7, #4]
 80206e2:	2b00      	cmp	r3, #0
 80206e4:	d105      	bne.n	80206f2 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80206e6:	68fb      	ldr	r3, [r7, #12]
 80206e8:	7f9b      	ldrb	r3, [r3, #30]
 80206ea:	f003 0301 	and.w	r3, r3, #1
 80206ee:	2b00      	cmp	r3, #0
 80206f0:	d059      	beq.n	80207a6 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80206f2:	6a3b      	ldr	r3, [r7, #32]
 80206f4:	2b00      	cmp	r3, #0
 80206f6:	d04f      	beq.n	8020798 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80206f8:	68fb      	ldr	r3, [r7, #12]
 80206fa:	685b      	ldr	r3, [r3, #4]
 80206fc:	2b00      	cmp	r3, #0
 80206fe:	d006      	beq.n	802070e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8020700:	68fb      	ldr	r3, [r7, #12]
 8020702:	685b      	ldr	r3, [r3, #4]
 8020704:	685b      	ldr	r3, [r3, #4]
 8020706:	889b      	ldrh	r3, [r3, #4]
 8020708:	b29b      	uxth	r3, r3
 802070a:	2b00      	cmp	r3, #0
 802070c:	d002      	beq.n	8020714 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 802070e:	2300      	movs	r3, #0
 8020710:	623b      	str	r3, [r7, #32]
 8020712:	e041      	b.n	8020798 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8020714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020716:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8020718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802071a:	681b      	ldr	r3, [r3, #0]
 802071c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 802071e:	e012      	b.n	8020746 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8020720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020722:	685b      	ldr	r3, [r3, #4]
 8020724:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8020726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020728:	88db      	ldrh	r3, [r3, #6]
 802072a:	b29a      	uxth	r2, r3
 802072c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802072e:	889b      	ldrh	r3, [r3, #4]
 8020730:	b29b      	uxth	r3, r3
 8020732:	429a      	cmp	r2, r3
 8020734:	d002      	beq.n	802073c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8020736:	2300      	movs	r3, #0
 8020738:	623b      	str	r3, [r7, #32]
            break;
 802073a:	e007      	b.n	802074c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 802073c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802073e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8020740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020742:	681b      	ldr	r3, [r3, #0]
 8020744:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8020746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020748:	2b00      	cmp	r3, #0
 802074a:	d1e9      	bne.n	8020720 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 802074c:	6a3b      	ldr	r3, [r7, #32]
 802074e:	2b00      	cmp	r3, #0
 8020750:	d022      	beq.n	8020798 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8020752:	68fb      	ldr	r3, [r7, #12]
 8020754:	685b      	ldr	r3, [r3, #4]
 8020756:	2b00      	cmp	r3, #0
 8020758:	d106      	bne.n	8020768 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 802075a:	4b15      	ldr	r3, [pc, #84]	; (80207b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 802075c:	f240 12df 	movw	r2, #479	; 0x1df
 8020760:	4917      	ldr	r1, [pc, #92]	; (80207c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8020762:	4815      	ldr	r0, [pc, #84]	; (80207b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8020764:	f000 fd96 	bl	8021294 <printf>
          LWIP_ASSERT("sanity check",
 8020768:	68fb      	ldr	r3, [r7, #12]
 802076a:	685b      	ldr	r3, [r3, #4]
 802076c:	685b      	ldr	r3, [r3, #4]
 802076e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020770:	429a      	cmp	r2, r3
 8020772:	d106      	bne.n	8020782 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8020774:	4b0e      	ldr	r3, [pc, #56]	; (80207b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8020776:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 802077a:	4911      	ldr	r1, [pc, #68]	; (80207c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 802077c:	480e      	ldr	r0, [pc, #56]	; (80207b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 802077e:	f000 fd89 	bl	8021294 <printf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8020782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020784:	681b      	ldr	r3, [r3, #0]
 8020786:	2b00      	cmp	r3, #0
 8020788:	d006      	beq.n	8020798 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 802078a:	4b09      	ldr	r3, [pc, #36]	; (80207b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 802078c:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8020790:	490c      	ldr	r1, [pc, #48]	; (80207c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8020792:	4809      	ldr	r0, [pc, #36]	; (80207b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8020794:	f000 fd7e 	bl	8021294 <printf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8020798:	6a3b      	ldr	r3, [r7, #32]
 802079a:	2b00      	cmp	r3, #0
 802079c:	bf14      	ite	ne
 802079e:	2301      	movne	r3, #1
 80207a0:	2300      	moveq	r3, #0
 80207a2:	b2db      	uxtb	r3, r3
 80207a4:	e000      	b.n	80207a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80207a6:	2300      	movs	r3, #0
}
 80207a8:	4618      	mov	r0, r3
 80207aa:	3730      	adds	r7, #48	; 0x30
 80207ac:	46bd      	mov	sp, r7
 80207ae:	bd80      	pop	{r7, pc}
 80207b0:	0802a844 	.word	0x0802a844
 80207b4:	0802a928 	.word	0x0802a928
 80207b8:	0802a88c 	.word	0x0802a88c
 80207bc:	0802a948 	.word	0x0802a948
 80207c0:	0802a980 	.word	0x0802a980
 80207c4:	0802a990 	.word	0x0802a990

080207c8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80207c8:	b580      	push	{r7, lr}
 80207ca:	b08e      	sub	sp, #56	; 0x38
 80207cc:	af00      	add	r7, sp, #0
 80207ce:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80207d0:	687b      	ldr	r3, [r7, #4]
 80207d2:	685b      	ldr	r3, [r3, #4]
 80207d4:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80207d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80207d8:	781b      	ldrb	r3, [r3, #0]
 80207da:	f003 030f 	and.w	r3, r3, #15
 80207de:	b2db      	uxtb	r3, r3
 80207e0:	009b      	lsls	r3, r3, #2
 80207e2:	b2db      	uxtb	r3, r3
 80207e4:	2b14      	cmp	r3, #20
 80207e6:	f040 8171 	bne.w	8020acc <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80207ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80207ec:	88db      	ldrh	r3, [r3, #6]
 80207ee:	b29b      	uxth	r3, r3
 80207f0:	4618      	mov	r0, r3
 80207f2:	f7f5 fe77 	bl	80164e4 <lwip_htons>
 80207f6:	4603      	mov	r3, r0
 80207f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80207fc:	b29b      	uxth	r3, r3
 80207fe:	00db      	lsls	r3, r3, #3
 8020800:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8020802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020804:	885b      	ldrh	r3, [r3, #2]
 8020806:	b29b      	uxth	r3, r3
 8020808:	4618      	mov	r0, r3
 802080a:	f7f5 fe6b 	bl	80164e4 <lwip_htons>
 802080e:	4603      	mov	r3, r0
 8020810:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8020812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020814:	781b      	ldrb	r3, [r3, #0]
 8020816:	f003 030f 	and.w	r3, r3, #15
 802081a:	b2db      	uxtb	r3, r3
 802081c:	009b      	lsls	r3, r3, #2
 802081e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8020822:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8020826:	b29b      	uxth	r3, r3
 8020828:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 802082a:	429a      	cmp	r2, r3
 802082c:	f0c0 8150 	bcc.w	8020ad0 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8020830:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8020834:	b29b      	uxth	r3, r3
 8020836:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8020838:	1ad3      	subs	r3, r2, r3
 802083a:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 802083c:	6878      	ldr	r0, [r7, #4]
 802083e:	f7f7 facf 	bl	8017de0 <pbuf_clen>
 8020842:	4603      	mov	r3, r0
 8020844:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8020846:	4b8c      	ldr	r3, [pc, #560]	; (8020a78 <ip4_reass+0x2b0>)
 8020848:	881b      	ldrh	r3, [r3, #0]
 802084a:	461a      	mov	r2, r3
 802084c:	8c3b      	ldrh	r3, [r7, #32]
 802084e:	4413      	add	r3, r2
 8020850:	2b0a      	cmp	r3, #10
 8020852:	dd10      	ble.n	8020876 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8020854:	8c3b      	ldrh	r3, [r7, #32]
 8020856:	4619      	mov	r1, r3
 8020858:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802085a:	f7ff fd81 	bl	8020360 <ip_reass_remove_oldest_datagram>
 802085e:	4603      	mov	r3, r0
 8020860:	2b00      	cmp	r3, #0
 8020862:	f000 8137 	beq.w	8020ad4 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8020866:	4b84      	ldr	r3, [pc, #528]	; (8020a78 <ip4_reass+0x2b0>)
 8020868:	881b      	ldrh	r3, [r3, #0]
 802086a:	461a      	mov	r2, r3
 802086c:	8c3b      	ldrh	r3, [r7, #32]
 802086e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8020870:	2b0a      	cmp	r3, #10
 8020872:	f300 812f 	bgt.w	8020ad4 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8020876:	4b81      	ldr	r3, [pc, #516]	; (8020a7c <ip4_reass+0x2b4>)
 8020878:	681b      	ldr	r3, [r3, #0]
 802087a:	633b      	str	r3, [r7, #48]	; 0x30
 802087c:	e015      	b.n	80208aa <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 802087e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020880:	695a      	ldr	r2, [r3, #20]
 8020882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020884:	68db      	ldr	r3, [r3, #12]
 8020886:	429a      	cmp	r2, r3
 8020888:	d10c      	bne.n	80208a4 <ip4_reass+0xdc>
 802088a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802088c:	699a      	ldr	r2, [r3, #24]
 802088e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020890:	691b      	ldr	r3, [r3, #16]
 8020892:	429a      	cmp	r2, r3
 8020894:	d106      	bne.n	80208a4 <ip4_reass+0xdc>
 8020896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020898:	899a      	ldrh	r2, [r3, #12]
 802089a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802089c:	889b      	ldrh	r3, [r3, #4]
 802089e:	b29b      	uxth	r3, r3
 80208a0:	429a      	cmp	r2, r3
 80208a2:	d006      	beq.n	80208b2 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80208a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80208a6:	681b      	ldr	r3, [r3, #0]
 80208a8:	633b      	str	r3, [r7, #48]	; 0x30
 80208aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80208ac:	2b00      	cmp	r3, #0
 80208ae:	d1e6      	bne.n	802087e <ip4_reass+0xb6>
 80208b0:	e000      	b.n	80208b4 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80208b2:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80208b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80208b6:	2b00      	cmp	r3, #0
 80208b8:	d109      	bne.n	80208ce <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80208ba:	8c3b      	ldrh	r3, [r7, #32]
 80208bc:	4619      	mov	r1, r3
 80208be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80208c0:	f7ff fdb0 	bl	8020424 <ip_reass_enqueue_new_datagram>
 80208c4:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80208c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80208c8:	2b00      	cmp	r3, #0
 80208ca:	d11c      	bne.n	8020906 <ip4_reass+0x13e>
      goto nullreturn;
 80208cc:	e105      	b.n	8020ada <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80208ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80208d0:	88db      	ldrh	r3, [r3, #6]
 80208d2:	b29b      	uxth	r3, r3
 80208d4:	4618      	mov	r0, r3
 80208d6:	f7f5 fe05 	bl	80164e4 <lwip_htons>
 80208da:	4603      	mov	r3, r0
 80208dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80208e0:	2b00      	cmp	r3, #0
 80208e2:	d110      	bne.n	8020906 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80208e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80208e6:	89db      	ldrh	r3, [r3, #14]
 80208e8:	4618      	mov	r0, r3
 80208ea:	f7f5 fdfb 	bl	80164e4 <lwip_htons>
 80208ee:	4603      	mov	r3, r0
 80208f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80208f4:	2b00      	cmp	r3, #0
 80208f6:	d006      	beq.n	8020906 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80208f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80208fa:	3308      	adds	r3, #8
 80208fc:	2214      	movs	r2, #20
 80208fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8020900:	4618      	mov	r0, r3
 8020902:	f000 fc97 	bl	8021234 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8020906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020908:	88db      	ldrh	r3, [r3, #6]
 802090a:	b29b      	uxth	r3, r3
 802090c:	f003 0320 	and.w	r3, r3, #32
 8020910:	2b00      	cmp	r3, #0
 8020912:	bf0c      	ite	eq
 8020914:	2301      	moveq	r3, #1
 8020916:	2300      	movne	r3, #0
 8020918:	b2db      	uxtb	r3, r3
 802091a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 802091c:	69fb      	ldr	r3, [r7, #28]
 802091e:	2b00      	cmp	r3, #0
 8020920:	d00e      	beq.n	8020940 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8020922:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8020924:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8020926:	4413      	add	r3, r2
 8020928:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 802092a:	8b7a      	ldrh	r2, [r7, #26]
 802092c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 802092e:	429a      	cmp	r2, r3
 8020930:	f0c0 80a0 	bcc.w	8020a74 <ip4_reass+0x2ac>
 8020934:	8b7b      	ldrh	r3, [r7, #26]
 8020936:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 802093a:	4293      	cmp	r3, r2
 802093c:	f200 809a 	bhi.w	8020a74 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8020940:	69fa      	ldr	r2, [r7, #28]
 8020942:	6879      	ldr	r1, [r7, #4]
 8020944:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020946:	f7ff fdd5 	bl	80204f4 <ip_reass_chain_frag_into_datagram_and_validate>
 802094a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 802094c:	697b      	ldr	r3, [r7, #20]
 802094e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020952:	f000 809b 	beq.w	8020a8c <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8020956:	4b48      	ldr	r3, [pc, #288]	; (8020a78 <ip4_reass+0x2b0>)
 8020958:	881a      	ldrh	r2, [r3, #0]
 802095a:	8c3b      	ldrh	r3, [r7, #32]
 802095c:	4413      	add	r3, r2
 802095e:	b29a      	uxth	r2, r3
 8020960:	4b45      	ldr	r3, [pc, #276]	; (8020a78 <ip4_reass+0x2b0>)
 8020962:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8020964:	69fb      	ldr	r3, [r7, #28]
 8020966:	2b00      	cmp	r3, #0
 8020968:	d00d      	beq.n	8020986 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 802096a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 802096c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 802096e:	4413      	add	r3, r2
 8020970:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8020972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020974:	8a7a      	ldrh	r2, [r7, #18]
 8020976:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8020978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802097a:	7f9b      	ldrb	r3, [r3, #30]
 802097c:	f043 0301 	orr.w	r3, r3, #1
 8020980:	b2da      	uxtb	r2, r3
 8020982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020984:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8020986:	697b      	ldr	r3, [r7, #20]
 8020988:	2b01      	cmp	r3, #1
 802098a:	d171      	bne.n	8020a70 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 802098c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802098e:	8b9b      	ldrh	r3, [r3, #28]
 8020990:	3314      	adds	r3, #20
 8020992:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8020994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020996:	685b      	ldr	r3, [r3, #4]
 8020998:	685b      	ldr	r3, [r3, #4]
 802099a:	681b      	ldr	r3, [r3, #0]
 802099c:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 802099e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80209a0:	685b      	ldr	r3, [r3, #4]
 80209a2:	685b      	ldr	r3, [r3, #4]
 80209a4:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80209a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80209a8:	3308      	adds	r3, #8
 80209aa:	2214      	movs	r2, #20
 80209ac:	4619      	mov	r1, r3
 80209ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80209b0:	f000 fc40 	bl	8021234 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80209b4:	8a3b      	ldrh	r3, [r7, #16]
 80209b6:	4618      	mov	r0, r3
 80209b8:	f7f5 fd94 	bl	80164e4 <lwip_htons>
 80209bc:	4603      	mov	r3, r0
 80209be:	461a      	mov	r2, r3
 80209c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80209c2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80209c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80209c6:	2200      	movs	r2, #0
 80209c8:	719a      	strb	r2, [r3, #6]
 80209ca:	2200      	movs	r2, #0
 80209cc:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80209ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80209d0:	2200      	movs	r2, #0
 80209d2:	729a      	strb	r2, [r3, #10]
 80209d4:	2200      	movs	r2, #0
 80209d6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80209d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80209da:	685b      	ldr	r3, [r3, #4]
 80209dc:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80209de:	e00d      	b.n	80209fc <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80209e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80209e2:	685b      	ldr	r3, [r3, #4]
 80209e4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80209e6:	2114      	movs	r1, #20
 80209e8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80209ea:	f7f7 f8e5 	bl	8017bb8 <pbuf_remove_header>
      pbuf_cat(p, r);
 80209ee:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80209f0:	6878      	ldr	r0, [r7, #4]
 80209f2:	f7f7 fa35 	bl	8017e60 <pbuf_cat>
      r = iprh->next_pbuf;
 80209f6:	68fb      	ldr	r3, [r7, #12]
 80209f8:	681b      	ldr	r3, [r3, #0]
 80209fa:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80209fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80209fe:	2b00      	cmp	r3, #0
 8020a00:	d1ee      	bne.n	80209e0 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8020a02:	4b1e      	ldr	r3, [pc, #120]	; (8020a7c <ip4_reass+0x2b4>)
 8020a04:	681b      	ldr	r3, [r3, #0]
 8020a06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8020a08:	429a      	cmp	r2, r3
 8020a0a:	d102      	bne.n	8020a12 <ip4_reass+0x24a>
      ipr_prev = NULL;
 8020a0c:	2300      	movs	r3, #0
 8020a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8020a10:	e010      	b.n	8020a34 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8020a12:	4b1a      	ldr	r3, [pc, #104]	; (8020a7c <ip4_reass+0x2b4>)
 8020a14:	681b      	ldr	r3, [r3, #0]
 8020a16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8020a18:	e007      	b.n	8020a2a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8020a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a1c:	681b      	ldr	r3, [r3, #0]
 8020a1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8020a20:	429a      	cmp	r2, r3
 8020a22:	d006      	beq.n	8020a32 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8020a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a26:	681b      	ldr	r3, [r3, #0]
 8020a28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8020a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a2c:	2b00      	cmp	r3, #0
 8020a2e:	d1f4      	bne.n	8020a1a <ip4_reass+0x252>
 8020a30:	e000      	b.n	8020a34 <ip4_reass+0x26c>
          break;
 8020a32:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8020a34:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8020a36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020a38:	f7ff fd2e 	bl	8020498 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8020a3c:	6878      	ldr	r0, [r7, #4]
 8020a3e:	f7f7 f9cf 	bl	8017de0 <pbuf_clen>
 8020a42:	4603      	mov	r3, r0
 8020a44:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8020a46:	4b0c      	ldr	r3, [pc, #48]	; (8020a78 <ip4_reass+0x2b0>)
 8020a48:	881b      	ldrh	r3, [r3, #0]
 8020a4a:	8c3a      	ldrh	r2, [r7, #32]
 8020a4c:	429a      	cmp	r2, r3
 8020a4e:	d906      	bls.n	8020a5e <ip4_reass+0x296>
 8020a50:	4b0b      	ldr	r3, [pc, #44]	; (8020a80 <ip4_reass+0x2b8>)
 8020a52:	f240 229b 	movw	r2, #667	; 0x29b
 8020a56:	490b      	ldr	r1, [pc, #44]	; (8020a84 <ip4_reass+0x2bc>)
 8020a58:	480b      	ldr	r0, [pc, #44]	; (8020a88 <ip4_reass+0x2c0>)
 8020a5a:	f000 fc1b 	bl	8021294 <printf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8020a5e:	4b06      	ldr	r3, [pc, #24]	; (8020a78 <ip4_reass+0x2b0>)
 8020a60:	881a      	ldrh	r2, [r3, #0]
 8020a62:	8c3b      	ldrh	r3, [r7, #32]
 8020a64:	1ad3      	subs	r3, r2, r3
 8020a66:	b29a      	uxth	r2, r3
 8020a68:	4b03      	ldr	r3, [pc, #12]	; (8020a78 <ip4_reass+0x2b0>)
 8020a6a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8020a6c:	687b      	ldr	r3, [r7, #4]
 8020a6e:	e038      	b.n	8020ae2 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8020a70:	2300      	movs	r3, #0
 8020a72:	e036      	b.n	8020ae2 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8020a74:	bf00      	nop
 8020a76:	e00a      	b.n	8020a8e <ip4_reass+0x2c6>
 8020a78:	20021f80 	.word	0x20021f80
 8020a7c:	20021f7c 	.word	0x20021f7c
 8020a80:	0802a844 	.word	0x0802a844
 8020a84:	0802a9b4 	.word	0x0802a9b4
 8020a88:	0802a88c 	.word	0x0802a88c
    goto nullreturn_ipr;
 8020a8c:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8020a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020a90:	2b00      	cmp	r3, #0
 8020a92:	d106      	bne.n	8020aa2 <ip4_reass+0x2da>
 8020a94:	4b15      	ldr	r3, [pc, #84]	; (8020aec <ip4_reass+0x324>)
 8020a96:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8020a9a:	4915      	ldr	r1, [pc, #84]	; (8020af0 <ip4_reass+0x328>)
 8020a9c:	4815      	ldr	r0, [pc, #84]	; (8020af4 <ip4_reass+0x32c>)
 8020a9e:	f000 fbf9 	bl	8021294 <printf>
  if (ipr->p == NULL) {
 8020aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020aa4:	685b      	ldr	r3, [r3, #4]
 8020aa6:	2b00      	cmp	r3, #0
 8020aa8:	d116      	bne.n	8020ad8 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8020aaa:	4b13      	ldr	r3, [pc, #76]	; (8020af8 <ip4_reass+0x330>)
 8020aac:	681b      	ldr	r3, [r3, #0]
 8020aae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8020ab0:	429a      	cmp	r2, r3
 8020ab2:	d006      	beq.n	8020ac2 <ip4_reass+0x2fa>
 8020ab4:	4b0d      	ldr	r3, [pc, #52]	; (8020aec <ip4_reass+0x324>)
 8020ab6:	f240 22ab 	movw	r2, #683	; 0x2ab
 8020aba:	4910      	ldr	r1, [pc, #64]	; (8020afc <ip4_reass+0x334>)
 8020abc:	480d      	ldr	r0, [pc, #52]	; (8020af4 <ip4_reass+0x32c>)
 8020abe:	f000 fbe9 	bl	8021294 <printf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8020ac2:	2100      	movs	r1, #0
 8020ac4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8020ac6:	f7ff fce7 	bl	8020498 <ip_reass_dequeue_datagram>
 8020aca:	e006      	b.n	8020ada <ip4_reass+0x312>
    goto nullreturn;
 8020acc:	bf00      	nop
 8020ace:	e004      	b.n	8020ada <ip4_reass+0x312>
    goto nullreturn;
 8020ad0:	bf00      	nop
 8020ad2:	e002      	b.n	8020ada <ip4_reass+0x312>
      goto nullreturn;
 8020ad4:	bf00      	nop
 8020ad6:	e000      	b.n	8020ada <ip4_reass+0x312>
  }

nullreturn:
 8020ad8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8020ada:	6878      	ldr	r0, [r7, #4]
 8020adc:	f7f7 f8f2 	bl	8017cc4 <pbuf_free>
  return NULL;
 8020ae0:	2300      	movs	r3, #0
}
 8020ae2:	4618      	mov	r0, r3
 8020ae4:	3738      	adds	r7, #56	; 0x38
 8020ae6:	46bd      	mov	sp, r7
 8020ae8:	bd80      	pop	{r7, pc}
 8020aea:	bf00      	nop
 8020aec:	0802a844 	.word	0x0802a844
 8020af0:	0802a9d0 	.word	0x0802a9d0
 8020af4:	0802a88c 	.word	0x0802a88c
 8020af8:	20021f7c 	.word	0x20021f7c
 8020afc:	0802a9dc 	.word	0x0802a9dc

08020b00 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8020b00:	b580      	push	{r7, lr}
 8020b02:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8020b04:	2005      	movs	r0, #5
 8020b06:	f7f6 f9cb 	bl	8016ea0 <memp_malloc>
 8020b0a:	4603      	mov	r3, r0
}
 8020b0c:	4618      	mov	r0, r3
 8020b0e:	bd80      	pop	{r7, pc}

08020b10 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8020b10:	b580      	push	{r7, lr}
 8020b12:	b082      	sub	sp, #8
 8020b14:	af00      	add	r7, sp, #0
 8020b16:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8020b18:	687b      	ldr	r3, [r7, #4]
 8020b1a:	2b00      	cmp	r3, #0
 8020b1c:	d106      	bne.n	8020b2c <ip_frag_free_pbuf_custom_ref+0x1c>
 8020b1e:	4b07      	ldr	r3, [pc, #28]	; (8020b3c <ip_frag_free_pbuf_custom_ref+0x2c>)
 8020b20:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8020b24:	4906      	ldr	r1, [pc, #24]	; (8020b40 <ip_frag_free_pbuf_custom_ref+0x30>)
 8020b26:	4807      	ldr	r0, [pc, #28]	; (8020b44 <ip_frag_free_pbuf_custom_ref+0x34>)
 8020b28:	f000 fbb4 	bl	8021294 <printf>
  memp_free(MEMP_FRAG_PBUF, p);
 8020b2c:	6879      	ldr	r1, [r7, #4]
 8020b2e:	2005      	movs	r0, #5
 8020b30:	f7f6 fa08 	bl	8016f44 <memp_free>
}
 8020b34:	bf00      	nop
 8020b36:	3708      	adds	r7, #8
 8020b38:	46bd      	mov	sp, r7
 8020b3a:	bd80      	pop	{r7, pc}
 8020b3c:	0802a844 	.word	0x0802a844
 8020b40:	0802a9fc 	.word	0x0802a9fc
 8020b44:	0802a88c 	.word	0x0802a88c

08020b48 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8020b48:	b580      	push	{r7, lr}
 8020b4a:	b084      	sub	sp, #16
 8020b4c:	af00      	add	r7, sp, #0
 8020b4e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8020b50:	687b      	ldr	r3, [r7, #4]
 8020b52:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8020b54:	68fb      	ldr	r3, [r7, #12]
 8020b56:	2b00      	cmp	r3, #0
 8020b58:	d106      	bne.n	8020b68 <ipfrag_free_pbuf_custom+0x20>
 8020b5a:	4b11      	ldr	r3, [pc, #68]	; (8020ba0 <ipfrag_free_pbuf_custom+0x58>)
 8020b5c:	f240 22ce 	movw	r2, #718	; 0x2ce
 8020b60:	4910      	ldr	r1, [pc, #64]	; (8020ba4 <ipfrag_free_pbuf_custom+0x5c>)
 8020b62:	4811      	ldr	r0, [pc, #68]	; (8020ba8 <ipfrag_free_pbuf_custom+0x60>)
 8020b64:	f000 fb96 	bl	8021294 <printf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8020b68:	68fa      	ldr	r2, [r7, #12]
 8020b6a:	687b      	ldr	r3, [r7, #4]
 8020b6c:	429a      	cmp	r2, r3
 8020b6e:	d006      	beq.n	8020b7e <ipfrag_free_pbuf_custom+0x36>
 8020b70:	4b0b      	ldr	r3, [pc, #44]	; (8020ba0 <ipfrag_free_pbuf_custom+0x58>)
 8020b72:	f240 22cf 	movw	r2, #719	; 0x2cf
 8020b76:	490d      	ldr	r1, [pc, #52]	; (8020bac <ipfrag_free_pbuf_custom+0x64>)
 8020b78:	480b      	ldr	r0, [pc, #44]	; (8020ba8 <ipfrag_free_pbuf_custom+0x60>)
 8020b7a:	f000 fb8b 	bl	8021294 <printf>
  if (pcr->original != NULL) {
 8020b7e:	68fb      	ldr	r3, [r7, #12]
 8020b80:	695b      	ldr	r3, [r3, #20]
 8020b82:	2b00      	cmp	r3, #0
 8020b84:	d004      	beq.n	8020b90 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8020b86:	68fb      	ldr	r3, [r7, #12]
 8020b88:	695b      	ldr	r3, [r3, #20]
 8020b8a:	4618      	mov	r0, r3
 8020b8c:	f7f7 f89a 	bl	8017cc4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8020b90:	68f8      	ldr	r0, [r7, #12]
 8020b92:	f7ff ffbd 	bl	8020b10 <ip_frag_free_pbuf_custom_ref>
}
 8020b96:	bf00      	nop
 8020b98:	3710      	adds	r7, #16
 8020b9a:	46bd      	mov	sp, r7
 8020b9c:	bd80      	pop	{r7, pc}
 8020b9e:	bf00      	nop
 8020ba0:	0802a844 	.word	0x0802a844
 8020ba4:	0802aa08 	.word	0x0802aa08
 8020ba8:	0802a88c 	.word	0x0802a88c
 8020bac:	0802aa14 	.word	0x0802aa14

08020bb0 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8020bb0:	b580      	push	{r7, lr}
 8020bb2:	b094      	sub	sp, #80	; 0x50
 8020bb4:	af02      	add	r7, sp, #8
 8020bb6:	60f8      	str	r0, [r7, #12]
 8020bb8:	60b9      	str	r1, [r7, #8]
 8020bba:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8020bbc:	2300      	movs	r3, #0
 8020bbe:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8020bc2:	68bb      	ldr	r3, [r7, #8]
 8020bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020bc6:	3b14      	subs	r3, #20
 8020bc8:	2b00      	cmp	r3, #0
 8020bca:	da00      	bge.n	8020bce <ip4_frag+0x1e>
 8020bcc:	3307      	adds	r3, #7
 8020bce:	10db      	asrs	r3, r3, #3
 8020bd0:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8020bd2:	2314      	movs	r3, #20
 8020bd4:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8020bd6:	68fb      	ldr	r3, [r7, #12]
 8020bd8:	685b      	ldr	r3, [r3, #4]
 8020bda:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8020bdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8020bde:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8020be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020be2:	781b      	ldrb	r3, [r3, #0]
 8020be4:	f003 030f 	and.w	r3, r3, #15
 8020be8:	b2db      	uxtb	r3, r3
 8020bea:	009b      	lsls	r3, r3, #2
 8020bec:	b2db      	uxtb	r3, r3
 8020bee:	2b14      	cmp	r3, #20
 8020bf0:	d002      	beq.n	8020bf8 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8020bf2:	f06f 0305 	mvn.w	r3, #5
 8020bf6:	e110      	b.n	8020e1a <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8020bf8:	68fb      	ldr	r3, [r7, #12]
 8020bfa:	895b      	ldrh	r3, [r3, #10]
 8020bfc:	2b13      	cmp	r3, #19
 8020bfe:	d809      	bhi.n	8020c14 <ip4_frag+0x64>
 8020c00:	4b88      	ldr	r3, [pc, #544]	; (8020e24 <ip4_frag+0x274>)
 8020c02:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8020c06:	4988      	ldr	r1, [pc, #544]	; (8020e28 <ip4_frag+0x278>)
 8020c08:	4888      	ldr	r0, [pc, #544]	; (8020e2c <ip4_frag+0x27c>)
 8020c0a:	f000 fb43 	bl	8021294 <printf>
 8020c0e:	f06f 0305 	mvn.w	r3, #5
 8020c12:	e102      	b.n	8020e1a <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8020c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020c16:	88db      	ldrh	r3, [r3, #6]
 8020c18:	b29b      	uxth	r3, r3
 8020c1a:	4618      	mov	r0, r3
 8020c1c:	f7f5 fc62 	bl	80164e4 <lwip_htons>
 8020c20:	4603      	mov	r3, r0
 8020c22:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8020c24:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8020c26:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8020c2a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8020c2e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8020c30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8020c34:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8020c36:	68fb      	ldr	r3, [r7, #12]
 8020c38:	891b      	ldrh	r3, [r3, #8]
 8020c3a:	3b14      	subs	r3, #20
 8020c3c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8020c40:	e0e1      	b.n	8020e06 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8020c42:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8020c44:	00db      	lsls	r3, r3, #3
 8020c46:	b29b      	uxth	r3, r3
 8020c48:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8020c4c:	4293      	cmp	r3, r2
 8020c4e:	bf28      	it	cs
 8020c50:	4613      	movcs	r3, r2
 8020c52:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8020c54:	f44f 7220 	mov.w	r2, #640	; 0x280
 8020c58:	2114      	movs	r1, #20
 8020c5a:	200e      	movs	r0, #14
 8020c5c:	f7f6 fd4e 	bl	80176fc <pbuf_alloc>
 8020c60:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8020c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c64:	2b00      	cmp	r3, #0
 8020c66:	f000 80d5 	beq.w	8020e14 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8020c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c6c:	895b      	ldrh	r3, [r3, #10]
 8020c6e:	2b13      	cmp	r3, #19
 8020c70:	d806      	bhi.n	8020c80 <ip4_frag+0xd0>
 8020c72:	4b6c      	ldr	r3, [pc, #432]	; (8020e24 <ip4_frag+0x274>)
 8020c74:	f44f 7249 	mov.w	r2, #804	; 0x324
 8020c78:	496d      	ldr	r1, [pc, #436]	; (8020e30 <ip4_frag+0x280>)
 8020c7a:	486c      	ldr	r0, [pc, #432]	; (8020e2c <ip4_frag+0x27c>)
 8020c7c:	f000 fb0a 	bl	8021294 <printf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8020c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c82:	685b      	ldr	r3, [r3, #4]
 8020c84:	2214      	movs	r2, #20
 8020c86:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8020c88:	4618      	mov	r0, r3
 8020c8a:	f000 fad3 	bl	8021234 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8020c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020c90:	685b      	ldr	r3, [r3, #4]
 8020c92:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8020c94:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8020c96:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8020c9a:	e064      	b.n	8020d66 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8020c9c:	68fb      	ldr	r3, [r7, #12]
 8020c9e:	895a      	ldrh	r2, [r3, #10]
 8020ca0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8020ca2:	1ad3      	subs	r3, r2, r3
 8020ca4:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8020ca6:	68fb      	ldr	r3, [r7, #12]
 8020ca8:	895b      	ldrh	r3, [r3, #10]
 8020caa:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8020cac:	429a      	cmp	r2, r3
 8020cae:	d906      	bls.n	8020cbe <ip4_frag+0x10e>
 8020cb0:	4b5c      	ldr	r3, [pc, #368]	; (8020e24 <ip4_frag+0x274>)
 8020cb2:	f240 322d 	movw	r2, #813	; 0x32d
 8020cb6:	495f      	ldr	r1, [pc, #380]	; (8020e34 <ip4_frag+0x284>)
 8020cb8:	485c      	ldr	r0, [pc, #368]	; (8020e2c <ip4_frag+0x27c>)
 8020cba:	f000 faeb 	bl	8021294 <printf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8020cbe:	8bfa      	ldrh	r2, [r7, #30]
 8020cc0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8020cc4:	4293      	cmp	r3, r2
 8020cc6:	bf28      	it	cs
 8020cc8:	4613      	movcs	r3, r2
 8020cca:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8020cce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8020cd2:	2b00      	cmp	r3, #0
 8020cd4:	d105      	bne.n	8020ce2 <ip4_frag+0x132>
        poff = 0;
 8020cd6:	2300      	movs	r3, #0
 8020cd8:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8020cda:	68fb      	ldr	r3, [r7, #12]
 8020cdc:	681b      	ldr	r3, [r3, #0]
 8020cde:	60fb      	str	r3, [r7, #12]
        continue;
 8020ce0:	e041      	b.n	8020d66 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8020ce2:	f7ff ff0d 	bl	8020b00 <ip_frag_alloc_pbuf_custom_ref>
 8020ce6:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8020ce8:	69bb      	ldr	r3, [r7, #24]
 8020cea:	2b00      	cmp	r3, #0
 8020cec:	d103      	bne.n	8020cf6 <ip4_frag+0x146>
        pbuf_free(rambuf);
 8020cee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8020cf0:	f7f6 ffe8 	bl	8017cc4 <pbuf_free>
        goto memerr;
 8020cf4:	e08f      	b.n	8020e16 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8020cf6:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8020cf8:	68fb      	ldr	r3, [r7, #12]
 8020cfa:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8020cfc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8020cfe:	4413      	add	r3, r2
 8020d00:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8020d04:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8020d08:	9201      	str	r2, [sp, #4]
 8020d0a:	9300      	str	r3, [sp, #0]
 8020d0c:	4603      	mov	r3, r0
 8020d0e:	2241      	movs	r2, #65	; 0x41
 8020d10:	2000      	movs	r0, #0
 8020d12:	f7f6 fe1d 	bl	8017950 <pbuf_alloced_custom>
 8020d16:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8020d18:	697b      	ldr	r3, [r7, #20]
 8020d1a:	2b00      	cmp	r3, #0
 8020d1c:	d106      	bne.n	8020d2c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8020d1e:	69b8      	ldr	r0, [r7, #24]
 8020d20:	f7ff fef6 	bl	8020b10 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8020d24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8020d26:	f7f6 ffcd 	bl	8017cc4 <pbuf_free>
        goto memerr;
 8020d2a:	e074      	b.n	8020e16 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8020d2c:	68f8      	ldr	r0, [r7, #12]
 8020d2e:	f7f7 f86f 	bl	8017e10 <pbuf_ref>
      pcr->original = p;
 8020d32:	69bb      	ldr	r3, [r7, #24]
 8020d34:	68fa      	ldr	r2, [r7, #12]
 8020d36:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8020d38:	69bb      	ldr	r3, [r7, #24]
 8020d3a:	4a3f      	ldr	r2, [pc, #252]	; (8020e38 <ip4_frag+0x288>)
 8020d3c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8020d3e:	6979      	ldr	r1, [r7, #20]
 8020d40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8020d42:	f7f7 f88d 	bl	8017e60 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8020d46:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8020d4a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8020d4e:	1ad3      	subs	r3, r2, r3
 8020d50:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8020d54:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8020d58:	2b00      	cmp	r3, #0
 8020d5a:	d004      	beq.n	8020d66 <ip4_frag+0x1b6>
        poff = 0;
 8020d5c:	2300      	movs	r3, #0
 8020d5e:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8020d60:	68fb      	ldr	r3, [r7, #12]
 8020d62:	681b      	ldr	r3, [r3, #0]
 8020d64:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8020d66:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8020d6a:	2b00      	cmp	r3, #0
 8020d6c:	d196      	bne.n	8020c9c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8020d6e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8020d70:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8020d74:	4413      	add	r3, r2
 8020d76:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8020d78:	68bb      	ldr	r3, [r7, #8]
 8020d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020d7c:	f1a3 0213 	sub.w	r2, r3, #19
 8020d80:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8020d84:	429a      	cmp	r2, r3
 8020d86:	bfcc      	ite	gt
 8020d88:	2301      	movgt	r3, #1
 8020d8a:	2300      	movle	r3, #0
 8020d8c:	b2db      	uxtb	r3, r3
 8020d8e:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8020d90:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8020d94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8020d98:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8020d9a:	6a3b      	ldr	r3, [r7, #32]
 8020d9c:	2b00      	cmp	r3, #0
 8020d9e:	d002      	beq.n	8020da6 <ip4_frag+0x1f6>
 8020da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020da2:	2b00      	cmp	r3, #0
 8020da4:	d003      	beq.n	8020dae <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8020da6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8020da8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8020dac:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8020dae:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8020db0:	4618      	mov	r0, r3
 8020db2:	f7f5 fb97 	bl	80164e4 <lwip_htons>
 8020db6:	4603      	mov	r3, r0
 8020db8:	461a      	mov	r2, r3
 8020dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020dbc:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8020dbe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8020dc0:	3314      	adds	r3, #20
 8020dc2:	b29b      	uxth	r3, r3
 8020dc4:	4618      	mov	r0, r3
 8020dc6:	f7f5 fb8d 	bl	80164e4 <lwip_htons>
 8020dca:	4603      	mov	r3, r0
 8020dcc:	461a      	mov	r2, r3
 8020dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020dd0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8020dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020dd4:	2200      	movs	r2, #0
 8020dd6:	729a      	strb	r2, [r3, #10]
 8020dd8:	2200      	movs	r2, #0
 8020dda:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8020ddc:	68bb      	ldr	r3, [r7, #8]
 8020dde:	695b      	ldr	r3, [r3, #20]
 8020de0:	687a      	ldr	r2, [r7, #4]
 8020de2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8020de4:	68b8      	ldr	r0, [r7, #8]
 8020de6:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8020de8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8020dea:	f7f6 ff6b 	bl	8017cc4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8020dee:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8020df2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8020df4:	1ad3      	subs	r3, r2, r3
 8020df6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8020dfa:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8020dfe:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8020e00:	4413      	add	r3, r2
 8020e02:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8020e06:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8020e0a:	2b00      	cmp	r3, #0
 8020e0c:	f47f af19 	bne.w	8020c42 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8020e10:	2300      	movs	r3, #0
 8020e12:	e002      	b.n	8020e1a <ip4_frag+0x26a>
      goto memerr;
 8020e14:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8020e16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8020e1a:	4618      	mov	r0, r3
 8020e1c:	3748      	adds	r7, #72	; 0x48
 8020e1e:	46bd      	mov	sp, r7
 8020e20:	bd80      	pop	{r7, pc}
 8020e22:	bf00      	nop
 8020e24:	0802a844 	.word	0x0802a844
 8020e28:	0802aa20 	.word	0x0802aa20
 8020e2c:	0802a88c 	.word	0x0802a88c
 8020e30:	0802aa3c 	.word	0x0802aa3c
 8020e34:	0802aa5c 	.word	0x0802aa5c
 8020e38:	08020b49 	.word	0x08020b49

08020e3c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8020e3c:	b580      	push	{r7, lr}
 8020e3e:	b086      	sub	sp, #24
 8020e40:	af00      	add	r7, sp, #0
 8020e42:	6078      	str	r0, [r7, #4]
 8020e44:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8020e46:	230e      	movs	r3, #14
 8020e48:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8020e4a:	687b      	ldr	r3, [r7, #4]
 8020e4c:	895b      	ldrh	r3, [r3, #10]
 8020e4e:	2b0e      	cmp	r3, #14
 8020e50:	d96e      	bls.n	8020f30 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8020e52:	687b      	ldr	r3, [r7, #4]
 8020e54:	7bdb      	ldrb	r3, [r3, #15]
 8020e56:	2b00      	cmp	r3, #0
 8020e58:	d106      	bne.n	8020e68 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8020e5a:	683b      	ldr	r3, [r7, #0]
 8020e5c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8020e60:	3301      	adds	r3, #1
 8020e62:	b2da      	uxtb	r2, r3
 8020e64:	687b      	ldr	r3, [r7, #4]
 8020e66:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8020e68:	687b      	ldr	r3, [r7, #4]
 8020e6a:	685b      	ldr	r3, [r3, #4]
 8020e6c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8020e6e:	693b      	ldr	r3, [r7, #16]
 8020e70:	7b1a      	ldrb	r2, [r3, #12]
 8020e72:	7b5b      	ldrb	r3, [r3, #13]
 8020e74:	021b      	lsls	r3, r3, #8
 8020e76:	4313      	orrs	r3, r2
 8020e78:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8020e7a:	693b      	ldr	r3, [r7, #16]
 8020e7c:	781b      	ldrb	r3, [r3, #0]
 8020e7e:	f003 0301 	and.w	r3, r3, #1
 8020e82:	2b00      	cmp	r3, #0
 8020e84:	d023      	beq.n	8020ece <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8020e86:	693b      	ldr	r3, [r7, #16]
 8020e88:	781b      	ldrb	r3, [r3, #0]
 8020e8a:	2b01      	cmp	r3, #1
 8020e8c:	d10f      	bne.n	8020eae <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8020e8e:	693b      	ldr	r3, [r7, #16]
 8020e90:	785b      	ldrb	r3, [r3, #1]
 8020e92:	2b00      	cmp	r3, #0
 8020e94:	d11b      	bne.n	8020ece <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8020e96:	693b      	ldr	r3, [r7, #16]
 8020e98:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8020e9a:	2b5e      	cmp	r3, #94	; 0x5e
 8020e9c:	d117      	bne.n	8020ece <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8020e9e:	687b      	ldr	r3, [r7, #4]
 8020ea0:	7b5b      	ldrb	r3, [r3, #13]
 8020ea2:	f043 0310 	orr.w	r3, r3, #16
 8020ea6:	b2da      	uxtb	r2, r3
 8020ea8:	687b      	ldr	r3, [r7, #4]
 8020eaa:	735a      	strb	r2, [r3, #13]
 8020eac:	e00f      	b.n	8020ece <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8020eae:	693b      	ldr	r3, [r7, #16]
 8020eb0:	2206      	movs	r2, #6
 8020eb2:	4928      	ldr	r1, [pc, #160]	; (8020f54 <ethernet_input+0x118>)
 8020eb4:	4618      	mov	r0, r3
 8020eb6:	f000 f9ad 	bl	8021214 <memcmp>
 8020eba:	4603      	mov	r3, r0
 8020ebc:	2b00      	cmp	r3, #0
 8020ebe:	d106      	bne.n	8020ece <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8020ec0:	687b      	ldr	r3, [r7, #4]
 8020ec2:	7b5b      	ldrb	r3, [r3, #13]
 8020ec4:	f043 0308 	orr.w	r3, r3, #8
 8020ec8:	b2da      	uxtb	r2, r3
 8020eca:	687b      	ldr	r3, [r7, #4]
 8020ecc:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8020ece:	89fb      	ldrh	r3, [r7, #14]
 8020ed0:	2b08      	cmp	r3, #8
 8020ed2:	d003      	beq.n	8020edc <ethernet_input+0xa0>
 8020ed4:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8020ed8:	d014      	beq.n	8020f04 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8020eda:	e032      	b.n	8020f42 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8020edc:	683b      	ldr	r3, [r7, #0]
 8020ede:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8020ee2:	f003 0308 	and.w	r3, r3, #8
 8020ee6:	2b00      	cmp	r3, #0
 8020ee8:	d024      	beq.n	8020f34 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8020eea:	8afb      	ldrh	r3, [r7, #22]
 8020eec:	4619      	mov	r1, r3
 8020eee:	6878      	ldr	r0, [r7, #4]
 8020ef0:	f7f6 fe62 	bl	8017bb8 <pbuf_remove_header>
 8020ef4:	4603      	mov	r3, r0
 8020ef6:	2b00      	cmp	r3, #0
 8020ef8:	d11e      	bne.n	8020f38 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8020efa:	6839      	ldr	r1, [r7, #0]
 8020efc:	6878      	ldr	r0, [r7, #4]
 8020efe:	f7fe ff21 	bl	801fd44 <ip4_input>
      break;
 8020f02:	e013      	b.n	8020f2c <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8020f04:	683b      	ldr	r3, [r7, #0]
 8020f06:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8020f0a:	f003 0308 	and.w	r3, r3, #8
 8020f0e:	2b00      	cmp	r3, #0
 8020f10:	d014      	beq.n	8020f3c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8020f12:	8afb      	ldrh	r3, [r7, #22]
 8020f14:	4619      	mov	r1, r3
 8020f16:	6878      	ldr	r0, [r7, #4]
 8020f18:	f7f6 fe4e 	bl	8017bb8 <pbuf_remove_header>
 8020f1c:	4603      	mov	r3, r0
 8020f1e:	2b00      	cmp	r3, #0
 8020f20:	d10e      	bne.n	8020f40 <ethernet_input+0x104>
        etharp_input(p, netif);
 8020f22:	6839      	ldr	r1, [r7, #0]
 8020f24:	6878      	ldr	r0, [r7, #4]
 8020f26:	f7fe f8c1 	bl	801f0ac <etharp_input>
      break;
 8020f2a:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8020f2c:	2300      	movs	r3, #0
 8020f2e:	e00c      	b.n	8020f4a <ethernet_input+0x10e>
    goto free_and_return;
 8020f30:	bf00      	nop
 8020f32:	e006      	b.n	8020f42 <ethernet_input+0x106>
        goto free_and_return;
 8020f34:	bf00      	nop
 8020f36:	e004      	b.n	8020f42 <ethernet_input+0x106>
        goto free_and_return;
 8020f38:	bf00      	nop
 8020f3a:	e002      	b.n	8020f42 <ethernet_input+0x106>
        goto free_and_return;
 8020f3c:	bf00      	nop
 8020f3e:	e000      	b.n	8020f42 <ethernet_input+0x106>
        goto free_and_return;
 8020f40:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8020f42:	6878      	ldr	r0, [r7, #4]
 8020f44:	f7f6 febe 	bl	8017cc4 <pbuf_free>
  return ERR_OK;
 8020f48:	2300      	movs	r3, #0
}
 8020f4a:	4618      	mov	r0, r3
 8020f4c:	3718      	adds	r7, #24
 8020f4e:	46bd      	mov	sp, r7
 8020f50:	bd80      	pop	{r7, pc}
 8020f52:	bf00      	nop
 8020f54:	08072dc8 	.word	0x08072dc8

08020f58 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8020f58:	b580      	push	{r7, lr}
 8020f5a:	b086      	sub	sp, #24
 8020f5c:	af00      	add	r7, sp, #0
 8020f5e:	60f8      	str	r0, [r7, #12]
 8020f60:	60b9      	str	r1, [r7, #8]
 8020f62:	607a      	str	r2, [r7, #4]
 8020f64:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8020f66:	8c3b      	ldrh	r3, [r7, #32]
 8020f68:	4618      	mov	r0, r3
 8020f6a:	f7f5 fabb 	bl	80164e4 <lwip_htons>
 8020f6e:	4603      	mov	r3, r0
 8020f70:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8020f72:	210e      	movs	r1, #14
 8020f74:	68b8      	ldr	r0, [r7, #8]
 8020f76:	f7f6 fe0f 	bl	8017b98 <pbuf_add_header>
 8020f7a:	4603      	mov	r3, r0
 8020f7c:	2b00      	cmp	r3, #0
 8020f7e:	d125      	bne.n	8020fcc <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8020f80:	68bb      	ldr	r3, [r7, #8]
 8020f82:	685b      	ldr	r3, [r3, #4]
 8020f84:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8020f86:	693b      	ldr	r3, [r7, #16]
 8020f88:	8afa      	ldrh	r2, [r7, #22]
 8020f8a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8020f8c:	693b      	ldr	r3, [r7, #16]
 8020f8e:	2206      	movs	r2, #6
 8020f90:	6839      	ldr	r1, [r7, #0]
 8020f92:	4618      	mov	r0, r3
 8020f94:	f000 f94e 	bl	8021234 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8020f98:	693b      	ldr	r3, [r7, #16]
 8020f9a:	3306      	adds	r3, #6
 8020f9c:	2206      	movs	r2, #6
 8020f9e:	6879      	ldr	r1, [r7, #4]
 8020fa0:	4618      	mov	r0, r3
 8020fa2:	f000 f947 	bl	8021234 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8020fa6:	68fb      	ldr	r3, [r7, #12]
 8020fa8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8020fac:	2b06      	cmp	r3, #6
 8020fae:	d006      	beq.n	8020fbe <ethernet_output+0x66>
 8020fb0:	4b0a      	ldr	r3, [pc, #40]	; (8020fdc <ethernet_output+0x84>)
 8020fb2:	f44f 7299 	mov.w	r2, #306	; 0x132
 8020fb6:	490a      	ldr	r1, [pc, #40]	; (8020fe0 <ethernet_output+0x88>)
 8020fb8:	480a      	ldr	r0, [pc, #40]	; (8020fe4 <ethernet_output+0x8c>)
 8020fba:	f000 f96b 	bl	8021294 <printf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8020fbe:	68fb      	ldr	r3, [r7, #12]
 8020fc0:	699b      	ldr	r3, [r3, #24]
 8020fc2:	68b9      	ldr	r1, [r7, #8]
 8020fc4:	68f8      	ldr	r0, [r7, #12]
 8020fc6:	4798      	blx	r3
 8020fc8:	4603      	mov	r3, r0
 8020fca:	e002      	b.n	8020fd2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8020fcc:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8020fce:	f06f 0301 	mvn.w	r3, #1
}
 8020fd2:	4618      	mov	r0, r3
 8020fd4:	3718      	adds	r7, #24
 8020fd6:	46bd      	mov	sp, r7
 8020fd8:	bd80      	pop	{r7, pc}
 8020fda:	bf00      	nop
 8020fdc:	0802aa6c 	.word	0x0802aa6c
 8020fe0:	0802aaa4 	.word	0x0802aaa4
 8020fe4:	0802aad8 	.word	0x0802aad8

08020fe8 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8020fe8:	b580      	push	{r7, lr}
 8020fea:	b082      	sub	sp, #8
 8020fec:	af00      	add	r7, sp, #0
 8020fee:	6078      	str	r0, [r7, #4]
 8020ff0:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8020ff2:	683b      	ldr	r3, [r7, #0]
 8020ff4:	2200      	movs	r2, #0
 8020ff6:	2104      	movs	r1, #4
 8020ff8:	4618      	mov	r0, r3
 8020ffa:	f7ef fd9d 	bl	8010b38 <osMessageQueueNew>
 8020ffe:	4602      	mov	r2, r0
 8021000:	687b      	ldr	r3, [r7, #4]
 8021002:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8021004:	687b      	ldr	r3, [r7, #4]
 8021006:	681b      	ldr	r3, [r3, #0]
 8021008:	2b00      	cmp	r3, #0
 802100a:	d102      	bne.n	8021012 <sys_mbox_new+0x2a>
    return ERR_MEM;
 802100c:	f04f 33ff 	mov.w	r3, #4294967295
 8021010:	e000      	b.n	8021014 <sys_mbox_new+0x2c>

  return ERR_OK;
 8021012:	2300      	movs	r3, #0
}
 8021014:	4618      	mov	r0, r3
 8021016:	3708      	adds	r7, #8
 8021018:	46bd      	mov	sp, r7
 802101a:	bd80      	pop	{r7, pc}

0802101c <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 802101c:	b580      	push	{r7, lr}
 802101e:	b084      	sub	sp, #16
 8021020:	af00      	add	r7, sp, #0
 8021022:	6078      	str	r0, [r7, #4]
 8021024:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8021026:	687b      	ldr	r3, [r7, #4]
 8021028:	6818      	ldr	r0, [r3, #0]
 802102a:	4639      	mov	r1, r7
 802102c:	2300      	movs	r3, #0
 802102e:	2200      	movs	r2, #0
 8021030:	f7ef fdf6 	bl	8010c20 <osMessageQueuePut>
 8021034:	4603      	mov	r3, r0
 8021036:	2b00      	cmp	r3, #0
 8021038:	d102      	bne.n	8021040 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 802103a:	2300      	movs	r3, #0
 802103c:	73fb      	strb	r3, [r7, #15]
 802103e:	e001      	b.n	8021044 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8021040:	23ff      	movs	r3, #255	; 0xff
 8021042:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8021044:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8021048:	4618      	mov	r0, r3
 802104a:	3710      	adds	r7, #16
 802104c:	46bd      	mov	sp, r7
 802104e:	bd80      	pop	{r7, pc}

08021050 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8021050:	b580      	push	{r7, lr}
 8021052:	b086      	sub	sp, #24
 8021054:	af00      	add	r7, sp, #0
 8021056:	60f8      	str	r0, [r7, #12]
 8021058:	60b9      	str	r1, [r7, #8]
 802105a:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 802105c:	f7ef fa58 	bl	8010510 <osKernelGetTickCount>
 8021060:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8021062:	687b      	ldr	r3, [r7, #4]
 8021064:	2b00      	cmp	r3, #0
 8021066:	d013      	beq.n	8021090 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8021068:	68fb      	ldr	r3, [r7, #12]
 802106a:	6818      	ldr	r0, [r3, #0]
 802106c:	687b      	ldr	r3, [r7, #4]
 802106e:	2200      	movs	r2, #0
 8021070:	68b9      	ldr	r1, [r7, #8]
 8021072:	f7ef fe35 	bl	8010ce0 <osMessageQueueGet>
 8021076:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 8021078:	693b      	ldr	r3, [r7, #16]
 802107a:	2b00      	cmp	r3, #0
 802107c:	d105      	bne.n	802108a <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 802107e:	f7ef fa47 	bl	8010510 <osKernelGetTickCount>
 8021082:	4602      	mov	r2, r0
 8021084:	697b      	ldr	r3, [r7, #20]
 8021086:	1ad3      	subs	r3, r2, r3
 8021088:	e00f      	b.n	80210aa <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 802108a:	f04f 33ff 	mov.w	r3, #4294967295
 802108e:	e00c      	b.n	80210aa <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8021090:	68fb      	ldr	r3, [r7, #12]
 8021092:	6818      	ldr	r0, [r3, #0]
 8021094:	f04f 33ff 	mov.w	r3, #4294967295
 8021098:	2200      	movs	r2, #0
 802109a:	68b9      	ldr	r1, [r7, #8]
 802109c:	f7ef fe20 	bl	8010ce0 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 80210a0:	f7ef fa36 	bl	8010510 <osKernelGetTickCount>
 80210a4:	4602      	mov	r2, r0
 80210a6:	697b      	ldr	r3, [r7, #20]
 80210a8:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 80210aa:	4618      	mov	r0, r3
 80210ac:	3718      	adds	r7, #24
 80210ae:	46bd      	mov	sp, r7
 80210b0:	bd80      	pop	{r7, pc}

080210b2 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 80210b2:	b480      	push	{r7}
 80210b4:	b083      	sub	sp, #12
 80210b6:	af00      	add	r7, sp, #0
 80210b8:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 80210ba:	687b      	ldr	r3, [r7, #4]
 80210bc:	681b      	ldr	r3, [r3, #0]
 80210be:	2b00      	cmp	r3, #0
 80210c0:	d101      	bne.n	80210c6 <sys_mbox_valid+0x14>
    return 0;
 80210c2:	2300      	movs	r3, #0
 80210c4:	e000      	b.n	80210c8 <sys_mbox_valid+0x16>
  else
    return 1;
 80210c6:	2301      	movs	r3, #1
}
 80210c8:	4618      	mov	r0, r3
 80210ca:	370c      	adds	r7, #12
 80210cc:	46bd      	mov	sp, r7
 80210ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80210d2:	4770      	bx	lr

080210d4 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 80210d4:	b580      	push	{r7, lr}
 80210d6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 80210d8:	2000      	movs	r0, #0
 80210da:	f7ef fadb 	bl	8010694 <osMutexNew>
 80210de:	4603      	mov	r3, r0
 80210e0:	4a01      	ldr	r2, [pc, #4]	; (80210e8 <sys_init+0x14>)
 80210e2:	6013      	str	r3, [r2, #0]
#endif
}
 80210e4:	bf00      	nop
 80210e6:	bd80      	pop	{r7, pc}
 80210e8:	20021f88 	.word	0x20021f88

080210ec <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 80210ec:	b580      	push	{r7, lr}
 80210ee:	b082      	sub	sp, #8
 80210f0:	af00      	add	r7, sp, #0
 80210f2:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 80210f4:	2000      	movs	r0, #0
 80210f6:	f7ef facd 	bl	8010694 <osMutexNew>
 80210fa:	4602      	mov	r2, r0
 80210fc:	687b      	ldr	r3, [r7, #4]
 80210fe:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 8021100:	687b      	ldr	r3, [r7, #4]
 8021102:	681b      	ldr	r3, [r3, #0]
 8021104:	2b00      	cmp	r3, #0
 8021106:	d102      	bne.n	802110e <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8021108:	f04f 33ff 	mov.w	r3, #4294967295
 802110c:	e000      	b.n	8021110 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 802110e:	2300      	movs	r3, #0
}
 8021110:	4618      	mov	r0, r3
 8021112:	3708      	adds	r7, #8
 8021114:	46bd      	mov	sp, r7
 8021116:	bd80      	pop	{r7, pc}

08021118 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8021118:	b580      	push	{r7, lr}
 802111a:	b082      	sub	sp, #8
 802111c:	af00      	add	r7, sp, #0
 802111e:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8021120:	687b      	ldr	r3, [r7, #4]
 8021122:	681b      	ldr	r3, [r3, #0]
 8021124:	f04f 31ff 	mov.w	r1, #4294967295
 8021128:	4618      	mov	r0, r3
 802112a:	f7ef fb39 	bl	80107a0 <osMutexAcquire>
#endif
}
 802112e:	bf00      	nop
 8021130:	3708      	adds	r7, #8
 8021132:	46bd      	mov	sp, r7
 8021134:	bd80      	pop	{r7, pc}

08021136 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8021136:	b580      	push	{r7, lr}
 8021138:	b082      	sub	sp, #8
 802113a:	af00      	add	r7, sp, #0
 802113c:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 802113e:	687b      	ldr	r3, [r7, #4]
 8021140:	681b      	ldr	r3, [r3, #0]
 8021142:	4618      	mov	r0, r3
 8021144:	f7ef fb77 	bl	8010836 <osMutexRelease>
}
 8021148:	bf00      	nop
 802114a:	3708      	adds	r7, #8
 802114c:	46bd      	mov	sp, r7
 802114e:	bd80      	pop	{r7, pc}

08021150 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8021150:	b580      	push	{r7, lr}
 8021152:	b08e      	sub	sp, #56	; 0x38
 8021154:	af00      	add	r7, sp, #0
 8021156:	60f8      	str	r0, [r7, #12]
 8021158:	60b9      	str	r1, [r7, #8]
 802115a:	607a      	str	r2, [r7, #4]
 802115c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 802115e:	f107 0314 	add.w	r3, r7, #20
 8021162:	2224      	movs	r2, #36	; 0x24
 8021164:	2100      	movs	r1, #0
 8021166:	4618      	mov	r0, r3
 8021168:	f000 f88c 	bl	8021284 <memset>
 802116c:	68fb      	ldr	r3, [r7, #12]
 802116e:	617b      	str	r3, [r7, #20]
 8021170:	683b      	ldr	r3, [r7, #0]
 8021172:	62bb      	str	r3, [r7, #40]	; 0x28
 8021174:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8021176:	62fb      	str	r3, [r7, #44]	; 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8021178:	f107 0314 	add.w	r3, r7, #20
 802117c:	461a      	mov	r2, r3
 802117e:	6879      	ldr	r1, [r7, #4]
 8021180:	68b8      	ldr	r0, [r7, #8]
 8021182:	f7ef f9da 	bl	801053a <osThreadNew>
 8021186:	4603      	mov	r3, r0
#endif
}
 8021188:	4618      	mov	r0, r3
 802118a:	3738      	adds	r7, #56	; 0x38
 802118c:	46bd      	mov	sp, r7
 802118e:	bd80      	pop	{r7, pc}

08021190 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8021190:	b580      	push	{r7, lr}
 8021192:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8021194:	4b04      	ldr	r3, [pc, #16]	; (80211a8 <sys_arch_protect+0x18>)
 8021196:	681b      	ldr	r3, [r3, #0]
 8021198:	f04f 31ff 	mov.w	r1, #4294967295
 802119c:	4618      	mov	r0, r3
 802119e:	f7ef faff 	bl	80107a0 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 80211a2:	2301      	movs	r3, #1
}
 80211a4:	4618      	mov	r0, r3
 80211a6:	bd80      	pop	{r7, pc}
 80211a8:	20021f88 	.word	0x20021f88

080211ac <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 80211ac:	b580      	push	{r7, lr}
 80211ae:	b082      	sub	sp, #8
 80211b0:	af00      	add	r7, sp, #0
 80211b2:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 80211b4:	4b04      	ldr	r3, [pc, #16]	; (80211c8 <sys_arch_unprotect+0x1c>)
 80211b6:	681b      	ldr	r3, [r3, #0]
 80211b8:	4618      	mov	r0, r3
 80211ba:	f7ef fb3c 	bl	8010836 <osMutexRelease>
}
 80211be:	bf00      	nop
 80211c0:	3708      	adds	r7, #8
 80211c2:	46bd      	mov	sp, r7
 80211c4:	bd80      	pop	{r7, pc}
 80211c6:	bf00      	nop
 80211c8:	20021f88 	.word	0x20021f88

080211cc <__libc_init_array>:
 80211cc:	b570      	push	{r4, r5, r6, lr}
 80211ce:	4d0d      	ldr	r5, [pc, #52]	; (8021204 <__libc_init_array+0x38>)
 80211d0:	4c0d      	ldr	r4, [pc, #52]	; (8021208 <__libc_init_array+0x3c>)
 80211d2:	1b64      	subs	r4, r4, r5
 80211d4:	10a4      	asrs	r4, r4, #2
 80211d6:	2600      	movs	r6, #0
 80211d8:	42a6      	cmp	r6, r4
 80211da:	d109      	bne.n	80211f0 <__libc_init_array+0x24>
 80211dc:	4d0b      	ldr	r5, [pc, #44]	; (802120c <__libc_init_array+0x40>)
 80211de:	4c0c      	ldr	r4, [pc, #48]	; (8021210 <__libc_init_array+0x44>)
 80211e0:	f006 f84c 	bl	802727c <_init>
 80211e4:	1b64      	subs	r4, r4, r5
 80211e6:	10a4      	asrs	r4, r4, #2
 80211e8:	2600      	movs	r6, #0
 80211ea:	42a6      	cmp	r6, r4
 80211ec:	d105      	bne.n	80211fa <__libc_init_array+0x2e>
 80211ee:	bd70      	pop	{r4, r5, r6, pc}
 80211f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80211f4:	4798      	blx	r3
 80211f6:	3601      	adds	r6, #1
 80211f8:	e7ee      	b.n	80211d8 <__libc_init_array+0xc>
 80211fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80211fe:	4798      	blx	r3
 8021200:	3601      	adds	r6, #1
 8021202:	e7f2      	b.n	80211ea <__libc_init_array+0x1e>
 8021204:	08073194 	.word	0x08073194
 8021208:	08073194 	.word	0x08073194
 802120c:	08073194 	.word	0x08073194
 8021210:	0807319c 	.word	0x0807319c

08021214 <memcmp>:
 8021214:	b510      	push	{r4, lr}
 8021216:	3901      	subs	r1, #1
 8021218:	4402      	add	r2, r0
 802121a:	4290      	cmp	r0, r2
 802121c:	d101      	bne.n	8021222 <memcmp+0xe>
 802121e:	2000      	movs	r0, #0
 8021220:	e005      	b.n	802122e <memcmp+0x1a>
 8021222:	7803      	ldrb	r3, [r0, #0]
 8021224:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8021228:	42a3      	cmp	r3, r4
 802122a:	d001      	beq.n	8021230 <memcmp+0x1c>
 802122c:	1b18      	subs	r0, r3, r4
 802122e:	bd10      	pop	{r4, pc}
 8021230:	3001      	adds	r0, #1
 8021232:	e7f2      	b.n	802121a <memcmp+0x6>

08021234 <memcpy>:
 8021234:	440a      	add	r2, r1
 8021236:	4291      	cmp	r1, r2
 8021238:	f100 33ff 	add.w	r3, r0, #4294967295
 802123c:	d100      	bne.n	8021240 <memcpy+0xc>
 802123e:	4770      	bx	lr
 8021240:	b510      	push	{r4, lr}
 8021242:	f811 4b01 	ldrb.w	r4, [r1], #1
 8021246:	f803 4f01 	strb.w	r4, [r3, #1]!
 802124a:	4291      	cmp	r1, r2
 802124c:	d1f9      	bne.n	8021242 <memcpy+0xe>
 802124e:	bd10      	pop	{r4, pc}

08021250 <memmove>:
 8021250:	4288      	cmp	r0, r1
 8021252:	b510      	push	{r4, lr}
 8021254:	eb01 0402 	add.w	r4, r1, r2
 8021258:	d902      	bls.n	8021260 <memmove+0x10>
 802125a:	4284      	cmp	r4, r0
 802125c:	4623      	mov	r3, r4
 802125e:	d807      	bhi.n	8021270 <memmove+0x20>
 8021260:	1e43      	subs	r3, r0, #1
 8021262:	42a1      	cmp	r1, r4
 8021264:	d008      	beq.n	8021278 <memmove+0x28>
 8021266:	f811 2b01 	ldrb.w	r2, [r1], #1
 802126a:	f803 2f01 	strb.w	r2, [r3, #1]!
 802126e:	e7f8      	b.n	8021262 <memmove+0x12>
 8021270:	4402      	add	r2, r0
 8021272:	4601      	mov	r1, r0
 8021274:	428a      	cmp	r2, r1
 8021276:	d100      	bne.n	802127a <memmove+0x2a>
 8021278:	bd10      	pop	{r4, pc}
 802127a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802127e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8021282:	e7f7      	b.n	8021274 <memmove+0x24>

08021284 <memset>:
 8021284:	4402      	add	r2, r0
 8021286:	4603      	mov	r3, r0
 8021288:	4293      	cmp	r3, r2
 802128a:	d100      	bne.n	802128e <memset+0xa>
 802128c:	4770      	bx	lr
 802128e:	f803 1b01 	strb.w	r1, [r3], #1
 8021292:	e7f9      	b.n	8021288 <memset+0x4>

08021294 <printf>:
 8021294:	b40f      	push	{r0, r1, r2, r3}
 8021296:	b507      	push	{r0, r1, r2, lr}
 8021298:	4906      	ldr	r1, [pc, #24]	; (80212b4 <printf+0x20>)
 802129a:	ab04      	add	r3, sp, #16
 802129c:	6808      	ldr	r0, [r1, #0]
 802129e:	f853 2b04 	ldr.w	r2, [r3], #4
 80212a2:	6881      	ldr	r1, [r0, #8]
 80212a4:	9301      	str	r3, [sp, #4]
 80212a6:	f001 fa7f 	bl	80227a8 <_vfprintf_r>
 80212aa:	b003      	add	sp, #12
 80212ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80212b0:	b004      	add	sp, #16
 80212b2:	4770      	bx	lr
 80212b4:	200095a4 	.word	0x200095a4

080212b8 <_puts_r>:
 80212b8:	b530      	push	{r4, r5, lr}
 80212ba:	4605      	mov	r5, r0
 80212bc:	b089      	sub	sp, #36	; 0x24
 80212be:	4608      	mov	r0, r1
 80212c0:	460c      	mov	r4, r1
 80212c2:	f7de ff95 	bl	80001f0 <strlen>
 80212c6:	4b1e      	ldr	r3, [pc, #120]	; (8021340 <_puts_r+0x88>)
 80212c8:	9306      	str	r3, [sp, #24]
 80212ca:	2301      	movs	r3, #1
 80212cc:	e9cd 4004 	strd	r4, r0, [sp, #16]
 80212d0:	9307      	str	r3, [sp, #28]
 80212d2:	4418      	add	r0, r3
 80212d4:	ab04      	add	r3, sp, #16
 80212d6:	9301      	str	r3, [sp, #4]
 80212d8:	2302      	movs	r3, #2
 80212da:	9302      	str	r3, [sp, #8]
 80212dc:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80212de:	68ac      	ldr	r4, [r5, #8]
 80212e0:	9003      	str	r0, [sp, #12]
 80212e2:	b913      	cbnz	r3, 80212ea <_puts_r+0x32>
 80212e4:	4628      	mov	r0, r5
 80212e6:	f003 fca5 	bl	8024c34 <__sinit>
 80212ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80212ec:	07db      	lsls	r3, r3, #31
 80212ee:	d405      	bmi.n	80212fc <_puts_r+0x44>
 80212f0:	89a3      	ldrh	r3, [r4, #12]
 80212f2:	0598      	lsls	r0, r3, #22
 80212f4:	d402      	bmi.n	80212fc <_puts_r+0x44>
 80212f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80212f8:	f003 ff5c 	bl	80251b4 <__retarget_lock_acquire_recursive>
 80212fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021300:	0499      	lsls	r1, r3, #18
 8021302:	d406      	bmi.n	8021312 <_puts_r+0x5a>
 8021304:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8021308:	81a3      	strh	r3, [r4, #12]
 802130a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802130c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8021310:	6663      	str	r3, [r4, #100]	; 0x64
 8021312:	4628      	mov	r0, r5
 8021314:	aa01      	add	r2, sp, #4
 8021316:	4621      	mov	r1, r4
 8021318:	f003 fddc 	bl	8024ed4 <__sfvwrite_r>
 802131c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802131e:	2800      	cmp	r0, #0
 8021320:	bf14      	ite	ne
 8021322:	f04f 35ff 	movne.w	r5, #4294967295
 8021326:	250a      	moveq	r5, #10
 8021328:	07da      	lsls	r2, r3, #31
 802132a:	d405      	bmi.n	8021338 <_puts_r+0x80>
 802132c:	89a3      	ldrh	r3, [r4, #12]
 802132e:	059b      	lsls	r3, r3, #22
 8021330:	d402      	bmi.n	8021338 <_puts_r+0x80>
 8021332:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8021334:	f003 ff3f 	bl	80251b6 <__retarget_lock_release_recursive>
 8021338:	4628      	mov	r0, r5
 802133a:	b009      	add	sp, #36	; 0x24
 802133c:	bd30      	pop	{r4, r5, pc}
 802133e:	bf00      	nop
 8021340:	0807317e 	.word	0x0807317e

08021344 <puts>:
 8021344:	4b02      	ldr	r3, [pc, #8]	; (8021350 <puts+0xc>)
 8021346:	4601      	mov	r1, r0
 8021348:	6818      	ldr	r0, [r3, #0]
 802134a:	f7ff bfb5 	b.w	80212b8 <_puts_r>
 802134e:	bf00      	nop
 8021350:	200095a4 	.word	0x200095a4

08021354 <rand>:
 8021354:	4b0a      	ldr	r3, [pc, #40]	; (8021380 <rand+0x2c>)
 8021356:	4a0b      	ldr	r2, [pc, #44]	; (8021384 <rand+0x30>)
 8021358:	490b      	ldr	r1, [pc, #44]	; (8021388 <rand+0x34>)
 802135a:	b510      	push	{r4, lr}
 802135c:	681c      	ldr	r4, [r3, #0]
 802135e:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8021362:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8021366:	4342      	muls	r2, r0
 8021368:	fb01 2203 	mla	r2, r1, r3, r2
 802136c:	fba0 0101 	umull	r0, r1, r0, r1
 8021370:	1c43      	adds	r3, r0, #1
 8021372:	eb42 0001 	adc.w	r0, r2, r1
 8021376:	e9c4 302a 	strd	r3, r0, [r4, #168]	; 0xa8
 802137a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 802137e:	bd10      	pop	{r4, pc}
 8021380:	200095a4 	.word	0x200095a4
 8021384:	5851f42d 	.word	0x5851f42d
 8021388:	4c957f2d 	.word	0x4c957f2d

0802138c <sprintf>:
 802138c:	b40e      	push	{r1, r2, r3}
 802138e:	b500      	push	{lr}
 8021390:	b09c      	sub	sp, #112	; 0x70
 8021392:	ab1d      	add	r3, sp, #116	; 0x74
 8021394:	9002      	str	r0, [sp, #8]
 8021396:	9006      	str	r0, [sp, #24]
 8021398:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 802139c:	4809      	ldr	r0, [pc, #36]	; (80213c4 <sprintf+0x38>)
 802139e:	9107      	str	r1, [sp, #28]
 80213a0:	9104      	str	r1, [sp, #16]
 80213a2:	4909      	ldr	r1, [pc, #36]	; (80213c8 <sprintf+0x3c>)
 80213a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80213a8:	9105      	str	r1, [sp, #20]
 80213aa:	6800      	ldr	r0, [r0, #0]
 80213ac:	9301      	str	r3, [sp, #4]
 80213ae:	a902      	add	r1, sp, #8
 80213b0:	f000 f816 	bl	80213e0 <_svfprintf_r>
 80213b4:	9b02      	ldr	r3, [sp, #8]
 80213b6:	2200      	movs	r2, #0
 80213b8:	701a      	strb	r2, [r3, #0]
 80213ba:	b01c      	add	sp, #112	; 0x70
 80213bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80213c0:	b003      	add	sp, #12
 80213c2:	4770      	bx	lr
 80213c4:	200095a4 	.word	0x200095a4
 80213c8:	ffff0208 	.word	0xffff0208

080213cc <strcpy>:
 80213cc:	4603      	mov	r3, r0
 80213ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80213d2:	f803 2b01 	strb.w	r2, [r3], #1
 80213d6:	2a00      	cmp	r2, #0
 80213d8:	d1f9      	bne.n	80213ce <strcpy+0x2>
 80213da:	4770      	bx	lr
 80213dc:	0000      	movs	r0, r0
	...

080213e0 <_svfprintf_r>:
 80213e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80213e4:	ed2d 8b04 	vpush	{d8-d9}
 80213e8:	b0cf      	sub	sp, #316	; 0x13c
 80213ea:	4688      	mov	r8, r1
 80213ec:	4691      	mov	r9, r2
 80213ee:	461e      	mov	r6, r3
 80213f0:	4682      	mov	sl, r0
 80213f2:	f003 fed9 	bl	80251a8 <_localeconv_r>
 80213f6:	6803      	ldr	r3, [r0, #0]
 80213f8:	9313      	str	r3, [sp, #76]	; 0x4c
 80213fa:	4618      	mov	r0, r3
 80213fc:	f7de fef8 	bl	80001f0 <strlen>
 8021400:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8021404:	900d      	str	r0, [sp, #52]	; 0x34
 8021406:	0618      	lsls	r0, r3, #24
 8021408:	d51a      	bpl.n	8021440 <_svfprintf_r+0x60>
 802140a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 802140e:	b9bb      	cbnz	r3, 8021440 <_svfprintf_r+0x60>
 8021410:	2140      	movs	r1, #64	; 0x40
 8021412:	4650      	mov	r0, sl
 8021414:	f003 ff3c 	bl	8025290 <_malloc_r>
 8021418:	f8c8 0000 	str.w	r0, [r8]
 802141c:	f8c8 0010 	str.w	r0, [r8, #16]
 8021420:	b958      	cbnz	r0, 802143a <_svfprintf_r+0x5a>
 8021422:	230c      	movs	r3, #12
 8021424:	f8ca 3000 	str.w	r3, [sl]
 8021428:	f04f 33ff 	mov.w	r3, #4294967295
 802142c:	930c      	str	r3, [sp, #48]	; 0x30
 802142e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8021430:	b04f      	add	sp, #316	; 0x13c
 8021432:	ecbd 8b04 	vpop	{d8-d9}
 8021436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802143a:	2340      	movs	r3, #64	; 0x40
 802143c:	f8c8 3014 	str.w	r3, [r8, #20]
 8021440:	ed9f 7b93 	vldr	d7, [pc, #588]	; 8021690 <_svfprintf_r+0x2b0>
 8021444:	2500      	movs	r5, #0
 8021446:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 802144a:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 802144e:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 8021452:	ac25      	add	r4, sp, #148	; 0x94
 8021454:	9422      	str	r4, [sp, #136]	; 0x88
 8021456:	9505      	str	r5, [sp, #20]
 8021458:	950a      	str	r5, [sp, #40]	; 0x28
 802145a:	9512      	str	r5, [sp, #72]	; 0x48
 802145c:	9514      	str	r5, [sp, #80]	; 0x50
 802145e:	950c      	str	r5, [sp, #48]	; 0x30
 8021460:	464b      	mov	r3, r9
 8021462:	461d      	mov	r5, r3
 8021464:	f813 2b01 	ldrb.w	r2, [r3], #1
 8021468:	b10a      	cbz	r2, 802146e <_svfprintf_r+0x8e>
 802146a:	2a25      	cmp	r2, #37	; 0x25
 802146c:	d1f9      	bne.n	8021462 <_svfprintf_r+0x82>
 802146e:	ebb5 0709 	subs.w	r7, r5, r9
 8021472:	d00d      	beq.n	8021490 <_svfprintf_r+0xb0>
 8021474:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8021476:	443b      	add	r3, r7
 8021478:	9324      	str	r3, [sp, #144]	; 0x90
 802147a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 802147c:	3301      	adds	r3, #1
 802147e:	2b07      	cmp	r3, #7
 8021480:	e9c4 9700 	strd	r9, r7, [r4]
 8021484:	9323      	str	r3, [sp, #140]	; 0x8c
 8021486:	dc79      	bgt.n	802157c <_svfprintf_r+0x19c>
 8021488:	3408      	adds	r4, #8
 802148a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802148c:	443b      	add	r3, r7
 802148e:	930c      	str	r3, [sp, #48]	; 0x30
 8021490:	782b      	ldrb	r3, [r5, #0]
 8021492:	2b00      	cmp	r3, #0
 8021494:	f001 8148 	beq.w	8022728 <_svfprintf_r+0x1348>
 8021498:	2300      	movs	r3, #0
 802149a:	f04f 32ff 	mov.w	r2, #4294967295
 802149e:	9204      	str	r2, [sp, #16]
 80214a0:	3501      	adds	r5, #1
 80214a2:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80214a6:	9310      	str	r3, [sp, #64]	; 0x40
 80214a8:	469b      	mov	fp, r3
 80214aa:	270a      	movs	r7, #10
 80214ac:	222b      	movs	r2, #43	; 0x2b
 80214ae:	462b      	mov	r3, r5
 80214b0:	f813 1b01 	ldrb.w	r1, [r3], #1
 80214b4:	9106      	str	r1, [sp, #24]
 80214b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80214b8:	9b06      	ldr	r3, [sp, #24]
 80214ba:	3b20      	subs	r3, #32
 80214bc:	2b5a      	cmp	r3, #90	; 0x5a
 80214be:	f200 85bf 	bhi.w	8022040 <_svfprintf_r+0xc60>
 80214c2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80214c6:	007e      	.short	0x007e
 80214c8:	05bd05bd 	.word	0x05bd05bd
 80214cc:	05bd0086 	.word	0x05bd0086
 80214d0:	05bd05bd 	.word	0x05bd05bd
 80214d4:	05bd0065 	.word	0x05bd0065
 80214d8:	008905bd 	.word	0x008905bd
 80214dc:	05bd0093 	.word	0x05bd0093
 80214e0:	00960090 	.word	0x00960090
 80214e4:	00b305bd 	.word	0x00b305bd
 80214e8:	00b600b6 	.word	0x00b600b6
 80214ec:	00b600b6 	.word	0x00b600b6
 80214f0:	00b600b6 	.word	0x00b600b6
 80214f4:	00b600b6 	.word	0x00b600b6
 80214f8:	05bd00b6 	.word	0x05bd00b6
 80214fc:	05bd05bd 	.word	0x05bd05bd
 8021500:	05bd05bd 	.word	0x05bd05bd
 8021504:	05bd05bd 	.word	0x05bd05bd
 8021508:	05bd012c 	.word	0x05bd012c
 802150c:	00fc00e9 	.word	0x00fc00e9
 8021510:	012c012c 	.word	0x012c012c
 8021514:	05bd012c 	.word	0x05bd012c
 8021518:	05bd05bd 	.word	0x05bd05bd
 802151c:	00c605bd 	.word	0x00c605bd
 8021520:	05bd05bd 	.word	0x05bd05bd
 8021524:	05bd0498 	.word	0x05bd0498
 8021528:	05bd05bd 	.word	0x05bd05bd
 802152c:	05bd04e2 	.word	0x05bd04e2
 8021530:	05bd0503 	.word	0x05bd0503
 8021534:	052505bd 	.word	0x052505bd
 8021538:	05bd05bd 	.word	0x05bd05bd
 802153c:	05bd05bd 	.word	0x05bd05bd
 8021540:	05bd05bd 	.word	0x05bd05bd
 8021544:	05bd05bd 	.word	0x05bd05bd
 8021548:	05bd012c 	.word	0x05bd012c
 802154c:	00fe00e9 	.word	0x00fe00e9
 8021550:	012c012c 	.word	0x012c012c
 8021554:	00c9012c 	.word	0x00c9012c
 8021558:	00dd00fe 	.word	0x00dd00fe
 802155c:	00d605bd 	.word	0x00d605bd
 8021560:	047305bd 	.word	0x047305bd
 8021564:	04d0049a 	.word	0x04d0049a
 8021568:	05bd00dd 	.word	0x05bd00dd
 802156c:	007c04e2 	.word	0x007c04e2
 8021570:	05bd0505 	.word	0x05bd0505
 8021574:	054405bd 	.word	0x054405bd
 8021578:	007c05bd 	.word	0x007c05bd
 802157c:	aa22      	add	r2, sp, #136	; 0x88
 802157e:	4641      	mov	r1, r8
 8021580:	4650      	mov	r0, sl
 8021582:	f004 fe45 	bl	8026210 <__ssprint_r>
 8021586:	2800      	cmp	r0, #0
 8021588:	f040 8137 	bne.w	80217fa <_svfprintf_r+0x41a>
 802158c:	ac25      	add	r4, sp, #148	; 0x94
 802158e:	e77c      	b.n	802148a <_svfprintf_r+0xaa>
 8021590:	4650      	mov	r0, sl
 8021592:	f003 fe09 	bl	80251a8 <_localeconv_r>
 8021596:	6843      	ldr	r3, [r0, #4]
 8021598:	9314      	str	r3, [sp, #80]	; 0x50
 802159a:	4618      	mov	r0, r3
 802159c:	f7de fe28 	bl	80001f0 <strlen>
 80215a0:	9012      	str	r0, [sp, #72]	; 0x48
 80215a2:	4650      	mov	r0, sl
 80215a4:	f003 fe00 	bl	80251a8 <_localeconv_r>
 80215a8:	6883      	ldr	r3, [r0, #8]
 80215aa:	930a      	str	r3, [sp, #40]	; 0x28
 80215ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80215ae:	222b      	movs	r2, #43	; 0x2b
 80215b0:	b12b      	cbz	r3, 80215be <_svfprintf_r+0x1de>
 80215b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80215b4:	b11b      	cbz	r3, 80215be <_svfprintf_r+0x1de>
 80215b6:	781b      	ldrb	r3, [r3, #0]
 80215b8:	b10b      	cbz	r3, 80215be <_svfprintf_r+0x1de>
 80215ba:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 80215be:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80215c0:	e775      	b.n	80214ae <_svfprintf_r+0xce>
 80215c2:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80215c6:	2b00      	cmp	r3, #0
 80215c8:	d1f9      	bne.n	80215be <_svfprintf_r+0x1de>
 80215ca:	2320      	movs	r3, #32
 80215cc:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80215d0:	e7f5      	b.n	80215be <_svfprintf_r+0x1de>
 80215d2:	f04b 0b01 	orr.w	fp, fp, #1
 80215d6:	e7f2      	b.n	80215be <_svfprintf_r+0x1de>
 80215d8:	f856 3b04 	ldr.w	r3, [r6], #4
 80215dc:	9310      	str	r3, [sp, #64]	; 0x40
 80215de:	2b00      	cmp	r3, #0
 80215e0:	daed      	bge.n	80215be <_svfprintf_r+0x1de>
 80215e2:	425b      	negs	r3, r3
 80215e4:	9310      	str	r3, [sp, #64]	; 0x40
 80215e6:	f04b 0b04 	orr.w	fp, fp, #4
 80215ea:	e7e8      	b.n	80215be <_svfprintf_r+0x1de>
 80215ec:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 80215f0:	e7e5      	b.n	80215be <_svfprintf_r+0x1de>
 80215f2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80215f4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80215f8:	9306      	str	r3, [sp, #24]
 80215fa:	2b2a      	cmp	r3, #42	; 0x2a
 80215fc:	d113      	bne.n	8021626 <_svfprintf_r+0x246>
 80215fe:	f856 0b04 	ldr.w	r0, [r6], #4
 8021602:	950b      	str	r5, [sp, #44]	; 0x2c
 8021604:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8021608:	9304      	str	r3, [sp, #16]
 802160a:	e7d8      	b.n	80215be <_svfprintf_r+0x1de>
 802160c:	9904      	ldr	r1, [sp, #16]
 802160e:	fb07 3301 	mla	r3, r7, r1, r3
 8021612:	9304      	str	r3, [sp, #16]
 8021614:	f815 3b01 	ldrb.w	r3, [r5], #1
 8021618:	9306      	str	r3, [sp, #24]
 802161a:	9b06      	ldr	r3, [sp, #24]
 802161c:	3b30      	subs	r3, #48	; 0x30
 802161e:	2b09      	cmp	r3, #9
 8021620:	d9f4      	bls.n	802160c <_svfprintf_r+0x22c>
 8021622:	950b      	str	r5, [sp, #44]	; 0x2c
 8021624:	e748      	b.n	80214b8 <_svfprintf_r+0xd8>
 8021626:	2300      	movs	r3, #0
 8021628:	9304      	str	r3, [sp, #16]
 802162a:	e7f6      	b.n	802161a <_svfprintf_r+0x23a>
 802162c:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8021630:	e7c5      	b.n	80215be <_svfprintf_r+0x1de>
 8021632:	2300      	movs	r3, #0
 8021634:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8021636:	9310      	str	r3, [sp, #64]	; 0x40
 8021638:	9b06      	ldr	r3, [sp, #24]
 802163a:	9910      	ldr	r1, [sp, #64]	; 0x40
 802163c:	3b30      	subs	r3, #48	; 0x30
 802163e:	fb07 3301 	mla	r3, r7, r1, r3
 8021642:	9310      	str	r3, [sp, #64]	; 0x40
 8021644:	f815 3b01 	ldrb.w	r3, [r5], #1
 8021648:	9306      	str	r3, [sp, #24]
 802164a:	3b30      	subs	r3, #48	; 0x30
 802164c:	2b09      	cmp	r3, #9
 802164e:	d9f3      	bls.n	8021638 <_svfprintf_r+0x258>
 8021650:	e7e7      	b.n	8021622 <_svfprintf_r+0x242>
 8021652:	f04b 0b08 	orr.w	fp, fp, #8
 8021656:	e7b2      	b.n	80215be <_svfprintf_r+0x1de>
 8021658:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802165a:	781b      	ldrb	r3, [r3, #0]
 802165c:	2b68      	cmp	r3, #104	; 0x68
 802165e:	bf01      	itttt	eq
 8021660:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 8021662:	3301      	addeq	r3, #1
 8021664:	930b      	streq	r3, [sp, #44]	; 0x2c
 8021666:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 802166a:	bf18      	it	ne
 802166c:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8021670:	e7a5      	b.n	80215be <_svfprintf_r+0x1de>
 8021672:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8021674:	781b      	ldrb	r3, [r3, #0]
 8021676:	2b6c      	cmp	r3, #108	; 0x6c
 8021678:	d105      	bne.n	8021686 <_svfprintf_r+0x2a6>
 802167a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802167c:	3301      	adds	r3, #1
 802167e:	930b      	str	r3, [sp, #44]	; 0x2c
 8021680:	f04b 0b20 	orr.w	fp, fp, #32
 8021684:	e79b      	b.n	80215be <_svfprintf_r+0x1de>
 8021686:	f04b 0b10 	orr.w	fp, fp, #16
 802168a:	e798      	b.n	80215be <_svfprintf_r+0x1de>
 802168c:	f3af 8000 	nop.w
	...
 8021698:	4632      	mov	r2, r6
 802169a:	2000      	movs	r0, #0
 802169c:	f852 3b04 	ldr.w	r3, [r2], #4
 80216a0:	9207      	str	r2, [sp, #28]
 80216a2:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 80216a6:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 80216aa:	2301      	movs	r3, #1
 80216ac:	e9cd 0008 	strd	r0, r0, [sp, #32]
 80216b0:	9003      	str	r0, [sp, #12]
 80216b2:	9304      	str	r3, [sp, #16]
 80216b4:	4606      	mov	r6, r0
 80216b6:	4605      	mov	r5, r0
 80216b8:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 80216bc:	e1bc      	b.n	8021a38 <_svfprintf_r+0x658>
 80216be:	f04b 0b10 	orr.w	fp, fp, #16
 80216c2:	f01b 0f20 	tst.w	fp, #32
 80216c6:	d012      	beq.n	80216ee <_svfprintf_r+0x30e>
 80216c8:	1df3      	adds	r3, r6, #7
 80216ca:	f023 0307 	bic.w	r3, r3, #7
 80216ce:	461a      	mov	r2, r3
 80216d0:	685d      	ldr	r5, [r3, #4]
 80216d2:	f852 6b08 	ldr.w	r6, [r2], #8
 80216d6:	9207      	str	r2, [sp, #28]
 80216d8:	2d00      	cmp	r5, #0
 80216da:	da06      	bge.n	80216ea <_svfprintf_r+0x30a>
 80216dc:	4276      	negs	r6, r6
 80216de:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80216e2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80216e6:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80216ea:	2301      	movs	r3, #1
 80216ec:	e396      	b.n	8021e1c <_svfprintf_r+0xa3c>
 80216ee:	4633      	mov	r3, r6
 80216f0:	f01b 0f10 	tst.w	fp, #16
 80216f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80216f8:	9307      	str	r3, [sp, #28]
 80216fa:	d002      	beq.n	8021702 <_svfprintf_r+0x322>
 80216fc:	462e      	mov	r6, r5
 80216fe:	17ed      	asrs	r5, r5, #31
 8021700:	e7ea      	b.n	80216d8 <_svfprintf_r+0x2f8>
 8021702:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8021706:	d003      	beq.n	8021710 <_svfprintf_r+0x330>
 8021708:	b22e      	sxth	r6, r5
 802170a:	f345 35c0 	sbfx	r5, r5, #15, #1
 802170e:	e7e3      	b.n	80216d8 <_svfprintf_r+0x2f8>
 8021710:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8021714:	d0f2      	beq.n	80216fc <_svfprintf_r+0x31c>
 8021716:	b26e      	sxtb	r6, r5
 8021718:	f345 15c0 	sbfx	r5, r5, #7, #1
 802171c:	e7dc      	b.n	80216d8 <_svfprintf_r+0x2f8>
 802171e:	3607      	adds	r6, #7
 8021720:	f026 0307 	bic.w	r3, r6, #7
 8021724:	ecb3 7b02 	vldmia	r3!, {d7}
 8021728:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 802172c:	9307      	str	r3, [sp, #28]
 802172e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8021730:	ee09 3a10 	vmov	s18, r3
 8021734:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8021736:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802173a:	ee09 3a90 	vmov	s19, r3
 802173e:	f04f 32ff 	mov.w	r2, #4294967295
 8021742:	4b3a      	ldr	r3, [pc, #232]	; (802182c <_svfprintf_r+0x44c>)
 8021744:	ec51 0b19 	vmov	r0, r1, d9
 8021748:	f7df fa00 	bl	8000b4c <__aeabi_dcmpun>
 802174c:	bb10      	cbnz	r0, 8021794 <_svfprintf_r+0x3b4>
 802174e:	4b37      	ldr	r3, [pc, #220]	; (802182c <_svfprintf_r+0x44c>)
 8021750:	ec51 0b19 	vmov	r0, r1, d9
 8021754:	f04f 32ff 	mov.w	r2, #4294967295
 8021758:	f7df f9da 	bl	8000b10 <__aeabi_dcmple>
 802175c:	b9d0      	cbnz	r0, 8021794 <_svfprintf_r+0x3b4>
 802175e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8021762:	2200      	movs	r2, #0
 8021764:	2300      	movs	r3, #0
 8021766:	f7df f9c9 	bl	8000afc <__aeabi_dcmplt>
 802176a:	b110      	cbz	r0, 8021772 <_svfprintf_r+0x392>
 802176c:	232d      	movs	r3, #45	; 0x2d
 802176e:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8021772:	4a2f      	ldr	r2, [pc, #188]	; (8021830 <_svfprintf_r+0x450>)
 8021774:	482f      	ldr	r0, [pc, #188]	; (8021834 <_svfprintf_r+0x454>)
 8021776:	9b06      	ldr	r3, [sp, #24]
 8021778:	2100      	movs	r1, #0
 802177a:	2b47      	cmp	r3, #71	; 0x47
 802177c:	bfd4      	ite	le
 802177e:	4691      	movle	r9, r2
 8021780:	4681      	movgt	r9, r0
 8021782:	2303      	movs	r3, #3
 8021784:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8021788:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 802178c:	2600      	movs	r6, #0
 802178e:	4633      	mov	r3, r6
 8021790:	f001 b800 	b.w	8022794 <_svfprintf_r+0x13b4>
 8021794:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8021798:	4610      	mov	r0, r2
 802179a:	4619      	mov	r1, r3
 802179c:	f7df f9d6 	bl	8000b4c <__aeabi_dcmpun>
 80217a0:	b140      	cbz	r0, 80217b4 <_svfprintf_r+0x3d4>
 80217a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80217a4:	4a24      	ldr	r2, [pc, #144]	; (8021838 <_svfprintf_r+0x458>)
 80217a6:	4825      	ldr	r0, [pc, #148]	; (802183c <_svfprintf_r+0x45c>)
 80217a8:	2b00      	cmp	r3, #0
 80217aa:	bfbc      	itt	lt
 80217ac:	232d      	movlt	r3, #45	; 0x2d
 80217ae:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 80217b2:	e7e0      	b.n	8021776 <_svfprintf_r+0x396>
 80217b4:	9b06      	ldr	r3, [sp, #24]
 80217b6:	f023 0320 	bic.w	r3, r3, #32
 80217ba:	2b41      	cmp	r3, #65	; 0x41
 80217bc:	9308      	str	r3, [sp, #32]
 80217be:	d125      	bne.n	802180c <_svfprintf_r+0x42c>
 80217c0:	2330      	movs	r3, #48	; 0x30
 80217c2:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 80217c6:	9b06      	ldr	r3, [sp, #24]
 80217c8:	2b61      	cmp	r3, #97	; 0x61
 80217ca:	bf0c      	ite	eq
 80217cc:	2378      	moveq	r3, #120	; 0x78
 80217ce:	2358      	movne	r3, #88	; 0x58
 80217d0:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 80217d4:	9b04      	ldr	r3, [sp, #16]
 80217d6:	2b63      	cmp	r3, #99	; 0x63
 80217d8:	f04b 0b02 	orr.w	fp, fp, #2
 80217dc:	dd30      	ble.n	8021840 <_svfprintf_r+0x460>
 80217de:	1c59      	adds	r1, r3, #1
 80217e0:	4650      	mov	r0, sl
 80217e2:	f003 fd55 	bl	8025290 <_malloc_r>
 80217e6:	4681      	mov	r9, r0
 80217e8:	2800      	cmp	r0, #0
 80217ea:	f040 81fd 	bne.w	8021be8 <_svfprintf_r+0x808>
 80217ee:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80217f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80217f6:	f8a8 300c 	strh.w	r3, [r8, #12]
 80217fa:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80217fe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8021802:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8021804:	bf18      	it	ne
 8021806:	f04f 33ff 	movne.w	r3, #4294967295
 802180a:	e60f      	b.n	802142c <_svfprintf_r+0x4c>
 802180c:	9b04      	ldr	r3, [sp, #16]
 802180e:	3301      	adds	r3, #1
 8021810:	f000 81ec 	beq.w	8021bec <_svfprintf_r+0x80c>
 8021814:	9b08      	ldr	r3, [sp, #32]
 8021816:	2b47      	cmp	r3, #71	; 0x47
 8021818:	f040 81eb 	bne.w	8021bf2 <_svfprintf_r+0x812>
 802181c:	9b04      	ldr	r3, [sp, #16]
 802181e:	2b00      	cmp	r3, #0
 8021820:	f040 81e7 	bne.w	8021bf2 <_svfprintf_r+0x812>
 8021824:	9303      	str	r3, [sp, #12]
 8021826:	2301      	movs	r3, #1
 8021828:	9304      	str	r3, [sp, #16]
 802182a:	e00c      	b.n	8021846 <_svfprintf_r+0x466>
 802182c:	7fefffff 	.word	0x7fefffff
 8021830:	08072edc 	.word	0x08072edc
 8021834:	08072ee0 	.word	0x08072ee0
 8021838:	08072ee4 	.word	0x08072ee4
 802183c:	08072ee8 	.word	0x08072ee8
 8021840:	9003      	str	r0, [sp, #12]
 8021842:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 8021846:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 802184a:	9311      	str	r3, [sp, #68]	; 0x44
 802184c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802184e:	2b00      	cmp	r3, #0
 8021850:	f280 81d1 	bge.w	8021bf6 <_svfprintf_r+0x816>
 8021854:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8021856:	ee08 3a10 	vmov	s16, r3
 802185a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802185c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8021860:	ee08 3a90 	vmov	s17, r3
 8021864:	232d      	movs	r3, #45	; 0x2d
 8021866:	9318      	str	r3, [sp, #96]	; 0x60
 8021868:	9b08      	ldr	r3, [sp, #32]
 802186a:	2b41      	cmp	r3, #65	; 0x41
 802186c:	f040 81e1 	bne.w	8021c32 <_svfprintf_r+0x852>
 8021870:	eeb0 0a48 	vmov.f32	s0, s16
 8021874:	eef0 0a68 	vmov.f32	s1, s17
 8021878:	a81c      	add	r0, sp, #112	; 0x70
 802187a:	f004 fc2b 	bl	80260d4 <frexp>
 802187e:	2200      	movs	r2, #0
 8021880:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8021884:	ec51 0b10 	vmov	r0, r1, d0
 8021888:	f7de fec6 	bl	8000618 <__aeabi_dmul>
 802188c:	2200      	movs	r2, #0
 802188e:	2300      	movs	r3, #0
 8021890:	4606      	mov	r6, r0
 8021892:	460f      	mov	r7, r1
 8021894:	f7df f928 	bl	8000ae8 <__aeabi_dcmpeq>
 8021898:	b108      	cbz	r0, 802189e <_svfprintf_r+0x4be>
 802189a:	2301      	movs	r3, #1
 802189c:	931c      	str	r3, [sp, #112]	; 0x70
 802189e:	4ba7      	ldr	r3, [pc, #668]	; (8021b3c <_svfprintf_r+0x75c>)
 80218a0:	4aa7      	ldr	r2, [pc, #668]	; (8021b40 <_svfprintf_r+0x760>)
 80218a2:	9906      	ldr	r1, [sp, #24]
 80218a4:	2961      	cmp	r1, #97	; 0x61
 80218a6:	bf18      	it	ne
 80218a8:	461a      	movne	r2, r3
 80218aa:	9b04      	ldr	r3, [sp, #16]
 80218ac:	9217      	str	r2, [sp, #92]	; 0x5c
 80218ae:	3b01      	subs	r3, #1
 80218b0:	9305      	str	r3, [sp, #20]
 80218b2:	464d      	mov	r5, r9
 80218b4:	4ba3      	ldr	r3, [pc, #652]	; (8021b44 <_svfprintf_r+0x764>)
 80218b6:	2200      	movs	r2, #0
 80218b8:	4630      	mov	r0, r6
 80218ba:	4639      	mov	r1, r7
 80218bc:	f7de feac 	bl	8000618 <__aeabi_dmul>
 80218c0:	460f      	mov	r7, r1
 80218c2:	4606      	mov	r6, r0
 80218c4:	f7df f958 	bl	8000b78 <__aeabi_d2iz>
 80218c8:	9019      	str	r0, [sp, #100]	; 0x64
 80218ca:	f7de fe3b 	bl	8000544 <__aeabi_i2d>
 80218ce:	4602      	mov	r2, r0
 80218d0:	460b      	mov	r3, r1
 80218d2:	4630      	mov	r0, r6
 80218d4:	4639      	mov	r1, r7
 80218d6:	f7de fce7 	bl	80002a8 <__aeabi_dsub>
 80218da:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80218dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80218de:	5c9b      	ldrb	r3, [r3, r2]
 80218e0:	f805 3b01 	strb.w	r3, [r5], #1
 80218e4:	9b05      	ldr	r3, [sp, #20]
 80218e6:	9309      	str	r3, [sp, #36]	; 0x24
 80218e8:	1c5a      	adds	r2, r3, #1
 80218ea:	4606      	mov	r6, r0
 80218ec:	460f      	mov	r7, r1
 80218ee:	d007      	beq.n	8021900 <_svfprintf_r+0x520>
 80218f0:	3b01      	subs	r3, #1
 80218f2:	9305      	str	r3, [sp, #20]
 80218f4:	2200      	movs	r2, #0
 80218f6:	2300      	movs	r3, #0
 80218f8:	f7df f8f6 	bl	8000ae8 <__aeabi_dcmpeq>
 80218fc:	2800      	cmp	r0, #0
 80218fe:	d0d9      	beq.n	80218b4 <_svfprintf_r+0x4d4>
 8021900:	4b91      	ldr	r3, [pc, #580]	; (8021b48 <_svfprintf_r+0x768>)
 8021902:	2200      	movs	r2, #0
 8021904:	4630      	mov	r0, r6
 8021906:	4639      	mov	r1, r7
 8021908:	f7df f916 	bl	8000b38 <__aeabi_dcmpgt>
 802190c:	b960      	cbnz	r0, 8021928 <_svfprintf_r+0x548>
 802190e:	4b8e      	ldr	r3, [pc, #568]	; (8021b48 <_svfprintf_r+0x768>)
 8021910:	2200      	movs	r2, #0
 8021912:	4630      	mov	r0, r6
 8021914:	4639      	mov	r1, r7
 8021916:	f7df f8e7 	bl	8000ae8 <__aeabi_dcmpeq>
 802191a:	2800      	cmp	r0, #0
 802191c:	f000 8184 	beq.w	8021c28 <_svfprintf_r+0x848>
 8021920:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8021922:	07db      	lsls	r3, r3, #31
 8021924:	f140 8180 	bpl.w	8021c28 <_svfprintf_r+0x848>
 8021928:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 802192a:	9520      	str	r5, [sp, #128]	; 0x80
 802192c:	7bd9      	ldrb	r1, [r3, #15]
 802192e:	2030      	movs	r0, #48	; 0x30
 8021930:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8021932:	1e53      	subs	r3, r2, #1
 8021934:	9320      	str	r3, [sp, #128]	; 0x80
 8021936:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 802193a:	428b      	cmp	r3, r1
 802193c:	f000 8163 	beq.w	8021c06 <_svfprintf_r+0x826>
 8021940:	2b39      	cmp	r3, #57	; 0x39
 8021942:	bf0b      	itete	eq
 8021944:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8021946:	3301      	addne	r3, #1
 8021948:	7a9b      	ldrbeq	r3, [r3, #10]
 802194a:	b2db      	uxtbne	r3, r3
 802194c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8021950:	eba5 0309 	sub.w	r3, r5, r9
 8021954:	9305      	str	r3, [sp, #20]
 8021956:	9b08      	ldr	r3, [sp, #32]
 8021958:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 802195a:	2b47      	cmp	r3, #71	; 0x47
 802195c:	f040 81b1 	bne.w	8021cc2 <_svfprintf_r+0x8e2>
 8021960:	1cef      	adds	r7, r5, #3
 8021962:	db03      	blt.n	802196c <_svfprintf_r+0x58c>
 8021964:	9b04      	ldr	r3, [sp, #16]
 8021966:	42ab      	cmp	r3, r5
 8021968:	f280 81d6 	bge.w	8021d18 <_svfprintf_r+0x938>
 802196c:	9b06      	ldr	r3, [sp, #24]
 802196e:	3b02      	subs	r3, #2
 8021970:	9306      	str	r3, [sp, #24]
 8021972:	9906      	ldr	r1, [sp, #24]
 8021974:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8021978:	f021 0120 	bic.w	r1, r1, #32
 802197c:	2941      	cmp	r1, #65	; 0x41
 802197e:	bf08      	it	eq
 8021980:	320f      	addeq	r2, #15
 8021982:	f105 33ff 	add.w	r3, r5, #4294967295
 8021986:	bf06      	itte	eq
 8021988:	b2d2      	uxtbeq	r2, r2
 802198a:	2101      	moveq	r1, #1
 802198c:	2100      	movne	r1, #0
 802198e:	2b00      	cmp	r3, #0
 8021990:	931c      	str	r3, [sp, #112]	; 0x70
 8021992:	bfb8      	it	lt
 8021994:	f1c5 0301 	rsblt	r3, r5, #1
 8021998:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 802199c:	bfb4      	ite	lt
 802199e:	222d      	movlt	r2, #45	; 0x2d
 80219a0:	222b      	movge	r2, #43	; 0x2b
 80219a2:	2b09      	cmp	r3, #9
 80219a4:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 80219a8:	f340 81a4 	ble.w	8021cf4 <_svfprintf_r+0x914>
 80219ac:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 80219b0:	260a      	movs	r6, #10
 80219b2:	4611      	mov	r1, r2
 80219b4:	fb93 f5f6 	sdiv	r5, r3, r6
 80219b8:	fb06 3015 	mls	r0, r6, r5, r3
 80219bc:	3030      	adds	r0, #48	; 0x30
 80219be:	f801 0c01 	strb.w	r0, [r1, #-1]
 80219c2:	4618      	mov	r0, r3
 80219c4:	2863      	cmp	r0, #99	; 0x63
 80219c6:	f102 32ff 	add.w	r2, r2, #4294967295
 80219ca:	462b      	mov	r3, r5
 80219cc:	dcf1      	bgt.n	80219b2 <_svfprintf_r+0x5d2>
 80219ce:	3330      	adds	r3, #48	; 0x30
 80219d0:	1e88      	subs	r0, r1, #2
 80219d2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80219d6:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 80219da:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 80219de:	4603      	mov	r3, r0
 80219e0:	42ab      	cmp	r3, r5
 80219e2:	f0c0 8182 	bcc.w	8021cea <_svfprintf_r+0x90a>
 80219e6:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 80219ea:	1a52      	subs	r2, r2, r1
 80219ec:	42a8      	cmp	r0, r5
 80219ee:	bf88      	it	hi
 80219f0:	2200      	movhi	r2, #0
 80219f2:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 80219f6:	441a      	add	r2, r3
 80219f8:	ab1e      	add	r3, sp, #120	; 0x78
 80219fa:	1ad3      	subs	r3, r2, r3
 80219fc:	9a05      	ldr	r2, [sp, #20]
 80219fe:	9315      	str	r3, [sp, #84]	; 0x54
 8021a00:	2a01      	cmp	r2, #1
 8021a02:	4413      	add	r3, r2
 8021a04:	9304      	str	r3, [sp, #16]
 8021a06:	dc02      	bgt.n	8021a0e <_svfprintf_r+0x62e>
 8021a08:	f01b 0f01 	tst.w	fp, #1
 8021a0c:	d003      	beq.n	8021a16 <_svfprintf_r+0x636>
 8021a0e:	9b04      	ldr	r3, [sp, #16]
 8021a10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8021a12:	4413      	add	r3, r2
 8021a14:	9304      	str	r3, [sp, #16]
 8021a16:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8021a1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8021a1e:	9311      	str	r3, [sp, #68]	; 0x44
 8021a20:	2300      	movs	r3, #0
 8021a22:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8021a26:	461d      	mov	r5, r3
 8021a28:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8021a2a:	b113      	cbz	r3, 8021a32 <_svfprintf_r+0x652>
 8021a2c:	232d      	movs	r3, #45	; 0x2d
 8021a2e:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8021a32:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8021a36:	2600      	movs	r6, #0
 8021a38:	9b04      	ldr	r3, [sp, #16]
 8021a3a:	42b3      	cmp	r3, r6
 8021a3c:	bfb8      	it	lt
 8021a3e:	4633      	movlt	r3, r6
 8021a40:	9311      	str	r3, [sp, #68]	; 0x44
 8021a42:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8021a46:	b113      	cbz	r3, 8021a4e <_svfprintf_r+0x66e>
 8021a48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8021a4a:	3301      	adds	r3, #1
 8021a4c:	9311      	str	r3, [sp, #68]	; 0x44
 8021a4e:	f01b 0302 	ands.w	r3, fp, #2
 8021a52:	9317      	str	r3, [sp, #92]	; 0x5c
 8021a54:	bf1e      	ittt	ne
 8021a56:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8021a58:	3302      	addne	r3, #2
 8021a5a:	9311      	strne	r3, [sp, #68]	; 0x44
 8021a5c:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8021a60:	9318      	str	r3, [sp, #96]	; 0x60
 8021a62:	d11f      	bne.n	8021aa4 <_svfprintf_r+0x6c4>
 8021a64:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8021a68:	1a9f      	subs	r7, r3, r2
 8021a6a:	2f00      	cmp	r7, #0
 8021a6c:	dd1a      	ble.n	8021aa4 <_svfprintf_r+0x6c4>
 8021a6e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8021a72:	4836      	ldr	r0, [pc, #216]	; (8021b4c <_svfprintf_r+0x76c>)
 8021a74:	6020      	str	r0, [r4, #0]
 8021a76:	2f10      	cmp	r7, #16
 8021a78:	f103 0301 	add.w	r3, r3, #1
 8021a7c:	f104 0108 	add.w	r1, r4, #8
 8021a80:	f300 82ed 	bgt.w	802205e <_svfprintf_r+0xc7e>
 8021a84:	6067      	str	r7, [r4, #4]
 8021a86:	2b07      	cmp	r3, #7
 8021a88:	4417      	add	r7, r2
 8021a8a:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8021a8e:	f340 82f9 	ble.w	8022084 <_svfprintf_r+0xca4>
 8021a92:	aa22      	add	r2, sp, #136	; 0x88
 8021a94:	4641      	mov	r1, r8
 8021a96:	4650      	mov	r0, sl
 8021a98:	f004 fbba 	bl	8026210 <__ssprint_r>
 8021a9c:	2800      	cmp	r0, #0
 8021a9e:	f040 8621 	bne.w	80226e4 <_svfprintf_r+0x1304>
 8021aa2:	ac25      	add	r4, sp, #148	; 0x94
 8021aa4:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8021aa8:	b173      	cbz	r3, 8021ac8 <_svfprintf_r+0x6e8>
 8021aaa:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 8021aae:	6023      	str	r3, [r4, #0]
 8021ab0:	2301      	movs	r3, #1
 8021ab2:	6063      	str	r3, [r4, #4]
 8021ab4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8021ab6:	3301      	adds	r3, #1
 8021ab8:	9324      	str	r3, [sp, #144]	; 0x90
 8021aba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8021abc:	3301      	adds	r3, #1
 8021abe:	2b07      	cmp	r3, #7
 8021ac0:	9323      	str	r3, [sp, #140]	; 0x8c
 8021ac2:	f300 82e1 	bgt.w	8022088 <_svfprintf_r+0xca8>
 8021ac6:	3408      	adds	r4, #8
 8021ac8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8021aca:	b16b      	cbz	r3, 8021ae8 <_svfprintf_r+0x708>
 8021acc:	ab1b      	add	r3, sp, #108	; 0x6c
 8021ace:	6023      	str	r3, [r4, #0]
 8021ad0:	2302      	movs	r3, #2
 8021ad2:	6063      	str	r3, [r4, #4]
 8021ad4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8021ad6:	3302      	adds	r3, #2
 8021ad8:	9324      	str	r3, [sp, #144]	; 0x90
 8021ada:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8021adc:	3301      	adds	r3, #1
 8021ade:	2b07      	cmp	r3, #7
 8021ae0:	9323      	str	r3, [sp, #140]	; 0x8c
 8021ae2:	f300 82db 	bgt.w	802209c <_svfprintf_r+0xcbc>
 8021ae6:	3408      	adds	r4, #8
 8021ae8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8021aea:	2b80      	cmp	r3, #128	; 0x80
 8021aec:	d11f      	bne.n	8021b2e <_svfprintf_r+0x74e>
 8021aee:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8021af2:	1a9f      	subs	r7, r3, r2
 8021af4:	2f00      	cmp	r7, #0
 8021af6:	dd1a      	ble.n	8021b2e <_svfprintf_r+0x74e>
 8021af8:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8021afc:	4814      	ldr	r0, [pc, #80]	; (8021b50 <_svfprintf_r+0x770>)
 8021afe:	6020      	str	r0, [r4, #0]
 8021b00:	2f10      	cmp	r7, #16
 8021b02:	f103 0301 	add.w	r3, r3, #1
 8021b06:	f104 0108 	add.w	r1, r4, #8
 8021b0a:	f300 82d1 	bgt.w	80220b0 <_svfprintf_r+0xcd0>
 8021b0e:	6067      	str	r7, [r4, #4]
 8021b10:	2b07      	cmp	r3, #7
 8021b12:	4417      	add	r7, r2
 8021b14:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8021b18:	f340 82dd 	ble.w	80220d6 <_svfprintf_r+0xcf6>
 8021b1c:	aa22      	add	r2, sp, #136	; 0x88
 8021b1e:	4641      	mov	r1, r8
 8021b20:	4650      	mov	r0, sl
 8021b22:	f004 fb75 	bl	8026210 <__ssprint_r>
 8021b26:	2800      	cmp	r0, #0
 8021b28:	f040 85dc 	bne.w	80226e4 <_svfprintf_r+0x1304>
 8021b2c:	ac25      	add	r4, sp, #148	; 0x94
 8021b2e:	9b04      	ldr	r3, [sp, #16]
 8021b30:	1af6      	subs	r6, r6, r3
 8021b32:	2e00      	cmp	r6, #0
 8021b34:	dd28      	ble.n	8021b88 <_svfprintf_r+0x7a8>
 8021b36:	4f06      	ldr	r7, [pc, #24]	; (8021b50 <_svfprintf_r+0x770>)
 8021b38:	e00c      	b.n	8021b54 <_svfprintf_r+0x774>
 8021b3a:	bf00      	nop
 8021b3c:	08072efd 	.word	0x08072efd
 8021b40:	08072eec 	.word	0x08072eec
 8021b44:	40300000 	.word	0x40300000
 8021b48:	3fe00000 	.word	0x3fe00000
 8021b4c:	08072f10 	.word	0x08072f10
 8021b50:	08072f20 	.word	0x08072f20
 8021b54:	6027      	str	r7, [r4, #0]
 8021b56:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8021b5a:	2e10      	cmp	r6, #16
 8021b5c:	f103 0301 	add.w	r3, r3, #1
 8021b60:	f104 0108 	add.w	r1, r4, #8
 8021b64:	f300 82b9 	bgt.w	80220da <_svfprintf_r+0xcfa>
 8021b68:	6066      	str	r6, [r4, #4]
 8021b6a:	2b07      	cmp	r3, #7
 8021b6c:	4416      	add	r6, r2
 8021b6e:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8021b72:	f340 82c5 	ble.w	8022100 <_svfprintf_r+0xd20>
 8021b76:	aa22      	add	r2, sp, #136	; 0x88
 8021b78:	4641      	mov	r1, r8
 8021b7a:	4650      	mov	r0, sl
 8021b7c:	f004 fb48 	bl	8026210 <__ssprint_r>
 8021b80:	2800      	cmp	r0, #0
 8021b82:	f040 85af 	bne.w	80226e4 <_svfprintf_r+0x1304>
 8021b86:	ac25      	add	r4, sp, #148	; 0x94
 8021b88:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8021b8c:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8021b8e:	f040 82bd 	bne.w	802210c <_svfprintf_r+0xd2c>
 8021b92:	9b04      	ldr	r3, [sp, #16]
 8021b94:	f8c4 9000 	str.w	r9, [r4]
 8021b98:	441e      	add	r6, r3
 8021b9a:	6063      	str	r3, [r4, #4]
 8021b9c:	9624      	str	r6, [sp, #144]	; 0x90
 8021b9e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8021ba0:	3301      	adds	r3, #1
 8021ba2:	2b07      	cmp	r3, #7
 8021ba4:	9323      	str	r3, [sp, #140]	; 0x8c
 8021ba6:	f300 82f6 	bgt.w	8022196 <_svfprintf_r+0xdb6>
 8021baa:	3408      	adds	r4, #8
 8021bac:	f01b 0f04 	tst.w	fp, #4
 8021bb0:	f040 857a 	bne.w	80226a8 <_svfprintf_r+0x12c8>
 8021bb4:	e9dd 2110 	ldrd	r2, r1, [sp, #64]	; 0x40
 8021bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8021bba:	428a      	cmp	r2, r1
 8021bbc:	bfac      	ite	ge
 8021bbe:	189b      	addge	r3, r3, r2
 8021bc0:	185b      	addlt	r3, r3, r1
 8021bc2:	930c      	str	r3, [sp, #48]	; 0x30
 8021bc4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8021bc6:	b13b      	cbz	r3, 8021bd8 <_svfprintf_r+0x7f8>
 8021bc8:	aa22      	add	r2, sp, #136	; 0x88
 8021bca:	4641      	mov	r1, r8
 8021bcc:	4650      	mov	r0, sl
 8021bce:	f004 fb1f 	bl	8026210 <__ssprint_r>
 8021bd2:	2800      	cmp	r0, #0
 8021bd4:	f040 8586 	bne.w	80226e4 <_svfprintf_r+0x1304>
 8021bd8:	2300      	movs	r3, #0
 8021bda:	9323      	str	r3, [sp, #140]	; 0x8c
 8021bdc:	9b03      	ldr	r3, [sp, #12]
 8021bde:	2b00      	cmp	r3, #0
 8021be0:	f040 859c 	bne.w	802271c <_svfprintf_r+0x133c>
 8021be4:	ac25      	add	r4, sp, #148	; 0x94
 8021be6:	e0ec      	b.n	8021dc2 <_svfprintf_r+0x9e2>
 8021be8:	9003      	str	r0, [sp, #12]
 8021bea:	e62c      	b.n	8021846 <_svfprintf_r+0x466>
 8021bec:	9003      	str	r0, [sp, #12]
 8021bee:	2306      	movs	r3, #6
 8021bf0:	e61a      	b.n	8021828 <_svfprintf_r+0x448>
 8021bf2:	9003      	str	r0, [sp, #12]
 8021bf4:	e627      	b.n	8021846 <_svfprintf_r+0x466>
 8021bf6:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 8021bfa:	2300      	movs	r3, #0
 8021bfc:	eeb0 8a47 	vmov.f32	s16, s14
 8021c00:	eef0 8a67 	vmov.f32	s17, s15
 8021c04:	e62f      	b.n	8021866 <_svfprintf_r+0x486>
 8021c06:	f802 0c01 	strb.w	r0, [r2, #-1]
 8021c0a:	e691      	b.n	8021930 <_svfprintf_r+0x550>
 8021c0c:	f803 0b01 	strb.w	r0, [r3], #1
 8021c10:	1aca      	subs	r2, r1, r3
 8021c12:	2a00      	cmp	r2, #0
 8021c14:	dafa      	bge.n	8021c0c <_svfprintf_r+0x82c>
 8021c16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021c18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021c1a:	3201      	adds	r2, #1
 8021c1c:	f103 0301 	add.w	r3, r3, #1
 8021c20:	bfb8      	it	lt
 8021c22:	2300      	movlt	r3, #0
 8021c24:	441d      	add	r5, r3
 8021c26:	e693      	b.n	8021950 <_svfprintf_r+0x570>
 8021c28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021c2a:	462b      	mov	r3, r5
 8021c2c:	18a9      	adds	r1, r5, r2
 8021c2e:	2030      	movs	r0, #48	; 0x30
 8021c30:	e7ee      	b.n	8021c10 <_svfprintf_r+0x830>
 8021c32:	9b08      	ldr	r3, [sp, #32]
 8021c34:	2b46      	cmp	r3, #70	; 0x46
 8021c36:	d005      	beq.n	8021c44 <_svfprintf_r+0x864>
 8021c38:	2b45      	cmp	r3, #69	; 0x45
 8021c3a:	d11b      	bne.n	8021c74 <_svfprintf_r+0x894>
 8021c3c:	9b04      	ldr	r3, [sp, #16]
 8021c3e:	1c5d      	adds	r5, r3, #1
 8021c40:	2102      	movs	r1, #2
 8021c42:	e001      	b.n	8021c48 <_svfprintf_r+0x868>
 8021c44:	9d04      	ldr	r5, [sp, #16]
 8021c46:	2103      	movs	r1, #3
 8021c48:	ab20      	add	r3, sp, #128	; 0x80
 8021c4a:	9301      	str	r3, [sp, #4]
 8021c4c:	ab1d      	add	r3, sp, #116	; 0x74
 8021c4e:	9300      	str	r3, [sp, #0]
 8021c50:	462a      	mov	r2, r5
 8021c52:	ab1c      	add	r3, sp, #112	; 0x70
 8021c54:	4650      	mov	r0, sl
 8021c56:	eeb0 0a48 	vmov.f32	s0, s16
 8021c5a:	eef0 0a68 	vmov.f32	s1, s17
 8021c5e:	f002 f913 	bl	8023e88 <_dtoa_r>
 8021c62:	9b08      	ldr	r3, [sp, #32]
 8021c64:	2b47      	cmp	r3, #71	; 0x47
 8021c66:	4681      	mov	r9, r0
 8021c68:	d106      	bne.n	8021c78 <_svfprintf_r+0x898>
 8021c6a:	f01b 0f01 	tst.w	fp, #1
 8021c6e:	d103      	bne.n	8021c78 <_svfprintf_r+0x898>
 8021c70:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8021c72:	e66d      	b.n	8021950 <_svfprintf_r+0x570>
 8021c74:	9d04      	ldr	r5, [sp, #16]
 8021c76:	e7e3      	b.n	8021c40 <_svfprintf_r+0x860>
 8021c78:	9b08      	ldr	r3, [sp, #32]
 8021c7a:	2b46      	cmp	r3, #70	; 0x46
 8021c7c:	eb09 0605 	add.w	r6, r9, r5
 8021c80:	d10f      	bne.n	8021ca2 <_svfprintf_r+0x8c2>
 8021c82:	f899 3000 	ldrb.w	r3, [r9]
 8021c86:	2b30      	cmp	r3, #48	; 0x30
 8021c88:	d109      	bne.n	8021c9e <_svfprintf_r+0x8be>
 8021c8a:	ec51 0b18 	vmov	r0, r1, d8
 8021c8e:	2200      	movs	r2, #0
 8021c90:	2300      	movs	r3, #0
 8021c92:	f7de ff29 	bl	8000ae8 <__aeabi_dcmpeq>
 8021c96:	b910      	cbnz	r0, 8021c9e <_svfprintf_r+0x8be>
 8021c98:	f1c5 0501 	rsb	r5, r5, #1
 8021c9c:	951c      	str	r5, [sp, #112]	; 0x70
 8021c9e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8021ca0:	441e      	add	r6, r3
 8021ca2:	ec51 0b18 	vmov	r0, r1, d8
 8021ca6:	2200      	movs	r2, #0
 8021ca8:	2300      	movs	r3, #0
 8021caa:	f7de ff1d 	bl	8000ae8 <__aeabi_dcmpeq>
 8021cae:	b100      	cbz	r0, 8021cb2 <_svfprintf_r+0x8d2>
 8021cb0:	9620      	str	r6, [sp, #128]	; 0x80
 8021cb2:	2230      	movs	r2, #48	; 0x30
 8021cb4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8021cb6:	429e      	cmp	r6, r3
 8021cb8:	d9da      	bls.n	8021c70 <_svfprintf_r+0x890>
 8021cba:	1c59      	adds	r1, r3, #1
 8021cbc:	9120      	str	r1, [sp, #128]	; 0x80
 8021cbe:	701a      	strb	r2, [r3, #0]
 8021cc0:	e7f8      	b.n	8021cb4 <_svfprintf_r+0x8d4>
 8021cc2:	9b08      	ldr	r3, [sp, #32]
 8021cc4:	2b46      	cmp	r3, #70	; 0x46
 8021cc6:	f47f ae54 	bne.w	8021972 <_svfprintf_r+0x592>
 8021cca:	9a04      	ldr	r2, [sp, #16]
 8021ccc:	f00b 0301 	and.w	r3, fp, #1
 8021cd0:	2d00      	cmp	r5, #0
 8021cd2:	ea43 0302 	orr.w	r3, r3, r2
 8021cd6:	dd1a      	ble.n	8021d0e <_svfprintf_r+0x92e>
 8021cd8:	2b00      	cmp	r3, #0
 8021cda:	d034      	beq.n	8021d46 <_svfprintf_r+0x966>
 8021cdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8021cde:	18eb      	adds	r3, r5, r3
 8021ce0:	441a      	add	r2, r3
 8021ce2:	9204      	str	r2, [sp, #16]
 8021ce4:	2366      	movs	r3, #102	; 0x66
 8021ce6:	9306      	str	r3, [sp, #24]
 8021ce8:	e033      	b.n	8021d52 <_svfprintf_r+0x972>
 8021cea:	f813 6b01 	ldrb.w	r6, [r3], #1
 8021cee:	f802 6b01 	strb.w	r6, [r2], #1
 8021cf2:	e675      	b.n	80219e0 <_svfprintf_r+0x600>
 8021cf4:	b941      	cbnz	r1, 8021d08 <_svfprintf_r+0x928>
 8021cf6:	2230      	movs	r2, #48	; 0x30
 8021cf8:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 8021cfc:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8021d00:	3330      	adds	r3, #48	; 0x30
 8021d02:	f802 3b01 	strb.w	r3, [r2], #1
 8021d06:	e677      	b.n	80219f8 <_svfprintf_r+0x618>
 8021d08:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8021d0c:	e7f8      	b.n	8021d00 <_svfprintf_r+0x920>
 8021d0e:	b1e3      	cbz	r3, 8021d4a <_svfprintf_r+0x96a>
 8021d10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8021d12:	9a04      	ldr	r2, [sp, #16]
 8021d14:	3301      	adds	r3, #1
 8021d16:	e7e3      	b.n	8021ce0 <_svfprintf_r+0x900>
 8021d18:	9b05      	ldr	r3, [sp, #20]
 8021d1a:	429d      	cmp	r5, r3
 8021d1c:	db07      	blt.n	8021d2e <_svfprintf_r+0x94e>
 8021d1e:	f01b 0f01 	tst.w	fp, #1
 8021d22:	d02d      	beq.n	8021d80 <_svfprintf_r+0x9a0>
 8021d24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8021d26:	18eb      	adds	r3, r5, r3
 8021d28:	9304      	str	r3, [sp, #16]
 8021d2a:	2367      	movs	r3, #103	; 0x67
 8021d2c:	e7db      	b.n	8021ce6 <_svfprintf_r+0x906>
 8021d2e:	9b05      	ldr	r3, [sp, #20]
 8021d30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8021d32:	2d00      	cmp	r5, #0
 8021d34:	4413      	add	r3, r2
 8021d36:	9304      	str	r3, [sp, #16]
 8021d38:	dcf7      	bgt.n	8021d2a <_svfprintf_r+0x94a>
 8021d3a:	9a04      	ldr	r2, [sp, #16]
 8021d3c:	f1c5 0301 	rsb	r3, r5, #1
 8021d40:	441a      	add	r2, r3
 8021d42:	9204      	str	r2, [sp, #16]
 8021d44:	e7f1      	b.n	8021d2a <_svfprintf_r+0x94a>
 8021d46:	9504      	str	r5, [sp, #16]
 8021d48:	e7cc      	b.n	8021ce4 <_svfprintf_r+0x904>
 8021d4a:	2366      	movs	r3, #102	; 0x66
 8021d4c:	9306      	str	r3, [sp, #24]
 8021d4e:	2301      	movs	r3, #1
 8021d50:	9304      	str	r3, [sp, #16]
 8021d52:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 8021d56:	9309      	str	r3, [sp, #36]	; 0x24
 8021d58:	d025      	beq.n	8021da6 <_svfprintf_r+0x9c6>
 8021d5a:	2300      	movs	r3, #0
 8021d5c:	2d00      	cmp	r5, #0
 8021d5e:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8021d62:	f77f ae61 	ble.w	8021a28 <_svfprintf_r+0x648>
 8021d66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021d68:	781b      	ldrb	r3, [r3, #0]
 8021d6a:	2bff      	cmp	r3, #255	; 0xff
 8021d6c:	d10a      	bne.n	8021d84 <_svfprintf_r+0x9a4>
 8021d6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8021d72:	9912      	ldr	r1, [sp, #72]	; 0x48
 8021d74:	4413      	add	r3, r2
 8021d76:	9a04      	ldr	r2, [sp, #16]
 8021d78:	fb01 2303 	mla	r3, r1, r3, r2
 8021d7c:	9304      	str	r3, [sp, #16]
 8021d7e:	e653      	b.n	8021a28 <_svfprintf_r+0x648>
 8021d80:	9504      	str	r5, [sp, #16]
 8021d82:	e7d2      	b.n	8021d2a <_svfprintf_r+0x94a>
 8021d84:	42ab      	cmp	r3, r5
 8021d86:	daf2      	bge.n	8021d6e <_svfprintf_r+0x98e>
 8021d88:	1aed      	subs	r5, r5, r3
 8021d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021d8c:	785b      	ldrb	r3, [r3, #1]
 8021d8e:	b133      	cbz	r3, 8021d9e <_svfprintf_r+0x9be>
 8021d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021d92:	3301      	adds	r3, #1
 8021d94:	9309      	str	r3, [sp, #36]	; 0x24
 8021d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021d98:	3301      	adds	r3, #1
 8021d9a:	930a      	str	r3, [sp, #40]	; 0x28
 8021d9c:	e7e3      	b.n	8021d66 <_svfprintf_r+0x986>
 8021d9e:	9b08      	ldr	r3, [sp, #32]
 8021da0:	3301      	adds	r3, #1
 8021da2:	9308      	str	r3, [sp, #32]
 8021da4:	e7df      	b.n	8021d66 <_svfprintf_r+0x986>
 8021da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021da8:	9308      	str	r3, [sp, #32]
 8021daa:	e63d      	b.n	8021a28 <_svfprintf_r+0x648>
 8021dac:	1d33      	adds	r3, r6, #4
 8021dae:	f01b 0f20 	tst.w	fp, #32
 8021db2:	9307      	str	r3, [sp, #28]
 8021db4:	d00a      	beq.n	8021dcc <_svfprintf_r+0x9ec>
 8021db6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021db8:	6833      	ldr	r3, [r6, #0]
 8021dba:	990c      	ldr	r1, [sp, #48]	; 0x30
 8021dbc:	17d2      	asrs	r2, r2, #31
 8021dbe:	e9c3 1200 	strd	r1, r2, [r3]
 8021dc2:	9e07      	ldr	r6, [sp, #28]
 8021dc4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8021dc8:	f7ff bb4a 	b.w	8021460 <_svfprintf_r+0x80>
 8021dcc:	f01b 0f10 	tst.w	fp, #16
 8021dd0:	d003      	beq.n	8021dda <_svfprintf_r+0x9fa>
 8021dd2:	6833      	ldr	r3, [r6, #0]
 8021dd4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021dd6:	601a      	str	r2, [r3, #0]
 8021dd8:	e7f3      	b.n	8021dc2 <_svfprintf_r+0x9e2>
 8021dda:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8021dde:	d003      	beq.n	8021de8 <_svfprintf_r+0xa08>
 8021de0:	6833      	ldr	r3, [r6, #0]
 8021de2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021de4:	801a      	strh	r2, [r3, #0]
 8021de6:	e7ec      	b.n	8021dc2 <_svfprintf_r+0x9e2>
 8021de8:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8021dec:	d0f1      	beq.n	8021dd2 <_svfprintf_r+0x9f2>
 8021dee:	6833      	ldr	r3, [r6, #0]
 8021df0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021df2:	701a      	strb	r2, [r3, #0]
 8021df4:	e7e5      	b.n	8021dc2 <_svfprintf_r+0x9e2>
 8021df6:	f04b 0b10 	orr.w	fp, fp, #16
 8021dfa:	f01b 0320 	ands.w	r3, fp, #32
 8021dfe:	d01f      	beq.n	8021e40 <_svfprintf_r+0xa60>
 8021e00:	1df3      	adds	r3, r6, #7
 8021e02:	f023 0307 	bic.w	r3, r3, #7
 8021e06:	461a      	mov	r2, r3
 8021e08:	685d      	ldr	r5, [r3, #4]
 8021e0a:	f852 6b08 	ldr.w	r6, [r2], #8
 8021e0e:	9207      	str	r2, [sp, #28]
 8021e10:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8021e14:	2300      	movs	r3, #0
 8021e16:	2200      	movs	r2, #0
 8021e18:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8021e1c:	9a04      	ldr	r2, [sp, #16]
 8021e1e:	3201      	adds	r2, #1
 8021e20:	f000 848d 	beq.w	802273e <_svfprintf_r+0x135e>
 8021e24:	ea56 0205 	orrs.w	r2, r6, r5
 8021e28:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 8021e2c:	f040 848c 	bne.w	8022748 <_svfprintf_r+0x1368>
 8021e30:	9a04      	ldr	r2, [sp, #16]
 8021e32:	2a00      	cmp	r2, #0
 8021e34:	f000 80f9 	beq.w	802202a <_svfprintf_r+0xc4a>
 8021e38:	2b01      	cmp	r3, #1
 8021e3a:	f040 8488 	bne.w	802274e <_svfprintf_r+0x136e>
 8021e3e:	e09f      	b.n	8021f80 <_svfprintf_r+0xba0>
 8021e40:	4632      	mov	r2, r6
 8021e42:	f01b 0510 	ands.w	r5, fp, #16
 8021e46:	f852 6b04 	ldr.w	r6, [r2], #4
 8021e4a:	9207      	str	r2, [sp, #28]
 8021e4c:	d001      	beq.n	8021e52 <_svfprintf_r+0xa72>
 8021e4e:	461d      	mov	r5, r3
 8021e50:	e7de      	b.n	8021e10 <_svfprintf_r+0xa30>
 8021e52:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8021e56:	d001      	beq.n	8021e5c <_svfprintf_r+0xa7c>
 8021e58:	b2b6      	uxth	r6, r6
 8021e5a:	e7d9      	b.n	8021e10 <_svfprintf_r+0xa30>
 8021e5c:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8021e60:	d0d6      	beq.n	8021e10 <_svfprintf_r+0xa30>
 8021e62:	b2f6      	uxtb	r6, r6
 8021e64:	e7f3      	b.n	8021e4e <_svfprintf_r+0xa6e>
 8021e66:	4633      	mov	r3, r6
 8021e68:	2278      	movs	r2, #120	; 0x78
 8021e6a:	f853 6b04 	ldr.w	r6, [r3], #4
 8021e6e:	9307      	str	r3, [sp, #28]
 8021e70:	2330      	movs	r3, #48	; 0x30
 8021e72:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8021e76:	4ba3      	ldr	r3, [pc, #652]	; (8022104 <_svfprintf_r+0xd24>)
 8021e78:	9316      	str	r3, [sp, #88]	; 0x58
 8021e7a:	2500      	movs	r5, #0
 8021e7c:	f04b 0b02 	orr.w	fp, fp, #2
 8021e80:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8021e84:	2302      	movs	r3, #2
 8021e86:	9206      	str	r2, [sp, #24]
 8021e88:	e7c5      	b.n	8021e16 <_svfprintf_r+0xa36>
 8021e8a:	4633      	mov	r3, r6
 8021e8c:	2500      	movs	r5, #0
 8021e8e:	f853 9b04 	ldr.w	r9, [r3], #4
 8021e92:	9307      	str	r3, [sp, #28]
 8021e94:	9b04      	ldr	r3, [sp, #16]
 8021e96:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 8021e9a:	1c58      	adds	r0, r3, #1
 8021e9c:	d010      	beq.n	8021ec0 <_svfprintf_r+0xae0>
 8021e9e:	461a      	mov	r2, r3
 8021ea0:	4629      	mov	r1, r5
 8021ea2:	4648      	mov	r0, r9
 8021ea4:	f7de f9ac 	bl	8000200 <memchr>
 8021ea8:	9003      	str	r0, [sp, #12]
 8021eaa:	2800      	cmp	r0, #0
 8021eac:	f000 80d4 	beq.w	8022058 <_svfprintf_r+0xc78>
 8021eb0:	eba0 0309 	sub.w	r3, r0, r9
 8021eb4:	e9cd 5303 	strd	r5, r3, [sp, #12]
 8021eb8:	e9cd 5508 	strd	r5, r5, [sp, #32]
 8021ebc:	462e      	mov	r6, r5
 8021ebe:	e5bb      	b.n	8021a38 <_svfprintf_r+0x658>
 8021ec0:	4648      	mov	r0, r9
 8021ec2:	f7de f995 	bl	80001f0 <strlen>
 8021ec6:	e9cd 5003 	strd	r5, r0, [sp, #12]
 8021eca:	e45f      	b.n	802178c <_svfprintf_r+0x3ac>
 8021ecc:	f04b 0b10 	orr.w	fp, fp, #16
 8021ed0:	f01b 0320 	ands.w	r3, fp, #32
 8021ed4:	d009      	beq.n	8021eea <_svfprintf_r+0xb0a>
 8021ed6:	1df3      	adds	r3, r6, #7
 8021ed8:	f023 0307 	bic.w	r3, r3, #7
 8021edc:	461a      	mov	r2, r3
 8021ede:	685d      	ldr	r5, [r3, #4]
 8021ee0:	f852 6b08 	ldr.w	r6, [r2], #8
 8021ee4:	9207      	str	r2, [sp, #28]
 8021ee6:	2301      	movs	r3, #1
 8021ee8:	e795      	b.n	8021e16 <_svfprintf_r+0xa36>
 8021eea:	4632      	mov	r2, r6
 8021eec:	f01b 0510 	ands.w	r5, fp, #16
 8021ef0:	f852 6b04 	ldr.w	r6, [r2], #4
 8021ef4:	9207      	str	r2, [sp, #28]
 8021ef6:	d001      	beq.n	8021efc <_svfprintf_r+0xb1c>
 8021ef8:	461d      	mov	r5, r3
 8021efa:	e7f4      	b.n	8021ee6 <_svfprintf_r+0xb06>
 8021efc:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8021f00:	d001      	beq.n	8021f06 <_svfprintf_r+0xb26>
 8021f02:	b2b6      	uxth	r6, r6
 8021f04:	e7ef      	b.n	8021ee6 <_svfprintf_r+0xb06>
 8021f06:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8021f0a:	d0ec      	beq.n	8021ee6 <_svfprintf_r+0xb06>
 8021f0c:	b2f6      	uxtb	r6, r6
 8021f0e:	e7f3      	b.n	8021ef8 <_svfprintf_r+0xb18>
 8021f10:	4b7d      	ldr	r3, [pc, #500]	; (8022108 <_svfprintf_r+0xd28>)
 8021f12:	9316      	str	r3, [sp, #88]	; 0x58
 8021f14:	f01b 0320 	ands.w	r3, fp, #32
 8021f18:	d01b      	beq.n	8021f52 <_svfprintf_r+0xb72>
 8021f1a:	1df3      	adds	r3, r6, #7
 8021f1c:	f023 0307 	bic.w	r3, r3, #7
 8021f20:	461a      	mov	r2, r3
 8021f22:	685d      	ldr	r5, [r3, #4]
 8021f24:	f852 6b08 	ldr.w	r6, [r2], #8
 8021f28:	9207      	str	r2, [sp, #28]
 8021f2a:	f01b 0f01 	tst.w	fp, #1
 8021f2e:	d00a      	beq.n	8021f46 <_svfprintf_r+0xb66>
 8021f30:	ea56 0305 	orrs.w	r3, r6, r5
 8021f34:	d007      	beq.n	8021f46 <_svfprintf_r+0xb66>
 8021f36:	2330      	movs	r3, #48	; 0x30
 8021f38:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8021f3c:	9b06      	ldr	r3, [sp, #24]
 8021f3e:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8021f42:	f04b 0b02 	orr.w	fp, fp, #2
 8021f46:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8021f4a:	2302      	movs	r3, #2
 8021f4c:	e763      	b.n	8021e16 <_svfprintf_r+0xa36>
 8021f4e:	4b6d      	ldr	r3, [pc, #436]	; (8022104 <_svfprintf_r+0xd24>)
 8021f50:	e7df      	b.n	8021f12 <_svfprintf_r+0xb32>
 8021f52:	4632      	mov	r2, r6
 8021f54:	f01b 0510 	ands.w	r5, fp, #16
 8021f58:	f852 6b04 	ldr.w	r6, [r2], #4
 8021f5c:	9207      	str	r2, [sp, #28]
 8021f5e:	d001      	beq.n	8021f64 <_svfprintf_r+0xb84>
 8021f60:	461d      	mov	r5, r3
 8021f62:	e7e2      	b.n	8021f2a <_svfprintf_r+0xb4a>
 8021f64:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8021f68:	d001      	beq.n	8021f6e <_svfprintf_r+0xb8e>
 8021f6a:	b2b6      	uxth	r6, r6
 8021f6c:	e7dd      	b.n	8021f2a <_svfprintf_r+0xb4a>
 8021f6e:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8021f72:	d0da      	beq.n	8021f2a <_svfprintf_r+0xb4a>
 8021f74:	b2f6      	uxtb	r6, r6
 8021f76:	e7f3      	b.n	8021f60 <_svfprintf_r+0xb80>
 8021f78:	2e0a      	cmp	r6, #10
 8021f7a:	f175 0300 	sbcs.w	r3, r5, #0
 8021f7e:	d205      	bcs.n	8021f8c <_svfprintf_r+0xbac>
 8021f80:	3630      	adds	r6, #48	; 0x30
 8021f82:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 8021f86:	f20d 1937 	addw	r9, sp, #311	; 0x137
 8021f8a:	e3fb      	b.n	8022784 <_svfprintf_r+0x13a4>
 8021f8c:	2300      	movs	r3, #0
 8021f8e:	9305      	str	r3, [sp, #20]
 8021f90:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 8021f94:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 8021f98:	9303      	str	r3, [sp, #12]
 8021f9a:	220a      	movs	r2, #10
 8021f9c:	2300      	movs	r3, #0
 8021f9e:	4630      	mov	r0, r6
 8021fa0:	4629      	mov	r1, r5
 8021fa2:	f7de fe61 	bl	8000c68 <__aeabi_uldivmod>
 8021fa6:	9b05      	ldr	r3, [sp, #20]
 8021fa8:	3301      	adds	r3, #1
 8021faa:	9305      	str	r3, [sp, #20]
 8021fac:	9b03      	ldr	r3, [sp, #12]
 8021fae:	3230      	adds	r2, #48	; 0x30
 8021fb0:	f10b 39ff 	add.w	r9, fp, #4294967295
 8021fb4:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8021fb8:	b1d3      	cbz	r3, 8021ff0 <_svfprintf_r+0xc10>
 8021fba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021fbc:	9a05      	ldr	r2, [sp, #20]
 8021fbe:	781b      	ldrb	r3, [r3, #0]
 8021fc0:	429a      	cmp	r2, r3
 8021fc2:	d115      	bne.n	8021ff0 <_svfprintf_r+0xc10>
 8021fc4:	2aff      	cmp	r2, #255	; 0xff
 8021fc6:	d013      	beq.n	8021ff0 <_svfprintf_r+0xc10>
 8021fc8:	2e0a      	cmp	r6, #10
 8021fca:	f175 0300 	sbcs.w	r3, r5, #0
 8021fce:	d30f      	bcc.n	8021ff0 <_svfprintf_r+0xc10>
 8021fd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8021fd2:	9914      	ldr	r1, [sp, #80]	; 0x50
 8021fd4:	eba9 0903 	sub.w	r9, r9, r3
 8021fd8:	461a      	mov	r2, r3
 8021fda:	4648      	mov	r0, r9
 8021fdc:	f004 f905 	bl	80261ea <strncpy>
 8021fe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021fe2:	785b      	ldrb	r3, [r3, #1]
 8021fe4:	b11b      	cbz	r3, 8021fee <_svfprintf_r+0xc0e>
 8021fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021fe8:	3301      	adds	r3, #1
 8021fea:	930a      	str	r3, [sp, #40]	; 0x28
 8021fec:	2300      	movs	r3, #0
 8021fee:	9305      	str	r3, [sp, #20]
 8021ff0:	2300      	movs	r3, #0
 8021ff2:	220a      	movs	r2, #10
 8021ff4:	4630      	mov	r0, r6
 8021ff6:	4629      	mov	r1, r5
 8021ff8:	f7de fe36 	bl	8000c68 <__aeabi_uldivmod>
 8021ffc:	2e0a      	cmp	r6, #10
 8021ffe:	f175 0300 	sbcs.w	r3, r5, #0
 8022002:	f0c0 83bf 	bcc.w	8022784 <_svfprintf_r+0x13a4>
 8022006:	4606      	mov	r6, r0
 8022008:	460d      	mov	r5, r1
 802200a:	46cb      	mov	fp, r9
 802200c:	e7c5      	b.n	8021f9a <_svfprintf_r+0xbba>
 802200e:	f006 030f 	and.w	r3, r6, #15
 8022012:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8022014:	0936      	lsrs	r6, r6, #4
 8022016:	5cd3      	ldrb	r3, [r2, r3]
 8022018:	f809 3d01 	strb.w	r3, [r9, #-1]!
 802201c:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 8022020:	092d      	lsrs	r5, r5, #4
 8022022:	ea56 0305 	orrs.w	r3, r6, r5
 8022026:	d1f2      	bne.n	802200e <_svfprintf_r+0xc2e>
 8022028:	e3ac      	b.n	8022784 <_svfprintf_r+0x13a4>
 802202a:	b933      	cbnz	r3, 802203a <_svfprintf_r+0xc5a>
 802202c:	f01b 0f01 	tst.w	fp, #1
 8022030:	d003      	beq.n	802203a <_svfprintf_r+0xc5a>
 8022032:	2330      	movs	r3, #48	; 0x30
 8022034:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 8022038:	e7a5      	b.n	8021f86 <_svfprintf_r+0xba6>
 802203a:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 802203e:	e3a1      	b.n	8022784 <_svfprintf_r+0x13a4>
 8022040:	9b06      	ldr	r3, [sp, #24]
 8022042:	2b00      	cmp	r3, #0
 8022044:	f000 8370 	beq.w	8022728 <_svfprintf_r+0x1348>
 8022048:	2000      	movs	r0, #0
 802204a:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 802204e:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8022052:	9607      	str	r6, [sp, #28]
 8022054:	f7ff bb29 	b.w	80216aa <_svfprintf_r+0x2ca>
 8022058:	9e03      	ldr	r6, [sp, #12]
 802205a:	f7ff bb98 	b.w	802178e <_svfprintf_r+0x3ae>
 802205e:	2010      	movs	r0, #16
 8022060:	4402      	add	r2, r0
 8022062:	2b07      	cmp	r3, #7
 8022064:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8022068:	6060      	str	r0, [r4, #4]
 802206a:	dd08      	ble.n	802207e <_svfprintf_r+0xc9e>
 802206c:	aa22      	add	r2, sp, #136	; 0x88
 802206e:	4641      	mov	r1, r8
 8022070:	4650      	mov	r0, sl
 8022072:	f004 f8cd 	bl	8026210 <__ssprint_r>
 8022076:	2800      	cmp	r0, #0
 8022078:	f040 8334 	bne.w	80226e4 <_svfprintf_r+0x1304>
 802207c:	a925      	add	r1, sp, #148	; 0x94
 802207e:	3f10      	subs	r7, #16
 8022080:	460c      	mov	r4, r1
 8022082:	e4f4      	b.n	8021a6e <_svfprintf_r+0x68e>
 8022084:	460c      	mov	r4, r1
 8022086:	e50d      	b.n	8021aa4 <_svfprintf_r+0x6c4>
 8022088:	aa22      	add	r2, sp, #136	; 0x88
 802208a:	4641      	mov	r1, r8
 802208c:	4650      	mov	r0, sl
 802208e:	f004 f8bf 	bl	8026210 <__ssprint_r>
 8022092:	2800      	cmp	r0, #0
 8022094:	f040 8326 	bne.w	80226e4 <_svfprintf_r+0x1304>
 8022098:	ac25      	add	r4, sp, #148	; 0x94
 802209a:	e515      	b.n	8021ac8 <_svfprintf_r+0x6e8>
 802209c:	aa22      	add	r2, sp, #136	; 0x88
 802209e:	4641      	mov	r1, r8
 80220a0:	4650      	mov	r0, sl
 80220a2:	f004 f8b5 	bl	8026210 <__ssprint_r>
 80220a6:	2800      	cmp	r0, #0
 80220a8:	f040 831c 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80220ac:	ac25      	add	r4, sp, #148	; 0x94
 80220ae:	e51b      	b.n	8021ae8 <_svfprintf_r+0x708>
 80220b0:	2010      	movs	r0, #16
 80220b2:	4402      	add	r2, r0
 80220b4:	2b07      	cmp	r3, #7
 80220b6:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80220ba:	6060      	str	r0, [r4, #4]
 80220bc:	dd08      	ble.n	80220d0 <_svfprintf_r+0xcf0>
 80220be:	aa22      	add	r2, sp, #136	; 0x88
 80220c0:	4641      	mov	r1, r8
 80220c2:	4650      	mov	r0, sl
 80220c4:	f004 f8a4 	bl	8026210 <__ssprint_r>
 80220c8:	2800      	cmp	r0, #0
 80220ca:	f040 830b 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80220ce:	a925      	add	r1, sp, #148	; 0x94
 80220d0:	3f10      	subs	r7, #16
 80220d2:	460c      	mov	r4, r1
 80220d4:	e510      	b.n	8021af8 <_svfprintf_r+0x718>
 80220d6:	460c      	mov	r4, r1
 80220d8:	e529      	b.n	8021b2e <_svfprintf_r+0x74e>
 80220da:	2010      	movs	r0, #16
 80220dc:	4402      	add	r2, r0
 80220de:	2b07      	cmp	r3, #7
 80220e0:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80220e4:	6060      	str	r0, [r4, #4]
 80220e6:	dd08      	ble.n	80220fa <_svfprintf_r+0xd1a>
 80220e8:	aa22      	add	r2, sp, #136	; 0x88
 80220ea:	4641      	mov	r1, r8
 80220ec:	4650      	mov	r0, sl
 80220ee:	f004 f88f 	bl	8026210 <__ssprint_r>
 80220f2:	2800      	cmp	r0, #0
 80220f4:	f040 82f6 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80220f8:	a925      	add	r1, sp, #148	; 0x94
 80220fa:	3e10      	subs	r6, #16
 80220fc:	460c      	mov	r4, r1
 80220fe:	e529      	b.n	8021b54 <_svfprintf_r+0x774>
 8022100:	460c      	mov	r4, r1
 8022102:	e541      	b.n	8021b88 <_svfprintf_r+0x7a8>
 8022104:	08072eec 	.word	0x08072eec
 8022108:	08072efd 	.word	0x08072efd
 802210c:	9b06      	ldr	r3, [sp, #24]
 802210e:	2b65      	cmp	r3, #101	; 0x65
 8022110:	f340 8230 	ble.w	8022574 <_svfprintf_r+0x1194>
 8022114:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8022118:	2200      	movs	r2, #0
 802211a:	2300      	movs	r3, #0
 802211c:	f7de fce4 	bl	8000ae8 <__aeabi_dcmpeq>
 8022120:	2800      	cmp	r0, #0
 8022122:	d068      	beq.n	80221f6 <_svfprintf_r+0xe16>
 8022124:	4b6d      	ldr	r3, [pc, #436]	; (80222dc <_svfprintf_r+0xefc>)
 8022126:	6023      	str	r3, [r4, #0]
 8022128:	2301      	movs	r3, #1
 802212a:	441e      	add	r6, r3
 802212c:	6063      	str	r3, [r4, #4]
 802212e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8022130:	9624      	str	r6, [sp, #144]	; 0x90
 8022132:	3301      	adds	r3, #1
 8022134:	2b07      	cmp	r3, #7
 8022136:	9323      	str	r3, [sp, #140]	; 0x8c
 8022138:	dc37      	bgt.n	80221aa <_svfprintf_r+0xdca>
 802213a:	3408      	adds	r4, #8
 802213c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 802213e:	9a05      	ldr	r2, [sp, #20]
 8022140:	4293      	cmp	r3, r2
 8022142:	db03      	blt.n	802214c <_svfprintf_r+0xd6c>
 8022144:	f01b 0f01 	tst.w	fp, #1
 8022148:	f43f ad30 	beq.w	8021bac <_svfprintf_r+0x7cc>
 802214c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 802214e:	6023      	str	r3, [r4, #0]
 8022150:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022152:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8022154:	6063      	str	r3, [r4, #4]
 8022156:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8022158:	4413      	add	r3, r2
 802215a:	9324      	str	r3, [sp, #144]	; 0x90
 802215c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 802215e:	3301      	adds	r3, #1
 8022160:	2b07      	cmp	r3, #7
 8022162:	9323      	str	r3, [sp, #140]	; 0x8c
 8022164:	dc2b      	bgt.n	80221be <_svfprintf_r+0xdde>
 8022166:	3408      	adds	r4, #8
 8022168:	9b05      	ldr	r3, [sp, #20]
 802216a:	1e5d      	subs	r5, r3, #1
 802216c:	2d00      	cmp	r5, #0
 802216e:	f77f ad1d 	ble.w	8021bac <_svfprintf_r+0x7cc>
 8022172:	4e5b      	ldr	r6, [pc, #364]	; (80222e0 <_svfprintf_r+0xf00>)
 8022174:	2710      	movs	r7, #16
 8022176:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 802217a:	2d10      	cmp	r5, #16
 802217c:	f103 0301 	add.w	r3, r3, #1
 8022180:	f104 0108 	add.w	r1, r4, #8
 8022184:	6026      	str	r6, [r4, #0]
 8022186:	dc24      	bgt.n	80221d2 <_svfprintf_r+0xdf2>
 8022188:	6065      	str	r5, [r4, #4]
 802218a:	2b07      	cmp	r3, #7
 802218c:	4415      	add	r5, r2
 802218e:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8022192:	f340 8286 	ble.w	80226a2 <_svfprintf_r+0x12c2>
 8022196:	aa22      	add	r2, sp, #136	; 0x88
 8022198:	4641      	mov	r1, r8
 802219a:	4650      	mov	r0, sl
 802219c:	f004 f838 	bl	8026210 <__ssprint_r>
 80221a0:	2800      	cmp	r0, #0
 80221a2:	f040 829f 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80221a6:	ac25      	add	r4, sp, #148	; 0x94
 80221a8:	e500      	b.n	8021bac <_svfprintf_r+0x7cc>
 80221aa:	aa22      	add	r2, sp, #136	; 0x88
 80221ac:	4641      	mov	r1, r8
 80221ae:	4650      	mov	r0, sl
 80221b0:	f004 f82e 	bl	8026210 <__ssprint_r>
 80221b4:	2800      	cmp	r0, #0
 80221b6:	f040 8295 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80221ba:	ac25      	add	r4, sp, #148	; 0x94
 80221bc:	e7be      	b.n	802213c <_svfprintf_r+0xd5c>
 80221be:	aa22      	add	r2, sp, #136	; 0x88
 80221c0:	4641      	mov	r1, r8
 80221c2:	4650      	mov	r0, sl
 80221c4:	f004 f824 	bl	8026210 <__ssprint_r>
 80221c8:	2800      	cmp	r0, #0
 80221ca:	f040 828b 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80221ce:	ac25      	add	r4, sp, #148	; 0x94
 80221d0:	e7ca      	b.n	8022168 <_svfprintf_r+0xd88>
 80221d2:	3210      	adds	r2, #16
 80221d4:	2b07      	cmp	r3, #7
 80221d6:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80221da:	6067      	str	r7, [r4, #4]
 80221dc:	dd08      	ble.n	80221f0 <_svfprintf_r+0xe10>
 80221de:	aa22      	add	r2, sp, #136	; 0x88
 80221e0:	4641      	mov	r1, r8
 80221e2:	4650      	mov	r0, sl
 80221e4:	f004 f814 	bl	8026210 <__ssprint_r>
 80221e8:	2800      	cmp	r0, #0
 80221ea:	f040 827b 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80221ee:	a925      	add	r1, sp, #148	; 0x94
 80221f0:	3d10      	subs	r5, #16
 80221f2:	460c      	mov	r4, r1
 80221f4:	e7bf      	b.n	8022176 <_svfprintf_r+0xd96>
 80221f6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80221f8:	2b00      	cmp	r3, #0
 80221fa:	dc73      	bgt.n	80222e4 <_svfprintf_r+0xf04>
 80221fc:	4b37      	ldr	r3, [pc, #220]	; (80222dc <_svfprintf_r+0xefc>)
 80221fe:	6023      	str	r3, [r4, #0]
 8022200:	2301      	movs	r3, #1
 8022202:	441e      	add	r6, r3
 8022204:	6063      	str	r3, [r4, #4]
 8022206:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8022208:	9624      	str	r6, [sp, #144]	; 0x90
 802220a:	3301      	adds	r3, #1
 802220c:	2b07      	cmp	r3, #7
 802220e:	9323      	str	r3, [sp, #140]	; 0x8c
 8022210:	dc3d      	bgt.n	802228e <_svfprintf_r+0xeae>
 8022212:	3408      	adds	r4, #8
 8022214:	9905      	ldr	r1, [sp, #20]
 8022216:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8022218:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802221a:	430a      	orrs	r2, r1
 802221c:	f00b 0101 	and.w	r1, fp, #1
 8022220:	430a      	orrs	r2, r1
 8022222:	f43f acc3 	beq.w	8021bac <_svfprintf_r+0x7cc>
 8022226:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8022228:	6022      	str	r2, [r4, #0]
 802222a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802222c:	6062      	str	r2, [r4, #4]
 802222e:	4413      	add	r3, r2
 8022230:	9324      	str	r3, [sp, #144]	; 0x90
 8022232:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8022234:	3301      	adds	r3, #1
 8022236:	2b07      	cmp	r3, #7
 8022238:	9323      	str	r3, [sp, #140]	; 0x8c
 802223a:	dc32      	bgt.n	80222a2 <_svfprintf_r+0xec2>
 802223c:	3408      	adds	r4, #8
 802223e:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8022240:	2d00      	cmp	r5, #0
 8022242:	da1b      	bge.n	802227c <_svfprintf_r+0xe9c>
 8022244:	4e26      	ldr	r6, [pc, #152]	; (80222e0 <_svfprintf_r+0xf00>)
 8022246:	426d      	negs	r5, r5
 8022248:	4623      	mov	r3, r4
 802224a:	2710      	movs	r7, #16
 802224c:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 8022250:	2d10      	cmp	r5, #16
 8022252:	f102 0201 	add.w	r2, r2, #1
 8022256:	f104 0408 	add.w	r4, r4, #8
 802225a:	601e      	str	r6, [r3, #0]
 802225c:	dc2b      	bgt.n	80222b6 <_svfprintf_r+0xed6>
 802225e:	605d      	str	r5, [r3, #4]
 8022260:	2a07      	cmp	r2, #7
 8022262:	440d      	add	r5, r1
 8022264:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 8022268:	dd08      	ble.n	802227c <_svfprintf_r+0xe9c>
 802226a:	aa22      	add	r2, sp, #136	; 0x88
 802226c:	4641      	mov	r1, r8
 802226e:	4650      	mov	r0, sl
 8022270:	f003 ffce 	bl	8026210 <__ssprint_r>
 8022274:	2800      	cmp	r0, #0
 8022276:	f040 8235 	bne.w	80226e4 <_svfprintf_r+0x1304>
 802227a:	ac25      	add	r4, sp, #148	; 0x94
 802227c:	9b05      	ldr	r3, [sp, #20]
 802227e:	9a05      	ldr	r2, [sp, #20]
 8022280:	6063      	str	r3, [r4, #4]
 8022282:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8022284:	f8c4 9000 	str.w	r9, [r4]
 8022288:	4413      	add	r3, r2
 802228a:	9324      	str	r3, [sp, #144]	; 0x90
 802228c:	e487      	b.n	8021b9e <_svfprintf_r+0x7be>
 802228e:	aa22      	add	r2, sp, #136	; 0x88
 8022290:	4641      	mov	r1, r8
 8022292:	4650      	mov	r0, sl
 8022294:	f003 ffbc 	bl	8026210 <__ssprint_r>
 8022298:	2800      	cmp	r0, #0
 802229a:	f040 8223 	bne.w	80226e4 <_svfprintf_r+0x1304>
 802229e:	ac25      	add	r4, sp, #148	; 0x94
 80222a0:	e7b8      	b.n	8022214 <_svfprintf_r+0xe34>
 80222a2:	aa22      	add	r2, sp, #136	; 0x88
 80222a4:	4641      	mov	r1, r8
 80222a6:	4650      	mov	r0, sl
 80222a8:	f003 ffb2 	bl	8026210 <__ssprint_r>
 80222ac:	2800      	cmp	r0, #0
 80222ae:	f040 8219 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80222b2:	ac25      	add	r4, sp, #148	; 0x94
 80222b4:	e7c3      	b.n	802223e <_svfprintf_r+0xe5e>
 80222b6:	3110      	adds	r1, #16
 80222b8:	2a07      	cmp	r2, #7
 80222ba:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 80222be:	605f      	str	r7, [r3, #4]
 80222c0:	dd08      	ble.n	80222d4 <_svfprintf_r+0xef4>
 80222c2:	aa22      	add	r2, sp, #136	; 0x88
 80222c4:	4641      	mov	r1, r8
 80222c6:	4650      	mov	r0, sl
 80222c8:	f003 ffa2 	bl	8026210 <__ssprint_r>
 80222cc:	2800      	cmp	r0, #0
 80222ce:	f040 8209 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80222d2:	ac25      	add	r4, sp, #148	; 0x94
 80222d4:	3d10      	subs	r5, #16
 80222d6:	4623      	mov	r3, r4
 80222d8:	e7b8      	b.n	802224c <_svfprintf_r+0xe6c>
 80222da:	bf00      	nop
 80222dc:	08072f0e 	.word	0x08072f0e
 80222e0:	08072f20 	.word	0x08072f20
 80222e4:	9f05      	ldr	r7, [sp, #20]
 80222e6:	42af      	cmp	r7, r5
 80222e8:	bfa8      	it	ge
 80222ea:	462f      	movge	r7, r5
 80222ec:	2f00      	cmp	r7, #0
 80222ee:	dd0a      	ble.n	8022306 <_svfprintf_r+0xf26>
 80222f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80222f2:	3301      	adds	r3, #1
 80222f4:	443e      	add	r6, r7
 80222f6:	2b07      	cmp	r3, #7
 80222f8:	e9c4 9700 	strd	r9, r7, [r4]
 80222fc:	9624      	str	r6, [sp, #144]	; 0x90
 80222fe:	9323      	str	r3, [sp, #140]	; 0x8c
 8022300:	f300 8085 	bgt.w	802240e <_svfprintf_r+0x102e>
 8022304:	3408      	adds	r4, #8
 8022306:	2f00      	cmp	r7, #0
 8022308:	bfac      	ite	ge
 802230a:	1bee      	subge	r6, r5, r7
 802230c:	462e      	movlt	r6, r5
 802230e:	2e00      	cmp	r6, #0
 8022310:	dd19      	ble.n	8022346 <_svfprintf_r+0xf66>
 8022312:	4f97      	ldr	r7, [pc, #604]	; (8022570 <_svfprintf_r+0x1190>)
 8022314:	6027      	str	r7, [r4, #0]
 8022316:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 802231a:	2e10      	cmp	r6, #16
 802231c:	f103 0301 	add.w	r3, r3, #1
 8022320:	f104 0108 	add.w	r1, r4, #8
 8022324:	dc7d      	bgt.n	8022422 <_svfprintf_r+0x1042>
 8022326:	6066      	str	r6, [r4, #4]
 8022328:	2b07      	cmp	r3, #7
 802232a:	4416      	add	r6, r2
 802232c:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8022330:	f340 808a 	ble.w	8022448 <_svfprintf_r+0x1068>
 8022334:	aa22      	add	r2, sp, #136	; 0x88
 8022336:	4641      	mov	r1, r8
 8022338:	4650      	mov	r0, sl
 802233a:	f003 ff69 	bl	8026210 <__ssprint_r>
 802233e:	2800      	cmp	r0, #0
 8022340:	f040 81d0 	bne.w	80226e4 <_svfprintf_r+0x1304>
 8022344:	ac25      	add	r4, sp, #148	; 0x94
 8022346:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 802234a:	444d      	add	r5, r9
 802234c:	d00a      	beq.n	8022364 <_svfprintf_r+0xf84>
 802234e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022350:	2b00      	cmp	r3, #0
 8022352:	d17b      	bne.n	802244c <_svfprintf_r+0x106c>
 8022354:	9b08      	ldr	r3, [sp, #32]
 8022356:	2b00      	cmp	r3, #0
 8022358:	d17b      	bne.n	8022452 <_svfprintf_r+0x1072>
 802235a:	9b05      	ldr	r3, [sp, #20]
 802235c:	444b      	add	r3, r9
 802235e:	429d      	cmp	r5, r3
 8022360:	bf28      	it	cs
 8022362:	461d      	movcs	r5, r3
 8022364:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8022366:	9a05      	ldr	r2, [sp, #20]
 8022368:	4293      	cmp	r3, r2
 802236a:	db02      	blt.n	8022372 <_svfprintf_r+0xf92>
 802236c:	f01b 0f01 	tst.w	fp, #1
 8022370:	d00e      	beq.n	8022390 <_svfprintf_r+0xfb0>
 8022372:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8022374:	6023      	str	r3, [r4, #0]
 8022376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022378:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802237a:	6063      	str	r3, [r4, #4]
 802237c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802237e:	4413      	add	r3, r2
 8022380:	9324      	str	r3, [sp, #144]	; 0x90
 8022382:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8022384:	3301      	adds	r3, #1
 8022386:	2b07      	cmp	r3, #7
 8022388:	9323      	str	r3, [sp, #140]	; 0x8c
 802238a:	f300 80dd 	bgt.w	8022548 <_svfprintf_r+0x1168>
 802238e:	3408      	adds	r4, #8
 8022390:	9b05      	ldr	r3, [sp, #20]
 8022392:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8022394:	eb09 0203 	add.w	r2, r9, r3
 8022398:	1b9e      	subs	r6, r3, r6
 802239a:	1b52      	subs	r2, r2, r5
 802239c:	4296      	cmp	r6, r2
 802239e:	bfa8      	it	ge
 80223a0:	4616      	movge	r6, r2
 80223a2:	2e00      	cmp	r6, #0
 80223a4:	dd0b      	ble.n	80223be <_svfprintf_r+0xfde>
 80223a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80223a8:	4433      	add	r3, r6
 80223aa:	9324      	str	r3, [sp, #144]	; 0x90
 80223ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80223ae:	3301      	adds	r3, #1
 80223b0:	2b07      	cmp	r3, #7
 80223b2:	e9c4 5600 	strd	r5, r6, [r4]
 80223b6:	9323      	str	r3, [sp, #140]	; 0x8c
 80223b8:	f300 80d0 	bgt.w	802255c <_svfprintf_r+0x117c>
 80223bc:	3408      	adds	r4, #8
 80223be:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80223c0:	9b05      	ldr	r3, [sp, #20]
 80223c2:	2e00      	cmp	r6, #0
 80223c4:	eba3 0505 	sub.w	r5, r3, r5
 80223c8:	bfa8      	it	ge
 80223ca:	1bad      	subge	r5, r5, r6
 80223cc:	2d00      	cmp	r5, #0
 80223ce:	f77f abed 	ble.w	8021bac <_svfprintf_r+0x7cc>
 80223d2:	4e67      	ldr	r6, [pc, #412]	; (8022570 <_svfprintf_r+0x1190>)
 80223d4:	2710      	movs	r7, #16
 80223d6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80223da:	2d10      	cmp	r5, #16
 80223dc:	f103 0301 	add.w	r3, r3, #1
 80223e0:	f104 0108 	add.w	r1, r4, #8
 80223e4:	6026      	str	r6, [r4, #0]
 80223e6:	f77f aecf 	ble.w	8022188 <_svfprintf_r+0xda8>
 80223ea:	3210      	adds	r2, #16
 80223ec:	2b07      	cmp	r3, #7
 80223ee:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80223f2:	6067      	str	r7, [r4, #4]
 80223f4:	dd08      	ble.n	8022408 <_svfprintf_r+0x1028>
 80223f6:	aa22      	add	r2, sp, #136	; 0x88
 80223f8:	4641      	mov	r1, r8
 80223fa:	4650      	mov	r0, sl
 80223fc:	f003 ff08 	bl	8026210 <__ssprint_r>
 8022400:	2800      	cmp	r0, #0
 8022402:	f040 816f 	bne.w	80226e4 <_svfprintf_r+0x1304>
 8022406:	a925      	add	r1, sp, #148	; 0x94
 8022408:	3d10      	subs	r5, #16
 802240a:	460c      	mov	r4, r1
 802240c:	e7e3      	b.n	80223d6 <_svfprintf_r+0xff6>
 802240e:	aa22      	add	r2, sp, #136	; 0x88
 8022410:	4641      	mov	r1, r8
 8022412:	4650      	mov	r0, sl
 8022414:	f003 fefc 	bl	8026210 <__ssprint_r>
 8022418:	2800      	cmp	r0, #0
 802241a:	f040 8163 	bne.w	80226e4 <_svfprintf_r+0x1304>
 802241e:	ac25      	add	r4, sp, #148	; 0x94
 8022420:	e771      	b.n	8022306 <_svfprintf_r+0xf26>
 8022422:	2010      	movs	r0, #16
 8022424:	4402      	add	r2, r0
 8022426:	2b07      	cmp	r3, #7
 8022428:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 802242c:	6060      	str	r0, [r4, #4]
 802242e:	dd08      	ble.n	8022442 <_svfprintf_r+0x1062>
 8022430:	aa22      	add	r2, sp, #136	; 0x88
 8022432:	4641      	mov	r1, r8
 8022434:	4650      	mov	r0, sl
 8022436:	f003 feeb 	bl	8026210 <__ssprint_r>
 802243a:	2800      	cmp	r0, #0
 802243c:	f040 8152 	bne.w	80226e4 <_svfprintf_r+0x1304>
 8022440:	a925      	add	r1, sp, #148	; 0x94
 8022442:	3e10      	subs	r6, #16
 8022444:	460c      	mov	r4, r1
 8022446:	e765      	b.n	8022314 <_svfprintf_r+0xf34>
 8022448:	460c      	mov	r4, r1
 802244a:	e77c      	b.n	8022346 <_svfprintf_r+0xf66>
 802244c:	9b08      	ldr	r3, [sp, #32]
 802244e:	2b00      	cmp	r3, #0
 8022450:	d04a      	beq.n	80224e8 <_svfprintf_r+0x1108>
 8022452:	9b08      	ldr	r3, [sp, #32]
 8022454:	3b01      	subs	r3, #1
 8022456:	9308      	str	r3, [sp, #32]
 8022458:	9b14      	ldr	r3, [sp, #80]	; 0x50
 802245a:	6023      	str	r3, [r4, #0]
 802245c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802245e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8022460:	6063      	str	r3, [r4, #4]
 8022462:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8022464:	4413      	add	r3, r2
 8022466:	9324      	str	r3, [sp, #144]	; 0x90
 8022468:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 802246a:	3301      	adds	r3, #1
 802246c:	2b07      	cmp	r3, #7
 802246e:	9323      	str	r3, [sp, #140]	; 0x8c
 8022470:	dc41      	bgt.n	80224f6 <_svfprintf_r+0x1116>
 8022472:	3408      	adds	r4, #8
 8022474:	9b05      	ldr	r3, [sp, #20]
 8022476:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8022478:	eb09 0703 	add.w	r7, r9, r3
 802247c:	1b7b      	subs	r3, r7, r5
 802247e:	7817      	ldrb	r7, [r2, #0]
 8022480:	429f      	cmp	r7, r3
 8022482:	bfa8      	it	ge
 8022484:	461f      	movge	r7, r3
 8022486:	2f00      	cmp	r7, #0
 8022488:	dd0a      	ble.n	80224a0 <_svfprintf_r+0x10c0>
 802248a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802248c:	443b      	add	r3, r7
 802248e:	9324      	str	r3, [sp, #144]	; 0x90
 8022490:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8022492:	3301      	adds	r3, #1
 8022494:	2b07      	cmp	r3, #7
 8022496:	e9c4 5700 	strd	r5, r7, [r4]
 802249a:	9323      	str	r3, [sp, #140]	; 0x8c
 802249c:	dc35      	bgt.n	802250a <_svfprintf_r+0x112a>
 802249e:	3408      	adds	r4, #8
 80224a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80224a2:	781e      	ldrb	r6, [r3, #0]
 80224a4:	2f00      	cmp	r7, #0
 80224a6:	bfa8      	it	ge
 80224a8:	1bf6      	subge	r6, r6, r7
 80224aa:	2e00      	cmp	r6, #0
 80224ac:	dd18      	ble.n	80224e0 <_svfprintf_r+0x1100>
 80224ae:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80224b2:	482f      	ldr	r0, [pc, #188]	; (8022570 <_svfprintf_r+0x1190>)
 80224b4:	6020      	str	r0, [r4, #0]
 80224b6:	2e10      	cmp	r6, #16
 80224b8:	f103 0301 	add.w	r3, r3, #1
 80224bc:	f104 0108 	add.w	r1, r4, #8
 80224c0:	dc2d      	bgt.n	802251e <_svfprintf_r+0x113e>
 80224c2:	4432      	add	r2, r6
 80224c4:	2b07      	cmp	r3, #7
 80224c6:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80224ca:	6066      	str	r6, [r4, #4]
 80224cc:	dd3a      	ble.n	8022544 <_svfprintf_r+0x1164>
 80224ce:	aa22      	add	r2, sp, #136	; 0x88
 80224d0:	4641      	mov	r1, r8
 80224d2:	4650      	mov	r0, sl
 80224d4:	f003 fe9c 	bl	8026210 <__ssprint_r>
 80224d8:	2800      	cmp	r0, #0
 80224da:	f040 8103 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80224de:	ac25      	add	r4, sp, #148	; 0x94
 80224e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80224e2:	781b      	ldrb	r3, [r3, #0]
 80224e4:	441d      	add	r5, r3
 80224e6:	e732      	b.n	802234e <_svfprintf_r+0xf6e>
 80224e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80224ea:	3b01      	subs	r3, #1
 80224ec:	930a      	str	r3, [sp, #40]	; 0x28
 80224ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80224f0:	3b01      	subs	r3, #1
 80224f2:	9309      	str	r3, [sp, #36]	; 0x24
 80224f4:	e7b0      	b.n	8022458 <_svfprintf_r+0x1078>
 80224f6:	aa22      	add	r2, sp, #136	; 0x88
 80224f8:	4641      	mov	r1, r8
 80224fa:	4650      	mov	r0, sl
 80224fc:	f003 fe88 	bl	8026210 <__ssprint_r>
 8022500:	2800      	cmp	r0, #0
 8022502:	f040 80ef 	bne.w	80226e4 <_svfprintf_r+0x1304>
 8022506:	ac25      	add	r4, sp, #148	; 0x94
 8022508:	e7b4      	b.n	8022474 <_svfprintf_r+0x1094>
 802250a:	aa22      	add	r2, sp, #136	; 0x88
 802250c:	4641      	mov	r1, r8
 802250e:	4650      	mov	r0, sl
 8022510:	f003 fe7e 	bl	8026210 <__ssprint_r>
 8022514:	2800      	cmp	r0, #0
 8022516:	f040 80e5 	bne.w	80226e4 <_svfprintf_r+0x1304>
 802251a:	ac25      	add	r4, sp, #148	; 0x94
 802251c:	e7c0      	b.n	80224a0 <_svfprintf_r+0x10c0>
 802251e:	2010      	movs	r0, #16
 8022520:	4402      	add	r2, r0
 8022522:	2b07      	cmp	r3, #7
 8022524:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8022528:	6060      	str	r0, [r4, #4]
 802252a:	dd08      	ble.n	802253e <_svfprintf_r+0x115e>
 802252c:	aa22      	add	r2, sp, #136	; 0x88
 802252e:	4641      	mov	r1, r8
 8022530:	4650      	mov	r0, sl
 8022532:	f003 fe6d 	bl	8026210 <__ssprint_r>
 8022536:	2800      	cmp	r0, #0
 8022538:	f040 80d4 	bne.w	80226e4 <_svfprintf_r+0x1304>
 802253c:	a925      	add	r1, sp, #148	; 0x94
 802253e:	3e10      	subs	r6, #16
 8022540:	460c      	mov	r4, r1
 8022542:	e7b4      	b.n	80224ae <_svfprintf_r+0x10ce>
 8022544:	460c      	mov	r4, r1
 8022546:	e7cb      	b.n	80224e0 <_svfprintf_r+0x1100>
 8022548:	aa22      	add	r2, sp, #136	; 0x88
 802254a:	4641      	mov	r1, r8
 802254c:	4650      	mov	r0, sl
 802254e:	f003 fe5f 	bl	8026210 <__ssprint_r>
 8022552:	2800      	cmp	r0, #0
 8022554:	f040 80c6 	bne.w	80226e4 <_svfprintf_r+0x1304>
 8022558:	ac25      	add	r4, sp, #148	; 0x94
 802255a:	e719      	b.n	8022390 <_svfprintf_r+0xfb0>
 802255c:	aa22      	add	r2, sp, #136	; 0x88
 802255e:	4641      	mov	r1, r8
 8022560:	4650      	mov	r0, sl
 8022562:	f003 fe55 	bl	8026210 <__ssprint_r>
 8022566:	2800      	cmp	r0, #0
 8022568:	f040 80bc 	bne.w	80226e4 <_svfprintf_r+0x1304>
 802256c:	ac25      	add	r4, sp, #148	; 0x94
 802256e:	e726      	b.n	80223be <_svfprintf_r+0xfde>
 8022570:	08072f20 	.word	0x08072f20
 8022574:	9a05      	ldr	r2, [sp, #20]
 8022576:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8022578:	2a01      	cmp	r2, #1
 802257a:	f106 0601 	add.w	r6, r6, #1
 802257e:	f103 0301 	add.w	r3, r3, #1
 8022582:	f104 0508 	add.w	r5, r4, #8
 8022586:	dc02      	bgt.n	802258e <_svfprintf_r+0x11ae>
 8022588:	f01b 0f01 	tst.w	fp, #1
 802258c:	d07e      	beq.n	802268c <_svfprintf_r+0x12ac>
 802258e:	2201      	movs	r2, #1
 8022590:	2b07      	cmp	r3, #7
 8022592:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8022596:	f8c4 9000 	str.w	r9, [r4]
 802259a:	6062      	str	r2, [r4, #4]
 802259c:	dd08      	ble.n	80225b0 <_svfprintf_r+0x11d0>
 802259e:	aa22      	add	r2, sp, #136	; 0x88
 80225a0:	4641      	mov	r1, r8
 80225a2:	4650      	mov	r0, sl
 80225a4:	f003 fe34 	bl	8026210 <__ssprint_r>
 80225a8:	2800      	cmp	r0, #0
 80225aa:	f040 809b 	bne.w	80226e4 <_svfprintf_r+0x1304>
 80225ae:	ad25      	add	r5, sp, #148	; 0x94
 80225b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80225b2:	602b      	str	r3, [r5, #0]
 80225b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80225b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80225b8:	606b      	str	r3, [r5, #4]
 80225ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80225bc:	4413      	add	r3, r2
 80225be:	9324      	str	r3, [sp, #144]	; 0x90
 80225c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80225c2:	3301      	adds	r3, #1
 80225c4:	2b07      	cmp	r3, #7
 80225c6:	9323      	str	r3, [sp, #140]	; 0x8c
 80225c8:	dc32      	bgt.n	8022630 <_svfprintf_r+0x1250>
 80225ca:	3508      	adds	r5, #8
 80225cc:	9b05      	ldr	r3, [sp, #20]
 80225ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80225d2:	1e5c      	subs	r4, r3, #1
 80225d4:	2200      	movs	r2, #0
 80225d6:	2300      	movs	r3, #0
 80225d8:	f7de fa86 	bl	8000ae8 <__aeabi_dcmpeq>
 80225dc:	2800      	cmp	r0, #0
 80225de:	d130      	bne.n	8022642 <_svfprintf_r+0x1262>
 80225e0:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80225e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80225e4:	9a05      	ldr	r2, [sp, #20]
 80225e6:	3101      	adds	r1, #1
 80225e8:	3b01      	subs	r3, #1
 80225ea:	f109 0001 	add.w	r0, r9, #1
 80225ee:	4413      	add	r3, r2
 80225f0:	2907      	cmp	r1, #7
 80225f2:	e9c5 0400 	strd	r0, r4, [r5]
 80225f6:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 80225fa:	dd50      	ble.n	802269e <_svfprintf_r+0x12be>
 80225fc:	aa22      	add	r2, sp, #136	; 0x88
 80225fe:	4641      	mov	r1, r8
 8022600:	4650      	mov	r0, sl
 8022602:	f003 fe05 	bl	8026210 <__ssprint_r>
 8022606:	2800      	cmp	r0, #0
 8022608:	d16c      	bne.n	80226e4 <_svfprintf_r+0x1304>
 802260a:	ad25      	add	r5, sp, #148	; 0x94
 802260c:	ab1e      	add	r3, sp, #120	; 0x78
 802260e:	602b      	str	r3, [r5, #0]
 8022610:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8022612:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8022614:	606b      	str	r3, [r5, #4]
 8022616:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8022618:	4413      	add	r3, r2
 802261a:	9324      	str	r3, [sp, #144]	; 0x90
 802261c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 802261e:	3301      	adds	r3, #1
 8022620:	2b07      	cmp	r3, #7
 8022622:	9323      	str	r3, [sp, #140]	; 0x8c
 8022624:	f73f adb7 	bgt.w	8022196 <_svfprintf_r+0xdb6>
 8022628:	f105 0408 	add.w	r4, r5, #8
 802262c:	f7ff babe 	b.w	8021bac <_svfprintf_r+0x7cc>
 8022630:	aa22      	add	r2, sp, #136	; 0x88
 8022632:	4641      	mov	r1, r8
 8022634:	4650      	mov	r0, sl
 8022636:	f003 fdeb 	bl	8026210 <__ssprint_r>
 802263a:	2800      	cmp	r0, #0
 802263c:	d152      	bne.n	80226e4 <_svfprintf_r+0x1304>
 802263e:	ad25      	add	r5, sp, #148	; 0x94
 8022640:	e7c4      	b.n	80225cc <_svfprintf_r+0x11ec>
 8022642:	2c00      	cmp	r4, #0
 8022644:	dde2      	ble.n	802260c <_svfprintf_r+0x122c>
 8022646:	4e56      	ldr	r6, [pc, #344]	; (80227a0 <_svfprintf_r+0x13c0>)
 8022648:	2710      	movs	r7, #16
 802264a:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 802264e:	2c10      	cmp	r4, #16
 8022650:	f103 0301 	add.w	r3, r3, #1
 8022654:	f105 0108 	add.w	r1, r5, #8
 8022658:	602e      	str	r6, [r5, #0]
 802265a:	dc07      	bgt.n	802266c <_svfprintf_r+0x128c>
 802265c:	606c      	str	r4, [r5, #4]
 802265e:	2b07      	cmp	r3, #7
 8022660:	4414      	add	r4, r2
 8022662:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 8022666:	dcc9      	bgt.n	80225fc <_svfprintf_r+0x121c>
 8022668:	460d      	mov	r5, r1
 802266a:	e7cf      	b.n	802260c <_svfprintf_r+0x122c>
 802266c:	3210      	adds	r2, #16
 802266e:	2b07      	cmp	r3, #7
 8022670:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8022674:	606f      	str	r7, [r5, #4]
 8022676:	dd06      	ble.n	8022686 <_svfprintf_r+0x12a6>
 8022678:	aa22      	add	r2, sp, #136	; 0x88
 802267a:	4641      	mov	r1, r8
 802267c:	4650      	mov	r0, sl
 802267e:	f003 fdc7 	bl	8026210 <__ssprint_r>
 8022682:	bb78      	cbnz	r0, 80226e4 <_svfprintf_r+0x1304>
 8022684:	a925      	add	r1, sp, #148	; 0x94
 8022686:	3c10      	subs	r4, #16
 8022688:	460d      	mov	r5, r1
 802268a:	e7de      	b.n	802264a <_svfprintf_r+0x126a>
 802268c:	2201      	movs	r2, #1
 802268e:	2b07      	cmp	r3, #7
 8022690:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8022694:	f8c4 9000 	str.w	r9, [r4]
 8022698:	6062      	str	r2, [r4, #4]
 802269a:	ddb7      	ble.n	802260c <_svfprintf_r+0x122c>
 802269c:	e7ae      	b.n	80225fc <_svfprintf_r+0x121c>
 802269e:	3508      	adds	r5, #8
 80226a0:	e7b4      	b.n	802260c <_svfprintf_r+0x122c>
 80226a2:	460c      	mov	r4, r1
 80226a4:	f7ff ba82 	b.w	8021bac <_svfprintf_r+0x7cc>
 80226a8:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 80226ac:	1a9d      	subs	r5, r3, r2
 80226ae:	2d00      	cmp	r5, #0
 80226b0:	f77f aa80 	ble.w	8021bb4 <_svfprintf_r+0x7d4>
 80226b4:	4e3b      	ldr	r6, [pc, #236]	; (80227a4 <_svfprintf_r+0x13c4>)
 80226b6:	2710      	movs	r7, #16
 80226b8:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80226bc:	2d10      	cmp	r5, #16
 80226be:	f103 0301 	add.w	r3, r3, #1
 80226c2:	6026      	str	r6, [r4, #0]
 80226c4:	dc18      	bgt.n	80226f8 <_svfprintf_r+0x1318>
 80226c6:	6065      	str	r5, [r4, #4]
 80226c8:	2b07      	cmp	r3, #7
 80226ca:	4415      	add	r5, r2
 80226cc:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 80226d0:	f77f aa70 	ble.w	8021bb4 <_svfprintf_r+0x7d4>
 80226d4:	aa22      	add	r2, sp, #136	; 0x88
 80226d6:	4641      	mov	r1, r8
 80226d8:	4650      	mov	r0, sl
 80226da:	f003 fd99 	bl	8026210 <__ssprint_r>
 80226de:	2800      	cmp	r0, #0
 80226e0:	f43f aa68 	beq.w	8021bb4 <_svfprintf_r+0x7d4>
 80226e4:	9b03      	ldr	r3, [sp, #12]
 80226e6:	2b00      	cmp	r3, #0
 80226e8:	f43f a887 	beq.w	80217fa <_svfprintf_r+0x41a>
 80226ec:	4619      	mov	r1, r3
 80226ee:	4650      	mov	r0, sl
 80226f0:	f002 fb30 	bl	8024d54 <_free_r>
 80226f4:	f7ff b881 	b.w	80217fa <_svfprintf_r+0x41a>
 80226f8:	3210      	adds	r2, #16
 80226fa:	2b07      	cmp	r3, #7
 80226fc:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8022700:	6067      	str	r7, [r4, #4]
 8022702:	dc02      	bgt.n	802270a <_svfprintf_r+0x132a>
 8022704:	3408      	adds	r4, #8
 8022706:	3d10      	subs	r5, #16
 8022708:	e7d6      	b.n	80226b8 <_svfprintf_r+0x12d8>
 802270a:	aa22      	add	r2, sp, #136	; 0x88
 802270c:	4641      	mov	r1, r8
 802270e:	4650      	mov	r0, sl
 8022710:	f003 fd7e 	bl	8026210 <__ssprint_r>
 8022714:	2800      	cmp	r0, #0
 8022716:	d1e5      	bne.n	80226e4 <_svfprintf_r+0x1304>
 8022718:	ac25      	add	r4, sp, #148	; 0x94
 802271a:	e7f4      	b.n	8022706 <_svfprintf_r+0x1326>
 802271c:	9903      	ldr	r1, [sp, #12]
 802271e:	4650      	mov	r0, sl
 8022720:	f002 fb18 	bl	8024d54 <_free_r>
 8022724:	f7ff ba5e 	b.w	8021be4 <_svfprintf_r+0x804>
 8022728:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802272a:	2b00      	cmp	r3, #0
 802272c:	f43f a865 	beq.w	80217fa <_svfprintf_r+0x41a>
 8022730:	aa22      	add	r2, sp, #136	; 0x88
 8022732:	4641      	mov	r1, r8
 8022734:	4650      	mov	r0, sl
 8022736:	f003 fd6b 	bl	8026210 <__ssprint_r>
 802273a:	f7ff b85e 	b.w	80217fa <_svfprintf_r+0x41a>
 802273e:	ea56 0205 	orrs.w	r2, r6, r5
 8022742:	465f      	mov	r7, fp
 8022744:	f43f ab78 	beq.w	8021e38 <_svfprintf_r+0xa58>
 8022748:	2b01      	cmp	r3, #1
 802274a:	f43f ac15 	beq.w	8021f78 <_svfprintf_r+0xb98>
 802274e:	2b02      	cmp	r3, #2
 8022750:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 8022754:	f43f ac5b 	beq.w	802200e <_svfprintf_r+0xc2e>
 8022758:	f006 0307 	and.w	r3, r6, #7
 802275c:	08f6      	lsrs	r6, r6, #3
 802275e:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 8022762:	08ed      	lsrs	r5, r5, #3
 8022764:	3330      	adds	r3, #48	; 0x30
 8022766:	ea56 0105 	orrs.w	r1, r6, r5
 802276a:	464a      	mov	r2, r9
 802276c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8022770:	d1f2      	bne.n	8022758 <_svfprintf_r+0x1378>
 8022772:	07f9      	lsls	r1, r7, #31
 8022774:	d506      	bpl.n	8022784 <_svfprintf_r+0x13a4>
 8022776:	2b30      	cmp	r3, #48	; 0x30
 8022778:	d004      	beq.n	8022784 <_svfprintf_r+0x13a4>
 802277a:	2330      	movs	r3, #48	; 0x30
 802277c:	f809 3c01 	strb.w	r3, [r9, #-1]
 8022780:	f1a2 0902 	sub.w	r9, r2, #2
 8022784:	ab4e      	add	r3, sp, #312	; 0x138
 8022786:	eba3 0309 	sub.w	r3, r3, r9
 802278a:	9e04      	ldr	r6, [sp, #16]
 802278c:	9304      	str	r3, [sp, #16]
 802278e:	2300      	movs	r3, #0
 8022790:	46bb      	mov	fp, r7
 8022792:	9303      	str	r3, [sp, #12]
 8022794:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8022798:	461d      	mov	r5, r3
 802279a:	f7ff b94d 	b.w	8021a38 <_svfprintf_r+0x658>
 802279e:	bf00      	nop
 80227a0:	08072f20 	.word	0x08072f20
 80227a4:	08072f10 	.word	0x08072f10

080227a8 <_vfprintf_r>:
 80227a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80227ac:	ed2d 8b04 	vpush	{d8-d9}
 80227b0:	b0cf      	sub	sp, #316	; 0x13c
 80227b2:	4689      	mov	r9, r1
 80227b4:	4690      	mov	r8, r2
 80227b6:	461c      	mov	r4, r3
 80227b8:	461e      	mov	r6, r3
 80227ba:	4682      	mov	sl, r0
 80227bc:	f002 fcf4 	bl	80251a8 <_localeconv_r>
 80227c0:	6803      	ldr	r3, [r0, #0]
 80227c2:	9313      	str	r3, [sp, #76]	; 0x4c
 80227c4:	4618      	mov	r0, r3
 80227c6:	f7dd fd13 	bl	80001f0 <strlen>
 80227ca:	900e      	str	r0, [sp, #56]	; 0x38
 80227cc:	f1ba 0f00 	cmp.w	sl, #0
 80227d0:	d005      	beq.n	80227de <_vfprintf_r+0x36>
 80227d2:	f8da 3038 	ldr.w	r3, [sl, #56]	; 0x38
 80227d6:	b913      	cbnz	r3, 80227de <_vfprintf_r+0x36>
 80227d8:	4650      	mov	r0, sl
 80227da:	f002 fa2b 	bl	8024c34 <__sinit>
 80227de:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 80227e2:	07d8      	lsls	r0, r3, #31
 80227e4:	d407      	bmi.n	80227f6 <_vfprintf_r+0x4e>
 80227e6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80227ea:	0599      	lsls	r1, r3, #22
 80227ec:	d403      	bmi.n	80227f6 <_vfprintf_r+0x4e>
 80227ee:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 80227f2:	f002 fcdf 	bl	80251b4 <__retarget_lock_acquire_recursive>
 80227f6:	f9b9 300c 	ldrsh.w	r3, [r9, #12]
 80227fa:	049a      	lsls	r2, r3, #18
 80227fc:	d409      	bmi.n	8022812 <_vfprintf_r+0x6a>
 80227fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8022802:	f8a9 300c 	strh.w	r3, [r9, #12]
 8022806:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 802280a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 802280e:	f8c9 3064 	str.w	r3, [r9, #100]	; 0x64
 8022812:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8022816:	071b      	lsls	r3, r3, #28
 8022818:	d502      	bpl.n	8022820 <_vfprintf_r+0x78>
 802281a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 802281e:	b9d3      	cbnz	r3, 8022856 <_vfprintf_r+0xae>
 8022820:	4649      	mov	r1, r9
 8022822:	4650      	mov	r0, sl
 8022824:	f001 fa3a 	bl	8023c9c <__swsetup_r>
 8022828:	b1a8      	cbz	r0, 8022856 <_vfprintf_r+0xae>
 802282a:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 802282e:	07df      	lsls	r7, r3, #31
 8022830:	d508      	bpl.n	8022844 <_vfprintf_r+0x9c>
 8022832:	f04f 33ff 	mov.w	r3, #4294967295
 8022836:	930f      	str	r3, [sp, #60]	; 0x3c
 8022838:	980f      	ldr	r0, [sp, #60]	; 0x3c
 802283a:	b04f      	add	sp, #316	; 0x13c
 802283c:	ecbd 8b04 	vpop	{d8-d9}
 8022840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022844:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8022848:	059e      	lsls	r6, r3, #22
 802284a:	d4f2      	bmi.n	8022832 <_vfprintf_r+0x8a>
 802284c:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8022850:	f002 fcb1 	bl	80251b6 <__retarget_lock_release_recursive>
 8022854:	e7ed      	b.n	8022832 <_vfprintf_r+0x8a>
 8022856:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 802285a:	f003 021a 	and.w	r2, r3, #26
 802285e:	2a0a      	cmp	r2, #10
 8022860:	d118      	bne.n	8022894 <_vfprintf_r+0xec>
 8022862:	f9b9 200e 	ldrsh.w	r2, [r9, #14]
 8022866:	2a00      	cmp	r2, #0
 8022868:	db14      	blt.n	8022894 <_vfprintf_r+0xec>
 802286a:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
 802286e:	07d5      	lsls	r5, r2, #31
 8022870:	d405      	bmi.n	802287e <_vfprintf_r+0xd6>
 8022872:	0598      	lsls	r0, r3, #22
 8022874:	d403      	bmi.n	802287e <_vfprintf_r+0xd6>
 8022876:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 802287a:	f002 fc9c 	bl	80251b6 <__retarget_lock_release_recursive>
 802287e:	4623      	mov	r3, r4
 8022880:	4642      	mov	r2, r8
 8022882:	4649      	mov	r1, r9
 8022884:	4650      	mov	r0, sl
 8022886:	b04f      	add	sp, #316	; 0x13c
 8022888:	ecbd 8b04 	vpop	{d8-d9}
 802288c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022890:	f001 b9c4 	b.w	8023c1c <__sbprintf>
 8022894:	ed9f 7b92 	vldr	d7, [pc, #584]	; 8022ae0 <_vfprintf_r+0x338>
 8022898:	2500      	movs	r5, #0
 802289a:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 802289e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80228a2:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 80228a6:	ac25      	add	r4, sp, #148	; 0x94
 80228a8:	9422      	str	r4, [sp, #136]	; 0x88
 80228aa:	9505      	str	r5, [sp, #20]
 80228ac:	950a      	str	r5, [sp, #40]	; 0x28
 80228ae:	9512      	str	r5, [sp, #72]	; 0x48
 80228b0:	9514      	str	r5, [sp, #80]	; 0x50
 80228b2:	950f      	str	r5, [sp, #60]	; 0x3c
 80228b4:	4643      	mov	r3, r8
 80228b6:	461d      	mov	r5, r3
 80228b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80228bc:	b10a      	cbz	r2, 80228c2 <_vfprintf_r+0x11a>
 80228be:	2a25      	cmp	r2, #37	; 0x25
 80228c0:	d1f9      	bne.n	80228b6 <_vfprintf_r+0x10e>
 80228c2:	ebb5 0708 	subs.w	r7, r5, r8
 80228c6:	d00d      	beq.n	80228e4 <_vfprintf_r+0x13c>
 80228c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80228ca:	443b      	add	r3, r7
 80228cc:	9324      	str	r3, [sp, #144]	; 0x90
 80228ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80228d0:	3301      	adds	r3, #1
 80228d2:	2b07      	cmp	r3, #7
 80228d4:	e9c4 8700 	strd	r8, r7, [r4]
 80228d8:	9323      	str	r3, [sp, #140]	; 0x8c
 80228da:	dc79      	bgt.n	80229d0 <_vfprintf_r+0x228>
 80228dc:	3408      	adds	r4, #8
 80228de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80228e0:	443b      	add	r3, r7
 80228e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80228e4:	782b      	ldrb	r3, [r5, #0]
 80228e6:	2b00      	cmp	r3, #0
 80228e8:	f001 8154 	beq.w	8023b94 <_vfprintf_r+0x13ec>
 80228ec:	2300      	movs	r3, #0
 80228ee:	f04f 32ff 	mov.w	r2, #4294967295
 80228f2:	3501      	adds	r5, #1
 80228f4:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80228f8:	9204      	str	r2, [sp, #16]
 80228fa:	9310      	str	r3, [sp, #64]	; 0x40
 80228fc:	469b      	mov	fp, r3
 80228fe:	270a      	movs	r7, #10
 8022900:	212b      	movs	r1, #43	; 0x2b
 8022902:	462b      	mov	r3, r5
 8022904:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022908:	9206      	str	r2, [sp, #24]
 802290a:	930b      	str	r3, [sp, #44]	; 0x2c
 802290c:	9b06      	ldr	r3, [sp, #24]
 802290e:	3b20      	subs	r3, #32
 8022910:	2b5a      	cmp	r3, #90	; 0x5a
 8022912:	f200 85c8 	bhi.w	80234a6 <_vfprintf_r+0xcfe>
 8022916:	e8df f013 	tbh	[pc, r3, lsl #1]
 802291a:	007e      	.short	0x007e
 802291c:	05c605c6 	.word	0x05c605c6
 8022920:	05c60086 	.word	0x05c60086
 8022924:	05c605c6 	.word	0x05c605c6
 8022928:	05c60065 	.word	0x05c60065
 802292c:	008905c6 	.word	0x008905c6
 8022930:	05c60093 	.word	0x05c60093
 8022934:	00960090 	.word	0x00960090
 8022938:	00b205c6 	.word	0x00b205c6
 802293c:	00b500b5 	.word	0x00b500b5
 8022940:	00b500b5 	.word	0x00b500b5
 8022944:	00b500b5 	.word	0x00b500b5
 8022948:	00b500b5 	.word	0x00b500b5
 802294c:	05c600b5 	.word	0x05c600b5
 8022950:	05c605c6 	.word	0x05c605c6
 8022954:	05c605c6 	.word	0x05c605c6
 8022958:	05c605c6 	.word	0x05c605c6
 802295c:	05c6012a 	.word	0x05c6012a
 8022960:	00fa00e7 	.word	0x00fa00e7
 8022964:	012a012a 	.word	0x012a012a
 8022968:	05c6012a 	.word	0x05c6012a
 802296c:	05c605c6 	.word	0x05c605c6
 8022970:	00c505c6 	.word	0x00c505c6
 8022974:	05c605c6 	.word	0x05c605c6
 8022978:	05c604a0 	.word	0x05c604a0
 802297c:	05c605c6 	.word	0x05c605c6
 8022980:	05c604ea 	.word	0x05c604ea
 8022984:	05c6050b 	.word	0x05c6050b
 8022988:	052d05c6 	.word	0x052d05c6
 802298c:	05c605c6 	.word	0x05c605c6
 8022990:	05c605c6 	.word	0x05c605c6
 8022994:	05c605c6 	.word	0x05c605c6
 8022998:	05c605c6 	.word	0x05c605c6
 802299c:	05c6012a 	.word	0x05c6012a
 80229a0:	00fc00e7 	.word	0x00fc00e7
 80229a4:	012a012a 	.word	0x012a012a
 80229a8:	00c8012a 	.word	0x00c8012a
 80229ac:	00dc00fc 	.word	0x00dc00fc
 80229b0:	00d505c6 	.word	0x00d505c6
 80229b4:	047b05c6 	.word	0x047b05c6
 80229b8:	04d804a2 	.word	0x04d804a2
 80229bc:	05c600dc 	.word	0x05c600dc
 80229c0:	007c04ea 	.word	0x007c04ea
 80229c4:	05c6050d 	.word	0x05c6050d
 80229c8:	054c05c6 	.word	0x054c05c6
 80229cc:	007c05c6 	.word	0x007c05c6
 80229d0:	aa22      	add	r2, sp, #136	; 0x88
 80229d2:	4649      	mov	r1, r9
 80229d4:	4650      	mov	r0, sl
 80229d6:	f003 fca3 	bl	8026320 <__sprint_r>
 80229da:	2800      	cmp	r0, #0
 80229dc:	f040 8135 	bne.w	8022c4a <_vfprintf_r+0x4a2>
 80229e0:	ac25      	add	r4, sp, #148	; 0x94
 80229e2:	e77c      	b.n	80228de <_vfprintf_r+0x136>
 80229e4:	4650      	mov	r0, sl
 80229e6:	f002 fbdf 	bl	80251a8 <_localeconv_r>
 80229ea:	6843      	ldr	r3, [r0, #4]
 80229ec:	9314      	str	r3, [sp, #80]	; 0x50
 80229ee:	4618      	mov	r0, r3
 80229f0:	f7dd fbfe 	bl	80001f0 <strlen>
 80229f4:	9012      	str	r0, [sp, #72]	; 0x48
 80229f6:	4650      	mov	r0, sl
 80229f8:	f002 fbd6 	bl	80251a8 <_localeconv_r>
 80229fc:	6883      	ldr	r3, [r0, #8]
 80229fe:	930a      	str	r3, [sp, #40]	; 0x28
 8022a00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8022a02:	212b      	movs	r1, #43	; 0x2b
 8022a04:	b12b      	cbz	r3, 8022a12 <_vfprintf_r+0x26a>
 8022a06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8022a08:	b11b      	cbz	r3, 8022a12 <_vfprintf_r+0x26a>
 8022a0a:	781b      	ldrb	r3, [r3, #0]
 8022a0c:	b10b      	cbz	r3, 8022a12 <_vfprintf_r+0x26a>
 8022a0e:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 8022a12:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8022a14:	e775      	b.n	8022902 <_vfprintf_r+0x15a>
 8022a16:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8022a1a:	2b00      	cmp	r3, #0
 8022a1c:	d1f9      	bne.n	8022a12 <_vfprintf_r+0x26a>
 8022a1e:	2320      	movs	r3, #32
 8022a20:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8022a24:	e7f5      	b.n	8022a12 <_vfprintf_r+0x26a>
 8022a26:	f04b 0b01 	orr.w	fp, fp, #1
 8022a2a:	e7f2      	b.n	8022a12 <_vfprintf_r+0x26a>
 8022a2c:	f856 3b04 	ldr.w	r3, [r6], #4
 8022a30:	9310      	str	r3, [sp, #64]	; 0x40
 8022a32:	2b00      	cmp	r3, #0
 8022a34:	daed      	bge.n	8022a12 <_vfprintf_r+0x26a>
 8022a36:	425b      	negs	r3, r3
 8022a38:	9310      	str	r3, [sp, #64]	; 0x40
 8022a3a:	f04b 0b04 	orr.w	fp, fp, #4
 8022a3e:	e7e8      	b.n	8022a12 <_vfprintf_r+0x26a>
 8022a40:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 8022a44:	e7e5      	b.n	8022a12 <_vfprintf_r+0x26a>
 8022a46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022a48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022a4c:	9206      	str	r2, [sp, #24]
 8022a4e:	2a2a      	cmp	r2, #42	; 0x2a
 8022a50:	d112      	bne.n	8022a78 <_vfprintf_r+0x2d0>
 8022a52:	f856 0b04 	ldr.w	r0, [r6], #4
 8022a56:	930b      	str	r3, [sp, #44]	; 0x2c
 8022a58:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8022a5c:	9204      	str	r2, [sp, #16]
 8022a5e:	e7d8      	b.n	8022a12 <_vfprintf_r+0x26a>
 8022a60:	9804      	ldr	r0, [sp, #16]
 8022a62:	fb07 2200 	mla	r2, r7, r0, r2
 8022a66:	9204      	str	r2, [sp, #16]
 8022a68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022a6c:	9206      	str	r2, [sp, #24]
 8022a6e:	9a06      	ldr	r2, [sp, #24]
 8022a70:	3a30      	subs	r2, #48	; 0x30
 8022a72:	2a09      	cmp	r2, #9
 8022a74:	d9f4      	bls.n	8022a60 <_vfprintf_r+0x2b8>
 8022a76:	e748      	b.n	802290a <_vfprintf_r+0x162>
 8022a78:	2200      	movs	r2, #0
 8022a7a:	9204      	str	r2, [sp, #16]
 8022a7c:	e7f7      	b.n	8022a6e <_vfprintf_r+0x2c6>
 8022a7e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8022a82:	e7c6      	b.n	8022a12 <_vfprintf_r+0x26a>
 8022a84:	2200      	movs	r2, #0
 8022a86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022a88:	9210      	str	r2, [sp, #64]	; 0x40
 8022a8a:	9a06      	ldr	r2, [sp, #24]
 8022a8c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8022a8e:	3a30      	subs	r2, #48	; 0x30
 8022a90:	fb07 2200 	mla	r2, r7, r0, r2
 8022a94:	9210      	str	r2, [sp, #64]	; 0x40
 8022a96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022a9a:	9206      	str	r2, [sp, #24]
 8022a9c:	3a30      	subs	r2, #48	; 0x30
 8022a9e:	2a09      	cmp	r2, #9
 8022aa0:	d9f3      	bls.n	8022a8a <_vfprintf_r+0x2e2>
 8022aa2:	e732      	b.n	802290a <_vfprintf_r+0x162>
 8022aa4:	f04b 0b08 	orr.w	fp, fp, #8
 8022aa8:	e7b3      	b.n	8022a12 <_vfprintf_r+0x26a>
 8022aaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022aac:	781b      	ldrb	r3, [r3, #0]
 8022aae:	2b68      	cmp	r3, #104	; 0x68
 8022ab0:	bf01      	itttt	eq
 8022ab2:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 8022ab4:	3301      	addeq	r3, #1
 8022ab6:	930b      	streq	r3, [sp, #44]	; 0x2c
 8022ab8:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8022abc:	bf18      	it	ne
 8022abe:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8022ac2:	e7a6      	b.n	8022a12 <_vfprintf_r+0x26a>
 8022ac4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022ac6:	781b      	ldrb	r3, [r3, #0]
 8022ac8:	2b6c      	cmp	r3, #108	; 0x6c
 8022aca:	d105      	bne.n	8022ad8 <_vfprintf_r+0x330>
 8022acc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022ace:	3301      	adds	r3, #1
 8022ad0:	930b      	str	r3, [sp, #44]	; 0x2c
 8022ad2:	f04b 0b20 	orr.w	fp, fp, #32
 8022ad6:	e79c      	b.n	8022a12 <_vfprintf_r+0x26a>
 8022ad8:	f04b 0b10 	orr.w	fp, fp, #16
 8022adc:	e799      	b.n	8022a12 <_vfprintf_r+0x26a>
 8022ade:	bf00      	nop
	...
 8022ae8:	4632      	mov	r2, r6
 8022aea:	2000      	movs	r0, #0
 8022aec:	f852 3b04 	ldr.w	r3, [r2], #4
 8022af0:	9207      	str	r2, [sp, #28]
 8022af2:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8022af6:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8022afa:	2301      	movs	r3, #1
 8022afc:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8022b00:	9003      	str	r0, [sp, #12]
 8022b02:	9304      	str	r3, [sp, #16]
 8022b04:	4606      	mov	r6, r0
 8022b06:	4605      	mov	r5, r0
 8022b08:	f10d 08d4 	add.w	r8, sp, #212	; 0xd4
 8022b0c:	e1c6      	b.n	8022e9c <_vfprintf_r+0x6f4>
 8022b0e:	f04b 0b10 	orr.w	fp, fp, #16
 8022b12:	f01b 0f20 	tst.w	fp, #32
 8022b16:	d012      	beq.n	8022b3e <_vfprintf_r+0x396>
 8022b18:	3607      	adds	r6, #7
 8022b1a:	f026 0307 	bic.w	r3, r6, #7
 8022b1e:	461a      	mov	r2, r3
 8022b20:	685d      	ldr	r5, [r3, #4]
 8022b22:	f852 6b08 	ldr.w	r6, [r2], #8
 8022b26:	9207      	str	r2, [sp, #28]
 8022b28:	2d00      	cmp	r5, #0
 8022b2a:	da06      	bge.n	8022b3a <_vfprintf_r+0x392>
 8022b2c:	4276      	negs	r6, r6
 8022b2e:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8022b32:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8022b36:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8022b3a:	2301      	movs	r3, #1
 8022b3c:	e3a0      	b.n	8023280 <_vfprintf_r+0xad8>
 8022b3e:	4633      	mov	r3, r6
 8022b40:	f01b 0f10 	tst.w	fp, #16
 8022b44:	f853 5b04 	ldr.w	r5, [r3], #4
 8022b48:	9307      	str	r3, [sp, #28]
 8022b4a:	d002      	beq.n	8022b52 <_vfprintf_r+0x3aa>
 8022b4c:	462e      	mov	r6, r5
 8022b4e:	17ed      	asrs	r5, r5, #31
 8022b50:	e7ea      	b.n	8022b28 <_vfprintf_r+0x380>
 8022b52:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8022b56:	d003      	beq.n	8022b60 <_vfprintf_r+0x3b8>
 8022b58:	b22e      	sxth	r6, r5
 8022b5a:	f345 35c0 	sbfx	r5, r5, #15, #1
 8022b5e:	e7e3      	b.n	8022b28 <_vfprintf_r+0x380>
 8022b60:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8022b64:	d0f2      	beq.n	8022b4c <_vfprintf_r+0x3a4>
 8022b66:	b26e      	sxtb	r6, r5
 8022b68:	f345 15c0 	sbfx	r5, r5, #7, #1
 8022b6c:	e7dc      	b.n	8022b28 <_vfprintf_r+0x380>
 8022b6e:	3607      	adds	r6, #7
 8022b70:	f026 0307 	bic.w	r3, r6, #7
 8022b74:	ecb3 7b02 	vldmia	r3!, {d7}
 8022b78:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8022b7c:	9307      	str	r3, [sp, #28]
 8022b7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8022b80:	ee09 3a10 	vmov	s18, r3
 8022b84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022b86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022b8a:	ee09 3a90 	vmov	s19, r3
 8022b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8022b92:	4b3f      	ldr	r3, [pc, #252]	; (8022c90 <_vfprintf_r+0x4e8>)
 8022b94:	ec51 0b19 	vmov	r0, r1, d9
 8022b98:	f7dd ffd8 	bl	8000b4c <__aeabi_dcmpun>
 8022b9c:	bb10      	cbnz	r0, 8022be4 <_vfprintf_r+0x43c>
 8022b9e:	4b3c      	ldr	r3, [pc, #240]	; (8022c90 <_vfprintf_r+0x4e8>)
 8022ba0:	ec51 0b19 	vmov	r0, r1, d9
 8022ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8022ba8:	f7dd ffb2 	bl	8000b10 <__aeabi_dcmple>
 8022bac:	b9d0      	cbnz	r0, 8022be4 <_vfprintf_r+0x43c>
 8022bae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8022bb2:	2200      	movs	r2, #0
 8022bb4:	2300      	movs	r3, #0
 8022bb6:	f7dd ffa1 	bl	8000afc <__aeabi_dcmplt>
 8022bba:	b110      	cbz	r0, 8022bc2 <_vfprintf_r+0x41a>
 8022bbc:	232d      	movs	r3, #45	; 0x2d
 8022bbe:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8022bc2:	4a34      	ldr	r2, [pc, #208]	; (8022c94 <_vfprintf_r+0x4ec>)
 8022bc4:	4834      	ldr	r0, [pc, #208]	; (8022c98 <_vfprintf_r+0x4f0>)
 8022bc6:	9b06      	ldr	r3, [sp, #24]
 8022bc8:	2100      	movs	r1, #0
 8022bca:	2b47      	cmp	r3, #71	; 0x47
 8022bcc:	bfd4      	ite	le
 8022bce:	4690      	movle	r8, r2
 8022bd0:	4680      	movgt	r8, r0
 8022bd2:	2303      	movs	r3, #3
 8022bd4:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8022bd8:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 8022bdc:	2600      	movs	r6, #0
 8022bde:	4633      	mov	r3, r6
 8022be0:	f001 b812 	b.w	8023c08 <_vfprintf_r+0x1460>
 8022be4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8022be8:	4610      	mov	r0, r2
 8022bea:	4619      	mov	r1, r3
 8022bec:	f7dd ffae 	bl	8000b4c <__aeabi_dcmpun>
 8022bf0:	b140      	cbz	r0, 8022c04 <_vfprintf_r+0x45c>
 8022bf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022bf4:	4a29      	ldr	r2, [pc, #164]	; (8022c9c <_vfprintf_r+0x4f4>)
 8022bf6:	482a      	ldr	r0, [pc, #168]	; (8022ca0 <_vfprintf_r+0x4f8>)
 8022bf8:	2b00      	cmp	r3, #0
 8022bfa:	bfbc      	itt	lt
 8022bfc:	232d      	movlt	r3, #45	; 0x2d
 8022bfe:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 8022c02:	e7e0      	b.n	8022bc6 <_vfprintf_r+0x41e>
 8022c04:	9b06      	ldr	r3, [sp, #24]
 8022c06:	f023 0320 	bic.w	r3, r3, #32
 8022c0a:	2b41      	cmp	r3, #65	; 0x41
 8022c0c:	9308      	str	r3, [sp, #32]
 8022c0e:	d12e      	bne.n	8022c6e <_vfprintf_r+0x4c6>
 8022c10:	2330      	movs	r3, #48	; 0x30
 8022c12:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8022c16:	9b06      	ldr	r3, [sp, #24]
 8022c18:	2b61      	cmp	r3, #97	; 0x61
 8022c1a:	bf0c      	ite	eq
 8022c1c:	2378      	moveq	r3, #120	; 0x78
 8022c1e:	2358      	movne	r3, #88	; 0x58
 8022c20:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8022c24:	9b04      	ldr	r3, [sp, #16]
 8022c26:	2b63      	cmp	r3, #99	; 0x63
 8022c28:	f04b 0b02 	orr.w	fp, fp, #2
 8022c2c:	dd3a      	ble.n	8022ca4 <_vfprintf_r+0x4fc>
 8022c2e:	1c59      	adds	r1, r3, #1
 8022c30:	4650      	mov	r0, sl
 8022c32:	f002 fb2d 	bl	8025290 <_malloc_r>
 8022c36:	4680      	mov	r8, r0
 8022c38:	2800      	cmp	r0, #0
 8022c3a:	f040 8207 	bne.w	802304c <_vfprintf_r+0x8a4>
 8022c3e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8022c42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022c46:	f8a9 300c 	strh.w	r3, [r9, #12]
 8022c4a:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8022c4e:	07d9      	lsls	r1, r3, #31
 8022c50:	d407      	bmi.n	8022c62 <_vfprintf_r+0x4ba>
 8022c52:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8022c56:	059a      	lsls	r2, r3, #22
 8022c58:	d403      	bmi.n	8022c62 <_vfprintf_r+0x4ba>
 8022c5a:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8022c5e:	f002 faaa 	bl	80251b6 <__retarget_lock_release_recursive>
 8022c62:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8022c66:	065b      	lsls	r3, r3, #25
 8022c68:	f57f ade6 	bpl.w	8022838 <_vfprintf_r+0x90>
 8022c6c:	e5e1      	b.n	8022832 <_vfprintf_r+0x8a>
 8022c6e:	9b04      	ldr	r3, [sp, #16]
 8022c70:	3301      	adds	r3, #1
 8022c72:	f000 81ed 	beq.w	8023050 <_vfprintf_r+0x8a8>
 8022c76:	9b08      	ldr	r3, [sp, #32]
 8022c78:	2b47      	cmp	r3, #71	; 0x47
 8022c7a:	f040 81ec 	bne.w	8023056 <_vfprintf_r+0x8ae>
 8022c7e:	9b04      	ldr	r3, [sp, #16]
 8022c80:	2b00      	cmp	r3, #0
 8022c82:	f040 81e8 	bne.w	8023056 <_vfprintf_r+0x8ae>
 8022c86:	9303      	str	r3, [sp, #12]
 8022c88:	2301      	movs	r3, #1
 8022c8a:	9304      	str	r3, [sp, #16]
 8022c8c:	e00d      	b.n	8022caa <_vfprintf_r+0x502>
 8022c8e:	bf00      	nop
 8022c90:	7fefffff 	.word	0x7fefffff
 8022c94:	08072edc 	.word	0x08072edc
 8022c98:	08072ee0 	.word	0x08072ee0
 8022c9c:	08072ee4 	.word	0x08072ee4
 8022ca0:	08072ee8 	.word	0x08072ee8
 8022ca4:	9003      	str	r0, [sp, #12]
 8022ca6:	f10d 08d4 	add.w	r8, sp, #212	; 0xd4
 8022caa:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8022cae:	9311      	str	r3, [sp, #68]	; 0x44
 8022cb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022cb2:	2b00      	cmp	r3, #0
 8022cb4:	f280 81d1 	bge.w	802305a <_vfprintf_r+0x8b2>
 8022cb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8022cba:	ee08 3a10 	vmov	s16, r3
 8022cbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022cc0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8022cc4:	ee08 3a90 	vmov	s17, r3
 8022cc8:	232d      	movs	r3, #45	; 0x2d
 8022cca:	9318      	str	r3, [sp, #96]	; 0x60
 8022ccc:	9b08      	ldr	r3, [sp, #32]
 8022cce:	2b41      	cmp	r3, #65	; 0x41
 8022cd0:	f040 81e1 	bne.w	8023096 <_vfprintf_r+0x8ee>
 8022cd4:	eeb0 0a48 	vmov.f32	s0, s16
 8022cd8:	eef0 0a68 	vmov.f32	s1, s17
 8022cdc:	a81c      	add	r0, sp, #112	; 0x70
 8022cde:	f003 f9f9 	bl	80260d4 <frexp>
 8022ce2:	2200      	movs	r2, #0
 8022ce4:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8022ce8:	ec51 0b10 	vmov	r0, r1, d0
 8022cec:	f7dd fc94 	bl	8000618 <__aeabi_dmul>
 8022cf0:	2200      	movs	r2, #0
 8022cf2:	2300      	movs	r3, #0
 8022cf4:	4606      	mov	r6, r0
 8022cf6:	460f      	mov	r7, r1
 8022cf8:	f7dd fef6 	bl	8000ae8 <__aeabi_dcmpeq>
 8022cfc:	b108      	cbz	r0, 8022d02 <_vfprintf_r+0x55a>
 8022cfe:	2301      	movs	r3, #1
 8022d00:	931c      	str	r3, [sp, #112]	; 0x70
 8022d02:	4ba7      	ldr	r3, [pc, #668]	; (8022fa0 <_vfprintf_r+0x7f8>)
 8022d04:	4aa7      	ldr	r2, [pc, #668]	; (8022fa4 <_vfprintf_r+0x7fc>)
 8022d06:	9906      	ldr	r1, [sp, #24]
 8022d08:	2961      	cmp	r1, #97	; 0x61
 8022d0a:	bf18      	it	ne
 8022d0c:	461a      	movne	r2, r3
 8022d0e:	9b04      	ldr	r3, [sp, #16]
 8022d10:	9217      	str	r2, [sp, #92]	; 0x5c
 8022d12:	3b01      	subs	r3, #1
 8022d14:	9305      	str	r3, [sp, #20]
 8022d16:	4645      	mov	r5, r8
 8022d18:	4ba3      	ldr	r3, [pc, #652]	; (8022fa8 <_vfprintf_r+0x800>)
 8022d1a:	2200      	movs	r2, #0
 8022d1c:	4630      	mov	r0, r6
 8022d1e:	4639      	mov	r1, r7
 8022d20:	f7dd fc7a 	bl	8000618 <__aeabi_dmul>
 8022d24:	460f      	mov	r7, r1
 8022d26:	4606      	mov	r6, r0
 8022d28:	f7dd ff26 	bl	8000b78 <__aeabi_d2iz>
 8022d2c:	9019      	str	r0, [sp, #100]	; 0x64
 8022d2e:	f7dd fc09 	bl	8000544 <__aeabi_i2d>
 8022d32:	4602      	mov	r2, r0
 8022d34:	460b      	mov	r3, r1
 8022d36:	4630      	mov	r0, r6
 8022d38:	4639      	mov	r1, r7
 8022d3a:	f7dd fab5 	bl	80002a8 <__aeabi_dsub>
 8022d3e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8022d40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8022d42:	5c9b      	ldrb	r3, [r3, r2]
 8022d44:	f805 3b01 	strb.w	r3, [r5], #1
 8022d48:	9b05      	ldr	r3, [sp, #20]
 8022d4a:	9309      	str	r3, [sp, #36]	; 0x24
 8022d4c:	1c5a      	adds	r2, r3, #1
 8022d4e:	4606      	mov	r6, r0
 8022d50:	460f      	mov	r7, r1
 8022d52:	d007      	beq.n	8022d64 <_vfprintf_r+0x5bc>
 8022d54:	3b01      	subs	r3, #1
 8022d56:	9305      	str	r3, [sp, #20]
 8022d58:	2200      	movs	r2, #0
 8022d5a:	2300      	movs	r3, #0
 8022d5c:	f7dd fec4 	bl	8000ae8 <__aeabi_dcmpeq>
 8022d60:	2800      	cmp	r0, #0
 8022d62:	d0d9      	beq.n	8022d18 <_vfprintf_r+0x570>
 8022d64:	4b91      	ldr	r3, [pc, #580]	; (8022fac <_vfprintf_r+0x804>)
 8022d66:	2200      	movs	r2, #0
 8022d68:	4630      	mov	r0, r6
 8022d6a:	4639      	mov	r1, r7
 8022d6c:	f7dd fee4 	bl	8000b38 <__aeabi_dcmpgt>
 8022d70:	b960      	cbnz	r0, 8022d8c <_vfprintf_r+0x5e4>
 8022d72:	4b8e      	ldr	r3, [pc, #568]	; (8022fac <_vfprintf_r+0x804>)
 8022d74:	2200      	movs	r2, #0
 8022d76:	4630      	mov	r0, r6
 8022d78:	4639      	mov	r1, r7
 8022d7a:	f7dd feb5 	bl	8000ae8 <__aeabi_dcmpeq>
 8022d7e:	2800      	cmp	r0, #0
 8022d80:	f000 8184 	beq.w	802308c <_vfprintf_r+0x8e4>
 8022d84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8022d86:	07da      	lsls	r2, r3, #31
 8022d88:	f140 8180 	bpl.w	802308c <_vfprintf_r+0x8e4>
 8022d8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8022d8e:	9520      	str	r5, [sp, #128]	; 0x80
 8022d90:	7bd9      	ldrb	r1, [r3, #15]
 8022d92:	2030      	movs	r0, #48	; 0x30
 8022d94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8022d96:	1e53      	subs	r3, r2, #1
 8022d98:	9320      	str	r3, [sp, #128]	; 0x80
 8022d9a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8022d9e:	428b      	cmp	r3, r1
 8022da0:	f000 8163 	beq.w	802306a <_vfprintf_r+0x8c2>
 8022da4:	2b39      	cmp	r3, #57	; 0x39
 8022da6:	bf0b      	itete	eq
 8022da8:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8022daa:	3301      	addne	r3, #1
 8022dac:	7a9b      	ldrbeq	r3, [r3, #10]
 8022dae:	b2db      	uxtbne	r3, r3
 8022db0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8022db4:	eba5 0308 	sub.w	r3, r5, r8
 8022db8:	9305      	str	r3, [sp, #20]
 8022dba:	9b08      	ldr	r3, [sp, #32]
 8022dbc:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8022dbe:	2b47      	cmp	r3, #71	; 0x47
 8022dc0:	f040 81b1 	bne.w	8023126 <_vfprintf_r+0x97e>
 8022dc4:	1ceb      	adds	r3, r5, #3
 8022dc6:	db03      	blt.n	8022dd0 <_vfprintf_r+0x628>
 8022dc8:	9b04      	ldr	r3, [sp, #16]
 8022dca:	42ab      	cmp	r3, r5
 8022dcc:	f280 81d6 	bge.w	802317c <_vfprintf_r+0x9d4>
 8022dd0:	9b06      	ldr	r3, [sp, #24]
 8022dd2:	3b02      	subs	r3, #2
 8022dd4:	9306      	str	r3, [sp, #24]
 8022dd6:	9906      	ldr	r1, [sp, #24]
 8022dd8:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8022ddc:	f021 0120 	bic.w	r1, r1, #32
 8022de0:	2941      	cmp	r1, #65	; 0x41
 8022de2:	bf08      	it	eq
 8022de4:	320f      	addeq	r2, #15
 8022de6:	f105 33ff 	add.w	r3, r5, #4294967295
 8022dea:	bf06      	itte	eq
 8022dec:	b2d2      	uxtbeq	r2, r2
 8022dee:	2101      	moveq	r1, #1
 8022df0:	2100      	movne	r1, #0
 8022df2:	2b00      	cmp	r3, #0
 8022df4:	931c      	str	r3, [sp, #112]	; 0x70
 8022df6:	bfb8      	it	lt
 8022df8:	f1c5 0301 	rsblt	r3, r5, #1
 8022dfc:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 8022e00:	bfb4      	ite	lt
 8022e02:	222d      	movlt	r2, #45	; 0x2d
 8022e04:	222b      	movge	r2, #43	; 0x2b
 8022e06:	2b09      	cmp	r3, #9
 8022e08:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 8022e0c:	f340 81a4 	ble.w	8023158 <_vfprintf_r+0x9b0>
 8022e10:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8022e14:	260a      	movs	r6, #10
 8022e16:	4611      	mov	r1, r2
 8022e18:	fb93 f5f6 	sdiv	r5, r3, r6
 8022e1c:	fb06 3015 	mls	r0, r6, r5, r3
 8022e20:	3030      	adds	r0, #48	; 0x30
 8022e22:	f801 0c01 	strb.w	r0, [r1, #-1]
 8022e26:	4618      	mov	r0, r3
 8022e28:	2863      	cmp	r0, #99	; 0x63
 8022e2a:	f102 32ff 	add.w	r2, r2, #4294967295
 8022e2e:	462b      	mov	r3, r5
 8022e30:	dcf1      	bgt.n	8022e16 <_vfprintf_r+0x66e>
 8022e32:	3330      	adds	r3, #48	; 0x30
 8022e34:	1e88      	subs	r0, r1, #2
 8022e36:	f802 3c01 	strb.w	r3, [r2, #-1]
 8022e3a:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 8022e3e:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8022e42:	4603      	mov	r3, r0
 8022e44:	42ab      	cmp	r3, r5
 8022e46:	f0c0 8182 	bcc.w	802314e <_vfprintf_r+0x9a6>
 8022e4a:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 8022e4e:	1a52      	subs	r2, r2, r1
 8022e50:	42a8      	cmp	r0, r5
 8022e52:	bf88      	it	hi
 8022e54:	2200      	movhi	r2, #0
 8022e56:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 8022e5a:	441a      	add	r2, r3
 8022e5c:	ab1e      	add	r3, sp, #120	; 0x78
 8022e5e:	1ad3      	subs	r3, r2, r3
 8022e60:	9a05      	ldr	r2, [sp, #20]
 8022e62:	9315      	str	r3, [sp, #84]	; 0x54
 8022e64:	2a01      	cmp	r2, #1
 8022e66:	4413      	add	r3, r2
 8022e68:	9304      	str	r3, [sp, #16]
 8022e6a:	dc02      	bgt.n	8022e72 <_vfprintf_r+0x6ca>
 8022e6c:	f01b 0f01 	tst.w	fp, #1
 8022e70:	d003      	beq.n	8022e7a <_vfprintf_r+0x6d2>
 8022e72:	9b04      	ldr	r3, [sp, #16]
 8022e74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8022e76:	4413      	add	r3, r2
 8022e78:	9304      	str	r3, [sp, #16]
 8022e7a:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8022e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8022e82:	9311      	str	r3, [sp, #68]	; 0x44
 8022e84:	2300      	movs	r3, #0
 8022e86:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8022e8a:	461d      	mov	r5, r3
 8022e8c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8022e8e:	b113      	cbz	r3, 8022e96 <_vfprintf_r+0x6ee>
 8022e90:	232d      	movs	r3, #45	; 0x2d
 8022e92:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8022e96:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8022e9a:	2600      	movs	r6, #0
 8022e9c:	9b04      	ldr	r3, [sp, #16]
 8022e9e:	42b3      	cmp	r3, r6
 8022ea0:	bfb8      	it	lt
 8022ea2:	4633      	movlt	r3, r6
 8022ea4:	9311      	str	r3, [sp, #68]	; 0x44
 8022ea6:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8022eaa:	b113      	cbz	r3, 8022eb2 <_vfprintf_r+0x70a>
 8022eac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8022eae:	3301      	adds	r3, #1
 8022eb0:	9311      	str	r3, [sp, #68]	; 0x44
 8022eb2:	f01b 0302 	ands.w	r3, fp, #2
 8022eb6:	9317      	str	r3, [sp, #92]	; 0x5c
 8022eb8:	bf1e      	ittt	ne
 8022eba:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8022ebc:	3302      	addne	r3, #2
 8022ebe:	9311      	strne	r3, [sp, #68]	; 0x44
 8022ec0:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8022ec4:	9318      	str	r3, [sp, #96]	; 0x60
 8022ec6:	d11f      	bne.n	8022f08 <_vfprintf_r+0x760>
 8022ec8:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8022ecc:	1a9f      	subs	r7, r3, r2
 8022ece:	2f00      	cmp	r7, #0
 8022ed0:	dd1a      	ble.n	8022f08 <_vfprintf_r+0x760>
 8022ed2:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8022ed6:	4836      	ldr	r0, [pc, #216]	; (8022fb0 <_vfprintf_r+0x808>)
 8022ed8:	6020      	str	r0, [r4, #0]
 8022eda:	2f10      	cmp	r7, #16
 8022edc:	f103 0301 	add.w	r3, r3, #1
 8022ee0:	f104 0108 	add.w	r1, r4, #8
 8022ee4:	f300 82ee 	bgt.w	80234c4 <_vfprintf_r+0xd1c>
 8022ee8:	443a      	add	r2, r7
 8022eea:	2b07      	cmp	r3, #7
 8022eec:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8022ef0:	6067      	str	r7, [r4, #4]
 8022ef2:	f340 82fa 	ble.w	80234ea <_vfprintf_r+0xd42>
 8022ef6:	aa22      	add	r2, sp, #136	; 0x88
 8022ef8:	4649      	mov	r1, r9
 8022efa:	4650      	mov	r0, sl
 8022efc:	f003 fa10 	bl	8026320 <__sprint_r>
 8022f00:	2800      	cmp	r0, #0
 8022f02:	f040 8625 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8022f06:	ac25      	add	r4, sp, #148	; 0x94
 8022f08:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8022f0c:	b173      	cbz	r3, 8022f2c <_vfprintf_r+0x784>
 8022f0e:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 8022f12:	6023      	str	r3, [r4, #0]
 8022f14:	2301      	movs	r3, #1
 8022f16:	6063      	str	r3, [r4, #4]
 8022f18:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8022f1a:	3301      	adds	r3, #1
 8022f1c:	9324      	str	r3, [sp, #144]	; 0x90
 8022f1e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8022f20:	3301      	adds	r3, #1
 8022f22:	2b07      	cmp	r3, #7
 8022f24:	9323      	str	r3, [sp, #140]	; 0x8c
 8022f26:	f300 82e2 	bgt.w	80234ee <_vfprintf_r+0xd46>
 8022f2a:	3408      	adds	r4, #8
 8022f2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8022f2e:	b16b      	cbz	r3, 8022f4c <_vfprintf_r+0x7a4>
 8022f30:	ab1b      	add	r3, sp, #108	; 0x6c
 8022f32:	6023      	str	r3, [r4, #0]
 8022f34:	2302      	movs	r3, #2
 8022f36:	6063      	str	r3, [r4, #4]
 8022f38:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8022f3a:	3302      	adds	r3, #2
 8022f3c:	9324      	str	r3, [sp, #144]	; 0x90
 8022f3e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8022f40:	3301      	adds	r3, #1
 8022f42:	2b07      	cmp	r3, #7
 8022f44:	9323      	str	r3, [sp, #140]	; 0x8c
 8022f46:	f300 82dc 	bgt.w	8023502 <_vfprintf_r+0xd5a>
 8022f4a:	3408      	adds	r4, #8
 8022f4c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8022f4e:	2b80      	cmp	r3, #128	; 0x80
 8022f50:	d11f      	bne.n	8022f92 <_vfprintf_r+0x7ea>
 8022f52:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8022f56:	1a9f      	subs	r7, r3, r2
 8022f58:	2f00      	cmp	r7, #0
 8022f5a:	dd1a      	ble.n	8022f92 <_vfprintf_r+0x7ea>
 8022f5c:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8022f60:	4814      	ldr	r0, [pc, #80]	; (8022fb4 <_vfprintf_r+0x80c>)
 8022f62:	6020      	str	r0, [r4, #0]
 8022f64:	2f10      	cmp	r7, #16
 8022f66:	f103 0301 	add.w	r3, r3, #1
 8022f6a:	f104 0108 	add.w	r1, r4, #8
 8022f6e:	f300 82d2 	bgt.w	8023516 <_vfprintf_r+0xd6e>
 8022f72:	6067      	str	r7, [r4, #4]
 8022f74:	2b07      	cmp	r3, #7
 8022f76:	4417      	add	r7, r2
 8022f78:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8022f7c:	f340 82de 	ble.w	802353c <_vfprintf_r+0xd94>
 8022f80:	aa22      	add	r2, sp, #136	; 0x88
 8022f82:	4649      	mov	r1, r9
 8022f84:	4650      	mov	r0, sl
 8022f86:	f003 f9cb 	bl	8026320 <__sprint_r>
 8022f8a:	2800      	cmp	r0, #0
 8022f8c:	f040 85e0 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8022f90:	ac25      	add	r4, sp, #148	; 0x94
 8022f92:	9b04      	ldr	r3, [sp, #16]
 8022f94:	1af6      	subs	r6, r6, r3
 8022f96:	2e00      	cmp	r6, #0
 8022f98:	dd28      	ble.n	8022fec <_vfprintf_r+0x844>
 8022f9a:	4f06      	ldr	r7, [pc, #24]	; (8022fb4 <_vfprintf_r+0x80c>)
 8022f9c:	e00c      	b.n	8022fb8 <_vfprintf_r+0x810>
 8022f9e:	bf00      	nop
 8022fa0:	08072efd 	.word	0x08072efd
 8022fa4:	08072eec 	.word	0x08072eec
 8022fa8:	40300000 	.word	0x40300000
 8022fac:	3fe00000 	.word	0x3fe00000
 8022fb0:	08072f30 	.word	0x08072f30
 8022fb4:	08072f40 	.word	0x08072f40
 8022fb8:	6027      	str	r7, [r4, #0]
 8022fba:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8022fbe:	2e10      	cmp	r6, #16
 8022fc0:	f103 0301 	add.w	r3, r3, #1
 8022fc4:	f104 0108 	add.w	r1, r4, #8
 8022fc8:	f300 82ba 	bgt.w	8023540 <_vfprintf_r+0xd98>
 8022fcc:	6066      	str	r6, [r4, #4]
 8022fce:	2b07      	cmp	r3, #7
 8022fd0:	4416      	add	r6, r2
 8022fd2:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8022fd6:	f340 82c6 	ble.w	8023566 <_vfprintf_r+0xdbe>
 8022fda:	aa22      	add	r2, sp, #136	; 0x88
 8022fdc:	4649      	mov	r1, r9
 8022fde:	4650      	mov	r0, sl
 8022fe0:	f003 f99e 	bl	8026320 <__sprint_r>
 8022fe4:	2800      	cmp	r0, #0
 8022fe6:	f040 85b3 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8022fea:	ac25      	add	r4, sp, #148	; 0x94
 8022fec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8022ff0:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8022ff2:	f040 82bf 	bne.w	8023574 <_vfprintf_r+0xdcc>
 8022ff6:	9b04      	ldr	r3, [sp, #16]
 8022ff8:	f8c4 8000 	str.w	r8, [r4]
 8022ffc:	441e      	add	r6, r3
 8022ffe:	6063      	str	r3, [r4, #4]
 8023000:	9624      	str	r6, [sp, #144]	; 0x90
 8023002:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8023004:	3301      	adds	r3, #1
 8023006:	2b07      	cmp	r3, #7
 8023008:	9323      	str	r3, [sp, #140]	; 0x8c
 802300a:	f300 82f8 	bgt.w	80235fe <_vfprintf_r+0xe56>
 802300e:	3408      	adds	r4, #8
 8023010:	f01b 0f04 	tst.w	fp, #4
 8023014:	f040 857e 	bne.w	8023b14 <_vfprintf_r+0x136c>
 8023018:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 802301c:	9911      	ldr	r1, [sp, #68]	; 0x44
 802301e:	428a      	cmp	r2, r1
 8023020:	bfac      	ite	ge
 8023022:	189b      	addge	r3, r3, r2
 8023024:	185b      	addlt	r3, r3, r1
 8023026:	930f      	str	r3, [sp, #60]	; 0x3c
 8023028:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802302a:	b13b      	cbz	r3, 802303c <_vfprintf_r+0x894>
 802302c:	aa22      	add	r2, sp, #136	; 0x88
 802302e:	4649      	mov	r1, r9
 8023030:	4650      	mov	r0, sl
 8023032:	f003 f975 	bl	8026320 <__sprint_r>
 8023036:	2800      	cmp	r0, #0
 8023038:	f040 858a 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 802303c:	2300      	movs	r3, #0
 802303e:	9323      	str	r3, [sp, #140]	; 0x8c
 8023040:	9b03      	ldr	r3, [sp, #12]
 8023042:	2b00      	cmp	r3, #0
 8023044:	f040 85a0 	bne.w	8023b88 <_vfprintf_r+0x13e0>
 8023048:	ac25      	add	r4, sp, #148	; 0x94
 802304a:	e0ec      	b.n	8023226 <_vfprintf_r+0xa7e>
 802304c:	9003      	str	r0, [sp, #12]
 802304e:	e62c      	b.n	8022caa <_vfprintf_r+0x502>
 8023050:	9003      	str	r0, [sp, #12]
 8023052:	2306      	movs	r3, #6
 8023054:	e619      	b.n	8022c8a <_vfprintf_r+0x4e2>
 8023056:	9003      	str	r0, [sp, #12]
 8023058:	e627      	b.n	8022caa <_vfprintf_r+0x502>
 802305a:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 802305e:	2300      	movs	r3, #0
 8023060:	eeb0 8a47 	vmov.f32	s16, s14
 8023064:	eef0 8a67 	vmov.f32	s17, s15
 8023068:	e62f      	b.n	8022cca <_vfprintf_r+0x522>
 802306a:	f802 0c01 	strb.w	r0, [r2, #-1]
 802306e:	e691      	b.n	8022d94 <_vfprintf_r+0x5ec>
 8023070:	f803 0b01 	strb.w	r0, [r3], #1
 8023074:	1aca      	subs	r2, r1, r3
 8023076:	2a00      	cmp	r2, #0
 8023078:	dafa      	bge.n	8023070 <_vfprintf_r+0x8c8>
 802307a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802307c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802307e:	3201      	adds	r2, #1
 8023080:	f103 0301 	add.w	r3, r3, #1
 8023084:	bfb8      	it	lt
 8023086:	2300      	movlt	r3, #0
 8023088:	441d      	add	r5, r3
 802308a:	e693      	b.n	8022db4 <_vfprintf_r+0x60c>
 802308c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802308e:	462b      	mov	r3, r5
 8023090:	18a9      	adds	r1, r5, r2
 8023092:	2030      	movs	r0, #48	; 0x30
 8023094:	e7ee      	b.n	8023074 <_vfprintf_r+0x8cc>
 8023096:	9b08      	ldr	r3, [sp, #32]
 8023098:	2b46      	cmp	r3, #70	; 0x46
 802309a:	d005      	beq.n	80230a8 <_vfprintf_r+0x900>
 802309c:	2b45      	cmp	r3, #69	; 0x45
 802309e:	d11b      	bne.n	80230d8 <_vfprintf_r+0x930>
 80230a0:	9b04      	ldr	r3, [sp, #16]
 80230a2:	1c5d      	adds	r5, r3, #1
 80230a4:	2102      	movs	r1, #2
 80230a6:	e001      	b.n	80230ac <_vfprintf_r+0x904>
 80230a8:	9d04      	ldr	r5, [sp, #16]
 80230aa:	2103      	movs	r1, #3
 80230ac:	ab20      	add	r3, sp, #128	; 0x80
 80230ae:	9301      	str	r3, [sp, #4]
 80230b0:	ab1d      	add	r3, sp, #116	; 0x74
 80230b2:	9300      	str	r3, [sp, #0]
 80230b4:	462a      	mov	r2, r5
 80230b6:	ab1c      	add	r3, sp, #112	; 0x70
 80230b8:	4650      	mov	r0, sl
 80230ba:	eeb0 0a48 	vmov.f32	s0, s16
 80230be:	eef0 0a68 	vmov.f32	s1, s17
 80230c2:	f000 fee1 	bl	8023e88 <_dtoa_r>
 80230c6:	9b08      	ldr	r3, [sp, #32]
 80230c8:	2b47      	cmp	r3, #71	; 0x47
 80230ca:	4680      	mov	r8, r0
 80230cc:	d106      	bne.n	80230dc <_vfprintf_r+0x934>
 80230ce:	f01b 0f01 	tst.w	fp, #1
 80230d2:	d103      	bne.n	80230dc <_vfprintf_r+0x934>
 80230d4:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80230d6:	e66d      	b.n	8022db4 <_vfprintf_r+0x60c>
 80230d8:	9d04      	ldr	r5, [sp, #16]
 80230da:	e7e3      	b.n	80230a4 <_vfprintf_r+0x8fc>
 80230dc:	9b08      	ldr	r3, [sp, #32]
 80230de:	2b46      	cmp	r3, #70	; 0x46
 80230e0:	eb08 0605 	add.w	r6, r8, r5
 80230e4:	d10f      	bne.n	8023106 <_vfprintf_r+0x95e>
 80230e6:	f898 3000 	ldrb.w	r3, [r8]
 80230ea:	2b30      	cmp	r3, #48	; 0x30
 80230ec:	d109      	bne.n	8023102 <_vfprintf_r+0x95a>
 80230ee:	ec51 0b18 	vmov	r0, r1, d8
 80230f2:	2200      	movs	r2, #0
 80230f4:	2300      	movs	r3, #0
 80230f6:	f7dd fcf7 	bl	8000ae8 <__aeabi_dcmpeq>
 80230fa:	b910      	cbnz	r0, 8023102 <_vfprintf_r+0x95a>
 80230fc:	f1c5 0501 	rsb	r5, r5, #1
 8023100:	951c      	str	r5, [sp, #112]	; 0x70
 8023102:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8023104:	441e      	add	r6, r3
 8023106:	ec51 0b18 	vmov	r0, r1, d8
 802310a:	2200      	movs	r2, #0
 802310c:	2300      	movs	r3, #0
 802310e:	f7dd fceb 	bl	8000ae8 <__aeabi_dcmpeq>
 8023112:	b100      	cbz	r0, 8023116 <_vfprintf_r+0x96e>
 8023114:	9620      	str	r6, [sp, #128]	; 0x80
 8023116:	2230      	movs	r2, #48	; 0x30
 8023118:	9b20      	ldr	r3, [sp, #128]	; 0x80
 802311a:	429e      	cmp	r6, r3
 802311c:	d9da      	bls.n	80230d4 <_vfprintf_r+0x92c>
 802311e:	1c59      	adds	r1, r3, #1
 8023120:	9120      	str	r1, [sp, #128]	; 0x80
 8023122:	701a      	strb	r2, [r3, #0]
 8023124:	e7f8      	b.n	8023118 <_vfprintf_r+0x970>
 8023126:	9b08      	ldr	r3, [sp, #32]
 8023128:	2b46      	cmp	r3, #70	; 0x46
 802312a:	f47f ae54 	bne.w	8022dd6 <_vfprintf_r+0x62e>
 802312e:	9a04      	ldr	r2, [sp, #16]
 8023130:	f00b 0301 	and.w	r3, fp, #1
 8023134:	2d00      	cmp	r5, #0
 8023136:	ea43 0302 	orr.w	r3, r3, r2
 802313a:	dd1a      	ble.n	8023172 <_vfprintf_r+0x9ca>
 802313c:	2b00      	cmp	r3, #0
 802313e:	d034      	beq.n	80231aa <_vfprintf_r+0xa02>
 8023140:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8023142:	18eb      	adds	r3, r5, r3
 8023144:	441a      	add	r2, r3
 8023146:	9204      	str	r2, [sp, #16]
 8023148:	2366      	movs	r3, #102	; 0x66
 802314a:	9306      	str	r3, [sp, #24]
 802314c:	e033      	b.n	80231b6 <_vfprintf_r+0xa0e>
 802314e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8023152:	f802 6b01 	strb.w	r6, [r2], #1
 8023156:	e675      	b.n	8022e44 <_vfprintf_r+0x69c>
 8023158:	b941      	cbnz	r1, 802316c <_vfprintf_r+0x9c4>
 802315a:	2230      	movs	r2, #48	; 0x30
 802315c:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 8023160:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8023164:	3330      	adds	r3, #48	; 0x30
 8023166:	f802 3b01 	strb.w	r3, [r2], #1
 802316a:	e677      	b.n	8022e5c <_vfprintf_r+0x6b4>
 802316c:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8023170:	e7f8      	b.n	8023164 <_vfprintf_r+0x9bc>
 8023172:	b1e3      	cbz	r3, 80231ae <_vfprintf_r+0xa06>
 8023174:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8023176:	9a04      	ldr	r2, [sp, #16]
 8023178:	3301      	adds	r3, #1
 802317a:	e7e3      	b.n	8023144 <_vfprintf_r+0x99c>
 802317c:	9b05      	ldr	r3, [sp, #20]
 802317e:	42ab      	cmp	r3, r5
 8023180:	dc07      	bgt.n	8023192 <_vfprintf_r+0x9ea>
 8023182:	f01b 0f01 	tst.w	fp, #1
 8023186:	d02d      	beq.n	80231e4 <_vfprintf_r+0xa3c>
 8023188:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802318a:	18eb      	adds	r3, r5, r3
 802318c:	9304      	str	r3, [sp, #16]
 802318e:	2367      	movs	r3, #103	; 0x67
 8023190:	e7db      	b.n	802314a <_vfprintf_r+0x9a2>
 8023192:	9b05      	ldr	r3, [sp, #20]
 8023194:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8023196:	2d00      	cmp	r5, #0
 8023198:	4413      	add	r3, r2
 802319a:	9304      	str	r3, [sp, #16]
 802319c:	dcf7      	bgt.n	802318e <_vfprintf_r+0x9e6>
 802319e:	9a04      	ldr	r2, [sp, #16]
 80231a0:	f1c5 0301 	rsb	r3, r5, #1
 80231a4:	441a      	add	r2, r3
 80231a6:	9204      	str	r2, [sp, #16]
 80231a8:	e7f1      	b.n	802318e <_vfprintf_r+0x9e6>
 80231aa:	9504      	str	r5, [sp, #16]
 80231ac:	e7cc      	b.n	8023148 <_vfprintf_r+0x9a0>
 80231ae:	2366      	movs	r3, #102	; 0x66
 80231b0:	9306      	str	r3, [sp, #24]
 80231b2:	2301      	movs	r3, #1
 80231b4:	9304      	str	r3, [sp, #16]
 80231b6:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 80231ba:	9309      	str	r3, [sp, #36]	; 0x24
 80231bc:	d025      	beq.n	802320a <_vfprintf_r+0xa62>
 80231be:	2300      	movs	r3, #0
 80231c0:	2d00      	cmp	r5, #0
 80231c2:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80231c6:	f77f ae61 	ble.w	8022e8c <_vfprintf_r+0x6e4>
 80231ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80231cc:	781b      	ldrb	r3, [r3, #0]
 80231ce:	2bff      	cmp	r3, #255	; 0xff
 80231d0:	d10a      	bne.n	80231e8 <_vfprintf_r+0xa40>
 80231d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80231d6:	9912      	ldr	r1, [sp, #72]	; 0x48
 80231d8:	4413      	add	r3, r2
 80231da:	9a04      	ldr	r2, [sp, #16]
 80231dc:	fb01 2303 	mla	r3, r1, r3, r2
 80231e0:	9304      	str	r3, [sp, #16]
 80231e2:	e653      	b.n	8022e8c <_vfprintf_r+0x6e4>
 80231e4:	9504      	str	r5, [sp, #16]
 80231e6:	e7d2      	b.n	802318e <_vfprintf_r+0x9e6>
 80231e8:	42ab      	cmp	r3, r5
 80231ea:	daf2      	bge.n	80231d2 <_vfprintf_r+0xa2a>
 80231ec:	1aed      	subs	r5, r5, r3
 80231ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80231f0:	785b      	ldrb	r3, [r3, #1]
 80231f2:	b133      	cbz	r3, 8023202 <_vfprintf_r+0xa5a>
 80231f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80231f6:	3301      	adds	r3, #1
 80231f8:	9309      	str	r3, [sp, #36]	; 0x24
 80231fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80231fc:	3301      	adds	r3, #1
 80231fe:	930a      	str	r3, [sp, #40]	; 0x28
 8023200:	e7e3      	b.n	80231ca <_vfprintf_r+0xa22>
 8023202:	9b08      	ldr	r3, [sp, #32]
 8023204:	3301      	adds	r3, #1
 8023206:	9308      	str	r3, [sp, #32]
 8023208:	e7df      	b.n	80231ca <_vfprintf_r+0xa22>
 802320a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802320c:	9308      	str	r3, [sp, #32]
 802320e:	e63d      	b.n	8022e8c <_vfprintf_r+0x6e4>
 8023210:	1d33      	adds	r3, r6, #4
 8023212:	f01b 0f20 	tst.w	fp, #32
 8023216:	9307      	str	r3, [sp, #28]
 8023218:	d00a      	beq.n	8023230 <_vfprintf_r+0xa88>
 802321a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 802321c:	6833      	ldr	r3, [r6, #0]
 802321e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8023220:	17d2      	asrs	r2, r2, #31
 8023222:	e9c3 1200 	strd	r1, r2, [r3]
 8023226:	9e07      	ldr	r6, [sp, #28]
 8023228:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 802322c:	f7ff bb42 	b.w	80228b4 <_vfprintf_r+0x10c>
 8023230:	f01b 0f10 	tst.w	fp, #16
 8023234:	d003      	beq.n	802323e <_vfprintf_r+0xa96>
 8023236:	6833      	ldr	r3, [r6, #0]
 8023238:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 802323a:	601a      	str	r2, [r3, #0]
 802323c:	e7f3      	b.n	8023226 <_vfprintf_r+0xa7e>
 802323e:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8023242:	d003      	beq.n	802324c <_vfprintf_r+0xaa4>
 8023244:	6833      	ldr	r3, [r6, #0]
 8023246:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8023248:	801a      	strh	r2, [r3, #0]
 802324a:	e7ec      	b.n	8023226 <_vfprintf_r+0xa7e>
 802324c:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8023250:	d0f1      	beq.n	8023236 <_vfprintf_r+0xa8e>
 8023252:	6833      	ldr	r3, [r6, #0]
 8023254:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8023256:	701a      	strb	r2, [r3, #0]
 8023258:	e7e5      	b.n	8023226 <_vfprintf_r+0xa7e>
 802325a:	f04b 0b10 	orr.w	fp, fp, #16
 802325e:	f01b 0320 	ands.w	r3, fp, #32
 8023262:	d01f      	beq.n	80232a4 <_vfprintf_r+0xafc>
 8023264:	3607      	adds	r6, #7
 8023266:	f026 0307 	bic.w	r3, r6, #7
 802326a:	461a      	mov	r2, r3
 802326c:	685d      	ldr	r5, [r3, #4]
 802326e:	f852 6b08 	ldr.w	r6, [r2], #8
 8023272:	9207      	str	r2, [sp, #28]
 8023274:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8023278:	2300      	movs	r3, #0
 802327a:	2200      	movs	r2, #0
 802327c:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8023280:	9a04      	ldr	r2, [sp, #16]
 8023282:	3201      	adds	r2, #1
 8023284:	f000 8495 	beq.w	8023bb2 <_vfprintf_r+0x140a>
 8023288:	ea56 0205 	orrs.w	r2, r6, r5
 802328c:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 8023290:	f040 8494 	bne.w	8023bbc <_vfprintf_r+0x1414>
 8023294:	9a04      	ldr	r2, [sp, #16]
 8023296:	2a00      	cmp	r2, #0
 8023298:	f000 80fa 	beq.w	8023490 <_vfprintf_r+0xce8>
 802329c:	2b01      	cmp	r3, #1
 802329e:	f040 8490 	bne.w	8023bc2 <_vfprintf_r+0x141a>
 80232a2:	e09f      	b.n	80233e4 <_vfprintf_r+0xc3c>
 80232a4:	4632      	mov	r2, r6
 80232a6:	f01b 0510 	ands.w	r5, fp, #16
 80232aa:	f852 6b04 	ldr.w	r6, [r2], #4
 80232ae:	9207      	str	r2, [sp, #28]
 80232b0:	d001      	beq.n	80232b6 <_vfprintf_r+0xb0e>
 80232b2:	461d      	mov	r5, r3
 80232b4:	e7de      	b.n	8023274 <_vfprintf_r+0xacc>
 80232b6:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 80232ba:	d001      	beq.n	80232c0 <_vfprintf_r+0xb18>
 80232bc:	b2b6      	uxth	r6, r6
 80232be:	e7d9      	b.n	8023274 <_vfprintf_r+0xacc>
 80232c0:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 80232c4:	d0d6      	beq.n	8023274 <_vfprintf_r+0xacc>
 80232c6:	b2f6      	uxtb	r6, r6
 80232c8:	e7f3      	b.n	80232b2 <_vfprintf_r+0xb0a>
 80232ca:	4633      	mov	r3, r6
 80232cc:	2278      	movs	r2, #120	; 0x78
 80232ce:	f853 6b04 	ldr.w	r6, [r3], #4
 80232d2:	9307      	str	r3, [sp, #28]
 80232d4:	2330      	movs	r3, #48	; 0x30
 80232d6:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 80232da:	4ba4      	ldr	r3, [pc, #656]	; (802356c <_vfprintf_r+0xdc4>)
 80232dc:	9316      	str	r3, [sp, #88]	; 0x58
 80232de:	2500      	movs	r5, #0
 80232e0:	f04b 0b02 	orr.w	fp, fp, #2
 80232e4:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80232e8:	2302      	movs	r3, #2
 80232ea:	9206      	str	r2, [sp, #24]
 80232ec:	e7c5      	b.n	802327a <_vfprintf_r+0xad2>
 80232ee:	4633      	mov	r3, r6
 80232f0:	2500      	movs	r5, #0
 80232f2:	f853 8b04 	ldr.w	r8, [r3], #4
 80232f6:	9307      	str	r3, [sp, #28]
 80232f8:	9b04      	ldr	r3, [sp, #16]
 80232fa:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 80232fe:	1c5e      	adds	r6, r3, #1
 8023300:	d010      	beq.n	8023324 <_vfprintf_r+0xb7c>
 8023302:	461a      	mov	r2, r3
 8023304:	4629      	mov	r1, r5
 8023306:	4640      	mov	r0, r8
 8023308:	f7dc ff7a 	bl	8000200 <memchr>
 802330c:	9003      	str	r0, [sp, #12]
 802330e:	2800      	cmp	r0, #0
 8023310:	f000 80d5 	beq.w	80234be <_vfprintf_r+0xd16>
 8023314:	eba0 0308 	sub.w	r3, r0, r8
 8023318:	e9cd 5303 	strd	r5, r3, [sp, #12]
 802331c:	e9cd 5508 	strd	r5, r5, [sp, #32]
 8023320:	462e      	mov	r6, r5
 8023322:	e5bb      	b.n	8022e9c <_vfprintf_r+0x6f4>
 8023324:	4640      	mov	r0, r8
 8023326:	f7dc ff63 	bl	80001f0 <strlen>
 802332a:	e9cd 5003 	strd	r5, r0, [sp, #12]
 802332e:	e455      	b.n	8022bdc <_vfprintf_r+0x434>
 8023330:	f04b 0b10 	orr.w	fp, fp, #16
 8023334:	f01b 0320 	ands.w	r3, fp, #32
 8023338:	d009      	beq.n	802334e <_vfprintf_r+0xba6>
 802333a:	3607      	adds	r6, #7
 802333c:	f026 0307 	bic.w	r3, r6, #7
 8023340:	461a      	mov	r2, r3
 8023342:	685d      	ldr	r5, [r3, #4]
 8023344:	f852 6b08 	ldr.w	r6, [r2], #8
 8023348:	9207      	str	r2, [sp, #28]
 802334a:	2301      	movs	r3, #1
 802334c:	e795      	b.n	802327a <_vfprintf_r+0xad2>
 802334e:	4632      	mov	r2, r6
 8023350:	f01b 0510 	ands.w	r5, fp, #16
 8023354:	f852 6b04 	ldr.w	r6, [r2], #4
 8023358:	9207      	str	r2, [sp, #28]
 802335a:	d001      	beq.n	8023360 <_vfprintf_r+0xbb8>
 802335c:	461d      	mov	r5, r3
 802335e:	e7f4      	b.n	802334a <_vfprintf_r+0xba2>
 8023360:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8023364:	d001      	beq.n	802336a <_vfprintf_r+0xbc2>
 8023366:	b2b6      	uxth	r6, r6
 8023368:	e7ef      	b.n	802334a <_vfprintf_r+0xba2>
 802336a:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 802336e:	d0ec      	beq.n	802334a <_vfprintf_r+0xba2>
 8023370:	b2f6      	uxtb	r6, r6
 8023372:	e7f3      	b.n	802335c <_vfprintf_r+0xbb4>
 8023374:	4b7e      	ldr	r3, [pc, #504]	; (8023570 <_vfprintf_r+0xdc8>)
 8023376:	9316      	str	r3, [sp, #88]	; 0x58
 8023378:	f01b 0320 	ands.w	r3, fp, #32
 802337c:	d01b      	beq.n	80233b6 <_vfprintf_r+0xc0e>
 802337e:	3607      	adds	r6, #7
 8023380:	f026 0307 	bic.w	r3, r6, #7
 8023384:	461a      	mov	r2, r3
 8023386:	685d      	ldr	r5, [r3, #4]
 8023388:	f852 6b08 	ldr.w	r6, [r2], #8
 802338c:	9207      	str	r2, [sp, #28]
 802338e:	f01b 0f01 	tst.w	fp, #1
 8023392:	d00a      	beq.n	80233aa <_vfprintf_r+0xc02>
 8023394:	ea56 0305 	orrs.w	r3, r6, r5
 8023398:	d007      	beq.n	80233aa <_vfprintf_r+0xc02>
 802339a:	2330      	movs	r3, #48	; 0x30
 802339c:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 80233a0:	9b06      	ldr	r3, [sp, #24]
 80233a2:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 80233a6:	f04b 0b02 	orr.w	fp, fp, #2
 80233aa:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 80233ae:	2302      	movs	r3, #2
 80233b0:	e763      	b.n	802327a <_vfprintf_r+0xad2>
 80233b2:	4b6e      	ldr	r3, [pc, #440]	; (802356c <_vfprintf_r+0xdc4>)
 80233b4:	e7df      	b.n	8023376 <_vfprintf_r+0xbce>
 80233b6:	4632      	mov	r2, r6
 80233b8:	f01b 0510 	ands.w	r5, fp, #16
 80233bc:	f852 6b04 	ldr.w	r6, [r2], #4
 80233c0:	9207      	str	r2, [sp, #28]
 80233c2:	d001      	beq.n	80233c8 <_vfprintf_r+0xc20>
 80233c4:	461d      	mov	r5, r3
 80233c6:	e7e2      	b.n	802338e <_vfprintf_r+0xbe6>
 80233c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 80233cc:	d001      	beq.n	80233d2 <_vfprintf_r+0xc2a>
 80233ce:	b2b6      	uxth	r6, r6
 80233d0:	e7dd      	b.n	802338e <_vfprintf_r+0xbe6>
 80233d2:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 80233d6:	d0da      	beq.n	802338e <_vfprintf_r+0xbe6>
 80233d8:	b2f6      	uxtb	r6, r6
 80233da:	e7f3      	b.n	80233c4 <_vfprintf_r+0xc1c>
 80233dc:	2e0a      	cmp	r6, #10
 80233de:	f175 0300 	sbcs.w	r3, r5, #0
 80233e2:	d206      	bcs.n	80233f2 <_vfprintf_r+0xc4a>
 80233e4:	3630      	adds	r6, #48	; 0x30
 80233e6:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 80233ea:	f20d 1837 	addw	r8, sp, #311	; 0x137
 80233ee:	f000 bc03 	b.w	8023bf8 <_vfprintf_r+0x1450>
 80233f2:	2300      	movs	r3, #0
 80233f4:	9305      	str	r3, [sp, #20]
 80233f6:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 80233fa:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 80233fe:	9303      	str	r3, [sp, #12]
 8023400:	220a      	movs	r2, #10
 8023402:	2300      	movs	r3, #0
 8023404:	4630      	mov	r0, r6
 8023406:	4629      	mov	r1, r5
 8023408:	f7dd fc2e 	bl	8000c68 <__aeabi_uldivmod>
 802340c:	9b05      	ldr	r3, [sp, #20]
 802340e:	3301      	adds	r3, #1
 8023410:	9305      	str	r3, [sp, #20]
 8023412:	9b03      	ldr	r3, [sp, #12]
 8023414:	3230      	adds	r2, #48	; 0x30
 8023416:	f10b 38ff 	add.w	r8, fp, #4294967295
 802341a:	f80b 2c01 	strb.w	r2, [fp, #-1]
 802341e:	b1d3      	cbz	r3, 8023456 <_vfprintf_r+0xcae>
 8023420:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8023422:	9a05      	ldr	r2, [sp, #20]
 8023424:	781b      	ldrb	r3, [r3, #0]
 8023426:	429a      	cmp	r2, r3
 8023428:	d115      	bne.n	8023456 <_vfprintf_r+0xcae>
 802342a:	2aff      	cmp	r2, #255	; 0xff
 802342c:	d013      	beq.n	8023456 <_vfprintf_r+0xcae>
 802342e:	2e0a      	cmp	r6, #10
 8023430:	f175 0300 	sbcs.w	r3, r5, #0
 8023434:	d30f      	bcc.n	8023456 <_vfprintf_r+0xcae>
 8023436:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8023438:	9914      	ldr	r1, [sp, #80]	; 0x50
 802343a:	eba8 0803 	sub.w	r8, r8, r3
 802343e:	461a      	mov	r2, r3
 8023440:	4640      	mov	r0, r8
 8023442:	f002 fed2 	bl	80261ea <strncpy>
 8023446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8023448:	785b      	ldrb	r3, [r3, #1]
 802344a:	b11b      	cbz	r3, 8023454 <_vfprintf_r+0xcac>
 802344c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802344e:	3301      	adds	r3, #1
 8023450:	930a      	str	r3, [sp, #40]	; 0x28
 8023452:	2300      	movs	r3, #0
 8023454:	9305      	str	r3, [sp, #20]
 8023456:	2300      	movs	r3, #0
 8023458:	220a      	movs	r2, #10
 802345a:	4630      	mov	r0, r6
 802345c:	4629      	mov	r1, r5
 802345e:	f7dd fc03 	bl	8000c68 <__aeabi_uldivmod>
 8023462:	2e0a      	cmp	r6, #10
 8023464:	f175 0300 	sbcs.w	r3, r5, #0
 8023468:	f0c0 83c6 	bcc.w	8023bf8 <_vfprintf_r+0x1450>
 802346c:	4606      	mov	r6, r0
 802346e:	460d      	mov	r5, r1
 8023470:	46c3      	mov	fp, r8
 8023472:	e7c5      	b.n	8023400 <_vfprintf_r+0xc58>
 8023474:	f006 030f 	and.w	r3, r6, #15
 8023478:	9a16      	ldr	r2, [sp, #88]	; 0x58
 802347a:	0936      	lsrs	r6, r6, #4
 802347c:	5cd3      	ldrb	r3, [r2, r3]
 802347e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8023482:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 8023486:	092d      	lsrs	r5, r5, #4
 8023488:	ea56 0305 	orrs.w	r3, r6, r5
 802348c:	d1f2      	bne.n	8023474 <_vfprintf_r+0xccc>
 802348e:	e3b3      	b.n	8023bf8 <_vfprintf_r+0x1450>
 8023490:	b933      	cbnz	r3, 80234a0 <_vfprintf_r+0xcf8>
 8023492:	f01b 0f01 	tst.w	fp, #1
 8023496:	d003      	beq.n	80234a0 <_vfprintf_r+0xcf8>
 8023498:	2330      	movs	r3, #48	; 0x30
 802349a:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 802349e:	e7a4      	b.n	80233ea <_vfprintf_r+0xc42>
 80234a0:	f50d 789c 	add.w	r8, sp, #312	; 0x138
 80234a4:	e3a8      	b.n	8023bf8 <_vfprintf_r+0x1450>
 80234a6:	9b06      	ldr	r3, [sp, #24]
 80234a8:	2b00      	cmp	r3, #0
 80234aa:	f000 8373 	beq.w	8023b94 <_vfprintf_r+0x13ec>
 80234ae:	2000      	movs	r0, #0
 80234b0:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 80234b4:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 80234b8:	9607      	str	r6, [sp, #28]
 80234ba:	f7ff bb1e 	b.w	8022afa <_vfprintf_r+0x352>
 80234be:	9e03      	ldr	r6, [sp, #12]
 80234c0:	f7ff bb8d 	b.w	8022bde <_vfprintf_r+0x436>
 80234c4:	2010      	movs	r0, #16
 80234c6:	4402      	add	r2, r0
 80234c8:	2b07      	cmp	r3, #7
 80234ca:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80234ce:	6060      	str	r0, [r4, #4]
 80234d0:	dd08      	ble.n	80234e4 <_vfprintf_r+0xd3c>
 80234d2:	aa22      	add	r2, sp, #136	; 0x88
 80234d4:	4649      	mov	r1, r9
 80234d6:	4650      	mov	r0, sl
 80234d8:	f002 ff22 	bl	8026320 <__sprint_r>
 80234dc:	2800      	cmp	r0, #0
 80234de:	f040 8337 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 80234e2:	a925      	add	r1, sp, #148	; 0x94
 80234e4:	3f10      	subs	r7, #16
 80234e6:	460c      	mov	r4, r1
 80234e8:	e4f3      	b.n	8022ed2 <_vfprintf_r+0x72a>
 80234ea:	460c      	mov	r4, r1
 80234ec:	e50c      	b.n	8022f08 <_vfprintf_r+0x760>
 80234ee:	aa22      	add	r2, sp, #136	; 0x88
 80234f0:	4649      	mov	r1, r9
 80234f2:	4650      	mov	r0, sl
 80234f4:	f002 ff14 	bl	8026320 <__sprint_r>
 80234f8:	2800      	cmp	r0, #0
 80234fa:	f040 8329 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 80234fe:	ac25      	add	r4, sp, #148	; 0x94
 8023500:	e514      	b.n	8022f2c <_vfprintf_r+0x784>
 8023502:	aa22      	add	r2, sp, #136	; 0x88
 8023504:	4649      	mov	r1, r9
 8023506:	4650      	mov	r0, sl
 8023508:	f002 ff0a 	bl	8026320 <__sprint_r>
 802350c:	2800      	cmp	r0, #0
 802350e:	f040 831f 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023512:	ac25      	add	r4, sp, #148	; 0x94
 8023514:	e51a      	b.n	8022f4c <_vfprintf_r+0x7a4>
 8023516:	2010      	movs	r0, #16
 8023518:	4402      	add	r2, r0
 802351a:	2b07      	cmp	r3, #7
 802351c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8023520:	6060      	str	r0, [r4, #4]
 8023522:	dd08      	ble.n	8023536 <_vfprintf_r+0xd8e>
 8023524:	aa22      	add	r2, sp, #136	; 0x88
 8023526:	4649      	mov	r1, r9
 8023528:	4650      	mov	r0, sl
 802352a:	f002 fef9 	bl	8026320 <__sprint_r>
 802352e:	2800      	cmp	r0, #0
 8023530:	f040 830e 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023534:	a925      	add	r1, sp, #148	; 0x94
 8023536:	3f10      	subs	r7, #16
 8023538:	460c      	mov	r4, r1
 802353a:	e50f      	b.n	8022f5c <_vfprintf_r+0x7b4>
 802353c:	460c      	mov	r4, r1
 802353e:	e528      	b.n	8022f92 <_vfprintf_r+0x7ea>
 8023540:	2010      	movs	r0, #16
 8023542:	4402      	add	r2, r0
 8023544:	2b07      	cmp	r3, #7
 8023546:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 802354a:	6060      	str	r0, [r4, #4]
 802354c:	dd08      	ble.n	8023560 <_vfprintf_r+0xdb8>
 802354e:	aa22      	add	r2, sp, #136	; 0x88
 8023550:	4649      	mov	r1, r9
 8023552:	4650      	mov	r0, sl
 8023554:	f002 fee4 	bl	8026320 <__sprint_r>
 8023558:	2800      	cmp	r0, #0
 802355a:	f040 82f9 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 802355e:	a925      	add	r1, sp, #148	; 0x94
 8023560:	3e10      	subs	r6, #16
 8023562:	460c      	mov	r4, r1
 8023564:	e528      	b.n	8022fb8 <_vfprintf_r+0x810>
 8023566:	460c      	mov	r4, r1
 8023568:	e540      	b.n	8022fec <_vfprintf_r+0x844>
 802356a:	bf00      	nop
 802356c:	08072eec 	.word	0x08072eec
 8023570:	08072efd 	.word	0x08072efd
 8023574:	9b06      	ldr	r3, [sp, #24]
 8023576:	2b65      	cmp	r3, #101	; 0x65
 8023578:	f340 8232 	ble.w	80239e0 <_vfprintf_r+0x1238>
 802357c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8023580:	2200      	movs	r2, #0
 8023582:	2300      	movs	r3, #0
 8023584:	f7dd fab0 	bl	8000ae8 <__aeabi_dcmpeq>
 8023588:	2800      	cmp	r0, #0
 802358a:	d068      	beq.n	802365e <_vfprintf_r+0xeb6>
 802358c:	4b6d      	ldr	r3, [pc, #436]	; (8023744 <_vfprintf_r+0xf9c>)
 802358e:	6023      	str	r3, [r4, #0]
 8023590:	2301      	movs	r3, #1
 8023592:	441e      	add	r6, r3
 8023594:	6063      	str	r3, [r4, #4]
 8023596:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8023598:	9624      	str	r6, [sp, #144]	; 0x90
 802359a:	3301      	adds	r3, #1
 802359c:	2b07      	cmp	r3, #7
 802359e:	9323      	str	r3, [sp, #140]	; 0x8c
 80235a0:	dc37      	bgt.n	8023612 <_vfprintf_r+0xe6a>
 80235a2:	3408      	adds	r4, #8
 80235a4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80235a6:	9a05      	ldr	r2, [sp, #20]
 80235a8:	4293      	cmp	r3, r2
 80235aa:	db03      	blt.n	80235b4 <_vfprintf_r+0xe0c>
 80235ac:	f01b 0f01 	tst.w	fp, #1
 80235b0:	f43f ad2e 	beq.w	8023010 <_vfprintf_r+0x868>
 80235b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80235b6:	6023      	str	r3, [r4, #0]
 80235b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80235ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80235bc:	6063      	str	r3, [r4, #4]
 80235be:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80235c0:	4413      	add	r3, r2
 80235c2:	9324      	str	r3, [sp, #144]	; 0x90
 80235c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80235c6:	3301      	adds	r3, #1
 80235c8:	2b07      	cmp	r3, #7
 80235ca:	9323      	str	r3, [sp, #140]	; 0x8c
 80235cc:	dc2b      	bgt.n	8023626 <_vfprintf_r+0xe7e>
 80235ce:	3408      	adds	r4, #8
 80235d0:	9b05      	ldr	r3, [sp, #20]
 80235d2:	1e5d      	subs	r5, r3, #1
 80235d4:	2d00      	cmp	r5, #0
 80235d6:	f77f ad1b 	ble.w	8023010 <_vfprintf_r+0x868>
 80235da:	4e5b      	ldr	r6, [pc, #364]	; (8023748 <_vfprintf_r+0xfa0>)
 80235dc:	2710      	movs	r7, #16
 80235de:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80235e2:	2d10      	cmp	r5, #16
 80235e4:	f103 0301 	add.w	r3, r3, #1
 80235e8:	f104 0108 	add.w	r1, r4, #8
 80235ec:	6026      	str	r6, [r4, #0]
 80235ee:	dc24      	bgt.n	802363a <_vfprintf_r+0xe92>
 80235f0:	442a      	add	r2, r5
 80235f2:	6065      	str	r5, [r4, #4]
 80235f4:	9224      	str	r2, [sp, #144]	; 0x90
 80235f6:	2b07      	cmp	r3, #7
 80235f8:	9323      	str	r3, [sp, #140]	; 0x8c
 80235fa:	f340 8288 	ble.w	8023b0e <_vfprintf_r+0x1366>
 80235fe:	aa22      	add	r2, sp, #136	; 0x88
 8023600:	4649      	mov	r1, r9
 8023602:	4650      	mov	r0, sl
 8023604:	f002 fe8c 	bl	8026320 <__sprint_r>
 8023608:	2800      	cmp	r0, #0
 802360a:	f040 82a1 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 802360e:	ac25      	add	r4, sp, #148	; 0x94
 8023610:	e4fe      	b.n	8023010 <_vfprintf_r+0x868>
 8023612:	aa22      	add	r2, sp, #136	; 0x88
 8023614:	4649      	mov	r1, r9
 8023616:	4650      	mov	r0, sl
 8023618:	f002 fe82 	bl	8026320 <__sprint_r>
 802361c:	2800      	cmp	r0, #0
 802361e:	f040 8297 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023622:	ac25      	add	r4, sp, #148	; 0x94
 8023624:	e7be      	b.n	80235a4 <_vfprintf_r+0xdfc>
 8023626:	aa22      	add	r2, sp, #136	; 0x88
 8023628:	4649      	mov	r1, r9
 802362a:	4650      	mov	r0, sl
 802362c:	f002 fe78 	bl	8026320 <__sprint_r>
 8023630:	2800      	cmp	r0, #0
 8023632:	f040 828d 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023636:	ac25      	add	r4, sp, #148	; 0x94
 8023638:	e7ca      	b.n	80235d0 <_vfprintf_r+0xe28>
 802363a:	3210      	adds	r2, #16
 802363c:	2b07      	cmp	r3, #7
 802363e:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8023642:	6067      	str	r7, [r4, #4]
 8023644:	dd08      	ble.n	8023658 <_vfprintf_r+0xeb0>
 8023646:	aa22      	add	r2, sp, #136	; 0x88
 8023648:	4649      	mov	r1, r9
 802364a:	4650      	mov	r0, sl
 802364c:	f002 fe68 	bl	8026320 <__sprint_r>
 8023650:	2800      	cmp	r0, #0
 8023652:	f040 827d 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023656:	a925      	add	r1, sp, #148	; 0x94
 8023658:	3d10      	subs	r5, #16
 802365a:	460c      	mov	r4, r1
 802365c:	e7bf      	b.n	80235de <_vfprintf_r+0xe36>
 802365e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8023660:	2b00      	cmp	r3, #0
 8023662:	dc73      	bgt.n	802374c <_vfprintf_r+0xfa4>
 8023664:	4b37      	ldr	r3, [pc, #220]	; (8023744 <_vfprintf_r+0xf9c>)
 8023666:	6023      	str	r3, [r4, #0]
 8023668:	2301      	movs	r3, #1
 802366a:	441e      	add	r6, r3
 802366c:	6063      	str	r3, [r4, #4]
 802366e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8023670:	9624      	str	r6, [sp, #144]	; 0x90
 8023672:	3301      	adds	r3, #1
 8023674:	2b07      	cmp	r3, #7
 8023676:	9323      	str	r3, [sp, #140]	; 0x8c
 8023678:	dc3d      	bgt.n	80236f6 <_vfprintf_r+0xf4e>
 802367a:	3408      	adds	r4, #8
 802367c:	9905      	ldr	r1, [sp, #20]
 802367e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8023680:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8023682:	430a      	orrs	r2, r1
 8023684:	f00b 0101 	and.w	r1, fp, #1
 8023688:	430a      	orrs	r2, r1
 802368a:	f43f acc1 	beq.w	8023010 <_vfprintf_r+0x868>
 802368e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8023690:	6022      	str	r2, [r4, #0]
 8023692:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8023694:	6062      	str	r2, [r4, #4]
 8023696:	4413      	add	r3, r2
 8023698:	9324      	str	r3, [sp, #144]	; 0x90
 802369a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 802369c:	3301      	adds	r3, #1
 802369e:	2b07      	cmp	r3, #7
 80236a0:	9323      	str	r3, [sp, #140]	; 0x8c
 80236a2:	dc32      	bgt.n	802370a <_vfprintf_r+0xf62>
 80236a4:	3408      	adds	r4, #8
 80236a6:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80236a8:	2d00      	cmp	r5, #0
 80236aa:	da1b      	bge.n	80236e4 <_vfprintf_r+0xf3c>
 80236ac:	4e26      	ldr	r6, [pc, #152]	; (8023748 <_vfprintf_r+0xfa0>)
 80236ae:	426d      	negs	r5, r5
 80236b0:	4623      	mov	r3, r4
 80236b2:	2710      	movs	r7, #16
 80236b4:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 80236b8:	2d10      	cmp	r5, #16
 80236ba:	f102 0201 	add.w	r2, r2, #1
 80236be:	f104 0408 	add.w	r4, r4, #8
 80236c2:	601e      	str	r6, [r3, #0]
 80236c4:	dc2b      	bgt.n	802371e <_vfprintf_r+0xf76>
 80236c6:	605d      	str	r5, [r3, #4]
 80236c8:	2a07      	cmp	r2, #7
 80236ca:	440d      	add	r5, r1
 80236cc:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 80236d0:	dd08      	ble.n	80236e4 <_vfprintf_r+0xf3c>
 80236d2:	aa22      	add	r2, sp, #136	; 0x88
 80236d4:	4649      	mov	r1, r9
 80236d6:	4650      	mov	r0, sl
 80236d8:	f002 fe22 	bl	8026320 <__sprint_r>
 80236dc:	2800      	cmp	r0, #0
 80236de:	f040 8237 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 80236e2:	ac25      	add	r4, sp, #148	; 0x94
 80236e4:	9b05      	ldr	r3, [sp, #20]
 80236e6:	9a05      	ldr	r2, [sp, #20]
 80236e8:	6063      	str	r3, [r4, #4]
 80236ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80236ec:	f8c4 8000 	str.w	r8, [r4]
 80236f0:	4413      	add	r3, r2
 80236f2:	9324      	str	r3, [sp, #144]	; 0x90
 80236f4:	e485      	b.n	8023002 <_vfprintf_r+0x85a>
 80236f6:	aa22      	add	r2, sp, #136	; 0x88
 80236f8:	4649      	mov	r1, r9
 80236fa:	4650      	mov	r0, sl
 80236fc:	f002 fe10 	bl	8026320 <__sprint_r>
 8023700:	2800      	cmp	r0, #0
 8023702:	f040 8225 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023706:	ac25      	add	r4, sp, #148	; 0x94
 8023708:	e7b8      	b.n	802367c <_vfprintf_r+0xed4>
 802370a:	aa22      	add	r2, sp, #136	; 0x88
 802370c:	4649      	mov	r1, r9
 802370e:	4650      	mov	r0, sl
 8023710:	f002 fe06 	bl	8026320 <__sprint_r>
 8023714:	2800      	cmp	r0, #0
 8023716:	f040 821b 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 802371a:	ac25      	add	r4, sp, #148	; 0x94
 802371c:	e7c3      	b.n	80236a6 <_vfprintf_r+0xefe>
 802371e:	3110      	adds	r1, #16
 8023720:	2a07      	cmp	r2, #7
 8023722:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 8023726:	605f      	str	r7, [r3, #4]
 8023728:	dd08      	ble.n	802373c <_vfprintf_r+0xf94>
 802372a:	aa22      	add	r2, sp, #136	; 0x88
 802372c:	4649      	mov	r1, r9
 802372e:	4650      	mov	r0, sl
 8023730:	f002 fdf6 	bl	8026320 <__sprint_r>
 8023734:	2800      	cmp	r0, #0
 8023736:	f040 820b 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 802373a:	ac25      	add	r4, sp, #148	; 0x94
 802373c:	3d10      	subs	r5, #16
 802373e:	4623      	mov	r3, r4
 8023740:	e7b8      	b.n	80236b4 <_vfprintf_r+0xf0c>
 8023742:	bf00      	nop
 8023744:	08072f0e 	.word	0x08072f0e
 8023748:	08072f40 	.word	0x08072f40
 802374c:	9f05      	ldr	r7, [sp, #20]
 802374e:	42af      	cmp	r7, r5
 8023750:	bfa8      	it	ge
 8023752:	462f      	movge	r7, r5
 8023754:	2f00      	cmp	r7, #0
 8023756:	dd09      	ble.n	802376c <_vfprintf_r+0xfc4>
 8023758:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 802375a:	3301      	adds	r3, #1
 802375c:	443e      	add	r6, r7
 802375e:	2b07      	cmp	r3, #7
 8023760:	e9c4 8700 	strd	r8, r7, [r4]
 8023764:	9624      	str	r6, [sp, #144]	; 0x90
 8023766:	9323      	str	r3, [sp, #140]	; 0x8c
 8023768:	dc75      	bgt.n	8023856 <_vfprintf_r+0x10ae>
 802376a:	3408      	adds	r4, #8
 802376c:	2f00      	cmp	r7, #0
 802376e:	bfac      	ite	ge
 8023770:	1bee      	subge	r6, r5, r7
 8023772:	462e      	movlt	r6, r5
 8023774:	2e00      	cmp	r6, #0
 8023776:	dd18      	ble.n	80237aa <_vfprintf_r+0x1002>
 8023778:	4f98      	ldr	r7, [pc, #608]	; (80239dc <_vfprintf_r+0x1234>)
 802377a:	6027      	str	r7, [r4, #0]
 802377c:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8023780:	2e10      	cmp	r6, #16
 8023782:	f103 0301 	add.w	r3, r3, #1
 8023786:	f104 0108 	add.w	r1, r4, #8
 802378a:	dc6e      	bgt.n	802386a <_vfprintf_r+0x10c2>
 802378c:	6066      	str	r6, [r4, #4]
 802378e:	2b07      	cmp	r3, #7
 8023790:	4416      	add	r6, r2
 8023792:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8023796:	dd7b      	ble.n	8023890 <_vfprintf_r+0x10e8>
 8023798:	aa22      	add	r2, sp, #136	; 0x88
 802379a:	4649      	mov	r1, r9
 802379c:	4650      	mov	r0, sl
 802379e:	f002 fdbf 	bl	8026320 <__sprint_r>
 80237a2:	2800      	cmp	r0, #0
 80237a4:	f040 81d4 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 80237a8:	ac25      	add	r4, sp, #148	; 0x94
 80237aa:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 80237ae:	4445      	add	r5, r8
 80237b0:	d00a      	beq.n	80237c8 <_vfprintf_r+0x1020>
 80237b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80237b4:	2b00      	cmp	r3, #0
 80237b6:	d16d      	bne.n	8023894 <_vfprintf_r+0x10ec>
 80237b8:	9b08      	ldr	r3, [sp, #32]
 80237ba:	2b00      	cmp	r3, #0
 80237bc:	d16d      	bne.n	802389a <_vfprintf_r+0x10f2>
 80237be:	9b05      	ldr	r3, [sp, #20]
 80237c0:	4443      	add	r3, r8
 80237c2:	429d      	cmp	r5, r3
 80237c4:	bf28      	it	cs
 80237c6:	461d      	movcs	r5, r3
 80237c8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80237ca:	9a05      	ldr	r2, [sp, #20]
 80237cc:	4293      	cmp	r3, r2
 80237ce:	db02      	blt.n	80237d6 <_vfprintf_r+0x102e>
 80237d0:	f01b 0f01 	tst.w	fp, #1
 80237d4:	d00e      	beq.n	80237f4 <_vfprintf_r+0x104c>
 80237d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80237d8:	6023      	str	r3, [r4, #0]
 80237da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80237dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80237de:	6063      	str	r3, [r4, #4]
 80237e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80237e2:	4413      	add	r3, r2
 80237e4:	9324      	str	r3, [sp, #144]	; 0x90
 80237e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80237e8:	3301      	adds	r3, #1
 80237ea:	2b07      	cmp	r3, #7
 80237ec:	9323      	str	r3, [sp, #140]	; 0x8c
 80237ee:	f300 80cf 	bgt.w	8023990 <_vfprintf_r+0x11e8>
 80237f2:	3408      	adds	r4, #8
 80237f4:	9b05      	ldr	r3, [sp, #20]
 80237f6:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 80237f8:	eb08 0203 	add.w	r2, r8, r3
 80237fc:	1b9e      	subs	r6, r3, r6
 80237fe:	1b52      	subs	r2, r2, r5
 8023800:	4296      	cmp	r6, r2
 8023802:	bfa8      	it	ge
 8023804:	4616      	movge	r6, r2
 8023806:	2e00      	cmp	r6, #0
 8023808:	dd0b      	ble.n	8023822 <_vfprintf_r+0x107a>
 802380a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 802380c:	4433      	add	r3, r6
 802380e:	9324      	str	r3, [sp, #144]	; 0x90
 8023810:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8023812:	3301      	adds	r3, #1
 8023814:	2b07      	cmp	r3, #7
 8023816:	e9c4 5600 	strd	r5, r6, [r4]
 802381a:	9323      	str	r3, [sp, #140]	; 0x8c
 802381c:	f300 80c2 	bgt.w	80239a4 <_vfprintf_r+0x11fc>
 8023820:	3408      	adds	r4, #8
 8023822:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8023824:	9b05      	ldr	r3, [sp, #20]
 8023826:	2e00      	cmp	r6, #0
 8023828:	eba3 0505 	sub.w	r5, r3, r5
 802382c:	bfa8      	it	ge
 802382e:	1bad      	subge	r5, r5, r6
 8023830:	2d00      	cmp	r5, #0
 8023832:	f77f abed 	ble.w	8023010 <_vfprintf_r+0x868>
 8023836:	4e69      	ldr	r6, [pc, #420]	; (80239dc <_vfprintf_r+0x1234>)
 8023838:	2710      	movs	r7, #16
 802383a:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 802383e:	2d10      	cmp	r5, #16
 8023840:	f103 0301 	add.w	r3, r3, #1
 8023844:	f104 0108 	add.w	r1, r4, #8
 8023848:	6026      	str	r6, [r4, #0]
 802384a:	f300 80b5 	bgt.w	80239b8 <_vfprintf_r+0x1210>
 802384e:	6065      	str	r5, [r4, #4]
 8023850:	4415      	add	r5, r2
 8023852:	9524      	str	r5, [sp, #144]	; 0x90
 8023854:	e6cf      	b.n	80235f6 <_vfprintf_r+0xe4e>
 8023856:	aa22      	add	r2, sp, #136	; 0x88
 8023858:	4649      	mov	r1, r9
 802385a:	4650      	mov	r0, sl
 802385c:	f002 fd60 	bl	8026320 <__sprint_r>
 8023860:	2800      	cmp	r0, #0
 8023862:	f040 8175 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023866:	ac25      	add	r4, sp, #148	; 0x94
 8023868:	e780      	b.n	802376c <_vfprintf_r+0xfc4>
 802386a:	2010      	movs	r0, #16
 802386c:	4402      	add	r2, r0
 802386e:	2b07      	cmp	r3, #7
 8023870:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8023874:	6060      	str	r0, [r4, #4]
 8023876:	dd08      	ble.n	802388a <_vfprintf_r+0x10e2>
 8023878:	aa22      	add	r2, sp, #136	; 0x88
 802387a:	4649      	mov	r1, r9
 802387c:	4650      	mov	r0, sl
 802387e:	f002 fd4f 	bl	8026320 <__sprint_r>
 8023882:	2800      	cmp	r0, #0
 8023884:	f040 8164 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023888:	a925      	add	r1, sp, #148	; 0x94
 802388a:	3e10      	subs	r6, #16
 802388c:	460c      	mov	r4, r1
 802388e:	e774      	b.n	802377a <_vfprintf_r+0xfd2>
 8023890:	460c      	mov	r4, r1
 8023892:	e78a      	b.n	80237aa <_vfprintf_r+0x1002>
 8023894:	9b08      	ldr	r3, [sp, #32]
 8023896:	2b00      	cmp	r3, #0
 8023898:	d04a      	beq.n	8023930 <_vfprintf_r+0x1188>
 802389a:	9b08      	ldr	r3, [sp, #32]
 802389c:	3b01      	subs	r3, #1
 802389e:	9308      	str	r3, [sp, #32]
 80238a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80238a2:	6023      	str	r3, [r4, #0]
 80238a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80238a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80238a8:	6063      	str	r3, [r4, #4]
 80238aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80238ac:	4413      	add	r3, r2
 80238ae:	9324      	str	r3, [sp, #144]	; 0x90
 80238b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80238b2:	3301      	adds	r3, #1
 80238b4:	2b07      	cmp	r3, #7
 80238b6:	9323      	str	r3, [sp, #140]	; 0x8c
 80238b8:	dc41      	bgt.n	802393e <_vfprintf_r+0x1196>
 80238ba:	3408      	adds	r4, #8
 80238bc:	9b05      	ldr	r3, [sp, #20]
 80238be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80238c0:	eb08 0703 	add.w	r7, r8, r3
 80238c4:	1b7b      	subs	r3, r7, r5
 80238c6:	7817      	ldrb	r7, [r2, #0]
 80238c8:	429f      	cmp	r7, r3
 80238ca:	bfa8      	it	ge
 80238cc:	461f      	movge	r7, r3
 80238ce:	2f00      	cmp	r7, #0
 80238d0:	dd0a      	ble.n	80238e8 <_vfprintf_r+0x1140>
 80238d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80238d4:	443b      	add	r3, r7
 80238d6:	9324      	str	r3, [sp, #144]	; 0x90
 80238d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80238da:	3301      	adds	r3, #1
 80238dc:	2b07      	cmp	r3, #7
 80238de:	e9c4 5700 	strd	r5, r7, [r4]
 80238e2:	9323      	str	r3, [sp, #140]	; 0x8c
 80238e4:	dc35      	bgt.n	8023952 <_vfprintf_r+0x11aa>
 80238e6:	3408      	adds	r4, #8
 80238e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80238ea:	781e      	ldrb	r6, [r3, #0]
 80238ec:	2f00      	cmp	r7, #0
 80238ee:	bfa8      	it	ge
 80238f0:	1bf6      	subge	r6, r6, r7
 80238f2:	2e00      	cmp	r6, #0
 80238f4:	dd18      	ble.n	8023928 <_vfprintf_r+0x1180>
 80238f6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80238fa:	4838      	ldr	r0, [pc, #224]	; (80239dc <_vfprintf_r+0x1234>)
 80238fc:	6020      	str	r0, [r4, #0]
 80238fe:	2e10      	cmp	r6, #16
 8023900:	f103 0301 	add.w	r3, r3, #1
 8023904:	f104 0108 	add.w	r1, r4, #8
 8023908:	dc2d      	bgt.n	8023966 <_vfprintf_r+0x11be>
 802390a:	6066      	str	r6, [r4, #4]
 802390c:	2b07      	cmp	r3, #7
 802390e:	4416      	add	r6, r2
 8023910:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8023914:	dd3a      	ble.n	802398c <_vfprintf_r+0x11e4>
 8023916:	aa22      	add	r2, sp, #136	; 0x88
 8023918:	4649      	mov	r1, r9
 802391a:	4650      	mov	r0, sl
 802391c:	f002 fd00 	bl	8026320 <__sprint_r>
 8023920:	2800      	cmp	r0, #0
 8023922:	f040 8115 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023926:	ac25      	add	r4, sp, #148	; 0x94
 8023928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802392a:	781b      	ldrb	r3, [r3, #0]
 802392c:	441d      	add	r5, r3
 802392e:	e740      	b.n	80237b2 <_vfprintf_r+0x100a>
 8023930:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8023932:	3b01      	subs	r3, #1
 8023934:	930a      	str	r3, [sp, #40]	; 0x28
 8023936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023938:	3b01      	subs	r3, #1
 802393a:	9309      	str	r3, [sp, #36]	; 0x24
 802393c:	e7b0      	b.n	80238a0 <_vfprintf_r+0x10f8>
 802393e:	aa22      	add	r2, sp, #136	; 0x88
 8023940:	4649      	mov	r1, r9
 8023942:	4650      	mov	r0, sl
 8023944:	f002 fcec 	bl	8026320 <__sprint_r>
 8023948:	2800      	cmp	r0, #0
 802394a:	f040 8101 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 802394e:	ac25      	add	r4, sp, #148	; 0x94
 8023950:	e7b4      	b.n	80238bc <_vfprintf_r+0x1114>
 8023952:	aa22      	add	r2, sp, #136	; 0x88
 8023954:	4649      	mov	r1, r9
 8023956:	4650      	mov	r0, sl
 8023958:	f002 fce2 	bl	8026320 <__sprint_r>
 802395c:	2800      	cmp	r0, #0
 802395e:	f040 80f7 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023962:	ac25      	add	r4, sp, #148	; 0x94
 8023964:	e7c0      	b.n	80238e8 <_vfprintf_r+0x1140>
 8023966:	2010      	movs	r0, #16
 8023968:	4402      	add	r2, r0
 802396a:	2b07      	cmp	r3, #7
 802396c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8023970:	6060      	str	r0, [r4, #4]
 8023972:	dd08      	ble.n	8023986 <_vfprintf_r+0x11de>
 8023974:	aa22      	add	r2, sp, #136	; 0x88
 8023976:	4649      	mov	r1, r9
 8023978:	4650      	mov	r0, sl
 802397a:	f002 fcd1 	bl	8026320 <__sprint_r>
 802397e:	2800      	cmp	r0, #0
 8023980:	f040 80e6 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023984:	a925      	add	r1, sp, #148	; 0x94
 8023986:	3e10      	subs	r6, #16
 8023988:	460c      	mov	r4, r1
 802398a:	e7b4      	b.n	80238f6 <_vfprintf_r+0x114e>
 802398c:	460c      	mov	r4, r1
 802398e:	e7cb      	b.n	8023928 <_vfprintf_r+0x1180>
 8023990:	aa22      	add	r2, sp, #136	; 0x88
 8023992:	4649      	mov	r1, r9
 8023994:	4650      	mov	r0, sl
 8023996:	f002 fcc3 	bl	8026320 <__sprint_r>
 802399a:	2800      	cmp	r0, #0
 802399c:	f040 80d8 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 80239a0:	ac25      	add	r4, sp, #148	; 0x94
 80239a2:	e727      	b.n	80237f4 <_vfprintf_r+0x104c>
 80239a4:	aa22      	add	r2, sp, #136	; 0x88
 80239a6:	4649      	mov	r1, r9
 80239a8:	4650      	mov	r0, sl
 80239aa:	f002 fcb9 	bl	8026320 <__sprint_r>
 80239ae:	2800      	cmp	r0, #0
 80239b0:	f040 80ce 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 80239b4:	ac25      	add	r4, sp, #148	; 0x94
 80239b6:	e734      	b.n	8023822 <_vfprintf_r+0x107a>
 80239b8:	3210      	adds	r2, #16
 80239ba:	2b07      	cmp	r3, #7
 80239bc:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80239c0:	6067      	str	r7, [r4, #4]
 80239c2:	dd08      	ble.n	80239d6 <_vfprintf_r+0x122e>
 80239c4:	aa22      	add	r2, sp, #136	; 0x88
 80239c6:	4649      	mov	r1, r9
 80239c8:	4650      	mov	r0, sl
 80239ca:	f002 fca9 	bl	8026320 <__sprint_r>
 80239ce:	2800      	cmp	r0, #0
 80239d0:	f040 80be 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 80239d4:	a925      	add	r1, sp, #148	; 0x94
 80239d6:	3d10      	subs	r5, #16
 80239d8:	460c      	mov	r4, r1
 80239da:	e72e      	b.n	802383a <_vfprintf_r+0x1092>
 80239dc:	08072f40 	.word	0x08072f40
 80239e0:	9a05      	ldr	r2, [sp, #20]
 80239e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80239e4:	2a01      	cmp	r2, #1
 80239e6:	f106 0601 	add.w	r6, r6, #1
 80239ea:	f103 0301 	add.w	r3, r3, #1
 80239ee:	f104 0508 	add.w	r5, r4, #8
 80239f2:	dc02      	bgt.n	80239fa <_vfprintf_r+0x1252>
 80239f4:	f01b 0f01 	tst.w	fp, #1
 80239f8:	d07e      	beq.n	8023af8 <_vfprintf_r+0x1350>
 80239fa:	2201      	movs	r2, #1
 80239fc:	2b07      	cmp	r3, #7
 80239fe:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8023a02:	f8c4 8000 	str.w	r8, [r4]
 8023a06:	6062      	str	r2, [r4, #4]
 8023a08:	dd08      	ble.n	8023a1c <_vfprintf_r+0x1274>
 8023a0a:	aa22      	add	r2, sp, #136	; 0x88
 8023a0c:	4649      	mov	r1, r9
 8023a0e:	4650      	mov	r0, sl
 8023a10:	f002 fc86 	bl	8026320 <__sprint_r>
 8023a14:	2800      	cmp	r0, #0
 8023a16:	f040 809b 	bne.w	8023b50 <_vfprintf_r+0x13a8>
 8023a1a:	ad25      	add	r5, sp, #148	; 0x94
 8023a1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8023a1e:	602b      	str	r3, [r5, #0]
 8023a20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8023a22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8023a24:	606b      	str	r3, [r5, #4]
 8023a26:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8023a28:	4413      	add	r3, r2
 8023a2a:	9324      	str	r3, [sp, #144]	; 0x90
 8023a2c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8023a2e:	3301      	adds	r3, #1
 8023a30:	2b07      	cmp	r3, #7
 8023a32:	9323      	str	r3, [sp, #140]	; 0x8c
 8023a34:	dc32      	bgt.n	8023a9c <_vfprintf_r+0x12f4>
 8023a36:	3508      	adds	r5, #8
 8023a38:	9b05      	ldr	r3, [sp, #20]
 8023a3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8023a3e:	1e5c      	subs	r4, r3, #1
 8023a40:	2200      	movs	r2, #0
 8023a42:	2300      	movs	r3, #0
 8023a44:	f7dd f850 	bl	8000ae8 <__aeabi_dcmpeq>
 8023a48:	2800      	cmp	r0, #0
 8023a4a:	d130      	bne.n	8023aae <_vfprintf_r+0x1306>
 8023a4c:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8023a4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8023a50:	9a05      	ldr	r2, [sp, #20]
 8023a52:	3101      	adds	r1, #1
 8023a54:	3b01      	subs	r3, #1
 8023a56:	f108 0001 	add.w	r0, r8, #1
 8023a5a:	4413      	add	r3, r2
 8023a5c:	2907      	cmp	r1, #7
 8023a5e:	e9c5 0400 	strd	r0, r4, [r5]
 8023a62:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 8023a66:	dd50      	ble.n	8023b0a <_vfprintf_r+0x1362>
 8023a68:	aa22      	add	r2, sp, #136	; 0x88
 8023a6a:	4649      	mov	r1, r9
 8023a6c:	4650      	mov	r0, sl
 8023a6e:	f002 fc57 	bl	8026320 <__sprint_r>
 8023a72:	2800      	cmp	r0, #0
 8023a74:	d16c      	bne.n	8023b50 <_vfprintf_r+0x13a8>
 8023a76:	ad25      	add	r5, sp, #148	; 0x94
 8023a78:	ab1e      	add	r3, sp, #120	; 0x78
 8023a7a:	602b      	str	r3, [r5, #0]
 8023a7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8023a7e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8023a80:	606b      	str	r3, [r5, #4]
 8023a82:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8023a84:	4413      	add	r3, r2
 8023a86:	9324      	str	r3, [sp, #144]	; 0x90
 8023a88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8023a8a:	3301      	adds	r3, #1
 8023a8c:	2b07      	cmp	r3, #7
 8023a8e:	9323      	str	r3, [sp, #140]	; 0x8c
 8023a90:	f73f adb5 	bgt.w	80235fe <_vfprintf_r+0xe56>
 8023a94:	f105 0408 	add.w	r4, r5, #8
 8023a98:	f7ff baba 	b.w	8023010 <_vfprintf_r+0x868>
 8023a9c:	aa22      	add	r2, sp, #136	; 0x88
 8023a9e:	4649      	mov	r1, r9
 8023aa0:	4650      	mov	r0, sl
 8023aa2:	f002 fc3d 	bl	8026320 <__sprint_r>
 8023aa6:	2800      	cmp	r0, #0
 8023aa8:	d152      	bne.n	8023b50 <_vfprintf_r+0x13a8>
 8023aaa:	ad25      	add	r5, sp, #148	; 0x94
 8023aac:	e7c4      	b.n	8023a38 <_vfprintf_r+0x1290>
 8023aae:	2c00      	cmp	r4, #0
 8023ab0:	dde2      	ble.n	8023a78 <_vfprintf_r+0x12d0>
 8023ab2:	4e58      	ldr	r6, [pc, #352]	; (8023c14 <_vfprintf_r+0x146c>)
 8023ab4:	2710      	movs	r7, #16
 8023ab6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8023aba:	2c10      	cmp	r4, #16
 8023abc:	f103 0301 	add.w	r3, r3, #1
 8023ac0:	f105 0108 	add.w	r1, r5, #8
 8023ac4:	602e      	str	r6, [r5, #0]
 8023ac6:	dc07      	bgt.n	8023ad8 <_vfprintf_r+0x1330>
 8023ac8:	606c      	str	r4, [r5, #4]
 8023aca:	2b07      	cmp	r3, #7
 8023acc:	4414      	add	r4, r2
 8023ace:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 8023ad2:	dcc9      	bgt.n	8023a68 <_vfprintf_r+0x12c0>
 8023ad4:	460d      	mov	r5, r1
 8023ad6:	e7cf      	b.n	8023a78 <_vfprintf_r+0x12d0>
 8023ad8:	3210      	adds	r2, #16
 8023ada:	2b07      	cmp	r3, #7
 8023adc:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8023ae0:	606f      	str	r7, [r5, #4]
 8023ae2:	dd06      	ble.n	8023af2 <_vfprintf_r+0x134a>
 8023ae4:	aa22      	add	r2, sp, #136	; 0x88
 8023ae6:	4649      	mov	r1, r9
 8023ae8:	4650      	mov	r0, sl
 8023aea:	f002 fc19 	bl	8026320 <__sprint_r>
 8023aee:	bb78      	cbnz	r0, 8023b50 <_vfprintf_r+0x13a8>
 8023af0:	a925      	add	r1, sp, #148	; 0x94
 8023af2:	3c10      	subs	r4, #16
 8023af4:	460d      	mov	r5, r1
 8023af6:	e7de      	b.n	8023ab6 <_vfprintf_r+0x130e>
 8023af8:	2201      	movs	r2, #1
 8023afa:	2b07      	cmp	r3, #7
 8023afc:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8023b00:	f8c4 8000 	str.w	r8, [r4]
 8023b04:	6062      	str	r2, [r4, #4]
 8023b06:	ddb7      	ble.n	8023a78 <_vfprintf_r+0x12d0>
 8023b08:	e7ae      	b.n	8023a68 <_vfprintf_r+0x12c0>
 8023b0a:	3508      	adds	r5, #8
 8023b0c:	e7b4      	b.n	8023a78 <_vfprintf_r+0x12d0>
 8023b0e:	460c      	mov	r4, r1
 8023b10:	f7ff ba7e 	b.w	8023010 <_vfprintf_r+0x868>
 8023b14:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8023b18:	1a9d      	subs	r5, r3, r2
 8023b1a:	2d00      	cmp	r5, #0
 8023b1c:	f77f aa7c 	ble.w	8023018 <_vfprintf_r+0x870>
 8023b20:	4e3d      	ldr	r6, [pc, #244]	; (8023c18 <_vfprintf_r+0x1470>)
 8023b22:	2710      	movs	r7, #16
 8023b24:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8023b28:	2d10      	cmp	r5, #16
 8023b2a:	f103 0301 	add.w	r3, r3, #1
 8023b2e:	6026      	str	r6, [r4, #0]
 8023b30:	dc18      	bgt.n	8023b64 <_vfprintf_r+0x13bc>
 8023b32:	6065      	str	r5, [r4, #4]
 8023b34:	2b07      	cmp	r3, #7
 8023b36:	4415      	add	r5, r2
 8023b38:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8023b3c:	f77f aa6c 	ble.w	8023018 <_vfprintf_r+0x870>
 8023b40:	aa22      	add	r2, sp, #136	; 0x88
 8023b42:	4649      	mov	r1, r9
 8023b44:	4650      	mov	r0, sl
 8023b46:	f002 fbeb 	bl	8026320 <__sprint_r>
 8023b4a:	2800      	cmp	r0, #0
 8023b4c:	f43f aa64 	beq.w	8023018 <_vfprintf_r+0x870>
 8023b50:	9b03      	ldr	r3, [sp, #12]
 8023b52:	2b00      	cmp	r3, #0
 8023b54:	f43f a879 	beq.w	8022c4a <_vfprintf_r+0x4a2>
 8023b58:	4619      	mov	r1, r3
 8023b5a:	4650      	mov	r0, sl
 8023b5c:	f001 f8fa 	bl	8024d54 <_free_r>
 8023b60:	f7ff b873 	b.w	8022c4a <_vfprintf_r+0x4a2>
 8023b64:	3210      	adds	r2, #16
 8023b66:	2b07      	cmp	r3, #7
 8023b68:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8023b6c:	6067      	str	r7, [r4, #4]
 8023b6e:	dc02      	bgt.n	8023b76 <_vfprintf_r+0x13ce>
 8023b70:	3408      	adds	r4, #8
 8023b72:	3d10      	subs	r5, #16
 8023b74:	e7d6      	b.n	8023b24 <_vfprintf_r+0x137c>
 8023b76:	aa22      	add	r2, sp, #136	; 0x88
 8023b78:	4649      	mov	r1, r9
 8023b7a:	4650      	mov	r0, sl
 8023b7c:	f002 fbd0 	bl	8026320 <__sprint_r>
 8023b80:	2800      	cmp	r0, #0
 8023b82:	d1e5      	bne.n	8023b50 <_vfprintf_r+0x13a8>
 8023b84:	ac25      	add	r4, sp, #148	; 0x94
 8023b86:	e7f4      	b.n	8023b72 <_vfprintf_r+0x13ca>
 8023b88:	9903      	ldr	r1, [sp, #12]
 8023b8a:	4650      	mov	r0, sl
 8023b8c:	f001 f8e2 	bl	8024d54 <_free_r>
 8023b90:	f7ff ba5a 	b.w	8023048 <_vfprintf_r+0x8a0>
 8023b94:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8023b96:	b91b      	cbnz	r3, 8023ba0 <_vfprintf_r+0x13f8>
 8023b98:	2300      	movs	r3, #0
 8023b9a:	9323      	str	r3, [sp, #140]	; 0x8c
 8023b9c:	f7ff b855 	b.w	8022c4a <_vfprintf_r+0x4a2>
 8023ba0:	aa22      	add	r2, sp, #136	; 0x88
 8023ba2:	4649      	mov	r1, r9
 8023ba4:	4650      	mov	r0, sl
 8023ba6:	f002 fbbb 	bl	8026320 <__sprint_r>
 8023baa:	2800      	cmp	r0, #0
 8023bac:	d0f4      	beq.n	8023b98 <_vfprintf_r+0x13f0>
 8023bae:	f7ff b84c 	b.w	8022c4a <_vfprintf_r+0x4a2>
 8023bb2:	ea56 0205 	orrs.w	r2, r6, r5
 8023bb6:	465f      	mov	r7, fp
 8023bb8:	f43f ab70 	beq.w	802329c <_vfprintf_r+0xaf4>
 8023bbc:	2b01      	cmp	r3, #1
 8023bbe:	f43f ac0d 	beq.w	80233dc <_vfprintf_r+0xc34>
 8023bc2:	2b02      	cmp	r3, #2
 8023bc4:	f50d 789c 	add.w	r8, sp, #312	; 0x138
 8023bc8:	f43f ac54 	beq.w	8023474 <_vfprintf_r+0xccc>
 8023bcc:	f006 0307 	and.w	r3, r6, #7
 8023bd0:	08f6      	lsrs	r6, r6, #3
 8023bd2:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 8023bd6:	08ed      	lsrs	r5, r5, #3
 8023bd8:	3330      	adds	r3, #48	; 0x30
 8023bda:	ea56 0105 	orrs.w	r1, r6, r5
 8023bde:	4642      	mov	r2, r8
 8023be0:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8023be4:	d1f2      	bne.n	8023bcc <_vfprintf_r+0x1424>
 8023be6:	07f8      	lsls	r0, r7, #31
 8023be8:	d506      	bpl.n	8023bf8 <_vfprintf_r+0x1450>
 8023bea:	2b30      	cmp	r3, #48	; 0x30
 8023bec:	d004      	beq.n	8023bf8 <_vfprintf_r+0x1450>
 8023bee:	2330      	movs	r3, #48	; 0x30
 8023bf0:	f808 3c01 	strb.w	r3, [r8, #-1]
 8023bf4:	f1a2 0802 	sub.w	r8, r2, #2
 8023bf8:	ab4e      	add	r3, sp, #312	; 0x138
 8023bfa:	eba3 0308 	sub.w	r3, r3, r8
 8023bfe:	9e04      	ldr	r6, [sp, #16]
 8023c00:	9304      	str	r3, [sp, #16]
 8023c02:	2300      	movs	r3, #0
 8023c04:	46bb      	mov	fp, r7
 8023c06:	9303      	str	r3, [sp, #12]
 8023c08:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8023c0c:	461d      	mov	r5, r3
 8023c0e:	f7ff b945 	b.w	8022e9c <_vfprintf_r+0x6f4>
 8023c12:	bf00      	nop
 8023c14:	08072f40 	.word	0x08072f40
 8023c18:	08072f30 	.word	0x08072f30

08023c1c <__sbprintf>:
 8023c1c:	b570      	push	{r4, r5, r6, lr}
 8023c1e:	460c      	mov	r4, r1
 8023c20:	8989      	ldrh	r1, [r1, #12]
 8023c22:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8023c26:	f021 0102 	bic.w	r1, r1, #2
 8023c2a:	f8ad 1014 	strh.w	r1, [sp, #20]
 8023c2e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8023c30:	911b      	str	r1, [sp, #108]	; 0x6c
 8023c32:	89e1      	ldrh	r1, [r4, #14]
 8023c34:	f8ad 1016 	strh.w	r1, [sp, #22]
 8023c38:	69e1      	ldr	r1, [r4, #28]
 8023c3a:	9109      	str	r1, [sp, #36]	; 0x24
 8023c3c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8023c3e:	910b      	str	r1, [sp, #44]	; 0x2c
 8023c40:	a91c      	add	r1, sp, #112	; 0x70
 8023c42:	9102      	str	r1, [sp, #8]
 8023c44:	9106      	str	r1, [sp, #24]
 8023c46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8023c4a:	4606      	mov	r6, r0
 8023c4c:	9104      	str	r1, [sp, #16]
 8023c4e:	9107      	str	r1, [sp, #28]
 8023c50:	a818      	add	r0, sp, #96	; 0x60
 8023c52:	2100      	movs	r1, #0
 8023c54:	e9cd 3200 	strd	r3, r2, [sp]
 8023c58:	9108      	str	r1, [sp, #32]
 8023c5a:	f001 faa9 	bl	80251b0 <__retarget_lock_init_recursive>
 8023c5e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8023c62:	a902      	add	r1, sp, #8
 8023c64:	4630      	mov	r0, r6
 8023c66:	f7fe fd9f 	bl	80227a8 <_vfprintf_r>
 8023c6a:	1e05      	subs	r5, r0, #0
 8023c6c:	db07      	blt.n	8023c7e <__sbprintf+0x62>
 8023c6e:	a902      	add	r1, sp, #8
 8023c70:	4630      	mov	r0, r6
 8023c72:	f000 ff73 	bl	8024b5c <_fflush_r>
 8023c76:	2800      	cmp	r0, #0
 8023c78:	bf18      	it	ne
 8023c7a:	f04f 35ff 	movne.w	r5, #4294967295
 8023c7e:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8023c82:	9818      	ldr	r0, [sp, #96]	; 0x60
 8023c84:	065b      	lsls	r3, r3, #25
 8023c86:	bf42      	ittt	mi
 8023c88:	89a3      	ldrhmi	r3, [r4, #12]
 8023c8a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8023c8e:	81a3      	strhmi	r3, [r4, #12]
 8023c90:	f001 fa8f 	bl	80251b2 <__retarget_lock_close_recursive>
 8023c94:	4628      	mov	r0, r5
 8023c96:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 8023c9a:	bd70      	pop	{r4, r5, r6, pc}

08023c9c <__swsetup_r>:
 8023c9c:	b538      	push	{r3, r4, r5, lr}
 8023c9e:	4b2a      	ldr	r3, [pc, #168]	; (8023d48 <__swsetup_r+0xac>)
 8023ca0:	4605      	mov	r5, r0
 8023ca2:	6818      	ldr	r0, [r3, #0]
 8023ca4:	460c      	mov	r4, r1
 8023ca6:	b118      	cbz	r0, 8023cb0 <__swsetup_r+0x14>
 8023ca8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8023caa:	b90b      	cbnz	r3, 8023cb0 <__swsetup_r+0x14>
 8023cac:	f000 ffc2 	bl	8024c34 <__sinit>
 8023cb0:	89a3      	ldrh	r3, [r4, #12]
 8023cb2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8023cb6:	0718      	lsls	r0, r3, #28
 8023cb8:	d422      	bmi.n	8023d00 <__swsetup_r+0x64>
 8023cba:	06d9      	lsls	r1, r3, #27
 8023cbc:	d407      	bmi.n	8023cce <__swsetup_r+0x32>
 8023cbe:	2309      	movs	r3, #9
 8023cc0:	602b      	str	r3, [r5, #0]
 8023cc2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8023cc6:	81a3      	strh	r3, [r4, #12]
 8023cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8023ccc:	e034      	b.n	8023d38 <__swsetup_r+0x9c>
 8023cce:	0758      	lsls	r0, r3, #29
 8023cd0:	d512      	bpl.n	8023cf8 <__swsetup_r+0x5c>
 8023cd2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8023cd4:	b141      	cbz	r1, 8023ce8 <__swsetup_r+0x4c>
 8023cd6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8023cda:	4299      	cmp	r1, r3
 8023cdc:	d002      	beq.n	8023ce4 <__swsetup_r+0x48>
 8023cde:	4628      	mov	r0, r5
 8023ce0:	f001 f838 	bl	8024d54 <_free_r>
 8023ce4:	2300      	movs	r3, #0
 8023ce6:	6323      	str	r3, [r4, #48]	; 0x30
 8023ce8:	89a3      	ldrh	r3, [r4, #12]
 8023cea:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8023cee:	81a3      	strh	r3, [r4, #12]
 8023cf0:	2300      	movs	r3, #0
 8023cf2:	6063      	str	r3, [r4, #4]
 8023cf4:	6923      	ldr	r3, [r4, #16]
 8023cf6:	6023      	str	r3, [r4, #0]
 8023cf8:	89a3      	ldrh	r3, [r4, #12]
 8023cfa:	f043 0308 	orr.w	r3, r3, #8
 8023cfe:	81a3      	strh	r3, [r4, #12]
 8023d00:	6923      	ldr	r3, [r4, #16]
 8023d02:	b94b      	cbnz	r3, 8023d18 <__swsetup_r+0x7c>
 8023d04:	89a3      	ldrh	r3, [r4, #12]
 8023d06:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8023d0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8023d0e:	d003      	beq.n	8023d18 <__swsetup_r+0x7c>
 8023d10:	4621      	mov	r1, r4
 8023d12:	4628      	mov	r0, r5
 8023d14:	f001 fa7c 	bl	8025210 <__smakebuf_r>
 8023d18:	89a0      	ldrh	r0, [r4, #12]
 8023d1a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8023d1e:	f010 0301 	ands.w	r3, r0, #1
 8023d22:	d00a      	beq.n	8023d3a <__swsetup_r+0x9e>
 8023d24:	2300      	movs	r3, #0
 8023d26:	60a3      	str	r3, [r4, #8]
 8023d28:	6963      	ldr	r3, [r4, #20]
 8023d2a:	425b      	negs	r3, r3
 8023d2c:	61a3      	str	r3, [r4, #24]
 8023d2e:	6923      	ldr	r3, [r4, #16]
 8023d30:	b943      	cbnz	r3, 8023d44 <__swsetup_r+0xa8>
 8023d32:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8023d36:	d1c4      	bne.n	8023cc2 <__swsetup_r+0x26>
 8023d38:	bd38      	pop	{r3, r4, r5, pc}
 8023d3a:	0781      	lsls	r1, r0, #30
 8023d3c:	bf58      	it	pl
 8023d3e:	6963      	ldrpl	r3, [r4, #20]
 8023d40:	60a3      	str	r3, [r4, #8]
 8023d42:	e7f4      	b.n	8023d2e <__swsetup_r+0x92>
 8023d44:	2000      	movs	r0, #0
 8023d46:	e7f7      	b.n	8023d38 <__swsetup_r+0x9c>
 8023d48:	200095a4 	.word	0x200095a4

08023d4c <register_fini>:
 8023d4c:	4b02      	ldr	r3, [pc, #8]	; (8023d58 <register_fini+0xc>)
 8023d4e:	b113      	cbz	r3, 8023d56 <register_fini+0xa>
 8023d50:	4802      	ldr	r0, [pc, #8]	; (8023d5c <register_fini+0x10>)
 8023d52:	f000 b805 	b.w	8023d60 <atexit>
 8023d56:	4770      	bx	lr
 8023d58:	00000000 	.word	0x00000000
 8023d5c:	08024c85 	.word	0x08024c85

08023d60 <atexit>:
 8023d60:	2300      	movs	r3, #0
 8023d62:	4601      	mov	r1, r0
 8023d64:	461a      	mov	r2, r3
 8023d66:	4618      	mov	r0, r3
 8023d68:	f002 bff4 	b.w	8026d54 <__register_exitproc>

08023d6c <quorem>:
 8023d6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023d70:	6903      	ldr	r3, [r0, #16]
 8023d72:	690c      	ldr	r4, [r1, #16]
 8023d74:	42a3      	cmp	r3, r4
 8023d76:	4607      	mov	r7, r0
 8023d78:	f2c0 8081 	blt.w	8023e7e <quorem+0x112>
 8023d7c:	3c01      	subs	r4, #1
 8023d7e:	f101 0814 	add.w	r8, r1, #20
 8023d82:	f100 0514 	add.w	r5, r0, #20
 8023d86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8023d8a:	9301      	str	r3, [sp, #4]
 8023d8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8023d90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8023d94:	3301      	adds	r3, #1
 8023d96:	429a      	cmp	r2, r3
 8023d98:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8023d9c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8023da0:	fbb2 f6f3 	udiv	r6, r2, r3
 8023da4:	d331      	bcc.n	8023e0a <quorem+0x9e>
 8023da6:	f04f 0e00 	mov.w	lr, #0
 8023daa:	4640      	mov	r0, r8
 8023dac:	46ac      	mov	ip, r5
 8023dae:	46f2      	mov	sl, lr
 8023db0:	f850 2b04 	ldr.w	r2, [r0], #4
 8023db4:	b293      	uxth	r3, r2
 8023db6:	fb06 e303 	mla	r3, r6, r3, lr
 8023dba:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8023dbe:	b29b      	uxth	r3, r3
 8023dc0:	ebaa 0303 	sub.w	r3, sl, r3
 8023dc4:	f8dc a000 	ldr.w	sl, [ip]
 8023dc8:	0c12      	lsrs	r2, r2, #16
 8023dca:	fa13 f38a 	uxtah	r3, r3, sl
 8023dce:	fb06 e202 	mla	r2, r6, r2, lr
 8023dd2:	9300      	str	r3, [sp, #0]
 8023dd4:	9b00      	ldr	r3, [sp, #0]
 8023dd6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8023dda:	b292      	uxth	r2, r2
 8023ddc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8023de0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8023de4:	f8bd 3000 	ldrh.w	r3, [sp]
 8023de8:	4581      	cmp	r9, r0
 8023dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8023dee:	f84c 3b04 	str.w	r3, [ip], #4
 8023df2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8023df6:	d2db      	bcs.n	8023db0 <quorem+0x44>
 8023df8:	f855 300b 	ldr.w	r3, [r5, fp]
 8023dfc:	b92b      	cbnz	r3, 8023e0a <quorem+0x9e>
 8023dfe:	9b01      	ldr	r3, [sp, #4]
 8023e00:	3b04      	subs	r3, #4
 8023e02:	429d      	cmp	r5, r3
 8023e04:	461a      	mov	r2, r3
 8023e06:	d32e      	bcc.n	8023e66 <quorem+0xfa>
 8023e08:	613c      	str	r4, [r7, #16]
 8023e0a:	4638      	mov	r0, r7
 8023e0c:	f001 febc 	bl	8025b88 <__mcmp>
 8023e10:	2800      	cmp	r0, #0
 8023e12:	db24      	blt.n	8023e5e <quorem+0xf2>
 8023e14:	3601      	adds	r6, #1
 8023e16:	4628      	mov	r0, r5
 8023e18:	f04f 0c00 	mov.w	ip, #0
 8023e1c:	f858 2b04 	ldr.w	r2, [r8], #4
 8023e20:	f8d0 e000 	ldr.w	lr, [r0]
 8023e24:	b293      	uxth	r3, r2
 8023e26:	ebac 0303 	sub.w	r3, ip, r3
 8023e2a:	0c12      	lsrs	r2, r2, #16
 8023e2c:	fa13 f38e 	uxtah	r3, r3, lr
 8023e30:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8023e34:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8023e38:	b29b      	uxth	r3, r3
 8023e3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8023e3e:	45c1      	cmp	r9, r8
 8023e40:	f840 3b04 	str.w	r3, [r0], #4
 8023e44:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8023e48:	d2e8      	bcs.n	8023e1c <quorem+0xb0>
 8023e4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8023e4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8023e52:	b922      	cbnz	r2, 8023e5e <quorem+0xf2>
 8023e54:	3b04      	subs	r3, #4
 8023e56:	429d      	cmp	r5, r3
 8023e58:	461a      	mov	r2, r3
 8023e5a:	d30a      	bcc.n	8023e72 <quorem+0x106>
 8023e5c:	613c      	str	r4, [r7, #16]
 8023e5e:	4630      	mov	r0, r6
 8023e60:	b003      	add	sp, #12
 8023e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023e66:	6812      	ldr	r2, [r2, #0]
 8023e68:	3b04      	subs	r3, #4
 8023e6a:	2a00      	cmp	r2, #0
 8023e6c:	d1cc      	bne.n	8023e08 <quorem+0x9c>
 8023e6e:	3c01      	subs	r4, #1
 8023e70:	e7c7      	b.n	8023e02 <quorem+0x96>
 8023e72:	6812      	ldr	r2, [r2, #0]
 8023e74:	3b04      	subs	r3, #4
 8023e76:	2a00      	cmp	r2, #0
 8023e78:	d1f0      	bne.n	8023e5c <quorem+0xf0>
 8023e7a:	3c01      	subs	r4, #1
 8023e7c:	e7eb      	b.n	8023e56 <quorem+0xea>
 8023e7e:	2000      	movs	r0, #0
 8023e80:	e7ee      	b.n	8023e60 <quorem+0xf4>
 8023e82:	0000      	movs	r0, r0
 8023e84:	0000      	movs	r0, r0
	...

08023e88 <_dtoa_r>:
 8023e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023e8c:	ed2d 8b04 	vpush	{d8-d9}
 8023e90:	b093      	sub	sp, #76	; 0x4c
 8023e92:	ec57 6b10 	vmov	r6, r7, d0
 8023e96:	9106      	str	r1, [sp, #24]
 8023e98:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8023e9a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8023e9c:	9209      	str	r2, [sp, #36]	; 0x24
 8023e9e:	ee10 aa10 	vmov	sl, s0
 8023ea2:	4604      	mov	r4, r0
 8023ea4:	930c      	str	r3, [sp, #48]	; 0x30
 8023ea6:	46bb      	mov	fp, r7
 8023ea8:	b141      	cbz	r1, 8023ebc <_dtoa_r+0x34>
 8023eaa:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8023eac:	604a      	str	r2, [r1, #4]
 8023eae:	2301      	movs	r3, #1
 8023eb0:	4093      	lsls	r3, r2
 8023eb2:	608b      	str	r3, [r1, #8]
 8023eb4:	f001 fc59 	bl	802576a <_Bfree>
 8023eb8:	2300      	movs	r3, #0
 8023eba:	6423      	str	r3, [r4, #64]	; 0x40
 8023ebc:	1e3b      	subs	r3, r7, #0
 8023ebe:	bfaa      	itet	ge
 8023ec0:	2300      	movge	r3, #0
 8023ec2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8023ec6:	602b      	strge	r3, [r5, #0]
 8023ec8:	4ba3      	ldr	r3, [pc, #652]	; (8024158 <_dtoa_r+0x2d0>)
 8023eca:	bfbc      	itt	lt
 8023ecc:	2201      	movlt	r2, #1
 8023ece:	602a      	strlt	r2, [r5, #0]
 8023ed0:	ea33 030b 	bics.w	r3, r3, fp
 8023ed4:	d11b      	bne.n	8023f0e <_dtoa_r+0x86>
 8023ed6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8023ed8:	f242 730f 	movw	r3, #9999	; 0x270f
 8023edc:	6013      	str	r3, [r2, #0]
 8023ede:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8023ee2:	4333      	orrs	r3, r6
 8023ee4:	f000 8590 	beq.w	8024a08 <_dtoa_r+0xb80>
 8023ee8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8023eea:	b90b      	cbnz	r3, 8023ef0 <_dtoa_r+0x68>
 8023eec:	4b9b      	ldr	r3, [pc, #620]	; (802415c <_dtoa_r+0x2d4>)
 8023eee:	e022      	b.n	8023f36 <_dtoa_r+0xae>
 8023ef0:	4b9a      	ldr	r3, [pc, #616]	; (802415c <_dtoa_r+0x2d4>)
 8023ef2:	9301      	str	r3, [sp, #4]
 8023ef4:	3303      	adds	r3, #3
 8023ef6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8023ef8:	6013      	str	r3, [r2, #0]
 8023efa:	9801      	ldr	r0, [sp, #4]
 8023efc:	b013      	add	sp, #76	; 0x4c
 8023efe:	ecbd 8b04 	vpop	{d8-d9}
 8023f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023f06:	4b96      	ldr	r3, [pc, #600]	; (8024160 <_dtoa_r+0x2d8>)
 8023f08:	9301      	str	r3, [sp, #4]
 8023f0a:	3308      	adds	r3, #8
 8023f0c:	e7f3      	b.n	8023ef6 <_dtoa_r+0x6e>
 8023f0e:	2200      	movs	r2, #0
 8023f10:	2300      	movs	r3, #0
 8023f12:	4650      	mov	r0, sl
 8023f14:	4659      	mov	r1, fp
 8023f16:	f7dc fde7 	bl	8000ae8 <__aeabi_dcmpeq>
 8023f1a:	ec4b ab19 	vmov	d9, sl, fp
 8023f1e:	4680      	mov	r8, r0
 8023f20:	b158      	cbz	r0, 8023f3a <_dtoa_r+0xb2>
 8023f22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8023f24:	2301      	movs	r3, #1
 8023f26:	6013      	str	r3, [r2, #0]
 8023f28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8023f2a:	2b00      	cmp	r3, #0
 8023f2c:	f000 8569 	beq.w	8024a02 <_dtoa_r+0xb7a>
 8023f30:	488c      	ldr	r0, [pc, #560]	; (8024164 <_dtoa_r+0x2dc>)
 8023f32:	6018      	str	r0, [r3, #0]
 8023f34:	1e43      	subs	r3, r0, #1
 8023f36:	9301      	str	r3, [sp, #4]
 8023f38:	e7df      	b.n	8023efa <_dtoa_r+0x72>
 8023f3a:	ec4b ab10 	vmov	d0, sl, fp
 8023f3e:	aa10      	add	r2, sp, #64	; 0x40
 8023f40:	a911      	add	r1, sp, #68	; 0x44
 8023f42:	4620      	mov	r0, r4
 8023f44:	f001 fec6 	bl	8025cd4 <__d2b>
 8023f48:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8023f4c:	ee08 0a10 	vmov	s16, r0
 8023f50:	2d00      	cmp	r5, #0
 8023f52:	f000 8082 	beq.w	802405a <_dtoa_r+0x1d2>
 8023f56:	ee19 3a90 	vmov	r3, s19
 8023f5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8023f5e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8023f62:	4656      	mov	r6, sl
 8023f64:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8023f68:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8023f6c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8023f70:	4b7d      	ldr	r3, [pc, #500]	; (8024168 <_dtoa_r+0x2e0>)
 8023f72:	2200      	movs	r2, #0
 8023f74:	4630      	mov	r0, r6
 8023f76:	4639      	mov	r1, r7
 8023f78:	f7dc f996 	bl	80002a8 <__aeabi_dsub>
 8023f7c:	a370      	add	r3, pc, #448	; (adr r3, 8024140 <_dtoa_r+0x2b8>)
 8023f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023f82:	f7dc fb49 	bl	8000618 <__aeabi_dmul>
 8023f86:	a370      	add	r3, pc, #448	; (adr r3, 8024148 <_dtoa_r+0x2c0>)
 8023f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023f8c:	f7dc f98e 	bl	80002ac <__adddf3>
 8023f90:	4606      	mov	r6, r0
 8023f92:	4628      	mov	r0, r5
 8023f94:	460f      	mov	r7, r1
 8023f96:	f7dc fad5 	bl	8000544 <__aeabi_i2d>
 8023f9a:	a36d      	add	r3, pc, #436	; (adr r3, 8024150 <_dtoa_r+0x2c8>)
 8023f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023fa0:	f7dc fb3a 	bl	8000618 <__aeabi_dmul>
 8023fa4:	4602      	mov	r2, r0
 8023fa6:	460b      	mov	r3, r1
 8023fa8:	4630      	mov	r0, r6
 8023faa:	4639      	mov	r1, r7
 8023fac:	f7dc f97e 	bl	80002ac <__adddf3>
 8023fb0:	4606      	mov	r6, r0
 8023fb2:	460f      	mov	r7, r1
 8023fb4:	f7dc fde0 	bl	8000b78 <__aeabi_d2iz>
 8023fb8:	2200      	movs	r2, #0
 8023fba:	9000      	str	r0, [sp, #0]
 8023fbc:	2300      	movs	r3, #0
 8023fbe:	4630      	mov	r0, r6
 8023fc0:	4639      	mov	r1, r7
 8023fc2:	f7dc fd9b 	bl	8000afc <__aeabi_dcmplt>
 8023fc6:	b150      	cbz	r0, 8023fde <_dtoa_r+0x156>
 8023fc8:	9800      	ldr	r0, [sp, #0]
 8023fca:	f7dc fabb 	bl	8000544 <__aeabi_i2d>
 8023fce:	4632      	mov	r2, r6
 8023fd0:	463b      	mov	r3, r7
 8023fd2:	f7dc fd89 	bl	8000ae8 <__aeabi_dcmpeq>
 8023fd6:	b910      	cbnz	r0, 8023fde <_dtoa_r+0x156>
 8023fd8:	9b00      	ldr	r3, [sp, #0]
 8023fda:	3b01      	subs	r3, #1
 8023fdc:	9300      	str	r3, [sp, #0]
 8023fde:	9b00      	ldr	r3, [sp, #0]
 8023fe0:	2b16      	cmp	r3, #22
 8023fe2:	d858      	bhi.n	8024096 <_dtoa_r+0x20e>
 8023fe4:	9a00      	ldr	r2, [sp, #0]
 8023fe6:	4b61      	ldr	r3, [pc, #388]	; (802416c <_dtoa_r+0x2e4>)
 8023fe8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8023fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023ff0:	ec51 0b19 	vmov	r0, r1, d9
 8023ff4:	f7dc fd82 	bl	8000afc <__aeabi_dcmplt>
 8023ff8:	2800      	cmp	r0, #0
 8023ffa:	d04e      	beq.n	802409a <_dtoa_r+0x212>
 8023ffc:	9b00      	ldr	r3, [sp, #0]
 8023ffe:	3b01      	subs	r3, #1
 8024000:	9300      	str	r3, [sp, #0]
 8024002:	2300      	movs	r3, #0
 8024004:	930b      	str	r3, [sp, #44]	; 0x2c
 8024006:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8024008:	1b5d      	subs	r5, r3, r5
 802400a:	1e6b      	subs	r3, r5, #1
 802400c:	9305      	str	r3, [sp, #20]
 802400e:	bf45      	ittet	mi
 8024010:	f1c5 0301 	rsbmi	r3, r5, #1
 8024014:	9304      	strmi	r3, [sp, #16]
 8024016:	2300      	movpl	r3, #0
 8024018:	2300      	movmi	r3, #0
 802401a:	bf4c      	ite	mi
 802401c:	9305      	strmi	r3, [sp, #20]
 802401e:	9304      	strpl	r3, [sp, #16]
 8024020:	9b00      	ldr	r3, [sp, #0]
 8024022:	2b00      	cmp	r3, #0
 8024024:	db3b      	blt.n	802409e <_dtoa_r+0x216>
 8024026:	9b05      	ldr	r3, [sp, #20]
 8024028:	9a00      	ldr	r2, [sp, #0]
 802402a:	920a      	str	r2, [sp, #40]	; 0x28
 802402c:	4413      	add	r3, r2
 802402e:	9305      	str	r3, [sp, #20]
 8024030:	2300      	movs	r3, #0
 8024032:	9307      	str	r3, [sp, #28]
 8024034:	9b06      	ldr	r3, [sp, #24]
 8024036:	2b09      	cmp	r3, #9
 8024038:	d869      	bhi.n	802410e <_dtoa_r+0x286>
 802403a:	2b05      	cmp	r3, #5
 802403c:	bfc4      	itt	gt
 802403e:	3b04      	subgt	r3, #4
 8024040:	9306      	strgt	r3, [sp, #24]
 8024042:	9b06      	ldr	r3, [sp, #24]
 8024044:	f1a3 0302 	sub.w	r3, r3, #2
 8024048:	bfcc      	ite	gt
 802404a:	2500      	movgt	r5, #0
 802404c:	2501      	movle	r5, #1
 802404e:	2b03      	cmp	r3, #3
 8024050:	d868      	bhi.n	8024124 <_dtoa_r+0x29c>
 8024052:	e8df f003 	tbb	[pc, r3]
 8024056:	3a2d      	.short	0x3a2d
 8024058:	5a38      	.short	0x5a38
 802405a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 802405e:	441d      	add	r5, r3
 8024060:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8024064:	2b20      	cmp	r3, #32
 8024066:	bfc1      	itttt	gt
 8024068:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 802406c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8024070:	fa0b f303 	lslgt.w	r3, fp, r3
 8024074:	fa26 f000 	lsrgt.w	r0, r6, r0
 8024078:	bfda      	itte	le
 802407a:	f1c3 0320 	rsble	r3, r3, #32
 802407e:	fa06 f003 	lslle.w	r0, r6, r3
 8024082:	4318      	orrgt	r0, r3
 8024084:	f7dc fa4e 	bl	8000524 <__aeabi_ui2d>
 8024088:	2301      	movs	r3, #1
 802408a:	4606      	mov	r6, r0
 802408c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8024090:	3d01      	subs	r5, #1
 8024092:	930e      	str	r3, [sp, #56]	; 0x38
 8024094:	e76c      	b.n	8023f70 <_dtoa_r+0xe8>
 8024096:	2301      	movs	r3, #1
 8024098:	e7b4      	b.n	8024004 <_dtoa_r+0x17c>
 802409a:	900b      	str	r0, [sp, #44]	; 0x2c
 802409c:	e7b3      	b.n	8024006 <_dtoa_r+0x17e>
 802409e:	9b04      	ldr	r3, [sp, #16]
 80240a0:	9a00      	ldr	r2, [sp, #0]
 80240a2:	1a9b      	subs	r3, r3, r2
 80240a4:	9304      	str	r3, [sp, #16]
 80240a6:	4253      	negs	r3, r2
 80240a8:	9307      	str	r3, [sp, #28]
 80240aa:	2300      	movs	r3, #0
 80240ac:	930a      	str	r3, [sp, #40]	; 0x28
 80240ae:	e7c1      	b.n	8024034 <_dtoa_r+0x1ac>
 80240b0:	2300      	movs	r3, #0
 80240b2:	9308      	str	r3, [sp, #32]
 80240b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80240b6:	2b00      	cmp	r3, #0
 80240b8:	dc37      	bgt.n	802412a <_dtoa_r+0x2a2>
 80240ba:	2301      	movs	r3, #1
 80240bc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80240c0:	461a      	mov	r2, r3
 80240c2:	9209      	str	r2, [sp, #36]	; 0x24
 80240c4:	e00c      	b.n	80240e0 <_dtoa_r+0x258>
 80240c6:	2301      	movs	r3, #1
 80240c8:	e7f3      	b.n	80240b2 <_dtoa_r+0x22a>
 80240ca:	2300      	movs	r3, #0
 80240cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80240ce:	9308      	str	r3, [sp, #32]
 80240d0:	9b00      	ldr	r3, [sp, #0]
 80240d2:	4413      	add	r3, r2
 80240d4:	9302      	str	r3, [sp, #8]
 80240d6:	3301      	adds	r3, #1
 80240d8:	2b01      	cmp	r3, #1
 80240da:	9303      	str	r3, [sp, #12]
 80240dc:	bfb8      	it	lt
 80240de:	2301      	movlt	r3, #1
 80240e0:	2200      	movs	r2, #0
 80240e2:	6462      	str	r2, [r4, #68]	; 0x44
 80240e4:	2204      	movs	r2, #4
 80240e6:	f102 0014 	add.w	r0, r2, #20
 80240ea:	4298      	cmp	r0, r3
 80240ec:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80240ee:	d920      	bls.n	8024132 <_dtoa_r+0x2aa>
 80240f0:	4620      	mov	r0, r4
 80240f2:	f001 fb15 	bl	8025720 <_Balloc>
 80240f6:	9001      	str	r0, [sp, #4]
 80240f8:	2800      	cmp	r0, #0
 80240fa:	d13d      	bne.n	8024178 <_dtoa_r+0x2f0>
 80240fc:	4b1c      	ldr	r3, [pc, #112]	; (8024170 <_dtoa_r+0x2e8>)
 80240fe:	4602      	mov	r2, r0
 8024100:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8024104:	481b      	ldr	r0, [pc, #108]	; (8024174 <_dtoa_r+0x2ec>)
 8024106:	f002 fe67 	bl	8026dd8 <__assert_func>
 802410a:	2301      	movs	r3, #1
 802410c:	e7de      	b.n	80240cc <_dtoa_r+0x244>
 802410e:	2501      	movs	r5, #1
 8024110:	2300      	movs	r3, #0
 8024112:	9306      	str	r3, [sp, #24]
 8024114:	9508      	str	r5, [sp, #32]
 8024116:	f04f 33ff 	mov.w	r3, #4294967295
 802411a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 802411e:	2200      	movs	r2, #0
 8024120:	2312      	movs	r3, #18
 8024122:	e7ce      	b.n	80240c2 <_dtoa_r+0x23a>
 8024124:	2301      	movs	r3, #1
 8024126:	9308      	str	r3, [sp, #32]
 8024128:	e7f5      	b.n	8024116 <_dtoa_r+0x28e>
 802412a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802412c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8024130:	e7d6      	b.n	80240e0 <_dtoa_r+0x258>
 8024132:	3101      	adds	r1, #1
 8024134:	6461      	str	r1, [r4, #68]	; 0x44
 8024136:	0052      	lsls	r2, r2, #1
 8024138:	e7d5      	b.n	80240e6 <_dtoa_r+0x25e>
 802413a:	bf00      	nop
 802413c:	f3af 8000 	nop.w
 8024140:	636f4361 	.word	0x636f4361
 8024144:	3fd287a7 	.word	0x3fd287a7
 8024148:	8b60c8b3 	.word	0x8b60c8b3
 802414c:	3fc68a28 	.word	0x3fc68a28
 8024150:	509f79fb 	.word	0x509f79fb
 8024154:	3fd34413 	.word	0x3fd34413
 8024158:	7ff00000 	.word	0x7ff00000
 802415c:	08072f50 	.word	0x08072f50
 8024160:	08072f54 	.word	0x08072f54
 8024164:	08072f0f 	.word	0x08072f0f
 8024168:	3ff80000 	.word	0x3ff80000
 802416c:	08073050 	.word	0x08073050
 8024170:	08072f5d 	.word	0x08072f5d
 8024174:	08072f6e 	.word	0x08072f6e
 8024178:	9b01      	ldr	r3, [sp, #4]
 802417a:	6423      	str	r3, [r4, #64]	; 0x40
 802417c:	9b03      	ldr	r3, [sp, #12]
 802417e:	2b0e      	cmp	r3, #14
 8024180:	f200 809d 	bhi.w	80242be <_dtoa_r+0x436>
 8024184:	2d00      	cmp	r5, #0
 8024186:	f000 809a 	beq.w	80242be <_dtoa_r+0x436>
 802418a:	9b00      	ldr	r3, [sp, #0]
 802418c:	2b00      	cmp	r3, #0
 802418e:	dd32      	ble.n	80241f6 <_dtoa_r+0x36e>
 8024190:	4ab7      	ldr	r2, [pc, #732]	; (8024470 <_dtoa_r+0x5e8>)
 8024192:	f003 030f 	and.w	r3, r3, #15
 8024196:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 802419a:	e9d3 8900 	ldrd	r8, r9, [r3]
 802419e:	9b00      	ldr	r3, [sp, #0]
 80241a0:	05d8      	lsls	r0, r3, #23
 80241a2:	ea4f 1723 	mov.w	r7, r3, asr #4
 80241a6:	d516      	bpl.n	80241d6 <_dtoa_r+0x34e>
 80241a8:	4bb2      	ldr	r3, [pc, #712]	; (8024474 <_dtoa_r+0x5ec>)
 80241aa:	ec51 0b19 	vmov	r0, r1, d9
 80241ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80241b2:	f7dc fb5b 	bl	800086c <__aeabi_ddiv>
 80241b6:	f007 070f 	and.w	r7, r7, #15
 80241ba:	4682      	mov	sl, r0
 80241bc:	468b      	mov	fp, r1
 80241be:	2503      	movs	r5, #3
 80241c0:	4eac      	ldr	r6, [pc, #688]	; (8024474 <_dtoa_r+0x5ec>)
 80241c2:	b957      	cbnz	r7, 80241da <_dtoa_r+0x352>
 80241c4:	4642      	mov	r2, r8
 80241c6:	464b      	mov	r3, r9
 80241c8:	4650      	mov	r0, sl
 80241ca:	4659      	mov	r1, fp
 80241cc:	f7dc fb4e 	bl	800086c <__aeabi_ddiv>
 80241d0:	4682      	mov	sl, r0
 80241d2:	468b      	mov	fp, r1
 80241d4:	e028      	b.n	8024228 <_dtoa_r+0x3a0>
 80241d6:	2502      	movs	r5, #2
 80241d8:	e7f2      	b.n	80241c0 <_dtoa_r+0x338>
 80241da:	07f9      	lsls	r1, r7, #31
 80241dc:	d508      	bpl.n	80241f0 <_dtoa_r+0x368>
 80241de:	4640      	mov	r0, r8
 80241e0:	4649      	mov	r1, r9
 80241e2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80241e6:	f7dc fa17 	bl	8000618 <__aeabi_dmul>
 80241ea:	3501      	adds	r5, #1
 80241ec:	4680      	mov	r8, r0
 80241ee:	4689      	mov	r9, r1
 80241f0:	107f      	asrs	r7, r7, #1
 80241f2:	3608      	adds	r6, #8
 80241f4:	e7e5      	b.n	80241c2 <_dtoa_r+0x33a>
 80241f6:	f000 809b 	beq.w	8024330 <_dtoa_r+0x4a8>
 80241fa:	9b00      	ldr	r3, [sp, #0]
 80241fc:	4f9d      	ldr	r7, [pc, #628]	; (8024474 <_dtoa_r+0x5ec>)
 80241fe:	425e      	negs	r6, r3
 8024200:	4b9b      	ldr	r3, [pc, #620]	; (8024470 <_dtoa_r+0x5e8>)
 8024202:	f006 020f 	and.w	r2, r6, #15
 8024206:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 802420a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802420e:	ec51 0b19 	vmov	r0, r1, d9
 8024212:	f7dc fa01 	bl	8000618 <__aeabi_dmul>
 8024216:	1136      	asrs	r6, r6, #4
 8024218:	4682      	mov	sl, r0
 802421a:	468b      	mov	fp, r1
 802421c:	2300      	movs	r3, #0
 802421e:	2502      	movs	r5, #2
 8024220:	2e00      	cmp	r6, #0
 8024222:	d17a      	bne.n	802431a <_dtoa_r+0x492>
 8024224:	2b00      	cmp	r3, #0
 8024226:	d1d3      	bne.n	80241d0 <_dtoa_r+0x348>
 8024228:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802422a:	2b00      	cmp	r3, #0
 802422c:	f000 8082 	beq.w	8024334 <_dtoa_r+0x4ac>
 8024230:	4b91      	ldr	r3, [pc, #580]	; (8024478 <_dtoa_r+0x5f0>)
 8024232:	2200      	movs	r2, #0
 8024234:	4650      	mov	r0, sl
 8024236:	4659      	mov	r1, fp
 8024238:	f7dc fc60 	bl	8000afc <__aeabi_dcmplt>
 802423c:	2800      	cmp	r0, #0
 802423e:	d079      	beq.n	8024334 <_dtoa_r+0x4ac>
 8024240:	9b03      	ldr	r3, [sp, #12]
 8024242:	2b00      	cmp	r3, #0
 8024244:	d076      	beq.n	8024334 <_dtoa_r+0x4ac>
 8024246:	9b02      	ldr	r3, [sp, #8]
 8024248:	2b00      	cmp	r3, #0
 802424a:	dd36      	ble.n	80242ba <_dtoa_r+0x432>
 802424c:	9b00      	ldr	r3, [sp, #0]
 802424e:	4650      	mov	r0, sl
 8024250:	4659      	mov	r1, fp
 8024252:	1e5f      	subs	r7, r3, #1
 8024254:	2200      	movs	r2, #0
 8024256:	4b89      	ldr	r3, [pc, #548]	; (802447c <_dtoa_r+0x5f4>)
 8024258:	f7dc f9de 	bl	8000618 <__aeabi_dmul>
 802425c:	9e02      	ldr	r6, [sp, #8]
 802425e:	4682      	mov	sl, r0
 8024260:	468b      	mov	fp, r1
 8024262:	3501      	adds	r5, #1
 8024264:	4628      	mov	r0, r5
 8024266:	f7dc f96d 	bl	8000544 <__aeabi_i2d>
 802426a:	4652      	mov	r2, sl
 802426c:	465b      	mov	r3, fp
 802426e:	f7dc f9d3 	bl	8000618 <__aeabi_dmul>
 8024272:	4b83      	ldr	r3, [pc, #524]	; (8024480 <_dtoa_r+0x5f8>)
 8024274:	2200      	movs	r2, #0
 8024276:	f7dc f819 	bl	80002ac <__adddf3>
 802427a:	46d0      	mov	r8, sl
 802427c:	46d9      	mov	r9, fp
 802427e:	4682      	mov	sl, r0
 8024280:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8024284:	2e00      	cmp	r6, #0
 8024286:	d158      	bne.n	802433a <_dtoa_r+0x4b2>
 8024288:	4b7e      	ldr	r3, [pc, #504]	; (8024484 <_dtoa_r+0x5fc>)
 802428a:	2200      	movs	r2, #0
 802428c:	4640      	mov	r0, r8
 802428e:	4649      	mov	r1, r9
 8024290:	f7dc f80a 	bl	80002a8 <__aeabi_dsub>
 8024294:	4652      	mov	r2, sl
 8024296:	465b      	mov	r3, fp
 8024298:	4680      	mov	r8, r0
 802429a:	4689      	mov	r9, r1
 802429c:	f7dc fc4c 	bl	8000b38 <__aeabi_dcmpgt>
 80242a0:	2800      	cmp	r0, #0
 80242a2:	f040 8296 	bne.w	80247d2 <_dtoa_r+0x94a>
 80242a6:	4652      	mov	r2, sl
 80242a8:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80242ac:	4640      	mov	r0, r8
 80242ae:	4649      	mov	r1, r9
 80242b0:	f7dc fc24 	bl	8000afc <__aeabi_dcmplt>
 80242b4:	2800      	cmp	r0, #0
 80242b6:	f040 828a 	bne.w	80247ce <_dtoa_r+0x946>
 80242ba:	ec5b ab19 	vmov	sl, fp, d9
 80242be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80242c0:	2b00      	cmp	r3, #0
 80242c2:	f2c0 8149 	blt.w	8024558 <_dtoa_r+0x6d0>
 80242c6:	9a00      	ldr	r2, [sp, #0]
 80242c8:	2a0e      	cmp	r2, #14
 80242ca:	f300 8145 	bgt.w	8024558 <_dtoa_r+0x6d0>
 80242ce:	4b68      	ldr	r3, [pc, #416]	; (8024470 <_dtoa_r+0x5e8>)
 80242d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80242d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80242d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80242da:	2b00      	cmp	r3, #0
 80242dc:	f280 80d6 	bge.w	802448c <_dtoa_r+0x604>
 80242e0:	9b03      	ldr	r3, [sp, #12]
 80242e2:	2b00      	cmp	r3, #0
 80242e4:	f300 80d2 	bgt.w	802448c <_dtoa_r+0x604>
 80242e8:	f040 8270 	bne.w	80247cc <_dtoa_r+0x944>
 80242ec:	4b65      	ldr	r3, [pc, #404]	; (8024484 <_dtoa_r+0x5fc>)
 80242ee:	2200      	movs	r2, #0
 80242f0:	4640      	mov	r0, r8
 80242f2:	4649      	mov	r1, r9
 80242f4:	f7dc f990 	bl	8000618 <__aeabi_dmul>
 80242f8:	4652      	mov	r2, sl
 80242fa:	465b      	mov	r3, fp
 80242fc:	f7dc fc12 	bl	8000b24 <__aeabi_dcmpge>
 8024300:	9e03      	ldr	r6, [sp, #12]
 8024302:	4637      	mov	r7, r6
 8024304:	2800      	cmp	r0, #0
 8024306:	f040 8246 	bne.w	8024796 <_dtoa_r+0x90e>
 802430a:	9d01      	ldr	r5, [sp, #4]
 802430c:	2331      	movs	r3, #49	; 0x31
 802430e:	f805 3b01 	strb.w	r3, [r5], #1
 8024312:	9b00      	ldr	r3, [sp, #0]
 8024314:	3301      	adds	r3, #1
 8024316:	9300      	str	r3, [sp, #0]
 8024318:	e241      	b.n	802479e <_dtoa_r+0x916>
 802431a:	07f2      	lsls	r2, r6, #31
 802431c:	d505      	bpl.n	802432a <_dtoa_r+0x4a2>
 802431e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8024322:	f7dc f979 	bl	8000618 <__aeabi_dmul>
 8024326:	3501      	adds	r5, #1
 8024328:	2301      	movs	r3, #1
 802432a:	1076      	asrs	r6, r6, #1
 802432c:	3708      	adds	r7, #8
 802432e:	e777      	b.n	8024220 <_dtoa_r+0x398>
 8024330:	2502      	movs	r5, #2
 8024332:	e779      	b.n	8024228 <_dtoa_r+0x3a0>
 8024334:	9f00      	ldr	r7, [sp, #0]
 8024336:	9e03      	ldr	r6, [sp, #12]
 8024338:	e794      	b.n	8024264 <_dtoa_r+0x3dc>
 802433a:	9901      	ldr	r1, [sp, #4]
 802433c:	4b4c      	ldr	r3, [pc, #304]	; (8024470 <_dtoa_r+0x5e8>)
 802433e:	4431      	add	r1, r6
 8024340:	910d      	str	r1, [sp, #52]	; 0x34
 8024342:	9908      	ldr	r1, [sp, #32]
 8024344:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8024348:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 802434c:	2900      	cmp	r1, #0
 802434e:	d043      	beq.n	80243d8 <_dtoa_r+0x550>
 8024350:	494d      	ldr	r1, [pc, #308]	; (8024488 <_dtoa_r+0x600>)
 8024352:	2000      	movs	r0, #0
 8024354:	f7dc fa8a 	bl	800086c <__aeabi_ddiv>
 8024358:	4652      	mov	r2, sl
 802435a:	465b      	mov	r3, fp
 802435c:	f7db ffa4 	bl	80002a8 <__aeabi_dsub>
 8024360:	9d01      	ldr	r5, [sp, #4]
 8024362:	4682      	mov	sl, r0
 8024364:	468b      	mov	fp, r1
 8024366:	4649      	mov	r1, r9
 8024368:	4640      	mov	r0, r8
 802436a:	f7dc fc05 	bl	8000b78 <__aeabi_d2iz>
 802436e:	4606      	mov	r6, r0
 8024370:	f7dc f8e8 	bl	8000544 <__aeabi_i2d>
 8024374:	4602      	mov	r2, r0
 8024376:	460b      	mov	r3, r1
 8024378:	4640      	mov	r0, r8
 802437a:	4649      	mov	r1, r9
 802437c:	f7db ff94 	bl	80002a8 <__aeabi_dsub>
 8024380:	3630      	adds	r6, #48	; 0x30
 8024382:	f805 6b01 	strb.w	r6, [r5], #1
 8024386:	4652      	mov	r2, sl
 8024388:	465b      	mov	r3, fp
 802438a:	4680      	mov	r8, r0
 802438c:	4689      	mov	r9, r1
 802438e:	f7dc fbb5 	bl	8000afc <__aeabi_dcmplt>
 8024392:	2800      	cmp	r0, #0
 8024394:	d163      	bne.n	802445e <_dtoa_r+0x5d6>
 8024396:	4642      	mov	r2, r8
 8024398:	464b      	mov	r3, r9
 802439a:	4937      	ldr	r1, [pc, #220]	; (8024478 <_dtoa_r+0x5f0>)
 802439c:	2000      	movs	r0, #0
 802439e:	f7db ff83 	bl	80002a8 <__aeabi_dsub>
 80243a2:	4652      	mov	r2, sl
 80243a4:	465b      	mov	r3, fp
 80243a6:	f7dc fba9 	bl	8000afc <__aeabi_dcmplt>
 80243aa:	2800      	cmp	r0, #0
 80243ac:	f040 80b6 	bne.w	802451c <_dtoa_r+0x694>
 80243b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80243b2:	429d      	cmp	r5, r3
 80243b4:	d081      	beq.n	80242ba <_dtoa_r+0x432>
 80243b6:	4b31      	ldr	r3, [pc, #196]	; (802447c <_dtoa_r+0x5f4>)
 80243b8:	2200      	movs	r2, #0
 80243ba:	4650      	mov	r0, sl
 80243bc:	4659      	mov	r1, fp
 80243be:	f7dc f92b 	bl	8000618 <__aeabi_dmul>
 80243c2:	4b2e      	ldr	r3, [pc, #184]	; (802447c <_dtoa_r+0x5f4>)
 80243c4:	4682      	mov	sl, r0
 80243c6:	468b      	mov	fp, r1
 80243c8:	4640      	mov	r0, r8
 80243ca:	4649      	mov	r1, r9
 80243cc:	2200      	movs	r2, #0
 80243ce:	f7dc f923 	bl	8000618 <__aeabi_dmul>
 80243d2:	4680      	mov	r8, r0
 80243d4:	4689      	mov	r9, r1
 80243d6:	e7c6      	b.n	8024366 <_dtoa_r+0x4de>
 80243d8:	4650      	mov	r0, sl
 80243da:	4659      	mov	r1, fp
 80243dc:	f7dc f91c 	bl	8000618 <__aeabi_dmul>
 80243e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80243e2:	9d01      	ldr	r5, [sp, #4]
 80243e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80243e6:	4682      	mov	sl, r0
 80243e8:	468b      	mov	fp, r1
 80243ea:	4649      	mov	r1, r9
 80243ec:	4640      	mov	r0, r8
 80243ee:	f7dc fbc3 	bl	8000b78 <__aeabi_d2iz>
 80243f2:	4606      	mov	r6, r0
 80243f4:	f7dc f8a6 	bl	8000544 <__aeabi_i2d>
 80243f8:	3630      	adds	r6, #48	; 0x30
 80243fa:	4602      	mov	r2, r0
 80243fc:	460b      	mov	r3, r1
 80243fe:	4640      	mov	r0, r8
 8024400:	4649      	mov	r1, r9
 8024402:	f7db ff51 	bl	80002a8 <__aeabi_dsub>
 8024406:	f805 6b01 	strb.w	r6, [r5], #1
 802440a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802440c:	429d      	cmp	r5, r3
 802440e:	4680      	mov	r8, r0
 8024410:	4689      	mov	r9, r1
 8024412:	f04f 0200 	mov.w	r2, #0
 8024416:	d124      	bne.n	8024462 <_dtoa_r+0x5da>
 8024418:	4b1b      	ldr	r3, [pc, #108]	; (8024488 <_dtoa_r+0x600>)
 802441a:	4650      	mov	r0, sl
 802441c:	4659      	mov	r1, fp
 802441e:	f7db ff45 	bl	80002ac <__adddf3>
 8024422:	4602      	mov	r2, r0
 8024424:	460b      	mov	r3, r1
 8024426:	4640      	mov	r0, r8
 8024428:	4649      	mov	r1, r9
 802442a:	f7dc fb85 	bl	8000b38 <__aeabi_dcmpgt>
 802442e:	2800      	cmp	r0, #0
 8024430:	d174      	bne.n	802451c <_dtoa_r+0x694>
 8024432:	4652      	mov	r2, sl
 8024434:	465b      	mov	r3, fp
 8024436:	4914      	ldr	r1, [pc, #80]	; (8024488 <_dtoa_r+0x600>)
 8024438:	2000      	movs	r0, #0
 802443a:	f7db ff35 	bl	80002a8 <__aeabi_dsub>
 802443e:	4602      	mov	r2, r0
 8024440:	460b      	mov	r3, r1
 8024442:	4640      	mov	r0, r8
 8024444:	4649      	mov	r1, r9
 8024446:	f7dc fb59 	bl	8000afc <__aeabi_dcmplt>
 802444a:	2800      	cmp	r0, #0
 802444c:	f43f af35 	beq.w	80242ba <_dtoa_r+0x432>
 8024450:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8024452:	1e6b      	subs	r3, r5, #1
 8024454:	930f      	str	r3, [sp, #60]	; 0x3c
 8024456:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 802445a:	2b30      	cmp	r3, #48	; 0x30
 802445c:	d0f8      	beq.n	8024450 <_dtoa_r+0x5c8>
 802445e:	9700      	str	r7, [sp, #0]
 8024460:	e04a      	b.n	80244f8 <_dtoa_r+0x670>
 8024462:	4b06      	ldr	r3, [pc, #24]	; (802447c <_dtoa_r+0x5f4>)
 8024464:	f7dc f8d8 	bl	8000618 <__aeabi_dmul>
 8024468:	4680      	mov	r8, r0
 802446a:	4689      	mov	r9, r1
 802446c:	e7bd      	b.n	80243ea <_dtoa_r+0x562>
 802446e:	bf00      	nop
 8024470:	08073050 	.word	0x08073050
 8024474:	08073028 	.word	0x08073028
 8024478:	3ff00000 	.word	0x3ff00000
 802447c:	40240000 	.word	0x40240000
 8024480:	401c0000 	.word	0x401c0000
 8024484:	40140000 	.word	0x40140000
 8024488:	3fe00000 	.word	0x3fe00000
 802448c:	9d01      	ldr	r5, [sp, #4]
 802448e:	4656      	mov	r6, sl
 8024490:	465f      	mov	r7, fp
 8024492:	4642      	mov	r2, r8
 8024494:	464b      	mov	r3, r9
 8024496:	4630      	mov	r0, r6
 8024498:	4639      	mov	r1, r7
 802449a:	f7dc f9e7 	bl	800086c <__aeabi_ddiv>
 802449e:	f7dc fb6b 	bl	8000b78 <__aeabi_d2iz>
 80244a2:	4682      	mov	sl, r0
 80244a4:	f7dc f84e 	bl	8000544 <__aeabi_i2d>
 80244a8:	4642      	mov	r2, r8
 80244aa:	464b      	mov	r3, r9
 80244ac:	f7dc f8b4 	bl	8000618 <__aeabi_dmul>
 80244b0:	4602      	mov	r2, r0
 80244b2:	460b      	mov	r3, r1
 80244b4:	4630      	mov	r0, r6
 80244b6:	4639      	mov	r1, r7
 80244b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80244bc:	f7db fef4 	bl	80002a8 <__aeabi_dsub>
 80244c0:	f805 6b01 	strb.w	r6, [r5], #1
 80244c4:	9e01      	ldr	r6, [sp, #4]
 80244c6:	9f03      	ldr	r7, [sp, #12]
 80244c8:	1bae      	subs	r6, r5, r6
 80244ca:	42b7      	cmp	r7, r6
 80244cc:	4602      	mov	r2, r0
 80244ce:	460b      	mov	r3, r1
 80244d0:	d135      	bne.n	802453e <_dtoa_r+0x6b6>
 80244d2:	f7db feeb 	bl	80002ac <__adddf3>
 80244d6:	4642      	mov	r2, r8
 80244d8:	464b      	mov	r3, r9
 80244da:	4606      	mov	r6, r0
 80244dc:	460f      	mov	r7, r1
 80244de:	f7dc fb2b 	bl	8000b38 <__aeabi_dcmpgt>
 80244e2:	b9d0      	cbnz	r0, 802451a <_dtoa_r+0x692>
 80244e4:	4642      	mov	r2, r8
 80244e6:	464b      	mov	r3, r9
 80244e8:	4630      	mov	r0, r6
 80244ea:	4639      	mov	r1, r7
 80244ec:	f7dc fafc 	bl	8000ae8 <__aeabi_dcmpeq>
 80244f0:	b110      	cbz	r0, 80244f8 <_dtoa_r+0x670>
 80244f2:	f01a 0f01 	tst.w	sl, #1
 80244f6:	d110      	bne.n	802451a <_dtoa_r+0x692>
 80244f8:	4620      	mov	r0, r4
 80244fa:	ee18 1a10 	vmov	r1, s16
 80244fe:	f001 f934 	bl	802576a <_Bfree>
 8024502:	2300      	movs	r3, #0
 8024504:	9800      	ldr	r0, [sp, #0]
 8024506:	702b      	strb	r3, [r5, #0]
 8024508:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802450a:	3001      	adds	r0, #1
 802450c:	6018      	str	r0, [r3, #0]
 802450e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8024510:	2b00      	cmp	r3, #0
 8024512:	f43f acf2 	beq.w	8023efa <_dtoa_r+0x72>
 8024516:	601d      	str	r5, [r3, #0]
 8024518:	e4ef      	b.n	8023efa <_dtoa_r+0x72>
 802451a:	9f00      	ldr	r7, [sp, #0]
 802451c:	462b      	mov	r3, r5
 802451e:	461d      	mov	r5, r3
 8024520:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8024524:	2a39      	cmp	r2, #57	; 0x39
 8024526:	d106      	bne.n	8024536 <_dtoa_r+0x6ae>
 8024528:	9a01      	ldr	r2, [sp, #4]
 802452a:	429a      	cmp	r2, r3
 802452c:	d1f7      	bne.n	802451e <_dtoa_r+0x696>
 802452e:	9901      	ldr	r1, [sp, #4]
 8024530:	2230      	movs	r2, #48	; 0x30
 8024532:	3701      	adds	r7, #1
 8024534:	700a      	strb	r2, [r1, #0]
 8024536:	781a      	ldrb	r2, [r3, #0]
 8024538:	3201      	adds	r2, #1
 802453a:	701a      	strb	r2, [r3, #0]
 802453c:	e78f      	b.n	802445e <_dtoa_r+0x5d6>
 802453e:	4ba6      	ldr	r3, [pc, #664]	; (80247d8 <_dtoa_r+0x950>)
 8024540:	2200      	movs	r2, #0
 8024542:	f7dc f869 	bl	8000618 <__aeabi_dmul>
 8024546:	2200      	movs	r2, #0
 8024548:	2300      	movs	r3, #0
 802454a:	4606      	mov	r6, r0
 802454c:	460f      	mov	r7, r1
 802454e:	f7dc facb 	bl	8000ae8 <__aeabi_dcmpeq>
 8024552:	2800      	cmp	r0, #0
 8024554:	d09d      	beq.n	8024492 <_dtoa_r+0x60a>
 8024556:	e7cf      	b.n	80244f8 <_dtoa_r+0x670>
 8024558:	9a08      	ldr	r2, [sp, #32]
 802455a:	2a00      	cmp	r2, #0
 802455c:	f000 80d7 	beq.w	802470e <_dtoa_r+0x886>
 8024560:	9a06      	ldr	r2, [sp, #24]
 8024562:	2a01      	cmp	r2, #1
 8024564:	f300 80ba 	bgt.w	80246dc <_dtoa_r+0x854>
 8024568:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802456a:	2a00      	cmp	r2, #0
 802456c:	f000 80b2 	beq.w	80246d4 <_dtoa_r+0x84c>
 8024570:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8024574:	9e07      	ldr	r6, [sp, #28]
 8024576:	9d04      	ldr	r5, [sp, #16]
 8024578:	9a04      	ldr	r2, [sp, #16]
 802457a:	441a      	add	r2, r3
 802457c:	9204      	str	r2, [sp, #16]
 802457e:	9a05      	ldr	r2, [sp, #20]
 8024580:	2101      	movs	r1, #1
 8024582:	441a      	add	r2, r3
 8024584:	4620      	mov	r0, r4
 8024586:	9205      	str	r2, [sp, #20]
 8024588:	f001 f98e 	bl	80258a8 <__i2b>
 802458c:	4607      	mov	r7, r0
 802458e:	2d00      	cmp	r5, #0
 8024590:	dd0c      	ble.n	80245ac <_dtoa_r+0x724>
 8024592:	9b05      	ldr	r3, [sp, #20]
 8024594:	2b00      	cmp	r3, #0
 8024596:	dd09      	ble.n	80245ac <_dtoa_r+0x724>
 8024598:	42ab      	cmp	r3, r5
 802459a:	9a04      	ldr	r2, [sp, #16]
 802459c:	bfa8      	it	ge
 802459e:	462b      	movge	r3, r5
 80245a0:	1ad2      	subs	r2, r2, r3
 80245a2:	9204      	str	r2, [sp, #16]
 80245a4:	9a05      	ldr	r2, [sp, #20]
 80245a6:	1aed      	subs	r5, r5, r3
 80245a8:	1ad3      	subs	r3, r2, r3
 80245aa:	9305      	str	r3, [sp, #20]
 80245ac:	9b07      	ldr	r3, [sp, #28]
 80245ae:	b31b      	cbz	r3, 80245f8 <_dtoa_r+0x770>
 80245b0:	9b08      	ldr	r3, [sp, #32]
 80245b2:	2b00      	cmp	r3, #0
 80245b4:	f000 80af 	beq.w	8024716 <_dtoa_r+0x88e>
 80245b8:	2e00      	cmp	r6, #0
 80245ba:	dd13      	ble.n	80245e4 <_dtoa_r+0x75c>
 80245bc:	4639      	mov	r1, r7
 80245be:	4632      	mov	r2, r6
 80245c0:	4620      	mov	r0, r4
 80245c2:	f001 fa31 	bl	8025a28 <__pow5mult>
 80245c6:	ee18 2a10 	vmov	r2, s16
 80245ca:	4601      	mov	r1, r0
 80245cc:	4607      	mov	r7, r0
 80245ce:	4620      	mov	r0, r4
 80245d0:	f001 f980 	bl	80258d4 <__multiply>
 80245d4:	ee18 1a10 	vmov	r1, s16
 80245d8:	4680      	mov	r8, r0
 80245da:	4620      	mov	r0, r4
 80245dc:	f001 f8c5 	bl	802576a <_Bfree>
 80245e0:	ee08 8a10 	vmov	s16, r8
 80245e4:	9b07      	ldr	r3, [sp, #28]
 80245e6:	1b9a      	subs	r2, r3, r6
 80245e8:	d006      	beq.n	80245f8 <_dtoa_r+0x770>
 80245ea:	ee18 1a10 	vmov	r1, s16
 80245ee:	4620      	mov	r0, r4
 80245f0:	f001 fa1a 	bl	8025a28 <__pow5mult>
 80245f4:	ee08 0a10 	vmov	s16, r0
 80245f8:	2101      	movs	r1, #1
 80245fa:	4620      	mov	r0, r4
 80245fc:	f001 f954 	bl	80258a8 <__i2b>
 8024600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024602:	2b00      	cmp	r3, #0
 8024604:	4606      	mov	r6, r0
 8024606:	f340 8088 	ble.w	802471a <_dtoa_r+0x892>
 802460a:	461a      	mov	r2, r3
 802460c:	4601      	mov	r1, r0
 802460e:	4620      	mov	r0, r4
 8024610:	f001 fa0a 	bl	8025a28 <__pow5mult>
 8024614:	9b06      	ldr	r3, [sp, #24]
 8024616:	2b01      	cmp	r3, #1
 8024618:	4606      	mov	r6, r0
 802461a:	f340 8081 	ble.w	8024720 <_dtoa_r+0x898>
 802461e:	f04f 0800 	mov.w	r8, #0
 8024622:	6933      	ldr	r3, [r6, #16]
 8024624:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8024628:	6918      	ldr	r0, [r3, #16]
 802462a:	f001 f8ed 	bl	8025808 <__hi0bits>
 802462e:	f1c0 0020 	rsb	r0, r0, #32
 8024632:	9b05      	ldr	r3, [sp, #20]
 8024634:	4418      	add	r0, r3
 8024636:	f010 001f 	ands.w	r0, r0, #31
 802463a:	f000 8092 	beq.w	8024762 <_dtoa_r+0x8da>
 802463e:	f1c0 0320 	rsb	r3, r0, #32
 8024642:	2b04      	cmp	r3, #4
 8024644:	f340 808a 	ble.w	802475c <_dtoa_r+0x8d4>
 8024648:	f1c0 001c 	rsb	r0, r0, #28
 802464c:	9b04      	ldr	r3, [sp, #16]
 802464e:	4403      	add	r3, r0
 8024650:	9304      	str	r3, [sp, #16]
 8024652:	9b05      	ldr	r3, [sp, #20]
 8024654:	4403      	add	r3, r0
 8024656:	4405      	add	r5, r0
 8024658:	9305      	str	r3, [sp, #20]
 802465a:	9b04      	ldr	r3, [sp, #16]
 802465c:	2b00      	cmp	r3, #0
 802465e:	dd07      	ble.n	8024670 <_dtoa_r+0x7e8>
 8024660:	ee18 1a10 	vmov	r1, s16
 8024664:	461a      	mov	r2, r3
 8024666:	4620      	mov	r0, r4
 8024668:	f001 fa1e 	bl	8025aa8 <__lshift>
 802466c:	ee08 0a10 	vmov	s16, r0
 8024670:	9b05      	ldr	r3, [sp, #20]
 8024672:	2b00      	cmp	r3, #0
 8024674:	dd05      	ble.n	8024682 <_dtoa_r+0x7fa>
 8024676:	4631      	mov	r1, r6
 8024678:	461a      	mov	r2, r3
 802467a:	4620      	mov	r0, r4
 802467c:	f001 fa14 	bl	8025aa8 <__lshift>
 8024680:	4606      	mov	r6, r0
 8024682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8024684:	2b00      	cmp	r3, #0
 8024686:	d06e      	beq.n	8024766 <_dtoa_r+0x8de>
 8024688:	ee18 0a10 	vmov	r0, s16
 802468c:	4631      	mov	r1, r6
 802468e:	f001 fa7b 	bl	8025b88 <__mcmp>
 8024692:	2800      	cmp	r0, #0
 8024694:	da67      	bge.n	8024766 <_dtoa_r+0x8de>
 8024696:	9b00      	ldr	r3, [sp, #0]
 8024698:	3b01      	subs	r3, #1
 802469a:	ee18 1a10 	vmov	r1, s16
 802469e:	9300      	str	r3, [sp, #0]
 80246a0:	220a      	movs	r2, #10
 80246a2:	2300      	movs	r3, #0
 80246a4:	4620      	mov	r0, r4
 80246a6:	f001 f869 	bl	802577c <__multadd>
 80246aa:	9b08      	ldr	r3, [sp, #32]
 80246ac:	ee08 0a10 	vmov	s16, r0
 80246b0:	2b00      	cmp	r3, #0
 80246b2:	f000 81b0 	beq.w	8024a16 <_dtoa_r+0xb8e>
 80246b6:	2300      	movs	r3, #0
 80246b8:	4639      	mov	r1, r7
 80246ba:	220a      	movs	r2, #10
 80246bc:	4620      	mov	r0, r4
 80246be:	f001 f85d 	bl	802577c <__multadd>
 80246c2:	9b02      	ldr	r3, [sp, #8]
 80246c4:	2b00      	cmp	r3, #0
 80246c6:	4607      	mov	r7, r0
 80246c8:	f300 808e 	bgt.w	80247e8 <_dtoa_r+0x960>
 80246cc:	9b06      	ldr	r3, [sp, #24]
 80246ce:	2b02      	cmp	r3, #2
 80246d0:	dc51      	bgt.n	8024776 <_dtoa_r+0x8ee>
 80246d2:	e089      	b.n	80247e8 <_dtoa_r+0x960>
 80246d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80246d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80246da:	e74b      	b.n	8024574 <_dtoa_r+0x6ec>
 80246dc:	9b03      	ldr	r3, [sp, #12]
 80246de:	1e5e      	subs	r6, r3, #1
 80246e0:	9b07      	ldr	r3, [sp, #28]
 80246e2:	42b3      	cmp	r3, r6
 80246e4:	bfbf      	itttt	lt
 80246e6:	9b07      	ldrlt	r3, [sp, #28]
 80246e8:	9607      	strlt	r6, [sp, #28]
 80246ea:	1af2      	sublt	r2, r6, r3
 80246ec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80246ee:	bfb6      	itet	lt
 80246f0:	189b      	addlt	r3, r3, r2
 80246f2:	1b9e      	subge	r6, r3, r6
 80246f4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80246f6:	9b03      	ldr	r3, [sp, #12]
 80246f8:	bfb8      	it	lt
 80246fa:	2600      	movlt	r6, #0
 80246fc:	2b00      	cmp	r3, #0
 80246fe:	bfb7      	itett	lt
 8024700:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8024704:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8024708:	1a9d      	sublt	r5, r3, r2
 802470a:	2300      	movlt	r3, #0
 802470c:	e734      	b.n	8024578 <_dtoa_r+0x6f0>
 802470e:	9e07      	ldr	r6, [sp, #28]
 8024710:	9d04      	ldr	r5, [sp, #16]
 8024712:	9f08      	ldr	r7, [sp, #32]
 8024714:	e73b      	b.n	802458e <_dtoa_r+0x706>
 8024716:	9a07      	ldr	r2, [sp, #28]
 8024718:	e767      	b.n	80245ea <_dtoa_r+0x762>
 802471a:	9b06      	ldr	r3, [sp, #24]
 802471c:	2b01      	cmp	r3, #1
 802471e:	dc18      	bgt.n	8024752 <_dtoa_r+0x8ca>
 8024720:	f1ba 0f00 	cmp.w	sl, #0
 8024724:	d115      	bne.n	8024752 <_dtoa_r+0x8ca>
 8024726:	f3cb 0313 	ubfx	r3, fp, #0, #20
 802472a:	b993      	cbnz	r3, 8024752 <_dtoa_r+0x8ca>
 802472c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8024730:	0d1b      	lsrs	r3, r3, #20
 8024732:	051b      	lsls	r3, r3, #20
 8024734:	b183      	cbz	r3, 8024758 <_dtoa_r+0x8d0>
 8024736:	9b04      	ldr	r3, [sp, #16]
 8024738:	3301      	adds	r3, #1
 802473a:	9304      	str	r3, [sp, #16]
 802473c:	9b05      	ldr	r3, [sp, #20]
 802473e:	3301      	adds	r3, #1
 8024740:	9305      	str	r3, [sp, #20]
 8024742:	f04f 0801 	mov.w	r8, #1
 8024746:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024748:	2b00      	cmp	r3, #0
 802474a:	f47f af6a 	bne.w	8024622 <_dtoa_r+0x79a>
 802474e:	2001      	movs	r0, #1
 8024750:	e76f      	b.n	8024632 <_dtoa_r+0x7aa>
 8024752:	f04f 0800 	mov.w	r8, #0
 8024756:	e7f6      	b.n	8024746 <_dtoa_r+0x8be>
 8024758:	4698      	mov	r8, r3
 802475a:	e7f4      	b.n	8024746 <_dtoa_r+0x8be>
 802475c:	f43f af7d 	beq.w	802465a <_dtoa_r+0x7d2>
 8024760:	4618      	mov	r0, r3
 8024762:	301c      	adds	r0, #28
 8024764:	e772      	b.n	802464c <_dtoa_r+0x7c4>
 8024766:	9b03      	ldr	r3, [sp, #12]
 8024768:	2b00      	cmp	r3, #0
 802476a:	dc37      	bgt.n	80247dc <_dtoa_r+0x954>
 802476c:	9b06      	ldr	r3, [sp, #24]
 802476e:	2b02      	cmp	r3, #2
 8024770:	dd34      	ble.n	80247dc <_dtoa_r+0x954>
 8024772:	9b03      	ldr	r3, [sp, #12]
 8024774:	9302      	str	r3, [sp, #8]
 8024776:	9b02      	ldr	r3, [sp, #8]
 8024778:	b96b      	cbnz	r3, 8024796 <_dtoa_r+0x90e>
 802477a:	4631      	mov	r1, r6
 802477c:	2205      	movs	r2, #5
 802477e:	4620      	mov	r0, r4
 8024780:	f000 fffc 	bl	802577c <__multadd>
 8024784:	4601      	mov	r1, r0
 8024786:	4606      	mov	r6, r0
 8024788:	ee18 0a10 	vmov	r0, s16
 802478c:	f001 f9fc 	bl	8025b88 <__mcmp>
 8024790:	2800      	cmp	r0, #0
 8024792:	f73f adba 	bgt.w	802430a <_dtoa_r+0x482>
 8024796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8024798:	9d01      	ldr	r5, [sp, #4]
 802479a:	43db      	mvns	r3, r3
 802479c:	9300      	str	r3, [sp, #0]
 802479e:	f04f 0800 	mov.w	r8, #0
 80247a2:	4631      	mov	r1, r6
 80247a4:	4620      	mov	r0, r4
 80247a6:	f000 ffe0 	bl	802576a <_Bfree>
 80247aa:	2f00      	cmp	r7, #0
 80247ac:	f43f aea4 	beq.w	80244f8 <_dtoa_r+0x670>
 80247b0:	f1b8 0f00 	cmp.w	r8, #0
 80247b4:	d005      	beq.n	80247c2 <_dtoa_r+0x93a>
 80247b6:	45b8      	cmp	r8, r7
 80247b8:	d003      	beq.n	80247c2 <_dtoa_r+0x93a>
 80247ba:	4641      	mov	r1, r8
 80247bc:	4620      	mov	r0, r4
 80247be:	f000 ffd4 	bl	802576a <_Bfree>
 80247c2:	4639      	mov	r1, r7
 80247c4:	4620      	mov	r0, r4
 80247c6:	f000 ffd0 	bl	802576a <_Bfree>
 80247ca:	e695      	b.n	80244f8 <_dtoa_r+0x670>
 80247cc:	2600      	movs	r6, #0
 80247ce:	4637      	mov	r7, r6
 80247d0:	e7e1      	b.n	8024796 <_dtoa_r+0x90e>
 80247d2:	9700      	str	r7, [sp, #0]
 80247d4:	4637      	mov	r7, r6
 80247d6:	e598      	b.n	802430a <_dtoa_r+0x482>
 80247d8:	40240000 	.word	0x40240000
 80247dc:	9b08      	ldr	r3, [sp, #32]
 80247de:	2b00      	cmp	r3, #0
 80247e0:	f000 80c9 	beq.w	8024976 <_dtoa_r+0xaee>
 80247e4:	9b03      	ldr	r3, [sp, #12]
 80247e6:	9302      	str	r3, [sp, #8]
 80247e8:	2d00      	cmp	r5, #0
 80247ea:	dd05      	ble.n	80247f8 <_dtoa_r+0x970>
 80247ec:	4639      	mov	r1, r7
 80247ee:	462a      	mov	r2, r5
 80247f0:	4620      	mov	r0, r4
 80247f2:	f001 f959 	bl	8025aa8 <__lshift>
 80247f6:	4607      	mov	r7, r0
 80247f8:	f1b8 0f00 	cmp.w	r8, #0
 80247fc:	d05a      	beq.n	80248b4 <_dtoa_r+0xa2c>
 80247fe:	6879      	ldr	r1, [r7, #4]
 8024800:	4620      	mov	r0, r4
 8024802:	f000 ff8d 	bl	8025720 <_Balloc>
 8024806:	4605      	mov	r5, r0
 8024808:	b920      	cbnz	r0, 8024814 <_dtoa_r+0x98c>
 802480a:	4b87      	ldr	r3, [pc, #540]	; (8024a28 <_dtoa_r+0xba0>)
 802480c:	4602      	mov	r2, r0
 802480e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8024812:	e477      	b.n	8024104 <_dtoa_r+0x27c>
 8024814:	693a      	ldr	r2, [r7, #16]
 8024816:	3202      	adds	r2, #2
 8024818:	0092      	lsls	r2, r2, #2
 802481a:	f107 010c 	add.w	r1, r7, #12
 802481e:	300c      	adds	r0, #12
 8024820:	f7fc fd08 	bl	8021234 <memcpy>
 8024824:	2201      	movs	r2, #1
 8024826:	4629      	mov	r1, r5
 8024828:	4620      	mov	r0, r4
 802482a:	f001 f93d 	bl	8025aa8 <__lshift>
 802482e:	9b01      	ldr	r3, [sp, #4]
 8024830:	f103 0901 	add.w	r9, r3, #1
 8024834:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8024838:	4413      	add	r3, r2
 802483a:	9305      	str	r3, [sp, #20]
 802483c:	f00a 0301 	and.w	r3, sl, #1
 8024840:	46b8      	mov	r8, r7
 8024842:	9304      	str	r3, [sp, #16]
 8024844:	4607      	mov	r7, r0
 8024846:	4631      	mov	r1, r6
 8024848:	ee18 0a10 	vmov	r0, s16
 802484c:	f7ff fa8e 	bl	8023d6c <quorem>
 8024850:	4641      	mov	r1, r8
 8024852:	9002      	str	r0, [sp, #8]
 8024854:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8024858:	ee18 0a10 	vmov	r0, s16
 802485c:	f001 f994 	bl	8025b88 <__mcmp>
 8024860:	463a      	mov	r2, r7
 8024862:	9003      	str	r0, [sp, #12]
 8024864:	4631      	mov	r1, r6
 8024866:	4620      	mov	r0, r4
 8024868:	f001 f9aa 	bl	8025bc0 <__mdiff>
 802486c:	68c2      	ldr	r2, [r0, #12]
 802486e:	f109 3bff 	add.w	fp, r9, #4294967295
 8024872:	4605      	mov	r5, r0
 8024874:	bb02      	cbnz	r2, 80248b8 <_dtoa_r+0xa30>
 8024876:	4601      	mov	r1, r0
 8024878:	ee18 0a10 	vmov	r0, s16
 802487c:	f001 f984 	bl	8025b88 <__mcmp>
 8024880:	4602      	mov	r2, r0
 8024882:	4629      	mov	r1, r5
 8024884:	4620      	mov	r0, r4
 8024886:	9207      	str	r2, [sp, #28]
 8024888:	f000 ff6f 	bl	802576a <_Bfree>
 802488c:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8024890:	ea43 0102 	orr.w	r1, r3, r2
 8024894:	9b04      	ldr	r3, [sp, #16]
 8024896:	430b      	orrs	r3, r1
 8024898:	464d      	mov	r5, r9
 802489a:	d10f      	bne.n	80248bc <_dtoa_r+0xa34>
 802489c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80248a0:	d02a      	beq.n	80248f8 <_dtoa_r+0xa70>
 80248a2:	9b03      	ldr	r3, [sp, #12]
 80248a4:	2b00      	cmp	r3, #0
 80248a6:	dd02      	ble.n	80248ae <_dtoa_r+0xa26>
 80248a8:	9b02      	ldr	r3, [sp, #8]
 80248aa:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80248ae:	f88b a000 	strb.w	sl, [fp]
 80248b2:	e776      	b.n	80247a2 <_dtoa_r+0x91a>
 80248b4:	4638      	mov	r0, r7
 80248b6:	e7ba      	b.n	802482e <_dtoa_r+0x9a6>
 80248b8:	2201      	movs	r2, #1
 80248ba:	e7e2      	b.n	8024882 <_dtoa_r+0x9fa>
 80248bc:	9b03      	ldr	r3, [sp, #12]
 80248be:	2b00      	cmp	r3, #0
 80248c0:	db04      	blt.n	80248cc <_dtoa_r+0xa44>
 80248c2:	9906      	ldr	r1, [sp, #24]
 80248c4:	430b      	orrs	r3, r1
 80248c6:	9904      	ldr	r1, [sp, #16]
 80248c8:	430b      	orrs	r3, r1
 80248ca:	d122      	bne.n	8024912 <_dtoa_r+0xa8a>
 80248cc:	2a00      	cmp	r2, #0
 80248ce:	ddee      	ble.n	80248ae <_dtoa_r+0xa26>
 80248d0:	ee18 1a10 	vmov	r1, s16
 80248d4:	2201      	movs	r2, #1
 80248d6:	4620      	mov	r0, r4
 80248d8:	f001 f8e6 	bl	8025aa8 <__lshift>
 80248dc:	4631      	mov	r1, r6
 80248de:	ee08 0a10 	vmov	s16, r0
 80248e2:	f001 f951 	bl	8025b88 <__mcmp>
 80248e6:	2800      	cmp	r0, #0
 80248e8:	dc03      	bgt.n	80248f2 <_dtoa_r+0xa6a>
 80248ea:	d1e0      	bne.n	80248ae <_dtoa_r+0xa26>
 80248ec:	f01a 0f01 	tst.w	sl, #1
 80248f0:	d0dd      	beq.n	80248ae <_dtoa_r+0xa26>
 80248f2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80248f6:	d1d7      	bne.n	80248a8 <_dtoa_r+0xa20>
 80248f8:	2339      	movs	r3, #57	; 0x39
 80248fa:	f88b 3000 	strb.w	r3, [fp]
 80248fe:	462b      	mov	r3, r5
 8024900:	461d      	mov	r5, r3
 8024902:	3b01      	subs	r3, #1
 8024904:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8024908:	2a39      	cmp	r2, #57	; 0x39
 802490a:	d071      	beq.n	80249f0 <_dtoa_r+0xb68>
 802490c:	3201      	adds	r2, #1
 802490e:	701a      	strb	r2, [r3, #0]
 8024910:	e747      	b.n	80247a2 <_dtoa_r+0x91a>
 8024912:	2a00      	cmp	r2, #0
 8024914:	dd07      	ble.n	8024926 <_dtoa_r+0xa9e>
 8024916:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 802491a:	d0ed      	beq.n	80248f8 <_dtoa_r+0xa70>
 802491c:	f10a 0301 	add.w	r3, sl, #1
 8024920:	f88b 3000 	strb.w	r3, [fp]
 8024924:	e73d      	b.n	80247a2 <_dtoa_r+0x91a>
 8024926:	9b05      	ldr	r3, [sp, #20]
 8024928:	f809 ac01 	strb.w	sl, [r9, #-1]
 802492c:	4599      	cmp	r9, r3
 802492e:	d047      	beq.n	80249c0 <_dtoa_r+0xb38>
 8024930:	ee18 1a10 	vmov	r1, s16
 8024934:	2300      	movs	r3, #0
 8024936:	220a      	movs	r2, #10
 8024938:	4620      	mov	r0, r4
 802493a:	f000 ff1f 	bl	802577c <__multadd>
 802493e:	45b8      	cmp	r8, r7
 8024940:	ee08 0a10 	vmov	s16, r0
 8024944:	f04f 0300 	mov.w	r3, #0
 8024948:	f04f 020a 	mov.w	r2, #10
 802494c:	4641      	mov	r1, r8
 802494e:	4620      	mov	r0, r4
 8024950:	d106      	bne.n	8024960 <_dtoa_r+0xad8>
 8024952:	f000 ff13 	bl	802577c <__multadd>
 8024956:	4680      	mov	r8, r0
 8024958:	4607      	mov	r7, r0
 802495a:	f109 0901 	add.w	r9, r9, #1
 802495e:	e772      	b.n	8024846 <_dtoa_r+0x9be>
 8024960:	f000 ff0c 	bl	802577c <__multadd>
 8024964:	4639      	mov	r1, r7
 8024966:	4680      	mov	r8, r0
 8024968:	2300      	movs	r3, #0
 802496a:	220a      	movs	r2, #10
 802496c:	4620      	mov	r0, r4
 802496e:	f000 ff05 	bl	802577c <__multadd>
 8024972:	4607      	mov	r7, r0
 8024974:	e7f1      	b.n	802495a <_dtoa_r+0xad2>
 8024976:	9b03      	ldr	r3, [sp, #12]
 8024978:	9302      	str	r3, [sp, #8]
 802497a:	9d01      	ldr	r5, [sp, #4]
 802497c:	ee18 0a10 	vmov	r0, s16
 8024980:	4631      	mov	r1, r6
 8024982:	f7ff f9f3 	bl	8023d6c <quorem>
 8024986:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 802498a:	9b01      	ldr	r3, [sp, #4]
 802498c:	f805 ab01 	strb.w	sl, [r5], #1
 8024990:	1aea      	subs	r2, r5, r3
 8024992:	9b02      	ldr	r3, [sp, #8]
 8024994:	4293      	cmp	r3, r2
 8024996:	dd09      	ble.n	80249ac <_dtoa_r+0xb24>
 8024998:	ee18 1a10 	vmov	r1, s16
 802499c:	2300      	movs	r3, #0
 802499e:	220a      	movs	r2, #10
 80249a0:	4620      	mov	r0, r4
 80249a2:	f000 feeb 	bl	802577c <__multadd>
 80249a6:	ee08 0a10 	vmov	s16, r0
 80249aa:	e7e7      	b.n	802497c <_dtoa_r+0xaf4>
 80249ac:	9b02      	ldr	r3, [sp, #8]
 80249ae:	2b00      	cmp	r3, #0
 80249b0:	bfc8      	it	gt
 80249b2:	461d      	movgt	r5, r3
 80249b4:	9b01      	ldr	r3, [sp, #4]
 80249b6:	bfd8      	it	le
 80249b8:	2501      	movle	r5, #1
 80249ba:	441d      	add	r5, r3
 80249bc:	f04f 0800 	mov.w	r8, #0
 80249c0:	ee18 1a10 	vmov	r1, s16
 80249c4:	2201      	movs	r2, #1
 80249c6:	4620      	mov	r0, r4
 80249c8:	f001 f86e 	bl	8025aa8 <__lshift>
 80249cc:	4631      	mov	r1, r6
 80249ce:	ee08 0a10 	vmov	s16, r0
 80249d2:	f001 f8d9 	bl	8025b88 <__mcmp>
 80249d6:	2800      	cmp	r0, #0
 80249d8:	dc91      	bgt.n	80248fe <_dtoa_r+0xa76>
 80249da:	d102      	bne.n	80249e2 <_dtoa_r+0xb5a>
 80249dc:	f01a 0f01 	tst.w	sl, #1
 80249e0:	d18d      	bne.n	80248fe <_dtoa_r+0xa76>
 80249e2:	462b      	mov	r3, r5
 80249e4:	461d      	mov	r5, r3
 80249e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80249ea:	2a30      	cmp	r2, #48	; 0x30
 80249ec:	d0fa      	beq.n	80249e4 <_dtoa_r+0xb5c>
 80249ee:	e6d8      	b.n	80247a2 <_dtoa_r+0x91a>
 80249f0:	9a01      	ldr	r2, [sp, #4]
 80249f2:	429a      	cmp	r2, r3
 80249f4:	d184      	bne.n	8024900 <_dtoa_r+0xa78>
 80249f6:	9b00      	ldr	r3, [sp, #0]
 80249f8:	3301      	adds	r3, #1
 80249fa:	9300      	str	r3, [sp, #0]
 80249fc:	2331      	movs	r3, #49	; 0x31
 80249fe:	7013      	strb	r3, [r2, #0]
 8024a00:	e6cf      	b.n	80247a2 <_dtoa_r+0x91a>
 8024a02:	4b0a      	ldr	r3, [pc, #40]	; (8024a2c <_dtoa_r+0xba4>)
 8024a04:	f7ff ba97 	b.w	8023f36 <_dtoa_r+0xae>
 8024a08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8024a0a:	2b00      	cmp	r3, #0
 8024a0c:	f47f aa7b 	bne.w	8023f06 <_dtoa_r+0x7e>
 8024a10:	4b07      	ldr	r3, [pc, #28]	; (8024a30 <_dtoa_r+0xba8>)
 8024a12:	f7ff ba90 	b.w	8023f36 <_dtoa_r+0xae>
 8024a16:	9b02      	ldr	r3, [sp, #8]
 8024a18:	2b00      	cmp	r3, #0
 8024a1a:	dcae      	bgt.n	802497a <_dtoa_r+0xaf2>
 8024a1c:	9b06      	ldr	r3, [sp, #24]
 8024a1e:	2b02      	cmp	r3, #2
 8024a20:	f73f aea9 	bgt.w	8024776 <_dtoa_r+0x8ee>
 8024a24:	e7a9      	b.n	802497a <_dtoa_r+0xaf2>
 8024a26:	bf00      	nop
 8024a28:	08072f5d 	.word	0x08072f5d
 8024a2c:	08072f0e 	.word	0x08072f0e
 8024a30:	08072f54 	.word	0x08072f54

08024a34 <__errno>:
 8024a34:	4b01      	ldr	r3, [pc, #4]	; (8024a3c <__errno+0x8>)
 8024a36:	6818      	ldr	r0, [r3, #0]
 8024a38:	4770      	bx	lr
 8024a3a:	bf00      	nop
 8024a3c:	200095a4 	.word	0x200095a4

08024a40 <__sflush_r>:
 8024a40:	898b      	ldrh	r3, [r1, #12]
 8024a42:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8024a46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024a4a:	4605      	mov	r5, r0
 8024a4c:	0718      	lsls	r0, r3, #28
 8024a4e:	460c      	mov	r4, r1
 8024a50:	d45f      	bmi.n	8024b12 <__sflush_r+0xd2>
 8024a52:	684b      	ldr	r3, [r1, #4]
 8024a54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8024a58:	2b00      	cmp	r3, #0
 8024a5a:	818a      	strh	r2, [r1, #12]
 8024a5c:	dc05      	bgt.n	8024a6a <__sflush_r+0x2a>
 8024a5e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8024a60:	2b00      	cmp	r3, #0
 8024a62:	dc02      	bgt.n	8024a6a <__sflush_r+0x2a>
 8024a64:	2000      	movs	r0, #0
 8024a66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024a6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8024a6c:	2e00      	cmp	r6, #0
 8024a6e:	d0f9      	beq.n	8024a64 <__sflush_r+0x24>
 8024a70:	2300      	movs	r3, #0
 8024a72:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8024a76:	682f      	ldr	r7, [r5, #0]
 8024a78:	602b      	str	r3, [r5, #0]
 8024a7a:	d036      	beq.n	8024aea <__sflush_r+0xaa>
 8024a7c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8024a7e:	89a3      	ldrh	r3, [r4, #12]
 8024a80:	075a      	lsls	r2, r3, #29
 8024a82:	d505      	bpl.n	8024a90 <__sflush_r+0x50>
 8024a84:	6863      	ldr	r3, [r4, #4]
 8024a86:	1ac0      	subs	r0, r0, r3
 8024a88:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8024a8a:	b10b      	cbz	r3, 8024a90 <__sflush_r+0x50>
 8024a8c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8024a8e:	1ac0      	subs	r0, r0, r3
 8024a90:	2300      	movs	r3, #0
 8024a92:	4602      	mov	r2, r0
 8024a94:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8024a96:	69e1      	ldr	r1, [r4, #28]
 8024a98:	4628      	mov	r0, r5
 8024a9a:	47b0      	blx	r6
 8024a9c:	1c43      	adds	r3, r0, #1
 8024a9e:	89a3      	ldrh	r3, [r4, #12]
 8024aa0:	d106      	bne.n	8024ab0 <__sflush_r+0x70>
 8024aa2:	6829      	ldr	r1, [r5, #0]
 8024aa4:	291d      	cmp	r1, #29
 8024aa6:	d830      	bhi.n	8024b0a <__sflush_r+0xca>
 8024aa8:	4a2b      	ldr	r2, [pc, #172]	; (8024b58 <__sflush_r+0x118>)
 8024aaa:	40ca      	lsrs	r2, r1
 8024aac:	07d6      	lsls	r6, r2, #31
 8024aae:	d52c      	bpl.n	8024b0a <__sflush_r+0xca>
 8024ab0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8024ab4:	b21b      	sxth	r3, r3
 8024ab6:	2200      	movs	r2, #0
 8024ab8:	6062      	str	r2, [r4, #4]
 8024aba:	04d9      	lsls	r1, r3, #19
 8024abc:	6922      	ldr	r2, [r4, #16]
 8024abe:	81a3      	strh	r3, [r4, #12]
 8024ac0:	6022      	str	r2, [r4, #0]
 8024ac2:	d504      	bpl.n	8024ace <__sflush_r+0x8e>
 8024ac4:	1c42      	adds	r2, r0, #1
 8024ac6:	d101      	bne.n	8024acc <__sflush_r+0x8c>
 8024ac8:	682b      	ldr	r3, [r5, #0]
 8024aca:	b903      	cbnz	r3, 8024ace <__sflush_r+0x8e>
 8024acc:	6520      	str	r0, [r4, #80]	; 0x50
 8024ace:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8024ad0:	602f      	str	r7, [r5, #0]
 8024ad2:	2900      	cmp	r1, #0
 8024ad4:	d0c6      	beq.n	8024a64 <__sflush_r+0x24>
 8024ad6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8024ada:	4299      	cmp	r1, r3
 8024adc:	d002      	beq.n	8024ae4 <__sflush_r+0xa4>
 8024ade:	4628      	mov	r0, r5
 8024ae0:	f000 f938 	bl	8024d54 <_free_r>
 8024ae4:	2000      	movs	r0, #0
 8024ae6:	6320      	str	r0, [r4, #48]	; 0x30
 8024ae8:	e7bd      	b.n	8024a66 <__sflush_r+0x26>
 8024aea:	69e1      	ldr	r1, [r4, #28]
 8024aec:	2301      	movs	r3, #1
 8024aee:	4628      	mov	r0, r5
 8024af0:	47b0      	blx	r6
 8024af2:	1c41      	adds	r1, r0, #1
 8024af4:	d1c3      	bne.n	8024a7e <__sflush_r+0x3e>
 8024af6:	682b      	ldr	r3, [r5, #0]
 8024af8:	2b00      	cmp	r3, #0
 8024afa:	d0c0      	beq.n	8024a7e <__sflush_r+0x3e>
 8024afc:	2b1d      	cmp	r3, #29
 8024afe:	d001      	beq.n	8024b04 <__sflush_r+0xc4>
 8024b00:	2b16      	cmp	r3, #22
 8024b02:	d101      	bne.n	8024b08 <__sflush_r+0xc8>
 8024b04:	602f      	str	r7, [r5, #0]
 8024b06:	e7ad      	b.n	8024a64 <__sflush_r+0x24>
 8024b08:	89a3      	ldrh	r3, [r4, #12]
 8024b0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8024b0e:	81a3      	strh	r3, [r4, #12]
 8024b10:	e7a9      	b.n	8024a66 <__sflush_r+0x26>
 8024b12:	690f      	ldr	r7, [r1, #16]
 8024b14:	2f00      	cmp	r7, #0
 8024b16:	d0a5      	beq.n	8024a64 <__sflush_r+0x24>
 8024b18:	079b      	lsls	r3, r3, #30
 8024b1a:	680e      	ldr	r6, [r1, #0]
 8024b1c:	bf08      	it	eq
 8024b1e:	694b      	ldreq	r3, [r1, #20]
 8024b20:	600f      	str	r7, [r1, #0]
 8024b22:	bf18      	it	ne
 8024b24:	2300      	movne	r3, #0
 8024b26:	eba6 0807 	sub.w	r8, r6, r7
 8024b2a:	608b      	str	r3, [r1, #8]
 8024b2c:	f1b8 0f00 	cmp.w	r8, #0
 8024b30:	dd98      	ble.n	8024a64 <__sflush_r+0x24>
 8024b32:	69e1      	ldr	r1, [r4, #28]
 8024b34:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8024b36:	4643      	mov	r3, r8
 8024b38:	463a      	mov	r2, r7
 8024b3a:	4628      	mov	r0, r5
 8024b3c:	47b0      	blx	r6
 8024b3e:	2800      	cmp	r0, #0
 8024b40:	dc06      	bgt.n	8024b50 <__sflush_r+0x110>
 8024b42:	89a3      	ldrh	r3, [r4, #12]
 8024b44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8024b48:	81a3      	strh	r3, [r4, #12]
 8024b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8024b4e:	e78a      	b.n	8024a66 <__sflush_r+0x26>
 8024b50:	4407      	add	r7, r0
 8024b52:	eba8 0800 	sub.w	r8, r8, r0
 8024b56:	e7e9      	b.n	8024b2c <__sflush_r+0xec>
 8024b58:	20400001 	.word	0x20400001

08024b5c <_fflush_r>:
 8024b5c:	b538      	push	{r3, r4, r5, lr}
 8024b5e:	460c      	mov	r4, r1
 8024b60:	4605      	mov	r5, r0
 8024b62:	b118      	cbz	r0, 8024b6c <_fflush_r+0x10>
 8024b64:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8024b66:	b90b      	cbnz	r3, 8024b6c <_fflush_r+0x10>
 8024b68:	f000 f864 	bl	8024c34 <__sinit>
 8024b6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024b70:	b1bb      	cbz	r3, 8024ba2 <_fflush_r+0x46>
 8024b72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8024b74:	07d0      	lsls	r0, r2, #31
 8024b76:	d404      	bmi.n	8024b82 <_fflush_r+0x26>
 8024b78:	0599      	lsls	r1, r3, #22
 8024b7a:	d402      	bmi.n	8024b82 <_fflush_r+0x26>
 8024b7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024b7e:	f000 fb19 	bl	80251b4 <__retarget_lock_acquire_recursive>
 8024b82:	4628      	mov	r0, r5
 8024b84:	4621      	mov	r1, r4
 8024b86:	f7ff ff5b 	bl	8024a40 <__sflush_r>
 8024b8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8024b8c:	07da      	lsls	r2, r3, #31
 8024b8e:	4605      	mov	r5, r0
 8024b90:	d405      	bmi.n	8024b9e <_fflush_r+0x42>
 8024b92:	89a3      	ldrh	r3, [r4, #12]
 8024b94:	059b      	lsls	r3, r3, #22
 8024b96:	d402      	bmi.n	8024b9e <_fflush_r+0x42>
 8024b98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8024b9a:	f000 fb0c 	bl	80251b6 <__retarget_lock_release_recursive>
 8024b9e:	4628      	mov	r0, r5
 8024ba0:	bd38      	pop	{r3, r4, r5, pc}
 8024ba2:	461d      	mov	r5, r3
 8024ba4:	e7fb      	b.n	8024b9e <_fflush_r+0x42>
	...

08024ba8 <std>:
 8024ba8:	2300      	movs	r3, #0
 8024baa:	b510      	push	{r4, lr}
 8024bac:	4604      	mov	r4, r0
 8024bae:	e9c0 3300 	strd	r3, r3, [r0]
 8024bb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8024bb6:	6083      	str	r3, [r0, #8]
 8024bb8:	8181      	strh	r1, [r0, #12]
 8024bba:	6643      	str	r3, [r0, #100]	; 0x64
 8024bbc:	81c2      	strh	r2, [r0, #14]
 8024bbe:	6183      	str	r3, [r0, #24]
 8024bc0:	4619      	mov	r1, r3
 8024bc2:	2208      	movs	r2, #8
 8024bc4:	305c      	adds	r0, #92	; 0x5c
 8024bc6:	f7fc fb5d 	bl	8021284 <memset>
 8024bca:	4b07      	ldr	r3, [pc, #28]	; (8024be8 <std+0x40>)
 8024bcc:	6223      	str	r3, [r4, #32]
 8024bce:	4b07      	ldr	r3, [pc, #28]	; (8024bec <std+0x44>)
 8024bd0:	6263      	str	r3, [r4, #36]	; 0x24
 8024bd2:	4b07      	ldr	r3, [pc, #28]	; (8024bf0 <std+0x48>)
 8024bd4:	62a3      	str	r3, [r4, #40]	; 0x28
 8024bd6:	4b07      	ldr	r3, [pc, #28]	; (8024bf4 <std+0x4c>)
 8024bd8:	61e4      	str	r4, [r4, #28]
 8024bda:	62e3      	str	r3, [r4, #44]	; 0x2c
 8024bdc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8024be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8024be4:	f000 bae4 	b.w	80251b0 <__retarget_lock_init_recursive>
 8024be8:	08026165 	.word	0x08026165
 8024bec:	08026187 	.word	0x08026187
 8024bf0:	080261bf 	.word	0x080261bf
 8024bf4:	080261e3 	.word	0x080261e3

08024bf8 <_cleanup_r>:
 8024bf8:	4901      	ldr	r1, [pc, #4]	; (8024c00 <_cleanup_r+0x8>)
 8024bfa:	f000 bab5 	b.w	8025168 <_fwalk_reent>
 8024bfe:	bf00      	nop
 8024c00:	08026ea1 	.word	0x08026ea1

08024c04 <__sfp_lock_acquire>:
 8024c04:	4801      	ldr	r0, [pc, #4]	; (8024c0c <__sfp_lock_acquire+0x8>)
 8024c06:	f000 bad5 	b.w	80251b4 <__retarget_lock_acquire_recursive>
 8024c0a:	bf00      	nop
 8024c0c:	20021f8e 	.word	0x20021f8e

08024c10 <__sfp_lock_release>:
 8024c10:	4801      	ldr	r0, [pc, #4]	; (8024c18 <__sfp_lock_release+0x8>)
 8024c12:	f000 bad0 	b.w	80251b6 <__retarget_lock_release_recursive>
 8024c16:	bf00      	nop
 8024c18:	20021f8e 	.word	0x20021f8e

08024c1c <__sinit_lock_acquire>:
 8024c1c:	4801      	ldr	r0, [pc, #4]	; (8024c24 <__sinit_lock_acquire+0x8>)
 8024c1e:	f000 bac9 	b.w	80251b4 <__retarget_lock_acquire_recursive>
 8024c22:	bf00      	nop
 8024c24:	20021f8f 	.word	0x20021f8f

08024c28 <__sinit_lock_release>:
 8024c28:	4801      	ldr	r0, [pc, #4]	; (8024c30 <__sinit_lock_release+0x8>)
 8024c2a:	f000 bac4 	b.w	80251b6 <__retarget_lock_release_recursive>
 8024c2e:	bf00      	nop
 8024c30:	20021f8f 	.word	0x20021f8f

08024c34 <__sinit>:
 8024c34:	b510      	push	{r4, lr}
 8024c36:	4604      	mov	r4, r0
 8024c38:	f7ff fff0 	bl	8024c1c <__sinit_lock_acquire>
 8024c3c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8024c3e:	b11a      	cbz	r2, 8024c48 <__sinit+0x14>
 8024c40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8024c44:	f7ff bff0 	b.w	8024c28 <__sinit_lock_release>
 8024c48:	4b0d      	ldr	r3, [pc, #52]	; (8024c80 <__sinit+0x4c>)
 8024c4a:	63e3      	str	r3, [r4, #60]	; 0x3c
 8024c4c:	2303      	movs	r3, #3
 8024c4e:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8024c52:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8024c56:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8024c5a:	6860      	ldr	r0, [r4, #4]
 8024c5c:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8024c60:	2104      	movs	r1, #4
 8024c62:	f7ff ffa1 	bl	8024ba8 <std>
 8024c66:	68a0      	ldr	r0, [r4, #8]
 8024c68:	2201      	movs	r2, #1
 8024c6a:	2109      	movs	r1, #9
 8024c6c:	f7ff ff9c 	bl	8024ba8 <std>
 8024c70:	68e0      	ldr	r0, [r4, #12]
 8024c72:	2202      	movs	r2, #2
 8024c74:	2112      	movs	r1, #18
 8024c76:	f7ff ff97 	bl	8024ba8 <std>
 8024c7a:	2301      	movs	r3, #1
 8024c7c:	63a3      	str	r3, [r4, #56]	; 0x38
 8024c7e:	e7df      	b.n	8024c40 <__sinit+0xc>
 8024c80:	08024bf9 	.word	0x08024bf9

08024c84 <__libc_fini_array>:
 8024c84:	b538      	push	{r3, r4, r5, lr}
 8024c86:	4d07      	ldr	r5, [pc, #28]	; (8024ca4 <__libc_fini_array+0x20>)
 8024c88:	4c07      	ldr	r4, [pc, #28]	; (8024ca8 <__libc_fini_array+0x24>)
 8024c8a:	1b64      	subs	r4, r4, r5
 8024c8c:	10a4      	asrs	r4, r4, #2
 8024c8e:	b91c      	cbnz	r4, 8024c98 <__libc_fini_array+0x14>
 8024c90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8024c94:	f002 baf8 	b.w	8027288 <_fini>
 8024c98:	3c01      	subs	r4, #1
 8024c9a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8024c9e:	4798      	blx	r3
 8024ca0:	e7f5      	b.n	8024c8e <__libc_fini_array+0xa>
 8024ca2:	bf00      	nop
 8024ca4:	0807319c 	.word	0x0807319c
 8024ca8:	080731a0 	.word	0x080731a0

08024cac <_malloc_trim_r>:
 8024cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024cb0:	4606      	mov	r6, r0
 8024cb2:	2008      	movs	r0, #8
 8024cb4:	460c      	mov	r4, r1
 8024cb6:	f001 fb26 	bl	8026306 <sysconf>
 8024cba:	4f23      	ldr	r7, [pc, #140]	; (8024d48 <_malloc_trim_r+0x9c>)
 8024cbc:	4680      	mov	r8, r0
 8024cbe:	4630      	mov	r0, r6
 8024cc0:	f000 fd22 	bl	8025708 <__malloc_lock>
 8024cc4:	68bb      	ldr	r3, [r7, #8]
 8024cc6:	685d      	ldr	r5, [r3, #4]
 8024cc8:	f025 0503 	bic.w	r5, r5, #3
 8024ccc:	1b2c      	subs	r4, r5, r4
 8024cce:	3c11      	subs	r4, #17
 8024cd0:	4444      	add	r4, r8
 8024cd2:	fbb4 f4f8 	udiv	r4, r4, r8
 8024cd6:	3c01      	subs	r4, #1
 8024cd8:	fb08 f404 	mul.w	r4, r8, r4
 8024cdc:	45a0      	cmp	r8, r4
 8024cde:	dd05      	ble.n	8024cec <_malloc_trim_r+0x40>
 8024ce0:	4630      	mov	r0, r6
 8024ce2:	f000 fd17 	bl	8025714 <__malloc_unlock>
 8024ce6:	2000      	movs	r0, #0
 8024ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024cec:	2100      	movs	r1, #0
 8024cee:	4630      	mov	r0, r6
 8024cf0:	f001 fa28 	bl	8026144 <_sbrk_r>
 8024cf4:	68bb      	ldr	r3, [r7, #8]
 8024cf6:	442b      	add	r3, r5
 8024cf8:	4298      	cmp	r0, r3
 8024cfa:	d1f1      	bne.n	8024ce0 <_malloc_trim_r+0x34>
 8024cfc:	4261      	negs	r1, r4
 8024cfe:	4630      	mov	r0, r6
 8024d00:	f001 fa20 	bl	8026144 <_sbrk_r>
 8024d04:	3001      	adds	r0, #1
 8024d06:	d110      	bne.n	8024d2a <_malloc_trim_r+0x7e>
 8024d08:	2100      	movs	r1, #0
 8024d0a:	4630      	mov	r0, r6
 8024d0c:	f001 fa1a 	bl	8026144 <_sbrk_r>
 8024d10:	68ba      	ldr	r2, [r7, #8]
 8024d12:	1a83      	subs	r3, r0, r2
 8024d14:	2b0f      	cmp	r3, #15
 8024d16:	dde3      	ble.n	8024ce0 <_malloc_trim_r+0x34>
 8024d18:	490c      	ldr	r1, [pc, #48]	; (8024d4c <_malloc_trim_r+0xa0>)
 8024d1a:	6809      	ldr	r1, [r1, #0]
 8024d1c:	1a40      	subs	r0, r0, r1
 8024d1e:	490c      	ldr	r1, [pc, #48]	; (8024d50 <_malloc_trim_r+0xa4>)
 8024d20:	f043 0301 	orr.w	r3, r3, #1
 8024d24:	6008      	str	r0, [r1, #0]
 8024d26:	6053      	str	r3, [r2, #4]
 8024d28:	e7da      	b.n	8024ce0 <_malloc_trim_r+0x34>
 8024d2a:	68bb      	ldr	r3, [r7, #8]
 8024d2c:	4a08      	ldr	r2, [pc, #32]	; (8024d50 <_malloc_trim_r+0xa4>)
 8024d2e:	1b2d      	subs	r5, r5, r4
 8024d30:	f045 0501 	orr.w	r5, r5, #1
 8024d34:	605d      	str	r5, [r3, #4]
 8024d36:	6813      	ldr	r3, [r2, #0]
 8024d38:	4630      	mov	r0, r6
 8024d3a:	1b1b      	subs	r3, r3, r4
 8024d3c:	6013      	str	r3, [r2, #0]
 8024d3e:	f000 fce9 	bl	8025714 <__malloc_unlock>
 8024d42:	2001      	movs	r0, #1
 8024d44:	e7d0      	b.n	8024ce8 <_malloc_trim_r+0x3c>
 8024d46:	bf00      	nop
 8024d48:	200099d4 	.word	0x200099d4
 8024d4c:	20009ddc 	.word	0x20009ddc
 8024d50:	20021f90 	.word	0x20021f90

08024d54 <_free_r>:
 8024d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024d56:	4605      	mov	r5, r0
 8024d58:	460f      	mov	r7, r1
 8024d5a:	2900      	cmp	r1, #0
 8024d5c:	f000 80b1 	beq.w	8024ec2 <_free_r+0x16e>
 8024d60:	f000 fcd2 	bl	8025708 <__malloc_lock>
 8024d64:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8024d68:	4856      	ldr	r0, [pc, #344]	; (8024ec4 <_free_r+0x170>)
 8024d6a:	f022 0401 	bic.w	r4, r2, #1
 8024d6e:	f1a7 0308 	sub.w	r3, r7, #8
 8024d72:	eb03 0c04 	add.w	ip, r3, r4
 8024d76:	6881      	ldr	r1, [r0, #8]
 8024d78:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8024d7c:	4561      	cmp	r1, ip
 8024d7e:	f026 0603 	bic.w	r6, r6, #3
 8024d82:	f002 0201 	and.w	r2, r2, #1
 8024d86:	d11b      	bne.n	8024dc0 <_free_r+0x6c>
 8024d88:	4434      	add	r4, r6
 8024d8a:	b93a      	cbnz	r2, 8024d9c <_free_r+0x48>
 8024d8c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8024d90:	1a9b      	subs	r3, r3, r2
 8024d92:	4414      	add	r4, r2
 8024d94:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8024d98:	60ca      	str	r2, [r1, #12]
 8024d9a:	6091      	str	r1, [r2, #8]
 8024d9c:	f044 0201 	orr.w	r2, r4, #1
 8024da0:	605a      	str	r2, [r3, #4]
 8024da2:	6083      	str	r3, [r0, #8]
 8024da4:	4b48      	ldr	r3, [pc, #288]	; (8024ec8 <_free_r+0x174>)
 8024da6:	681b      	ldr	r3, [r3, #0]
 8024da8:	42a3      	cmp	r3, r4
 8024daa:	d804      	bhi.n	8024db6 <_free_r+0x62>
 8024dac:	4b47      	ldr	r3, [pc, #284]	; (8024ecc <_free_r+0x178>)
 8024dae:	4628      	mov	r0, r5
 8024db0:	6819      	ldr	r1, [r3, #0]
 8024db2:	f7ff ff7b 	bl	8024cac <_malloc_trim_r>
 8024db6:	4628      	mov	r0, r5
 8024db8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8024dbc:	f000 bcaa 	b.w	8025714 <__malloc_unlock>
 8024dc0:	f8cc 6004 	str.w	r6, [ip, #4]
 8024dc4:	2a00      	cmp	r2, #0
 8024dc6:	d138      	bne.n	8024e3a <_free_r+0xe6>
 8024dc8:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8024dcc:	1a5b      	subs	r3, r3, r1
 8024dce:	440c      	add	r4, r1
 8024dd0:	6899      	ldr	r1, [r3, #8]
 8024dd2:	f100 0708 	add.w	r7, r0, #8
 8024dd6:	42b9      	cmp	r1, r7
 8024dd8:	d031      	beq.n	8024e3e <_free_r+0xea>
 8024dda:	68df      	ldr	r7, [r3, #12]
 8024ddc:	60cf      	str	r7, [r1, #12]
 8024dde:	60b9      	str	r1, [r7, #8]
 8024de0:	eb0c 0106 	add.w	r1, ip, r6
 8024de4:	6849      	ldr	r1, [r1, #4]
 8024de6:	07c9      	lsls	r1, r1, #31
 8024de8:	d40b      	bmi.n	8024e02 <_free_r+0xae>
 8024dea:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8024dee:	4434      	add	r4, r6
 8024df0:	bb3a      	cbnz	r2, 8024e42 <_free_r+0xee>
 8024df2:	4e37      	ldr	r6, [pc, #220]	; (8024ed0 <_free_r+0x17c>)
 8024df4:	42b1      	cmp	r1, r6
 8024df6:	d124      	bne.n	8024e42 <_free_r+0xee>
 8024df8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8024dfc:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8024e00:	2201      	movs	r2, #1
 8024e02:	f044 0101 	orr.w	r1, r4, #1
 8024e06:	6059      	str	r1, [r3, #4]
 8024e08:	511c      	str	r4, [r3, r4]
 8024e0a:	2a00      	cmp	r2, #0
 8024e0c:	d1d3      	bne.n	8024db6 <_free_r+0x62>
 8024e0e:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8024e12:	d21b      	bcs.n	8024e4c <_free_r+0xf8>
 8024e14:	0961      	lsrs	r1, r4, #5
 8024e16:	08e2      	lsrs	r2, r4, #3
 8024e18:	2401      	movs	r4, #1
 8024e1a:	408c      	lsls	r4, r1
 8024e1c:	6841      	ldr	r1, [r0, #4]
 8024e1e:	3201      	adds	r2, #1
 8024e20:	430c      	orrs	r4, r1
 8024e22:	6044      	str	r4, [r0, #4]
 8024e24:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8024e28:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8024e2c:	3908      	subs	r1, #8
 8024e2e:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8024e32:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8024e36:	60e3      	str	r3, [r4, #12]
 8024e38:	e7bd      	b.n	8024db6 <_free_r+0x62>
 8024e3a:	2200      	movs	r2, #0
 8024e3c:	e7d0      	b.n	8024de0 <_free_r+0x8c>
 8024e3e:	2201      	movs	r2, #1
 8024e40:	e7ce      	b.n	8024de0 <_free_r+0x8c>
 8024e42:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8024e46:	60ce      	str	r6, [r1, #12]
 8024e48:	60b1      	str	r1, [r6, #8]
 8024e4a:	e7da      	b.n	8024e02 <_free_r+0xae>
 8024e4c:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8024e50:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8024e54:	d214      	bcs.n	8024e80 <_free_r+0x12c>
 8024e56:	09a2      	lsrs	r2, r4, #6
 8024e58:	3238      	adds	r2, #56	; 0x38
 8024e5a:	1c51      	adds	r1, r2, #1
 8024e5c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8024e60:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8024e64:	428e      	cmp	r6, r1
 8024e66:	d125      	bne.n	8024eb4 <_free_r+0x160>
 8024e68:	2401      	movs	r4, #1
 8024e6a:	1092      	asrs	r2, r2, #2
 8024e6c:	fa04 f202 	lsl.w	r2, r4, r2
 8024e70:	6844      	ldr	r4, [r0, #4]
 8024e72:	4322      	orrs	r2, r4
 8024e74:	6042      	str	r2, [r0, #4]
 8024e76:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8024e7a:	60b3      	str	r3, [r6, #8]
 8024e7c:	60cb      	str	r3, [r1, #12]
 8024e7e:	e79a      	b.n	8024db6 <_free_r+0x62>
 8024e80:	2a14      	cmp	r2, #20
 8024e82:	d801      	bhi.n	8024e88 <_free_r+0x134>
 8024e84:	325b      	adds	r2, #91	; 0x5b
 8024e86:	e7e8      	b.n	8024e5a <_free_r+0x106>
 8024e88:	2a54      	cmp	r2, #84	; 0x54
 8024e8a:	d802      	bhi.n	8024e92 <_free_r+0x13e>
 8024e8c:	0b22      	lsrs	r2, r4, #12
 8024e8e:	326e      	adds	r2, #110	; 0x6e
 8024e90:	e7e3      	b.n	8024e5a <_free_r+0x106>
 8024e92:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8024e96:	d802      	bhi.n	8024e9e <_free_r+0x14a>
 8024e98:	0be2      	lsrs	r2, r4, #15
 8024e9a:	3277      	adds	r2, #119	; 0x77
 8024e9c:	e7dd      	b.n	8024e5a <_free_r+0x106>
 8024e9e:	f240 5154 	movw	r1, #1364	; 0x554
 8024ea2:	428a      	cmp	r2, r1
 8024ea4:	bf9a      	itte	ls
 8024ea6:	0ca2      	lsrls	r2, r4, #18
 8024ea8:	327c      	addls	r2, #124	; 0x7c
 8024eaa:	227e      	movhi	r2, #126	; 0x7e
 8024eac:	e7d5      	b.n	8024e5a <_free_r+0x106>
 8024eae:	6889      	ldr	r1, [r1, #8]
 8024eb0:	428e      	cmp	r6, r1
 8024eb2:	d004      	beq.n	8024ebe <_free_r+0x16a>
 8024eb4:	684a      	ldr	r2, [r1, #4]
 8024eb6:	f022 0203 	bic.w	r2, r2, #3
 8024eba:	42a2      	cmp	r2, r4
 8024ebc:	d8f7      	bhi.n	8024eae <_free_r+0x15a>
 8024ebe:	68ce      	ldr	r6, [r1, #12]
 8024ec0:	e7d9      	b.n	8024e76 <_free_r+0x122>
 8024ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024ec4:	200099d4 	.word	0x200099d4
 8024ec8:	20009de0 	.word	0x20009de0
 8024ecc:	20021fc0 	.word	0x20021fc0
 8024ed0:	200099dc 	.word	0x200099dc

08024ed4 <__sfvwrite_r>:
 8024ed4:	6893      	ldr	r3, [r2, #8]
 8024ed6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024eda:	4606      	mov	r6, r0
 8024edc:	460c      	mov	r4, r1
 8024ede:	4690      	mov	r8, r2
 8024ee0:	b91b      	cbnz	r3, 8024eea <__sfvwrite_r+0x16>
 8024ee2:	2000      	movs	r0, #0
 8024ee4:	b003      	add	sp, #12
 8024ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024eea:	898b      	ldrh	r3, [r1, #12]
 8024eec:	0718      	lsls	r0, r3, #28
 8024eee:	d550      	bpl.n	8024f92 <__sfvwrite_r+0xbe>
 8024ef0:	690b      	ldr	r3, [r1, #16]
 8024ef2:	2b00      	cmp	r3, #0
 8024ef4:	d04d      	beq.n	8024f92 <__sfvwrite_r+0xbe>
 8024ef6:	89a3      	ldrh	r3, [r4, #12]
 8024ef8:	f8d8 7000 	ldr.w	r7, [r8]
 8024efc:	f013 0902 	ands.w	r9, r3, #2
 8024f00:	d16c      	bne.n	8024fdc <__sfvwrite_r+0x108>
 8024f02:	f013 0301 	ands.w	r3, r3, #1
 8024f06:	f000 809c 	beq.w	8025042 <__sfvwrite_r+0x16e>
 8024f0a:	4648      	mov	r0, r9
 8024f0c:	46ca      	mov	sl, r9
 8024f0e:	46cb      	mov	fp, r9
 8024f10:	f1bb 0f00 	cmp.w	fp, #0
 8024f14:	f000 8103 	beq.w	802511e <__sfvwrite_r+0x24a>
 8024f18:	b950      	cbnz	r0, 8024f30 <__sfvwrite_r+0x5c>
 8024f1a:	465a      	mov	r2, fp
 8024f1c:	210a      	movs	r1, #10
 8024f1e:	4650      	mov	r0, sl
 8024f20:	f7db f96e 	bl	8000200 <memchr>
 8024f24:	2800      	cmp	r0, #0
 8024f26:	f000 80ff 	beq.w	8025128 <__sfvwrite_r+0x254>
 8024f2a:	3001      	adds	r0, #1
 8024f2c:	eba0 090a 	sub.w	r9, r0, sl
 8024f30:	6820      	ldr	r0, [r4, #0]
 8024f32:	6921      	ldr	r1, [r4, #16]
 8024f34:	6963      	ldr	r3, [r4, #20]
 8024f36:	45d9      	cmp	r9, fp
 8024f38:	464a      	mov	r2, r9
 8024f3a:	bf28      	it	cs
 8024f3c:	465a      	movcs	r2, fp
 8024f3e:	4288      	cmp	r0, r1
 8024f40:	f240 80f5 	bls.w	802512e <__sfvwrite_r+0x25a>
 8024f44:	68a5      	ldr	r5, [r4, #8]
 8024f46:	441d      	add	r5, r3
 8024f48:	42aa      	cmp	r2, r5
 8024f4a:	f340 80f0 	ble.w	802512e <__sfvwrite_r+0x25a>
 8024f4e:	4651      	mov	r1, sl
 8024f50:	462a      	mov	r2, r5
 8024f52:	f7fc f97d 	bl	8021250 <memmove>
 8024f56:	6823      	ldr	r3, [r4, #0]
 8024f58:	442b      	add	r3, r5
 8024f5a:	6023      	str	r3, [r4, #0]
 8024f5c:	4621      	mov	r1, r4
 8024f5e:	4630      	mov	r0, r6
 8024f60:	f7ff fdfc 	bl	8024b5c <_fflush_r>
 8024f64:	2800      	cmp	r0, #0
 8024f66:	d167      	bne.n	8025038 <__sfvwrite_r+0x164>
 8024f68:	ebb9 0905 	subs.w	r9, r9, r5
 8024f6c:	f040 80f7 	bne.w	802515e <__sfvwrite_r+0x28a>
 8024f70:	4621      	mov	r1, r4
 8024f72:	4630      	mov	r0, r6
 8024f74:	f7ff fdf2 	bl	8024b5c <_fflush_r>
 8024f78:	2800      	cmp	r0, #0
 8024f7a:	d15d      	bne.n	8025038 <__sfvwrite_r+0x164>
 8024f7c:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8024f80:	44aa      	add	sl, r5
 8024f82:	ebab 0b05 	sub.w	fp, fp, r5
 8024f86:	1b55      	subs	r5, r2, r5
 8024f88:	f8c8 5008 	str.w	r5, [r8, #8]
 8024f8c:	2d00      	cmp	r5, #0
 8024f8e:	d1bf      	bne.n	8024f10 <__sfvwrite_r+0x3c>
 8024f90:	e7a7      	b.n	8024ee2 <__sfvwrite_r+0xe>
 8024f92:	4621      	mov	r1, r4
 8024f94:	4630      	mov	r0, r6
 8024f96:	f7fe fe81 	bl	8023c9c <__swsetup_r>
 8024f9a:	2800      	cmp	r0, #0
 8024f9c:	d0ab      	beq.n	8024ef6 <__sfvwrite_r+0x22>
 8024f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8024fa2:	e79f      	b.n	8024ee4 <__sfvwrite_r+0x10>
 8024fa4:	e9d7 b900 	ldrd	fp, r9, [r7]
 8024fa8:	3708      	adds	r7, #8
 8024faa:	f1b9 0f00 	cmp.w	r9, #0
 8024fae:	d0f9      	beq.n	8024fa4 <__sfvwrite_r+0xd0>
 8024fb0:	45d1      	cmp	r9, sl
 8024fb2:	464b      	mov	r3, r9
 8024fb4:	69e1      	ldr	r1, [r4, #28]
 8024fb6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8024fb8:	bf28      	it	cs
 8024fba:	4653      	movcs	r3, sl
 8024fbc:	465a      	mov	r2, fp
 8024fbe:	4630      	mov	r0, r6
 8024fc0:	47a8      	blx	r5
 8024fc2:	2800      	cmp	r0, #0
 8024fc4:	dd38      	ble.n	8025038 <__sfvwrite_r+0x164>
 8024fc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8024fca:	4483      	add	fp, r0
 8024fcc:	eba9 0900 	sub.w	r9, r9, r0
 8024fd0:	1a18      	subs	r0, r3, r0
 8024fd2:	f8c8 0008 	str.w	r0, [r8, #8]
 8024fd6:	2800      	cmp	r0, #0
 8024fd8:	d1e7      	bne.n	8024faa <__sfvwrite_r+0xd6>
 8024fda:	e782      	b.n	8024ee2 <__sfvwrite_r+0xe>
 8024fdc:	f04f 0b00 	mov.w	fp, #0
 8024fe0:	f8df a180 	ldr.w	sl, [pc, #384]	; 8025164 <__sfvwrite_r+0x290>
 8024fe4:	46d9      	mov	r9, fp
 8024fe6:	e7e0      	b.n	8024faa <__sfvwrite_r+0xd6>
 8024fe8:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8024fec:	3708      	adds	r7, #8
 8024fee:	f1ba 0f00 	cmp.w	sl, #0
 8024ff2:	d0f9      	beq.n	8024fe8 <__sfvwrite_r+0x114>
 8024ff4:	89a3      	ldrh	r3, [r4, #12]
 8024ff6:	6820      	ldr	r0, [r4, #0]
 8024ff8:	68a2      	ldr	r2, [r4, #8]
 8024ffa:	0599      	lsls	r1, r3, #22
 8024ffc:	d563      	bpl.n	80250c6 <__sfvwrite_r+0x1f2>
 8024ffe:	4552      	cmp	r2, sl
 8025000:	d836      	bhi.n	8025070 <__sfvwrite_r+0x19c>
 8025002:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8025006:	d033      	beq.n	8025070 <__sfvwrite_r+0x19c>
 8025008:	6921      	ldr	r1, [r4, #16]
 802500a:	6965      	ldr	r5, [r4, #20]
 802500c:	eba0 0b01 	sub.w	fp, r0, r1
 8025010:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8025014:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8025018:	f10b 0201 	add.w	r2, fp, #1
 802501c:	106d      	asrs	r5, r5, #1
 802501e:	4452      	add	r2, sl
 8025020:	4295      	cmp	r5, r2
 8025022:	bf38      	it	cc
 8025024:	4615      	movcc	r5, r2
 8025026:	055b      	lsls	r3, r3, #21
 8025028:	d53d      	bpl.n	80250a6 <__sfvwrite_r+0x1d2>
 802502a:	4629      	mov	r1, r5
 802502c:	4630      	mov	r0, r6
 802502e:	f000 f92f 	bl	8025290 <_malloc_r>
 8025032:	b948      	cbnz	r0, 8025048 <__sfvwrite_r+0x174>
 8025034:	230c      	movs	r3, #12
 8025036:	6033      	str	r3, [r6, #0]
 8025038:	89a3      	ldrh	r3, [r4, #12]
 802503a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802503e:	81a3      	strh	r3, [r4, #12]
 8025040:	e7ad      	b.n	8024f9e <__sfvwrite_r+0xca>
 8025042:	4699      	mov	r9, r3
 8025044:	469a      	mov	sl, r3
 8025046:	e7d2      	b.n	8024fee <__sfvwrite_r+0x11a>
 8025048:	465a      	mov	r2, fp
 802504a:	6921      	ldr	r1, [r4, #16]
 802504c:	9001      	str	r0, [sp, #4]
 802504e:	f7fc f8f1 	bl	8021234 <memcpy>
 8025052:	89a2      	ldrh	r2, [r4, #12]
 8025054:	9b01      	ldr	r3, [sp, #4]
 8025056:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 802505a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802505e:	81a2      	strh	r2, [r4, #12]
 8025060:	6123      	str	r3, [r4, #16]
 8025062:	6165      	str	r5, [r4, #20]
 8025064:	445b      	add	r3, fp
 8025066:	eba5 050b 	sub.w	r5, r5, fp
 802506a:	6023      	str	r3, [r4, #0]
 802506c:	4652      	mov	r2, sl
 802506e:	60a5      	str	r5, [r4, #8]
 8025070:	4552      	cmp	r2, sl
 8025072:	bf28      	it	cs
 8025074:	4652      	movcs	r2, sl
 8025076:	6820      	ldr	r0, [r4, #0]
 8025078:	9201      	str	r2, [sp, #4]
 802507a:	4649      	mov	r1, r9
 802507c:	f7fc f8e8 	bl	8021250 <memmove>
 8025080:	68a3      	ldr	r3, [r4, #8]
 8025082:	9a01      	ldr	r2, [sp, #4]
 8025084:	1a9b      	subs	r3, r3, r2
 8025086:	60a3      	str	r3, [r4, #8]
 8025088:	6823      	ldr	r3, [r4, #0]
 802508a:	441a      	add	r2, r3
 802508c:	4655      	mov	r5, sl
 802508e:	6022      	str	r2, [r4, #0]
 8025090:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8025094:	44a9      	add	r9, r5
 8025096:	ebaa 0a05 	sub.w	sl, sl, r5
 802509a:	1b45      	subs	r5, r0, r5
 802509c:	f8c8 5008 	str.w	r5, [r8, #8]
 80250a0:	2d00      	cmp	r5, #0
 80250a2:	d1a4      	bne.n	8024fee <__sfvwrite_r+0x11a>
 80250a4:	e71d      	b.n	8024ee2 <__sfvwrite_r+0xe>
 80250a6:	462a      	mov	r2, r5
 80250a8:	4630      	mov	r0, r6
 80250aa:	f000 fe6f 	bl	8025d8c <_realloc_r>
 80250ae:	4603      	mov	r3, r0
 80250b0:	2800      	cmp	r0, #0
 80250b2:	d1d5      	bne.n	8025060 <__sfvwrite_r+0x18c>
 80250b4:	6921      	ldr	r1, [r4, #16]
 80250b6:	4630      	mov	r0, r6
 80250b8:	f7ff fe4c 	bl	8024d54 <_free_r>
 80250bc:	89a3      	ldrh	r3, [r4, #12]
 80250be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80250c2:	81a3      	strh	r3, [r4, #12]
 80250c4:	e7b6      	b.n	8025034 <__sfvwrite_r+0x160>
 80250c6:	6923      	ldr	r3, [r4, #16]
 80250c8:	4283      	cmp	r3, r0
 80250ca:	d302      	bcc.n	80250d2 <__sfvwrite_r+0x1fe>
 80250cc:	6961      	ldr	r1, [r4, #20]
 80250ce:	4551      	cmp	r1, sl
 80250d0:	d915      	bls.n	80250fe <__sfvwrite_r+0x22a>
 80250d2:	4552      	cmp	r2, sl
 80250d4:	bf28      	it	cs
 80250d6:	4652      	movcs	r2, sl
 80250d8:	4649      	mov	r1, r9
 80250da:	4615      	mov	r5, r2
 80250dc:	f7fc f8b8 	bl	8021250 <memmove>
 80250e0:	68a3      	ldr	r3, [r4, #8]
 80250e2:	6822      	ldr	r2, [r4, #0]
 80250e4:	1b5b      	subs	r3, r3, r5
 80250e6:	442a      	add	r2, r5
 80250e8:	60a3      	str	r3, [r4, #8]
 80250ea:	6022      	str	r2, [r4, #0]
 80250ec:	2b00      	cmp	r3, #0
 80250ee:	d1cf      	bne.n	8025090 <__sfvwrite_r+0x1bc>
 80250f0:	4621      	mov	r1, r4
 80250f2:	4630      	mov	r0, r6
 80250f4:	f7ff fd32 	bl	8024b5c <_fflush_r>
 80250f8:	2800      	cmp	r0, #0
 80250fa:	d0c9      	beq.n	8025090 <__sfvwrite_r+0x1bc>
 80250fc:	e79c      	b.n	8025038 <__sfvwrite_r+0x164>
 80250fe:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8025102:	459a      	cmp	sl, r3
 8025104:	bf38      	it	cc
 8025106:	4653      	movcc	r3, sl
 8025108:	6a65      	ldr	r5, [r4, #36]	; 0x24
 802510a:	fb93 f3f1 	sdiv	r3, r3, r1
 802510e:	464a      	mov	r2, r9
 8025110:	434b      	muls	r3, r1
 8025112:	4630      	mov	r0, r6
 8025114:	69e1      	ldr	r1, [r4, #28]
 8025116:	47a8      	blx	r5
 8025118:	1e05      	subs	r5, r0, #0
 802511a:	dcb9      	bgt.n	8025090 <__sfvwrite_r+0x1bc>
 802511c:	e78c      	b.n	8025038 <__sfvwrite_r+0x164>
 802511e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8025122:	2000      	movs	r0, #0
 8025124:	3708      	adds	r7, #8
 8025126:	e6f3      	b.n	8024f10 <__sfvwrite_r+0x3c>
 8025128:	f10b 0901 	add.w	r9, fp, #1
 802512c:	e700      	b.n	8024f30 <__sfvwrite_r+0x5c>
 802512e:	4293      	cmp	r3, r2
 8025130:	dc08      	bgt.n	8025144 <__sfvwrite_r+0x270>
 8025132:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8025134:	69e1      	ldr	r1, [r4, #28]
 8025136:	4652      	mov	r2, sl
 8025138:	4630      	mov	r0, r6
 802513a:	47a8      	blx	r5
 802513c:	1e05      	subs	r5, r0, #0
 802513e:	f73f af13 	bgt.w	8024f68 <__sfvwrite_r+0x94>
 8025142:	e779      	b.n	8025038 <__sfvwrite_r+0x164>
 8025144:	4651      	mov	r1, sl
 8025146:	9201      	str	r2, [sp, #4]
 8025148:	f7fc f882 	bl	8021250 <memmove>
 802514c:	9a01      	ldr	r2, [sp, #4]
 802514e:	68a3      	ldr	r3, [r4, #8]
 8025150:	1a9b      	subs	r3, r3, r2
 8025152:	60a3      	str	r3, [r4, #8]
 8025154:	6823      	ldr	r3, [r4, #0]
 8025156:	4413      	add	r3, r2
 8025158:	6023      	str	r3, [r4, #0]
 802515a:	4615      	mov	r5, r2
 802515c:	e704      	b.n	8024f68 <__sfvwrite_r+0x94>
 802515e:	2001      	movs	r0, #1
 8025160:	e70c      	b.n	8024f7c <__sfvwrite_r+0xa8>
 8025162:	bf00      	nop
 8025164:	7ffffc00 	.word	0x7ffffc00

08025168 <_fwalk_reent>:
 8025168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802516c:	4606      	mov	r6, r0
 802516e:	4688      	mov	r8, r1
 8025170:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8025174:	2700      	movs	r7, #0
 8025176:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802517a:	f1b9 0901 	subs.w	r9, r9, #1
 802517e:	d505      	bpl.n	802518c <_fwalk_reent+0x24>
 8025180:	6824      	ldr	r4, [r4, #0]
 8025182:	2c00      	cmp	r4, #0
 8025184:	d1f7      	bne.n	8025176 <_fwalk_reent+0xe>
 8025186:	4638      	mov	r0, r7
 8025188:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802518c:	89ab      	ldrh	r3, [r5, #12]
 802518e:	2b01      	cmp	r3, #1
 8025190:	d907      	bls.n	80251a2 <_fwalk_reent+0x3a>
 8025192:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8025196:	3301      	adds	r3, #1
 8025198:	d003      	beq.n	80251a2 <_fwalk_reent+0x3a>
 802519a:	4629      	mov	r1, r5
 802519c:	4630      	mov	r0, r6
 802519e:	47c0      	blx	r8
 80251a0:	4307      	orrs	r7, r0
 80251a2:	3568      	adds	r5, #104	; 0x68
 80251a4:	e7e9      	b.n	802517a <_fwalk_reent+0x12>
	...

080251a8 <_localeconv_r>:
 80251a8:	4800      	ldr	r0, [pc, #0]	; (80251ac <_localeconv_r+0x4>)
 80251aa:	4770      	bx	lr
 80251ac:	20009ed4 	.word	0x20009ed4

080251b0 <__retarget_lock_init_recursive>:
 80251b0:	4770      	bx	lr

080251b2 <__retarget_lock_close_recursive>:
 80251b2:	4770      	bx	lr

080251b4 <__retarget_lock_acquire_recursive>:
 80251b4:	4770      	bx	lr

080251b6 <__retarget_lock_release_recursive>:
 80251b6:	4770      	bx	lr

080251b8 <__swhatbuf_r>:
 80251b8:	b570      	push	{r4, r5, r6, lr}
 80251ba:	460e      	mov	r6, r1
 80251bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80251c0:	2900      	cmp	r1, #0
 80251c2:	b096      	sub	sp, #88	; 0x58
 80251c4:	4614      	mov	r4, r2
 80251c6:	461d      	mov	r5, r3
 80251c8:	da0a      	bge.n	80251e0 <__swhatbuf_r+0x28>
 80251ca:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 80251ce:	2300      	movs	r3, #0
 80251d0:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 80251d4:	602b      	str	r3, [r5, #0]
 80251d6:	d116      	bne.n	8025206 <__swhatbuf_r+0x4e>
 80251d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80251dc:	6023      	str	r3, [r4, #0]
 80251de:	e015      	b.n	802520c <__swhatbuf_r+0x54>
 80251e0:	466a      	mov	r2, sp
 80251e2:	f001 ff33 	bl	802704c <_fstat_r>
 80251e6:	2800      	cmp	r0, #0
 80251e8:	dbef      	blt.n	80251ca <__swhatbuf_r+0x12>
 80251ea:	9a01      	ldr	r2, [sp, #4]
 80251ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80251f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80251f4:	425a      	negs	r2, r3
 80251f6:	415a      	adcs	r2, r3
 80251f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80251fc:	602a      	str	r2, [r5, #0]
 80251fe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8025202:	6023      	str	r3, [r4, #0]
 8025204:	e002      	b.n	802520c <__swhatbuf_r+0x54>
 8025206:	2240      	movs	r2, #64	; 0x40
 8025208:	6022      	str	r2, [r4, #0]
 802520a:	4618      	mov	r0, r3
 802520c:	b016      	add	sp, #88	; 0x58
 802520e:	bd70      	pop	{r4, r5, r6, pc}

08025210 <__smakebuf_r>:
 8025210:	898b      	ldrh	r3, [r1, #12]
 8025212:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8025214:	079d      	lsls	r5, r3, #30
 8025216:	4606      	mov	r6, r0
 8025218:	460c      	mov	r4, r1
 802521a:	d507      	bpl.n	802522c <__smakebuf_r+0x1c>
 802521c:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8025220:	6023      	str	r3, [r4, #0]
 8025222:	6123      	str	r3, [r4, #16]
 8025224:	2301      	movs	r3, #1
 8025226:	6163      	str	r3, [r4, #20]
 8025228:	b002      	add	sp, #8
 802522a:	bd70      	pop	{r4, r5, r6, pc}
 802522c:	ab01      	add	r3, sp, #4
 802522e:	466a      	mov	r2, sp
 8025230:	f7ff ffc2 	bl	80251b8 <__swhatbuf_r>
 8025234:	9900      	ldr	r1, [sp, #0]
 8025236:	4605      	mov	r5, r0
 8025238:	4630      	mov	r0, r6
 802523a:	f000 f829 	bl	8025290 <_malloc_r>
 802523e:	b948      	cbnz	r0, 8025254 <__smakebuf_r+0x44>
 8025240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8025244:	059a      	lsls	r2, r3, #22
 8025246:	d4ef      	bmi.n	8025228 <__smakebuf_r+0x18>
 8025248:	f023 0303 	bic.w	r3, r3, #3
 802524c:	f043 0302 	orr.w	r3, r3, #2
 8025250:	81a3      	strh	r3, [r4, #12]
 8025252:	e7e3      	b.n	802521c <__smakebuf_r+0xc>
 8025254:	4b0d      	ldr	r3, [pc, #52]	; (802528c <__smakebuf_r+0x7c>)
 8025256:	63f3      	str	r3, [r6, #60]	; 0x3c
 8025258:	89a3      	ldrh	r3, [r4, #12]
 802525a:	6020      	str	r0, [r4, #0]
 802525c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8025260:	81a3      	strh	r3, [r4, #12]
 8025262:	9b00      	ldr	r3, [sp, #0]
 8025264:	6163      	str	r3, [r4, #20]
 8025266:	9b01      	ldr	r3, [sp, #4]
 8025268:	6120      	str	r0, [r4, #16]
 802526a:	b15b      	cbz	r3, 8025284 <__smakebuf_r+0x74>
 802526c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8025270:	4630      	mov	r0, r6
 8025272:	f001 fefd 	bl	8027070 <_isatty_r>
 8025276:	b128      	cbz	r0, 8025284 <__smakebuf_r+0x74>
 8025278:	89a3      	ldrh	r3, [r4, #12]
 802527a:	f023 0303 	bic.w	r3, r3, #3
 802527e:	f043 0301 	orr.w	r3, r3, #1
 8025282:	81a3      	strh	r3, [r4, #12]
 8025284:	89a0      	ldrh	r0, [r4, #12]
 8025286:	4305      	orrs	r5, r0
 8025288:	81a5      	strh	r5, [r4, #12]
 802528a:	e7cd      	b.n	8025228 <__smakebuf_r+0x18>
 802528c:	08024bf9 	.word	0x08024bf9

08025290 <_malloc_r>:
 8025290:	f101 030b 	add.w	r3, r1, #11
 8025294:	2b16      	cmp	r3, #22
 8025296:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802529a:	4605      	mov	r5, r0
 802529c:	d906      	bls.n	80252ac <_malloc_r+0x1c>
 802529e:	f033 0707 	bics.w	r7, r3, #7
 80252a2:	d504      	bpl.n	80252ae <_malloc_r+0x1e>
 80252a4:	230c      	movs	r3, #12
 80252a6:	602b      	str	r3, [r5, #0]
 80252a8:	2400      	movs	r4, #0
 80252aa:	e1a5      	b.n	80255f8 <_malloc_r+0x368>
 80252ac:	2710      	movs	r7, #16
 80252ae:	42b9      	cmp	r1, r7
 80252b0:	d8f8      	bhi.n	80252a4 <_malloc_r+0x14>
 80252b2:	4628      	mov	r0, r5
 80252b4:	f000 fa28 	bl	8025708 <__malloc_lock>
 80252b8:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80252bc:	4eb0      	ldr	r6, [pc, #704]	; (8025580 <_malloc_r+0x2f0>)
 80252be:	d237      	bcs.n	8025330 <_malloc_r+0xa0>
 80252c0:	f107 0208 	add.w	r2, r7, #8
 80252c4:	4432      	add	r2, r6
 80252c6:	f1a2 0108 	sub.w	r1, r2, #8
 80252ca:	6854      	ldr	r4, [r2, #4]
 80252cc:	428c      	cmp	r4, r1
 80252ce:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80252d2:	d102      	bne.n	80252da <_malloc_r+0x4a>
 80252d4:	68d4      	ldr	r4, [r2, #12]
 80252d6:	42a2      	cmp	r2, r4
 80252d8:	d010      	beq.n	80252fc <_malloc_r+0x6c>
 80252da:	6863      	ldr	r3, [r4, #4]
 80252dc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80252e0:	f023 0303 	bic.w	r3, r3, #3
 80252e4:	60ca      	str	r2, [r1, #12]
 80252e6:	4423      	add	r3, r4
 80252e8:	6091      	str	r1, [r2, #8]
 80252ea:	685a      	ldr	r2, [r3, #4]
 80252ec:	f042 0201 	orr.w	r2, r2, #1
 80252f0:	605a      	str	r2, [r3, #4]
 80252f2:	4628      	mov	r0, r5
 80252f4:	f000 fa0e 	bl	8025714 <__malloc_unlock>
 80252f8:	3408      	adds	r4, #8
 80252fa:	e17d      	b.n	80255f8 <_malloc_r+0x368>
 80252fc:	3302      	adds	r3, #2
 80252fe:	6934      	ldr	r4, [r6, #16]
 8025300:	49a0      	ldr	r1, [pc, #640]	; (8025584 <_malloc_r+0x2f4>)
 8025302:	428c      	cmp	r4, r1
 8025304:	d077      	beq.n	80253f6 <_malloc_r+0x166>
 8025306:	6862      	ldr	r2, [r4, #4]
 8025308:	f022 0c03 	bic.w	ip, r2, #3
 802530c:	ebac 0007 	sub.w	r0, ip, r7
 8025310:	280f      	cmp	r0, #15
 8025312:	dd48      	ble.n	80253a6 <_malloc_r+0x116>
 8025314:	19e2      	adds	r2, r4, r7
 8025316:	f040 0301 	orr.w	r3, r0, #1
 802531a:	f047 0701 	orr.w	r7, r7, #1
 802531e:	6067      	str	r7, [r4, #4]
 8025320:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8025324:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8025328:	6053      	str	r3, [r2, #4]
 802532a:	f844 000c 	str.w	r0, [r4, ip]
 802532e:	e7e0      	b.n	80252f2 <_malloc_r+0x62>
 8025330:	0a7b      	lsrs	r3, r7, #9
 8025332:	d02a      	beq.n	802538a <_malloc_r+0xfa>
 8025334:	2b04      	cmp	r3, #4
 8025336:	d812      	bhi.n	802535e <_malloc_r+0xce>
 8025338:	09bb      	lsrs	r3, r7, #6
 802533a:	3338      	adds	r3, #56	; 0x38
 802533c:	1c5a      	adds	r2, r3, #1
 802533e:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8025342:	f1a2 0c08 	sub.w	ip, r2, #8
 8025346:	6854      	ldr	r4, [r2, #4]
 8025348:	4564      	cmp	r4, ip
 802534a:	d006      	beq.n	802535a <_malloc_r+0xca>
 802534c:	6862      	ldr	r2, [r4, #4]
 802534e:	f022 0203 	bic.w	r2, r2, #3
 8025352:	1bd0      	subs	r0, r2, r7
 8025354:	280f      	cmp	r0, #15
 8025356:	dd1c      	ble.n	8025392 <_malloc_r+0x102>
 8025358:	3b01      	subs	r3, #1
 802535a:	3301      	adds	r3, #1
 802535c:	e7cf      	b.n	80252fe <_malloc_r+0x6e>
 802535e:	2b14      	cmp	r3, #20
 8025360:	d801      	bhi.n	8025366 <_malloc_r+0xd6>
 8025362:	335b      	adds	r3, #91	; 0x5b
 8025364:	e7ea      	b.n	802533c <_malloc_r+0xac>
 8025366:	2b54      	cmp	r3, #84	; 0x54
 8025368:	d802      	bhi.n	8025370 <_malloc_r+0xe0>
 802536a:	0b3b      	lsrs	r3, r7, #12
 802536c:	336e      	adds	r3, #110	; 0x6e
 802536e:	e7e5      	b.n	802533c <_malloc_r+0xac>
 8025370:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8025374:	d802      	bhi.n	802537c <_malloc_r+0xec>
 8025376:	0bfb      	lsrs	r3, r7, #15
 8025378:	3377      	adds	r3, #119	; 0x77
 802537a:	e7df      	b.n	802533c <_malloc_r+0xac>
 802537c:	f240 5254 	movw	r2, #1364	; 0x554
 8025380:	4293      	cmp	r3, r2
 8025382:	d804      	bhi.n	802538e <_malloc_r+0xfe>
 8025384:	0cbb      	lsrs	r3, r7, #18
 8025386:	337c      	adds	r3, #124	; 0x7c
 8025388:	e7d8      	b.n	802533c <_malloc_r+0xac>
 802538a:	233f      	movs	r3, #63	; 0x3f
 802538c:	e7d6      	b.n	802533c <_malloc_r+0xac>
 802538e:	237e      	movs	r3, #126	; 0x7e
 8025390:	e7d4      	b.n	802533c <_malloc_r+0xac>
 8025392:	2800      	cmp	r0, #0
 8025394:	68e1      	ldr	r1, [r4, #12]
 8025396:	db04      	blt.n	80253a2 <_malloc_r+0x112>
 8025398:	68a3      	ldr	r3, [r4, #8]
 802539a:	60d9      	str	r1, [r3, #12]
 802539c:	608b      	str	r3, [r1, #8]
 802539e:	18a3      	adds	r3, r4, r2
 80253a0:	e7a3      	b.n	80252ea <_malloc_r+0x5a>
 80253a2:	460c      	mov	r4, r1
 80253a4:	e7d0      	b.n	8025348 <_malloc_r+0xb8>
 80253a6:	2800      	cmp	r0, #0
 80253a8:	e9c6 1104 	strd	r1, r1, [r6, #16]
 80253ac:	db07      	blt.n	80253be <_malloc_r+0x12e>
 80253ae:	44a4      	add	ip, r4
 80253b0:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80253b4:	f043 0301 	orr.w	r3, r3, #1
 80253b8:	f8cc 3004 	str.w	r3, [ip, #4]
 80253bc:	e799      	b.n	80252f2 <_malloc_r+0x62>
 80253be:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80253c2:	6870      	ldr	r0, [r6, #4]
 80253c4:	f080 8096 	bcs.w	80254f4 <_malloc_r+0x264>
 80253c8:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80253cc:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80253d0:	f04f 0c01 	mov.w	ip, #1
 80253d4:	3201      	adds	r2, #1
 80253d6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80253da:	ea4c 0000 	orr.w	r0, ip, r0
 80253de:	6070      	str	r0, [r6, #4]
 80253e0:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80253e4:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80253e8:	3808      	subs	r0, #8
 80253ea:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80253ee:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80253f2:	f8cc 400c 	str.w	r4, [ip, #12]
 80253f6:	2001      	movs	r0, #1
 80253f8:	109a      	asrs	r2, r3, #2
 80253fa:	fa00 f202 	lsl.w	r2, r0, r2
 80253fe:	6870      	ldr	r0, [r6, #4]
 8025400:	4290      	cmp	r0, r2
 8025402:	d326      	bcc.n	8025452 <_malloc_r+0x1c2>
 8025404:	4210      	tst	r0, r2
 8025406:	d106      	bne.n	8025416 <_malloc_r+0x186>
 8025408:	f023 0303 	bic.w	r3, r3, #3
 802540c:	0052      	lsls	r2, r2, #1
 802540e:	4210      	tst	r0, r2
 8025410:	f103 0304 	add.w	r3, r3, #4
 8025414:	d0fa      	beq.n	802540c <_malloc_r+0x17c>
 8025416:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 802541a:	46c1      	mov	r9, r8
 802541c:	469e      	mov	lr, r3
 802541e:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8025422:	454c      	cmp	r4, r9
 8025424:	f040 80ba 	bne.w	802559c <_malloc_r+0x30c>
 8025428:	f10e 0e01 	add.w	lr, lr, #1
 802542c:	f01e 0f03 	tst.w	lr, #3
 8025430:	f109 0908 	add.w	r9, r9, #8
 8025434:	d1f3      	bne.n	802541e <_malloc_r+0x18e>
 8025436:	0798      	lsls	r0, r3, #30
 8025438:	f040 80e4 	bne.w	8025604 <_malloc_r+0x374>
 802543c:	6873      	ldr	r3, [r6, #4]
 802543e:	ea23 0302 	bic.w	r3, r3, r2
 8025442:	6073      	str	r3, [r6, #4]
 8025444:	6870      	ldr	r0, [r6, #4]
 8025446:	0052      	lsls	r2, r2, #1
 8025448:	4290      	cmp	r0, r2
 802544a:	d302      	bcc.n	8025452 <_malloc_r+0x1c2>
 802544c:	2a00      	cmp	r2, #0
 802544e:	f040 80e6 	bne.w	802561e <_malloc_r+0x38e>
 8025452:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8025456:	f8da 3004 	ldr.w	r3, [sl, #4]
 802545a:	f023 0903 	bic.w	r9, r3, #3
 802545e:	45b9      	cmp	r9, r7
 8025460:	d304      	bcc.n	802546c <_malloc_r+0x1dc>
 8025462:	eba9 0207 	sub.w	r2, r9, r7
 8025466:	2a0f      	cmp	r2, #15
 8025468:	f300 8142 	bgt.w	80256f0 <_malloc_r+0x460>
 802546c:	4b46      	ldr	r3, [pc, #280]	; (8025588 <_malloc_r+0x2f8>)
 802546e:	6819      	ldr	r1, [r3, #0]
 8025470:	3110      	adds	r1, #16
 8025472:	4439      	add	r1, r7
 8025474:	2008      	movs	r0, #8
 8025476:	9101      	str	r1, [sp, #4]
 8025478:	f000 ff45 	bl	8026306 <sysconf>
 802547c:	4a43      	ldr	r2, [pc, #268]	; (802558c <_malloc_r+0x2fc>)
 802547e:	9901      	ldr	r1, [sp, #4]
 8025480:	6813      	ldr	r3, [r2, #0]
 8025482:	3301      	adds	r3, #1
 8025484:	bf1f      	itttt	ne
 8025486:	f101 31ff 	addne.w	r1, r1, #4294967295
 802548a:	1809      	addne	r1, r1, r0
 802548c:	4243      	negne	r3, r0
 802548e:	4019      	andne	r1, r3
 8025490:	4680      	mov	r8, r0
 8025492:	4628      	mov	r0, r5
 8025494:	9101      	str	r1, [sp, #4]
 8025496:	f000 fe55 	bl	8026144 <_sbrk_r>
 802549a:	1c42      	adds	r2, r0, #1
 802549c:	eb0a 0b09 	add.w	fp, sl, r9
 80254a0:	4604      	mov	r4, r0
 80254a2:	f000 80f8 	beq.w	8025696 <_malloc_r+0x406>
 80254a6:	4583      	cmp	fp, r0
 80254a8:	9901      	ldr	r1, [sp, #4]
 80254aa:	4a38      	ldr	r2, [pc, #224]	; (802558c <_malloc_r+0x2fc>)
 80254ac:	d902      	bls.n	80254b4 <_malloc_r+0x224>
 80254ae:	45b2      	cmp	sl, r6
 80254b0:	f040 80f1 	bne.w	8025696 <_malloc_r+0x406>
 80254b4:	4b36      	ldr	r3, [pc, #216]	; (8025590 <_malloc_r+0x300>)
 80254b6:	6818      	ldr	r0, [r3, #0]
 80254b8:	45a3      	cmp	fp, r4
 80254ba:	eb00 0e01 	add.w	lr, r0, r1
 80254be:	f8c3 e000 	str.w	lr, [r3]
 80254c2:	f108 3cff 	add.w	ip, r8, #4294967295
 80254c6:	f040 80ac 	bne.w	8025622 <_malloc_r+0x392>
 80254ca:	ea1b 0f0c 	tst.w	fp, ip
 80254ce:	f040 80a8 	bne.w	8025622 <_malloc_r+0x392>
 80254d2:	68b2      	ldr	r2, [r6, #8]
 80254d4:	4449      	add	r1, r9
 80254d6:	f041 0101 	orr.w	r1, r1, #1
 80254da:	6051      	str	r1, [r2, #4]
 80254dc:	4a2d      	ldr	r2, [pc, #180]	; (8025594 <_malloc_r+0x304>)
 80254de:	681b      	ldr	r3, [r3, #0]
 80254e0:	6811      	ldr	r1, [r2, #0]
 80254e2:	428b      	cmp	r3, r1
 80254e4:	bf88      	it	hi
 80254e6:	6013      	strhi	r3, [r2, #0]
 80254e8:	4a2b      	ldr	r2, [pc, #172]	; (8025598 <_malloc_r+0x308>)
 80254ea:	6811      	ldr	r1, [r2, #0]
 80254ec:	428b      	cmp	r3, r1
 80254ee:	bf88      	it	hi
 80254f0:	6013      	strhi	r3, [r2, #0]
 80254f2:	e0d0      	b.n	8025696 <_malloc_r+0x406>
 80254f4:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 80254f8:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80254fc:	d218      	bcs.n	8025530 <_malloc_r+0x2a0>
 80254fe:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8025502:	3238      	adds	r2, #56	; 0x38
 8025504:	f102 0e01 	add.w	lr, r2, #1
 8025508:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 802550c:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8025510:	45f0      	cmp	r8, lr
 8025512:	d12b      	bne.n	802556c <_malloc_r+0x2dc>
 8025514:	1092      	asrs	r2, r2, #2
 8025516:	f04f 0c01 	mov.w	ip, #1
 802551a:	fa0c f202 	lsl.w	r2, ip, r2
 802551e:	4310      	orrs	r0, r2
 8025520:	6070      	str	r0, [r6, #4]
 8025522:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8025526:	f8c8 4008 	str.w	r4, [r8, #8]
 802552a:	f8ce 400c 	str.w	r4, [lr, #12]
 802552e:	e762      	b.n	80253f6 <_malloc_r+0x166>
 8025530:	2a14      	cmp	r2, #20
 8025532:	d801      	bhi.n	8025538 <_malloc_r+0x2a8>
 8025534:	325b      	adds	r2, #91	; 0x5b
 8025536:	e7e5      	b.n	8025504 <_malloc_r+0x274>
 8025538:	2a54      	cmp	r2, #84	; 0x54
 802553a:	d803      	bhi.n	8025544 <_malloc_r+0x2b4>
 802553c:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8025540:	326e      	adds	r2, #110	; 0x6e
 8025542:	e7df      	b.n	8025504 <_malloc_r+0x274>
 8025544:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8025548:	d803      	bhi.n	8025552 <_malloc_r+0x2c2>
 802554a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 802554e:	3277      	adds	r2, #119	; 0x77
 8025550:	e7d8      	b.n	8025504 <_malloc_r+0x274>
 8025552:	f240 5e54 	movw	lr, #1364	; 0x554
 8025556:	4572      	cmp	r2, lr
 8025558:	bf9a      	itte	ls
 802555a:	ea4f 429c 	movls.w	r2, ip, lsr #18
 802555e:	327c      	addls	r2, #124	; 0x7c
 8025560:	227e      	movhi	r2, #126	; 0x7e
 8025562:	e7cf      	b.n	8025504 <_malloc_r+0x274>
 8025564:	f8de e008 	ldr.w	lr, [lr, #8]
 8025568:	45f0      	cmp	r8, lr
 802556a:	d005      	beq.n	8025578 <_malloc_r+0x2e8>
 802556c:	f8de 2004 	ldr.w	r2, [lr, #4]
 8025570:	f022 0203 	bic.w	r2, r2, #3
 8025574:	4562      	cmp	r2, ip
 8025576:	d8f5      	bhi.n	8025564 <_malloc_r+0x2d4>
 8025578:	f8de 800c 	ldr.w	r8, [lr, #12]
 802557c:	e7d1      	b.n	8025522 <_malloc_r+0x292>
 802557e:	bf00      	nop
 8025580:	200099d4 	.word	0x200099d4
 8025584:	200099dc 	.word	0x200099dc
 8025588:	20021fc0 	.word	0x20021fc0
 802558c:	20009ddc 	.word	0x20009ddc
 8025590:	20021f90 	.word	0x20021f90
 8025594:	20021fb8 	.word	0x20021fb8
 8025598:	20021fbc 	.word	0x20021fbc
 802559c:	6860      	ldr	r0, [r4, #4]
 802559e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80255a2:	f020 0003 	bic.w	r0, r0, #3
 80255a6:	eba0 0a07 	sub.w	sl, r0, r7
 80255aa:	f1ba 0f0f 	cmp.w	sl, #15
 80255ae:	dd12      	ble.n	80255d6 <_malloc_r+0x346>
 80255b0:	68a3      	ldr	r3, [r4, #8]
 80255b2:	19e2      	adds	r2, r4, r7
 80255b4:	f047 0701 	orr.w	r7, r7, #1
 80255b8:	6067      	str	r7, [r4, #4]
 80255ba:	f8c3 c00c 	str.w	ip, [r3, #12]
 80255be:	f8cc 3008 	str.w	r3, [ip, #8]
 80255c2:	f04a 0301 	orr.w	r3, sl, #1
 80255c6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80255ca:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80255ce:	6053      	str	r3, [r2, #4]
 80255d0:	f844 a000 	str.w	sl, [r4, r0]
 80255d4:	e68d      	b.n	80252f2 <_malloc_r+0x62>
 80255d6:	f1ba 0f00 	cmp.w	sl, #0
 80255da:	db11      	blt.n	8025600 <_malloc_r+0x370>
 80255dc:	4420      	add	r0, r4
 80255de:	6843      	ldr	r3, [r0, #4]
 80255e0:	f043 0301 	orr.w	r3, r3, #1
 80255e4:	6043      	str	r3, [r0, #4]
 80255e6:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80255ea:	4628      	mov	r0, r5
 80255ec:	f8c3 c00c 	str.w	ip, [r3, #12]
 80255f0:	f8cc 3008 	str.w	r3, [ip, #8]
 80255f4:	f000 f88e 	bl	8025714 <__malloc_unlock>
 80255f8:	4620      	mov	r0, r4
 80255fa:	b003      	add	sp, #12
 80255fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025600:	4664      	mov	r4, ip
 8025602:	e70e      	b.n	8025422 <_malloc_r+0x192>
 8025604:	f858 0908 	ldr.w	r0, [r8], #-8
 8025608:	4540      	cmp	r0, r8
 802560a:	f103 33ff 	add.w	r3, r3, #4294967295
 802560e:	f43f af12 	beq.w	8025436 <_malloc_r+0x1a6>
 8025612:	e717      	b.n	8025444 <_malloc_r+0x1b4>
 8025614:	3304      	adds	r3, #4
 8025616:	0052      	lsls	r2, r2, #1
 8025618:	4210      	tst	r0, r2
 802561a:	d0fb      	beq.n	8025614 <_malloc_r+0x384>
 802561c:	e6fb      	b.n	8025416 <_malloc_r+0x186>
 802561e:	4673      	mov	r3, lr
 8025620:	e7fa      	b.n	8025618 <_malloc_r+0x388>
 8025622:	6810      	ldr	r0, [r2, #0]
 8025624:	3001      	adds	r0, #1
 8025626:	bf1b      	ittet	ne
 8025628:	eba4 0b0b 	subne.w	fp, r4, fp
 802562c:	eb0b 020e 	addne.w	r2, fp, lr
 8025630:	6014      	streq	r4, [r2, #0]
 8025632:	601a      	strne	r2, [r3, #0]
 8025634:	f014 0b07 	ands.w	fp, r4, #7
 8025638:	bf1a      	itte	ne
 802563a:	f1cb 0008 	rsbne	r0, fp, #8
 802563e:	1824      	addne	r4, r4, r0
 8025640:	4658      	moveq	r0, fp
 8025642:	1862      	adds	r2, r4, r1
 8025644:	ea02 010c 	and.w	r1, r2, ip
 8025648:	4480      	add	r8, r0
 802564a:	eba8 0801 	sub.w	r8, r8, r1
 802564e:	ea08 080c 	and.w	r8, r8, ip
 8025652:	4641      	mov	r1, r8
 8025654:	4628      	mov	r0, r5
 8025656:	9201      	str	r2, [sp, #4]
 8025658:	f000 fd74 	bl	8026144 <_sbrk_r>
 802565c:	1c43      	adds	r3, r0, #1
 802565e:	9a01      	ldr	r2, [sp, #4]
 8025660:	4b28      	ldr	r3, [pc, #160]	; (8025704 <_malloc_r+0x474>)
 8025662:	d107      	bne.n	8025674 <_malloc_r+0x3e4>
 8025664:	f1bb 0f00 	cmp.w	fp, #0
 8025668:	d023      	beq.n	80256b2 <_malloc_r+0x422>
 802566a:	f1ab 0008 	sub.w	r0, fp, #8
 802566e:	4410      	add	r0, r2
 8025670:	f04f 0800 	mov.w	r8, #0
 8025674:	681a      	ldr	r2, [r3, #0]
 8025676:	60b4      	str	r4, [r6, #8]
 8025678:	1b00      	subs	r0, r0, r4
 802567a:	4440      	add	r0, r8
 802567c:	4442      	add	r2, r8
 802567e:	f040 0001 	orr.w	r0, r0, #1
 8025682:	45b2      	cmp	sl, r6
 8025684:	601a      	str	r2, [r3, #0]
 8025686:	6060      	str	r0, [r4, #4]
 8025688:	f43f af28 	beq.w	80254dc <_malloc_r+0x24c>
 802568c:	f1b9 0f0f 	cmp.w	r9, #15
 8025690:	d812      	bhi.n	80256b8 <_malloc_r+0x428>
 8025692:	2301      	movs	r3, #1
 8025694:	6063      	str	r3, [r4, #4]
 8025696:	68b3      	ldr	r3, [r6, #8]
 8025698:	685b      	ldr	r3, [r3, #4]
 802569a:	f023 0303 	bic.w	r3, r3, #3
 802569e:	42bb      	cmp	r3, r7
 80256a0:	eba3 0207 	sub.w	r2, r3, r7
 80256a4:	d301      	bcc.n	80256aa <_malloc_r+0x41a>
 80256a6:	2a0f      	cmp	r2, #15
 80256a8:	dc22      	bgt.n	80256f0 <_malloc_r+0x460>
 80256aa:	4628      	mov	r0, r5
 80256ac:	f000 f832 	bl	8025714 <__malloc_unlock>
 80256b0:	e5fa      	b.n	80252a8 <_malloc_r+0x18>
 80256b2:	4610      	mov	r0, r2
 80256b4:	46d8      	mov	r8, fp
 80256b6:	e7dd      	b.n	8025674 <_malloc_r+0x3e4>
 80256b8:	f8da 2004 	ldr.w	r2, [sl, #4]
 80256bc:	f1a9 090c 	sub.w	r9, r9, #12
 80256c0:	f029 0907 	bic.w	r9, r9, #7
 80256c4:	f002 0201 	and.w	r2, r2, #1
 80256c8:	ea42 0209 	orr.w	r2, r2, r9
 80256cc:	f8ca 2004 	str.w	r2, [sl, #4]
 80256d0:	2105      	movs	r1, #5
 80256d2:	eb0a 0209 	add.w	r2, sl, r9
 80256d6:	f1b9 0f0f 	cmp.w	r9, #15
 80256da:	e9c2 1101 	strd	r1, r1, [r2, #4]
 80256de:	f67f aefd 	bls.w	80254dc <_malloc_r+0x24c>
 80256e2:	f10a 0108 	add.w	r1, sl, #8
 80256e6:	4628      	mov	r0, r5
 80256e8:	f7ff fb34 	bl	8024d54 <_free_r>
 80256ec:	4b05      	ldr	r3, [pc, #20]	; (8025704 <_malloc_r+0x474>)
 80256ee:	e6f5      	b.n	80254dc <_malloc_r+0x24c>
 80256f0:	68b4      	ldr	r4, [r6, #8]
 80256f2:	f047 0301 	orr.w	r3, r7, #1
 80256f6:	4427      	add	r7, r4
 80256f8:	f042 0201 	orr.w	r2, r2, #1
 80256fc:	6063      	str	r3, [r4, #4]
 80256fe:	60b7      	str	r7, [r6, #8]
 8025700:	607a      	str	r2, [r7, #4]
 8025702:	e5f6      	b.n	80252f2 <_malloc_r+0x62>
 8025704:	20021f90 	.word	0x20021f90

08025708 <__malloc_lock>:
 8025708:	4801      	ldr	r0, [pc, #4]	; (8025710 <__malloc_lock+0x8>)
 802570a:	f7ff bd53 	b.w	80251b4 <__retarget_lock_acquire_recursive>
 802570e:	bf00      	nop
 8025710:	20021f8d 	.word	0x20021f8d

08025714 <__malloc_unlock>:
 8025714:	4801      	ldr	r0, [pc, #4]	; (802571c <__malloc_unlock+0x8>)
 8025716:	f7ff bd4e 	b.w	80251b6 <__retarget_lock_release_recursive>
 802571a:	bf00      	nop
 802571c:	20021f8d 	.word	0x20021f8d

08025720 <_Balloc>:
 8025720:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8025722:	b570      	push	{r4, r5, r6, lr}
 8025724:	4605      	mov	r5, r0
 8025726:	460c      	mov	r4, r1
 8025728:	b17b      	cbz	r3, 802574a <_Balloc+0x2a>
 802572a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 802572c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8025730:	b9a0      	cbnz	r0, 802575c <_Balloc+0x3c>
 8025732:	2101      	movs	r1, #1
 8025734:	fa01 f604 	lsl.w	r6, r1, r4
 8025738:	1d72      	adds	r2, r6, #5
 802573a:	0092      	lsls	r2, r2, #2
 802573c:	4628      	mov	r0, r5
 802573e:	f001 fb69 	bl	8026e14 <_calloc_r>
 8025742:	b148      	cbz	r0, 8025758 <_Balloc+0x38>
 8025744:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8025748:	e00b      	b.n	8025762 <_Balloc+0x42>
 802574a:	2221      	movs	r2, #33	; 0x21
 802574c:	2104      	movs	r1, #4
 802574e:	f001 fb61 	bl	8026e14 <_calloc_r>
 8025752:	64e8      	str	r0, [r5, #76]	; 0x4c
 8025754:	2800      	cmp	r0, #0
 8025756:	d1e8      	bne.n	802572a <_Balloc+0xa>
 8025758:	2000      	movs	r0, #0
 802575a:	bd70      	pop	{r4, r5, r6, pc}
 802575c:	6802      	ldr	r2, [r0, #0]
 802575e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8025762:	2300      	movs	r3, #0
 8025764:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8025768:	e7f7      	b.n	802575a <_Balloc+0x3a>

0802576a <_Bfree>:
 802576a:	b131      	cbz	r1, 802577a <_Bfree+0x10>
 802576c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 802576e:	684a      	ldr	r2, [r1, #4]
 8025770:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8025774:	6008      	str	r0, [r1, #0]
 8025776:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 802577a:	4770      	bx	lr

0802577c <__multadd>:
 802577c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025780:	690d      	ldr	r5, [r1, #16]
 8025782:	4607      	mov	r7, r0
 8025784:	460c      	mov	r4, r1
 8025786:	461e      	mov	r6, r3
 8025788:	f101 0c14 	add.w	ip, r1, #20
 802578c:	2000      	movs	r0, #0
 802578e:	f8dc 3000 	ldr.w	r3, [ip]
 8025792:	b299      	uxth	r1, r3
 8025794:	fb02 6101 	mla	r1, r2, r1, r6
 8025798:	0c1e      	lsrs	r6, r3, #16
 802579a:	0c0b      	lsrs	r3, r1, #16
 802579c:	fb02 3306 	mla	r3, r2, r6, r3
 80257a0:	b289      	uxth	r1, r1
 80257a2:	3001      	adds	r0, #1
 80257a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80257a8:	4285      	cmp	r5, r0
 80257aa:	f84c 1b04 	str.w	r1, [ip], #4
 80257ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80257b2:	dcec      	bgt.n	802578e <__multadd+0x12>
 80257b4:	b30e      	cbz	r6, 80257fa <__multadd+0x7e>
 80257b6:	68a3      	ldr	r3, [r4, #8]
 80257b8:	42ab      	cmp	r3, r5
 80257ba:	dc19      	bgt.n	80257f0 <__multadd+0x74>
 80257bc:	6861      	ldr	r1, [r4, #4]
 80257be:	4638      	mov	r0, r7
 80257c0:	3101      	adds	r1, #1
 80257c2:	f7ff ffad 	bl	8025720 <_Balloc>
 80257c6:	4680      	mov	r8, r0
 80257c8:	b928      	cbnz	r0, 80257d6 <__multadd+0x5a>
 80257ca:	4602      	mov	r2, r0
 80257cc:	4b0c      	ldr	r3, [pc, #48]	; (8025800 <__multadd+0x84>)
 80257ce:	480d      	ldr	r0, [pc, #52]	; (8025804 <__multadd+0x88>)
 80257d0:	21b5      	movs	r1, #181	; 0xb5
 80257d2:	f001 fb01 	bl	8026dd8 <__assert_func>
 80257d6:	6922      	ldr	r2, [r4, #16]
 80257d8:	3202      	adds	r2, #2
 80257da:	f104 010c 	add.w	r1, r4, #12
 80257de:	0092      	lsls	r2, r2, #2
 80257e0:	300c      	adds	r0, #12
 80257e2:	f7fb fd27 	bl	8021234 <memcpy>
 80257e6:	4621      	mov	r1, r4
 80257e8:	4638      	mov	r0, r7
 80257ea:	f7ff ffbe 	bl	802576a <_Bfree>
 80257ee:	4644      	mov	r4, r8
 80257f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80257f4:	3501      	adds	r5, #1
 80257f6:	615e      	str	r6, [r3, #20]
 80257f8:	6125      	str	r5, [r4, #16]
 80257fa:	4620      	mov	r0, r4
 80257fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025800:	08072f5d 	.word	0x08072f5d
 8025804:	08072fc9 	.word	0x08072fc9

08025808 <__hi0bits>:
 8025808:	0c03      	lsrs	r3, r0, #16
 802580a:	041b      	lsls	r3, r3, #16
 802580c:	b9d3      	cbnz	r3, 8025844 <__hi0bits+0x3c>
 802580e:	0400      	lsls	r0, r0, #16
 8025810:	2310      	movs	r3, #16
 8025812:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8025816:	bf04      	itt	eq
 8025818:	0200      	lsleq	r0, r0, #8
 802581a:	3308      	addeq	r3, #8
 802581c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8025820:	bf04      	itt	eq
 8025822:	0100      	lsleq	r0, r0, #4
 8025824:	3304      	addeq	r3, #4
 8025826:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 802582a:	bf04      	itt	eq
 802582c:	0080      	lsleq	r0, r0, #2
 802582e:	3302      	addeq	r3, #2
 8025830:	2800      	cmp	r0, #0
 8025832:	db05      	blt.n	8025840 <__hi0bits+0x38>
 8025834:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8025838:	f103 0301 	add.w	r3, r3, #1
 802583c:	bf08      	it	eq
 802583e:	2320      	moveq	r3, #32
 8025840:	4618      	mov	r0, r3
 8025842:	4770      	bx	lr
 8025844:	2300      	movs	r3, #0
 8025846:	e7e4      	b.n	8025812 <__hi0bits+0xa>

08025848 <__lo0bits>:
 8025848:	6803      	ldr	r3, [r0, #0]
 802584a:	f013 0207 	ands.w	r2, r3, #7
 802584e:	4601      	mov	r1, r0
 8025850:	d00b      	beq.n	802586a <__lo0bits+0x22>
 8025852:	07da      	lsls	r2, r3, #31
 8025854:	d423      	bmi.n	802589e <__lo0bits+0x56>
 8025856:	0798      	lsls	r0, r3, #30
 8025858:	bf49      	itett	mi
 802585a:	085b      	lsrmi	r3, r3, #1
 802585c:	089b      	lsrpl	r3, r3, #2
 802585e:	2001      	movmi	r0, #1
 8025860:	600b      	strmi	r3, [r1, #0]
 8025862:	bf5c      	itt	pl
 8025864:	600b      	strpl	r3, [r1, #0]
 8025866:	2002      	movpl	r0, #2
 8025868:	4770      	bx	lr
 802586a:	b298      	uxth	r0, r3
 802586c:	b9a8      	cbnz	r0, 802589a <__lo0bits+0x52>
 802586e:	0c1b      	lsrs	r3, r3, #16
 8025870:	2010      	movs	r0, #16
 8025872:	b2da      	uxtb	r2, r3
 8025874:	b90a      	cbnz	r2, 802587a <__lo0bits+0x32>
 8025876:	3008      	adds	r0, #8
 8025878:	0a1b      	lsrs	r3, r3, #8
 802587a:	071a      	lsls	r2, r3, #28
 802587c:	bf04      	itt	eq
 802587e:	091b      	lsreq	r3, r3, #4
 8025880:	3004      	addeq	r0, #4
 8025882:	079a      	lsls	r2, r3, #30
 8025884:	bf04      	itt	eq
 8025886:	089b      	lsreq	r3, r3, #2
 8025888:	3002      	addeq	r0, #2
 802588a:	07da      	lsls	r2, r3, #31
 802588c:	d403      	bmi.n	8025896 <__lo0bits+0x4e>
 802588e:	085b      	lsrs	r3, r3, #1
 8025890:	f100 0001 	add.w	r0, r0, #1
 8025894:	d005      	beq.n	80258a2 <__lo0bits+0x5a>
 8025896:	600b      	str	r3, [r1, #0]
 8025898:	4770      	bx	lr
 802589a:	4610      	mov	r0, r2
 802589c:	e7e9      	b.n	8025872 <__lo0bits+0x2a>
 802589e:	2000      	movs	r0, #0
 80258a0:	4770      	bx	lr
 80258a2:	2020      	movs	r0, #32
 80258a4:	4770      	bx	lr
	...

080258a8 <__i2b>:
 80258a8:	b510      	push	{r4, lr}
 80258aa:	460c      	mov	r4, r1
 80258ac:	2101      	movs	r1, #1
 80258ae:	f7ff ff37 	bl	8025720 <_Balloc>
 80258b2:	4602      	mov	r2, r0
 80258b4:	b928      	cbnz	r0, 80258c2 <__i2b+0x1a>
 80258b6:	4b05      	ldr	r3, [pc, #20]	; (80258cc <__i2b+0x24>)
 80258b8:	4805      	ldr	r0, [pc, #20]	; (80258d0 <__i2b+0x28>)
 80258ba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80258be:	f001 fa8b 	bl	8026dd8 <__assert_func>
 80258c2:	2301      	movs	r3, #1
 80258c4:	6144      	str	r4, [r0, #20]
 80258c6:	6103      	str	r3, [r0, #16]
 80258c8:	bd10      	pop	{r4, pc}
 80258ca:	bf00      	nop
 80258cc:	08072f5d 	.word	0x08072f5d
 80258d0:	08072fc9 	.word	0x08072fc9

080258d4 <__multiply>:
 80258d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80258d8:	4691      	mov	r9, r2
 80258da:	690a      	ldr	r2, [r1, #16]
 80258dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80258e0:	429a      	cmp	r2, r3
 80258e2:	bfb8      	it	lt
 80258e4:	460b      	movlt	r3, r1
 80258e6:	460c      	mov	r4, r1
 80258e8:	bfbc      	itt	lt
 80258ea:	464c      	movlt	r4, r9
 80258ec:	4699      	movlt	r9, r3
 80258ee:	6927      	ldr	r7, [r4, #16]
 80258f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80258f4:	68a3      	ldr	r3, [r4, #8]
 80258f6:	6861      	ldr	r1, [r4, #4]
 80258f8:	eb07 060a 	add.w	r6, r7, sl
 80258fc:	42b3      	cmp	r3, r6
 80258fe:	b085      	sub	sp, #20
 8025900:	bfb8      	it	lt
 8025902:	3101      	addlt	r1, #1
 8025904:	f7ff ff0c 	bl	8025720 <_Balloc>
 8025908:	b930      	cbnz	r0, 8025918 <__multiply+0x44>
 802590a:	4602      	mov	r2, r0
 802590c:	4b44      	ldr	r3, [pc, #272]	; (8025a20 <__multiply+0x14c>)
 802590e:	4845      	ldr	r0, [pc, #276]	; (8025a24 <__multiply+0x150>)
 8025910:	f240 115d 	movw	r1, #349	; 0x15d
 8025914:	f001 fa60 	bl	8026dd8 <__assert_func>
 8025918:	f100 0514 	add.w	r5, r0, #20
 802591c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8025920:	462b      	mov	r3, r5
 8025922:	2200      	movs	r2, #0
 8025924:	4543      	cmp	r3, r8
 8025926:	d321      	bcc.n	802596c <__multiply+0x98>
 8025928:	f104 0314 	add.w	r3, r4, #20
 802592c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8025930:	f109 0314 	add.w	r3, r9, #20
 8025934:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8025938:	9202      	str	r2, [sp, #8]
 802593a:	1b3a      	subs	r2, r7, r4
 802593c:	3a15      	subs	r2, #21
 802593e:	f022 0203 	bic.w	r2, r2, #3
 8025942:	3204      	adds	r2, #4
 8025944:	f104 0115 	add.w	r1, r4, #21
 8025948:	428f      	cmp	r7, r1
 802594a:	bf38      	it	cc
 802594c:	2204      	movcc	r2, #4
 802594e:	9201      	str	r2, [sp, #4]
 8025950:	9a02      	ldr	r2, [sp, #8]
 8025952:	9303      	str	r3, [sp, #12]
 8025954:	429a      	cmp	r2, r3
 8025956:	d80c      	bhi.n	8025972 <__multiply+0x9e>
 8025958:	2e00      	cmp	r6, #0
 802595a:	dd03      	ble.n	8025964 <__multiply+0x90>
 802595c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8025960:	2b00      	cmp	r3, #0
 8025962:	d05a      	beq.n	8025a1a <__multiply+0x146>
 8025964:	6106      	str	r6, [r0, #16]
 8025966:	b005      	add	sp, #20
 8025968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802596c:	f843 2b04 	str.w	r2, [r3], #4
 8025970:	e7d8      	b.n	8025924 <__multiply+0x50>
 8025972:	f8b3 a000 	ldrh.w	sl, [r3]
 8025976:	f1ba 0f00 	cmp.w	sl, #0
 802597a:	d024      	beq.n	80259c6 <__multiply+0xf2>
 802597c:	f104 0e14 	add.w	lr, r4, #20
 8025980:	46a9      	mov	r9, r5
 8025982:	f04f 0c00 	mov.w	ip, #0
 8025986:	f85e 2b04 	ldr.w	r2, [lr], #4
 802598a:	f8d9 1000 	ldr.w	r1, [r9]
 802598e:	fa1f fb82 	uxth.w	fp, r2
 8025992:	b289      	uxth	r1, r1
 8025994:	fb0a 110b 	mla	r1, sl, fp, r1
 8025998:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 802599c:	f8d9 2000 	ldr.w	r2, [r9]
 80259a0:	4461      	add	r1, ip
 80259a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80259a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80259aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80259ae:	b289      	uxth	r1, r1
 80259b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80259b4:	4577      	cmp	r7, lr
 80259b6:	f849 1b04 	str.w	r1, [r9], #4
 80259ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80259be:	d8e2      	bhi.n	8025986 <__multiply+0xb2>
 80259c0:	9a01      	ldr	r2, [sp, #4]
 80259c2:	f845 c002 	str.w	ip, [r5, r2]
 80259c6:	9a03      	ldr	r2, [sp, #12]
 80259c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80259cc:	3304      	adds	r3, #4
 80259ce:	f1b9 0f00 	cmp.w	r9, #0
 80259d2:	d020      	beq.n	8025a16 <__multiply+0x142>
 80259d4:	6829      	ldr	r1, [r5, #0]
 80259d6:	f104 0c14 	add.w	ip, r4, #20
 80259da:	46ae      	mov	lr, r5
 80259dc:	f04f 0a00 	mov.w	sl, #0
 80259e0:	f8bc b000 	ldrh.w	fp, [ip]
 80259e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80259e8:	fb09 220b 	mla	r2, r9, fp, r2
 80259ec:	4492      	add	sl, r2
 80259ee:	b289      	uxth	r1, r1
 80259f0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80259f4:	f84e 1b04 	str.w	r1, [lr], #4
 80259f8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80259fc:	f8be 1000 	ldrh.w	r1, [lr]
 8025a00:	0c12      	lsrs	r2, r2, #16
 8025a02:	fb09 1102 	mla	r1, r9, r2, r1
 8025a06:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8025a0a:	4567      	cmp	r7, ip
 8025a0c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8025a10:	d8e6      	bhi.n	80259e0 <__multiply+0x10c>
 8025a12:	9a01      	ldr	r2, [sp, #4]
 8025a14:	50a9      	str	r1, [r5, r2]
 8025a16:	3504      	adds	r5, #4
 8025a18:	e79a      	b.n	8025950 <__multiply+0x7c>
 8025a1a:	3e01      	subs	r6, #1
 8025a1c:	e79c      	b.n	8025958 <__multiply+0x84>
 8025a1e:	bf00      	nop
 8025a20:	08072f5d 	.word	0x08072f5d
 8025a24:	08072fc9 	.word	0x08072fc9

08025a28 <__pow5mult>:
 8025a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8025a2c:	4615      	mov	r5, r2
 8025a2e:	f012 0203 	ands.w	r2, r2, #3
 8025a32:	4606      	mov	r6, r0
 8025a34:	460f      	mov	r7, r1
 8025a36:	d007      	beq.n	8025a48 <__pow5mult+0x20>
 8025a38:	4c1a      	ldr	r4, [pc, #104]	; (8025aa4 <__pow5mult+0x7c>)
 8025a3a:	3a01      	subs	r2, #1
 8025a3c:	2300      	movs	r3, #0
 8025a3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8025a42:	f7ff fe9b 	bl	802577c <__multadd>
 8025a46:	4607      	mov	r7, r0
 8025a48:	10ad      	asrs	r5, r5, #2
 8025a4a:	d027      	beq.n	8025a9c <__pow5mult+0x74>
 8025a4c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8025a4e:	b944      	cbnz	r4, 8025a62 <__pow5mult+0x3a>
 8025a50:	f240 2171 	movw	r1, #625	; 0x271
 8025a54:	4630      	mov	r0, r6
 8025a56:	f7ff ff27 	bl	80258a8 <__i2b>
 8025a5a:	2300      	movs	r3, #0
 8025a5c:	64b0      	str	r0, [r6, #72]	; 0x48
 8025a5e:	4604      	mov	r4, r0
 8025a60:	6003      	str	r3, [r0, #0]
 8025a62:	f04f 0900 	mov.w	r9, #0
 8025a66:	07eb      	lsls	r3, r5, #31
 8025a68:	d50a      	bpl.n	8025a80 <__pow5mult+0x58>
 8025a6a:	4639      	mov	r1, r7
 8025a6c:	4622      	mov	r2, r4
 8025a6e:	4630      	mov	r0, r6
 8025a70:	f7ff ff30 	bl	80258d4 <__multiply>
 8025a74:	4639      	mov	r1, r7
 8025a76:	4680      	mov	r8, r0
 8025a78:	4630      	mov	r0, r6
 8025a7a:	f7ff fe76 	bl	802576a <_Bfree>
 8025a7e:	4647      	mov	r7, r8
 8025a80:	106d      	asrs	r5, r5, #1
 8025a82:	d00b      	beq.n	8025a9c <__pow5mult+0x74>
 8025a84:	6820      	ldr	r0, [r4, #0]
 8025a86:	b938      	cbnz	r0, 8025a98 <__pow5mult+0x70>
 8025a88:	4622      	mov	r2, r4
 8025a8a:	4621      	mov	r1, r4
 8025a8c:	4630      	mov	r0, r6
 8025a8e:	f7ff ff21 	bl	80258d4 <__multiply>
 8025a92:	6020      	str	r0, [r4, #0]
 8025a94:	f8c0 9000 	str.w	r9, [r0]
 8025a98:	4604      	mov	r4, r0
 8025a9a:	e7e4      	b.n	8025a66 <__pow5mult+0x3e>
 8025a9c:	4638      	mov	r0, r7
 8025a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8025aa2:	bf00      	nop
 8025aa4:	08073118 	.word	0x08073118

08025aa8 <__lshift>:
 8025aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8025aac:	460c      	mov	r4, r1
 8025aae:	6849      	ldr	r1, [r1, #4]
 8025ab0:	6923      	ldr	r3, [r4, #16]
 8025ab2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8025ab6:	68a3      	ldr	r3, [r4, #8]
 8025ab8:	4607      	mov	r7, r0
 8025aba:	4691      	mov	r9, r2
 8025abc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8025ac0:	f108 0601 	add.w	r6, r8, #1
 8025ac4:	42b3      	cmp	r3, r6
 8025ac6:	db0b      	blt.n	8025ae0 <__lshift+0x38>
 8025ac8:	4638      	mov	r0, r7
 8025aca:	f7ff fe29 	bl	8025720 <_Balloc>
 8025ace:	4605      	mov	r5, r0
 8025ad0:	b948      	cbnz	r0, 8025ae6 <__lshift+0x3e>
 8025ad2:	4602      	mov	r2, r0
 8025ad4:	4b2a      	ldr	r3, [pc, #168]	; (8025b80 <__lshift+0xd8>)
 8025ad6:	482b      	ldr	r0, [pc, #172]	; (8025b84 <__lshift+0xdc>)
 8025ad8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8025adc:	f001 f97c 	bl	8026dd8 <__assert_func>
 8025ae0:	3101      	adds	r1, #1
 8025ae2:	005b      	lsls	r3, r3, #1
 8025ae4:	e7ee      	b.n	8025ac4 <__lshift+0x1c>
 8025ae6:	2300      	movs	r3, #0
 8025ae8:	f100 0114 	add.w	r1, r0, #20
 8025aec:	f100 0210 	add.w	r2, r0, #16
 8025af0:	4618      	mov	r0, r3
 8025af2:	4553      	cmp	r3, sl
 8025af4:	db37      	blt.n	8025b66 <__lshift+0xbe>
 8025af6:	6920      	ldr	r0, [r4, #16]
 8025af8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8025afc:	f104 0314 	add.w	r3, r4, #20
 8025b00:	f019 091f 	ands.w	r9, r9, #31
 8025b04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8025b08:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8025b0c:	d02f      	beq.n	8025b6e <__lshift+0xc6>
 8025b0e:	f1c9 0e20 	rsb	lr, r9, #32
 8025b12:	468a      	mov	sl, r1
 8025b14:	f04f 0c00 	mov.w	ip, #0
 8025b18:	681a      	ldr	r2, [r3, #0]
 8025b1a:	fa02 f209 	lsl.w	r2, r2, r9
 8025b1e:	ea42 020c 	orr.w	r2, r2, ip
 8025b22:	f84a 2b04 	str.w	r2, [sl], #4
 8025b26:	f853 2b04 	ldr.w	r2, [r3], #4
 8025b2a:	4298      	cmp	r0, r3
 8025b2c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8025b30:	d8f2      	bhi.n	8025b18 <__lshift+0x70>
 8025b32:	1b03      	subs	r3, r0, r4
 8025b34:	3b15      	subs	r3, #21
 8025b36:	f023 0303 	bic.w	r3, r3, #3
 8025b3a:	3304      	adds	r3, #4
 8025b3c:	f104 0215 	add.w	r2, r4, #21
 8025b40:	4290      	cmp	r0, r2
 8025b42:	bf38      	it	cc
 8025b44:	2304      	movcc	r3, #4
 8025b46:	f841 c003 	str.w	ip, [r1, r3]
 8025b4a:	f1bc 0f00 	cmp.w	ip, #0
 8025b4e:	d001      	beq.n	8025b54 <__lshift+0xac>
 8025b50:	f108 0602 	add.w	r6, r8, #2
 8025b54:	3e01      	subs	r6, #1
 8025b56:	4638      	mov	r0, r7
 8025b58:	612e      	str	r6, [r5, #16]
 8025b5a:	4621      	mov	r1, r4
 8025b5c:	f7ff fe05 	bl	802576a <_Bfree>
 8025b60:	4628      	mov	r0, r5
 8025b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025b66:	f842 0f04 	str.w	r0, [r2, #4]!
 8025b6a:	3301      	adds	r3, #1
 8025b6c:	e7c1      	b.n	8025af2 <__lshift+0x4a>
 8025b6e:	3904      	subs	r1, #4
 8025b70:	f853 2b04 	ldr.w	r2, [r3], #4
 8025b74:	f841 2f04 	str.w	r2, [r1, #4]!
 8025b78:	4298      	cmp	r0, r3
 8025b7a:	d8f9      	bhi.n	8025b70 <__lshift+0xc8>
 8025b7c:	e7ea      	b.n	8025b54 <__lshift+0xac>
 8025b7e:	bf00      	nop
 8025b80:	08072f5d 	.word	0x08072f5d
 8025b84:	08072fc9 	.word	0x08072fc9

08025b88 <__mcmp>:
 8025b88:	b530      	push	{r4, r5, lr}
 8025b8a:	6902      	ldr	r2, [r0, #16]
 8025b8c:	690c      	ldr	r4, [r1, #16]
 8025b8e:	1b12      	subs	r2, r2, r4
 8025b90:	d10e      	bne.n	8025bb0 <__mcmp+0x28>
 8025b92:	f100 0314 	add.w	r3, r0, #20
 8025b96:	3114      	adds	r1, #20
 8025b98:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8025b9c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8025ba0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8025ba4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8025ba8:	42a5      	cmp	r5, r4
 8025baa:	d003      	beq.n	8025bb4 <__mcmp+0x2c>
 8025bac:	d305      	bcc.n	8025bba <__mcmp+0x32>
 8025bae:	2201      	movs	r2, #1
 8025bb0:	4610      	mov	r0, r2
 8025bb2:	bd30      	pop	{r4, r5, pc}
 8025bb4:	4283      	cmp	r3, r0
 8025bb6:	d3f3      	bcc.n	8025ba0 <__mcmp+0x18>
 8025bb8:	e7fa      	b.n	8025bb0 <__mcmp+0x28>
 8025bba:	f04f 32ff 	mov.w	r2, #4294967295
 8025bbe:	e7f7      	b.n	8025bb0 <__mcmp+0x28>

08025bc0 <__mdiff>:
 8025bc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025bc4:	460c      	mov	r4, r1
 8025bc6:	4606      	mov	r6, r0
 8025bc8:	4611      	mov	r1, r2
 8025bca:	4620      	mov	r0, r4
 8025bcc:	4690      	mov	r8, r2
 8025bce:	f7ff ffdb 	bl	8025b88 <__mcmp>
 8025bd2:	1e05      	subs	r5, r0, #0
 8025bd4:	d110      	bne.n	8025bf8 <__mdiff+0x38>
 8025bd6:	4629      	mov	r1, r5
 8025bd8:	4630      	mov	r0, r6
 8025bda:	f7ff fda1 	bl	8025720 <_Balloc>
 8025bde:	b930      	cbnz	r0, 8025bee <__mdiff+0x2e>
 8025be0:	4b3a      	ldr	r3, [pc, #232]	; (8025ccc <__mdiff+0x10c>)
 8025be2:	4602      	mov	r2, r0
 8025be4:	f240 2132 	movw	r1, #562	; 0x232
 8025be8:	4839      	ldr	r0, [pc, #228]	; (8025cd0 <__mdiff+0x110>)
 8025bea:	f001 f8f5 	bl	8026dd8 <__assert_func>
 8025bee:	2301      	movs	r3, #1
 8025bf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8025bf4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025bf8:	bfa4      	itt	ge
 8025bfa:	4643      	movge	r3, r8
 8025bfc:	46a0      	movge	r8, r4
 8025bfe:	4630      	mov	r0, r6
 8025c00:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8025c04:	bfa6      	itte	ge
 8025c06:	461c      	movge	r4, r3
 8025c08:	2500      	movge	r5, #0
 8025c0a:	2501      	movlt	r5, #1
 8025c0c:	f7ff fd88 	bl	8025720 <_Balloc>
 8025c10:	b920      	cbnz	r0, 8025c1c <__mdiff+0x5c>
 8025c12:	4b2e      	ldr	r3, [pc, #184]	; (8025ccc <__mdiff+0x10c>)
 8025c14:	4602      	mov	r2, r0
 8025c16:	f44f 7110 	mov.w	r1, #576	; 0x240
 8025c1a:	e7e5      	b.n	8025be8 <__mdiff+0x28>
 8025c1c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8025c20:	6926      	ldr	r6, [r4, #16]
 8025c22:	60c5      	str	r5, [r0, #12]
 8025c24:	f104 0914 	add.w	r9, r4, #20
 8025c28:	f108 0514 	add.w	r5, r8, #20
 8025c2c:	f100 0e14 	add.w	lr, r0, #20
 8025c30:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8025c34:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8025c38:	f108 0210 	add.w	r2, r8, #16
 8025c3c:	46f2      	mov	sl, lr
 8025c3e:	2100      	movs	r1, #0
 8025c40:	f859 3b04 	ldr.w	r3, [r9], #4
 8025c44:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8025c48:	fa1f f883 	uxth.w	r8, r3
 8025c4c:	fa11 f18b 	uxtah	r1, r1, fp
 8025c50:	0c1b      	lsrs	r3, r3, #16
 8025c52:	eba1 0808 	sub.w	r8, r1, r8
 8025c56:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8025c5a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8025c5e:	fa1f f888 	uxth.w	r8, r8
 8025c62:	1419      	asrs	r1, r3, #16
 8025c64:	454e      	cmp	r6, r9
 8025c66:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8025c6a:	f84a 3b04 	str.w	r3, [sl], #4
 8025c6e:	d8e7      	bhi.n	8025c40 <__mdiff+0x80>
 8025c70:	1b33      	subs	r3, r6, r4
 8025c72:	3b15      	subs	r3, #21
 8025c74:	f023 0303 	bic.w	r3, r3, #3
 8025c78:	3304      	adds	r3, #4
 8025c7a:	3415      	adds	r4, #21
 8025c7c:	42a6      	cmp	r6, r4
 8025c7e:	bf38      	it	cc
 8025c80:	2304      	movcc	r3, #4
 8025c82:	441d      	add	r5, r3
 8025c84:	4473      	add	r3, lr
 8025c86:	469e      	mov	lr, r3
 8025c88:	462e      	mov	r6, r5
 8025c8a:	4566      	cmp	r6, ip
 8025c8c:	d30e      	bcc.n	8025cac <__mdiff+0xec>
 8025c8e:	f10c 0203 	add.w	r2, ip, #3
 8025c92:	1b52      	subs	r2, r2, r5
 8025c94:	f022 0203 	bic.w	r2, r2, #3
 8025c98:	3d03      	subs	r5, #3
 8025c9a:	45ac      	cmp	ip, r5
 8025c9c:	bf38      	it	cc
 8025c9e:	2200      	movcc	r2, #0
 8025ca0:	441a      	add	r2, r3
 8025ca2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8025ca6:	b17b      	cbz	r3, 8025cc8 <__mdiff+0x108>
 8025ca8:	6107      	str	r7, [r0, #16]
 8025caa:	e7a3      	b.n	8025bf4 <__mdiff+0x34>
 8025cac:	f856 8b04 	ldr.w	r8, [r6], #4
 8025cb0:	fa11 f288 	uxtah	r2, r1, r8
 8025cb4:	1414      	asrs	r4, r2, #16
 8025cb6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8025cba:	b292      	uxth	r2, r2
 8025cbc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8025cc0:	f84e 2b04 	str.w	r2, [lr], #4
 8025cc4:	1421      	asrs	r1, r4, #16
 8025cc6:	e7e0      	b.n	8025c8a <__mdiff+0xca>
 8025cc8:	3f01      	subs	r7, #1
 8025cca:	e7ea      	b.n	8025ca2 <__mdiff+0xe2>
 8025ccc:	08072f5d 	.word	0x08072f5d
 8025cd0:	08072fc9 	.word	0x08072fc9

08025cd4 <__d2b>:
 8025cd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8025cd8:	4689      	mov	r9, r1
 8025cda:	2101      	movs	r1, #1
 8025cdc:	ec57 6b10 	vmov	r6, r7, d0
 8025ce0:	4690      	mov	r8, r2
 8025ce2:	f7ff fd1d 	bl	8025720 <_Balloc>
 8025ce6:	4604      	mov	r4, r0
 8025ce8:	b930      	cbnz	r0, 8025cf8 <__d2b+0x24>
 8025cea:	4602      	mov	r2, r0
 8025cec:	4b25      	ldr	r3, [pc, #148]	; (8025d84 <__d2b+0xb0>)
 8025cee:	4826      	ldr	r0, [pc, #152]	; (8025d88 <__d2b+0xb4>)
 8025cf0:	f240 310a 	movw	r1, #778	; 0x30a
 8025cf4:	f001 f870 	bl	8026dd8 <__assert_func>
 8025cf8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8025cfc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8025d00:	bb35      	cbnz	r5, 8025d50 <__d2b+0x7c>
 8025d02:	2e00      	cmp	r6, #0
 8025d04:	9301      	str	r3, [sp, #4]
 8025d06:	d028      	beq.n	8025d5a <__d2b+0x86>
 8025d08:	4668      	mov	r0, sp
 8025d0a:	9600      	str	r6, [sp, #0]
 8025d0c:	f7ff fd9c 	bl	8025848 <__lo0bits>
 8025d10:	9900      	ldr	r1, [sp, #0]
 8025d12:	b300      	cbz	r0, 8025d56 <__d2b+0x82>
 8025d14:	9a01      	ldr	r2, [sp, #4]
 8025d16:	f1c0 0320 	rsb	r3, r0, #32
 8025d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8025d1e:	430b      	orrs	r3, r1
 8025d20:	40c2      	lsrs	r2, r0
 8025d22:	6163      	str	r3, [r4, #20]
 8025d24:	9201      	str	r2, [sp, #4]
 8025d26:	9b01      	ldr	r3, [sp, #4]
 8025d28:	61a3      	str	r3, [r4, #24]
 8025d2a:	2b00      	cmp	r3, #0
 8025d2c:	bf14      	ite	ne
 8025d2e:	2202      	movne	r2, #2
 8025d30:	2201      	moveq	r2, #1
 8025d32:	6122      	str	r2, [r4, #16]
 8025d34:	b1d5      	cbz	r5, 8025d6c <__d2b+0x98>
 8025d36:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8025d3a:	4405      	add	r5, r0
 8025d3c:	f8c9 5000 	str.w	r5, [r9]
 8025d40:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8025d44:	f8c8 0000 	str.w	r0, [r8]
 8025d48:	4620      	mov	r0, r4
 8025d4a:	b003      	add	sp, #12
 8025d4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8025d50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8025d54:	e7d5      	b.n	8025d02 <__d2b+0x2e>
 8025d56:	6161      	str	r1, [r4, #20]
 8025d58:	e7e5      	b.n	8025d26 <__d2b+0x52>
 8025d5a:	a801      	add	r0, sp, #4
 8025d5c:	f7ff fd74 	bl	8025848 <__lo0bits>
 8025d60:	9b01      	ldr	r3, [sp, #4]
 8025d62:	6163      	str	r3, [r4, #20]
 8025d64:	2201      	movs	r2, #1
 8025d66:	6122      	str	r2, [r4, #16]
 8025d68:	3020      	adds	r0, #32
 8025d6a:	e7e3      	b.n	8025d34 <__d2b+0x60>
 8025d6c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8025d70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8025d74:	f8c9 0000 	str.w	r0, [r9]
 8025d78:	6918      	ldr	r0, [r3, #16]
 8025d7a:	f7ff fd45 	bl	8025808 <__hi0bits>
 8025d7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8025d82:	e7df      	b.n	8025d44 <__d2b+0x70>
 8025d84:	08072f5d 	.word	0x08072f5d
 8025d88:	08072fc9 	.word	0x08072fc9

08025d8c <_realloc_r>:
 8025d8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025d90:	4681      	mov	r9, r0
 8025d92:	460c      	mov	r4, r1
 8025d94:	b929      	cbnz	r1, 8025da2 <_realloc_r+0x16>
 8025d96:	4611      	mov	r1, r2
 8025d98:	b003      	add	sp, #12
 8025d9a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025d9e:	f7ff ba77 	b.w	8025290 <_malloc_r>
 8025da2:	9201      	str	r2, [sp, #4]
 8025da4:	f7ff fcb0 	bl	8025708 <__malloc_lock>
 8025da8:	9a01      	ldr	r2, [sp, #4]
 8025daa:	f102 080b 	add.w	r8, r2, #11
 8025dae:	f1b8 0f16 	cmp.w	r8, #22
 8025db2:	d90b      	bls.n	8025dcc <_realloc_r+0x40>
 8025db4:	f038 0807 	bics.w	r8, r8, #7
 8025db8:	d50a      	bpl.n	8025dd0 <_realloc_r+0x44>
 8025dba:	230c      	movs	r3, #12
 8025dbc:	f8c9 3000 	str.w	r3, [r9]
 8025dc0:	f04f 0b00 	mov.w	fp, #0
 8025dc4:	4658      	mov	r0, fp
 8025dc6:	b003      	add	sp, #12
 8025dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025dcc:	f04f 0810 	mov.w	r8, #16
 8025dd0:	4590      	cmp	r8, r2
 8025dd2:	d3f2      	bcc.n	8025dba <_realloc_r+0x2e>
 8025dd4:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8025dd8:	f025 0603 	bic.w	r6, r5, #3
 8025ddc:	45b0      	cmp	r8, r6
 8025dde:	f1a4 0a08 	sub.w	sl, r4, #8
 8025de2:	f340 816e 	ble.w	80260c2 <_realloc_r+0x336>
 8025de6:	499b      	ldr	r1, [pc, #620]	; (8026054 <_realloc_r+0x2c8>)
 8025de8:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8025dec:	eb0a 0306 	add.w	r3, sl, r6
 8025df0:	459c      	cmp	ip, r3
 8025df2:	6859      	ldr	r1, [r3, #4]
 8025df4:	d005      	beq.n	8025e02 <_realloc_r+0x76>
 8025df6:	f021 0001 	bic.w	r0, r1, #1
 8025dfa:	4418      	add	r0, r3
 8025dfc:	6840      	ldr	r0, [r0, #4]
 8025dfe:	07c7      	lsls	r7, r0, #31
 8025e00:	d427      	bmi.n	8025e52 <_realloc_r+0xc6>
 8025e02:	f021 0103 	bic.w	r1, r1, #3
 8025e06:	459c      	cmp	ip, r3
 8025e08:	eb06 0701 	add.w	r7, r6, r1
 8025e0c:	d119      	bne.n	8025e42 <_realloc_r+0xb6>
 8025e0e:	f108 0010 	add.w	r0, r8, #16
 8025e12:	42b8      	cmp	r0, r7
 8025e14:	dc1f      	bgt.n	8025e56 <_realloc_r+0xca>
 8025e16:	eb0a 0308 	add.w	r3, sl, r8
 8025e1a:	4a8e      	ldr	r2, [pc, #568]	; (8026054 <_realloc_r+0x2c8>)
 8025e1c:	eba7 0708 	sub.w	r7, r7, r8
 8025e20:	f047 0701 	orr.w	r7, r7, #1
 8025e24:	6093      	str	r3, [r2, #8]
 8025e26:	605f      	str	r7, [r3, #4]
 8025e28:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8025e2c:	f003 0301 	and.w	r3, r3, #1
 8025e30:	ea43 0308 	orr.w	r3, r3, r8
 8025e34:	f844 3c04 	str.w	r3, [r4, #-4]
 8025e38:	4648      	mov	r0, r9
 8025e3a:	f7ff fc6b 	bl	8025714 <__malloc_unlock>
 8025e3e:	46a3      	mov	fp, r4
 8025e40:	e7c0      	b.n	8025dc4 <_realloc_r+0x38>
 8025e42:	45b8      	cmp	r8, r7
 8025e44:	dc07      	bgt.n	8025e56 <_realloc_r+0xca>
 8025e46:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8025e4a:	60da      	str	r2, [r3, #12]
 8025e4c:	6093      	str	r3, [r2, #8]
 8025e4e:	4655      	mov	r5, sl
 8025e50:	e07f      	b.n	8025f52 <_realloc_r+0x1c6>
 8025e52:	2100      	movs	r1, #0
 8025e54:	460b      	mov	r3, r1
 8025e56:	07e8      	lsls	r0, r5, #31
 8025e58:	f100 80e5 	bmi.w	8026026 <_realloc_r+0x29a>
 8025e5c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8025e60:	ebaa 0505 	sub.w	r5, sl, r5
 8025e64:	6868      	ldr	r0, [r5, #4]
 8025e66:	f020 0003 	bic.w	r0, r0, #3
 8025e6a:	eb00 0b06 	add.w	fp, r0, r6
 8025e6e:	2b00      	cmp	r3, #0
 8025e70:	f000 80a5 	beq.w	8025fbe <_realloc_r+0x232>
 8025e74:	459c      	cmp	ip, r3
 8025e76:	eb01 070b 	add.w	r7, r1, fp
 8025e7a:	d14a      	bne.n	8025f12 <_realloc_r+0x186>
 8025e7c:	f108 0310 	add.w	r3, r8, #16
 8025e80:	42bb      	cmp	r3, r7
 8025e82:	f300 809c 	bgt.w	8025fbe <_realloc_r+0x232>
 8025e86:	46ab      	mov	fp, r5
 8025e88:	68eb      	ldr	r3, [r5, #12]
 8025e8a:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8025e8e:	60d3      	str	r3, [r2, #12]
 8025e90:	609a      	str	r2, [r3, #8]
 8025e92:	1f32      	subs	r2, r6, #4
 8025e94:	2a24      	cmp	r2, #36	; 0x24
 8025e96:	d837      	bhi.n	8025f08 <_realloc_r+0x17c>
 8025e98:	2a13      	cmp	r2, #19
 8025e9a:	d933      	bls.n	8025f04 <_realloc_r+0x178>
 8025e9c:	6823      	ldr	r3, [r4, #0]
 8025e9e:	60ab      	str	r3, [r5, #8]
 8025ea0:	6863      	ldr	r3, [r4, #4]
 8025ea2:	60eb      	str	r3, [r5, #12]
 8025ea4:	2a1b      	cmp	r2, #27
 8025ea6:	d81b      	bhi.n	8025ee0 <_realloc_r+0x154>
 8025ea8:	3408      	adds	r4, #8
 8025eaa:	f105 0310 	add.w	r3, r5, #16
 8025eae:	6822      	ldr	r2, [r4, #0]
 8025eb0:	601a      	str	r2, [r3, #0]
 8025eb2:	6862      	ldr	r2, [r4, #4]
 8025eb4:	605a      	str	r2, [r3, #4]
 8025eb6:	68a2      	ldr	r2, [r4, #8]
 8025eb8:	609a      	str	r2, [r3, #8]
 8025eba:	eb05 0308 	add.w	r3, r5, r8
 8025ebe:	4a65      	ldr	r2, [pc, #404]	; (8026054 <_realloc_r+0x2c8>)
 8025ec0:	eba7 0708 	sub.w	r7, r7, r8
 8025ec4:	f047 0701 	orr.w	r7, r7, #1
 8025ec8:	6093      	str	r3, [r2, #8]
 8025eca:	605f      	str	r7, [r3, #4]
 8025ecc:	686b      	ldr	r3, [r5, #4]
 8025ece:	f003 0301 	and.w	r3, r3, #1
 8025ed2:	ea43 0308 	orr.w	r3, r3, r8
 8025ed6:	606b      	str	r3, [r5, #4]
 8025ed8:	4648      	mov	r0, r9
 8025eda:	f7ff fc1b 	bl	8025714 <__malloc_unlock>
 8025ede:	e771      	b.n	8025dc4 <_realloc_r+0x38>
 8025ee0:	68a3      	ldr	r3, [r4, #8]
 8025ee2:	612b      	str	r3, [r5, #16]
 8025ee4:	68e3      	ldr	r3, [r4, #12]
 8025ee6:	616b      	str	r3, [r5, #20]
 8025ee8:	2a24      	cmp	r2, #36	; 0x24
 8025eea:	bf01      	itttt	eq
 8025eec:	6923      	ldreq	r3, [r4, #16]
 8025eee:	61ab      	streq	r3, [r5, #24]
 8025ef0:	6962      	ldreq	r2, [r4, #20]
 8025ef2:	61ea      	streq	r2, [r5, #28]
 8025ef4:	bf19      	ittee	ne
 8025ef6:	3410      	addne	r4, #16
 8025ef8:	f105 0318 	addne.w	r3, r5, #24
 8025efc:	f105 0320 	addeq.w	r3, r5, #32
 8025f00:	3418      	addeq	r4, #24
 8025f02:	e7d4      	b.n	8025eae <_realloc_r+0x122>
 8025f04:	465b      	mov	r3, fp
 8025f06:	e7d2      	b.n	8025eae <_realloc_r+0x122>
 8025f08:	4621      	mov	r1, r4
 8025f0a:	4658      	mov	r0, fp
 8025f0c:	f7fb f9a0 	bl	8021250 <memmove>
 8025f10:	e7d3      	b.n	8025eba <_realloc_r+0x12e>
 8025f12:	45b8      	cmp	r8, r7
 8025f14:	dc53      	bgt.n	8025fbe <_realloc_r+0x232>
 8025f16:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8025f1a:	4628      	mov	r0, r5
 8025f1c:	60da      	str	r2, [r3, #12]
 8025f1e:	6093      	str	r3, [r2, #8]
 8025f20:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8025f24:	68eb      	ldr	r3, [r5, #12]
 8025f26:	60d3      	str	r3, [r2, #12]
 8025f28:	609a      	str	r2, [r3, #8]
 8025f2a:	1f32      	subs	r2, r6, #4
 8025f2c:	2a24      	cmp	r2, #36	; 0x24
 8025f2e:	d842      	bhi.n	8025fb6 <_realloc_r+0x22a>
 8025f30:	2a13      	cmp	r2, #19
 8025f32:	d908      	bls.n	8025f46 <_realloc_r+0x1ba>
 8025f34:	6823      	ldr	r3, [r4, #0]
 8025f36:	60ab      	str	r3, [r5, #8]
 8025f38:	6863      	ldr	r3, [r4, #4]
 8025f3a:	60eb      	str	r3, [r5, #12]
 8025f3c:	2a1b      	cmp	r2, #27
 8025f3e:	d828      	bhi.n	8025f92 <_realloc_r+0x206>
 8025f40:	3408      	adds	r4, #8
 8025f42:	f105 0010 	add.w	r0, r5, #16
 8025f46:	6823      	ldr	r3, [r4, #0]
 8025f48:	6003      	str	r3, [r0, #0]
 8025f4a:	6863      	ldr	r3, [r4, #4]
 8025f4c:	6043      	str	r3, [r0, #4]
 8025f4e:	68a3      	ldr	r3, [r4, #8]
 8025f50:	6083      	str	r3, [r0, #8]
 8025f52:	686b      	ldr	r3, [r5, #4]
 8025f54:	eba7 0008 	sub.w	r0, r7, r8
 8025f58:	280f      	cmp	r0, #15
 8025f5a:	f003 0301 	and.w	r3, r3, #1
 8025f5e:	eb05 0207 	add.w	r2, r5, r7
 8025f62:	f240 80b0 	bls.w	80260c6 <_realloc_r+0x33a>
 8025f66:	eb05 0108 	add.w	r1, r5, r8
 8025f6a:	ea48 0303 	orr.w	r3, r8, r3
 8025f6e:	f040 0001 	orr.w	r0, r0, #1
 8025f72:	606b      	str	r3, [r5, #4]
 8025f74:	6048      	str	r0, [r1, #4]
 8025f76:	6853      	ldr	r3, [r2, #4]
 8025f78:	f043 0301 	orr.w	r3, r3, #1
 8025f7c:	6053      	str	r3, [r2, #4]
 8025f7e:	3108      	adds	r1, #8
 8025f80:	4648      	mov	r0, r9
 8025f82:	f7fe fee7 	bl	8024d54 <_free_r>
 8025f86:	4648      	mov	r0, r9
 8025f88:	f7ff fbc4 	bl	8025714 <__malloc_unlock>
 8025f8c:	f105 0b08 	add.w	fp, r5, #8
 8025f90:	e718      	b.n	8025dc4 <_realloc_r+0x38>
 8025f92:	68a3      	ldr	r3, [r4, #8]
 8025f94:	612b      	str	r3, [r5, #16]
 8025f96:	68e3      	ldr	r3, [r4, #12]
 8025f98:	616b      	str	r3, [r5, #20]
 8025f9a:	2a24      	cmp	r2, #36	; 0x24
 8025f9c:	bf01      	itttt	eq
 8025f9e:	6923      	ldreq	r3, [r4, #16]
 8025fa0:	61ab      	streq	r3, [r5, #24]
 8025fa2:	6963      	ldreq	r3, [r4, #20]
 8025fa4:	61eb      	streq	r3, [r5, #28]
 8025fa6:	bf19      	ittee	ne
 8025fa8:	3410      	addne	r4, #16
 8025faa:	f105 0018 	addne.w	r0, r5, #24
 8025fae:	f105 0020 	addeq.w	r0, r5, #32
 8025fb2:	3418      	addeq	r4, #24
 8025fb4:	e7c7      	b.n	8025f46 <_realloc_r+0x1ba>
 8025fb6:	4621      	mov	r1, r4
 8025fb8:	f7fb f94a 	bl	8021250 <memmove>
 8025fbc:	e7c9      	b.n	8025f52 <_realloc_r+0x1c6>
 8025fbe:	45d8      	cmp	r8, fp
 8025fc0:	dc31      	bgt.n	8026026 <_realloc_r+0x29a>
 8025fc2:	4628      	mov	r0, r5
 8025fc4:	68eb      	ldr	r3, [r5, #12]
 8025fc6:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8025fca:	60d3      	str	r3, [r2, #12]
 8025fcc:	609a      	str	r2, [r3, #8]
 8025fce:	1f32      	subs	r2, r6, #4
 8025fd0:	2a24      	cmp	r2, #36	; 0x24
 8025fd2:	d824      	bhi.n	802601e <_realloc_r+0x292>
 8025fd4:	2a13      	cmp	r2, #19
 8025fd6:	d908      	bls.n	8025fea <_realloc_r+0x25e>
 8025fd8:	6823      	ldr	r3, [r4, #0]
 8025fda:	60ab      	str	r3, [r5, #8]
 8025fdc:	6863      	ldr	r3, [r4, #4]
 8025fde:	60eb      	str	r3, [r5, #12]
 8025fe0:	2a1b      	cmp	r2, #27
 8025fe2:	d80a      	bhi.n	8025ffa <_realloc_r+0x26e>
 8025fe4:	3408      	adds	r4, #8
 8025fe6:	f105 0010 	add.w	r0, r5, #16
 8025fea:	6823      	ldr	r3, [r4, #0]
 8025fec:	6003      	str	r3, [r0, #0]
 8025fee:	6863      	ldr	r3, [r4, #4]
 8025ff0:	6043      	str	r3, [r0, #4]
 8025ff2:	68a3      	ldr	r3, [r4, #8]
 8025ff4:	6083      	str	r3, [r0, #8]
 8025ff6:	465f      	mov	r7, fp
 8025ff8:	e7ab      	b.n	8025f52 <_realloc_r+0x1c6>
 8025ffa:	68a3      	ldr	r3, [r4, #8]
 8025ffc:	612b      	str	r3, [r5, #16]
 8025ffe:	68e3      	ldr	r3, [r4, #12]
 8026000:	616b      	str	r3, [r5, #20]
 8026002:	2a24      	cmp	r2, #36	; 0x24
 8026004:	bf01      	itttt	eq
 8026006:	6923      	ldreq	r3, [r4, #16]
 8026008:	61ab      	streq	r3, [r5, #24]
 802600a:	6963      	ldreq	r3, [r4, #20]
 802600c:	61eb      	streq	r3, [r5, #28]
 802600e:	bf19      	ittee	ne
 8026010:	3410      	addne	r4, #16
 8026012:	f105 0018 	addne.w	r0, r5, #24
 8026016:	f105 0020 	addeq.w	r0, r5, #32
 802601a:	3418      	addeq	r4, #24
 802601c:	e7e5      	b.n	8025fea <_realloc_r+0x25e>
 802601e:	4621      	mov	r1, r4
 8026020:	f7fb f916 	bl	8021250 <memmove>
 8026024:	e7e7      	b.n	8025ff6 <_realloc_r+0x26a>
 8026026:	4611      	mov	r1, r2
 8026028:	4648      	mov	r0, r9
 802602a:	f7ff f931 	bl	8025290 <_malloc_r>
 802602e:	4683      	mov	fp, r0
 8026030:	2800      	cmp	r0, #0
 8026032:	f43f af51 	beq.w	8025ed8 <_realloc_r+0x14c>
 8026036:	f854 3c04 	ldr.w	r3, [r4, #-4]
 802603a:	f023 0301 	bic.w	r3, r3, #1
 802603e:	4453      	add	r3, sl
 8026040:	f1a0 0208 	sub.w	r2, r0, #8
 8026044:	4293      	cmp	r3, r2
 8026046:	d107      	bne.n	8026058 <_realloc_r+0x2cc>
 8026048:	f850 7c04 	ldr.w	r7, [r0, #-4]
 802604c:	f027 0703 	bic.w	r7, r7, #3
 8026050:	4437      	add	r7, r6
 8026052:	e6fc      	b.n	8025e4e <_realloc_r+0xc2>
 8026054:	200099d4 	.word	0x200099d4
 8026058:	1f32      	subs	r2, r6, #4
 802605a:	2a24      	cmp	r2, #36	; 0x24
 802605c:	d82d      	bhi.n	80260ba <_realloc_r+0x32e>
 802605e:	2a13      	cmp	r2, #19
 8026060:	d928      	bls.n	80260b4 <_realloc_r+0x328>
 8026062:	6823      	ldr	r3, [r4, #0]
 8026064:	6003      	str	r3, [r0, #0]
 8026066:	6863      	ldr	r3, [r4, #4]
 8026068:	6043      	str	r3, [r0, #4]
 802606a:	2a1b      	cmp	r2, #27
 802606c:	d80e      	bhi.n	802608c <_realloc_r+0x300>
 802606e:	f104 0208 	add.w	r2, r4, #8
 8026072:	f100 0308 	add.w	r3, r0, #8
 8026076:	6811      	ldr	r1, [r2, #0]
 8026078:	6019      	str	r1, [r3, #0]
 802607a:	6851      	ldr	r1, [r2, #4]
 802607c:	6059      	str	r1, [r3, #4]
 802607e:	6892      	ldr	r2, [r2, #8]
 8026080:	609a      	str	r2, [r3, #8]
 8026082:	4621      	mov	r1, r4
 8026084:	4648      	mov	r0, r9
 8026086:	f7fe fe65 	bl	8024d54 <_free_r>
 802608a:	e725      	b.n	8025ed8 <_realloc_r+0x14c>
 802608c:	68a3      	ldr	r3, [r4, #8]
 802608e:	6083      	str	r3, [r0, #8]
 8026090:	68e3      	ldr	r3, [r4, #12]
 8026092:	60c3      	str	r3, [r0, #12]
 8026094:	2a24      	cmp	r2, #36	; 0x24
 8026096:	bf01      	itttt	eq
 8026098:	6923      	ldreq	r3, [r4, #16]
 802609a:	6103      	streq	r3, [r0, #16]
 802609c:	6961      	ldreq	r1, [r4, #20]
 802609e:	6141      	streq	r1, [r0, #20]
 80260a0:	bf19      	ittee	ne
 80260a2:	f104 0210 	addne.w	r2, r4, #16
 80260a6:	f100 0310 	addne.w	r3, r0, #16
 80260aa:	f104 0218 	addeq.w	r2, r4, #24
 80260ae:	f100 0318 	addeq.w	r3, r0, #24
 80260b2:	e7e0      	b.n	8026076 <_realloc_r+0x2ea>
 80260b4:	4603      	mov	r3, r0
 80260b6:	4622      	mov	r2, r4
 80260b8:	e7dd      	b.n	8026076 <_realloc_r+0x2ea>
 80260ba:	4621      	mov	r1, r4
 80260bc:	f7fb f8c8 	bl	8021250 <memmove>
 80260c0:	e7df      	b.n	8026082 <_realloc_r+0x2f6>
 80260c2:	4637      	mov	r7, r6
 80260c4:	e6c3      	b.n	8025e4e <_realloc_r+0xc2>
 80260c6:	431f      	orrs	r7, r3
 80260c8:	606f      	str	r7, [r5, #4]
 80260ca:	6853      	ldr	r3, [r2, #4]
 80260cc:	f043 0301 	orr.w	r3, r3, #1
 80260d0:	6053      	str	r3, [r2, #4]
 80260d2:	e758      	b.n	8025f86 <_realloc_r+0x1fa>

080260d4 <frexp>:
 80260d4:	b570      	push	{r4, r5, r6, lr}
 80260d6:	2100      	movs	r1, #0
 80260d8:	ec55 4b10 	vmov	r4, r5, d0
 80260dc:	6001      	str	r1, [r0, #0]
 80260de:	4916      	ldr	r1, [pc, #88]	; (8026138 <frexp+0x64>)
 80260e0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 80260e4:	428a      	cmp	r2, r1
 80260e6:	4606      	mov	r6, r0
 80260e8:	462b      	mov	r3, r5
 80260ea:	dc22      	bgt.n	8026132 <frexp+0x5e>
 80260ec:	ee10 1a10 	vmov	r1, s0
 80260f0:	4311      	orrs	r1, r2
 80260f2:	d01e      	beq.n	8026132 <frexp+0x5e>
 80260f4:	4911      	ldr	r1, [pc, #68]	; (802613c <frexp+0x68>)
 80260f6:	4029      	ands	r1, r5
 80260f8:	b969      	cbnz	r1, 8026116 <frexp+0x42>
 80260fa:	4b11      	ldr	r3, [pc, #68]	; (8026140 <frexp+0x6c>)
 80260fc:	2200      	movs	r2, #0
 80260fe:	ee10 0a10 	vmov	r0, s0
 8026102:	4629      	mov	r1, r5
 8026104:	f7da fa88 	bl	8000618 <__aeabi_dmul>
 8026108:	460b      	mov	r3, r1
 802610a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 802610e:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8026112:	4604      	mov	r4, r0
 8026114:	6031      	str	r1, [r6, #0]
 8026116:	6831      	ldr	r1, [r6, #0]
 8026118:	1512      	asrs	r2, r2, #20
 802611a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 802611e:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 8026122:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8026126:	440a      	add	r2, r1
 8026128:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 802612c:	6032      	str	r2, [r6, #0]
 802612e:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8026132:	ec45 4b10 	vmov	d0, r4, r5
 8026136:	bd70      	pop	{r4, r5, r6, pc}
 8026138:	7fefffff 	.word	0x7fefffff
 802613c:	7ff00000 	.word	0x7ff00000
 8026140:	43500000 	.word	0x43500000

08026144 <_sbrk_r>:
 8026144:	b538      	push	{r3, r4, r5, lr}
 8026146:	4d06      	ldr	r5, [pc, #24]	; (8026160 <_sbrk_r+0x1c>)
 8026148:	2300      	movs	r3, #0
 802614a:	4604      	mov	r4, r0
 802614c:	4608      	mov	r0, r1
 802614e:	602b      	str	r3, [r5, #0]
 8026150:	f7dd f8ca 	bl	80032e8 <_sbrk>
 8026154:	1c43      	adds	r3, r0, #1
 8026156:	d102      	bne.n	802615e <_sbrk_r+0x1a>
 8026158:	682b      	ldr	r3, [r5, #0]
 802615a:	b103      	cbz	r3, 802615e <_sbrk_r+0x1a>
 802615c:	6023      	str	r3, [r4, #0]
 802615e:	bd38      	pop	{r3, r4, r5, pc}
 8026160:	20021f84 	.word	0x20021f84

08026164 <__sread>:
 8026164:	b510      	push	{r4, lr}
 8026166:	460c      	mov	r4, r1
 8026168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802616c:	f000 ffba 	bl	80270e4 <_read_r>
 8026170:	2800      	cmp	r0, #0
 8026172:	bfab      	itete	ge
 8026174:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8026176:	89a3      	ldrhlt	r3, [r4, #12]
 8026178:	181b      	addge	r3, r3, r0
 802617a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802617e:	bfac      	ite	ge
 8026180:	6523      	strge	r3, [r4, #80]	; 0x50
 8026182:	81a3      	strhlt	r3, [r4, #12]
 8026184:	bd10      	pop	{r4, pc}

08026186 <__swrite>:
 8026186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802618a:	461f      	mov	r7, r3
 802618c:	898b      	ldrh	r3, [r1, #12]
 802618e:	05db      	lsls	r3, r3, #23
 8026190:	4605      	mov	r5, r0
 8026192:	460c      	mov	r4, r1
 8026194:	4616      	mov	r6, r2
 8026196:	d505      	bpl.n	80261a4 <__swrite+0x1e>
 8026198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802619c:	2302      	movs	r3, #2
 802619e:	2200      	movs	r2, #0
 80261a0:	f000 ff7c 	bl	802709c <_lseek_r>
 80261a4:	89a3      	ldrh	r3, [r4, #12]
 80261a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80261aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80261ae:	81a3      	strh	r3, [r4, #12]
 80261b0:	4632      	mov	r2, r6
 80261b2:	463b      	mov	r3, r7
 80261b4:	4628      	mov	r0, r5
 80261b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80261ba:	f000 bdb9 	b.w	8026d30 <_write_r>

080261be <__sseek>:
 80261be:	b510      	push	{r4, lr}
 80261c0:	460c      	mov	r4, r1
 80261c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80261c6:	f000 ff69 	bl	802709c <_lseek_r>
 80261ca:	1c43      	adds	r3, r0, #1
 80261cc:	89a3      	ldrh	r3, [r4, #12]
 80261ce:	bf15      	itete	ne
 80261d0:	6520      	strne	r0, [r4, #80]	; 0x50
 80261d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80261d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80261da:	81a3      	strheq	r3, [r4, #12]
 80261dc:	bf18      	it	ne
 80261de:	81a3      	strhne	r3, [r4, #12]
 80261e0:	bd10      	pop	{r4, pc}

080261e2 <__sclose>:
 80261e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80261e6:	f000 be4b 	b.w	8026e80 <_close_r>

080261ea <strncpy>:
 80261ea:	b510      	push	{r4, lr}
 80261ec:	3901      	subs	r1, #1
 80261ee:	4603      	mov	r3, r0
 80261f0:	b132      	cbz	r2, 8026200 <strncpy+0x16>
 80261f2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80261f6:	f803 4b01 	strb.w	r4, [r3], #1
 80261fa:	3a01      	subs	r2, #1
 80261fc:	2c00      	cmp	r4, #0
 80261fe:	d1f7      	bne.n	80261f0 <strncpy+0x6>
 8026200:	441a      	add	r2, r3
 8026202:	2100      	movs	r1, #0
 8026204:	4293      	cmp	r3, r2
 8026206:	d100      	bne.n	802620a <strncpy+0x20>
 8026208:	bd10      	pop	{r4, pc}
 802620a:	f803 1b01 	strb.w	r1, [r3], #1
 802620e:	e7f9      	b.n	8026204 <strncpy+0x1a>

08026210 <__ssprint_r>:
 8026210:	6893      	ldr	r3, [r2, #8]
 8026212:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026216:	4680      	mov	r8, r0
 8026218:	460c      	mov	r4, r1
 802621a:	4617      	mov	r7, r2
 802621c:	2b00      	cmp	r3, #0
 802621e:	d061      	beq.n	80262e4 <__ssprint_r+0xd4>
 8026220:	2300      	movs	r3, #0
 8026222:	f8d2 a000 	ldr.w	sl, [r2]
 8026226:	9301      	str	r3, [sp, #4]
 8026228:	469b      	mov	fp, r3
 802622a:	f1bb 0f00 	cmp.w	fp, #0
 802622e:	d02b      	beq.n	8026288 <__ssprint_r+0x78>
 8026230:	68a6      	ldr	r6, [r4, #8]
 8026232:	455e      	cmp	r6, fp
 8026234:	d844      	bhi.n	80262c0 <__ssprint_r+0xb0>
 8026236:	89a2      	ldrh	r2, [r4, #12]
 8026238:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802623c:	d03e      	beq.n	80262bc <__ssprint_r+0xac>
 802623e:	6820      	ldr	r0, [r4, #0]
 8026240:	6921      	ldr	r1, [r4, #16]
 8026242:	6965      	ldr	r5, [r4, #20]
 8026244:	eba0 0901 	sub.w	r9, r0, r1
 8026248:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802624c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8026250:	f109 0001 	add.w	r0, r9, #1
 8026254:	106d      	asrs	r5, r5, #1
 8026256:	4458      	add	r0, fp
 8026258:	4285      	cmp	r5, r0
 802625a:	bf38      	it	cc
 802625c:	4605      	movcc	r5, r0
 802625e:	0553      	lsls	r3, r2, #21
 8026260:	d545      	bpl.n	80262ee <__ssprint_r+0xde>
 8026262:	4629      	mov	r1, r5
 8026264:	4640      	mov	r0, r8
 8026266:	f7ff f813 	bl	8025290 <_malloc_r>
 802626a:	4606      	mov	r6, r0
 802626c:	b9a0      	cbnz	r0, 8026298 <__ssprint_r+0x88>
 802626e:	230c      	movs	r3, #12
 8026270:	f8c8 3000 	str.w	r3, [r8]
 8026274:	89a3      	ldrh	r3, [r4, #12]
 8026276:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802627a:	81a3      	strh	r3, [r4, #12]
 802627c:	2300      	movs	r3, #0
 802627e:	e9c7 3301 	strd	r3, r3, [r7, #4]
 8026282:	f04f 30ff 	mov.w	r0, #4294967295
 8026286:	e02f      	b.n	80262e8 <__ssprint_r+0xd8>
 8026288:	f8da 3000 	ldr.w	r3, [sl]
 802628c:	f8da b004 	ldr.w	fp, [sl, #4]
 8026290:	9301      	str	r3, [sp, #4]
 8026292:	f10a 0a08 	add.w	sl, sl, #8
 8026296:	e7c8      	b.n	802622a <__ssprint_r+0x1a>
 8026298:	464a      	mov	r2, r9
 802629a:	6921      	ldr	r1, [r4, #16]
 802629c:	f7fa ffca 	bl	8021234 <memcpy>
 80262a0:	89a2      	ldrh	r2, [r4, #12]
 80262a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80262a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80262aa:	81a2      	strh	r2, [r4, #12]
 80262ac:	6126      	str	r6, [r4, #16]
 80262ae:	6165      	str	r5, [r4, #20]
 80262b0:	444e      	add	r6, r9
 80262b2:	eba5 0509 	sub.w	r5, r5, r9
 80262b6:	6026      	str	r6, [r4, #0]
 80262b8:	60a5      	str	r5, [r4, #8]
 80262ba:	465e      	mov	r6, fp
 80262bc:	455e      	cmp	r6, fp
 80262be:	d900      	bls.n	80262c2 <__ssprint_r+0xb2>
 80262c0:	465e      	mov	r6, fp
 80262c2:	4632      	mov	r2, r6
 80262c4:	9901      	ldr	r1, [sp, #4]
 80262c6:	6820      	ldr	r0, [r4, #0]
 80262c8:	f7fa ffc2 	bl	8021250 <memmove>
 80262cc:	68a2      	ldr	r2, [r4, #8]
 80262ce:	1b92      	subs	r2, r2, r6
 80262d0:	60a2      	str	r2, [r4, #8]
 80262d2:	6822      	ldr	r2, [r4, #0]
 80262d4:	4432      	add	r2, r6
 80262d6:	6022      	str	r2, [r4, #0]
 80262d8:	68ba      	ldr	r2, [r7, #8]
 80262da:	eba2 030b 	sub.w	r3, r2, fp
 80262de:	60bb      	str	r3, [r7, #8]
 80262e0:	2b00      	cmp	r3, #0
 80262e2:	d1d1      	bne.n	8026288 <__ssprint_r+0x78>
 80262e4:	2000      	movs	r0, #0
 80262e6:	6078      	str	r0, [r7, #4]
 80262e8:	b003      	add	sp, #12
 80262ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80262ee:	462a      	mov	r2, r5
 80262f0:	4640      	mov	r0, r8
 80262f2:	f7ff fd4b 	bl	8025d8c <_realloc_r>
 80262f6:	4606      	mov	r6, r0
 80262f8:	2800      	cmp	r0, #0
 80262fa:	d1d7      	bne.n	80262ac <__ssprint_r+0x9c>
 80262fc:	6921      	ldr	r1, [r4, #16]
 80262fe:	4640      	mov	r0, r8
 8026300:	f7fe fd28 	bl	8024d54 <_free_r>
 8026304:	e7b3      	b.n	802626e <__ssprint_r+0x5e>

08026306 <sysconf>:
 8026306:	2808      	cmp	r0, #8
 8026308:	b508      	push	{r3, lr}
 802630a:	d006      	beq.n	802631a <sysconf+0x14>
 802630c:	f7fe fb92 	bl	8024a34 <__errno>
 8026310:	2316      	movs	r3, #22
 8026312:	6003      	str	r3, [r0, #0]
 8026314:	f04f 30ff 	mov.w	r0, #4294967295
 8026318:	bd08      	pop	{r3, pc}
 802631a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 802631e:	e7fb      	b.n	8026318 <sysconf+0x12>

08026320 <__sprint_r>:
 8026320:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026324:	6893      	ldr	r3, [r2, #8]
 8026326:	4680      	mov	r8, r0
 8026328:	460f      	mov	r7, r1
 802632a:	4614      	mov	r4, r2
 802632c:	b91b      	cbnz	r3, 8026336 <__sprint_r+0x16>
 802632e:	6053      	str	r3, [r2, #4]
 8026330:	4618      	mov	r0, r3
 8026332:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026336:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8026338:	049d      	lsls	r5, r3, #18
 802633a:	d520      	bpl.n	802637e <__sprint_r+0x5e>
 802633c:	6815      	ldr	r5, [r2, #0]
 802633e:	3508      	adds	r5, #8
 8026340:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8026344:	f04f 0900 	mov.w	r9, #0
 8026348:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 802634c:	45ca      	cmp	sl, r9
 802634e:	dc0b      	bgt.n	8026368 <__sprint_r+0x48>
 8026350:	68a3      	ldr	r3, [r4, #8]
 8026352:	f026 0003 	bic.w	r0, r6, #3
 8026356:	1a18      	subs	r0, r3, r0
 8026358:	60a0      	str	r0, [r4, #8]
 802635a:	3508      	adds	r5, #8
 802635c:	2800      	cmp	r0, #0
 802635e:	d1ef      	bne.n	8026340 <__sprint_r+0x20>
 8026360:	2300      	movs	r3, #0
 8026362:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8026366:	e7e4      	b.n	8026332 <__sprint_r+0x12>
 8026368:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 802636c:	463a      	mov	r2, r7
 802636e:	4640      	mov	r0, r8
 8026370:	f000 fe41 	bl	8026ff6 <_fputwc_r>
 8026374:	1c43      	adds	r3, r0, #1
 8026376:	d0f3      	beq.n	8026360 <__sprint_r+0x40>
 8026378:	f109 0901 	add.w	r9, r9, #1
 802637c:	e7e6      	b.n	802634c <__sprint_r+0x2c>
 802637e:	f7fe fda9 	bl	8024ed4 <__sfvwrite_r>
 8026382:	e7ed      	b.n	8026360 <__sprint_r+0x40>

08026384 <_vfiprintf_r>:
 8026384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026388:	ed2d 8b02 	vpush	{d8}
 802638c:	b0b9      	sub	sp, #228	; 0xe4
 802638e:	460f      	mov	r7, r1
 8026390:	9201      	str	r2, [sp, #4]
 8026392:	461d      	mov	r5, r3
 8026394:	461c      	mov	r4, r3
 8026396:	4681      	mov	r9, r0
 8026398:	b118      	cbz	r0, 80263a2 <_vfiprintf_r+0x1e>
 802639a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 802639c:	b90b      	cbnz	r3, 80263a2 <_vfiprintf_r+0x1e>
 802639e:	f7fe fc49 	bl	8024c34 <__sinit>
 80263a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80263a4:	07d8      	lsls	r0, r3, #31
 80263a6:	d405      	bmi.n	80263b4 <_vfiprintf_r+0x30>
 80263a8:	89bb      	ldrh	r3, [r7, #12]
 80263aa:	0599      	lsls	r1, r3, #22
 80263ac:	d402      	bmi.n	80263b4 <_vfiprintf_r+0x30>
 80263ae:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80263b0:	f7fe ff00 	bl	80251b4 <__retarget_lock_acquire_recursive>
 80263b4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80263b8:	049a      	lsls	r2, r3, #18
 80263ba:	d406      	bmi.n	80263ca <_vfiprintf_r+0x46>
 80263bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80263c0:	81bb      	strh	r3, [r7, #12]
 80263c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80263c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80263c8:	667b      	str	r3, [r7, #100]	; 0x64
 80263ca:	89bb      	ldrh	r3, [r7, #12]
 80263cc:	071e      	lsls	r6, r3, #28
 80263ce:	d501      	bpl.n	80263d4 <_vfiprintf_r+0x50>
 80263d0:	693b      	ldr	r3, [r7, #16]
 80263d2:	b9bb      	cbnz	r3, 8026404 <_vfiprintf_r+0x80>
 80263d4:	4639      	mov	r1, r7
 80263d6:	4648      	mov	r0, r9
 80263d8:	f7fd fc60 	bl	8023c9c <__swsetup_r>
 80263dc:	b190      	cbz	r0, 8026404 <_vfiprintf_r+0x80>
 80263de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80263e0:	07d8      	lsls	r0, r3, #31
 80263e2:	d508      	bpl.n	80263f6 <_vfiprintf_r+0x72>
 80263e4:	f04f 33ff 	mov.w	r3, #4294967295
 80263e8:	9302      	str	r3, [sp, #8]
 80263ea:	9802      	ldr	r0, [sp, #8]
 80263ec:	b039      	add	sp, #228	; 0xe4
 80263ee:	ecbd 8b02 	vpop	{d8}
 80263f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80263f6:	89bb      	ldrh	r3, [r7, #12]
 80263f8:	0599      	lsls	r1, r3, #22
 80263fa:	d4f3      	bmi.n	80263e4 <_vfiprintf_r+0x60>
 80263fc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80263fe:	f7fe feda 	bl	80251b6 <__retarget_lock_release_recursive>
 8026402:	e7ef      	b.n	80263e4 <_vfiprintf_r+0x60>
 8026404:	89bb      	ldrh	r3, [r7, #12]
 8026406:	f003 021a 	and.w	r2, r3, #26
 802640a:	2a0a      	cmp	r2, #10
 802640c:	d116      	bne.n	802643c <_vfiprintf_r+0xb8>
 802640e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8026412:	2a00      	cmp	r2, #0
 8026414:	db12      	blt.n	802643c <_vfiprintf_r+0xb8>
 8026416:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8026418:	07d2      	lsls	r2, r2, #31
 802641a:	d404      	bmi.n	8026426 <_vfiprintf_r+0xa2>
 802641c:	059e      	lsls	r6, r3, #22
 802641e:	d402      	bmi.n	8026426 <_vfiprintf_r+0xa2>
 8026420:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8026422:	f7fe fec8 	bl	80251b6 <__retarget_lock_release_recursive>
 8026426:	9a01      	ldr	r2, [sp, #4]
 8026428:	462b      	mov	r3, r5
 802642a:	4639      	mov	r1, r7
 802642c:	4648      	mov	r0, r9
 802642e:	b039      	add	sp, #228	; 0xe4
 8026430:	ecbd 8b02 	vpop	{d8}
 8026434:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026438:	f000 bc3a 	b.w	8026cb0 <__sbprintf>
 802643c:	2300      	movs	r3, #0
 802643e:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 8026442:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8026446:	ae0f      	add	r6, sp, #60	; 0x3c
 8026448:	ee08 3a10 	vmov	s16, r3
 802644c:	960c      	str	r6, [sp, #48]	; 0x30
 802644e:	9307      	str	r3, [sp, #28]
 8026450:	9302      	str	r3, [sp, #8]
 8026452:	9b01      	ldr	r3, [sp, #4]
 8026454:	461d      	mov	r5, r3
 8026456:	f813 2b01 	ldrb.w	r2, [r3], #1
 802645a:	b10a      	cbz	r2, 8026460 <_vfiprintf_r+0xdc>
 802645c:	2a25      	cmp	r2, #37	; 0x25
 802645e:	d1f9      	bne.n	8026454 <_vfiprintf_r+0xd0>
 8026460:	9b01      	ldr	r3, [sp, #4]
 8026462:	ebb5 0803 	subs.w	r8, r5, r3
 8026466:	d00d      	beq.n	8026484 <_vfiprintf_r+0x100>
 8026468:	e9c6 3800 	strd	r3, r8, [r6]
 802646c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802646e:	4443      	add	r3, r8
 8026470:	930e      	str	r3, [sp, #56]	; 0x38
 8026472:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026474:	3301      	adds	r3, #1
 8026476:	2b07      	cmp	r3, #7
 8026478:	930d      	str	r3, [sp, #52]	; 0x34
 802647a:	dc75      	bgt.n	8026568 <_vfiprintf_r+0x1e4>
 802647c:	3608      	adds	r6, #8
 802647e:	9b02      	ldr	r3, [sp, #8]
 8026480:	4443      	add	r3, r8
 8026482:	9302      	str	r3, [sp, #8]
 8026484:	782b      	ldrb	r3, [r5, #0]
 8026486:	2b00      	cmp	r3, #0
 8026488:	f000 83d6 	beq.w	8026c38 <_vfiprintf_r+0x8b4>
 802648c:	2300      	movs	r3, #0
 802648e:	f04f 31ff 	mov.w	r1, #4294967295
 8026492:	1c6a      	adds	r2, r5, #1
 8026494:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 8026498:	9100      	str	r1, [sp, #0]
 802649a:	9303      	str	r3, [sp, #12]
 802649c:	469a      	mov	sl, r3
 802649e:	f812 3b01 	ldrb.w	r3, [r2], #1
 80264a2:	9201      	str	r2, [sp, #4]
 80264a4:	f1a3 0220 	sub.w	r2, r3, #32
 80264a8:	2a5a      	cmp	r2, #90	; 0x5a
 80264aa:	f200 831f 	bhi.w	8026aec <_vfiprintf_r+0x768>
 80264ae:	e8df f012 	tbh	[pc, r2, lsl #1]
 80264b2:	009b      	.short	0x009b
 80264b4:	031d031d 	.word	0x031d031d
 80264b8:	031d00a3 	.word	0x031d00a3
 80264bc:	031d031d 	.word	0x031d031d
 80264c0:	031d0082 	.word	0x031d0082
 80264c4:	00a6031d 	.word	0x00a6031d
 80264c8:	031d00b0 	.word	0x031d00b0
 80264cc:	00b200ad 	.word	0x00b200ad
 80264d0:	00cd031d 	.word	0x00cd031d
 80264d4:	00d000d0 	.word	0x00d000d0
 80264d8:	00d000d0 	.word	0x00d000d0
 80264dc:	00d000d0 	.word	0x00d000d0
 80264e0:	00d000d0 	.word	0x00d000d0
 80264e4:	031d00d0 	.word	0x031d00d0
 80264e8:	031d031d 	.word	0x031d031d
 80264ec:	031d031d 	.word	0x031d031d
 80264f0:	031d031d 	.word	0x031d031d
 80264f4:	031d031d 	.word	0x031d031d
 80264f8:	010800fa 	.word	0x010800fa
 80264fc:	031d031d 	.word	0x031d031d
 8026500:	031d031d 	.word	0x031d031d
 8026504:	031d031d 	.word	0x031d031d
 8026508:	031d031d 	.word	0x031d031d
 802650c:	031d031d 	.word	0x031d031d
 8026510:	031d0158 	.word	0x031d0158
 8026514:	031d031d 	.word	0x031d031d
 8026518:	031d01a1 	.word	0x031d01a1
 802651c:	031d027e 	.word	0x031d027e
 8026520:	029e031d 	.word	0x029e031d
 8026524:	031d031d 	.word	0x031d031d
 8026528:	031d031d 	.word	0x031d031d
 802652c:	031d031d 	.word	0x031d031d
 8026530:	031d031d 	.word	0x031d031d
 8026534:	031d031d 	.word	0x031d031d
 8026538:	010a00fa 	.word	0x010a00fa
 802653c:	031d031d 	.word	0x031d031d
 8026540:	00e0031d 	.word	0x00e0031d
 8026544:	00f4010a 	.word	0x00f4010a
 8026548:	00ed031d 	.word	0x00ed031d
 802654c:	0136031d 	.word	0x0136031d
 8026550:	018f015a 	.word	0x018f015a
 8026554:	031d00f4 	.word	0x031d00f4
 8026558:	009901a1 	.word	0x009901a1
 802655c:	031d0280 	.word	0x031d0280
 8026560:	0065031d 	.word	0x0065031d
 8026564:	0099031d 	.word	0x0099031d
 8026568:	aa0c      	add	r2, sp, #48	; 0x30
 802656a:	4639      	mov	r1, r7
 802656c:	4648      	mov	r0, r9
 802656e:	f7ff fed7 	bl	8026320 <__sprint_r>
 8026572:	2800      	cmp	r0, #0
 8026574:	f040 833f 	bne.w	8026bf6 <_vfiprintf_r+0x872>
 8026578:	ae0f      	add	r6, sp, #60	; 0x3c
 802657a:	e780      	b.n	802647e <_vfiprintf_r+0xfa>
 802657c:	4a9c      	ldr	r2, [pc, #624]	; (80267f0 <_vfiprintf_r+0x46c>)
 802657e:	9205      	str	r2, [sp, #20]
 8026580:	f01a 0220 	ands.w	r2, sl, #32
 8026584:	f000 8235 	beq.w	80269f2 <_vfiprintf_r+0x66e>
 8026588:	3407      	adds	r4, #7
 802658a:	f024 0207 	bic.w	r2, r4, #7
 802658e:	4693      	mov	fp, r2
 8026590:	6855      	ldr	r5, [r2, #4]
 8026592:	f85b 4b08 	ldr.w	r4, [fp], #8
 8026596:	f01a 0f01 	tst.w	sl, #1
 802659a:	d009      	beq.n	80265b0 <_vfiprintf_r+0x22c>
 802659c:	ea54 0205 	orrs.w	r2, r4, r5
 80265a0:	bf1f      	itttt	ne
 80265a2:	2230      	movne	r2, #48	; 0x30
 80265a4:	f88d 202c 	strbne.w	r2, [sp, #44]	; 0x2c
 80265a8:	f88d 302d 	strbne.w	r3, [sp, #45]	; 0x2d
 80265ac:	f04a 0a02 	orrne.w	sl, sl, #2
 80265b0:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80265b4:	e11a      	b.n	80267ec <_vfiprintf_r+0x468>
 80265b6:	4648      	mov	r0, r9
 80265b8:	f7fe fdf6 	bl	80251a8 <_localeconv_r>
 80265bc:	6843      	ldr	r3, [r0, #4]
 80265be:	4618      	mov	r0, r3
 80265c0:	ee08 3a10 	vmov	s16, r3
 80265c4:	f7d9 fe14 	bl	80001f0 <strlen>
 80265c8:	9007      	str	r0, [sp, #28]
 80265ca:	4648      	mov	r0, r9
 80265cc:	f7fe fdec 	bl	80251a8 <_localeconv_r>
 80265d0:	6883      	ldr	r3, [r0, #8]
 80265d2:	9306      	str	r3, [sp, #24]
 80265d4:	9b07      	ldr	r3, [sp, #28]
 80265d6:	b12b      	cbz	r3, 80265e4 <_vfiprintf_r+0x260>
 80265d8:	9b06      	ldr	r3, [sp, #24]
 80265da:	b11b      	cbz	r3, 80265e4 <_vfiprintf_r+0x260>
 80265dc:	781b      	ldrb	r3, [r3, #0]
 80265de:	b10b      	cbz	r3, 80265e4 <_vfiprintf_r+0x260>
 80265e0:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80265e4:	9a01      	ldr	r2, [sp, #4]
 80265e6:	e75a      	b.n	802649e <_vfiprintf_r+0x11a>
 80265e8:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 80265ec:	2b00      	cmp	r3, #0
 80265ee:	d1f9      	bne.n	80265e4 <_vfiprintf_r+0x260>
 80265f0:	2320      	movs	r3, #32
 80265f2:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 80265f6:	e7f5      	b.n	80265e4 <_vfiprintf_r+0x260>
 80265f8:	f04a 0a01 	orr.w	sl, sl, #1
 80265fc:	e7f2      	b.n	80265e4 <_vfiprintf_r+0x260>
 80265fe:	f854 3b04 	ldr.w	r3, [r4], #4
 8026602:	9303      	str	r3, [sp, #12]
 8026604:	2b00      	cmp	r3, #0
 8026606:	daed      	bge.n	80265e4 <_vfiprintf_r+0x260>
 8026608:	425b      	negs	r3, r3
 802660a:	9303      	str	r3, [sp, #12]
 802660c:	f04a 0a04 	orr.w	sl, sl, #4
 8026610:	e7e8      	b.n	80265e4 <_vfiprintf_r+0x260>
 8026612:	232b      	movs	r3, #43	; 0x2b
 8026614:	e7ed      	b.n	80265f2 <_vfiprintf_r+0x26e>
 8026616:	9a01      	ldr	r2, [sp, #4]
 8026618:	f812 3b01 	ldrb.w	r3, [r2], #1
 802661c:	2b2a      	cmp	r3, #42	; 0x2a
 802661e:	d112      	bne.n	8026646 <_vfiprintf_r+0x2c2>
 8026620:	f854 0b04 	ldr.w	r0, [r4], #4
 8026624:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8026628:	e9cd 3200 	strd	r3, r2, [sp]
 802662c:	e7da      	b.n	80265e4 <_vfiprintf_r+0x260>
 802662e:	9b00      	ldr	r3, [sp, #0]
 8026630:	200a      	movs	r0, #10
 8026632:	fb00 1303 	mla	r3, r0, r3, r1
 8026636:	9300      	str	r3, [sp, #0]
 8026638:	f812 3b01 	ldrb.w	r3, [r2], #1
 802663c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8026640:	2909      	cmp	r1, #9
 8026642:	d9f4      	bls.n	802662e <_vfiprintf_r+0x2aa>
 8026644:	e72d      	b.n	80264a2 <_vfiprintf_r+0x11e>
 8026646:	2100      	movs	r1, #0
 8026648:	9100      	str	r1, [sp, #0]
 802664a:	e7f7      	b.n	802663c <_vfiprintf_r+0x2b8>
 802664c:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8026650:	e7c8      	b.n	80265e4 <_vfiprintf_r+0x260>
 8026652:	2100      	movs	r1, #0
 8026654:	9a01      	ldr	r2, [sp, #4]
 8026656:	9103      	str	r1, [sp, #12]
 8026658:	9903      	ldr	r1, [sp, #12]
 802665a:	3b30      	subs	r3, #48	; 0x30
 802665c:	200a      	movs	r0, #10
 802665e:	fb00 3301 	mla	r3, r0, r1, r3
 8026662:	9303      	str	r3, [sp, #12]
 8026664:	f812 3b01 	ldrb.w	r3, [r2], #1
 8026668:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 802666c:	2909      	cmp	r1, #9
 802666e:	d9f3      	bls.n	8026658 <_vfiprintf_r+0x2d4>
 8026670:	e717      	b.n	80264a2 <_vfiprintf_r+0x11e>
 8026672:	9b01      	ldr	r3, [sp, #4]
 8026674:	781b      	ldrb	r3, [r3, #0]
 8026676:	2b68      	cmp	r3, #104	; 0x68
 8026678:	bf01      	itttt	eq
 802667a:	9b01      	ldreq	r3, [sp, #4]
 802667c:	3301      	addeq	r3, #1
 802667e:	9301      	streq	r3, [sp, #4]
 8026680:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8026684:	bf18      	it	ne
 8026686:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 802668a:	e7ab      	b.n	80265e4 <_vfiprintf_r+0x260>
 802668c:	9b01      	ldr	r3, [sp, #4]
 802668e:	781b      	ldrb	r3, [r3, #0]
 8026690:	2b6c      	cmp	r3, #108	; 0x6c
 8026692:	d105      	bne.n	80266a0 <_vfiprintf_r+0x31c>
 8026694:	9b01      	ldr	r3, [sp, #4]
 8026696:	3301      	adds	r3, #1
 8026698:	9301      	str	r3, [sp, #4]
 802669a:	f04a 0a20 	orr.w	sl, sl, #32
 802669e:	e7a1      	b.n	80265e4 <_vfiprintf_r+0x260>
 80266a0:	f04a 0a10 	orr.w	sl, sl, #16
 80266a4:	e79e      	b.n	80265e4 <_vfiprintf_r+0x260>
 80266a6:	46a3      	mov	fp, r4
 80266a8:	2100      	movs	r1, #0
 80266aa:	f85b 3b04 	ldr.w	r3, [fp], #4
 80266ae:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80266b2:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 80266b6:	2301      	movs	r3, #1
 80266b8:	9300      	str	r3, [sp, #0]
 80266ba:	460d      	mov	r5, r1
 80266bc:	f10d 087c 	add.w	r8, sp, #124	; 0x7c
 80266c0:	e0ad      	b.n	802681e <_vfiprintf_r+0x49a>
 80266c2:	f04a 0a10 	orr.w	sl, sl, #16
 80266c6:	f01a 0f20 	tst.w	sl, #32
 80266ca:	d011      	beq.n	80266f0 <_vfiprintf_r+0x36c>
 80266cc:	3407      	adds	r4, #7
 80266ce:	f024 0307 	bic.w	r3, r4, #7
 80266d2:	469b      	mov	fp, r3
 80266d4:	685d      	ldr	r5, [r3, #4]
 80266d6:	f85b 4b08 	ldr.w	r4, [fp], #8
 80266da:	2d00      	cmp	r5, #0
 80266dc:	da06      	bge.n	80266ec <_vfiprintf_r+0x368>
 80266de:	4264      	negs	r4, r4
 80266e0:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80266e4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80266e8:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 80266ec:	2301      	movs	r3, #1
 80266ee:	e04a      	b.n	8026786 <_vfiprintf_r+0x402>
 80266f0:	46a3      	mov	fp, r4
 80266f2:	f01a 0f10 	tst.w	sl, #16
 80266f6:	f85b 5b04 	ldr.w	r5, [fp], #4
 80266fa:	d002      	beq.n	8026702 <_vfiprintf_r+0x37e>
 80266fc:	462c      	mov	r4, r5
 80266fe:	17ed      	asrs	r5, r5, #31
 8026700:	e7eb      	b.n	80266da <_vfiprintf_r+0x356>
 8026702:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8026706:	d003      	beq.n	8026710 <_vfiprintf_r+0x38c>
 8026708:	b22c      	sxth	r4, r5
 802670a:	f345 35c0 	sbfx	r5, r5, #15, #1
 802670e:	e7e4      	b.n	80266da <_vfiprintf_r+0x356>
 8026710:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8026714:	d0f2      	beq.n	80266fc <_vfiprintf_r+0x378>
 8026716:	b26c      	sxtb	r4, r5
 8026718:	f345 15c0 	sbfx	r5, r5, #7, #1
 802671c:	e7dd      	b.n	80266da <_vfiprintf_r+0x356>
 802671e:	f01a 0f20 	tst.w	sl, #32
 8026722:	f104 0b04 	add.w	fp, r4, #4
 8026726:	d007      	beq.n	8026738 <_vfiprintf_r+0x3b4>
 8026728:	9a02      	ldr	r2, [sp, #8]
 802672a:	6823      	ldr	r3, [r4, #0]
 802672c:	9902      	ldr	r1, [sp, #8]
 802672e:	17d2      	asrs	r2, r2, #31
 8026730:	e9c3 1200 	strd	r1, r2, [r3]
 8026734:	465c      	mov	r4, fp
 8026736:	e68c      	b.n	8026452 <_vfiprintf_r+0xce>
 8026738:	f01a 0f10 	tst.w	sl, #16
 802673c:	d003      	beq.n	8026746 <_vfiprintf_r+0x3c2>
 802673e:	6823      	ldr	r3, [r4, #0]
 8026740:	9a02      	ldr	r2, [sp, #8]
 8026742:	601a      	str	r2, [r3, #0]
 8026744:	e7f6      	b.n	8026734 <_vfiprintf_r+0x3b0>
 8026746:	f01a 0f40 	tst.w	sl, #64	; 0x40
 802674a:	d003      	beq.n	8026754 <_vfiprintf_r+0x3d0>
 802674c:	6823      	ldr	r3, [r4, #0]
 802674e:	9a02      	ldr	r2, [sp, #8]
 8026750:	801a      	strh	r2, [r3, #0]
 8026752:	e7ef      	b.n	8026734 <_vfiprintf_r+0x3b0>
 8026754:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8026758:	d0f1      	beq.n	802673e <_vfiprintf_r+0x3ba>
 802675a:	6823      	ldr	r3, [r4, #0]
 802675c:	9a02      	ldr	r2, [sp, #8]
 802675e:	701a      	strb	r2, [r3, #0]
 8026760:	e7e8      	b.n	8026734 <_vfiprintf_r+0x3b0>
 8026762:	f04a 0a10 	orr.w	sl, sl, #16
 8026766:	f01a 0320 	ands.w	r3, sl, #32
 802676a:	d01f      	beq.n	80267ac <_vfiprintf_r+0x428>
 802676c:	3407      	adds	r4, #7
 802676e:	f024 0307 	bic.w	r3, r4, #7
 8026772:	469b      	mov	fp, r3
 8026774:	685d      	ldr	r5, [r3, #4]
 8026776:	f85b 4b08 	ldr.w	r4, [fp], #8
 802677a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 802677e:	2300      	movs	r3, #0
 8026780:	2200      	movs	r2, #0
 8026782:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
 8026786:	9a00      	ldr	r2, [sp, #0]
 8026788:	3201      	adds	r2, #1
 802678a:	f000 8262 	beq.w	8026c52 <_vfiprintf_r+0x8ce>
 802678e:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8026792:	9204      	str	r2, [sp, #16]
 8026794:	ea54 0205 	orrs.w	r2, r4, r5
 8026798:	f040 8261 	bne.w	8026c5e <_vfiprintf_r+0x8da>
 802679c:	9a00      	ldr	r2, [sp, #0]
 802679e:	2a00      	cmp	r2, #0
 80267a0:	f000 8199 	beq.w	8026ad6 <_vfiprintf_r+0x752>
 80267a4:	2b01      	cmp	r3, #1
 80267a6:	f040 825d 	bne.w	8026c64 <_vfiprintf_r+0x8e0>
 80267aa:	e139      	b.n	8026a20 <_vfiprintf_r+0x69c>
 80267ac:	46a3      	mov	fp, r4
 80267ae:	f01a 0510 	ands.w	r5, sl, #16
 80267b2:	f85b 4b04 	ldr.w	r4, [fp], #4
 80267b6:	d001      	beq.n	80267bc <_vfiprintf_r+0x438>
 80267b8:	461d      	mov	r5, r3
 80267ba:	e7de      	b.n	802677a <_vfiprintf_r+0x3f6>
 80267bc:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80267c0:	d001      	beq.n	80267c6 <_vfiprintf_r+0x442>
 80267c2:	b2a4      	uxth	r4, r4
 80267c4:	e7d9      	b.n	802677a <_vfiprintf_r+0x3f6>
 80267c6:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80267ca:	d0d6      	beq.n	802677a <_vfiprintf_r+0x3f6>
 80267cc:	b2e4      	uxtb	r4, r4
 80267ce:	e7f3      	b.n	80267b8 <_vfiprintf_r+0x434>
 80267d0:	2330      	movs	r3, #48	; 0x30
 80267d2:	46a3      	mov	fp, r4
 80267d4:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 80267d8:	2378      	movs	r3, #120	; 0x78
 80267da:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
 80267de:	f85b 4b04 	ldr.w	r4, [fp], #4
 80267e2:	4b03      	ldr	r3, [pc, #12]	; (80267f0 <_vfiprintf_r+0x46c>)
 80267e4:	9305      	str	r3, [sp, #20]
 80267e6:	2500      	movs	r5, #0
 80267e8:	f04a 0a02 	orr.w	sl, sl, #2
 80267ec:	2302      	movs	r3, #2
 80267ee:	e7c7      	b.n	8026780 <_vfiprintf_r+0x3fc>
 80267f0:	08072eec 	.word	0x08072eec
 80267f4:	9b00      	ldr	r3, [sp, #0]
 80267f6:	46a3      	mov	fp, r4
 80267f8:	2500      	movs	r5, #0
 80267fa:	1c5c      	adds	r4, r3, #1
 80267fc:	f85b 8b04 	ldr.w	r8, [fp], #4
 8026800:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
 8026804:	f000 80ce 	beq.w	80269a4 <_vfiprintf_r+0x620>
 8026808:	461a      	mov	r2, r3
 802680a:	4629      	mov	r1, r5
 802680c:	4640      	mov	r0, r8
 802680e:	f7d9 fcf7 	bl	8000200 <memchr>
 8026812:	2800      	cmp	r0, #0
 8026814:	f000 8174 	beq.w	8026b00 <_vfiprintf_r+0x77c>
 8026818:	eba0 0308 	sub.w	r3, r0, r8
 802681c:	9300      	str	r3, [sp, #0]
 802681e:	9b00      	ldr	r3, [sp, #0]
 8026820:	42ab      	cmp	r3, r5
 8026822:	bfb8      	it	lt
 8026824:	462b      	movlt	r3, r5
 8026826:	9304      	str	r3, [sp, #16]
 8026828:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 802682c:	b113      	cbz	r3, 8026834 <_vfiprintf_r+0x4b0>
 802682e:	9b04      	ldr	r3, [sp, #16]
 8026830:	3301      	adds	r3, #1
 8026832:	9304      	str	r3, [sp, #16]
 8026834:	f01a 0302 	ands.w	r3, sl, #2
 8026838:	9308      	str	r3, [sp, #32]
 802683a:	bf1e      	ittt	ne
 802683c:	9b04      	ldrne	r3, [sp, #16]
 802683e:	3302      	addne	r3, #2
 8026840:	9304      	strne	r3, [sp, #16]
 8026842:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8026846:	9309      	str	r3, [sp, #36]	; 0x24
 8026848:	d11f      	bne.n	802688a <_vfiprintf_r+0x506>
 802684a:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 802684e:	1a9c      	subs	r4, r3, r2
 8026850:	2c00      	cmp	r4, #0
 8026852:	dd1a      	ble.n	802688a <_vfiprintf_r+0x506>
 8026854:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8026858:	48aa      	ldr	r0, [pc, #680]	; (8026b04 <_vfiprintf_r+0x780>)
 802685a:	6030      	str	r0, [r6, #0]
 802685c:	2c10      	cmp	r4, #16
 802685e:	f103 0301 	add.w	r3, r3, #1
 8026862:	f106 0108 	add.w	r1, r6, #8
 8026866:	f300 8153 	bgt.w	8026b10 <_vfiprintf_r+0x78c>
 802686a:	6074      	str	r4, [r6, #4]
 802686c:	2b07      	cmp	r3, #7
 802686e:	4414      	add	r4, r2
 8026870:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 8026874:	f340 815e 	ble.w	8026b34 <_vfiprintf_r+0x7b0>
 8026878:	aa0c      	add	r2, sp, #48	; 0x30
 802687a:	4639      	mov	r1, r7
 802687c:	4648      	mov	r0, r9
 802687e:	f7ff fd4f 	bl	8026320 <__sprint_r>
 8026882:	2800      	cmp	r0, #0
 8026884:	f040 81b7 	bne.w	8026bf6 <_vfiprintf_r+0x872>
 8026888:	ae0f      	add	r6, sp, #60	; 0x3c
 802688a:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 802688e:	b173      	cbz	r3, 80268ae <_vfiprintf_r+0x52a>
 8026890:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
 8026894:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8026896:	6032      	str	r2, [r6, #0]
 8026898:	2201      	movs	r2, #1
 802689a:	6072      	str	r2, [r6, #4]
 802689c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802689e:	3301      	adds	r3, #1
 80268a0:	3201      	adds	r2, #1
 80268a2:	2b07      	cmp	r3, #7
 80268a4:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 80268a8:	f300 8146 	bgt.w	8026b38 <_vfiprintf_r+0x7b4>
 80268ac:	3608      	adds	r6, #8
 80268ae:	9b08      	ldr	r3, [sp, #32]
 80268b0:	b16b      	cbz	r3, 80268ce <_vfiprintf_r+0x54a>
 80268b2:	aa0b      	add	r2, sp, #44	; 0x2c
 80268b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80268b6:	6032      	str	r2, [r6, #0]
 80268b8:	2202      	movs	r2, #2
 80268ba:	6072      	str	r2, [r6, #4]
 80268bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80268be:	3301      	adds	r3, #1
 80268c0:	3202      	adds	r2, #2
 80268c2:	2b07      	cmp	r3, #7
 80268c4:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 80268c8:	f300 813f 	bgt.w	8026b4a <_vfiprintf_r+0x7c6>
 80268cc:	3608      	adds	r6, #8
 80268ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80268d0:	2b80      	cmp	r3, #128	; 0x80
 80268d2:	d11f      	bne.n	8026914 <_vfiprintf_r+0x590>
 80268d4:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80268d8:	1a9c      	subs	r4, r3, r2
 80268da:	2c00      	cmp	r4, #0
 80268dc:	dd1a      	ble.n	8026914 <_vfiprintf_r+0x590>
 80268de:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80268e2:	4889      	ldr	r0, [pc, #548]	; (8026b08 <_vfiprintf_r+0x784>)
 80268e4:	6030      	str	r0, [r6, #0]
 80268e6:	2c10      	cmp	r4, #16
 80268e8:	f103 0301 	add.w	r3, r3, #1
 80268ec:	f106 0108 	add.w	r1, r6, #8
 80268f0:	f300 8134 	bgt.w	8026b5c <_vfiprintf_r+0x7d8>
 80268f4:	6074      	str	r4, [r6, #4]
 80268f6:	2b07      	cmp	r3, #7
 80268f8:	4414      	add	r4, r2
 80268fa:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 80268fe:	f340 813f 	ble.w	8026b80 <_vfiprintf_r+0x7fc>
 8026902:	aa0c      	add	r2, sp, #48	; 0x30
 8026904:	4639      	mov	r1, r7
 8026906:	4648      	mov	r0, r9
 8026908:	f7ff fd0a 	bl	8026320 <__sprint_r>
 802690c:	2800      	cmp	r0, #0
 802690e:	f040 8172 	bne.w	8026bf6 <_vfiprintf_r+0x872>
 8026912:	ae0f      	add	r6, sp, #60	; 0x3c
 8026914:	9b00      	ldr	r3, [sp, #0]
 8026916:	1aec      	subs	r4, r5, r3
 8026918:	2c00      	cmp	r4, #0
 802691a:	dd1a      	ble.n	8026952 <_vfiprintf_r+0x5ce>
 802691c:	4d7a      	ldr	r5, [pc, #488]	; (8026b08 <_vfiprintf_r+0x784>)
 802691e:	6035      	str	r5, [r6, #0]
 8026920:	e9dd 310d 	ldrd	r3, r1, [sp, #52]	; 0x34
 8026924:	2c10      	cmp	r4, #16
 8026926:	f103 0301 	add.w	r3, r3, #1
 802692a:	f106 0208 	add.w	r2, r6, #8
 802692e:	f300 8129 	bgt.w	8026b84 <_vfiprintf_r+0x800>
 8026932:	6074      	str	r4, [r6, #4]
 8026934:	2b07      	cmp	r3, #7
 8026936:	440c      	add	r4, r1
 8026938:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 802693c:	f340 8133 	ble.w	8026ba6 <_vfiprintf_r+0x822>
 8026940:	aa0c      	add	r2, sp, #48	; 0x30
 8026942:	4639      	mov	r1, r7
 8026944:	4648      	mov	r0, r9
 8026946:	f7ff fceb 	bl	8026320 <__sprint_r>
 802694a:	2800      	cmp	r0, #0
 802694c:	f040 8153 	bne.w	8026bf6 <_vfiprintf_r+0x872>
 8026950:	ae0f      	add	r6, sp, #60	; 0x3c
 8026952:	9b00      	ldr	r3, [sp, #0]
 8026954:	980e      	ldr	r0, [sp, #56]	; 0x38
 8026956:	6073      	str	r3, [r6, #4]
 8026958:	4418      	add	r0, r3
 802695a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802695c:	f8c6 8000 	str.w	r8, [r6]
 8026960:	3301      	adds	r3, #1
 8026962:	2b07      	cmp	r3, #7
 8026964:	900e      	str	r0, [sp, #56]	; 0x38
 8026966:	930d      	str	r3, [sp, #52]	; 0x34
 8026968:	f300 811f 	bgt.w	8026baa <_vfiprintf_r+0x826>
 802696c:	f106 0308 	add.w	r3, r6, #8
 8026970:	f01a 0f04 	tst.w	sl, #4
 8026974:	f040 8121 	bne.w	8026bba <_vfiprintf_r+0x836>
 8026978:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 802697c:	9904      	ldr	r1, [sp, #16]
 802697e:	428a      	cmp	r2, r1
 8026980:	bfac      	ite	ge
 8026982:	189b      	addge	r3, r3, r2
 8026984:	185b      	addlt	r3, r3, r1
 8026986:	9302      	str	r3, [sp, #8]
 8026988:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802698a:	b13b      	cbz	r3, 802699c <_vfiprintf_r+0x618>
 802698c:	aa0c      	add	r2, sp, #48	; 0x30
 802698e:	4639      	mov	r1, r7
 8026990:	4648      	mov	r0, r9
 8026992:	f7ff fcc5 	bl	8026320 <__sprint_r>
 8026996:	2800      	cmp	r0, #0
 8026998:	f040 812d 	bne.w	8026bf6 <_vfiprintf_r+0x872>
 802699c:	2300      	movs	r3, #0
 802699e:	930d      	str	r3, [sp, #52]	; 0x34
 80269a0:	ae0f      	add	r6, sp, #60	; 0x3c
 80269a2:	e6c7      	b.n	8026734 <_vfiprintf_r+0x3b0>
 80269a4:	4640      	mov	r0, r8
 80269a6:	f7d9 fc23 	bl	80001f0 <strlen>
 80269aa:	9000      	str	r0, [sp, #0]
 80269ac:	e737      	b.n	802681e <_vfiprintf_r+0x49a>
 80269ae:	f04a 0a10 	orr.w	sl, sl, #16
 80269b2:	f01a 0320 	ands.w	r3, sl, #32
 80269b6:	d008      	beq.n	80269ca <_vfiprintf_r+0x646>
 80269b8:	3407      	adds	r4, #7
 80269ba:	f024 0307 	bic.w	r3, r4, #7
 80269be:	469b      	mov	fp, r3
 80269c0:	685d      	ldr	r5, [r3, #4]
 80269c2:	f85b 4b08 	ldr.w	r4, [fp], #8
 80269c6:	2301      	movs	r3, #1
 80269c8:	e6da      	b.n	8026780 <_vfiprintf_r+0x3fc>
 80269ca:	46a3      	mov	fp, r4
 80269cc:	f01a 0510 	ands.w	r5, sl, #16
 80269d0:	f85b 4b04 	ldr.w	r4, [fp], #4
 80269d4:	d001      	beq.n	80269da <_vfiprintf_r+0x656>
 80269d6:	461d      	mov	r5, r3
 80269d8:	e7f5      	b.n	80269c6 <_vfiprintf_r+0x642>
 80269da:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80269de:	d001      	beq.n	80269e4 <_vfiprintf_r+0x660>
 80269e0:	b2a4      	uxth	r4, r4
 80269e2:	e7f0      	b.n	80269c6 <_vfiprintf_r+0x642>
 80269e4:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80269e8:	d0ed      	beq.n	80269c6 <_vfiprintf_r+0x642>
 80269ea:	b2e4      	uxtb	r4, r4
 80269ec:	e7f3      	b.n	80269d6 <_vfiprintf_r+0x652>
 80269ee:	4a47      	ldr	r2, [pc, #284]	; (8026b0c <_vfiprintf_r+0x788>)
 80269f0:	e5c5      	b.n	802657e <_vfiprintf_r+0x1fa>
 80269f2:	46a3      	mov	fp, r4
 80269f4:	f01a 0510 	ands.w	r5, sl, #16
 80269f8:	f85b 4b04 	ldr.w	r4, [fp], #4
 80269fc:	d001      	beq.n	8026a02 <_vfiprintf_r+0x67e>
 80269fe:	4615      	mov	r5, r2
 8026a00:	e5c9      	b.n	8026596 <_vfiprintf_r+0x212>
 8026a02:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8026a06:	d001      	beq.n	8026a0c <_vfiprintf_r+0x688>
 8026a08:	b2a4      	uxth	r4, r4
 8026a0a:	e5c4      	b.n	8026596 <_vfiprintf_r+0x212>
 8026a0c:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8026a10:	f43f adc1 	beq.w	8026596 <_vfiprintf_r+0x212>
 8026a14:	b2e4      	uxtb	r4, r4
 8026a16:	e7f2      	b.n	80269fe <_vfiprintf_r+0x67a>
 8026a18:	2c0a      	cmp	r4, #10
 8026a1a:	f175 0300 	sbcs.w	r3, r5, #0
 8026a1e:	d205      	bcs.n	8026a2c <_vfiprintf_r+0x6a8>
 8026a20:	3430      	adds	r4, #48	; 0x30
 8026a22:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8026a26:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8026a2a:	e137      	b.n	8026c9c <_vfiprintf_r+0x918>
 8026a2c:	ab38      	add	r3, sp, #224	; 0xe0
 8026a2e:	9308      	str	r3, [sp, #32]
 8026a30:	9b04      	ldr	r3, [sp, #16]
 8026a32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8026a36:	f04f 0a00 	mov.w	sl, #0
 8026a3a:	9309      	str	r3, [sp, #36]	; 0x24
 8026a3c:	9b08      	ldr	r3, [sp, #32]
 8026a3e:	220a      	movs	r2, #10
 8026a40:	f103 38ff 	add.w	r8, r3, #4294967295
 8026a44:	4620      	mov	r0, r4
 8026a46:	2300      	movs	r3, #0
 8026a48:	4629      	mov	r1, r5
 8026a4a:	f7da f90d 	bl	8000c68 <__aeabi_uldivmod>
 8026a4e:	9b08      	ldr	r3, [sp, #32]
 8026a50:	3230      	adds	r2, #48	; 0x30
 8026a52:	f803 2c01 	strb.w	r2, [r3, #-1]
 8026a56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026a58:	f10a 0a01 	add.w	sl, sl, #1
 8026a5c:	b1db      	cbz	r3, 8026a96 <_vfiprintf_r+0x712>
 8026a5e:	9b06      	ldr	r3, [sp, #24]
 8026a60:	781b      	ldrb	r3, [r3, #0]
 8026a62:	4553      	cmp	r3, sl
 8026a64:	d117      	bne.n	8026a96 <_vfiprintf_r+0x712>
 8026a66:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8026a6a:	d014      	beq.n	8026a96 <_vfiprintf_r+0x712>
 8026a6c:	2c0a      	cmp	r4, #10
 8026a6e:	f175 0300 	sbcs.w	r3, r5, #0
 8026a72:	d310      	bcc.n	8026a96 <_vfiprintf_r+0x712>
 8026a74:	9b07      	ldr	r3, [sp, #28]
 8026a76:	eba8 0803 	sub.w	r8, r8, r3
 8026a7a:	461a      	mov	r2, r3
 8026a7c:	ee18 1a10 	vmov	r1, s16
 8026a80:	4640      	mov	r0, r8
 8026a82:	f7ff fbb2 	bl	80261ea <strncpy>
 8026a86:	9b06      	ldr	r3, [sp, #24]
 8026a88:	785b      	ldrb	r3, [r3, #1]
 8026a8a:	b1a3      	cbz	r3, 8026ab6 <_vfiprintf_r+0x732>
 8026a8c:	9b06      	ldr	r3, [sp, #24]
 8026a8e:	3301      	adds	r3, #1
 8026a90:	9306      	str	r3, [sp, #24]
 8026a92:	f04f 0a00 	mov.w	sl, #0
 8026a96:	2300      	movs	r3, #0
 8026a98:	220a      	movs	r2, #10
 8026a9a:	4620      	mov	r0, r4
 8026a9c:	4629      	mov	r1, r5
 8026a9e:	f7da f8e3 	bl	8000c68 <__aeabi_uldivmod>
 8026aa2:	2c0a      	cmp	r4, #10
 8026aa4:	f175 0300 	sbcs.w	r3, r5, #0
 8026aa8:	f0c0 80f8 	bcc.w	8026c9c <_vfiprintf_r+0x918>
 8026aac:	4604      	mov	r4, r0
 8026aae:	460d      	mov	r5, r1
 8026ab0:	f8cd 8020 	str.w	r8, [sp, #32]
 8026ab4:	e7c2      	b.n	8026a3c <_vfiprintf_r+0x6b8>
 8026ab6:	469a      	mov	sl, r3
 8026ab8:	e7ed      	b.n	8026a96 <_vfiprintf_r+0x712>
 8026aba:	f004 030f 	and.w	r3, r4, #15
 8026abe:	9a05      	ldr	r2, [sp, #20]
 8026ac0:	0924      	lsrs	r4, r4, #4
 8026ac2:	5cd3      	ldrb	r3, [r2, r3]
 8026ac4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8026ac8:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8026acc:	092d      	lsrs	r5, r5, #4
 8026ace:	ea54 0305 	orrs.w	r3, r4, r5
 8026ad2:	d1f2      	bne.n	8026aba <_vfiprintf_r+0x736>
 8026ad4:	e0e2      	b.n	8026c9c <_vfiprintf_r+0x918>
 8026ad6:	b933      	cbnz	r3, 8026ae6 <_vfiprintf_r+0x762>
 8026ad8:	f01a 0f01 	tst.w	sl, #1
 8026adc:	d003      	beq.n	8026ae6 <_vfiprintf_r+0x762>
 8026ade:	2330      	movs	r3, #48	; 0x30
 8026ae0:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8026ae4:	e79f      	b.n	8026a26 <_vfiprintf_r+0x6a2>
 8026ae6:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8026aea:	e0d7      	b.n	8026c9c <_vfiprintf_r+0x918>
 8026aec:	2b00      	cmp	r3, #0
 8026aee:	f000 80a3 	beq.w	8026c38 <_vfiprintf_r+0x8b4>
 8026af2:	2100      	movs	r1, #0
 8026af4:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8026af8:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 8026afc:	46a3      	mov	fp, r4
 8026afe:	e5da      	b.n	80266b6 <_vfiprintf_r+0x332>
 8026b00:	4605      	mov	r5, r0
 8026b02:	e68c      	b.n	802681e <_vfiprintf_r+0x49a>
 8026b04:	08073124 	.word	0x08073124
 8026b08:	08073134 	.word	0x08073134
 8026b0c:	08072efd 	.word	0x08072efd
 8026b10:	2010      	movs	r0, #16
 8026b12:	4402      	add	r2, r0
 8026b14:	2b07      	cmp	r3, #7
 8026b16:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8026b1a:	6070      	str	r0, [r6, #4]
 8026b1c:	dd07      	ble.n	8026b2e <_vfiprintf_r+0x7aa>
 8026b1e:	aa0c      	add	r2, sp, #48	; 0x30
 8026b20:	4639      	mov	r1, r7
 8026b22:	4648      	mov	r0, r9
 8026b24:	f7ff fbfc 	bl	8026320 <__sprint_r>
 8026b28:	2800      	cmp	r0, #0
 8026b2a:	d164      	bne.n	8026bf6 <_vfiprintf_r+0x872>
 8026b2c:	a90f      	add	r1, sp, #60	; 0x3c
 8026b2e:	3c10      	subs	r4, #16
 8026b30:	460e      	mov	r6, r1
 8026b32:	e68f      	b.n	8026854 <_vfiprintf_r+0x4d0>
 8026b34:	460e      	mov	r6, r1
 8026b36:	e6a8      	b.n	802688a <_vfiprintf_r+0x506>
 8026b38:	aa0c      	add	r2, sp, #48	; 0x30
 8026b3a:	4639      	mov	r1, r7
 8026b3c:	4648      	mov	r0, r9
 8026b3e:	f7ff fbef 	bl	8026320 <__sprint_r>
 8026b42:	2800      	cmp	r0, #0
 8026b44:	d157      	bne.n	8026bf6 <_vfiprintf_r+0x872>
 8026b46:	ae0f      	add	r6, sp, #60	; 0x3c
 8026b48:	e6b1      	b.n	80268ae <_vfiprintf_r+0x52a>
 8026b4a:	aa0c      	add	r2, sp, #48	; 0x30
 8026b4c:	4639      	mov	r1, r7
 8026b4e:	4648      	mov	r0, r9
 8026b50:	f7ff fbe6 	bl	8026320 <__sprint_r>
 8026b54:	2800      	cmp	r0, #0
 8026b56:	d14e      	bne.n	8026bf6 <_vfiprintf_r+0x872>
 8026b58:	ae0f      	add	r6, sp, #60	; 0x3c
 8026b5a:	e6b8      	b.n	80268ce <_vfiprintf_r+0x54a>
 8026b5c:	2010      	movs	r0, #16
 8026b5e:	4402      	add	r2, r0
 8026b60:	2b07      	cmp	r3, #7
 8026b62:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8026b66:	6070      	str	r0, [r6, #4]
 8026b68:	dd07      	ble.n	8026b7a <_vfiprintf_r+0x7f6>
 8026b6a:	aa0c      	add	r2, sp, #48	; 0x30
 8026b6c:	4639      	mov	r1, r7
 8026b6e:	4648      	mov	r0, r9
 8026b70:	f7ff fbd6 	bl	8026320 <__sprint_r>
 8026b74:	2800      	cmp	r0, #0
 8026b76:	d13e      	bne.n	8026bf6 <_vfiprintf_r+0x872>
 8026b78:	a90f      	add	r1, sp, #60	; 0x3c
 8026b7a:	3c10      	subs	r4, #16
 8026b7c:	460e      	mov	r6, r1
 8026b7e:	e6ae      	b.n	80268de <_vfiprintf_r+0x55a>
 8026b80:	460e      	mov	r6, r1
 8026b82:	e6c7      	b.n	8026914 <_vfiprintf_r+0x590>
 8026b84:	2010      	movs	r0, #16
 8026b86:	4401      	add	r1, r0
 8026b88:	2b07      	cmp	r3, #7
 8026b8a:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8026b8e:	6070      	str	r0, [r6, #4]
 8026b90:	dd06      	ble.n	8026ba0 <_vfiprintf_r+0x81c>
 8026b92:	aa0c      	add	r2, sp, #48	; 0x30
 8026b94:	4639      	mov	r1, r7
 8026b96:	4648      	mov	r0, r9
 8026b98:	f7ff fbc2 	bl	8026320 <__sprint_r>
 8026b9c:	bb58      	cbnz	r0, 8026bf6 <_vfiprintf_r+0x872>
 8026b9e:	aa0f      	add	r2, sp, #60	; 0x3c
 8026ba0:	3c10      	subs	r4, #16
 8026ba2:	4616      	mov	r6, r2
 8026ba4:	e6bb      	b.n	802691e <_vfiprintf_r+0x59a>
 8026ba6:	4616      	mov	r6, r2
 8026ba8:	e6d3      	b.n	8026952 <_vfiprintf_r+0x5ce>
 8026baa:	aa0c      	add	r2, sp, #48	; 0x30
 8026bac:	4639      	mov	r1, r7
 8026bae:	4648      	mov	r0, r9
 8026bb0:	f7ff fbb6 	bl	8026320 <__sprint_r>
 8026bb4:	b9f8      	cbnz	r0, 8026bf6 <_vfiprintf_r+0x872>
 8026bb6:	ab0f      	add	r3, sp, #60	; 0x3c
 8026bb8:	e6da      	b.n	8026970 <_vfiprintf_r+0x5ec>
 8026bba:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 8026bbe:	1a54      	subs	r4, r2, r1
 8026bc0:	2c00      	cmp	r4, #0
 8026bc2:	f77f aed9 	ble.w	8026978 <_vfiprintf_r+0x5f4>
 8026bc6:	4d39      	ldr	r5, [pc, #228]	; (8026cac <_vfiprintf_r+0x928>)
 8026bc8:	2610      	movs	r6, #16
 8026bca:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8026bce:	2c10      	cmp	r4, #16
 8026bd0:	f102 0201 	add.w	r2, r2, #1
 8026bd4:	601d      	str	r5, [r3, #0]
 8026bd6:	dc1d      	bgt.n	8026c14 <_vfiprintf_r+0x890>
 8026bd8:	605c      	str	r4, [r3, #4]
 8026bda:	2a07      	cmp	r2, #7
 8026bdc:	440c      	add	r4, r1
 8026bde:	e9cd 240d 	strd	r2, r4, [sp, #52]	; 0x34
 8026be2:	f77f aec9 	ble.w	8026978 <_vfiprintf_r+0x5f4>
 8026be6:	aa0c      	add	r2, sp, #48	; 0x30
 8026be8:	4639      	mov	r1, r7
 8026bea:	4648      	mov	r0, r9
 8026bec:	f7ff fb98 	bl	8026320 <__sprint_r>
 8026bf0:	2800      	cmp	r0, #0
 8026bf2:	f43f aec1 	beq.w	8026978 <_vfiprintf_r+0x5f4>
 8026bf6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8026bf8:	07d9      	lsls	r1, r3, #31
 8026bfa:	d405      	bmi.n	8026c08 <_vfiprintf_r+0x884>
 8026bfc:	89bb      	ldrh	r3, [r7, #12]
 8026bfe:	059a      	lsls	r2, r3, #22
 8026c00:	d402      	bmi.n	8026c08 <_vfiprintf_r+0x884>
 8026c02:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8026c04:	f7fe fad7 	bl	80251b6 <__retarget_lock_release_recursive>
 8026c08:	89bb      	ldrh	r3, [r7, #12]
 8026c0a:	065b      	lsls	r3, r3, #25
 8026c0c:	f57f abed 	bpl.w	80263ea <_vfiprintf_r+0x66>
 8026c10:	f7ff bbe8 	b.w	80263e4 <_vfiprintf_r+0x60>
 8026c14:	3110      	adds	r1, #16
 8026c16:	2a07      	cmp	r2, #7
 8026c18:	e9cd 210d 	strd	r2, r1, [sp, #52]	; 0x34
 8026c1c:	605e      	str	r6, [r3, #4]
 8026c1e:	dc02      	bgt.n	8026c26 <_vfiprintf_r+0x8a2>
 8026c20:	3308      	adds	r3, #8
 8026c22:	3c10      	subs	r4, #16
 8026c24:	e7d1      	b.n	8026bca <_vfiprintf_r+0x846>
 8026c26:	aa0c      	add	r2, sp, #48	; 0x30
 8026c28:	4639      	mov	r1, r7
 8026c2a:	4648      	mov	r0, r9
 8026c2c:	f7ff fb78 	bl	8026320 <__sprint_r>
 8026c30:	2800      	cmp	r0, #0
 8026c32:	d1e0      	bne.n	8026bf6 <_vfiprintf_r+0x872>
 8026c34:	ab0f      	add	r3, sp, #60	; 0x3c
 8026c36:	e7f4      	b.n	8026c22 <_vfiprintf_r+0x89e>
 8026c38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8026c3a:	b913      	cbnz	r3, 8026c42 <_vfiprintf_r+0x8be>
 8026c3c:	2300      	movs	r3, #0
 8026c3e:	930d      	str	r3, [sp, #52]	; 0x34
 8026c40:	e7d9      	b.n	8026bf6 <_vfiprintf_r+0x872>
 8026c42:	aa0c      	add	r2, sp, #48	; 0x30
 8026c44:	4639      	mov	r1, r7
 8026c46:	4648      	mov	r0, r9
 8026c48:	f7ff fb6a 	bl	8026320 <__sprint_r>
 8026c4c:	2800      	cmp	r0, #0
 8026c4e:	d0f5      	beq.n	8026c3c <_vfiprintf_r+0x8b8>
 8026c50:	e7d1      	b.n	8026bf6 <_vfiprintf_r+0x872>
 8026c52:	ea54 0205 	orrs.w	r2, r4, r5
 8026c56:	f8cd a010 	str.w	sl, [sp, #16]
 8026c5a:	f43f ada3 	beq.w	80267a4 <_vfiprintf_r+0x420>
 8026c5e:	2b01      	cmp	r3, #1
 8026c60:	f43f aeda 	beq.w	8026a18 <_vfiprintf_r+0x694>
 8026c64:	2b02      	cmp	r3, #2
 8026c66:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8026c6a:	f43f af26 	beq.w	8026aba <_vfiprintf_r+0x736>
 8026c6e:	f004 0307 	and.w	r3, r4, #7
 8026c72:	08e4      	lsrs	r4, r4, #3
 8026c74:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8026c78:	08ed      	lsrs	r5, r5, #3
 8026c7a:	3330      	adds	r3, #48	; 0x30
 8026c7c:	ea54 0105 	orrs.w	r1, r4, r5
 8026c80:	4642      	mov	r2, r8
 8026c82:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8026c86:	d1f2      	bne.n	8026c6e <_vfiprintf_r+0x8ea>
 8026c88:	9904      	ldr	r1, [sp, #16]
 8026c8a:	07c8      	lsls	r0, r1, #31
 8026c8c:	d506      	bpl.n	8026c9c <_vfiprintf_r+0x918>
 8026c8e:	2b30      	cmp	r3, #48	; 0x30
 8026c90:	d004      	beq.n	8026c9c <_vfiprintf_r+0x918>
 8026c92:	2330      	movs	r3, #48	; 0x30
 8026c94:	f808 3c01 	strb.w	r3, [r8, #-1]
 8026c98:	f1a2 0802 	sub.w	r8, r2, #2
 8026c9c:	ab38      	add	r3, sp, #224	; 0xe0
 8026c9e:	eba3 0308 	sub.w	r3, r3, r8
 8026ca2:	9d00      	ldr	r5, [sp, #0]
 8026ca4:	f8dd a010 	ldr.w	sl, [sp, #16]
 8026ca8:	9300      	str	r3, [sp, #0]
 8026caa:	e5b8      	b.n	802681e <_vfiprintf_r+0x49a>
 8026cac:	08073124 	.word	0x08073124

08026cb0 <__sbprintf>:
 8026cb0:	b570      	push	{r4, r5, r6, lr}
 8026cb2:	460c      	mov	r4, r1
 8026cb4:	8989      	ldrh	r1, [r1, #12]
 8026cb6:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8026cba:	f021 0102 	bic.w	r1, r1, #2
 8026cbe:	f8ad 1014 	strh.w	r1, [sp, #20]
 8026cc2:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8026cc4:	911b      	str	r1, [sp, #108]	; 0x6c
 8026cc6:	89e1      	ldrh	r1, [r4, #14]
 8026cc8:	f8ad 1016 	strh.w	r1, [sp, #22]
 8026ccc:	69e1      	ldr	r1, [r4, #28]
 8026cce:	9109      	str	r1, [sp, #36]	; 0x24
 8026cd0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8026cd2:	910b      	str	r1, [sp, #44]	; 0x2c
 8026cd4:	a91c      	add	r1, sp, #112	; 0x70
 8026cd6:	9102      	str	r1, [sp, #8]
 8026cd8:	9106      	str	r1, [sp, #24]
 8026cda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8026cde:	4606      	mov	r6, r0
 8026ce0:	9104      	str	r1, [sp, #16]
 8026ce2:	9107      	str	r1, [sp, #28]
 8026ce4:	a818      	add	r0, sp, #96	; 0x60
 8026ce6:	2100      	movs	r1, #0
 8026ce8:	e9cd 3200 	strd	r3, r2, [sp]
 8026cec:	9108      	str	r1, [sp, #32]
 8026cee:	f7fe fa5f 	bl	80251b0 <__retarget_lock_init_recursive>
 8026cf2:	e9dd 3200 	ldrd	r3, r2, [sp]
 8026cf6:	a902      	add	r1, sp, #8
 8026cf8:	4630      	mov	r0, r6
 8026cfa:	f7ff fb43 	bl	8026384 <_vfiprintf_r>
 8026cfe:	1e05      	subs	r5, r0, #0
 8026d00:	db07      	blt.n	8026d12 <__sbprintf+0x62>
 8026d02:	a902      	add	r1, sp, #8
 8026d04:	4630      	mov	r0, r6
 8026d06:	f7fd ff29 	bl	8024b5c <_fflush_r>
 8026d0a:	2800      	cmp	r0, #0
 8026d0c:	bf18      	it	ne
 8026d0e:	f04f 35ff 	movne.w	r5, #4294967295
 8026d12:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8026d16:	9818      	ldr	r0, [sp, #96]	; 0x60
 8026d18:	065b      	lsls	r3, r3, #25
 8026d1a:	bf42      	ittt	mi
 8026d1c:	89a3      	ldrhmi	r3, [r4, #12]
 8026d1e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8026d22:	81a3      	strhmi	r3, [r4, #12]
 8026d24:	f7fe fa45 	bl	80251b2 <__retarget_lock_close_recursive>
 8026d28:	4628      	mov	r0, r5
 8026d2a:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 8026d2e:	bd70      	pop	{r4, r5, r6, pc}

08026d30 <_write_r>:
 8026d30:	b538      	push	{r3, r4, r5, lr}
 8026d32:	4d07      	ldr	r5, [pc, #28]	; (8026d50 <_write_r+0x20>)
 8026d34:	4604      	mov	r4, r0
 8026d36:	4608      	mov	r0, r1
 8026d38:	4611      	mov	r1, r2
 8026d3a:	2200      	movs	r2, #0
 8026d3c:	602a      	str	r2, [r5, #0]
 8026d3e:	461a      	mov	r2, r3
 8026d40:	f7dc fa81 	bl	8003246 <_write>
 8026d44:	1c43      	adds	r3, r0, #1
 8026d46:	d102      	bne.n	8026d4e <_write_r+0x1e>
 8026d48:	682b      	ldr	r3, [r5, #0]
 8026d4a:	b103      	cbz	r3, 8026d4e <_write_r+0x1e>
 8026d4c:	6023      	str	r3, [r4, #0]
 8026d4e:	bd38      	pop	{r3, r4, r5, pc}
 8026d50:	20021f84 	.word	0x20021f84

08026d54 <__register_exitproc>:
 8026d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8026d58:	f8df a078 	ldr.w	sl, [pc, #120]	; 8026dd4 <__register_exitproc+0x80>
 8026d5c:	4606      	mov	r6, r0
 8026d5e:	f8da 0000 	ldr.w	r0, [sl]
 8026d62:	4698      	mov	r8, r3
 8026d64:	460f      	mov	r7, r1
 8026d66:	4691      	mov	r9, r2
 8026d68:	f7fe fa24 	bl	80251b4 <__retarget_lock_acquire_recursive>
 8026d6c:	4b18      	ldr	r3, [pc, #96]	; (8026dd0 <__register_exitproc+0x7c>)
 8026d6e:	681b      	ldr	r3, [r3, #0]
 8026d70:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 8026d74:	b91c      	cbnz	r4, 8026d7e <__register_exitproc+0x2a>
 8026d76:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 8026d7a:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 8026d7e:	6865      	ldr	r5, [r4, #4]
 8026d80:	f8da 0000 	ldr.w	r0, [sl]
 8026d84:	2d1f      	cmp	r5, #31
 8026d86:	dd05      	ble.n	8026d94 <__register_exitproc+0x40>
 8026d88:	f7fe fa15 	bl	80251b6 <__retarget_lock_release_recursive>
 8026d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8026d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8026d94:	b19e      	cbz	r6, 8026dbe <__register_exitproc+0x6a>
 8026d96:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8026d9a:	2201      	movs	r2, #1
 8026d9c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8026da0:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8026da4:	40aa      	lsls	r2, r5
 8026da6:	4313      	orrs	r3, r2
 8026da8:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 8026dac:	2e02      	cmp	r6, #2
 8026dae:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8026db2:	bf02      	ittt	eq
 8026db4:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 8026db8:	4313      	orreq	r3, r2
 8026dba:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 8026dbe:	1c6b      	adds	r3, r5, #1
 8026dc0:	3502      	adds	r5, #2
 8026dc2:	6063      	str	r3, [r4, #4]
 8026dc4:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8026dc8:	f7fe f9f5 	bl	80251b6 <__retarget_lock_release_recursive>
 8026dcc:	2000      	movs	r0, #0
 8026dce:	e7df      	b.n	8026d90 <__register_exitproc+0x3c>
 8026dd0:	08072ed8 	.word	0x08072ed8
 8026dd4:	200099d0 	.word	0x200099d0

08026dd8 <__assert_func>:
 8026dd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8026dda:	4614      	mov	r4, r2
 8026ddc:	461a      	mov	r2, r3
 8026dde:	4b09      	ldr	r3, [pc, #36]	; (8026e04 <__assert_func+0x2c>)
 8026de0:	681b      	ldr	r3, [r3, #0]
 8026de2:	4605      	mov	r5, r0
 8026de4:	68d8      	ldr	r0, [r3, #12]
 8026de6:	b14c      	cbz	r4, 8026dfc <__assert_func+0x24>
 8026de8:	4b07      	ldr	r3, [pc, #28]	; (8026e08 <__assert_func+0x30>)
 8026dea:	9100      	str	r1, [sp, #0]
 8026dec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8026df0:	4906      	ldr	r1, [pc, #24]	; (8026e0c <__assert_func+0x34>)
 8026df2:	462b      	mov	r3, r5
 8026df4:	f000 f8ac 	bl	8026f50 <fiprintf>
 8026df8:	f000 f9f3 	bl	80271e2 <abort>
 8026dfc:	4b04      	ldr	r3, [pc, #16]	; (8026e10 <__assert_func+0x38>)
 8026dfe:	461c      	mov	r4, r3
 8026e00:	e7f3      	b.n	8026dea <__assert_func+0x12>
 8026e02:	bf00      	nop
 8026e04:	200095a4 	.word	0x200095a4
 8026e08:	08073144 	.word	0x08073144
 8026e0c:	08073151 	.word	0x08073151
 8026e10:	0807317f 	.word	0x0807317f

08026e14 <_calloc_r>:
 8026e14:	b538      	push	{r3, r4, r5, lr}
 8026e16:	fba1 1502 	umull	r1, r5, r1, r2
 8026e1a:	b92d      	cbnz	r5, 8026e28 <_calloc_r+0x14>
 8026e1c:	f7fe fa38 	bl	8025290 <_malloc_r>
 8026e20:	4604      	mov	r4, r0
 8026e22:	b938      	cbnz	r0, 8026e34 <_calloc_r+0x20>
 8026e24:	4620      	mov	r0, r4
 8026e26:	bd38      	pop	{r3, r4, r5, pc}
 8026e28:	f7fd fe04 	bl	8024a34 <__errno>
 8026e2c:	230c      	movs	r3, #12
 8026e2e:	6003      	str	r3, [r0, #0]
 8026e30:	2400      	movs	r4, #0
 8026e32:	e7f7      	b.n	8026e24 <_calloc_r+0x10>
 8026e34:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8026e38:	f022 0203 	bic.w	r2, r2, #3
 8026e3c:	3a04      	subs	r2, #4
 8026e3e:	2a24      	cmp	r2, #36	; 0x24
 8026e40:	d819      	bhi.n	8026e76 <_calloc_r+0x62>
 8026e42:	2a13      	cmp	r2, #19
 8026e44:	d915      	bls.n	8026e72 <_calloc_r+0x5e>
 8026e46:	2a1b      	cmp	r2, #27
 8026e48:	e9c0 5500 	strd	r5, r5, [r0]
 8026e4c:	d806      	bhi.n	8026e5c <_calloc_r+0x48>
 8026e4e:	f100 0308 	add.w	r3, r0, #8
 8026e52:	2200      	movs	r2, #0
 8026e54:	e9c3 2200 	strd	r2, r2, [r3]
 8026e58:	609a      	str	r2, [r3, #8]
 8026e5a:	e7e3      	b.n	8026e24 <_calloc_r+0x10>
 8026e5c:	2a24      	cmp	r2, #36	; 0x24
 8026e5e:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8026e62:	bf11      	iteee	ne
 8026e64:	f100 0310 	addne.w	r3, r0, #16
 8026e68:	6105      	streq	r5, [r0, #16]
 8026e6a:	f100 0318 	addeq.w	r3, r0, #24
 8026e6e:	6145      	streq	r5, [r0, #20]
 8026e70:	e7ef      	b.n	8026e52 <_calloc_r+0x3e>
 8026e72:	4603      	mov	r3, r0
 8026e74:	e7ed      	b.n	8026e52 <_calloc_r+0x3e>
 8026e76:	4629      	mov	r1, r5
 8026e78:	f7fa fa04 	bl	8021284 <memset>
 8026e7c:	e7d2      	b.n	8026e24 <_calloc_r+0x10>
	...

08026e80 <_close_r>:
 8026e80:	b538      	push	{r3, r4, r5, lr}
 8026e82:	4d06      	ldr	r5, [pc, #24]	; (8026e9c <_close_r+0x1c>)
 8026e84:	2300      	movs	r3, #0
 8026e86:	4604      	mov	r4, r0
 8026e88:	4608      	mov	r0, r1
 8026e8a:	602b      	str	r3, [r5, #0]
 8026e8c:	f7dc f9f7 	bl	800327e <_close>
 8026e90:	1c43      	adds	r3, r0, #1
 8026e92:	d102      	bne.n	8026e9a <_close_r+0x1a>
 8026e94:	682b      	ldr	r3, [r5, #0]
 8026e96:	b103      	cbz	r3, 8026e9a <_close_r+0x1a>
 8026e98:	6023      	str	r3, [r4, #0]
 8026e9a:	bd38      	pop	{r3, r4, r5, pc}
 8026e9c:	20021f84 	.word	0x20021f84

08026ea0 <_fclose_r>:
 8026ea0:	b570      	push	{r4, r5, r6, lr}
 8026ea2:	4606      	mov	r6, r0
 8026ea4:	460c      	mov	r4, r1
 8026ea6:	b911      	cbnz	r1, 8026eae <_fclose_r+0xe>
 8026ea8:	2500      	movs	r5, #0
 8026eaa:	4628      	mov	r0, r5
 8026eac:	bd70      	pop	{r4, r5, r6, pc}
 8026eae:	b118      	cbz	r0, 8026eb8 <_fclose_r+0x18>
 8026eb0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8026eb2:	b90b      	cbnz	r3, 8026eb8 <_fclose_r+0x18>
 8026eb4:	f7fd febe 	bl	8024c34 <__sinit>
 8026eb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8026eba:	07d8      	lsls	r0, r3, #31
 8026ebc:	d405      	bmi.n	8026eca <_fclose_r+0x2a>
 8026ebe:	89a3      	ldrh	r3, [r4, #12]
 8026ec0:	0599      	lsls	r1, r3, #22
 8026ec2:	d402      	bmi.n	8026eca <_fclose_r+0x2a>
 8026ec4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8026ec6:	f7fe f975 	bl	80251b4 <__retarget_lock_acquire_recursive>
 8026eca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8026ece:	b93b      	cbnz	r3, 8026ee0 <_fclose_r+0x40>
 8026ed0:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8026ed2:	f015 0501 	ands.w	r5, r5, #1
 8026ed6:	d1e7      	bne.n	8026ea8 <_fclose_r+0x8>
 8026ed8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8026eda:	f7fe f96c 	bl	80251b6 <__retarget_lock_release_recursive>
 8026ede:	e7e4      	b.n	8026eaa <_fclose_r+0xa>
 8026ee0:	4621      	mov	r1, r4
 8026ee2:	4630      	mov	r0, r6
 8026ee4:	f7fd fdac 	bl	8024a40 <__sflush_r>
 8026ee8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8026eea:	4605      	mov	r5, r0
 8026eec:	b133      	cbz	r3, 8026efc <_fclose_r+0x5c>
 8026eee:	69e1      	ldr	r1, [r4, #28]
 8026ef0:	4630      	mov	r0, r6
 8026ef2:	4798      	blx	r3
 8026ef4:	2800      	cmp	r0, #0
 8026ef6:	bfb8      	it	lt
 8026ef8:	f04f 35ff 	movlt.w	r5, #4294967295
 8026efc:	89a3      	ldrh	r3, [r4, #12]
 8026efe:	061a      	lsls	r2, r3, #24
 8026f00:	d503      	bpl.n	8026f0a <_fclose_r+0x6a>
 8026f02:	6921      	ldr	r1, [r4, #16]
 8026f04:	4630      	mov	r0, r6
 8026f06:	f7fd ff25 	bl	8024d54 <_free_r>
 8026f0a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8026f0c:	b141      	cbz	r1, 8026f20 <_fclose_r+0x80>
 8026f0e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8026f12:	4299      	cmp	r1, r3
 8026f14:	d002      	beq.n	8026f1c <_fclose_r+0x7c>
 8026f16:	4630      	mov	r0, r6
 8026f18:	f7fd ff1c 	bl	8024d54 <_free_r>
 8026f1c:	2300      	movs	r3, #0
 8026f1e:	6323      	str	r3, [r4, #48]	; 0x30
 8026f20:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8026f22:	b121      	cbz	r1, 8026f2e <_fclose_r+0x8e>
 8026f24:	4630      	mov	r0, r6
 8026f26:	f7fd ff15 	bl	8024d54 <_free_r>
 8026f2a:	2300      	movs	r3, #0
 8026f2c:	6463      	str	r3, [r4, #68]	; 0x44
 8026f2e:	f7fd fe69 	bl	8024c04 <__sfp_lock_acquire>
 8026f32:	2300      	movs	r3, #0
 8026f34:	81a3      	strh	r3, [r4, #12]
 8026f36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8026f38:	07db      	lsls	r3, r3, #31
 8026f3a:	d402      	bmi.n	8026f42 <_fclose_r+0xa2>
 8026f3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8026f3e:	f7fe f93a 	bl	80251b6 <__retarget_lock_release_recursive>
 8026f42:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8026f44:	f7fe f935 	bl	80251b2 <__retarget_lock_close_recursive>
 8026f48:	f7fd fe62 	bl	8024c10 <__sfp_lock_release>
 8026f4c:	e7ad      	b.n	8026eaa <_fclose_r+0xa>
	...

08026f50 <fiprintf>:
 8026f50:	b40e      	push	{r1, r2, r3}
 8026f52:	b503      	push	{r0, r1, lr}
 8026f54:	4601      	mov	r1, r0
 8026f56:	ab03      	add	r3, sp, #12
 8026f58:	4805      	ldr	r0, [pc, #20]	; (8026f70 <fiprintf+0x20>)
 8026f5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8026f5e:	6800      	ldr	r0, [r0, #0]
 8026f60:	9301      	str	r3, [sp, #4]
 8026f62:	f7ff fa0f 	bl	8026384 <_vfiprintf_r>
 8026f66:	b002      	add	sp, #8
 8026f68:	f85d eb04 	ldr.w	lr, [sp], #4
 8026f6c:	b003      	add	sp, #12
 8026f6e:	4770      	bx	lr
 8026f70:	200095a4 	.word	0x200095a4

08026f74 <__fputwc>:
 8026f74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8026f78:	4680      	mov	r8, r0
 8026f7a:	460e      	mov	r6, r1
 8026f7c:	4615      	mov	r5, r2
 8026f7e:	f000 f887 	bl	8027090 <__locale_mb_cur_max>
 8026f82:	2801      	cmp	r0, #1
 8026f84:	d11c      	bne.n	8026fc0 <__fputwc+0x4c>
 8026f86:	1e73      	subs	r3, r6, #1
 8026f88:	2bfe      	cmp	r3, #254	; 0xfe
 8026f8a:	d819      	bhi.n	8026fc0 <__fputwc+0x4c>
 8026f8c:	f88d 6004 	strb.w	r6, [sp, #4]
 8026f90:	4604      	mov	r4, r0
 8026f92:	2700      	movs	r7, #0
 8026f94:	f10d 0904 	add.w	r9, sp, #4
 8026f98:	42a7      	cmp	r7, r4
 8026f9a:	d020      	beq.n	8026fde <__fputwc+0x6a>
 8026f9c:	68ab      	ldr	r3, [r5, #8]
 8026f9e:	f817 1009 	ldrb.w	r1, [r7, r9]
 8026fa2:	3b01      	subs	r3, #1
 8026fa4:	2b00      	cmp	r3, #0
 8026fa6:	60ab      	str	r3, [r5, #8]
 8026fa8:	da04      	bge.n	8026fb4 <__fputwc+0x40>
 8026faa:	69aa      	ldr	r2, [r5, #24]
 8026fac:	4293      	cmp	r3, r2
 8026fae:	db1a      	blt.n	8026fe6 <__fputwc+0x72>
 8026fb0:	290a      	cmp	r1, #10
 8026fb2:	d018      	beq.n	8026fe6 <__fputwc+0x72>
 8026fb4:	682b      	ldr	r3, [r5, #0]
 8026fb6:	1c5a      	adds	r2, r3, #1
 8026fb8:	602a      	str	r2, [r5, #0]
 8026fba:	7019      	strb	r1, [r3, #0]
 8026fbc:	3701      	adds	r7, #1
 8026fbe:	e7eb      	b.n	8026f98 <__fputwc+0x24>
 8026fc0:	a901      	add	r1, sp, #4
 8026fc2:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8026fc6:	4632      	mov	r2, r6
 8026fc8:	4640      	mov	r0, r8
 8026fca:	f000 f8e7 	bl	802719c <_wcrtomb_r>
 8026fce:	1c41      	adds	r1, r0, #1
 8026fd0:	4604      	mov	r4, r0
 8026fd2:	d1de      	bne.n	8026f92 <__fputwc+0x1e>
 8026fd4:	89ab      	ldrh	r3, [r5, #12]
 8026fd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026fda:	81ab      	strh	r3, [r5, #12]
 8026fdc:	4606      	mov	r6, r0
 8026fde:	4630      	mov	r0, r6
 8026fe0:	b003      	add	sp, #12
 8026fe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8026fe6:	462a      	mov	r2, r5
 8026fe8:	4640      	mov	r0, r8
 8026fea:	f000 f88d 	bl	8027108 <__swbuf_r>
 8026fee:	1c42      	adds	r2, r0, #1
 8026ff0:	d1e4      	bne.n	8026fbc <__fputwc+0x48>
 8026ff2:	4606      	mov	r6, r0
 8026ff4:	e7f3      	b.n	8026fde <__fputwc+0x6a>

08026ff6 <_fputwc_r>:
 8026ff6:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8026ff8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8026ffa:	4614      	mov	r4, r2
 8026ffc:	07da      	lsls	r2, r3, #31
 8026ffe:	4605      	mov	r5, r0
 8027000:	d407      	bmi.n	8027012 <_fputwc_r+0x1c>
 8027002:	89a3      	ldrh	r3, [r4, #12]
 8027004:	059b      	lsls	r3, r3, #22
 8027006:	d404      	bmi.n	8027012 <_fputwc_r+0x1c>
 8027008:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802700a:	9101      	str	r1, [sp, #4]
 802700c:	f7fe f8d2 	bl	80251b4 <__retarget_lock_acquire_recursive>
 8027010:	9901      	ldr	r1, [sp, #4]
 8027012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8027016:	0498      	lsls	r0, r3, #18
 8027018:	d406      	bmi.n	8027028 <_fputwc_r+0x32>
 802701a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 802701e:	81a3      	strh	r3, [r4, #12]
 8027020:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8027022:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8027026:	6663      	str	r3, [r4, #100]	; 0x64
 8027028:	4622      	mov	r2, r4
 802702a:	4628      	mov	r0, r5
 802702c:	f7ff ffa2 	bl	8026f74 <__fputwc>
 8027030:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8027032:	07da      	lsls	r2, r3, #31
 8027034:	4605      	mov	r5, r0
 8027036:	d405      	bmi.n	8027044 <_fputwc_r+0x4e>
 8027038:	89a3      	ldrh	r3, [r4, #12]
 802703a:	059b      	lsls	r3, r3, #22
 802703c:	d402      	bmi.n	8027044 <_fputwc_r+0x4e>
 802703e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8027040:	f7fe f8b9 	bl	80251b6 <__retarget_lock_release_recursive>
 8027044:	4628      	mov	r0, r5
 8027046:	b003      	add	sp, #12
 8027048:	bd30      	pop	{r4, r5, pc}
	...

0802704c <_fstat_r>:
 802704c:	b538      	push	{r3, r4, r5, lr}
 802704e:	4d07      	ldr	r5, [pc, #28]	; (802706c <_fstat_r+0x20>)
 8027050:	2300      	movs	r3, #0
 8027052:	4604      	mov	r4, r0
 8027054:	4608      	mov	r0, r1
 8027056:	4611      	mov	r1, r2
 8027058:	602b      	str	r3, [r5, #0]
 802705a:	f7dc f91c 	bl	8003296 <_fstat>
 802705e:	1c43      	adds	r3, r0, #1
 8027060:	d102      	bne.n	8027068 <_fstat_r+0x1c>
 8027062:	682b      	ldr	r3, [r5, #0]
 8027064:	b103      	cbz	r3, 8027068 <_fstat_r+0x1c>
 8027066:	6023      	str	r3, [r4, #0]
 8027068:	bd38      	pop	{r3, r4, r5, pc}
 802706a:	bf00      	nop
 802706c:	20021f84 	.word	0x20021f84

08027070 <_isatty_r>:
 8027070:	b538      	push	{r3, r4, r5, lr}
 8027072:	4d06      	ldr	r5, [pc, #24]	; (802708c <_isatty_r+0x1c>)
 8027074:	2300      	movs	r3, #0
 8027076:	4604      	mov	r4, r0
 8027078:	4608      	mov	r0, r1
 802707a:	602b      	str	r3, [r5, #0]
 802707c:	f7dc f91b 	bl	80032b6 <_isatty>
 8027080:	1c43      	adds	r3, r0, #1
 8027082:	d102      	bne.n	802708a <_isatty_r+0x1a>
 8027084:	682b      	ldr	r3, [r5, #0]
 8027086:	b103      	cbz	r3, 802708a <_isatty_r+0x1a>
 8027088:	6023      	str	r3, [r4, #0]
 802708a:	bd38      	pop	{r3, r4, r5, pc}
 802708c:	20021f84 	.word	0x20021f84

08027090 <__locale_mb_cur_max>:
 8027090:	4b01      	ldr	r3, [pc, #4]	; (8027098 <__locale_mb_cur_max+0x8>)
 8027092:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8027096:	4770      	bx	lr
 8027098:	20009de4 	.word	0x20009de4

0802709c <_lseek_r>:
 802709c:	b538      	push	{r3, r4, r5, lr}
 802709e:	4d07      	ldr	r5, [pc, #28]	; (80270bc <_lseek_r+0x20>)
 80270a0:	4604      	mov	r4, r0
 80270a2:	4608      	mov	r0, r1
 80270a4:	4611      	mov	r1, r2
 80270a6:	2200      	movs	r2, #0
 80270a8:	602a      	str	r2, [r5, #0]
 80270aa:	461a      	mov	r2, r3
 80270ac:	f7dc f90e 	bl	80032cc <_lseek>
 80270b0:	1c43      	adds	r3, r0, #1
 80270b2:	d102      	bne.n	80270ba <_lseek_r+0x1e>
 80270b4:	682b      	ldr	r3, [r5, #0]
 80270b6:	b103      	cbz	r3, 80270ba <_lseek_r+0x1e>
 80270b8:	6023      	str	r3, [r4, #0]
 80270ba:	bd38      	pop	{r3, r4, r5, pc}
 80270bc:	20021f84 	.word	0x20021f84

080270c0 <__ascii_mbtowc>:
 80270c0:	b082      	sub	sp, #8
 80270c2:	b901      	cbnz	r1, 80270c6 <__ascii_mbtowc+0x6>
 80270c4:	a901      	add	r1, sp, #4
 80270c6:	b142      	cbz	r2, 80270da <__ascii_mbtowc+0x1a>
 80270c8:	b14b      	cbz	r3, 80270de <__ascii_mbtowc+0x1e>
 80270ca:	7813      	ldrb	r3, [r2, #0]
 80270cc:	600b      	str	r3, [r1, #0]
 80270ce:	7812      	ldrb	r2, [r2, #0]
 80270d0:	1e10      	subs	r0, r2, #0
 80270d2:	bf18      	it	ne
 80270d4:	2001      	movne	r0, #1
 80270d6:	b002      	add	sp, #8
 80270d8:	4770      	bx	lr
 80270da:	4610      	mov	r0, r2
 80270dc:	e7fb      	b.n	80270d6 <__ascii_mbtowc+0x16>
 80270de:	f06f 0001 	mvn.w	r0, #1
 80270e2:	e7f8      	b.n	80270d6 <__ascii_mbtowc+0x16>

080270e4 <_read_r>:
 80270e4:	b538      	push	{r3, r4, r5, lr}
 80270e6:	4d07      	ldr	r5, [pc, #28]	; (8027104 <_read_r+0x20>)
 80270e8:	4604      	mov	r4, r0
 80270ea:	4608      	mov	r0, r1
 80270ec:	4611      	mov	r1, r2
 80270ee:	2200      	movs	r2, #0
 80270f0:	602a      	str	r2, [r5, #0]
 80270f2:	461a      	mov	r2, r3
 80270f4:	f7dc f88a 	bl	800320c <_read>
 80270f8:	1c43      	adds	r3, r0, #1
 80270fa:	d102      	bne.n	8027102 <_read_r+0x1e>
 80270fc:	682b      	ldr	r3, [r5, #0]
 80270fe:	b103      	cbz	r3, 8027102 <_read_r+0x1e>
 8027100:	6023      	str	r3, [r4, #0]
 8027102:	bd38      	pop	{r3, r4, r5, pc}
 8027104:	20021f84 	.word	0x20021f84

08027108 <__swbuf_r>:
 8027108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802710a:	460e      	mov	r6, r1
 802710c:	4614      	mov	r4, r2
 802710e:	4605      	mov	r5, r0
 8027110:	b118      	cbz	r0, 802711a <__swbuf_r+0x12>
 8027112:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8027114:	b90b      	cbnz	r3, 802711a <__swbuf_r+0x12>
 8027116:	f7fd fd8d 	bl	8024c34 <__sinit>
 802711a:	69a3      	ldr	r3, [r4, #24]
 802711c:	60a3      	str	r3, [r4, #8]
 802711e:	89a3      	ldrh	r3, [r4, #12]
 8027120:	0719      	lsls	r1, r3, #28
 8027122:	d529      	bpl.n	8027178 <__swbuf_r+0x70>
 8027124:	6923      	ldr	r3, [r4, #16]
 8027126:	b33b      	cbz	r3, 8027178 <__swbuf_r+0x70>
 8027128:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802712c:	b2f6      	uxtb	r6, r6
 802712e:	049a      	lsls	r2, r3, #18
 8027130:	4637      	mov	r7, r6
 8027132:	d52a      	bpl.n	802718a <__swbuf_r+0x82>
 8027134:	6823      	ldr	r3, [r4, #0]
 8027136:	6920      	ldr	r0, [r4, #16]
 8027138:	1a18      	subs	r0, r3, r0
 802713a:	6963      	ldr	r3, [r4, #20]
 802713c:	4283      	cmp	r3, r0
 802713e:	dc04      	bgt.n	802714a <__swbuf_r+0x42>
 8027140:	4621      	mov	r1, r4
 8027142:	4628      	mov	r0, r5
 8027144:	f7fd fd0a 	bl	8024b5c <_fflush_r>
 8027148:	b9e0      	cbnz	r0, 8027184 <__swbuf_r+0x7c>
 802714a:	68a3      	ldr	r3, [r4, #8]
 802714c:	3b01      	subs	r3, #1
 802714e:	60a3      	str	r3, [r4, #8]
 8027150:	6823      	ldr	r3, [r4, #0]
 8027152:	1c5a      	adds	r2, r3, #1
 8027154:	6022      	str	r2, [r4, #0]
 8027156:	701e      	strb	r6, [r3, #0]
 8027158:	6962      	ldr	r2, [r4, #20]
 802715a:	1c43      	adds	r3, r0, #1
 802715c:	429a      	cmp	r2, r3
 802715e:	d004      	beq.n	802716a <__swbuf_r+0x62>
 8027160:	89a3      	ldrh	r3, [r4, #12]
 8027162:	07db      	lsls	r3, r3, #31
 8027164:	d506      	bpl.n	8027174 <__swbuf_r+0x6c>
 8027166:	2e0a      	cmp	r6, #10
 8027168:	d104      	bne.n	8027174 <__swbuf_r+0x6c>
 802716a:	4621      	mov	r1, r4
 802716c:	4628      	mov	r0, r5
 802716e:	f7fd fcf5 	bl	8024b5c <_fflush_r>
 8027172:	b938      	cbnz	r0, 8027184 <__swbuf_r+0x7c>
 8027174:	4638      	mov	r0, r7
 8027176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8027178:	4621      	mov	r1, r4
 802717a:	4628      	mov	r0, r5
 802717c:	f7fc fd8e 	bl	8023c9c <__swsetup_r>
 8027180:	2800      	cmp	r0, #0
 8027182:	d0d1      	beq.n	8027128 <__swbuf_r+0x20>
 8027184:	f04f 37ff 	mov.w	r7, #4294967295
 8027188:	e7f4      	b.n	8027174 <__swbuf_r+0x6c>
 802718a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 802718e:	81a3      	strh	r3, [r4, #12]
 8027190:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8027192:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8027196:	6663      	str	r3, [r4, #100]	; 0x64
 8027198:	e7cc      	b.n	8027134 <__swbuf_r+0x2c>
	...

0802719c <_wcrtomb_r>:
 802719c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802719e:	4c09      	ldr	r4, [pc, #36]	; (80271c4 <_wcrtomb_r+0x28>)
 80271a0:	b085      	sub	sp, #20
 80271a2:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 80271a6:	4605      	mov	r5, r0
 80271a8:	461e      	mov	r6, r3
 80271aa:	b909      	cbnz	r1, 80271b0 <_wcrtomb_r+0x14>
 80271ac:	460a      	mov	r2, r1
 80271ae:	a901      	add	r1, sp, #4
 80271b0:	47b8      	blx	r7
 80271b2:	1c43      	adds	r3, r0, #1
 80271b4:	bf01      	itttt	eq
 80271b6:	2300      	moveq	r3, #0
 80271b8:	6033      	streq	r3, [r6, #0]
 80271ba:	238a      	moveq	r3, #138	; 0x8a
 80271bc:	602b      	streq	r3, [r5, #0]
 80271be:	b005      	add	sp, #20
 80271c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80271c2:	bf00      	nop
 80271c4:	20009de4 	.word	0x20009de4

080271c8 <__ascii_wctomb>:
 80271c8:	b149      	cbz	r1, 80271de <__ascii_wctomb+0x16>
 80271ca:	2aff      	cmp	r2, #255	; 0xff
 80271cc:	bf85      	ittet	hi
 80271ce:	238a      	movhi	r3, #138	; 0x8a
 80271d0:	6003      	strhi	r3, [r0, #0]
 80271d2:	700a      	strbls	r2, [r1, #0]
 80271d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80271d8:	bf98      	it	ls
 80271da:	2001      	movls	r0, #1
 80271dc:	4770      	bx	lr
 80271de:	4608      	mov	r0, r1
 80271e0:	4770      	bx	lr

080271e2 <abort>:
 80271e2:	b508      	push	{r3, lr}
 80271e4:	2006      	movs	r0, #6
 80271e6:	f000 f82d 	bl	8027244 <raise>
 80271ea:	2001      	movs	r0, #1
 80271ec:	f7dc f804 	bl	80031f8 <_exit>

080271f0 <_raise_r>:
 80271f0:	291f      	cmp	r1, #31
 80271f2:	b538      	push	{r3, r4, r5, lr}
 80271f4:	4604      	mov	r4, r0
 80271f6:	460d      	mov	r5, r1
 80271f8:	d904      	bls.n	8027204 <_raise_r+0x14>
 80271fa:	2316      	movs	r3, #22
 80271fc:	6003      	str	r3, [r0, #0]
 80271fe:	f04f 30ff 	mov.w	r0, #4294967295
 8027202:	bd38      	pop	{r3, r4, r5, pc}
 8027204:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 8027208:	b112      	cbz	r2, 8027210 <_raise_r+0x20>
 802720a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802720e:	b94b      	cbnz	r3, 8027224 <_raise_r+0x34>
 8027210:	4620      	mov	r0, r4
 8027212:	f000 f831 	bl	8027278 <_getpid_r>
 8027216:	462a      	mov	r2, r5
 8027218:	4601      	mov	r1, r0
 802721a:	4620      	mov	r0, r4
 802721c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8027220:	f000 b818 	b.w	8027254 <_kill_r>
 8027224:	2b01      	cmp	r3, #1
 8027226:	d00a      	beq.n	802723e <_raise_r+0x4e>
 8027228:	1c59      	adds	r1, r3, #1
 802722a:	d103      	bne.n	8027234 <_raise_r+0x44>
 802722c:	2316      	movs	r3, #22
 802722e:	6003      	str	r3, [r0, #0]
 8027230:	2001      	movs	r0, #1
 8027232:	e7e6      	b.n	8027202 <_raise_r+0x12>
 8027234:	2400      	movs	r4, #0
 8027236:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 802723a:	4628      	mov	r0, r5
 802723c:	4798      	blx	r3
 802723e:	2000      	movs	r0, #0
 8027240:	e7df      	b.n	8027202 <_raise_r+0x12>
	...

08027244 <raise>:
 8027244:	4b02      	ldr	r3, [pc, #8]	; (8027250 <raise+0xc>)
 8027246:	4601      	mov	r1, r0
 8027248:	6818      	ldr	r0, [r3, #0]
 802724a:	f7ff bfd1 	b.w	80271f0 <_raise_r>
 802724e:	bf00      	nop
 8027250:	200095a4 	.word	0x200095a4

08027254 <_kill_r>:
 8027254:	b538      	push	{r3, r4, r5, lr}
 8027256:	4d07      	ldr	r5, [pc, #28]	; (8027274 <_kill_r+0x20>)
 8027258:	2300      	movs	r3, #0
 802725a:	4604      	mov	r4, r0
 802725c:	4608      	mov	r0, r1
 802725e:	4611      	mov	r1, r2
 8027260:	602b      	str	r3, [r5, #0]
 8027262:	f7db ffb7 	bl	80031d4 <_kill>
 8027266:	1c43      	adds	r3, r0, #1
 8027268:	d102      	bne.n	8027270 <_kill_r+0x1c>
 802726a:	682b      	ldr	r3, [r5, #0]
 802726c:	b103      	cbz	r3, 8027270 <_kill_r+0x1c>
 802726e:	6023      	str	r3, [r4, #0]
 8027270:	bd38      	pop	{r3, r4, r5, pc}
 8027272:	bf00      	nop
 8027274:	20021f84 	.word	0x20021f84

08027278 <_getpid_r>:
 8027278:	f7db bfa4 	b.w	80031c4 <_getpid>

0802727c <_init>:
 802727c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802727e:	bf00      	nop
 8027280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8027282:	bc08      	pop	{r3}
 8027284:	469e      	mov	lr, r3
 8027286:	4770      	bx	lr

08027288 <_fini>:
 8027288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802728a:	bf00      	nop
 802728c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802728e:	bc08      	pop	{r3}
 8027290:	469e      	mov	lr, r3
 8027292:	4770      	bx	lr
