#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5074.in[0] (.names)                                                                                                          1.338     3.910
n5074.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~24.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5058.in[0] (.names)                                                                                                          1.338     3.910
n5058.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~16.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5060.in[0] (.names)                                                                                                          1.338     3.910
n5060.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~17.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5062.in[0] (.names)                                                                                                          1.338     3.910
n5062.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~18.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5064.in[0] (.names)                                                                                                          1.338     3.910
n5064.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~19.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5066.in[0] (.names)                                                                                                          1.338     3.910
n5066.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~20.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5068.in[0] (.names)                                                                                                          1.338     3.910
n5068.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~21.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5070.in[0] (.names)                                                                                                          1.338     3.910
n5070.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~22.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5072.in[0] (.names)                                                                                                          1.338     3.910
n5072.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~23.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5056.in[0] (.names)                                                                                                          1.338     3.910
n5056.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~15.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5076.in[0] (.names)                                                                                                          1.338     3.910
n5076.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~25.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5078.in[0] (.names)                                                                                                          1.338     3.910
n5078.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~26.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5080.in[0] (.names)                                                                                                          1.338     3.910
n5080.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~27.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5082.in[0] (.names)                                                                                                          1.338     3.910
n5082.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~28.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5084.in[0] (.names)                                                                                                          1.338     3.910
n5084.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~29.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5086.in[0] (.names)                                                                                                          1.338     3.910
n5086.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~30.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5088.in[0] (.names)                                                                                                          1.338     3.910
n5088.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~31.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5152.in[0] (.names)                                                                                                          1.338     3.910
n5152.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~63.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5054.in[0] (.names)                                                                                                          1.338     3.910
n5054.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~14.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5052.in[0] (.names)                                                                                                          1.338     3.910
n5052.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~13.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5050.in[0] (.names)                                                                                                          1.338     3.910
n5050.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~12.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5048.in[0] (.names)                                                                                                          1.338     3.910
n5048.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~11.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5046.in[0] (.names)                                                                                                          1.338     3.910
n5046.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~10.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5044.in[0] (.names)                                                                                                         1.338     3.910
n5044.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~9.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                      7.081

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -7.081
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -7.081


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5042.in[0] (.names)                                                                                                         1.338     3.910
n5042.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~8.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                      7.081

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -7.081
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -7.081


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5040.in[0] (.names)                                                                                                         1.338     3.910
n5040.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~7.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                      7.081

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -7.081
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -7.081


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5038.in[0] (.names)                                                                                                         1.338     3.910
n5038.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~6.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                      7.081

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -7.081
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -7.081


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5036.in[0] (.names)                                                                                                         1.338     3.910
n5036.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~5.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                      7.081

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -7.081
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -7.081


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5034.in[0] (.names)                                                                                                         1.338     3.910
n5034.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~4.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                      7.081

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -7.081
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -7.081


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5032.in[0] (.names)                                                                                                         1.338     3.910
n5032.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~3.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                      7.081

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -7.081
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -7.081


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5030.in[0] (.names)                                                                                                         1.338     3.910
n5030.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~2.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                      7.081

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -7.081
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -7.081


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5028.in[0] (.names)                                                                                                         1.338     3.910
n5028.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~1.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                      7.081

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -7.081
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -7.081


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5026.in[0] (.names)                                                                                                         1.338     3.910
n5026.out[0] (.names)                                                                                                        0.261     4.171
matrix_multiplication^data_from_out_mat~0.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                      7.081

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -7.081
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -7.081


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5092.in[0] (.names)                                                                                                          1.338     3.910
n5092.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~33.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5090.in[0] (.names)                                                                                                          1.338     3.910
n5090.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~32.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5150.in[0] (.names)                                                                                                          1.338     3.910
n5150.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~62.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5148.in[0] (.names)                                                                                                          1.338     3.910
n5148.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~61.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5146.in[0] (.names)                                                                                                          1.338     3.910
n5146.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~60.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5144.in[0] (.names)                                                                                                          1.338     3.910
n5144.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~59.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5142.in[0] (.names)                                                                                                          1.338     3.910
n5142.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~58.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5140.in[0] (.names)                                                                                                          1.338     3.910
n5140.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~57.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5138.in[0] (.names)                                                                                                          1.338     3.910
n5138.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~56.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5136.in[0] (.names)                                                                                                          1.338     3.910
n5136.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~55.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5134.in[0] (.names)                                                                                                          1.338     3.910
n5134.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~54.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5132.in[0] (.names)                                                                                                          1.338     3.910
n5132.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~53.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5130.in[0] (.names)                                                                                                          1.338     3.910
n5130.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~52.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5128.in[0] (.names)                                                                                                          1.338     3.910
n5128.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~51.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5126.in[0] (.names)                                                                                                          1.338     3.910
n5126.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~50.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5124.in[0] (.names)                                                                                                          1.338     3.910
n5124.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~49.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5120.in[0] (.names)                                                                                                          1.338     3.910
n5120.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~47.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5122.in[0] (.names)                                                                                                          1.338     3.910
n5122.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~48.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5094.in[0] (.names)                                                                                                          1.338     3.910
n5094.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~34.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5096.in[0] (.names)                                                                                                          1.338     3.910
n5096.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~35.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5098.in[0] (.names)                                                                                                          1.338     3.910
n5098.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~36.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5100.in[0] (.names)                                                                                                          1.338     3.910
n5100.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~37.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5102.in[0] (.names)                                                                                                          1.338     3.910
n5102.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~38.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5104.in[0] (.names)                                                                                                          1.338     3.910
n5104.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~39.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5108.in[0] (.names)                                                                                                          1.338     3.910
n5108.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~41.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5110.in[0] (.names)                                                                                                          1.338     3.910
n5110.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~42.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5112.in[0] (.names)                                                                                                          1.338     3.910
n5112.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~43.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5114.in[0] (.names)                                                                                                          1.338     3.910
n5114.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~44.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5116.in[0] (.names)                                                                                                          1.338     3.910
n5116.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~45.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5118.in[0] (.names)                                                                                                          1.338     3.910
n5118.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~46.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n5106.in[0] (.names)                                                                                                          1.338     3.910
n5106.out[0] (.names)                                                                                                         0.261     4.171
matrix_multiplication^data_from_out_mat~40.in[3] (.names)                                                                     1.338     5.508
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                    0.235     5.743
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                            1.338     7.081
data arrival time                                                                                                                       7.081

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -7.081
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -7.081


#Path 65
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_02_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3351.in[1] (.names)                                                                                                                                                            1.338     2.896
n3351.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_02_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_02_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 66
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_02_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3341.in[1] (.names)                                                                                                                                                            1.338     2.896
n3341.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_02_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_02_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 67
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_02_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3331.in[1] (.names)                                                                                                                                                            1.338     2.896
n3331.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_02_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_02_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 68
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_02_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3321.in[1] (.names)                                                                                                                                                            1.338     2.896
n3321.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_02_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_02_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 69
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_01_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3591.in[1] (.names)                                                                                                                                                            1.338     2.896
n3591.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_01_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_01_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 70
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_01_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3581.in[1] (.names)                                                                                                                                                            1.338     2.896
n3581.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_01_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_01_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 71
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_01_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3571.in[1] (.names)                                                                                                                                                            1.338     2.896
n3571.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_01_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_01_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 72
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_01_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3561.in[1] (.names)                                                                                                                                                            1.338     2.896
n3561.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_01_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_01_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 73
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_01_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3551.in[1] (.names)                                                                                                                                                            1.338     2.896
n3551.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_01_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_01_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 74
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_01_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3541.in[1] (.names)                                                                                                                                                            1.338     2.896
n3541.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_01_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_01_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 75
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_01_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3531.in[1] (.names)                                                                                                                                                            1.338     2.896
n3531.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_01_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_01_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 76
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_01_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3661.in[1] (.names)                                                                                                                                                            1.338     2.896
n3661.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_01_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_01_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 77
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_01_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3651.in[1] (.names)                                                                                                                                                            1.338     2.896
n3651.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_01_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_01_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 78
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_02_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3361.in[1] (.names)                                                                                                                                                            1.338     2.896
n3361.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_02_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_02_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 79
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_02_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3371.in[1] (.names)                                                                                                                                                            1.338     2.896
n3371.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_02_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_02_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 80
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_02_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3381.in[1] (.names)                                                                                                                                                            1.338     2.896
n3381.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_02_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_02_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 81
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_02_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3251.in[1] (.names)                                                                                                                                                            1.338     2.896
n3251.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_02_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_02_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 82
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_02_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3261.in[1] (.names)                                                                                                                                                            1.338     2.896
n3261.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_02_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_02_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 83
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_02_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3271.in[1] (.names)                                                                                                                                                            1.338     2.896
n3271.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_02_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_02_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 84
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_02_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3281.in[1] (.names)                                                                                                                                                            1.338     2.896
n3281.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_02_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_02_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 85
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_02_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3291.in[1] (.names)                                                                                                                                                            1.338     2.896
n3291.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_02_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_02_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 86
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_02_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3301.in[1] (.names)                                                                                                                                                            1.338     2.896
n3301.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_02_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_02_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 87
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_02_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3311.in[1] (.names)                                                                                                                                                            1.338     2.896
n3311.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_02_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_02_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 88
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_12_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3181.in[1] (.names)                                                                                                                                                            1.338     2.896
n3181.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_12_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_12_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 89
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_12_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3191.in[1] (.names)                                                                                                                                                            1.338     2.896
n3191.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_12_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_12_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 90
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_12_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_12^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3201.in[1] (.names)                                                                                                                                                            1.338     2.896
n3201.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_12_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_12_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 91
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_00_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n4071.in[1] (.names)                                                                                                                                                            1.338     2.896
n4071.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_00_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_00_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 92
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_22_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_22^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n3131.in[1] (.names)                                                                                                                                                            1.338     2.896
n3131.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_22_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_22_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 93
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_00_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n4091.in[1] (.names)                                                                                                                                                            1.338     2.896
n4091.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_00_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_00_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 94
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_00_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n4101.in[1] (.names)                                                                                                                                                            1.338     2.896
n4101.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_00_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_00_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 95
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_00_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n4111.in[1] (.names)                                                                                                                                                            1.338     2.896
n4111.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_00_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_00_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 96
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_00_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n4121.in[1] (.names)                                                                                                                                                            1.338     2.896
n4121.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_00_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_00_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 97
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_00_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n4131.in[1] (.names)                                                                                                                                                            1.338     2.896
n4131.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_00_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_00_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 98
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_00_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n4141.in[1] (.names)                                                                                                                                                            1.338     2.896
n4141.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_00_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_00_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 99
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_00_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n4151.in[1] (.names)                                                                                                                                                            1.338     2.896
n4151.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^c_addr_00_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_00_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 100
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_00_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n4021.in[1] (.names)                                                                                                                                                            1.338     2.896
n4021.out[0] (.names)                                                                                                                                                           0.235     3.131
matrix_multiplication^b_addr_00_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^b_addr_00_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#End of timing report
