/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe_misc2_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 3/29/12 3:24p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Mar 29 14:38:30 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3472/rdb/a0/bchp_ufe_misc2_1.h $
 * 
 * Hydra_Software_Devel/1   3/29/12 3:24p farshidf
 * SW3461-1: add 3472 header files
 *
 ***************************************************************************/

#ifndef BCHP_UFE_MISC2_1_H__
#define BCHP_UFE_MISC2_1_H__

/***************************************************************************
 *UFE_MISC2_1 - UFE Misc 2 Register Set 1
 ***************************************************************************/
#define BCHP_UFE_MISC2_1_CLK_RESET               0x00140780 /* Clock reset registers */
#define BCHP_UFE_MISC2_1_TP_TEST_MISC0           0x00140784 /* TP Test Miscellaneous Register */
#define BCHP_UFE_MISC2_1_TP_TEST_MISC1           0x00140788 /* TP Test Miscellaneous Register */
#define BCHP_UFE_MISC2_1_TP_TEST_MISC2           0x0014078c /* TP Test Miscellaneous Register */
#define BCHP_UFE_MISC2_1_TP_TEST_MODE            0x00140790 /* TP Test Mode Register */
#define BCHP_UFE_MISC2_1_INTR2_STATUS            0x001407a0 /* Interrupt Status Register */
#define BCHP_UFE_MISC2_1_INTR2_SET               0x001407a4 /* Interrupt Set Register */
#define BCHP_UFE_MISC2_1_INTR2_CLEAR             0x001407a8 /* Interrupt Clear Register */
#define BCHP_UFE_MISC2_1_INTR2_MASK_STATUS       0x001407ac /* Interrupt Mask Status Register */
#define BCHP_UFE_MISC2_1_INTR2_MASK_SET          0x001407b0 /* Interrupt Mask Set Register */
#define BCHP_UFE_MISC2_1_INTR2_MASK_CLEAR        0x001407b4 /* Interrupt Mask Clear Register */
#define BCHP_UFE_MISC2_1_SW_SPARE1               0x001407c0 /* Software spare register #1 */
#define BCHP_UFE_MISC2_1_SW_SPARE2               0x001407c4 /* Software spare register #2 */
#define BCHP_UFE_MISC2_1_SW_SPARE3               0x001407c8 /* Software spare register #3 */
#define BCHP_UFE_MISC2_1_SW_SPARE4               0x001407cc /* Software spare register #4 */
#define BCHP_UFE_MISC2_1_SW_SPARE5               0x001407d0 /* Software spare register #5 */
#define BCHP_UFE_MISC2_1_SW_SPARE6               0x001407d4 /* Software spare register #6 */
#define BCHP_UFE_MISC2_1_SW_SPARE7               0x001407d8 /* Software spare register #7 */
#define BCHP_UFE_MISC2_1_SW_SPARE8               0x001407dc /* Software spare register #8 */

#endif /* #ifndef BCHP_UFE_MISC2_1_H__ */

/* End of File */
