V3 9
FL $XILINX/verilog/src/glbl.v 2007/05/19.02:52:56 J.36
MO work/glbl FL $XILINX/verilog/src/glbl.v
FL "D:/Xilin LAb/FullAdderUsingMuxCaseStatement/FAuseMUXTB.v" 2021/11/23.03:00:05 J.36
MO work/FAuseMUXTB_v \
      FL "D:/Xilin LAb/FullAdderUsingMuxCaseStatement/FAuseMUXTB.v" MI FAusngMUX4
FL "D:/Xilin LAb/FullAdderUsingMuxCaseStatement/FAusngMUX4.v" 2021/11/23.03:05:28 J.36
MO work/mux FL "D:/Xilin LAb/FullAdderUsingMuxCaseStatement/FAusngMUX4.v"
MO work/FAusngMUX4 \
      FL "D:/Xilin LAb/FullAdderUsingMuxCaseStatement/FAusngMUX4.v" MI mux
