<root><simulation><result_generated_time />2023-11-08 03:24:22<layer><layer_spec />{'B': 1, 'K': 324, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6718464<total_data_size_element />{'W': 746496, 'I': 20736, 'O': 2916}<total_data_reuse />{'W': 9, 'I': 324.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 3, 'OX': 3, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 9)], [('FX', 3), ('FY', 3), ('C', 4), ('C', 64), ('K', 9)], []]<I />[[('K', 4), ('K', 9), ('FX', 3), ('FY', 3), ('C', 4)], [('C', 64), ('K', 9)], []]<O />[[('K', 4), ('K', 9), ('FX', 3), ('FY', 3), ('C', 4), ('C', 64)], [('K', 9)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [9.0, 1, 1, 1], 'I': [1.0, 36.0, 9.0, 1.0], 'O': [1.0, 2304, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [288, 5971968, 5971968], 'I': [288, 165888, 165888], 'O': [288, 23328, 23328], 'O_partial': [288, 0, 0], 'O_final': [0, 23328, 23328]}<actual_mem_utilization_individual />{'W': [0.56, 0.18, 0.0], 'I': [0.56, 0.56, 0.0], 'O': [0.56, 0.08, 0.0]}<actual_mem_utilization_shared />{'W': [0.56, 0.82, 0.0], 'I': [0.56, 0.82, 0.0], 'O': [0.56, 0.82, 0.0]}<effective_mem_size_bit />{'W': [72, 1990656, 5971968], 'I': [72, 165888, 165888], 'O': [288, 2592, 23328], 'O_partial': [288, 0, 0], 'O_final': [0, 2592, 23328]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[746496, 746496], [746496, 746496], [746496, 0]]<I />[[186624, 186624], [21233664, 20736], [20736, 0]]<O />[[(6715548, 6718464), (2916, 0)], [(0, 331776), (2916, 0)], [(0, 2916), (0, 0)]]<O_partial />[[(6715548, 6718464), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2916, 0)], [(0, 331776), (2916, 0)], [(0, 2916), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[93312, 93312], [11664, 11664], [2916, 0]]<I />[[23328, 23328], [331776, 324], [81, 0]]<O />[[(839444, 839808), (364, 0)], [(0, 5184), (46, 0)], [(0, 11), (0, 0)]]<O_partial />[([839444, 839808], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [364, 0]), ([0, 5184], [46, 0]), ([0, 11], [0, 0])]</mem_access_count_word><mac_count><active />6718464<idle />757693440</mac_count></basic_info><energy><total_energy />52613668.3<mem_energy_breakdown><W />[65.4, 2311.7, 3883.7]<I />[16.3, 34959.1, 107.9]<O />[588.4, 486.4, 15.2]</mem_energy_breakdown><MAC_energy><active_MAC />14686562.3<idle_MAC />37884672.0<total />52571234.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0082<utilization_without_data_loading />0.0087<utilization_spatial />0.0088<utilization_temporal_with_data_loading />0.9332<mac_utilize_temporal_without_data_loading />0.9935</mac_array_utilization><latency><latency_cycle_with_data_loading />799889<latency_cycle_without_data_loading />751356<ideal_computing_cycle />746496<data_loading><load_cycle_total />48533<load_cycle_individual />{'W': [5, 11664, 0], 'I': [576, 36864, 0]}<load_cycle_combined />{'W': 11664, 'I': 36864}</data_loading><mem_stalling><mem_stall_cycle_total />4860<mem_stall_cycle_individual />{'W': [[-746495], [-663520, -725725], [-746496, -746496]], 'I': [[-746495], [-742900, -414000], [-746496, -746496]], 'O': [[-746496], [-288, 4860], [-741312, -745200]]}<mem_stall_cycle_shared />{'W': [[-746495], [-663520, 0], [0, 0]], 'I': [[-746495], [-742900, 0], [0, 0]], 'O': [[-746496], [-288, 4860], [-741312, -745200]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [288, 5971968, 5971968], 'I': [288, 165888, 165888], 'O': [288, 23328, 23328], 'O_partial': [288, 0, 0], 'O_final': [0, 23328, 23328]}<data_size_each_level_total />{'W': [288, 5971968, 5971968], 'I': [294912, 165888, 165888], 'O': [294912, 23328, 23328]}<loop_cycles_each_level />{'W': [36, 746496, 746496], 'I': [1296, 746496, 746496], 'O': [82944, 746496, 746496]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 9, 1], 'O': [2304, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.2], [227.6, 25.3], [25.3, 25.3]], 'O': [[8.0, 0.0], [3.6, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.2], [227.6, 227.6], [227.6, 25.3]], 'O': [[8.0, 8.0], [8192.0, 3.6], [3.6, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.2], [227.6, 25.3], [25.3, 0]], 'O': [[8.0, 8.0], [8192.0, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [239.1, 8225.3], [33.3, 3.6]], 'I': [[8.0, 0.2], [239.1, 8225.3], [33.3, 3.6]], 'O': [[8.0, 8.0], [239.1, 8225.3], [33.3, 3.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 746496], [36, 36, 20736], [746496, 746496, 1]], 'I': [[1, 1, 746496], [1296, 1296, 576], [746496, 746496, 1]], 'O': [[1, 1, 746496], [36, 82944, 9], [746496, 746496, 1]]}<trans_time_real />{'W': [[0, 1, 746496], [[4, 36, 20736], [1, 36, 20736]], [[11664, 746496, 1], [2916, 746496, 1]]], 'I': [[0, 1, 746496], [[4, 1296, 576], [576, 1296, 576]], [[36864, 746496, 1], [9216, 746496, 1]]], 'O': [[0, 1, 746496], [[4, 82944, 9], [576, 82944, 9]], [[5184, 746496, 1], [1296, 746496, 1]]]}<single_stall_cycle />{'W': [[-1], [-32, -35], [-734832, -743580]], 'I': [[-1], [-1292, -720], [-709632, -737280]], 'O': [[-1], [-32, 540], [-741312, -745200]]}<single_stall_count />{'W': [746495, 20735, 0], 'I': [746495, 575, 0], 'O': [746496, 9, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [5184, 0]}, 1: {'W': [82940, 0], 'I': [331200, 0], 'O': [324, 5184]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-746496, -746496], [-741312, -746496]], 1: [[-332356, -746496], [-746172, -741312]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />282.0<mem_area />121.7<mem_area_percentage />43.2 %</area></results><elapsed_time_second />2</simulation></root>