#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Tue Mar 29 14:43:47 2022
# Process ID: 183119
# Current directory: /home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1
# Command line: vivado -log resizer_resize_accel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source resizer_resize_accel_0_0.tcl
# Log file: /home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/resizer_resize_accel_0_0.vds
# Journal file: /home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source resizer_resize_accel_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top resizer_resize_accel_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 183229
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2395.164 ; gain = 0.000 ; free physical = 48626 ; free virtual = 60006
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'resizer_resize_accel_0_0' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ip/resizer_resize_accel_0_0/synth/resizer_resize_accel_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'resize_accel' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel.v:12]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_control_s_axi' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_SRC_ROWS_DATA_0 bound to: 6'b010000 
	Parameter ADDR_SRC_ROWS_CTRL bound to: 6'b010100 
	Parameter ADDR_SRC_COLS_DATA_0 bound to: 6'b011000 
	Parameter ADDR_SRC_COLS_CTRL bound to: 6'b011100 
	Parameter ADDR_DST_ROWS_DATA_0 bound to: 6'b100000 
	Parameter ADDR_DST_ROWS_CTRL bound to: 6'b100100 
	Parameter ADDR_DST_COLS_DATA_0 bound to: 6'b101000 
	Parameter ADDR_DST_COLS_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_control_s_axi.v:213]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_control_s_axi' (1#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc' (2#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_axis2xfMat_24_9_2160_3840_1_s' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_axis2xfMat_24_9_2160_3840_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_regslice_both' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_regslice_both.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_regslice_both' (3#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_regslice_both__parameterized0' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_regslice_both.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_regslice_both__parameterized0' (3#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_regslice_both__parameterized1' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_regslice_both.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_regslice_both__parameterized1' (3#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_axis2xfMat_24_9_2160_3840_1_s' (4#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_axis2xfMat_24_9_2160_3840_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_resize_1_9_2160_3840_2160_3840_1_9_s' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_resize_1_9_2160_3840_2160_3840_1_9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state28 bound to: 13'b1000000000000 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0.v:47]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 3840 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0.v:6]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3840 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram' (5#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0' (6#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0.v:47]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_xfUDivResize' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_xfUDivResize.v:10]
	Parameter ap_ST_fsm_state1 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 68'b00000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 68'b00000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 68'b00000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 68'b00000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 68'b00000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 68'b00000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 68'b00000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 68'b00000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 68'b00000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 68'b00000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 68'b00000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 68'b00000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 68'b00000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 68'b00000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 68'b00000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 68'b00000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 68'b00000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 68'b00000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 68'b00000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 68'b00000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 68'b00000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 68'b00000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 68'b00000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 68'b00000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 68'b00000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 68'b00000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 68'b00000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 68'b00000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 68'b00000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 68'b00000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 68'b00000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 68'b00000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 68'b00000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 68'b00000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 68'b00000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 68'b00000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 68'b00000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 68'b00000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 68'b00000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 68'b00000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 68'b00000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 68'b00000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 68'b00000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 68'b00000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 68'b00000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 68'b00000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 68'b00000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 68'b00000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 68'b00000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 68'b00000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 68'b00000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 68'b00000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 68'b00000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 68'b00000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 68'b00000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 68'b00000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 68'b00000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 68'b00001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 68'b00010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 68'b00100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 68'b01000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 68'b10000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_udiv_64ns_16ns_64_68_seq_1' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_udiv_64ns_16ns_64_68_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 68 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_udiv_64ns_16ns_64_68_seq_1_div' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_udiv_64ns_16ns_64_68_seq_1.v:82]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_udiv_64ns_16ns_64_68_seq_1.v:7]
	Parameter in0_WIDTH bound to: 64 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
	Parameter cal_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_udiv_64ns_16ns_64_68_seq_1_div_u' (7#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_udiv_64ns_16ns_64_68_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_udiv_64ns_16ns_64_68_seq_1_div' (8#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_udiv_64ns_16ns_64_68_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_udiv_64ns_16ns_64_68_seq_1' (9#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_udiv_64ns_16ns_64_68_seq_1.v:154]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_xfUDivResize' (10#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_xfUDivResize.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_scaleCompute_17_42_20_48_16_1_s' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_scaleCompute_17_42_20_48_16_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mul_48ns_42s_74_2_0' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_48ns_42s_74_2_0.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 48 - type: integer 
	Parameter din1_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mul_48ns_42s_74_2_0_Multiplier_0' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_48ns_42s_74_2_0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mul_48ns_42s_74_2_0_Multiplier_0' (11#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_48ns_42s_74_2_0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mul_48ns_42s_74_2_0' (12#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_48ns_42s_74_2_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_scaleCompute_17_42_20_48_16_1_s' (13#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_scaleCompute_17_42_20_48_16_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mul_mul_12ns_12ns_24_4_1' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_mul_12ns_12ns_24_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_mul_12ns_12ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0' (14#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_mul_12ns_12ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mul_mul_12ns_12ns_24_4_1' (15#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_mul_12ns_12ns_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mul_mul_12ns_9s_21_4_1' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_mul_12ns_9s_21_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_mul_12ns_9s_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1' (16#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_mul_12ns_9s_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mul_mul_12ns_9s_21_4_1' (17#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mul_mul_12ns_9s_21_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mac_muladd_12ns_9s_21s_22_4_1' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2' (18#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mac_muladd_12ns_9s_21s_22_4_1' (19#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mac_muladd_12ns_10s_22s_23_4_1' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3' (20#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_mac_muladd_12ns_10s_22s_23_4_1' (21#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s' (22#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_resize_1_9_2160_3840_2160_3840_1_9_s' (23#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_resize_1_9_2160_3840_2160_3840_1_9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_xfMat2axis_24_9_2160_3840_1_s' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_xfMat2axis_24_9_2160_3840_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_xfMat2axis_24_9_2160_3840_1_s' (24#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_xfMat2axis_24_9_2160_3840_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_fifo_w32_d2_S' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w32_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_fifo_w32_d2_S_shiftReg' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w32_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_fifo_w32_d2_S_shiftReg' (25#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w32_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_fifo_w32_d2_S' (26#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w32_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_fifo_w32_d3_S' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w32_d3_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_fifo_w32_d3_S_shiftReg' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w32_d3_S.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_fifo_w32_d3_S_shiftReg' (27#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w32_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_fifo_w32_d3_S' (28#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w32_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_fifo_w24_d2_S' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w24_d2_S.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_fifo_w24_d2_S_shiftReg' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w24_d2_S.v:8]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_fifo_w24_d2_S_shiftReg' (29#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w24_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_fifo_w24_d2_S' (30#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_fifo_w24_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0_shiftReg' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0_shiftReg' (31#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0' (32#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_start_for_resize_1_9_2160_3840_2160_3840_1_9_U0' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_resize_1_9_2160_3840_2160_3840_1_9_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_start_for_resize_1_9_2160_3840_2160_3840_1_9_U0_shiftReg' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_resize_1_9_2160_3840_2160_3840_1_9_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_start_for_resize_1_9_2160_3840_2160_3840_1_9_U0_shiftReg' (33#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_resize_1_9_2160_3840_2160_3840_1_9_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_start_for_resize_1_9_2160_3840_2160_3840_1_9_U0' (34#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_resize_1_9_2160_3840_2160_3840_1_9_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'resize_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'resize_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0_shiftReg' [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0_shiftReg' (35#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0' (36#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'resize_accel' (37#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ipshared/da1a/hdl/verilog/resize_accel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'resizer_resize_accel_0_0' (38#1) [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ip/resizer_resize_accel_0_0/synth/resizer_resize_accel_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2395.164 ; gain = 0.000 ; free physical = 49401 ; free virtual = 60783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2406.918 ; gain = 11.754 ; free physical = 49367 ; free virtual = 60749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2406.918 ; gain = 11.754 ; free physical = 49366 ; free virtual = 60748
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2406.918 ; gain = 0.000 ; free physical = 49350 ; free virtual = 60732
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ip/resizer_resize_accel_0_0/constraints/resize_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.gen/sources_1/bd/resizer/ip/resizer_resize_accel_0_0/constraints/resize_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.762 ; gain = 0.000 ; free physical = 47451 ; free virtual = 58838
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2577.668 ; gain = 8.906 ; free physical = 47423 ; free virtual = 58810
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2577.668 ; gain = 182.504 ; free physical = 48506 ; free virtual = 59892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2577.668 ; gain = 182.504 ; free physical = 48506 ; free virtual = 59892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2577.668 ; gain = 182.504 ; free physical = 48505 ; free virtual = 59891
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'resize_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'resize_accel_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'resize_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'resize_accel_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2577.668 ; gain = 182.504 ; free physical = 48043 ; free virtual = 59431
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/xfMat2axis_24_9_2160_3840_1_U0/regslice_both_dst_V_user_V_U' (resize_accel_regslice_both__parameterized1) to 'inst/xfMat2axis_24_9_2160_3840_1_U0/regslice_both_dst_V_id_V_U'
INFO: [Synth 8-223] decloning instance 'inst/xfMat2axis_24_9_2160_3840_1_U0/regslice_both_dst_V_user_V_U' (resize_accel_regslice_both__parameterized1) to 'inst/xfMat2axis_24_9_2160_3840_1_U0/regslice_both_dst_V_dest_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   74 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   43 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 11    
	   2 Input   24 Bit       Adders := 3     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 3     
	   5 Input   10 Bit       Adders := 3     
	   3 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 11    
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               74 Bit    Registers := 2     
	               68 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 10    
	               48 Bit    Registers := 3     
	               42 Bit    Registers := 2     
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 43    
	               24 Bit    Registers := 32    
	               22 Bit    Registers := 4     
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 21    
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 16    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 198   
+---Multipliers : 
	              42x49  Multipliers := 1     
+---RAMs : 
	              90K Bit	(3840 X 24 bit)          RAMs := 3     
+---Muxes : 
	  69 Input   68 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 6     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 3     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   24 Bit        Muxes := 20    
	   2 Input   17 Bit        Muxes := 7     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 20    
	   4 Input    2 Bit        Muxes := 12    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 107   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: register mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: register mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: register mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: operator mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product is absorbed into DSP mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_12ns_9s_21_4_1_U37/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register Wx_V_reg_2465_pp1_iter6_reg_reg is absorbed into DSP mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_12ns_12ns_24_4_1_U36/resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_12ns_9s_21_4_1_U38/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_12ns_9s_21_4_1_U39/resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2577.668 ; gain = 182.504 ; free physical = 48311 ; free virtual = 59708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                           | RTL Object                                                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80  | line_buffer_V_0_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg | 3 K x 24(READ_FIRST)   | W | R | 3 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|inst/\resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80  | line_buffer_V_1_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg | 3 K x 24(READ_FIRST)   | W | R | 3 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|inst/\resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80  | line_buffer_V_2_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg | 3 K x 24(READ_FIRST)   | W | R | 3 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                 | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|resize_accel_scaleCompute_17_42_20_48_16_1_s                | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|resize_accel_scaleCompute_17_42_20_48_16_1_s                | (PCIN>>17)+A*B2 | 25     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|resize_accel_scaleCompute_17_42_20_48_16_1_s                | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|resize_accel_scaleCompute_17_42_20_48_16_1_s                | (PCIN>>17)+A*B2 | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|resize_accel_scaleCompute_17_42_20_48_16_1_s                | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|resize_accel_scaleCompute_17_42_20_48_16_1_s                | (PCIN>>17)+A*B2 | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1                 | (A''*B2)'       | 13     | 9      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s | (C+(A''*B'')')' | 22     | 10     | 21     | -      | 22     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_0               | (A''*B2)'       | 12     | 12     | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s | (C+(A2*B'')')'  | 23     | 11     | 22     | -      | 23     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1                 | (A''*B2)'       | 13     | 9      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s | (C+(A''*B'')')' | 22     | 10     | 21     | -      | 22     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s | (C+(A2*B'')')'  | 23     | 11     | 22     | -      | 23     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_1                 | (A''*B2)'       | 13     | 9      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s | (C+(A''*B'')')' | 22     | 10     | 21     | -      | 22     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s | (C+(A2*B'')')'  | 23     | 11     | 22     | -      | 23     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
+------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2577.668 ; gain = 182.504 ; free physical = 47425 ; free virtual = 58822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2577.668 ; gain = 182.504 ; free physical = 47374 ; free virtual = 58771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                           | RTL Object                                                                                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80  | line_buffer_V_0_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg | 3 K x 24(READ_FIRST)   | W | R | 3 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|inst/\resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80  | line_buffer_V_1_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg | 3 K x 24(READ_FIRST)   | W | R | 3 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|inst/\resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80  | line_buffer_V_2_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg | 3 K x 24(READ_FIRST)   | W | R | 3 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/line_buffer_V_0_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/line_buffer_V_0_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/line_buffer_V_0_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/line_buffer_V_1_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/line_buffer_V_1_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/line_buffer_V_1_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/line_buffer_V_2_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/line_buffer_V_2_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/line_buffer_V_2_0_U/resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0_ram_U/ram0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2585.699 ; gain = 190.535 ; free physical = 47386 ; free virtual = 58779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2598.574 ; gain = 203.410 ; free physical = 47419 ; free virtual = 58812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2598.574 ; gain = 203.410 ; free physical = 47418 ; free virtual = 58812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2598.574 ; gain = 203.410 ; free physical = 47429 ; free virtual = 58823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2598.574 ; gain = 203.410 ; free physical = 47772 ; free virtual = 59166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2598.574 ; gain = 203.410 ; free physical = 48040 ; free virtual = 59434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2598.574 ; gain = 203.410 ; free physical = 48037 ; free virtual = 59431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/icmp_ln389_reg_2367_pp1_iter13_reg_reg[0]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/ret_V_23_reg_2371_pp1_iter13_reg_reg[16]   | 12     | 17    | NO           | NO                 | NO                | 17     | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/and_ln487_reg_2391_pp1_iter4_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/and_ln487_reg_2391_pp1_iter12_reg_reg[0]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/and_ln486_reg_2399_pp1_iter4_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/and_ln486_reg_2399_pp1_iter12_reg_reg[0]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/icmp_ln489_reg_2395_pp1_iter4_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/icmp_ln489_reg_2395_pp1_iter12_reg_reg[0]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/icmp_ln870_2_reg_2385_pp1_iter4_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/A0_V_reg_2516_pp1_iter12_reg_reg[7]        | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/trunc_ln728_reg_2376_pp1_iter6_reg_reg[1]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/A0_V_1_reg_2543_pp1_iter12_reg_reg[7]      | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/A0_V_2_reg_2563_pp1_iter12_reg_reg[7]      | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|resize_accel | resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/j_2_reg_451_pp1_iter4_reg_reg[11]          | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   372|
|2     |DSP48E1  |    16|
|8     |LUT1     |   198|
|9     |LUT2     |   318|
|10    |LUT3     |   884|
|11    |LUT4     |   898|
|12    |LUT5     |   353|
|13    |LUT6     |   610|
|14    |MUXF7    |     2|
|15    |RAMB36E1 |     9|
|16    |SRL16E   |   127|
|17    |FDRE     |  3307|
|18    |FDSE     |    34|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2598.574 ; gain = 203.410 ; free physical = 48035 ; free virtual = 59429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2598.574 ; gain = 32.660 ; free physical = 48158 ; free virtual = 59552
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2598.582 ; gain = 203.410 ; free physical = 48154 ; free virtual = 59548
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2598.582 ; gain = 0.000 ; free physical = 48316 ; free virtual = 59710
INFO: [Netlist 29-17] Analyzing 399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.590 ; gain = 0.000 ; free physical = 48199 ; free virtual = 59593
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 2630.590 ; gain = 235.547 ; free physical = 48375 ; free virtual = 59769
INFO: [Common 17-1381] The checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/resizer_resize_accel_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP resizer_resize_accel_0_0, cache-ID = bf3d323a74ac68ad
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/willychiang/Desktop/PYNQ-HelloWorld/boards/Pynq-Z2/resizer/resizer/resizer.runs/resizer_resize_accel_0_0_synth_1/resizer_resize_accel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file resizer_resize_accel_0_0_utilization_synth.rpt -pb resizer_resize_accel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 14:44:54 2022...
