<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/GlobalISel/Utils.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_acf95d48488878a56d51b126ec99551e.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Utils.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="CodeGen_2GlobalISel_2Utils_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==-- llvm/CodeGen/GlobalISel/Utils.h ---------------------------*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file This file declares the API of helper functions used throughout the</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// GlobalISel pipeline.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_GLOBALISEL_UTILS_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_GLOBALISEL_UTILS_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GISelWorkList_8h.html">GISelWorkList.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APFloat_8h.html">llvm/ADT/APFloat.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Register_8h.html">llvm/CodeGen/Register.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Alignment_8h.html">llvm/Support/Alignment.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LowLevelTypeImpl_8h.html">llvm/Support/LowLevelTypeImpl.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>AnalysisUsage;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>LostDebugLocObserver;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>MachineBasicBlock;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>BlockFrequencyInfo;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>GISelKnownBits;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>MachineOperand;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>MachineOptimizationRemarkEmitter;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">class </span>MachineOptimizationRemarkMissed;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">struct </span>MachinePointerInfo;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">class </span>MCInstrDesc;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">class </span>ProfileSummaryInfo;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">class </span>RegisterBankInfo;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">class </span>TargetInstrInfo;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">class </span>TargetLowering;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">class </span>TargetPassConfig;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">class </span><a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">ConstantFP</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">class </span><a class="code" href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">APFloat</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Convenience macros for dealing with vector reduction opcodes.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="CodeGen_2GlobalISel_2Utils_8h.html#a13021f3389a4d7727128cd0e1650ba08">   53</a></span>&#160;<span class="preprocessor">#define GISEL_VECREDUCE_CASES_ALL                                              \</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SEQ_FADD:                                     \</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SEQ_FMUL:                                     \</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FADD:                                         \</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMUL:                                         \</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMAX:                                         \</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMIN:                                         \</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_ADD:                                          \</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_MUL:                                          \</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_AND:                                          \</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_OR:                                           \</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_XOR:                                          \</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SMAX:                                         \</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SMIN:                                         \</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_UMAX:                                         \</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_UMIN:</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="CodeGen_2GlobalISel_2Utils_8h.html#a42d8e909f2bea1119192cca95df057fa">   70</a></span>&#160;<span class="preprocessor">#define GISEL_VECREDUCE_CASES_NONSEQ                                           \</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FADD:                                         \</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMUL:                                         \</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMAX:                                         \</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_FMIN:                                         \</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_ADD:                                          \</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_MUL:                                          \</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_AND:                                          \</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_OR:                                           \</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_XOR:                                          \</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SMAX:                                         \</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_SMIN:                                         \</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_UMAX:                                         \</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">  case TargetOpcode::G_VECREDUCE_UMIN:</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/// Try to constrain Reg to the specified register class. If this fails,</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/// create a new virtual register in the correct class.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/// \return The virtual register constrained to the right register class.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span><a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code" href="namespacellvm.html#ac06bed7d7565bb91ece6aff506ac0adc">constrainRegToClass</a>(MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                             <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                             <span class="keyword">const</span> RegisterBankInfo &amp;RBI, <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                             <span class="keyword">const</span> TargetRegisterClass &amp;RegClass);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/// Constrain the Register operand OpIdx, so that it is now constrained to the</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/// TargetRegisterClass passed as an argument (RegClass).</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/// If this fails, create a new virtual register in the correct class and insert</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/// a COPY before \p InsertPt if it is a use or after if it is a definition.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/// In both cases, the function also updates the register of RegMo. The debug</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/// location of \p InsertPt is used for the new copy.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/// \return The virtual register constrained to the right register class.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span><a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code" href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">constrainOperandRegClass</a>(<span class="keyword">const</span> MachineFunction &amp;MF,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                  <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                  MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                  <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                  <span class="keyword">const</span> RegisterBankInfo &amp;RBI,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                  MachineInstr &amp;InsertPt,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                  <span class="keyword">const</span> TargetRegisterClass &amp;RegClass,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                  MachineOperand &amp;RegMO);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/// Try to constrain Reg so that it is usable by argument OpIdx of the provided</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/// MCInstrDesc \p II. If this fails, create a new virtual register in the</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/// correct class and insert a COPY before \p InsertPt if it is a use or after</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/// if it is a definition. In both cases, the function also updates the register</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/// of RegMo.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/// This is equivalent to constrainOperandRegClass(..., RegClass, ...)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/// with RegClass obtained from the MCInstrDesc. The debug location of \p</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/// InsertPt is used for the new copy.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/// \return The virtual register constrained to the right register class.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span><a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> <a class="code" href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">constrainOperandRegClass</a>(<span class="keyword">const</span> MachineFunction &amp;MF,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                  <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                  MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                  <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                  <span class="keyword">const</span> RegisterBankInfo &amp;RBI,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                  MachineInstr &amp;InsertPt, <span class="keyword">const</span> MCInstrDesc &amp;II,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                  MachineOperand &amp;RegMO, <span class="keywordtype">unsigned</span> OpIdx);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/// Mutate the newly-selected instruction \p I to constrain its (possibly</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/// generic) virtual register operands to the instruction&#39;s register class.</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/// This could involve inserting COPYs before (for uses) or after (for defs).</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/// This requires the number of operands to match the instruction description.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/// \returns whether operand regclass constraining succeeded.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span><span class="comment">// FIXME: Not all instructions have the same number of operands. We should</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// probably expose a constrain helper per operand and let the target selector</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// constrain individual registers, like fast-isel.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(MachineInstr &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                      <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                      <span class="keyword">const</span> TargetRegisterInfo &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                      <span class="keyword">const</span> RegisterBankInfo &amp;RBI);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/// Check if DstReg can be replaced with SrcReg depending on the register</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/// constraints.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a708b9606a37961be41adad607c81c532">canReplaceReg</a>(<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> DstReg, <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> SrcReg, MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/// Check whether an instruction \p MI is dead: it only defines dead virtual</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/// registers, and doesn&#39;t have other side effects.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">isTriviallyDead</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/// Report an ISel error as a missed optimization remark to the LLVMContext&#39;s</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/// diagnostic stream.  Set the FailedISel MachineFunction property.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">reportGISelFailure</a>(MachineFunction &amp;MF, <span class="keyword">const</span> TargetPassConfig &amp;TPC,</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                        MachineOptimizationRemarkEmitter &amp;<a class="code" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                        MachineOptimizationRemarkMissed &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">reportGISelFailure</a>(MachineFunction &amp;MF, <span class="keyword">const</span> TargetPassConfig &amp;TPC,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                        MachineOptimizationRemarkEmitter &amp;<a class="code" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                        <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="X86LowerAMXIntrinsics_8cpp.html#adb9257105a403ef9d0773b87693f7779">PassName</a>, StringRef <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad7fab8522e49be1b20c4db4fc431bd3c">Msg</a>,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                        <span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/// Report an ISel warning as a missed optimization remark to the LLVMContext&#39;s</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/// diagnostic stream.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#aff9971cf6e5729588fe9a1ee94bb4fce">reportGISelWarning</a>(MachineFunction &amp;MF, <span class="keyword">const</span> TargetPassConfig &amp;TPC,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                        MachineOptimizationRemarkEmitter &amp;<a class="code" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                        MachineOptimizationRemarkMissed &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">R</a>);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/// If \p VReg is defined by a G_CONSTANT, return the corresponding value.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span>std::optional&lt;APInt&gt; <a class="code" href="namespacellvm.html#a19cdd6010b754ac90ebda5990b03cb40">getIConstantVRegVal</a>(<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> VReg,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                         <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/// If \p VReg is defined by a G_CONSTANT fits in int64_t returns it.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span>std::optional&lt;int64_t&gt; <a class="code" href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">getIConstantVRegSExtVal</a>(<a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> VReg,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                               <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/// Simple struct used to hold a constant integer value and a virtual</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/// register.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structllvm_1_1ValueAndVReg.html">  178</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1ValueAndVReg.html">ValueAndVReg</a> {</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structllvm_1_1ValueAndVReg.html#a18800eace12ca76305a5ad4e534ea102">  179</a></span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> <a class="code" href="structllvm_1_1ValueAndVReg.html#a18800eace12ca76305a5ad4e534ea102">Value</a>;</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="structllvm_1_1ValueAndVReg.html#a92358c176618cb6dfa01f085da26ef2b">  180</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1ValueAndVReg.html#a92358c176618cb6dfa01f085da26ef2b">VReg</a>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;};</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/// If \p VReg is defined by a statically evaluable chain of instructions rooted</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/// on a G_CONSTANT returns its APInt value and def register.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span>std::optional&lt;ValueAndVReg&gt;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<a class="code" href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">getIConstantVRegValWithLookThrough</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                   <span class="keywordtype">bool</span> LookThroughInstrs = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/// If \p VReg is defined by a statically evaluable chain of instructions rooted</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/// on a G_CONSTANT or G_FCONSTANT returns its value as APInt and def register.</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span>std::optional&lt;ValueAndVReg&gt; <a class="code" href="namespacellvm.html#a85529a618809e1a60d0426db69ac8235">getAnyConstantVRegValWithLookThrough</a>(</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VReg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordtype">bool</span> LookThroughInstrs = <span class="keyword">true</span>, <span class="keywordtype">bool</span> LookThroughAnyExt = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structllvm_1_1FPValueAndVReg.html">  196</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1FPValueAndVReg.html">FPValueAndVReg</a> {</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="structllvm_1_1FPValueAndVReg.html#ae6118f49f108c7ffc063e0af99231916">  197</a></span>&#160;  <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> <a class="code" href="structllvm_1_1FPValueAndVReg.html#ae6118f49f108c7ffc063e0af99231916">Value</a>;</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structllvm_1_1FPValueAndVReg.html#ace1ec9d33c51eb14ef832a27dec15b68">  198</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1FPValueAndVReg.html#ace1ec9d33c51eb14ef832a27dec15b68">VReg</a>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;};</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/// If \p VReg is defined by a statically evaluable chain of instructions rooted</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/// on a G_FCONSTANT returns its APFloat value and def register.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span>std::optional&lt;FPValueAndVReg&gt;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<a class="code" href="namespacellvm.html#ab95f6a4ac21fe35521db7740bac1a4db">getFConstantVRegValWithLookThrough</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                   <span class="keywordtype">bool</span> LookThroughInstrs = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">ConstantFP</a>* <a class="code" href="namespacellvm.html#a1175ca529ece1df77d922f75a8726f56">getConstantFPVRegVal</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg,</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/// See if Reg is defined by an single def instruction that is</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/// Opcode. Also try to do trivial folding if it&#39;s a COPY with</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/// same types. Returns null otherwise.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/// Simple struct used to hold a Register value and the instruction which</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/// defines it.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structllvm_1_1DefinitionAndSourceRegister.html">  219</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1DefinitionAndSourceRegister.html">DefinitionAndSourceRegister</a> {</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structllvm_1_1DefinitionAndSourceRegister.html#ab50c6b6fe3db8e997dd0d5ef16809572">  220</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="structllvm_1_1DefinitionAndSourceRegister.html#ab50c6b6fe3db8e997dd0d5ef16809572">MI</a>;</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structllvm_1_1DefinitionAndSourceRegister.html#a952628e243c6502aa2bcc5de2788b424">  221</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1DefinitionAndSourceRegister.html#a952628e243c6502aa2bcc5de2788b424">Reg</a>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;};</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/// Find the def instruction for \p Reg, and underlying value Register folding</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/// away any copies.</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/// Also walks through hints such as G_ASSERT_ZEXT.</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span>std::optional&lt;DefinitionAndSourceRegister&gt;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<a class="code" href="namespacellvm.html#accc8c4eb3eb2c7b4ceff04fc9a63c9da">getDefSrcRegIgnoringCopies</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/// Find the def instruction for \p Reg, folding away any trivial copies. May</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/// return nullptr if \p Reg is not a generic virtual register.</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/// Also walks through hints such as G_ASSERT_ZEXT.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/// Find the source register for \p Reg, folding away any trivial copies. It</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/// will be an output register of the instruction that getDefIgnoringCopies</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/// returns. May return an invalid register if \p Reg is not a generic virtual</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/// register.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/// Also walks through hints such as G_ASSERT_ZEXT.</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// Templated variant of getOpcodeDef returning a MachineInstr derived T.</span><span class="comment"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/// See if Reg is defined by an single def instruction of type T</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/// Also try to do trivial folding if it&#39;s a COPY with</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/// same types. Returns null otherwise.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span><span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt;</div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3e3f49a5a9acd75b58d48d1af5c9dd56">  251</a></span>&#160;<a class="code" href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a> *<a class="code" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a class="code" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">return</span> dyn_cast_or_null&lt;T&gt;(<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/// Returns an APFloat from Val converted to the appropriate size.</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span><a class="code" href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">APFloat</a> <a class="code" href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">getAPFloatFromSize</a>(<span class="keywordtype">double</span> Val, <span class="keywordtype">unsigned</span> Size);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/// Modify analysis usage so it preserves passes required for the SelectionDAG</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/// fallback.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">getSelectionDAGFallbackAnalysisUsage</a>(AnalysisUsage &amp;AU);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;std::optional&lt;APInt&gt; <a class="code" href="namespacellvm.html#a59a7ed1e5bfd8f5d0c66a7346ee5f87b">ConstantFoldBinOp</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> Register Op1,</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                       <span class="keyword">const</span> Register Op2,</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                       <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;std::optional&lt;APFloat&gt; <a class="code" href="namespacellvm.html#a2664741ca8fa0d154ef9e738aef0db7b">ConstantFoldFPBinOp</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> Register Op1,</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                           <span class="keyword">const</span> Register Op2,</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                           <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/// Tries to constant fold a vector binop with sources \p Op1 and \p Op2.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/// Returns an empty vector on failure.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span>SmallVector&lt;APInt&gt; <a class="code" href="namespacellvm.html#a904cc16cfe269559a2ff1cc7f06df6d5">ConstantFoldVectorBinop</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> Register Op1,</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                           <span class="keyword">const</span> Register Op2,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                           <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;std::optional&lt;APInt&gt; <a class="code" href="namespacellvm.html#a3692c4606635fb9fb9391257b422c761">ConstantFoldExtOp</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> Register Op1,</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                       <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                       <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;std::optional&lt;APFloat&gt; <a class="code" href="namespacellvm.html#a1aef656147029ec93dabe8abf51806b6">ConstantFoldIntToFloat</a>(<span class="keywordtype">unsigned</span> Opcode, LLT DstTy,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                              Register Src,</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                              <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/// Tries to constant fold a G_CTLZ operation on \p Src. If \p Src is a vector</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/// then it tries to do an element-wise constant fold.</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span>std::optional&lt;SmallVector&lt;unsigned&gt;&gt;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<a class="code" href="namespacellvm.html#afa01d6f83336ae306f86905a9b8669eb">ConstantFoldCTLZ</a>(Register Src, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/// Test if the given value is known to have exactly one bit set. This differs</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/// from computeKnownBits in that it doesn&#39;t necessarily determine which bit is</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/// set.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a4036c3c75bcee1206cd199548b87f9ae">isKnownToBeAPowerOfTwo</a>(Register Val, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                            GISelKnownBits *KnownBits = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/// Returns true if \p Val can be assumed to never be a NaN. If \p SNaN is true,</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/// this returns if \p Val can be assumed to never be a signaling NaN.</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(Register Val, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                     <span class="keywordtype">bool</span> SNaN = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/// Returns true if \p Val can be assumed to never be a signaling NaN.</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">  301</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">isKnownNeverSNaN</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Val, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(Val, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;}</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a> <a class="code" href="namespacellvm.html#aff719a7221f395b1b3849c9675ca32dd">inferAlignFromPtrInfo</a>(MachineFunction &amp;MF, <span class="keyword">const</span> MachinePointerInfo &amp;MPO);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/// Return a virtual register corresponding to the incoming argument register \p</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/// PhysReg. This register is expected to have class \p RC, and optional type \p</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/// RegTy. This assumes all references to the register will use the same type.</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/// If there is an existing live-in argument register, it will be returned.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/// This will also ensure there is a valid copy</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span>Register <a class="code" href="namespacellvm.html#a02134e88cd18139c71d9274c7d287ac3">getFunctionLiveInPhysReg</a>(MachineFunction &amp;MF,</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                  <span class="keyword">const</span> TargetInstrInfo &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                  MCRegister PhysReg,</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                  <span class="keyword">const</span> TargetRegisterClass &amp;RC,</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                  <span class="keyword">const</span> DebugLoc &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, LLT RegTy = LLT());</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/// Return the least common multiple type of \p OrigTy and \p TargetTy, by changing the</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/// number of vector elements or scalar bitwidth. The intent is a</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/// G_MERGE_VALUES, G_BUILD_VECTOR, or G_CONCAT_VECTORS can be constructed from</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/// \p OrigTy elements, and unmerged into \p TargetTy</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span><a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;LLT <a class="code" href="namespacellvm.html#a55a2f0d67720407fe032276991d5111b">getLCMType</a>(LLT OrigTy, LLT TargetTy);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a><span class="comment"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/// Return smallest type that covers both \p OrigTy and \p TargetTy and is</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/// multiple of TargetTy.</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span>LLT <a class="code" href="namespacellvm.html#aa47ab206f485fe45e4d8a882ff00fd42">getCoverTy</a>(LLT OrigTy, LLT TargetTy);</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/// Return a type where the total size is the greatest common divisor of \p</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/// OrigTy and \p TargetTy. This will try to either change the number of vector</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/// elements, or bitwidth of scalars. The intent is the result type can be used</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/// as the result of a G_UNMERGE_VALUES from \p OrigTy, and then some</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/// combination of G_MERGE_VALUES, G_BUILD_VECTOR and G_CONCAT_VECTORS (possibly</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/// with intermediate casts) can re-form \p TargetTy.</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/// If these are vectors with different element types, this will try to produce</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/// a vector with a compatible total size, but the element type of \p OrigTy. If</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/// this can&#39;t be satisfied, this will produce a scalar smaller than the</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/// original vector elements.</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/// In the worst case, this returns LLT::scalar(1)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span><a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;LLT <a class="code" href="namespacellvm.html#adb74ac5c2f2a45c7247a785f898d4833">getGCDType</a>(LLT OrigTy, LLT TargetTy);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/// Represents a value which can be a Register or a constant.</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/// This is useful in situations where an instruction may have an interesting</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/// register operand or interesting constant operand. For a concrete example,</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/// \see getVectorSplat.</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html">  352</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1RegOrConstant.html">RegOrConstant</a> {</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  int64_t Cst;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordtype">bool</span> IsReg;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#a152c34e1735ab8d760da7aadf306f6c2">  358</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1RegOrConstant.html#a152c34e1735ab8d760da7aadf306f6c2">RegOrConstant</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Reg) : Reg(Reg), IsReg(<a class="code" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>) {}</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#a60b49fa6d7249d2bc960d7f6d58dfe8e">  359</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1RegOrConstant.html#a60b49fa6d7249d2bc960d7f6d58dfe8e">RegOrConstant</a>(int64_t Cst) : Cst(Cst), IsReg(<a class="code" href="namespacefalse.html">false</a>) {}</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#ae607a171eafded6ea5c30da5b1e41159">  360</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RegOrConstant.html#ae607a171eafded6ea5c30da5b1e41159">isReg</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IsReg; }</div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#a3f195084081b2be196acfd238ecfdce9">  361</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RegOrConstant.html#a3f195084081b2be196acfd238ecfdce9">isCst</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> !IsReg; }</div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#a1fc802de6d517572f2376c880089ffb5">  362</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1RegOrConstant.html#a1fc802de6d517572f2376c880089ffb5">getReg</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1RegOrConstant.html#ae607a171eafded6ea5c30da5b1e41159">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a register!&quot;</span>);</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordflow">return</span> Reg;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  }</div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="classllvm_1_1RegOrConstant.html#a595d1456fe274a68072751d2b28772a5">  366</a></span>&#160;  int64_t <a class="code" href="classllvm_1_1RegOrConstant.html#a595d1456fe274a68072751d2b28772a5">getCst</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1RegOrConstant.html#a3f195084081b2be196acfd238ecfdce9">isCst</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a constant!&quot;</span>);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">return</span> Cst;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  }</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;};</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/// \returns The splat index of a G_SHUFFLE_VECTOR \p MI when \p MI is a splat.</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/// If \p MI is not a splat, returns std::nullopt.</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span>std::optional&lt;int&gt; <a class="code" href="namespacellvm.html#afe8a7cc03eb7adf81589f0744e379f74">getSplatIndex</a>(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/// \returns the scalar integral splat value of \p Reg if possible.</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span>std::optional&lt;APInt&gt; <a class="code" href="namespacellvm.html#a1af9fe220013bab6cfd9c7bb1be42477">getIConstantSplatVal</a>(<span class="keyword">const</span> Register <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                                          <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/// \returns the scalar integral splat value defined by \p MI if possible.</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span>std::optional&lt;APInt&gt; <a class="code" href="namespacellvm.html#a1af9fe220013bab6cfd9c7bb1be42477">getIConstantSplatVal</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                          <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/// \returns the scalar sign extended integral splat value of \p Reg if</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/// possible.</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span>std::optional&lt;int64_t&gt; <a class="code" href="namespacellvm.html#aeb8e07230ebf4fd2ccca08750ad045dc">getIConstantSplatSExtVal</a>(<span class="keyword">const</span> Register <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                                <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/// \returns the scalar sign extended integral splat value defined by \p MI if</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/// possible.</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"></span>std::optional&lt;int64_t&gt; <a class="code" href="namespacellvm.html#aeb8e07230ebf4fd2ccca08750ad045dc">getIConstantSplatSExtVal</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                                <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/// Returns a floating point scalar constant of a build vector splat if it</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/// exists. When \p AllowUndef == true some elements can be undef but not all.</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"></span>std::optional&lt;FPValueAndVReg&gt; <a class="code" href="namespacellvm.html#a939476ce45d751473d769ba9a1075faf">getFConstantSplat</a>(Register VReg,</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                                <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                                                <span class="keywordtype">bool</span> AllowUndef = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/// Return true if the specified register is defined by G_BUILD_VECTOR or</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/// G_BUILD_VECTOR_TRUNC where all of the elements are \p SplatValue or undef.</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#abf43cd4a49125e406ab1c6b48be9d551">isBuildVectorConstantSplat</a>(<span class="keyword">const</span> Register <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                int64_t SplatValue, <span class="keywordtype">bool</span> AllowUndef);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/// Return true if the specified instruction is a G_BUILD_VECTOR or</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/// G_BUILD_VECTOR_TRUNC where all of the elements are \p SplatValue or undef.</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#abf43cd4a49125e406ab1c6b48be9d551">isBuildVectorConstantSplat</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                int64_t SplatValue, <span class="keywordtype">bool</span> AllowUndef);</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/// Return true if the specified instruction is a G_BUILD_VECTOR or</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/// G_BUILD_VECTOR_TRUNC where all of the elements are 0 or undef.</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a0905ec01af203441d890c82574431329">isBuildVectorAllZeros</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                           <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                           <span class="keywordtype">bool</span> AllowUndef = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/// Return true if the specified instruction is a G_BUILD_VECTOR or</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/// G_BUILD_VECTOR_TRUNC where all of the elements are ~0 or undef.</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a882ca8d6de322e8bbc18be97b45085fc">isBuildVectorAllOnes</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                          <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                          <span class="keywordtype">bool</span> AllowUndef = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/// Return true if the specified instruction is known to be a constant, or a</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/// vector of constants.</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/// If \p AllowFP is true, this will consider G_FCONSTANT in addition to</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/// G_CONSTANT. If \p AllowOpaqueConstants is true, constant-like instructions</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/// such as G_GLOBAL_VALUE will also be considered.</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a6554ecb0fa738e15c376785b315b8ebc">isConstantOrConstantVector</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                <span class="keywordtype">bool</span> AllowFP = <span class="keyword">true</span>,</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                <span class="keywordtype">bool</span> AllowOpaqueConstants = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/// Return true if the value is a constant 0 integer or a splatted vector of a</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/// constant 0 integer (with no undefs if \p AllowUndefs is false). This will</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/// handle G_BUILD_VECTOR and G_BUILD_VECTOR_TRUNC as truncation is not an issue</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/// for null values.</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a4b092db64f93b2bfae42cbd58449adeb">isNullOrNullSplat</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                       <span class="keywordtype">bool</span> AllowUndefs = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/// Return true if the value is a constant -1 integer or a splatted vector of a</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/// constant -1 integer (with no undefs if \p AllowUndefs is false).</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a1c01bab26241e422526ad42b90397e89">isAllOnesOrAllOnesSplat</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                             <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                             <span class="keywordtype">bool</span> AllowUndefs = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/// \returns a value when \p MI is a vector splat. The splat can be either a</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/// Register or a constant.</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/// Examples:</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/// \code</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">///   %reg = COPY $physreg</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">///   %reg_splat = G_BUILD_VECTOR %reg, %reg, ..., %reg</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/// \endcode</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/// If called on the G_BUILD_VECTOR above, this will return a RegOrConstant</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/// containing %reg.</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/// \code</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">///   %cst = G_CONSTANT iN 4</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">///   %constant_splat = G_BUILD_VECTOR %cst, %cst, ..., %cst</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/// \endcode</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/// In the above case, this will return a RegOrConstant containing 4.</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"></span>std::optional&lt;RegOrConstant&gt; <a class="code" href="namespacellvm.html#a387427d56330771ba6f190e27776a327">getVectorSplat</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                            <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/// Determines if \p MI defines a constant integer or a build vector of</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/// constant integers. Treats undef values as constants.</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a6554ecb0fa738e15c376785b315b8ebc">isConstantOrConstantVector</a>(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/// Determines if \p MI defines a constant integer or a splat vector of</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/// constant integers.</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/// \returns the scalar constant or std::nullopt.</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span>std::optional&lt;APInt&gt;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<a class="code" href="namespacellvm.html#a496914f81c80c3adc8866dec3586859d">isConstantOrConstantSplatVector</a>(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                <span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/// Attempt to match a unary predicate against a scalar/splat constant or every</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/// element of a constant G_BUILD_VECTOR. If \p ConstVal is null, the source</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/// value was undef.</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a50bf4f84c8a910409d92dd85e2b72953">matchUnaryPredicate</a>(<span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Register <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                         <a class="code" href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">std::function</a>&lt;<span class="keywordtype">bool</span>(<span class="keyword">const</span> Constant *ConstVal)&gt; Match,</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                         <span class="keywordtype">bool</span> AllowUndefs = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/// Returns true if given the TargetLowering&#39;s boolean contents information,</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/// the value \p Val contains a true value.</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a529ff212ebd899f8d03cc9bdf74735ed">isConstTrueVal</a>(<span class="keyword">const</span> TargetLowering &amp;TLI, int64_t Val, <span class="keywordtype">bool</span> IsVector,</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                    <span class="keywordtype">bool</span> IsFP);<span class="comment"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/// \returns true if given the TargetLowering&#39;s boolean contents information,</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/// the value \p Val contains a false value.</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#abc5add4546a05bb6c8749c009524d5ae">isConstFalseVal</a>(<span class="keyword">const</span> TargetLowering &amp;TLI, int64_t Val, <span class="keywordtype">bool</span> IsVector,</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                    <span class="keywordtype">bool</span> IsFP);</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/// Returns an integer representing true, as defined by the</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/// TargetBooleanContents.</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"></span>int64_t <a class="code" href="namespacellvm.html#ac4e1bd1414b3f2093861f8f48e7a10a7">getICmpTrueVal</a>(<span class="keyword">const</span> TargetLowering &amp;TLI, <span class="keywordtype">bool</span> IsVector, <span class="keywordtype">bool</span> IsFP);</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/// Returns true if the given block should be optimized for size.</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a5bd19c94d27d32e7949345b46171ed20">shouldOptForSize</a>(<span class="keyword">const</span> MachineBasicBlock &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, ProfileSummaryInfo *PSI,</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                      BlockFrequencyInfo *<a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996">BFI</a>);</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; </div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae9029d6562ac0402d79c0c255634e50f">  506</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classllvm_1_1GISelWorkList.html">SmallInstListTy</a> = <a class="code" href="classllvm_1_1GISelWorkList.html">GISelWorkList&lt;4&gt;</a>;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a7776334638050ec925e4d997cb61b43d">saveUsesAndErase</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                      <a class="code" href="classllvm_1_1LostDebugLocObserver.html">LostDebugLocObserver</a> *LocObserver,</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                      <a class="code" href="classllvm_1_1GISelWorkList.html">SmallInstListTy</a> &amp;DeadInstChain);</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#ad7baaaed8300fdfe9404b907ab20e3f8">eraseInstrs</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineInstr *&gt;</a> DeadInstrs, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                 <a class="code" href="classllvm_1_1LostDebugLocObserver.html">LostDebugLocObserver</a> *LocObserver = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#abfbb7869d5e1d000bcca6867dd813178">eraseInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                <a class="code" href="classllvm_1_1LostDebugLocObserver.html">LostDebugLocObserver</a> *LocObserver = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/// Assuming the instruction \p MI is going to be deleted, attempt to salvage</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/// debug users of \p MI by writing the effect of \p MI in a DIExpression.</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a26be1141b23850a2b4eb78021d99e862">salvageDebugInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160; </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <span class="comment">// End namespace llvm.</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1lltok_html_af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a"><div class="ttname"><a href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">llvm::lltok::APFloat</a></div><div class="ttdeci">@ APFloat</div><div class="ttdef"><b>Definition:</b> <a href="LLToken_8h_source.html#l00461">LLToken.h:461</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7776334638050ec925e4d997cb61b43d"><div class="ttname"><a href="namespacellvm.html#a7776334638050ec925e4d997cb61b43d">llvm::saveUsesAndErase</a></div><div class="ttdeci">void saveUsesAndErase(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, LostDebugLocObserver *LocObserver, SmallInstListTy &amp;DeadInstChain)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01333">Utils.cpp:1333</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4b2430ab5e686b82f8cd6fd588d6de6f"><div class="ttname"><a href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">Utils.cpp:461</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1LostDebugLocObserver_html"><div class="ttname"><a href="classllvm_1_1LostDebugLocObserver.html">llvm::LostDebugLocObserver</a></div><div class="ttdef"><b>Definition:</b> <a href="LostDebugLocObserver_8h_source.html#l00019">LostDebugLocObserver.h:19</a></div></div>
<div class="ttc" id="astructllvm_1_1FPValueAndVReg_html_ae6118f49f108c7ffc063e0af99231916"><div class="ttname"><a href="structllvm_1_1FPValueAndVReg.html#ae6118f49f108c7ffc063e0af99231916">llvm::FPValueAndVReg::Value</a></div><div class="ttdeci">APFloat Value</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00197">Utils.h:197</a></div></div>
<div class="ttc" id="astructllvm_1_1ValueAndVReg_html"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html">llvm::ValueAndVReg</a></div><div class="ttdoc">Simple struct used to hold a constant integer value and a virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00178">Utils.h:178</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_html_abee5a9adb5b8a88c8913aed9c85e5a52"><div class="ttname"><a href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">llvm::getAPFloatFromSize</a></div><div class="ttdeci">APFloat getAPFloatFromSize(double Val, unsigned Size)</div><div class="ttdoc">Returns an APFloat from Val converted to the appropriate size.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00481">Utils.cpp:481</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">llvm::ISD::ConstantFP</a></div><div class="ttdeci">@ ConstantFP</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00077">ISDOpcodes.h:77</a></div></div>
<div class="ttc" id="aStringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0edf31d256ecb3ac003bf2d81a576c9e"><div class="ttname"><a href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">llvm::getOpcodeDef</a></div><div class="ttdeci">MachineInstr * getOpcodeDef(unsigned Opcode, Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">See if Reg is defined by an single def instruction that is Opcode.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00475">Utils.cpp:475</a></div></div>
<div class="ttc" id="anamespacellvm_html_a59a7ed1e5bfd8f5d0c66a7346ee5f87b"><div class="ttname"><a href="namespacellvm.html#a59a7ed1e5bfd8f5d0c66a7346ee5f87b">llvm::ConstantFoldBinOp</a></div><div class="ttdeci">std::optional&lt; APInt &gt; ConstantFoldBinOp(unsigned Opcode, const Register Op1, const Register Op2, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00494">Utils.cpp:494</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac76eb82370e997f967454f441effbbff"><div class="ttname"><a href="namespacellvm.html#ac76eb82370e997f967454f441effbbff">llvm::getIConstantVRegValWithLookThrough</a></div><div class="ttdeci">std::optional&lt; ValueAndVReg &gt; getIConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_CONSTANT returns its...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">Utils.cpp:409</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb39eef3d8e7cf19a9145c51a5e46253"><div class="ttname"><a href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">llvm::getSrcRegIgnoringCopies</a></div><div class="ttdeci">Register getSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the source register for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00468">Utils.cpp:468</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1c01bab26241e422526ad42b90397e89"><div class="ttname"><a href="namespacellvm.html#a1c01bab26241e422526ad42b90397e89">llvm::isAllOnesOrAllOnesSplat</a></div><div class="ttdeci">bool isAllOnesOrAllOnesSplat(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, bool AllowUndefs=false)</div><div class="ttdoc">Return true if the value is a constant -1 integer or a splatted vector of a constant -1 integer (with...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01242">Utils.cpp:1242</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_a3f195084081b2be196acfd238ecfdce9"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#a3f195084081b2be196acfd238ecfdce9">llvm::RegOrConstant::isCst</a></div><div class="ttdeci">bool isCst() const</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00361">Utils.h:361</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6554ecb0fa738e15c376785b315b8ebc"><div class="ttname"><a href="namespacellvm.html#a6554ecb0fa738e15c376785b315b8ebc">llvm::isConstantOrConstantVector</a></div><div class="ttdeci">bool isConstantOrConstantVector(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, bool AllowFP=true, bool AllowOpaqueConstants=true)</div><div class="ttdoc">Return true if the specified instruction is known to be a constant, or a vector of constants.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01192">Utils.cpp:1192</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5bd19c94d27d32e7949345b46171ed20"><div class="ttname"><a href="namespacellvm.html#a5bd19c94d27d32e7949345b46171ed20">llvm::shouldOptForSize</a></div><div class="ttdeci">bool shouldOptForSize(const MachineBasicBlock &amp;MBB, ProfileSummaryInfo *PSI, BlockFrequencyInfo *BFI)</div><div class="ttdoc">Returns true if the given block should be optimized for size.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01326">Utils.cpp:1326</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad7baaaed8300fdfe9404b907ab20e3f8"><div class="ttname"><a href="namespacellvm.html#ad7baaaed8300fdfe9404b907ab20e3f8">llvm::eraseInstrs</a></div><div class="ttdeci">void eraseInstrs(ArrayRef&lt; MachineInstr * &gt; DeadInstrs, MachineRegisterInfo &amp;MRI, LostDebugLocObserver *LocObserver=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01347">Utils.cpp:1347</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_a595d1456fe274a68072751d2b28772a5"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#a595d1456fe274a68072751d2b28772a5">llvm::RegOrConstant::getCst</a></div><div class="ttdeci">int64_t getCst() const</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00366">Utils.h:366</a></div></div>
<div class="ttc" id="aMips16ISelLowering_8cpp_html_a0acb682b8260ab1c60b918599864e2e5"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a></div><div class="ttdeci">#define T</div><div class="ttdef"><b>Definition:</b> <a href="Mips16ISelLowering_8cpp_source.html#l00341">Mips16ISelLowering.cpp:341</a></div></div>
<div class="ttc" id="anamespacellvm_html_abc5add4546a05bb6c8749c009524d5ae"><div class="ttname"><a href="namespacellvm.html#abc5add4546a05bb6c8749c009524d5ae">llvm::isConstFalseVal</a></div><div class="ttdeci">bool isConstFalseVal(const TargetLowering &amp;TLI, int64_t Val, bool IsVector, bool IsFP)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01302">Utils.cpp:1302</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa353f9585311abf1b6f698049f5a29b7"><div class="ttname"><a href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a></div><div class="ttdeci">void getSelectionDAGFallbackAnalysisUsage(AnalysisUsage &amp;AU)</div><div class="ttdoc">Modify analysis usage so it preserves passes required for the SelectionDAG fallback.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00895">Utils.cpp:895</a></div></div>
<div class="ttc" id="anamespacellvm_html_aff9971cf6e5729588fe9a1ee94bb4fce"><div class="ttname"><a href="namespacellvm.html#aff9971cf6e5729588fe9a1ee94bb4fce">llvm::reportGISelWarning</a></div><div class="ttdeci">void reportGISelWarning(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC, MachineOptimizationRemarkEmitter &amp;MORE, MachineOptimizationRemarkMissed &amp;R)</div><div class="ttdoc">Report an ISel warning as a missed optimization remark to the LLVMContext's diagnostic stream.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00262">Utils.cpp:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html">llvm::RegOrConstant</a></div><div class="ttdoc">Represents a value which can be a Register or a constant.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00352">Utils.h:352</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="astructllvm_1_1ValueAndVReg_html_a18800eace12ca76305a5ad4e534ea102"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html#a18800eace12ca76305a5ad4e534ea102">llvm::ValueAndVReg::Value</a></div><div class="ttdeci">APInt Value</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00179">Utils.h:179</a></div></div>
<div class="ttc" id="anamespacellvm_html_a56f5d55460d7e31fc6c3318882f36ac7"><div class="ttname"><a href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">llvm::getIConstantVRegSExtVal</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getIConstantVRegSExtVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00300">Utils.cpp:300</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00152">Utils.cpp:152</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac4e1bd1414b3f2093861f8f48e7a10a7"><div class="ttname"><a href="namespacellvm.html#ac4e1bd1414b3f2093861f8f48e7a10a7">llvm::getICmpTrueVal</a></div><div class="ttdeci">int64_t getICmpTrueVal(const TargetLowering &amp;TLI, bool IsVector, bool IsFP)</div><div class="ttdoc">Returns an integer representing true, as defined by the TargetBooleanContents.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01314">Utils.cpp:1314</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">llvm::RISCVFenceField::R</a></div><div class="ttdeci">@ R</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00278">RISCVBaseInfo.h:278</a></div></div>
<div class="ttc" id="anamespacellvm_html_a496914f81c80c3adc8866dec3586859d"><div class="ttname"><a href="namespacellvm.html#a496914f81c80c3adc8866dec3586859d">llvm::isConstantOrConstantSplatVector</a></div><div class="ttdeci">std::optional&lt; APInt &gt; isConstantOrConstantSplatVector(MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Determines if MI defines a constant integer or a splat vector of constant integers.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01212">Utils.cpp:1212</a></div></div>
<div class="ttc" id="anamespacellvm_html_a387427d56330771ba6f190e27776a327"><div class="ttname"><a href="namespacellvm.html#a387427d56330771ba6f190e27776a327">llvm::getVectorSplat</a></div><div class="ttdeci">std::optional&lt; RegOrConstant &gt; getVectorSplat(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01142">Utils.cpp:1142</a></div></div>
<div class="ttc" id="astructllvm_1_1ValueAndVReg_html_a92358c176618cb6dfa01f085da26ef2b"><div class="ttname"><a href="structllvm_1_1ValueAndVReg.html#a92358c176618cb6dfa01f085da26ef2b">llvm::ValueAndVReg::VReg</a></div><div class="ttdeci">Register VReg</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00180">Utils.h:180</a></div></div>
<div class="ttc" id="anamespacellvm_html_a02134e88cd18139c71d9274c7d287ac3"><div class="ttname"><a href="namespacellvm.html#a02134e88cd18139c71d9274c7d287ac3">llvm::getFunctionLiveInPhysReg</a></div><div class="ttdeci">Register getFunctionLiveInPhysReg(MachineFunction &amp;MF, const TargetInstrInfo &amp;TII, MCRegister PhysReg, const TargetRegisterClass &amp;RC, const DebugLoc &amp;DL, LLT RegTy=LLT())</div><div class="ttdoc">Return a virtual register corresponding to the incoming argument register PhysReg.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00729">Utils.cpp:729</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb74ac5c2f2a45c7247a785f898d4833"><div class="ttname"><a href="namespacellvm.html#adb74ac5c2f2a45c7247a785f898d4833">llvm::getGCDType</a></div><div class="ttdeci">LLVM_READNONE LLT getGCDType(LLT OrigTy, LLT TargetTy)</div><div class="ttdoc">Return a type where the total size is the greatest common divisor of OrigTy and TargetTy.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00960">Utils.cpp:960</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2664741ca8fa0d154ef9e738aef0db7b"><div class="ttname"><a href="namespacellvm.html#a2664741ca8fa0d154ef9e738aef0db7b">llvm::ConstantFoldFPBinOp</a></div><div class="ttdeci">std::optional&lt; APFloat &gt; ConstantFoldFPBinOp(unsigned Opcode, const Register Op1, const Register Op2, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00560">Utils.cpp:560</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_a1fc802de6d517572f2376c880089ffb5"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#a1fc802de6d517572f2376c880089ffb5">llvm::RegOrConstant::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00362">Utils.h:362</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1aef656147029ec93dabe8abf51806b6"><div class="ttname"><a href="namespacellvm.html#a1aef656147029ec93dabe8abf51806b6">llvm::ConstantFoldIntToFloat</a></div><div class="ttdeci">std::optional&lt; APFloat &gt; ConstantFoldIntToFloat(unsigned Opcode, LLT DstTy, Register Src, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00780">Utils.cpp:780</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00141">StackSlotColoring.cpp:141</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="anamespacellvm_html_a26be1141b23850a2b4eb78021d99e862"><div class="ttname"><a href="namespacellvm.html#a26be1141b23850a2b4eb78021d99e862">llvm::salvageDebugInfo</a></div><div class="ttdeci">void salvageDebugInfo(const MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI)</div><div class="ttdoc">Assuming the instruction MI is going to be deleted, attempt to salvage debug users of MI by writing t...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01367">Utils.cpp:1367</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double].</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00256">Constants.h:256</a></div></div>
<div class="ttc" id="aAPFloat_8h_html"><div class="ttname"><a href="APFloat_8h.html">APFloat.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a19cdd6010b754ac90ebda5990b03cb40"><div class="ttname"><a href="namespacellvm.html#a19cdd6010b754ac90ebda5990b03cb40">llvm::getIConstantVRegVal</a></div><div class="ttdeci">std::optional&lt; APInt &gt; getIConstantVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT, return the corresponding value.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00288">Utils.cpp:288</a></div></div>
<div class="ttc" id="aDebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="astructllvm_1_1FPValueAndVReg_html_ace1ec9d33c51eb14ef832a27dec15b68"><div class="ttname"><a href="structllvm_1_1FPValueAndVReg.html#ace1ec9d33c51eb14ef832a27dec15b68">llvm::FPValueAndVReg::VReg</a></div><div class="ttdeci">Register VReg</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00198">Utils.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1af9fe220013bab6cfd9c7bb1be42477"><div class="ttname"><a href="namespacellvm.html#a1af9fe220013bab6cfd9c7bb1be42477">llvm::getIConstantSplatVal</a></div><div class="ttdeci">std::optional&lt; APInt &gt; getIConstantSplatVal(const Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01089">Utils.cpp:1089</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_ae607a171eafded6ea5c30da5b1e41159"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#ae607a171eafded6ea5c30da5b1e41159">llvm::RegOrConstant::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00360">Utils.h:360</a></div></div>
<div class="ttc" id="aLowLevelTypeImpl_8h_html"><div class="ttname"><a href="LowLevelTypeImpl_8h.html">LowLevelTypeImpl.h</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="anamespacellvm_html_a50bf4f84c8a910409d92dd85e2b72953"><div class="ttname"><a href="namespacellvm.html#a50bf4f84c8a910409d92dd85e2b72953">llvm::matchUnaryPredicate</a></div><div class="ttdeci">bool matchUnaryPredicate(const MachineRegisterInfo &amp;MRI, Register Reg, std::function&lt; bool(const Constant *ConstVal)&gt; Match, bool AllowUndefs=false)</div><div class="ttdoc">Attempt to match a unary predicate against a scalar/splat constant or every element of a constant G_B...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01257">Utils.cpp:1257</a></div></div>
<div class="ttc" id="anamespacellvm_html_a55a2f0d67720407fe032276991d5111b"><div class="ttname"><a href="namespacellvm.html#a55a2f0d67720407fe032276991d5111b">llvm::getLCMType</a></div><div class="ttdeci">LLVM_READNONE LLT getLCMType(LLT OrigTy, LLT TargetTy)</div><div class="ttdoc">Return the least common multiple type of OrigTy and TargetTy, by changing the number of vector elemen...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00899">Utils.cpp:899</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="astructllvm_1_1FPValueAndVReg_html"><div class="ttname"><a href="structllvm_1_1FPValueAndVReg.html">llvm::FPValueAndVReg</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00196">Utils.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_html_abfbb7869d5e1d000bcca6867dd813178"><div class="ttname"><a href="namespacellvm.html#abfbb7869d5e1d000bcca6867dd813178">llvm::eraseInstr</a></div><div class="ttdeci">void eraseInstr(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, LostDebugLocObserver *LocObserver=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01362">Utils.cpp:1362</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_html_a529ff212ebd899f8d03cc9bdf74735ed"><div class="ttname"><a href="namespacellvm.html#a529ff212ebd899f8d03cc9bdf74735ed">llvm::isConstTrueVal</a></div><div class="ttdeci">bool isConstTrueVal(const TargetLowering &amp;TLI, int64_t Val, bool IsVector, bool IsFP)</div><div class="ttdoc">Returns true if given the TargetLowering's boolean contents information, the value Val contains a tru...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01289">Utils.cpp:1289</a></div></div>
<div class="ttc" id="anamespacellvm_html_afa01d6f83336ae306f86905a9b8669eb"><div class="ttname"><a href="namespacellvm.html#afa01d6f83336ae306f86905a9b8669eb">llvm::ConstantFoldCTLZ</a></div><div class="ttdeci">std::optional&lt; SmallVector&lt; unsigned &gt; &gt; ConstantFoldCTLZ(Register Src, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Tries to constant fold a G_CTLZ operation on Src.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00793">Utils.cpp:793</a></div></div>
<div class="ttc" id="aBasicAliasAnalysis_8cpp_html_af6d5cafbdfc5313e65d990120021a3ec"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></div><div class="ttdeci">basic Basic Alias true</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l01804">BasicAliasAnalysis.cpp:1804</a></div></div>
<div class="ttc" id="anamespacellvm_html_aff719a7221f395b1b3849c9675ca32dd"><div class="ttname"><a href="namespacellvm.html#aff719a7221f395b1b3849c9675ca32dd">llvm::inferAlignFromPtrInfo</a></div><div class="ttdeci">Align inferAlignFromPtrInfo(MachineFunction &amp;MF, const MachinePointerInfo &amp;MPO)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00712">Utils.cpp:712</a></div></div>
<div class="ttc" id="anamespacellvm_html_a939476ce45d751473d769ba9a1075faf"><div class="ttname"><a href="namespacellvm.html#a939476ce45d751473d769ba9a1075faf">llvm::getFConstantSplat</a></div><div class="ttdeci">std::optional&lt; FPValueAndVReg &gt; getFConstantSplat(Register VReg, const MachineRegisterInfo &amp;MRI, bool AllowUndef=true)</div><div class="ttdoc">Returns a floating point scalar constant of a build vector splat if it exists.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01122">Utils.cpp:1122</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa47ab206f485fe45e4d8a882ff00fd42"><div class="ttname"><a href="namespacellvm.html#aa47ab206f485fe45e4d8a882ff00fd42">llvm::getCoverTy</a></div><div class="ttdeci">LLVM_READNONE LLT getCoverTy(LLT OrigTy, LLT TargetTy)</div><div class="ttdoc">Return smallest type that covers both OrigTy and TargetTy and is multiple of TargetTy.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00945">Utils.cpp:945</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3692c4606635fb9fb9391257b422c761"><div class="ttname"><a href="namespacellvm.html#a3692c4606635fb9fb9391257b422c761">llvm::ConstantFoldExtOp</a></div><div class="ttdeci">std::optional&lt; APInt &gt; ConstantFoldExtOp(unsigned Opcode, const Register Op1, uint64_t Imm, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00762">Utils.cpp:762</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aMemDepPrinter_8cpp_html_a470d8721ad7c3b718e9daeabdaeb4700"><div class="ttname"><a href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">function</a></div><div class="ttdeci">print Print MemDeps of function</div><div class="ttdef"><b>Definition:</b> <a href="MemDepPrinter_8cpp_source.html#l00082">MemDepPrinter.cpp:82</a></div></div>
<div class="ttc" id="anamespacellvm_html_afedd87a64c9da5f553e2d290d8cfb110"><div class="ttname"><a href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">llvm::isTriviallyDead</a></div><div class="ttdeci">bool isTriviallyDead(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Check whether an instruction MI is dead: it only defines dead virtual registers, and doesn't have oth...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00212">Utils.cpp:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac06bed7d7565bb91ece6aff506ac0adc"><div class="ttname"><a href="namespacellvm.html#ac06bed7d7565bb91ece6aff506ac0adc">llvm::constrainRegToClass</a></div><div class="ttdeci">Register constrainRegToClass(MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, Register Reg, const TargetRegisterClass &amp;RegClass)</div><div class="ttdoc">Try to constrain Reg to the specified register class.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00043">Utils.cpp:43</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab95f6a4ac21fe35521db7740bac1a4db"><div class="ttname"><a href="namespacellvm.html#ab95f6a4ac21fe35521db7740bac1a4db">llvm::getFConstantVRegValWithLookThrough</a></div><div class="ttdeci">std::optional&lt; FPValueAndVReg &gt; getFConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_FCONSTANT returns it...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00423">Utils.cpp:423</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996">llvm::AMDGPUISD::BFI</a></div><div class="ttdeci">@ BFI</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00441">AMDGPUISelLowering.h:441</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4c88ebe757c51044c4ad4275012e4593"><div class="ttname"><a href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">llvm::isKnownNeverNaN</a></div><div class="ttdeci">bool isKnownNeverNaN(const Value *V, const TargetLibraryInfo *TLI, unsigned Depth=0)</div><div class="ttdoc">Return true if the floating-point scalar value is not a NaN or if the floating-point vector value has...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l03894">ValueTracking.cpp:3894</a></div></div>
<div class="ttc" id="aregcomp_8c_html_ace441594c4bd8da94fd64b1c612ca948"><div class="ttname"><a href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a></div><div class="ttdeci">#define MORE()</div><div class="ttdef"><b>Definition:</b> <a href="regcomp_8c_source.html#l00252">regcomp.c:252</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4b092db64f93b2bfae42cbd58449adeb"><div class="ttname"><a href="namespacellvm.html#a4b092db64f93b2bfae42cbd58449adeb">llvm::isNullOrNullSplat</a></div><div class="ttdeci">bool isNullOrNullSplat(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, bool AllowUndefs=false)</div><div class="ttdoc">Return true if the value is a constant 0 integer or a splatted vector of a constant 0 integer (with n...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01224">Utils.cpp:1224</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aGISelWorkList_8h_html"><div class="ttname"><a href="GISelWorkList_8h.html">GISelWorkList.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_ad7fab8522e49be1b20c4db4fc431bd3c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad7fab8522e49be1b20c4db4fc431bd3c">llvm::AMDGPU::SendMsg::Msg</a></div><div class="ttdeci">const CustomOperand&lt; const MCSubtargetInfo &amp; &gt; Msg[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00039">AMDGPUAsmUtils.cpp:39</a></div></div>
<div class="ttc" id="anamespacellvm_html_aeb8e07230ebf4fd2ccca08750ad045dc"><div class="ttname"><a href="namespacellvm.html#aeb8e07230ebf4fd2ccca08750ad045dc">llvm::getIConstantSplatSExtVal</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getIConstantSplatSExtVal(const Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01107">Utils.cpp:1107</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="anamespacellvm_html_a882ca8d6de322e8bbc18be97b45085fc"><div class="ttname"><a href="namespacellvm.html#a882ca8d6de322e8bbc18be97b45085fc">llvm::isBuildVectorAllOnes</a></div><div class="ttdeci">bool isBuildVectorAllOnes(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, bool AllowUndef=false)</div><div class="ttdoc">Return true if the specified instruction is a G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all of the...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01135">Utils.cpp:1135</a></div></div>
<div class="ttc" id="aCompiler_8h_html_a39557b142c7bfcc54d3874aae7084907"><div class="ttname"><a href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div><div class="ttdeci">#define LLVM_READNONE</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00189">Compiler.h:189</a></div></div>
<div class="ttc" id="aAlignment_8h_html"><div class="ttname"><a href="Alignment_8h.html">Alignment.h</a></div></div>
<div class="ttc" id="astructllvm_1_1DefinitionAndSourceRegister_html"><div class="ttname"><a href="structllvm_1_1DefinitionAndSourceRegister.html">llvm::DefinitionAndSourceRegister</a></div><div class="ttdoc">Simple struct used to hold a Register value and the instruction which defines it.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00219">Utils.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_html_a708b9606a37961be41adad607c81c532"><div class="ttname"><a href="namespacellvm.html#a708b9606a37961be41adad607c81c532">llvm::canReplaceReg</a></div><div class="ttdeci">bool canReplaceReg(Register DstReg, Register SrcReg, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Check if DstReg can be replaced with SrcReg depending on the register constraints.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00198">Utils.cpp:198</a></div></div>
<div class="ttc" id="aCasting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbbab4f4f342da97b2f73b4b1fedc983"><div class="ttname"><a href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">llvm::isKnownNeverSNaN</a></div><div class="ttdeci">bool isKnownNeverSNaN(Register Val, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Returns true if Val can be assumed to never be a signaling NaN.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00301">Utils.h:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_a60b49fa6d7249d2bc960d7f6d58dfe8e"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#a60b49fa6d7249d2bc960d7f6d58dfe8e">llvm::RegOrConstant::RegOrConstant</a></div><div class="ttdeci">RegOrConstant(int64_t Cst)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00359">Utils.h:359</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7b804856a2e313abeef6f32c3c6f61eb"><div class="ttname"><a href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">llvm::reportGISelFailure</a></div><div class="ttdeci">void reportGISelFailure(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC, MachineOptimizationRemarkEmitter &amp;MORE, MachineOptimizationRemarkMissed &amp;R)</div><div class="ttdoc">Report an ISel error as a missed optimization remark to the LLVMContext's diagnostic stream.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00268">Utils.cpp:268</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_afe8a7cc03eb7adf81589f0744e379f74"><div class="ttname"><a href="namespacellvm.html#afe8a7cc03eb7adf81589f0744e379f74">llvm::getSplatIndex</a></div><div class="ttdeci">int getSplatIndex(ArrayRef&lt; int &gt; Mask)</div><div class="ttdoc">If all non-negative Mask elements are the same value, return that value.</div><div class="ttdef"><b>Definition:</b> <a href="VectorUtils_8cpp_source.html#l00349">VectorUtils.cpp:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelWorkList_html"><div class="ttname"><a href="classllvm_1_1GISelWorkList.html">llvm::GISelWorkList</a></div><div class="ttdef"><b>Definition:</b> <a href="GISelWorkList_8h_source.html#l00027">GISelWorkList.h:27</a></div></div>
<div class="ttc" id="anamespacellvm_html_accc8c4eb3eb2c7b4ceff04fc9a63c9da"><div class="ttname"><a href="namespacellvm.html#accc8c4eb3eb2c7b4ceff04fc9a63c9da">llvm::getDefSrcRegIgnoringCopies</a></div><div class="ttdeci">std::optional&lt; DefinitionAndSourceRegister &gt; getDefSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, and underlying value Register folding away any copies.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00442">Utils.cpp:442</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">AArch64ExpandPseudoInsts.cpp:108</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0de00f38864016881b1182ebac4b7b30"><div class="ttname"><a href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">llvm::constrainOperandRegClass</a></div><div class="ttdeci">Register constrainOperandRegClass(const MachineFunction &amp;MF, const TargetRegisterInfo &amp;TRI, MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, MachineInstr &amp;InsertPt, const TargetRegisterClass &amp;RegClass, MachineOperand &amp;RegMO)</div><div class="ttdoc">Constrain the Register operand OpIdx, so that it is now constrained to the TargetRegisterClass passed...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00053">Utils.cpp:53</a></div></div>
<div class="ttc" id="anamespacellvm_html_a904cc16cfe269559a2ff1cc7f06df6d5"><div class="ttname"><a href="namespacellvm.html#a904cc16cfe269559a2ff1cc7f06df6d5">llvm::ConstantFoldVectorBinop</a></div><div class="ttdeci">SmallVector&lt; APInt &gt; ConstantFoldVectorBinop(unsigned Opcode, const Register Op1, const Register Op2, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Tries to constant fold a vector binop with sources Op1 and Op2.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00614">Utils.cpp:614</a></div></div>
<div class="ttc" id="anamespacellvm_html_abf43cd4a49125e406ab1c6b48be9d551"><div class="ttname"><a href="namespacellvm.html#abf43cd4a49125e406ab1c6b48be9d551">llvm::isBuildVectorConstantSplat</a></div><div class="ttdeci">bool isBuildVectorConstantSplat(const Register Reg, const MachineRegisterInfo &amp;MRI, int64_t SplatValue, bool AllowUndef)</div><div class="ttdoc">Return true if the specified register is defined by G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all ...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01073">Utils.cpp:1073</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1175ca529ece1df77d922f75a8726f56"><div class="ttname"><a href="namespacellvm.html#a1175ca529ece1df77d922f75a8726f56">llvm::getConstantFPVRegVal</a></div><div class="ttdeci">const ConstantFP * getConstantFPVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00434">Utils.cpp:434</a></div></div>
<div class="ttc" id="aRegister_8h_html"><div class="ttname"><a href="Register_8h.html">Register.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4036c3c75bcee1206cd199548b87f9ae"><div class="ttname"><a href="namespacellvm.html#a4036c3c75bcee1206cd199548b87f9ae">llvm::isKnownToBeAPowerOfTwo</a></div><div class="ttdeci">bool isKnownToBeAPowerOfTwo(const Value *V, const DataLayout &amp;DL, bool OrZero=false, unsigned Depth=0, AssumptionCache *AC=nullptr, const Instruction *CxtI=nullptr, const DominatorTree *DT=nullptr, bool UseInstrInfo=true)</div><div class="ttdoc">Return true if the given value is known to have exactly one bit set when defined.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTracking_8cpp_source.html#l00300">ValueTracking.cpp:300</a></div></div>
<div class="ttc" id="anamespacellvm_html_a85529a618809e1a60d0426db69ac8235"><div class="ttname"><a href="namespacellvm.html#a85529a618809e1a60d0426db69ac8235">llvm::getAnyConstantVRegValWithLookThrough</a></div><div class="ttdeci">std::optional&lt; ValueAndVReg &gt; getAnyConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true, bool LookThroughAnyExt=false)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_CONSTANT or G_FCONST...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00415">Utils.cpp:415</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegOrConstant_html_a152c34e1735ab8d760da7aadf306f6c2"><div class="ttname"><a href="classllvm_1_1RegOrConstant.html#a152c34e1735ab8d760da7aadf306f6c2">llvm::RegOrConstant::RegOrConstant</a></div><div class="ttdeci">RegOrConstant(Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00358">Utils.h:358</a></div></div>
<div class="ttc" id="astructllvm_1_1DefinitionAndSourceRegister_html_a952628e243c6502aa2bcc5de2788b424"><div class="ttname"><a href="structllvm_1_1DefinitionAndSourceRegister.html#a952628e243c6502aa2bcc5de2788b424">llvm::DefinitionAndSourceRegister::Reg</a></div><div class="ttdeci">Register Reg</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00221">Utils.h:221</a></div></div>
<div class="ttc" id="astructllvm_1_1DefinitionAndSourceRegister_html_ab50c6b6fe3db8e997dd0d5ef16809572"><div class="ttname"><a href="structllvm_1_1DefinitionAndSourceRegister.html#ab50c6b6fe3db8e997dd0d5ef16809572">llvm::DefinitionAndSourceRegister::MI</a></div><div class="ttdeci">MachineInstr * MI</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00220">Utils.h:220</a></div></div>
<div class="ttc" id="aX86LowerAMXIntrinsics_8cpp_html_adb9257105a403ef9d0773b87693f7779"><div class="ttname"><a href="X86LowerAMXIntrinsics_8cpp.html#adb9257105a403ef9d0773b87693f7779">PassName</a></div><div class="ttdeci">static const char PassName[]</div><div class="ttdef"><b>Definition:</b> <a href="X86LowerAMXIntrinsics_8cpp_source.html#l00671">X86LowerAMXIntrinsics.cpp:671</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0905ec01af203441d890c82574431329"><div class="ttname"><a href="namespacellvm.html#a0905ec01af203441d890c82574431329">llvm::isBuildVectorAllZeros</a></div><div class="ttdeci">bool isBuildVectorAllZeros(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, bool AllowUndef=false)</div><div class="ttdoc">Return true if the specified instruction is a G_BUILD_VECTOR or G_BUILD_VECTOR_TRUNC where all of the...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01129">Utils.cpp:1129</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 09:43:54 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
