
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/lbm_564B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2507075 heartbeat IPC: 3.98871 cumulative IPC: 3.98871 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2507076 (Simulation time: 0 hr 0 min 30 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 35988749 heartbeat IPC: 0.298671 cumulative IPC: 0.298671 (Simulation time: 0 hr 3 min 9 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 92955873 heartbeat IPC: 0.17554 cumulative IPC: 0.22112 (Simulation time: 0 hr 8 min 20 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 126971139 heartbeat IPC: 0.293986 cumulative IPC: 0.241033 (Simulation time: 0 hr 11 min 1 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 160713202 heartbeat IPC: 0.296366 cumulative IPC: 0.252835 (Simulation time: 0 hr 13 min 42 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 194179175 heartbeat IPC: 0.298811 cumulative IPC: 0.260862 (Simulation time: 0 hr 16 min 23 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 228865792 heartbeat IPC: 0.288296 cumulative IPC: 0.265066 (Simulation time: 0 hr 19 min 8 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 265003635 heartbeat IPC: 0.276718 cumulative IPC: 0.26667 (Simulation time: 0 hr 22 min 5 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 300746619 heartbeat IPC: 0.279775 cumulative IPC: 0.268241 (Simulation time: 0 hr 25 min 0 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 336855787 heartbeat IPC: 0.276938 cumulative IPC: 0.26918 (Simulation time: 0 hr 27 min 56 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 374179261 heartbeat IPC: 0.267928 cumulative IPC: 0.269054 (Simulation time: 0 hr 31 min 2 sec) 
Finished CPU 0 instructions: 100000004 cycles: 371672186 cumulative IPC: 0.269054 (Simulation time: 0 hr 31 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.269054 instructions: 100000004 cycles: 371672186
cpu0_DTLB TOTAL     ACCESS:   13903298  HIT:   13850524  MISS:      52774
cpu0_DTLB LOAD      ACCESS:    6987796  HIT:    6974597  MISS:      13199
cpu0_DTLB RFO       ACCESS:    6915502  HIT:    6875927  MISS:      39575
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 467.866 cycles
cpu0_ITLB TOTAL     ACCESS:     150215  HIT:     150214  MISS:          1
cpu0_ITLB LOAD      ACCESS:     150215  HIT:     150214  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 677 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 247 cycles
cpu0_STLB TOTAL     ACCESS:      52775  HIT:          5  MISS:      52770
cpu0_STLB LOAD      ACCESS:      13200  HIT:          0  MISS:      13200
cpu0_STLB RFO       ACCESS:      39575  HIT:          5  MISS:      39570
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 458.914 cycles
cpu0_L1D TOTAL     ACCESS:   15377416  HIT:    9811220  MISS:    5566196
cpu0_L1D LOAD      ACCESS:    4366158  HIT:    3522571  MISS:     843587
cpu0_L1D RFO       ACCESS:   10958503  HIT:    6235945  MISS:    4722558
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52755  HIT:      52704  MISS:         51
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 517.823 cycles
cpu0_L2C TOTAL     ACCESS:   10288758  HIT:    6913171  MISS:    3375587
cpu0_L2C LOAD      ACCESS:     843593  HIT:        216  MISS:     843377
cpu0_L2C RFO       ACCESS:    4722557  HIT:    2190524  MISS:    2532033
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4722557  HIT:    4722431  MISS:        126
cpu0_L2C TRANSLATION ACCESS:         51  HIT:          0  MISS:         51
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 834.436 cycles
LLC TOTAL     ACCESS:    5907534  HIT:    1396952  MISS:    4510582
LLC LOAD      ACCESS:     843377  HIT:         91  MISS:     843286
LLC RFO       ACCESS:    2532028  HIT:     353719  MISS:    2178309
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2532078  HIT:    1043136  MISS:    1488942
LLC TRANSLATION ACCESS:         51  HIT:          6  MISS:         45
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 608.752 cycles
Insertion Distribution: 
	LOAD 0 9012 908310 
	RFO 215410 544798 1616923 
	PREF 0 0 0 
	WRITEBACK 0 0 1607385 
	 0 52 8 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      62443  ROW_BUFFER_MISS:    2958696
 DBUS AVG_CONGESTED_CYCLE:    3.99716
 WQ ROW_BUFFER_HIT:      22886  ROW_BUFFER_MISS:    2156520  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.0902% MPKI: 0.11542 Average ROB Occupancy at Mispredict: 182.039
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.11536
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

