
MedicineReminder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003448  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08003554  08003554  00013554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003654  08003654  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003654  08003654  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003654  08003654  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003654  08003654  00013654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003658  08003658  00013658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800365c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000070  080036cc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  080036cc  00020124  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a3bc  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001cf5  00000000  00000000  0002a455  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009a8  00000000  00000000  0002c150  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008d8  00000000  00000000  0002caf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001780d  00000000  00000000  0002d3d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008fb9  00000000  00000000  00044bdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00082fb4  00000000  00000000  0004db96  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d0b4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029a0  00000000  00000000  000d0bc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800353c 	.word	0x0800353c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800353c 	.word	0x0800353c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 800015c:	b5b0      	push	{r4, r5, r7, lr}
 800015e:	b08a      	sub	sp, #40	; 0x28
 8000160:	af00      	add	r7, sp, #0
 8000162:	60f8      	str	r0, [r7, #12]
 8000164:	60b9      	str	r1, [r7, #8]
 8000166:	607a      	str	r2, [r7, #4]
 8000168:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 800016a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800016e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 8000172:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000176:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800017a:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 800017c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800017e:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000180:	683b      	ldr	r3, [r7, #0]
 8000182:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000188:	68bb      	ldr	r3, [r7, #8]
 800018a:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 800018c:	f107 0310 	add.w	r3, r7, #16
 8000190:	4618      	mov	r0, r3
 8000192:	f000 f80e 	bl	80001b2 <Lcd_init>

	return lcd;
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	461d      	mov	r5, r3
 800019a:	f107 0410 	add.w	r4, r7, #16
 800019e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80001a6:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80001aa:	68f8      	ldr	r0, [r7, #12]
 80001ac:	3728      	adds	r7, #40	; 0x28
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bdb0      	pop	{r4, r5, r7, pc}

080001b2 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 80001b2:	b580      	push	{r7, lr}
 80001b4:	b082      	sub	sp, #8
 80001b6:	af00      	add	r7, sp, #0
 80001b8:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	7d9b      	ldrb	r3, [r3, #22]
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d10c      	bne.n	80001dc <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 80001c2:	2133      	movs	r1, #51	; 0x33
 80001c4:	6878      	ldr	r0, [r7, #4]
 80001c6:	f000 f856 	bl	8000276 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 80001ca:	2132      	movs	r1, #50	; 0x32
 80001cc:	6878      	ldr	r0, [r7, #4]
 80001ce:	f000 f852 	bl	8000276 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 80001d2:	2128      	movs	r1, #40	; 0x28
 80001d4:	6878      	ldr	r0, [r7, #4]
 80001d6:	f000 f84e 	bl	8000276 <lcd_write_command>
 80001da:	e003      	b.n	80001e4 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 80001dc:	2138      	movs	r1, #56	; 0x38
 80001de:	6878      	ldr	r0, [r7, #4]
 80001e0:	f000 f849 	bl	8000276 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 80001e4:	2101      	movs	r1, #1
 80001e6:	6878      	ldr	r0, [r7, #4]
 80001e8:	f000 f845 	bl	8000276 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 80001ec:	210c      	movs	r1, #12
 80001ee:	6878      	ldr	r0, [r7, #4]
 80001f0:	f000 f841 	bl	8000276 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 80001f4:	2106      	movs	r1, #6
 80001f6:	6878      	ldr	r0, [r7, #4]
 80001f8:	f000 f83d 	bl	8000276 <lcd_write_command>
}
 80001fc:	bf00      	nop
 80001fe:	3708      	adds	r7, #8
 8000200:	46bd      	mov	sp, r7
 8000202:	bd80      	pop	{r7, pc}

08000204 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8000204:	b590      	push	{r4, r7, lr}
 8000206:	b085      	sub	sp, #20
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 800020e:	2300      	movs	r3, #0
 8000210:	73fb      	strb	r3, [r7, #15]
 8000212:	e00a      	b.n	800022a <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8000214:	7bfb      	ldrb	r3, [r7, #15]
 8000216:	683a      	ldr	r2, [r7, #0]
 8000218:	4413      	add	r3, r2
 800021a:	781b      	ldrb	r3, [r3, #0]
 800021c:	4619      	mov	r1, r3
 800021e:	6878      	ldr	r0, [r7, #4]
 8000220:	f000 f857 	bl	80002d2 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	3301      	adds	r3, #1
 8000228:	73fb      	strb	r3, [r7, #15]
 800022a:	7bfc      	ldrb	r4, [r7, #15]
 800022c:	6838      	ldr	r0, [r7, #0]
 800022e:	f7ff ff8d 	bl	800014c <strlen>
 8000232:	4603      	mov	r3, r0
 8000234:	429c      	cmp	r4, r3
 8000236:	d3ed      	bcc.n	8000214 <Lcd_string+0x10>
	}
}
 8000238:	bf00      	nop
 800023a:	3714      	adds	r7, #20
 800023c:	46bd      	mov	sp, r7
 800023e:	bd90      	pop	{r4, r7, pc}

08000240 <Lcd_clear>:
}

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 8000248:	2101      	movs	r1, #1
 800024a:	6878      	ldr	r0, [r7, #4]
 800024c:	f000 f813 	bl	8000276 <lcd_write_command>
}
 8000250:	bf00      	nop
 8000252:	3708      	adds	r7, #8
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}

08000258 <Lcd_send_command>:
	}

}

void Lcd_send_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
 8000260:	460b      	mov	r3, r1
 8000262:	70fb      	strb	r3, [r7, #3]
	lcd_write_command(lcd, command);
 8000264:	78fb      	ldrb	r3, [r7, #3]
 8000266:	4619      	mov	r1, r3
 8000268:	6878      	ldr	r0, [r7, #4]
 800026a:	f000 f804 	bl	8000276 <lcd_write_command>
}
 800026e:	bf00      	nop
 8000270:	3708      	adds	r7, #8
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}

08000276 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8000276:	b580      	push	{r7, lr}
 8000278:	b082      	sub	sp, #8
 800027a:	af00      	add	r7, sp, #0
 800027c:	6078      	str	r0, [r7, #4]
 800027e:	460b      	mov	r3, r1
 8000280:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	6898      	ldr	r0, [r3, #8]
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	899b      	ldrh	r3, [r3, #12]
 800028a:	2200      	movs	r2, #0
 800028c:	4619      	mov	r1, r3
 800028e:	f001 f83e 	bl	800130e <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	7d9b      	ldrb	r3, [r3, #22]
 8000296:	2b00      	cmp	r3, #0
 8000298:	d111      	bne.n	80002be <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 800029a:	78fb      	ldrb	r3, [r7, #3]
 800029c:	091b      	lsrs	r3, r3, #4
 800029e:	b2db      	uxtb	r3, r3
 80002a0:	2204      	movs	r2, #4
 80002a2:	4619      	mov	r1, r3
 80002a4:	6878      	ldr	r0, [r7, #4]
 80002a6:	f000 f842 	bl	800032e <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 80002aa:	78fb      	ldrb	r3, [r7, #3]
 80002ac:	f003 030f 	and.w	r3, r3, #15
 80002b0:	b2db      	uxtb	r3, r3
 80002b2:	2204      	movs	r2, #4
 80002b4:	4619      	mov	r1, r3
 80002b6:	6878      	ldr	r0, [r7, #4]
 80002b8:	f000 f839 	bl	800032e <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 80002bc:	e005      	b.n	80002ca <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 80002be:	78fb      	ldrb	r3, [r7, #3]
 80002c0:	2208      	movs	r2, #8
 80002c2:	4619      	mov	r1, r3
 80002c4:	6878      	ldr	r0, [r7, #4]
 80002c6:	f000 f832 	bl	800032e <lcd_write>
}
 80002ca:	bf00      	nop
 80002cc:	3708      	adds	r7, #8
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}

080002d2 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 80002d2:	b580      	push	{r7, lr}
 80002d4:	b082      	sub	sp, #8
 80002d6:	af00      	add	r7, sp, #0
 80002d8:	6078      	str	r0, [r7, #4]
 80002da:	460b      	mov	r3, r1
 80002dc:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	6898      	ldr	r0, [r3, #8]
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	899b      	ldrh	r3, [r3, #12]
 80002e6:	2201      	movs	r2, #1
 80002e8:	4619      	mov	r1, r3
 80002ea:	f001 f810 	bl	800130e <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	7d9b      	ldrb	r3, [r3, #22]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d111      	bne.n	800031a <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 80002f6:	78fb      	ldrb	r3, [r7, #3]
 80002f8:	091b      	lsrs	r3, r3, #4
 80002fa:	b2db      	uxtb	r3, r3
 80002fc:	2204      	movs	r2, #4
 80002fe:	4619      	mov	r1, r3
 8000300:	6878      	ldr	r0, [r7, #4]
 8000302:	f000 f814 	bl	800032e <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8000306:	78fb      	ldrb	r3, [r7, #3]
 8000308:	f003 030f 	and.w	r3, r3, #15
 800030c:	b2db      	uxtb	r3, r3
 800030e:	2204      	movs	r2, #4
 8000310:	4619      	mov	r1, r3
 8000312:	6878      	ldr	r0, [r7, #4]
 8000314:	f000 f80b 	bl	800032e <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8000318:	e005      	b.n	8000326 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 800031a:	78fb      	ldrb	r3, [r7, #3]
 800031c:	2208      	movs	r2, #8
 800031e:	4619      	mov	r1, r3
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	f000 f804 	bl	800032e <lcd_write>
}
 8000326:	bf00      	nop
 8000328:	3708      	adds	r7, #8
 800032a:	46bd      	mov	sp, r7
 800032c:	bd80      	pop	{r7, pc}

0800032e <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 800032e:	b580      	push	{r7, lr}
 8000330:	b084      	sub	sp, #16
 8000332:	af00      	add	r7, sp, #0
 8000334:	6078      	str	r0, [r7, #4]
 8000336:	460b      	mov	r3, r1
 8000338:	70fb      	strb	r3, [r7, #3]
 800033a:	4613      	mov	r3, r2
 800033c:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 800033e:	2300      	movs	r3, #0
 8000340:	73fb      	strb	r3, [r7, #15]
 8000342:	e019      	b.n	8000378 <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	681a      	ldr	r2, [r3, #0]
 8000348:	7bfb      	ldrb	r3, [r7, #15]
 800034a:	009b      	lsls	r3, r3, #2
 800034c:	4413      	add	r3, r2
 800034e:	6818      	ldr	r0, [r3, #0]
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	685a      	ldr	r2, [r3, #4]
 8000354:	7bfb      	ldrb	r3, [r7, #15]
 8000356:	005b      	lsls	r3, r3, #1
 8000358:	4413      	add	r3, r2
 800035a:	8819      	ldrh	r1, [r3, #0]
 800035c:	78fa      	ldrb	r2, [r7, #3]
 800035e:	7bfb      	ldrb	r3, [r7, #15]
 8000360:	fa42 f303 	asr.w	r3, r2, r3
 8000364:	b2db      	uxtb	r3, r3
 8000366:	f003 0301 	and.w	r3, r3, #1
 800036a:	b2db      	uxtb	r3, r3
 800036c:	461a      	mov	r2, r3
 800036e:	f000 ffce 	bl	800130e <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8000372:	7bfb      	ldrb	r3, [r7, #15]
 8000374:	3301      	adds	r3, #1
 8000376:	73fb      	strb	r3, [r7, #15]
 8000378:	7bfa      	ldrb	r2, [r7, #15]
 800037a:	78bb      	ldrb	r3, [r7, #2]
 800037c:	429a      	cmp	r2, r3
 800037e:	d3e1      	bcc.n	8000344 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	6918      	ldr	r0, [r3, #16]
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	8a9b      	ldrh	r3, [r3, #20]
 8000388:	2201      	movs	r2, #1
 800038a:	4619      	mov	r1, r3
 800038c:	f000 ffbf 	bl	800130e <HAL_GPIO_WritePin>
	DELAY(1);
 8000390:	2001      	movs	r0, #1
 8000392:	f000 fd4d 	bl	8000e30 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	6918      	ldr	r0, [r3, #16]
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	8a9b      	ldrh	r3, [r3, #20]
 800039e:	2200      	movs	r2, #0
 80003a0:	4619      	mov	r1, r3
 80003a2:	f000 ffb4 	bl	800130e <HAL_GPIO_WritePin>
}
 80003a6:	bf00      	nop
 80003a8:	3710      	adds	r7, #16
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
	...

080003b0 <set_time>:

AlarmTime currentTime;

//inicijalizacija datuma i vremena
void set_time (void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
	  RTC_TimeTypeDef sTime;
	  RTC_DateTypeDef sDate;
    /**Initialize RTC and set the Time and Date
    */
  sTime.Hours = 0x09;
 80003b6:	2309      	movs	r3, #9
 80003b8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x00;
 80003ba:	2300      	movs	r3, #0
 80003bc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x00;
 80003be:	2300      	movs	r3, #0
 80003c0:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80003c2:	1d3b      	adds	r3, r7, #4
 80003c4:	2201      	movs	r2, #1
 80003c6:	4619      	mov	r1, r3
 80003c8:	4812      	ldr	r0, [pc, #72]	; (8000414 <set_time+0x64>)
 80003ca:	f001 ff21 	bl	8002210 <HAL_RTC_SetTime>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d001      	beq.n	80003d8 <set_time+0x28>
  {
	  Error_Handler();
 80003d4:	f000 fb9a 	bl	8000b0c <Error_Handler>
  }

  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 80003d8:	2300      	movs	r3, #0
 80003da:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 80003dc:	2302      	movs	r3, #2
 80003de:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x15;
 80003e0:	2315      	movs	r3, #21
 80003e2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 80003e4:	2322      	movs	r3, #34	; 0x22
 80003e6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80003e8:	463b      	mov	r3, r7
 80003ea:	2201      	movs	r2, #1
 80003ec:	4619      	mov	r1, r3
 80003ee:	4809      	ldr	r0, [pc, #36]	; (8000414 <set_time+0x64>)
 80003f0:	f002 f87e 	bl	80024f0 <HAL_RTC_SetDate>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <set_time+0x4e>
  {
	  Error_Handler();
 80003fa:	f000 fb87 	bl	8000b0c <Error_Handler>
  }

  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);  // backup register
 80003fe:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8000402:	2101      	movs	r1, #1
 8000404:	4803      	ldr	r0, [pc, #12]	; (8000414 <set_time+0x64>)
 8000406:	f002 fc1f 	bl	8002c48 <HAL_RTCEx_BKUPWrite>
}
 800040a:	bf00      	nop
 800040c:	3708      	adds	r7, #8
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	200000ec 	.word	0x200000ec

08000418 <get_time>:

//funkcija za kreiranje stringova za vreme i datum, koji se prikazuju na lcd-u
void get_time(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b084      	sub	sp, #16
 800041c:	af02      	add	r7, sp, #8
  RTC_DateTypeDef gDate;
  RTC_TimeTypeDef gTime;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800041e:	463b      	mov	r3, r7
 8000420:	2200      	movs	r2, #0
 8000422:	4619      	mov	r1, r3
 8000424:	4815      	ldr	r0, [pc, #84]	; (800047c <get_time+0x64>)
 8000426:	f001 ff8b 	bl	8002340 <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800042a:	1d3b      	adds	r3, r7, #4
 800042c:	2200      	movs	r2, #0
 800042e:	4619      	mov	r1, r3
 8000430:	4812      	ldr	r0, [pc, #72]	; (800047c <get_time+0x64>)
 8000432:	f002 f913 	bl	800265c <HAL_RTC_GetDate>


  currentTime.Hour = gTime.Hours;
 8000436:	783a      	ldrb	r2, [r7, #0]
 8000438:	4b11      	ldr	r3, [pc, #68]	; (8000480 <get_time+0x68>)
 800043a:	701a      	strb	r2, [r3, #0]
  currentTime.Min = gTime.Minutes;
 800043c:	787a      	ldrb	r2, [r7, #1]
 800043e:	4b10      	ldr	r3, [pc, #64]	; (8000480 <get_time+0x68>)
 8000440:	705a      	strb	r2, [r3, #1]
  /* Display time Format: hh:mm:ss */
  sprintf((char*)time,"%02d:%02d:%02d",gTime.Hours, gTime.Minutes, gTime.Seconds);
 8000442:	783b      	ldrb	r3, [r7, #0]
 8000444:	461a      	mov	r2, r3
 8000446:	787b      	ldrb	r3, [r7, #1]
 8000448:	4619      	mov	r1, r3
 800044a:	78bb      	ldrb	r3, [r7, #2]
 800044c:	9300      	str	r3, [sp, #0]
 800044e:	460b      	mov	r3, r1
 8000450:	490c      	ldr	r1, [pc, #48]	; (8000484 <get_time+0x6c>)
 8000452:	480d      	ldr	r0, [pc, #52]	; (8000488 <get_time+0x70>)
 8000454:	f002 fc60 	bl	8002d18 <siprintf>

  /* Display date Format: mm-dd-yy */
  sprintf((char*)date,"%02d-%02d-%2d",gDate.Date, gDate.Month, 2000 + gDate.Year);
 8000458:	79bb      	ldrb	r3, [r7, #6]
 800045a:	461a      	mov	r2, r3
 800045c:	797b      	ldrb	r3, [r7, #5]
 800045e:	4619      	mov	r1, r3
 8000460:	79fb      	ldrb	r3, [r7, #7]
 8000462:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000466:	9300      	str	r3, [sp, #0]
 8000468:	460b      	mov	r3, r1
 800046a:	4908      	ldr	r1, [pc, #32]	; (800048c <get_time+0x74>)
 800046c:	4808      	ldr	r0, [pc, #32]	; (8000490 <get_time+0x78>)
 800046e:	f002 fc53 	bl	8002d18 <siprintf>
}
 8000472:	bf00      	nop
 8000474:	3708      	adds	r7, #8
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	200000ec 	.word	0x200000ec
 8000480:	20000118 	.word	0x20000118
 8000484:	08003554 	.word	0x08003554
 8000488:	20000100 	.word	0x20000100
 800048c:	08003564 	.word	0x08003564
 8000490:	2000010c 	.word	0x2000010c

08000494 <display_time>:

//funkcija za prikaz vremena na lcd-u
void display_time (Lcd_HandleTypeDef *lcd)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
	Lcd_send_command (lcd, 0x80);
 800049c:	2180      	movs	r1, #128	; 0x80
 800049e:	6878      	ldr	r0, [r7, #4]
 80004a0:	f7ff feda 	bl	8000258 <Lcd_send_command>
	Lcd_string (lcd, "TIME: ");
 80004a4:	490b      	ldr	r1, [pc, #44]	; (80004d4 <display_time+0x40>)
 80004a6:	6878      	ldr	r0, [r7, #4]
 80004a8:	f7ff feac 	bl	8000204 <Lcd_string>
	Lcd_string (lcd, time);
 80004ac:	490a      	ldr	r1, [pc, #40]	; (80004d8 <display_time+0x44>)
 80004ae:	6878      	ldr	r0, [r7, #4]
 80004b0:	f7ff fea8 	bl	8000204 <Lcd_string>
	Lcd_send_command (lcd, 0xc0);
 80004b4:	21c0      	movs	r1, #192	; 0xc0
 80004b6:	6878      	ldr	r0, [r7, #4]
 80004b8:	f7ff fece 	bl	8000258 <Lcd_send_command>
	Lcd_string (lcd, "DATE: ");
 80004bc:	4907      	ldr	r1, [pc, #28]	; (80004dc <display_time+0x48>)
 80004be:	6878      	ldr	r0, [r7, #4]
 80004c0:	f7ff fea0 	bl	8000204 <Lcd_string>
	Lcd_string (lcd, date);
 80004c4:	4906      	ldr	r1, [pc, #24]	; (80004e0 <display_time+0x4c>)
 80004c6:	6878      	ldr	r0, [r7, #4]
 80004c8:	f7ff fe9c 	bl	8000204 <Lcd_string>
}
 80004cc:	bf00      	nop
 80004ce:	3708      	adds	r7, #8
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	08003574 	.word	0x08003574
 80004d8:	20000100 	.word	0x20000100
 80004dc:	0800357c 	.word	0x0800357c
 80004e0:	2000010c 	.word	0x2000010c

080004e4 <beep>:

//funkcija za treperenje led diode prilikom aktivacije alarma
void beep(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, ALARM_LED, GPIO_PIN_RESET);
 80004e8:	2200      	movs	r2, #0
 80004ea:	2110      	movs	r1, #16
 80004ec:	480f      	ldr	r0, [pc, #60]	; (800052c <beep+0x48>)
 80004ee:	f000 ff0e 	bl	800130e <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80004f2:	20c8      	movs	r0, #200	; 0xc8
 80004f4:	f000 fc9c 	bl	8000e30 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, ALARM_LED, GPIO_PIN_SET);
 80004f8:	2201      	movs	r2, #1
 80004fa:	2110      	movs	r1, #16
 80004fc:	480b      	ldr	r0, [pc, #44]	; (800052c <beep+0x48>)
 80004fe:	f000 ff06 	bl	800130e <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000502:	2064      	movs	r0, #100	; 0x64
 8000504:	f000 fc94 	bl	8000e30 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, ALARM_LED, GPIO_PIN_RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	2110      	movs	r1, #16
 800050c:	4807      	ldr	r0, [pc, #28]	; (800052c <beep+0x48>)
 800050e:	f000 fefe 	bl	800130e <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000512:	20c8      	movs	r0, #200	; 0xc8
 8000514:	f000 fc8c 	bl	8000e30 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, ALARM_LED, GPIO_PIN_SET);
 8000518:	2201      	movs	r2, #1
 800051a:	2110      	movs	r1, #16
 800051c:	4803      	ldr	r0, [pc, #12]	; (800052c <beep+0x48>)
 800051e:	f000 fef6 	bl	800130e <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000522:	2064      	movs	r0, #100	; 0x64
 8000524:	f000 fc84 	bl	8000e30 <HAL_Delay>
}
 8000528:	bf00      	nop
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40010800 	.word	0x40010800

08000530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b0ad      	sub	sp, #180	; 0xb4
 8000534:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	AlarmTime medicineReminders[MAX_REMINDERS];
	int medicineRemindersCount = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	char reminderName[30];
	char reminderTime[30];
	AlarmTime tempTime;

	int hourIndicator = 1;
 800053c:	2301      	movs	r3, #1
 800053e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	int minIndicator = -1;
 8000542:	f04f 33ff 	mov.w	r3, #4294967295
 8000546:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800054a:	f000 fc0f 	bl	8000d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054e:	f000 f9a7 	bl	80008a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000552:	f000 fa71 	bl	8000a38 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000556:	f000 f9f7 	bl	8000948 <MX_I2C1_Init>
  MX_RTC_Init();
 800055a:	f000 fa23 	bl	80009a4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  Lcd_PortType ports[] = {
 800055e:	4bc6      	ldr	r3, [pc, #792]	; (8000878 <main+0x348>)
 8000560:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8000564:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000566:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  	  GPIOB, GPIOB, GPIOB, GPIOB
  };

  Lcd_PinType pins[] = {
 800056a:	4ac4      	ldr	r2, [pc, #784]	; (800087c <main+0x34c>)
 800056c:	f107 031c 	add.w	r3, r7, #28
 8000570:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000574:	e883 0003 	stmia.w	r3, {r0, r1}
  	  GPIO_PIN_4, GPIO_PIN_5, GPIO_PIN_6, GPIO_PIN_7
  };

  Lcd_HandleTypeDef lcd = Lcd_create(ports, pins, GPIOB, GPIO_PIN_1, GPIOB, GPIO_PIN_3, LCD_4_BIT_MODE);
 8000578:	1d38      	adds	r0, r7, #4
 800057a:	f107 021c 	add.w	r2, r7, #28
 800057e:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000582:	2300      	movs	r3, #0
 8000584:	9303      	str	r3, [sp, #12]
 8000586:	2308      	movs	r3, #8
 8000588:	9302      	str	r3, [sp, #8]
 800058a:	4bbd      	ldr	r3, [pc, #756]	; (8000880 <main+0x350>)
 800058c:	9301      	str	r3, [sp, #4]
 800058e:	2302      	movs	r3, #2
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	4bbb      	ldr	r3, [pc, #748]	; (8000880 <main+0x350>)
 8000594:	f7ff fde2 	bl	800015c <Lcd_create>

  if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2)
 8000598:	2101      	movs	r1, #1
 800059a:	48ba      	ldr	r0, [pc, #744]	; (8000884 <main+0x354>)
 800059c:	f002 fb6e 	bl	8002c7c <HAL_RTCEx_BKUPRead>
 80005a0:	4602      	mov	r2, r0
 80005a2:	f243 23f2 	movw	r3, #13042	; 0x32f2
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d001      	beq.n	80005ae <main+0x7e>
  {
	//inicijalizacija vremena i datuma
	set_time();
 80005aa:	f7ff ff01 	bl	80003b0 <set_time>
  }

  HAL_GPIO_WritePin(GPIOA, ALARM_LED, GPIO_PIN_SET);
 80005ae:	2201      	movs	r2, #1
 80005b0:	2110      	movs	r1, #16
 80005b2:	48b5      	ldr	r0, [pc, #724]	; (8000888 <main+0x358>)
 80005b4:	f000 feab 	bl	800130e <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* USER CODE BEGIN 3 */
	  //ucitaj trenutno vreme i datum
	  get_time();
 80005b8:	f7ff ff2e 	bl	8000418 <get_time>
	  //prikazi trenutno vreme i datum
	  display_time(&lcd);
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ff68 	bl	8000494 <display_time>

	  //provera da li postoji neki alarm u ovo vreme
	  for(i=0; i<medicineRemindersCount; i++){
 80005c4:	2300      	movs	r3, #0
 80005c6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80005ca:	e05d      	b.n	8000688 <main+0x158>
		  if(medicineReminders[i].Hour == currentTime.Hour
 80005cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80005d0:	005b      	lsls	r3, r3, #1
 80005d2:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80005d6:	4413      	add	r3, r2
 80005d8:	f813 2c28 	ldrb.w	r2, [r3, #-40]
 80005dc:	4bab      	ldr	r3, [pc, #684]	; (800088c <main+0x35c>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d14c      	bne.n	800067e <main+0x14e>
			&& medicineReminders[i].Min == currentTime.Min){
 80005e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80005e8:	005b      	lsls	r3, r3, #1
 80005ea:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80005ee:	4413      	add	r3, r2
 80005f0:	f813 2c27 	ldrb.w	r2, [r3, #-39]
 80005f4:	4ba5      	ldr	r3, [pc, #660]	; (800088c <main+0x35c>)
 80005f6:	785b      	ldrb	r3, [r3, #1]
 80005f8:	429a      	cmp	r2, r3
 80005fa:	d140      	bne.n	800067e <main+0x14e>
			  Lcd_clear(&lcd);
 80005fc:	1d3b      	adds	r3, r7, #4
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff fe1e 	bl	8000240 <Lcd_clear>

			  Lcd_send_command(&lcd, 0x80);
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	2180      	movs	r1, #128	; 0x80
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff fe25 	bl	8000258 <Lcd_send_command>
			  sprintf((char*)reminderName,"TAKE MEDICINE %02d", i + 1);
 800060e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000612:	1c5a      	adds	r2, r3, #1
 8000614:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000618:	499d      	ldr	r1, [pc, #628]	; (8000890 <main+0x360>)
 800061a:	4618      	mov	r0, r3
 800061c:	f002 fb7c 	bl	8002d18 <siprintf>
			  Lcd_string(&lcd, reminderName);
 8000620:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	4611      	mov	r1, r2
 8000628:	4618      	mov	r0, r3
 800062a:	f7ff fdeb 	bl	8000204 <Lcd_string>

			  Lcd_send_command(&lcd, 0xc0);
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	21c0      	movs	r1, #192	; 0xc0
 8000632:	4618      	mov	r0, r3
 8000634:	f7ff fe10 	bl	8000258 <Lcd_send_command>
			  sprintf((char*)reminderTime,"ALARM: %02d:%02d", medicineReminders[i].Hour,
 8000638:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800063c:	005b      	lsls	r3, r3, #1
 800063e:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000642:	4413      	add	r3, r2
 8000644:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000648:	461a      	mov	r2, r3
					  medicineReminders[i].Min);
 800064a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800064e:	005b      	lsls	r3, r3, #1
 8000650:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8000654:	440b      	add	r3, r1
 8000656:	f813 3c27 	ldrb.w	r3, [r3, #-39]
			  sprintf((char*)reminderTime,"ALARM: %02d:%02d", medicineReminders[i].Hour,
 800065a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800065e:	498d      	ldr	r1, [pc, #564]	; (8000894 <main+0x364>)
 8000660:	f002 fb5a 	bl	8002d18 <siprintf>
			  Lcd_string(&lcd, reminderTime);
 8000664:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	4611      	mov	r1, r2
 800066c:	4618      	mov	r0, r3
 800066e:	f7ff fdc9 	bl	8000204 <Lcd_string>

			  beep();
 8000672:	f7ff ff37 	bl	80004e4 <beep>
			  beep();
 8000676:	f7ff ff35 	bl	80004e4 <beep>
			  beep();
 800067a:	f7ff ff33 	bl	80004e4 <beep>
	  for(i=0; i<medicineRemindersCount; i++){
 800067e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000682:	3301      	adds	r3, #1
 8000684:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000688:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800068c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000690:	429a      	cmp	r2, r3
 8000692:	db9b      	blt.n	80005cc <main+0x9c>
		  }
	  }
	  HAL_Delay(100);
 8000694:	2064      	movs	r0, #100	; 0x64
 8000696:	f000 fbcb 	bl	8000e30 <HAL_Delay>

	  //provera da li je pritisnuto dugme za podesavanje alarma
	  if(HAL_GPIO_ReadPin(GPIOA, SET_MAD) == 0){
 800069a:	2102      	movs	r1, #2
 800069c:	487a      	ldr	r0, [pc, #488]	; (8000888 <main+0x358>)
 800069e:	f000 fe1f 	bl	80012e0 <HAL_GPIO_ReadPin>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d187      	bne.n	80005b8 <main+0x88>
		  while(HAL_GPIO_ReadPin(GPIOA, SET_MAD) == 0);
 80006a8:	bf00      	nop
 80006aa:	2102      	movs	r1, #2
 80006ac:	4876      	ldr	r0, [pc, #472]	; (8000888 <main+0x358>)
 80006ae:	f000 fe17 	bl	80012e0 <HAL_GPIO_ReadPin>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d0f8      	beq.n	80006aa <main+0x17a>

		  tempTime.Hour = 0x00;
 80006b8:	2300      	movs	r3, #0
 80006ba:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		  tempTime.Min = 0x00;
 80006be:	2300      	movs	r3, #0
 80006c0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		  i = 0;
 80006c4:	2300      	movs	r3, #0
 80006c6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

		  Lcd_clear(&lcd);
 80006ca:	1d3b      	adds	r3, r7, #4
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff fdb7 	bl	8000240 <Lcd_clear>
		  int ind = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		  //dok god ne pritisnemo opet dugme da potvrdimo unete alarme ili dok nije dostignut max broj alarma
		  //podesavamo alarme
		  while(HAL_GPIO_ReadPin(GPIOA, SET_MAD) != 0 && i < MAX_REMINDERS) {
 80006d8:	e097      	b.n	800080a <main+0x2da>
			  ind = 1;
 80006da:	2301      	movs	r3, #1
 80006dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			  Lcd_send_command(&lcd, 0x80);
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	2180      	movs	r1, #128	; 0x80
 80006e4:	4618      	mov	r0, r3
 80006e6:	f7ff fdb7 	bl	8000258 <Lcd_send_command>
			  sprintf((char*)reminderName,"REMINDER %02d", i + 1);
 80006ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80006ee:	1c5a      	adds	r2, r3, #1
 80006f0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80006f4:	4968      	ldr	r1, [pc, #416]	; (8000898 <main+0x368>)
 80006f6:	4618      	mov	r0, r3
 80006f8:	f002 fb0e 	bl	8002d18 <siprintf>
			  Lcd_string(&lcd, reminderName);
 80006fc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	4611      	mov	r1, r2
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff fd7d 	bl	8000204 <Lcd_string>

			  Lcd_send_command(&lcd, 0xc0);
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	21c0      	movs	r1, #192	; 0xc0
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff fda2 	bl	8000258 <Lcd_send_command>
			  sprintf((char*)reminderTime,"%02d:%02d", tempTime.Hour, tempTime.Min);
 8000714:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000718:	461a      	mov	r2, r3
 800071a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800071e:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000722:	495e      	ldr	r1, [pc, #376]	; (800089c <main+0x36c>)
 8000724:	f002 faf8 	bl	8002d18 <siprintf>
			  Lcd_string(&lcd, reminderTime);
 8000728:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800072c:	1d3b      	adds	r3, r7, #4
 800072e:	4611      	mov	r1, r2
 8000730:	4618      	mov	r0, r3
 8000732:	f7ff fd67 	bl	8000204 <Lcd_string>

			  //uvecanje sata ili minuta za +1
			  if(HAL_GPIO_ReadPin(GPIOA, INC) == 0){
 8000736:	2104      	movs	r1, #4
 8000738:	4853      	ldr	r0, [pc, #332]	; (8000888 <main+0x358>)
 800073a:	f000 fdd1 	bl	80012e0 <HAL_GPIO_ReadPin>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d126      	bne.n	8000792 <main+0x262>
				  while(HAL_GPIO_ReadPin(GPIOA, INC) == 0);
 8000744:	bf00      	nop
 8000746:	2104      	movs	r1, #4
 8000748:	484f      	ldr	r0, [pc, #316]	; (8000888 <main+0x358>)
 800074a:	f000 fdc9 	bl	80012e0 <HAL_GPIO_ReadPin>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d0f8      	beq.n	8000746 <main+0x216>
				  if(hourIndicator == 1){
 8000754:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000758:	2b01      	cmp	r3, #1
 800075a:	d10d      	bne.n	8000778 <main+0x248>
					  tempTime.Hour++;
 800075c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000760:	3301      	adds	r3, #1
 8000762:	b2db      	uxtb	r3, r3
 8000764:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
					  if(tempTime.Hour == 0x18){
 8000768:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800076c:	2b18      	cmp	r3, #24
 800076e:	d110      	bne.n	8000792 <main+0x262>
						  tempTime.Hour = 0x00;
 8000770:	2300      	movs	r3, #0
 8000772:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8000776:	e00c      	b.n	8000792 <main+0x262>
					  }
				  }
				  else {
					  tempTime.Min++;
 8000778:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800077c:	3301      	adds	r3, #1
 800077e:	b2db      	uxtb	r3, r3
 8000780:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
					  if(tempTime.Min == 0x3C){
 8000784:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000788:	2b3c      	cmp	r3, #60	; 0x3c
 800078a:	d102      	bne.n	8000792 <main+0x262>
						  tempTime.Min = 0x00;
 800078c:	2300      	movs	r3, #0
 800078e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
					  }
				  }
			  }

			  //prelazak na minute ili na sledeci alarm
			  if(HAL_GPIO_ReadPin(GPIOA, NEXT) == 0){
 8000792:	2108      	movs	r1, #8
 8000794:	483c      	ldr	r0, [pc, #240]	; (8000888 <main+0x358>)
 8000796:	f000 fda3 	bl	80012e0 <HAL_GPIO_ReadPin>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d134      	bne.n	800080a <main+0x2da>
				  while(HAL_GPIO_ReadPin(GPIOA, NEXT) == 0);
 80007a0:	bf00      	nop
 80007a2:	2108      	movs	r1, #8
 80007a4:	4838      	ldr	r0, [pc, #224]	; (8000888 <main+0x358>)
 80007a6:	f000 fd9b 	bl	80012e0 <HAL_GPIO_ReadPin>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d0f8      	beq.n	80007a2 <main+0x272>
				  hourIndicator = -1 * hourIndicator;
 80007b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80007b4:	425b      	negs	r3, r3
 80007b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				  minIndicator = -1 * minIndicator;
 80007ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80007be:	425b      	negs	r3, r3
 80007c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

				  if(hourIndicator == 1){
 80007c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d11e      	bne.n	800080a <main+0x2da>
					 medicineReminders[i].Hour = tempTime.Hour;
 80007cc:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 80007d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80007da:	440b      	add	r3, r1
 80007dc:	f803 2c28 	strb.w	r2, [r3, #-40]
					 medicineReminders[i].Min = tempTime.Min;
 80007e0:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80007e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80007ee:	440b      	add	r3, r1
 80007f0:	f803 2c27 	strb.w	r2, [r3, #-39]

					 tempTime.Hour = 0x00;
 80007f4:	2300      	movs	r3, #0
 80007f6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
					 tempTime.Min = 0x00;
 80007fa:	2300      	movs	r3, #0
 80007fc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

					 ++i;
 8000800:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000804:	3301      	adds	r3, #1
 8000806:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		  while(HAL_GPIO_ReadPin(GPIOA, SET_MAD) != 0 && i < MAX_REMINDERS) {
 800080a:	2102      	movs	r1, #2
 800080c:	481e      	ldr	r0, [pc, #120]	; (8000888 <main+0x358>)
 800080e:	f000 fd67 	bl	80012e0 <HAL_GPIO_ReadPin>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d004      	beq.n	8000822 <main+0x2f2>
 8000818:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800081c:	2b09      	cmp	r3, #9
 800081e:	f77f af5c 	ble.w	80006da <main+0x1aa>
				  }
			  }
		  }

		  if(ind && i < MAX_REMINDERS){
 8000822:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000826:	2b00      	cmp	r3, #0
 8000828:	d01c      	beq.n	8000864 <main+0x334>
 800082a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800082e:	2b09      	cmp	r3, #9
 8000830:	dc18      	bgt.n	8000864 <main+0x334>
			  medicineReminders[i].Hour = tempTime.Hour;
 8000832:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8000836:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8000840:	440b      	add	r3, r1
 8000842:	f803 2c28 	strb.w	r2, [r3, #-40]
			  medicineReminders[i].Min = tempTime.Min;
 8000846:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800084a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800084e:	005b      	lsls	r3, r3, #1
 8000850:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8000854:	440b      	add	r3, r1
 8000856:	f803 2c27 	strb.w	r2, [r3, #-39]
			  ++i;
 800085a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800085e:	3301      	adds	r3, #1
 8000860:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		  }

		  //kada zavrsimo sa unosom, broj unetih cuvamo
		  medicineRemindersCount = i;
 8000864:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000868:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		  Lcd_clear(&lcd);
 800086c:	1d3b      	adds	r3, r7, #4
 800086e:	4618      	mov	r0, r3
 8000870:	f7ff fce6 	bl	8000240 <Lcd_clear>
	  get_time();
 8000874:	e6a0      	b.n	80005b8 <main+0x88>
 8000876:	bf00      	nop
 8000878:	080035c8 	.word	0x080035c8
 800087c:	080035d8 	.word	0x080035d8
 8000880:	40010c00 	.word	0x40010c00
 8000884:	200000ec 	.word	0x200000ec
 8000888:	40010800 	.word	0x40010800
 800088c:	20000118 	.word	0x20000118
 8000890:	08003584 	.word	0x08003584
 8000894:	08003598 	.word	0x08003598
 8000898:	080035ac 	.word	0x080035ac
 800089c:	080035bc 	.word	0x080035bc

080008a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b094      	sub	sp, #80	; 0x50
 80008a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008aa:	2228      	movs	r2, #40	; 0x28
 80008ac:	2100      	movs	r1, #0
 80008ae:	4618      	mov	r0, r3
 80008b0:	f002 fa2a 	bl	8002d08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	605a      	str	r2, [r3, #4]
 80008be:	609a      	str	r2, [r3, #8]
 80008c0:	60da      	str	r2, [r3, #12]
 80008c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008c4:	1d3b      	adds	r3, r7, #4
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	605a      	str	r2, [r3, #4]
 80008cc:	609a      	str	r2, [r3, #8]
 80008ce:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80008d0:	230a      	movs	r3, #10
 80008d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d4:	2301      	movs	r3, #1
 80008d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008d8:	2310      	movs	r3, #16
 80008da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80008dc:	2301      	movs	r3, #1
 80008de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008e0:	2300      	movs	r3, #0
 80008e2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008e8:	4618      	mov	r0, r3
 80008ea:	f000 fe6d 	bl	80015c8 <HAL_RCC_OscConfig>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80008f4:	f000 f90a 	bl	8000b0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f8:	230f      	movs	r3, #15
 80008fa:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008fc:	2300      	movs	r3, #0
 80008fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000900:	2300      	movs	r3, #0
 8000902:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000904:	2300      	movs	r3, #0
 8000906:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000908:	2300      	movs	r3, #0
 800090a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	2100      	movs	r1, #0
 8000912:	4618      	mov	r0, r3
 8000914:	f001 f8d8 	bl	8001ac8 <HAL_RCC_ClockConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800091e:	f000 f8f5 	bl	8000b0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000922:	2301      	movs	r3, #1
 8000924:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000926:	f44f 7300 	mov.w	r3, #512	; 0x200
 800092a:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	4618      	mov	r0, r3
 8000930:	f001 fa66 	bl	8001e00 <HAL_RCCEx_PeriphCLKConfig>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800093a:	f000 f8e7 	bl	8000b0c <Error_Handler>
  }
}
 800093e:	bf00      	nop
 8000940:	3750      	adds	r7, #80	; 0x50
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
	...

08000948 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800094c:	4b12      	ldr	r3, [pc, #72]	; (8000998 <MX_I2C1_Init+0x50>)
 800094e:	4a13      	ldr	r2, [pc, #76]	; (800099c <MX_I2C1_Init+0x54>)
 8000950:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <MX_I2C1_Init+0x50>)
 8000954:	4a12      	ldr	r2, [pc, #72]	; (80009a0 <MX_I2C1_Init+0x58>)
 8000956:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000958:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <MX_I2C1_Init+0x50>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800095e:	4b0e      	ldr	r3, [pc, #56]	; (8000998 <MX_I2C1_Init+0x50>)
 8000960:	2200      	movs	r2, #0
 8000962:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000964:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <MX_I2C1_Init+0x50>)
 8000966:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800096a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800096c:	4b0a      	ldr	r3, [pc, #40]	; (8000998 <MX_I2C1_Init+0x50>)
 800096e:	2200      	movs	r2, #0
 8000970:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000972:	4b09      	ldr	r3, [pc, #36]	; (8000998 <MX_I2C1_Init+0x50>)
 8000974:	2200      	movs	r2, #0
 8000976:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000978:	4b07      	ldr	r3, [pc, #28]	; (8000998 <MX_I2C1_Init+0x50>)
 800097a:	2200      	movs	r2, #0
 800097c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800097e:	4b06      	ldr	r3, [pc, #24]	; (8000998 <MX_I2C1_Init+0x50>)
 8000980:	2200      	movs	r2, #0
 8000982:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000984:	4804      	ldr	r0, [pc, #16]	; (8000998 <MX_I2C1_Init+0x50>)
 8000986:	f000 fcdb 	bl	8001340 <HAL_I2C_Init>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000990:	f000 f8bc 	bl	8000b0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000994:	bf00      	nop
 8000996:	bd80      	pop	{r7, pc}
 8000998:	20000098 	.word	0x20000098
 800099c:	40005400 	.word	0x40005400
 80009a0:	000186a0 	.word	0x000186a0

080009a4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80009aa:	1d3b      	adds	r3, r7, #4
 80009ac:	2100      	movs	r1, #0
 80009ae:	460a      	mov	r2, r1
 80009b0:	801a      	strh	r2, [r3, #0]
 80009b2:	460a      	mov	r2, r1
 80009b4:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80009b6:	2300      	movs	r3, #0
 80009b8:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80009ba:	4b1d      	ldr	r3, [pc, #116]	; (8000a30 <MX_RTC_Init+0x8c>)
 80009bc:	4a1d      	ldr	r2, [pc, #116]	; (8000a34 <MX_RTC_Init+0x90>)
 80009be:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80009c0:	4b1b      	ldr	r3, [pc, #108]	; (8000a30 <MX_RTC_Init+0x8c>)
 80009c2:	f04f 32ff 	mov.w	r2, #4294967295
 80009c6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80009c8:	4b19      	ldr	r3, [pc, #100]	; (8000a30 <MX_RTC_Init+0x8c>)
 80009ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009ce:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80009d0:	4817      	ldr	r0, [pc, #92]	; (8000a30 <MX_RTC_Init+0x8c>)
 80009d2:	f001 fb87 	bl	80020e4 <HAL_RTC_Init>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80009dc:	f000 f896 	bl	8000b0c <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80009e8:	2300      	movs	r3, #0
 80009ea:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80009ec:	1d3b      	adds	r3, r7, #4
 80009ee:	2201      	movs	r2, #1
 80009f0:	4619      	mov	r1, r3
 80009f2:	480f      	ldr	r0, [pc, #60]	; (8000a30 <MX_RTC_Init+0x8c>)
 80009f4:	f001 fc0c 	bl	8002210 <HAL_RTC_SetTime>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80009fe:	f000 f885 	bl	8000b0c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000a02:	2301      	movs	r3, #1
 8000a04:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8000a06:	2301      	movs	r3, #1
 8000a08:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000a12:	463b      	mov	r3, r7
 8000a14:	2201      	movs	r2, #1
 8000a16:	4619      	mov	r1, r3
 8000a18:	4805      	ldr	r0, [pc, #20]	; (8000a30 <MX_RTC_Init+0x8c>)
 8000a1a:	f001 fd69 	bl	80024f0 <HAL_RTC_SetDate>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8000a24:	f000 f872 	bl	8000b0c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a28:	bf00      	nop
 8000a2a:	3708      	adds	r7, #8
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	200000ec 	.word	0x200000ec
 8000a34:	40002800 	.word	0x40002800

08000a38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b088      	sub	sp, #32
 8000a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3e:	f107 0310 	add.w	r3, r7, #16
 8000a42:	2200      	movs	r2, #0
 8000a44:	601a      	str	r2, [r3, #0]
 8000a46:	605a      	str	r2, [r3, #4]
 8000a48:	609a      	str	r2, [r3, #8]
 8000a4a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a4c:	4b2c      	ldr	r3, [pc, #176]	; (8000b00 <MX_GPIO_Init+0xc8>)
 8000a4e:	699b      	ldr	r3, [r3, #24]
 8000a50:	4a2b      	ldr	r2, [pc, #172]	; (8000b00 <MX_GPIO_Init+0xc8>)
 8000a52:	f043 0320 	orr.w	r3, r3, #32
 8000a56:	6193      	str	r3, [r2, #24]
 8000a58:	4b29      	ldr	r3, [pc, #164]	; (8000b00 <MX_GPIO_Init+0xc8>)
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	f003 0320 	and.w	r3, r3, #32
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a64:	4b26      	ldr	r3, [pc, #152]	; (8000b00 <MX_GPIO_Init+0xc8>)
 8000a66:	699b      	ldr	r3, [r3, #24]
 8000a68:	4a25      	ldr	r2, [pc, #148]	; (8000b00 <MX_GPIO_Init+0xc8>)
 8000a6a:	f043 0304 	orr.w	r3, r3, #4
 8000a6e:	6193      	str	r3, [r2, #24]
 8000a70:	4b23      	ldr	r3, [pc, #140]	; (8000b00 <MX_GPIO_Init+0xc8>)
 8000a72:	699b      	ldr	r3, [r3, #24]
 8000a74:	f003 0304 	and.w	r3, r3, #4
 8000a78:	60bb      	str	r3, [r7, #8]
 8000a7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7c:	4b20      	ldr	r3, [pc, #128]	; (8000b00 <MX_GPIO_Init+0xc8>)
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	4a1f      	ldr	r2, [pc, #124]	; (8000b00 <MX_GPIO_Init+0xc8>)
 8000a82:	f043 0308 	orr.w	r3, r3, #8
 8000a86:	6193      	str	r3, [r2, #24]
 8000a88:	4b1d      	ldr	r3, [pc, #116]	; (8000b00 <MX_GPIO_Init+0xc8>)
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	f003 0308 	and.w	r3, r3, #8
 8000a90:	607b      	str	r3, [r7, #4]
 8000a92:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000a94:	2200      	movs	r2, #0
 8000a96:	2110      	movs	r1, #16
 8000a98:	481a      	ldr	r0, [pc, #104]	; (8000b04 <MX_GPIO_Init+0xcc>)
 8000a9a:	f000 fc38 	bl	800130e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	21fe      	movs	r1, #254	; 0xfe
 8000aa2:	4819      	ldr	r0, [pc, #100]	; (8000b08 <MX_GPIO_Init+0xd0>)
 8000aa4:	f000 fc33 	bl	800130e <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000aa8:	230e      	movs	r3, #14
 8000aaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aac:	2300      	movs	r3, #0
 8000aae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab4:	f107 0310 	add.w	r3, r7, #16
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4812      	ldr	r0, [pc, #72]	; (8000b04 <MX_GPIO_Init+0xcc>)
 8000abc:	f000 fabe 	bl	800103c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ac0:	2310      	movs	r3, #16
 8000ac2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2302      	movs	r3, #2
 8000ace:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad0:	f107 0310 	add.w	r3, r7, #16
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	480b      	ldr	r0, [pc, #44]	; (8000b04 <MX_GPIO_Init+0xcc>)
 8000ad8:	f000 fab0 	bl	800103c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB3 PB4 
                           PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 8000adc:	23fe      	movs	r3, #254	; 0xfe
 8000ade:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	4619      	mov	r1, r3
 8000af2:	4805      	ldr	r0, [pc, #20]	; (8000b08 <MX_GPIO_Init+0xd0>)
 8000af4:	f000 faa2 	bl	800103c <HAL_GPIO_Init>

}
 8000af8:	bf00      	nop
 8000afa:	3720      	adds	r7, #32
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40010800 	.word	0x40010800
 8000b08:	40010c00 	.word	0x40010c00

08000b0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr

08000b18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b1e:	4b15      	ldr	r3, [pc, #84]	; (8000b74 <HAL_MspInit+0x5c>)
 8000b20:	699b      	ldr	r3, [r3, #24]
 8000b22:	4a14      	ldr	r2, [pc, #80]	; (8000b74 <HAL_MspInit+0x5c>)
 8000b24:	f043 0301 	orr.w	r3, r3, #1
 8000b28:	6193      	str	r3, [r2, #24]
 8000b2a:	4b12      	ldr	r3, [pc, #72]	; (8000b74 <HAL_MspInit+0x5c>)
 8000b2c:	699b      	ldr	r3, [r3, #24]
 8000b2e:	f003 0301 	and.w	r3, r3, #1
 8000b32:	60bb      	str	r3, [r7, #8]
 8000b34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b36:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <HAL_MspInit+0x5c>)
 8000b38:	69db      	ldr	r3, [r3, #28]
 8000b3a:	4a0e      	ldr	r2, [pc, #56]	; (8000b74 <HAL_MspInit+0x5c>)
 8000b3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b40:	61d3      	str	r3, [r2, #28]
 8000b42:	4b0c      	ldr	r3, [pc, #48]	; (8000b74 <HAL_MspInit+0x5c>)
 8000b44:	69db      	ldr	r3, [r3, #28]
 8000b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000b4e:	4b0a      	ldr	r3, [pc, #40]	; (8000b78 <HAL_MspInit+0x60>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	4a04      	ldr	r2, [pc, #16]	; (8000b78 <HAL_MspInit+0x60>)
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b6a:	bf00      	nop
 8000b6c:	3714      	adds	r7, #20
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bc80      	pop	{r7}
 8000b72:	4770      	bx	lr
 8000b74:	40021000 	.word	0x40021000
 8000b78:	40010000 	.word	0x40010000

08000b7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08a      	sub	sp, #40	; 0x28
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b84:	f107 0314 	add.w	r3, r7, #20
 8000b88:	2200      	movs	r2, #0
 8000b8a:	601a      	str	r2, [r3, #0]
 8000b8c:	605a      	str	r2, [r3, #4]
 8000b8e:	609a      	str	r2, [r3, #8]
 8000b90:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4a1e      	ldr	r2, [pc, #120]	; (8000c10 <HAL_I2C_MspInit+0x94>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d134      	bne.n	8000c06 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9c:	4b1d      	ldr	r3, [pc, #116]	; (8000c14 <HAL_I2C_MspInit+0x98>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	4a1c      	ldr	r2, [pc, #112]	; (8000c14 <HAL_I2C_MspInit+0x98>)
 8000ba2:	f043 0308 	orr.w	r3, r3, #8
 8000ba6:	6193      	str	r3, [r2, #24]
 8000ba8:	4b1a      	ldr	r3, [pc, #104]	; (8000c14 <HAL_I2C_MspInit+0x98>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	f003 0308 	and.w	r3, r3, #8
 8000bb0:	613b      	str	r3, [r7, #16]
 8000bb2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000bb4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000bb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bba:	2312      	movs	r3, #18
 8000bbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc6:	f107 0314 	add.w	r3, r7, #20
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4812      	ldr	r0, [pc, #72]	; (8000c18 <HAL_I2C_MspInit+0x9c>)
 8000bce:	f000 fa35 	bl	800103c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000bd2:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <HAL_I2C_MspInit+0xa0>)
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	627b      	str	r3, [r7, #36]	; 0x24
 8000bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bda:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000bde:	627b      	str	r3, [r7, #36]	; 0x24
 8000be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be2:	f043 0302 	orr.w	r3, r3, #2
 8000be6:	627b      	str	r3, [r7, #36]	; 0x24
 8000be8:	4a0c      	ldr	r2, [pc, #48]	; (8000c1c <HAL_I2C_MspInit+0xa0>)
 8000bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bec:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bee:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <HAL_I2C_MspInit+0x98>)
 8000bf0:	69db      	ldr	r3, [r3, #28]
 8000bf2:	4a08      	ldr	r2, [pc, #32]	; (8000c14 <HAL_I2C_MspInit+0x98>)
 8000bf4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000bf8:	61d3      	str	r3, [r2, #28]
 8000bfa:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <HAL_I2C_MspInit+0x98>)
 8000bfc:	69db      	ldr	r3, [r3, #28]
 8000bfe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c06:	bf00      	nop
 8000c08:	3728      	adds	r7, #40	; 0x28
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40005400 	.word	0x40005400
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40010c00 	.word	0x40010c00
 8000c1c:	40010000 	.word	0x40010000

08000c20 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a0b      	ldr	r2, [pc, #44]	; (8000c5c <HAL_RTC_MspInit+0x3c>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d110      	bne.n	8000c54 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000c32:	f000 fcbd 	bl	80015b0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000c36:	4b0a      	ldr	r3, [pc, #40]	; (8000c60 <HAL_RTC_MspInit+0x40>)
 8000c38:	69db      	ldr	r3, [r3, #28]
 8000c3a:	4a09      	ldr	r2, [pc, #36]	; (8000c60 <HAL_RTC_MspInit+0x40>)
 8000c3c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000c40:	61d3      	str	r3, [r2, #28]
 8000c42:	4b07      	ldr	r3, [pc, #28]	; (8000c60 <HAL_RTC_MspInit+0x40>)
 8000c44:	69db      	ldr	r3, [r3, #28]
 8000c46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000c4e:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <HAL_RTC_MspInit+0x44>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000c54:	bf00      	nop
 8000c56:	3710      	adds	r7, #16
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40002800 	.word	0x40002800
 8000c60:	40021000 	.word	0x40021000
 8000c64:	4242043c 	.word	0x4242043c

08000c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c78:	e7fe      	b.n	8000c78 <HardFault_Handler+0x4>

08000c7a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c7e:	e7fe      	b.n	8000c7e <MemManage_Handler+0x4>

08000c80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <BusFault_Handler+0x4>

08000c86 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c86:	b480      	push	{r7}
 8000c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c8a:	e7fe      	b.n	8000c8a <UsageFault_Handler+0x4>

08000c8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr

08000c98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr

08000ca4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr

08000cb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb4:	f000 f8a0 	bl	8000df8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000cc4:	4b11      	ldr	r3, [pc, #68]	; (8000d0c <_sbrk+0x50>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d102      	bne.n	8000cd2 <_sbrk+0x16>
		heap_end = &end;
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <_sbrk+0x50>)
 8000cce:	4a10      	ldr	r2, [pc, #64]	; (8000d10 <_sbrk+0x54>)
 8000cd0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	; (8000d0c <_sbrk+0x50>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <_sbrk+0x50>)
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4413      	add	r3, r2
 8000ce0:	466a      	mov	r2, sp
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d907      	bls.n	8000cf6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000ce6:	f001 ffe5 	bl	8002cb4 <__errno>
 8000cea:	4602      	mov	r2, r0
 8000cec:	230c      	movs	r3, #12
 8000cee:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf4:	e006      	b.n	8000d04 <_sbrk+0x48>
	}

	heap_end += incr;
 8000cf6:	4b05      	ldr	r3, [pc, #20]	; (8000d0c <_sbrk+0x50>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	4a03      	ldr	r2, [pc, #12]	; (8000d0c <_sbrk+0x50>)
 8000d00:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000d02:	68fb      	ldr	r3, [r7, #12]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3710      	adds	r7, #16
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	2000008c 	.word	0x2000008c
 8000d10:	20000128 	.word	0x20000128

08000d14 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr

08000d20 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d20:	480c      	ldr	r0, [pc, #48]	; (8000d54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d22:	490d      	ldr	r1, [pc, #52]	; (8000d58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d24:	4a0d      	ldr	r2, [pc, #52]	; (8000d5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d28:	e002      	b.n	8000d30 <LoopCopyDataInit>

08000d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d2e:	3304      	adds	r3, #4

08000d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d34:	d3f9      	bcc.n	8000d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d36:	4a0a      	ldr	r2, [pc, #40]	; (8000d60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d38:	4c0a      	ldr	r4, [pc, #40]	; (8000d64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d3c:	e001      	b.n	8000d42 <LoopFillZerobss>

08000d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d40:	3204      	adds	r2, #4

08000d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d44:	d3fb      	bcc.n	8000d3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d46:	f7ff ffe5 	bl	8000d14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d4a:	f001 ffb9 	bl	8002cc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d4e:	f7ff fbef 	bl	8000530 <main>
  bx lr
 8000d52:	4770      	bx	lr
  ldr r0, =_sdata
 8000d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d58:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d5c:	0800365c 	.word	0x0800365c
  ldr r2, =_sbss
 8000d60:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d64:	20000124 	.word	0x20000124

08000d68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d68:	e7fe      	b.n	8000d68 <ADC1_2_IRQHandler>
	...

08000d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d70:	4b08      	ldr	r3, [pc, #32]	; (8000d94 <HAL_Init+0x28>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a07      	ldr	r2, [pc, #28]	; (8000d94 <HAL_Init+0x28>)
 8000d76:	f043 0310 	orr.w	r3, r3, #16
 8000d7a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d7c:	2003      	movs	r0, #3
 8000d7e:	f000 f929 	bl	8000fd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d82:	2000      	movs	r0, #0
 8000d84:	f000 f808 	bl	8000d98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d88:	f7ff fec6 	bl	8000b18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40022000 	.word	0x40022000

08000d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da0:	4b12      	ldr	r3, [pc, #72]	; (8000dec <HAL_InitTick+0x54>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4b12      	ldr	r3, [pc, #72]	; (8000df0 <HAL_InitTick+0x58>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	4619      	mov	r1, r3
 8000daa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dae:	fbb3 f3f1 	udiv	r3, r3, r1
 8000db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 f933 	bl	8001022 <HAL_SYSTICK_Config>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e00e      	b.n	8000de4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2b0f      	cmp	r3, #15
 8000dca:	d80a      	bhi.n	8000de2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	6879      	ldr	r1, [r7, #4]
 8000dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8000dd4:	f000 f909 	bl	8000fea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dd8:	4a06      	ldr	r2, [pc, #24]	; (8000df4 <HAL_InitTick+0x5c>)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dde:	2300      	movs	r3, #0
 8000de0:	e000      	b.n	8000de4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000000 	.word	0x20000000
 8000df0:	20000008 	.word	0x20000008
 8000df4:	20000004 	.word	0x20000004

08000df8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dfc:	4b05      	ldr	r3, [pc, #20]	; (8000e14 <HAL_IncTick+0x1c>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	461a      	mov	r2, r3
 8000e02:	4b05      	ldr	r3, [pc, #20]	; (8000e18 <HAL_IncTick+0x20>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4413      	add	r3, r2
 8000e08:	4a03      	ldr	r2, [pc, #12]	; (8000e18 <HAL_IncTick+0x20>)
 8000e0a:	6013      	str	r3, [r2, #0]
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bc80      	pop	{r7}
 8000e12:	4770      	bx	lr
 8000e14:	20000008 	.word	0x20000008
 8000e18:	2000011c 	.word	0x2000011c

08000e1c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e20:	4b02      	ldr	r3, [pc, #8]	; (8000e2c <HAL_GetTick+0x10>)
 8000e22:	681b      	ldr	r3, [r3, #0]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bc80      	pop	{r7}
 8000e2a:	4770      	bx	lr
 8000e2c:	2000011c 	.word	0x2000011c

08000e30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e38:	f7ff fff0 	bl	8000e1c <HAL_GetTick>
 8000e3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e48:	d005      	beq.n	8000e56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e4a:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <HAL_Delay+0x40>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	461a      	mov	r2, r3
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	4413      	add	r3, r2
 8000e54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e56:	bf00      	nop
 8000e58:	f7ff ffe0 	bl	8000e1c <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d8f7      	bhi.n	8000e58 <HAL_Delay+0x28>
  {
  }
}
 8000e68:	bf00      	nop
 8000e6a:	3710      	adds	r7, #16
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000008 	.word	0x20000008

08000e74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f003 0307 	and.w	r3, r3, #7
 8000e82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e84:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e8a:	68ba      	ldr	r2, [r7, #8]
 8000e8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e90:	4013      	ands	r3, r2
 8000e92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ea4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ea6:	4a04      	ldr	r2, [pc, #16]	; (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	60d3      	str	r3, [r2, #12]
}
 8000eac:	bf00      	nop
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec0:	4b04      	ldr	r3, [pc, #16]	; (8000ed4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	0a1b      	lsrs	r3, r3, #8
 8000ec6:	f003 0307 	and.w	r3, r3, #7
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc80      	pop	{r7}
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	db0a      	blt.n	8000f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	b2da      	uxtb	r2, r3
 8000ef0:	490c      	ldr	r1, [pc, #48]	; (8000f24 <__NVIC_SetPriority+0x4c>)
 8000ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef6:	0112      	lsls	r2, r2, #4
 8000ef8:	b2d2      	uxtb	r2, r2
 8000efa:	440b      	add	r3, r1
 8000efc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f00:	e00a      	b.n	8000f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	4908      	ldr	r1, [pc, #32]	; (8000f28 <__NVIC_SetPriority+0x50>)
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	f003 030f 	and.w	r3, r3, #15
 8000f0e:	3b04      	subs	r3, #4
 8000f10:	0112      	lsls	r2, r2, #4
 8000f12:	b2d2      	uxtb	r2, r2
 8000f14:	440b      	add	r3, r1
 8000f16:	761a      	strb	r2, [r3, #24]
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bc80      	pop	{r7}
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	e000e100 	.word	0xe000e100
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b089      	sub	sp, #36	; 0x24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	f1c3 0307 	rsb	r3, r3, #7
 8000f46:	2b04      	cmp	r3, #4
 8000f48:	bf28      	it	cs
 8000f4a:	2304      	movcs	r3, #4
 8000f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3304      	adds	r3, #4
 8000f52:	2b06      	cmp	r3, #6
 8000f54:	d902      	bls.n	8000f5c <NVIC_EncodePriority+0x30>
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	3b03      	subs	r3, #3
 8000f5a:	e000      	b.n	8000f5e <NVIC_EncodePriority+0x32>
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f60:	f04f 32ff 	mov.w	r2, #4294967295
 8000f64:	69bb      	ldr	r3, [r7, #24]
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43da      	mvns	r2, r3
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	401a      	ands	r2, r3
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f74:	f04f 31ff 	mov.w	r1, #4294967295
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f7e:	43d9      	mvns	r1, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f84:	4313      	orrs	r3, r2
         );
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3724      	adds	r7, #36	; 0x24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr

08000f90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	3b01      	subs	r3, #1
 8000f9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fa0:	d301      	bcc.n	8000fa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e00f      	b.n	8000fc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa6:	4a0a      	ldr	r2, [pc, #40]	; (8000fd0 <SysTick_Config+0x40>)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3b01      	subs	r3, #1
 8000fac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fae:	210f      	movs	r1, #15
 8000fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb4:	f7ff ff90 	bl	8000ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb8:	4b05      	ldr	r3, [pc, #20]	; (8000fd0 <SysTick_Config+0x40>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fbe:	4b04      	ldr	r3, [pc, #16]	; (8000fd0 <SysTick_Config+0x40>)
 8000fc0:	2207      	movs	r2, #7
 8000fc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fc4:	2300      	movs	r3, #0
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	e000e010 	.word	0xe000e010

08000fd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff ff49 	bl	8000e74 <__NVIC_SetPriorityGrouping>
}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b086      	sub	sp, #24
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	60b9      	str	r1, [r7, #8]
 8000ff4:	607a      	str	r2, [r7, #4]
 8000ff6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ffc:	f7ff ff5e 	bl	8000ebc <__NVIC_GetPriorityGrouping>
 8001000:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	68b9      	ldr	r1, [r7, #8]
 8001006:	6978      	ldr	r0, [r7, #20]
 8001008:	f7ff ff90 	bl	8000f2c <NVIC_EncodePriority>
 800100c:	4602      	mov	r2, r0
 800100e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001012:	4611      	mov	r1, r2
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff ff5f 	bl	8000ed8 <__NVIC_SetPriority>
}
 800101a:	bf00      	nop
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ffb0 	bl	8000f90 <SysTick_Config>
 8001030:	4603      	mov	r3, r0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
	...

0800103c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800103c:	b480      	push	{r7}
 800103e:	b08b      	sub	sp, #44	; 0x2c
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001046:	2300      	movs	r3, #0
 8001048:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800104a:	2300      	movs	r3, #0
 800104c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800104e:	e121      	b.n	8001294 <HAL_GPIO_Init+0x258>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001050:	2201      	movs	r2, #1
 8001052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	69fa      	ldr	r2, [r7, #28]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	429a      	cmp	r2, r3
 800106a:	f040 8110 	bne.w	800128e <HAL_GPIO_Init+0x252>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	2b12      	cmp	r3, #18
 8001074:	d034      	beq.n	80010e0 <HAL_GPIO_Init+0xa4>
 8001076:	2b12      	cmp	r3, #18
 8001078:	d80d      	bhi.n	8001096 <HAL_GPIO_Init+0x5a>
 800107a:	2b02      	cmp	r3, #2
 800107c:	d02b      	beq.n	80010d6 <HAL_GPIO_Init+0x9a>
 800107e:	2b02      	cmp	r3, #2
 8001080:	d804      	bhi.n	800108c <HAL_GPIO_Init+0x50>
 8001082:	2b00      	cmp	r3, #0
 8001084:	d031      	beq.n	80010ea <HAL_GPIO_Init+0xae>
 8001086:	2b01      	cmp	r3, #1
 8001088:	d01c      	beq.n	80010c4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800108a:	e048      	b.n	800111e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800108c:	2b03      	cmp	r3, #3
 800108e:	d043      	beq.n	8001118 <HAL_GPIO_Init+0xdc>
 8001090:	2b11      	cmp	r3, #17
 8001092:	d01b      	beq.n	80010cc <HAL_GPIO_Init+0x90>
          break;
 8001094:	e043      	b.n	800111e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001096:	4a86      	ldr	r2, [pc, #536]	; (80012b0 <HAL_GPIO_Init+0x274>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d026      	beq.n	80010ea <HAL_GPIO_Init+0xae>
 800109c:	4a84      	ldr	r2, [pc, #528]	; (80012b0 <HAL_GPIO_Init+0x274>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d806      	bhi.n	80010b0 <HAL_GPIO_Init+0x74>
 80010a2:	4a84      	ldr	r2, [pc, #528]	; (80012b4 <HAL_GPIO_Init+0x278>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d020      	beq.n	80010ea <HAL_GPIO_Init+0xae>
 80010a8:	4a83      	ldr	r2, [pc, #524]	; (80012b8 <HAL_GPIO_Init+0x27c>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d01d      	beq.n	80010ea <HAL_GPIO_Init+0xae>
          break;
 80010ae:	e036      	b.n	800111e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80010b0:	4a82      	ldr	r2, [pc, #520]	; (80012bc <HAL_GPIO_Init+0x280>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d019      	beq.n	80010ea <HAL_GPIO_Init+0xae>
 80010b6:	4a82      	ldr	r2, [pc, #520]	; (80012c0 <HAL_GPIO_Init+0x284>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d016      	beq.n	80010ea <HAL_GPIO_Init+0xae>
 80010bc:	4a81      	ldr	r2, [pc, #516]	; (80012c4 <HAL_GPIO_Init+0x288>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d013      	beq.n	80010ea <HAL_GPIO_Init+0xae>
          break;
 80010c2:	e02c      	b.n	800111e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	623b      	str	r3, [r7, #32]
          break;
 80010ca:	e028      	b.n	800111e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	3304      	adds	r3, #4
 80010d2:	623b      	str	r3, [r7, #32]
          break;
 80010d4:	e023      	b.n	800111e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	3308      	adds	r3, #8
 80010dc:	623b      	str	r3, [r7, #32]
          break;
 80010de:	e01e      	b.n	800111e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	330c      	adds	r3, #12
 80010e6:	623b      	str	r3, [r7, #32]
          break;
 80010e8:	e019      	b.n	800111e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d102      	bne.n	80010f8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80010f2:	2304      	movs	r3, #4
 80010f4:	623b      	str	r3, [r7, #32]
          break;
 80010f6:	e012      	b.n	800111e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d105      	bne.n	800110c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001100:	2308      	movs	r3, #8
 8001102:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	69fa      	ldr	r2, [r7, #28]
 8001108:	611a      	str	r2, [r3, #16]
          break;
 800110a:	e008      	b.n	800111e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800110c:	2308      	movs	r3, #8
 800110e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	69fa      	ldr	r2, [r7, #28]
 8001114:	615a      	str	r2, [r3, #20]
          break;
 8001116:	e002      	b.n	800111e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001118:	2300      	movs	r3, #0
 800111a:	623b      	str	r3, [r7, #32]
          break;
 800111c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	2bff      	cmp	r3, #255	; 0xff
 8001122:	d801      	bhi.n	8001128 <HAL_GPIO_Init+0xec>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	e001      	b.n	800112c <HAL_GPIO_Init+0xf0>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3304      	adds	r3, #4
 800112c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	2bff      	cmp	r3, #255	; 0xff
 8001132:	d802      	bhi.n	800113a <HAL_GPIO_Init+0xfe>
 8001134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	e002      	b.n	8001140 <HAL_GPIO_Init+0x104>
 800113a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113c:	3b08      	subs	r3, #8
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	210f      	movs	r1, #15
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	fa01 f303 	lsl.w	r3, r1, r3
 800114e:	43db      	mvns	r3, r3
 8001150:	401a      	ands	r2, r3
 8001152:	6a39      	ldr	r1, [r7, #32]
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	fa01 f303 	lsl.w	r3, r1, r3
 800115a:	431a      	orrs	r2, r3
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001168:	2b00      	cmp	r3, #0
 800116a:	f000 8090 	beq.w	800128e <HAL_GPIO_Init+0x252>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800116e:	4b56      	ldr	r3, [pc, #344]	; (80012c8 <HAL_GPIO_Init+0x28c>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	4a55      	ldr	r2, [pc, #340]	; (80012c8 <HAL_GPIO_Init+0x28c>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6193      	str	r3, [r2, #24]
 800117a:	4b53      	ldr	r3, [pc, #332]	; (80012c8 <HAL_GPIO_Init+0x28c>)
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001186:	4a51      	ldr	r2, [pc, #324]	; (80012cc <HAL_GPIO_Init+0x290>)
 8001188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118a:	089b      	lsrs	r3, r3, #2
 800118c:	3302      	adds	r3, #2
 800118e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001192:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001196:	f003 0303 	and.w	r3, r3, #3
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	220f      	movs	r2, #15
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43db      	mvns	r3, r3
 80011a4:	68fa      	ldr	r2, [r7, #12]
 80011a6:	4013      	ands	r3, r2
 80011a8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a48      	ldr	r2, [pc, #288]	; (80012d0 <HAL_GPIO_Init+0x294>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d00d      	beq.n	80011ce <HAL_GPIO_Init+0x192>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a47      	ldr	r2, [pc, #284]	; (80012d4 <HAL_GPIO_Init+0x298>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d007      	beq.n	80011ca <HAL_GPIO_Init+0x18e>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a46      	ldr	r2, [pc, #280]	; (80012d8 <HAL_GPIO_Init+0x29c>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d101      	bne.n	80011c6 <HAL_GPIO_Init+0x18a>
 80011c2:	2302      	movs	r3, #2
 80011c4:	e004      	b.n	80011d0 <HAL_GPIO_Init+0x194>
 80011c6:	2303      	movs	r3, #3
 80011c8:	e002      	b.n	80011d0 <HAL_GPIO_Init+0x194>
 80011ca:	2301      	movs	r3, #1
 80011cc:	e000      	b.n	80011d0 <HAL_GPIO_Init+0x194>
 80011ce:	2300      	movs	r3, #0
 80011d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011d2:	f002 0203 	and.w	r2, r2, #3
 80011d6:	0092      	lsls	r2, r2, #2
 80011d8:	4093      	lsls	r3, r2
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	4313      	orrs	r3, r2
 80011de:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80011e0:	493a      	ldr	r1, [pc, #232]	; (80012cc <HAL_GPIO_Init+0x290>)
 80011e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e4:	089b      	lsrs	r3, r3, #2
 80011e6:	3302      	adds	r3, #2
 80011e8:	68fa      	ldr	r2, [r7, #12]
 80011ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d006      	beq.n	8001208 <HAL_GPIO_Init+0x1cc>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011fa:	4b38      	ldr	r3, [pc, #224]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	4937      	ldr	r1, [pc, #220]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	4313      	orrs	r3, r2
 8001204:	600b      	str	r3, [r1, #0]
 8001206:	e006      	b.n	8001216 <HAL_GPIO_Init+0x1da>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001208:	4b34      	ldr	r3, [pc, #208]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	43db      	mvns	r3, r3
 8001210:	4932      	ldr	r1, [pc, #200]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 8001212:	4013      	ands	r3, r2
 8001214:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121e:	2b00      	cmp	r3, #0
 8001220:	d006      	beq.n	8001230 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001222:	4b2e      	ldr	r3, [pc, #184]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	492d      	ldr	r1, [pc, #180]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	4313      	orrs	r3, r2
 800122c:	604b      	str	r3, [r1, #4]
 800122e:	e006      	b.n	800123e <HAL_GPIO_Init+0x202>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001230:	4b2a      	ldr	r3, [pc, #168]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 8001232:	685a      	ldr	r2, [r3, #4]
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	43db      	mvns	r3, r3
 8001238:	4928      	ldr	r1, [pc, #160]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 800123a:	4013      	ands	r3, r2
 800123c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d006      	beq.n	8001258 <HAL_GPIO_Init+0x21c>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800124a:	4b24      	ldr	r3, [pc, #144]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 800124c:	689a      	ldr	r2, [r3, #8]
 800124e:	4923      	ldr	r1, [pc, #140]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	4313      	orrs	r3, r2
 8001254:	608b      	str	r3, [r1, #8]
 8001256:	e006      	b.n	8001266 <HAL_GPIO_Init+0x22a>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001258:	4b20      	ldr	r3, [pc, #128]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 800125a:	689a      	ldr	r2, [r3, #8]
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	43db      	mvns	r3, r3
 8001260:	491e      	ldr	r1, [pc, #120]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 8001262:	4013      	ands	r3, r2
 8001264:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d006      	beq.n	8001280 <HAL_GPIO_Init+0x244>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001272:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 8001274:	68da      	ldr	r2, [r3, #12]
 8001276:	4919      	ldr	r1, [pc, #100]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	4313      	orrs	r3, r2
 800127c:	60cb      	str	r3, [r1, #12]
 800127e:	e006      	b.n	800128e <HAL_GPIO_Init+0x252>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001280:	4b16      	ldr	r3, [pc, #88]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 8001282:	68da      	ldr	r2, [r3, #12]
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	43db      	mvns	r3, r3
 8001288:	4914      	ldr	r1, [pc, #80]	; (80012dc <HAL_GPIO_Init+0x2a0>)
 800128a:	4013      	ands	r3, r2
 800128c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800128e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001290:	3301      	adds	r3, #1
 8001292:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129a:	fa22 f303 	lsr.w	r3, r2, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	f47f aed6 	bne.w	8001050 <HAL_GPIO_Init+0x14>
  }
}
 80012a4:	bf00      	nop
 80012a6:	372c      	adds	r7, #44	; 0x2c
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	10210000 	.word	0x10210000
 80012b4:	10110000 	.word	0x10110000
 80012b8:	10120000 	.word	0x10120000
 80012bc:	10310000 	.word	0x10310000
 80012c0:	10320000 	.word	0x10320000
 80012c4:	10220000 	.word	0x10220000
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40010000 	.word	0x40010000
 80012d0:	40010800 	.word	0x40010800
 80012d4:	40010c00 	.word	0x40010c00
 80012d8:	40011000 	.word	0x40011000
 80012dc:	40010400 	.word	0x40010400

080012e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	460b      	mov	r3, r1
 80012ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689a      	ldr	r2, [r3, #8]
 80012f0:	887b      	ldrh	r3, [r7, #2]
 80012f2:	4013      	ands	r3, r2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d002      	beq.n	80012fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80012f8:	2301      	movs	r3, #1
 80012fa:	73fb      	strb	r3, [r7, #15]
 80012fc:	e001      	b.n	8001302 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012fe:	2300      	movs	r3, #0
 8001300:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001302:	7bfb      	ldrb	r3, [r7, #15]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr

0800130e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800130e:	b480      	push	{r7}
 8001310:	b083      	sub	sp, #12
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
 8001316:	460b      	mov	r3, r1
 8001318:	807b      	strh	r3, [r7, #2]
 800131a:	4613      	mov	r3, r2
 800131c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800131e:	787b      	ldrb	r3, [r7, #1]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d003      	beq.n	800132c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001324:	887a      	ldrh	r2, [r7, #2]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800132a:	e003      	b.n	8001334 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800132c:	887b      	ldrh	r3, [r7, #2]
 800132e:	041a      	lsls	r2, r3, #16
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	611a      	str	r2, [r3, #16]
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr
	...

08001340 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d101      	bne.n	8001352 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e11f      	b.n	8001592 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001358:	b2db      	uxtb	r3, r3
 800135a:	2b00      	cmp	r3, #0
 800135c:	d106      	bne.n	800136c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff fc08 	bl	8000b7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2224      	movs	r2, #36	; 0x24
 8001370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f022 0201 	bic.w	r2, r2, #1
 8001382:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001392:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80013a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80013a4:	f000 fce6 	bl	8001d74 <HAL_RCC_GetPCLK1Freq>
 80013a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	4a7b      	ldr	r2, [pc, #492]	; (800159c <HAL_I2C_Init+0x25c>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d807      	bhi.n	80013c4 <HAL_I2C_Init+0x84>
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	4a7a      	ldr	r2, [pc, #488]	; (80015a0 <HAL_I2C_Init+0x260>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	bf94      	ite	ls
 80013bc:	2301      	movls	r3, #1
 80013be:	2300      	movhi	r3, #0
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	e006      	b.n	80013d2 <HAL_I2C_Init+0x92>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	4a77      	ldr	r2, [pc, #476]	; (80015a4 <HAL_I2C_Init+0x264>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	bf94      	ite	ls
 80013cc:	2301      	movls	r3, #1
 80013ce:	2300      	movhi	r3, #0
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e0db      	b.n	8001592 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	4a72      	ldr	r2, [pc, #456]	; (80015a8 <HAL_I2C_Init+0x268>)
 80013de:	fba2 2303 	umull	r2, r3, r2, r3
 80013e2:	0c9b      	lsrs	r3, r3, #18
 80013e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	68ba      	ldr	r2, [r7, #8]
 80013f6:	430a      	orrs	r2, r1
 80013f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	6a1b      	ldr	r3, [r3, #32]
 8001400:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	4a64      	ldr	r2, [pc, #400]	; (800159c <HAL_I2C_Init+0x25c>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d802      	bhi.n	8001414 <HAL_I2C_Init+0xd4>
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	3301      	adds	r3, #1
 8001412:	e009      	b.n	8001428 <HAL_I2C_Init+0xe8>
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800141a:	fb02 f303 	mul.w	r3, r2, r3
 800141e:	4a63      	ldr	r2, [pc, #396]	; (80015ac <HAL_I2C_Init+0x26c>)
 8001420:	fba2 2303 	umull	r2, r3, r2, r3
 8001424:	099b      	lsrs	r3, r3, #6
 8001426:	3301      	adds	r3, #1
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	6812      	ldr	r2, [r2, #0]
 800142c:	430b      	orrs	r3, r1
 800142e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	69db      	ldr	r3, [r3, #28]
 8001436:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800143a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	4956      	ldr	r1, [pc, #344]	; (800159c <HAL_I2C_Init+0x25c>)
 8001444:	428b      	cmp	r3, r1
 8001446:	d80d      	bhi.n	8001464 <HAL_I2C_Init+0x124>
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	1e59      	subs	r1, r3, #1
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	fbb1 f3f3 	udiv	r3, r1, r3
 8001456:	3301      	adds	r3, #1
 8001458:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800145c:	2b04      	cmp	r3, #4
 800145e:	bf38      	it	cc
 8001460:	2304      	movcc	r3, #4
 8001462:	e04f      	b.n	8001504 <HAL_I2C_Init+0x1c4>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d111      	bne.n	8001490 <HAL_I2C_Init+0x150>
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	1e58      	subs	r0, r3, #1
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6859      	ldr	r1, [r3, #4]
 8001474:	460b      	mov	r3, r1
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	440b      	add	r3, r1
 800147a:	fbb0 f3f3 	udiv	r3, r0, r3
 800147e:	3301      	adds	r3, #1
 8001480:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001484:	2b00      	cmp	r3, #0
 8001486:	bf0c      	ite	eq
 8001488:	2301      	moveq	r3, #1
 800148a:	2300      	movne	r3, #0
 800148c:	b2db      	uxtb	r3, r3
 800148e:	e012      	b.n	80014b6 <HAL_I2C_Init+0x176>
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	1e58      	subs	r0, r3, #1
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6859      	ldr	r1, [r3, #4]
 8001498:	460b      	mov	r3, r1
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	440b      	add	r3, r1
 800149e:	0099      	lsls	r1, r3, #2
 80014a0:	440b      	add	r3, r1
 80014a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80014a6:	3301      	adds	r3, #1
 80014a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	bf0c      	ite	eq
 80014b0:	2301      	moveq	r3, #1
 80014b2:	2300      	movne	r3, #0
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <HAL_I2C_Init+0x17e>
 80014ba:	2301      	movs	r3, #1
 80014bc:	e022      	b.n	8001504 <HAL_I2C_Init+0x1c4>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d10e      	bne.n	80014e4 <HAL_I2C_Init+0x1a4>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	1e58      	subs	r0, r3, #1
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6859      	ldr	r1, [r3, #4]
 80014ce:	460b      	mov	r3, r1
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	440b      	add	r3, r1
 80014d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80014d8:	3301      	adds	r3, #1
 80014da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014e2:	e00f      	b.n	8001504 <HAL_I2C_Init+0x1c4>
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	1e58      	subs	r0, r3, #1
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6859      	ldr	r1, [r3, #4]
 80014ec:	460b      	mov	r3, r1
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	440b      	add	r3, r1
 80014f2:	0099      	lsls	r1, r3, #2
 80014f4:	440b      	add	r3, r1
 80014f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80014fa:	3301      	adds	r3, #1
 80014fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001500:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001504:	6879      	ldr	r1, [r7, #4]
 8001506:	6809      	ldr	r1, [r1, #0]
 8001508:	4313      	orrs	r3, r2
 800150a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	69da      	ldr	r2, [r3, #28]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	431a      	orrs	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001532:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	6911      	ldr	r1, [r2, #16]
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	68d2      	ldr	r2, [r2, #12]
 800153e:	4311      	orrs	r1, r2
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	6812      	ldr	r2, [r2, #0]
 8001544:	430b      	orrs	r3, r1
 8001546:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	68db      	ldr	r3, [r3, #12]
 800154e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	695a      	ldr	r2, [r3, #20]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	431a      	orrs	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	430a      	orrs	r2, r1
 8001562:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f042 0201 	orr.w	r2, r2, #1
 8001572:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2200      	movs	r2, #0
 8001578:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2220      	movs	r2, #32
 800157e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2200      	movs	r2, #0
 800158c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	000186a0 	.word	0x000186a0
 80015a0:	001e847f 	.word	0x001e847f
 80015a4:	003d08ff 	.word	0x003d08ff
 80015a8:	431bde83 	.word	0x431bde83
 80015ac:	10624dd3 	.word	0x10624dd3

080015b0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80015b4:	4b03      	ldr	r3, [pc, #12]	; (80015c4 <HAL_PWR_EnableBkUpAccess+0x14>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	601a      	str	r2, [r3, #0]
}
 80015ba:	bf00      	nop
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	420e0020 	.word	0x420e0020

080015c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d101      	bne.n	80015da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e26c      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	f000 8087 	beq.w	80016f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015e8:	4b92      	ldr	r3, [pc, #584]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f003 030c 	and.w	r3, r3, #12
 80015f0:	2b04      	cmp	r3, #4
 80015f2:	d00c      	beq.n	800160e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015f4:	4b8f      	ldr	r3, [pc, #572]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f003 030c 	and.w	r3, r3, #12
 80015fc:	2b08      	cmp	r3, #8
 80015fe:	d112      	bne.n	8001626 <HAL_RCC_OscConfig+0x5e>
 8001600:	4b8c      	ldr	r3, [pc, #560]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800160c:	d10b      	bne.n	8001626 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800160e:	4b89      	ldr	r3, [pc, #548]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d06c      	beq.n	80016f4 <HAL_RCC_OscConfig+0x12c>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d168      	bne.n	80016f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e246      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800162e:	d106      	bne.n	800163e <HAL_RCC_OscConfig+0x76>
 8001630:	4b80      	ldr	r3, [pc, #512]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a7f      	ldr	r2, [pc, #508]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001636:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800163a:	6013      	str	r3, [r2, #0]
 800163c:	e02e      	b.n	800169c <HAL_RCC_OscConfig+0xd4>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d10c      	bne.n	8001660 <HAL_RCC_OscConfig+0x98>
 8001646:	4b7b      	ldr	r3, [pc, #492]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a7a      	ldr	r2, [pc, #488]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 800164c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001650:	6013      	str	r3, [r2, #0]
 8001652:	4b78      	ldr	r3, [pc, #480]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a77      	ldr	r2, [pc, #476]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001658:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800165c:	6013      	str	r3, [r2, #0]
 800165e:	e01d      	b.n	800169c <HAL_RCC_OscConfig+0xd4>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001668:	d10c      	bne.n	8001684 <HAL_RCC_OscConfig+0xbc>
 800166a:	4b72      	ldr	r3, [pc, #456]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a71      	ldr	r2, [pc, #452]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001670:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001674:	6013      	str	r3, [r2, #0]
 8001676:	4b6f      	ldr	r3, [pc, #444]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a6e      	ldr	r2, [pc, #440]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 800167c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	e00b      	b.n	800169c <HAL_RCC_OscConfig+0xd4>
 8001684:	4b6b      	ldr	r3, [pc, #428]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a6a      	ldr	r2, [pc, #424]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 800168a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800168e:	6013      	str	r3, [r2, #0]
 8001690:	4b68      	ldr	r3, [pc, #416]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a67      	ldr	r2, [pc, #412]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001696:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800169a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d013      	beq.n	80016cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a4:	f7ff fbba 	bl	8000e1c <HAL_GetTick>
 80016a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016aa:	e008      	b.n	80016be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016ac:	f7ff fbb6 	bl	8000e1c <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	2b64      	cmp	r3, #100	; 0x64
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e1fa      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016be:	4b5d      	ldr	r3, [pc, #372]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d0f0      	beq.n	80016ac <HAL_RCC_OscConfig+0xe4>
 80016ca:	e014      	b.n	80016f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fba6 	bl	8000e1c <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016d2:	e008      	b.n	80016e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016d4:	f7ff fba2 	bl	8000e1c <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b64      	cmp	r3, #100	; 0x64
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e1e6      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016e6:	4b53      	ldr	r3, [pc, #332]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1f0      	bne.n	80016d4 <HAL_RCC_OscConfig+0x10c>
 80016f2:	e000      	b.n	80016f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d063      	beq.n	80017ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001702:	4b4c      	ldr	r3, [pc, #304]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f003 030c 	and.w	r3, r3, #12
 800170a:	2b00      	cmp	r3, #0
 800170c:	d00b      	beq.n	8001726 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800170e:	4b49      	ldr	r3, [pc, #292]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f003 030c 	and.w	r3, r3, #12
 8001716:	2b08      	cmp	r3, #8
 8001718:	d11c      	bne.n	8001754 <HAL_RCC_OscConfig+0x18c>
 800171a:	4b46      	ldr	r3, [pc, #280]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d116      	bne.n	8001754 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001726:	4b43      	ldr	r3, [pc, #268]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d005      	beq.n	800173e <HAL_RCC_OscConfig+0x176>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	691b      	ldr	r3, [r3, #16]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d001      	beq.n	800173e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e1ba      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173e:	4b3d      	ldr	r3, [pc, #244]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	695b      	ldr	r3, [r3, #20]
 800174a:	00db      	lsls	r3, r3, #3
 800174c:	4939      	ldr	r1, [pc, #228]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 800174e:	4313      	orrs	r3, r2
 8001750:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001752:	e03a      	b.n	80017ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	691b      	ldr	r3, [r3, #16]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d020      	beq.n	800179e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800175c:	4b36      	ldr	r3, [pc, #216]	; (8001838 <HAL_RCC_OscConfig+0x270>)
 800175e:	2201      	movs	r2, #1
 8001760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001762:	f7ff fb5b 	bl	8000e1c <HAL_GetTick>
 8001766:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001768:	e008      	b.n	800177c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800176a:	f7ff fb57 	bl	8000e1c <HAL_GetTick>
 800176e:	4602      	mov	r2, r0
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	2b02      	cmp	r3, #2
 8001776:	d901      	bls.n	800177c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001778:	2303      	movs	r3, #3
 800177a:	e19b      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800177c:	4b2d      	ldr	r3, [pc, #180]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d0f0      	beq.n	800176a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001788:	4b2a      	ldr	r3, [pc, #168]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	695b      	ldr	r3, [r3, #20]
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	4927      	ldr	r1, [pc, #156]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001798:	4313      	orrs	r3, r2
 800179a:	600b      	str	r3, [r1, #0]
 800179c:	e015      	b.n	80017ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800179e:	4b26      	ldr	r3, [pc, #152]	; (8001838 <HAL_RCC_OscConfig+0x270>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a4:	f7ff fb3a 	bl	8000e1c <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017ac:	f7ff fb36 	bl	8000e1c <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e17a      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017be:	4b1d      	ldr	r3, [pc, #116]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1f0      	bne.n	80017ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0308 	and.w	r3, r3, #8
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d03a      	beq.n	800184c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	699b      	ldr	r3, [r3, #24]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d019      	beq.n	8001812 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017de:	4b17      	ldr	r3, [pc, #92]	; (800183c <HAL_RCC_OscConfig+0x274>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e4:	f7ff fb1a 	bl	8000e1c <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ea:	e008      	b.n	80017fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ec:	f7ff fb16 	bl	8000e1c <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e15a      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017fe:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <HAL_RCC_OscConfig+0x26c>)
 8001800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0f0      	beq.n	80017ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800180a:	2001      	movs	r0, #1
 800180c:	f000 fada 	bl	8001dc4 <RCC_Delay>
 8001810:	e01c      	b.n	800184c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001812:	4b0a      	ldr	r3, [pc, #40]	; (800183c <HAL_RCC_OscConfig+0x274>)
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001818:	f7ff fb00 	bl	8000e1c <HAL_GetTick>
 800181c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800181e:	e00f      	b.n	8001840 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001820:	f7ff fafc 	bl	8000e1c <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d908      	bls.n	8001840 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e140      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000
 8001838:	42420000 	.word	0x42420000
 800183c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001840:	4b9e      	ldr	r3, [pc, #632]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001844:	f003 0302 	and.w	r3, r3, #2
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1e9      	bne.n	8001820 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0304 	and.w	r3, r3, #4
 8001854:	2b00      	cmp	r3, #0
 8001856:	f000 80a6 	beq.w	80019a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800185a:	2300      	movs	r3, #0
 800185c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800185e:	4b97      	ldr	r3, [pc, #604]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d10d      	bne.n	8001886 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800186a:	4b94      	ldr	r3, [pc, #592]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 800186c:	69db      	ldr	r3, [r3, #28]
 800186e:	4a93      	ldr	r2, [pc, #588]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001874:	61d3      	str	r3, [r2, #28]
 8001876:	4b91      	ldr	r3, [pc, #580]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187e:	60bb      	str	r3, [r7, #8]
 8001880:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001882:	2301      	movs	r3, #1
 8001884:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001886:	4b8e      	ldr	r3, [pc, #568]	; (8001ac0 <HAL_RCC_OscConfig+0x4f8>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800188e:	2b00      	cmp	r3, #0
 8001890:	d118      	bne.n	80018c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001892:	4b8b      	ldr	r3, [pc, #556]	; (8001ac0 <HAL_RCC_OscConfig+0x4f8>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a8a      	ldr	r2, [pc, #552]	; (8001ac0 <HAL_RCC_OscConfig+0x4f8>)
 8001898:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800189c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800189e:	f7ff fabd 	bl	8000e1c <HAL_GetTick>
 80018a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018a4:	e008      	b.n	80018b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018a6:	f7ff fab9 	bl	8000e1c <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	2b64      	cmp	r3, #100	; 0x64
 80018b2:	d901      	bls.n	80018b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018b4:	2303      	movs	r3, #3
 80018b6:	e0fd      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b8:	4b81      	ldr	r3, [pc, #516]	; (8001ac0 <HAL_RCC_OscConfig+0x4f8>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d0f0      	beq.n	80018a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d106      	bne.n	80018da <HAL_RCC_OscConfig+0x312>
 80018cc:	4b7b      	ldr	r3, [pc, #492]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 80018ce:	6a1b      	ldr	r3, [r3, #32]
 80018d0:	4a7a      	ldr	r2, [pc, #488]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 80018d2:	f043 0301 	orr.w	r3, r3, #1
 80018d6:	6213      	str	r3, [r2, #32]
 80018d8:	e02d      	b.n	8001936 <HAL_RCC_OscConfig+0x36e>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	68db      	ldr	r3, [r3, #12]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d10c      	bne.n	80018fc <HAL_RCC_OscConfig+0x334>
 80018e2:	4b76      	ldr	r3, [pc, #472]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 80018e4:	6a1b      	ldr	r3, [r3, #32]
 80018e6:	4a75      	ldr	r2, [pc, #468]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 80018e8:	f023 0301 	bic.w	r3, r3, #1
 80018ec:	6213      	str	r3, [r2, #32]
 80018ee:	4b73      	ldr	r3, [pc, #460]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 80018f0:	6a1b      	ldr	r3, [r3, #32]
 80018f2:	4a72      	ldr	r2, [pc, #456]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 80018f4:	f023 0304 	bic.w	r3, r3, #4
 80018f8:	6213      	str	r3, [r2, #32]
 80018fa:	e01c      	b.n	8001936 <HAL_RCC_OscConfig+0x36e>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	2b05      	cmp	r3, #5
 8001902:	d10c      	bne.n	800191e <HAL_RCC_OscConfig+0x356>
 8001904:	4b6d      	ldr	r3, [pc, #436]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001906:	6a1b      	ldr	r3, [r3, #32]
 8001908:	4a6c      	ldr	r2, [pc, #432]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 800190a:	f043 0304 	orr.w	r3, r3, #4
 800190e:	6213      	str	r3, [r2, #32]
 8001910:	4b6a      	ldr	r3, [pc, #424]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001912:	6a1b      	ldr	r3, [r3, #32]
 8001914:	4a69      	ldr	r2, [pc, #420]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001916:	f043 0301 	orr.w	r3, r3, #1
 800191a:	6213      	str	r3, [r2, #32]
 800191c:	e00b      	b.n	8001936 <HAL_RCC_OscConfig+0x36e>
 800191e:	4b67      	ldr	r3, [pc, #412]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	4a66      	ldr	r2, [pc, #408]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001924:	f023 0301 	bic.w	r3, r3, #1
 8001928:	6213      	str	r3, [r2, #32]
 800192a:	4b64      	ldr	r3, [pc, #400]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 800192c:	6a1b      	ldr	r3, [r3, #32]
 800192e:	4a63      	ldr	r2, [pc, #396]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001930:	f023 0304 	bic.w	r3, r3, #4
 8001934:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d015      	beq.n	800196a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193e:	f7ff fa6d 	bl	8000e1c <HAL_GetTick>
 8001942:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001944:	e00a      	b.n	800195c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001946:	f7ff fa69 	bl	8000e1c <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	f241 3288 	movw	r2, #5000	; 0x1388
 8001954:	4293      	cmp	r3, r2
 8001956:	d901      	bls.n	800195c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e0ab      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800195c:	4b57      	ldr	r3, [pc, #348]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 800195e:	6a1b      	ldr	r3, [r3, #32]
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d0ee      	beq.n	8001946 <HAL_RCC_OscConfig+0x37e>
 8001968:	e014      	b.n	8001994 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800196a:	f7ff fa57 	bl	8000e1c <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001970:	e00a      	b.n	8001988 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001972:	f7ff fa53 	bl	8000e1c <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001980:	4293      	cmp	r3, r2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e095      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001988:	4b4c      	ldr	r3, [pc, #304]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 800198a:	6a1b      	ldr	r3, [r3, #32]
 800198c:	f003 0302 	and.w	r3, r3, #2
 8001990:	2b00      	cmp	r3, #0
 8001992:	d1ee      	bne.n	8001972 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001994:	7dfb      	ldrb	r3, [r7, #23]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d105      	bne.n	80019a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800199a:	4b48      	ldr	r3, [pc, #288]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	4a47      	ldr	r2, [pc, #284]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 80019a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f000 8081 	beq.w	8001ab2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019b0:	4b42      	ldr	r3, [pc, #264]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f003 030c 	and.w	r3, r3, #12
 80019b8:	2b08      	cmp	r3, #8
 80019ba:	d061      	beq.n	8001a80 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	69db      	ldr	r3, [r3, #28]
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d146      	bne.n	8001a52 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019c4:	4b3f      	ldr	r3, [pc, #252]	; (8001ac4 <HAL_RCC_OscConfig+0x4fc>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ca:	f7ff fa27 	bl	8000e1c <HAL_GetTick>
 80019ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d0:	e008      	b.n	80019e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d2:	f7ff fa23 	bl	8000e1c <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e067      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019e4:	4b35      	ldr	r3, [pc, #212]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1f0      	bne.n	80019d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019f8:	d108      	bne.n	8001a0c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019fa:	4b30      	ldr	r3, [pc, #192]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	492d      	ldr	r1, [pc, #180]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a0c:	4b2b      	ldr	r3, [pc, #172]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a19      	ldr	r1, [r3, #32]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1c:	430b      	orrs	r3, r1
 8001a1e:	4927      	ldr	r1, [pc, #156]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001a20:	4313      	orrs	r3, r2
 8001a22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a24:	4b27      	ldr	r3, [pc, #156]	; (8001ac4 <HAL_RCC_OscConfig+0x4fc>)
 8001a26:	2201      	movs	r2, #1
 8001a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a2a:	f7ff f9f7 	bl	8000e1c <HAL_GetTick>
 8001a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a30:	e008      	b.n	8001a44 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a32:	f7ff f9f3 	bl	8000e1c <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e037      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a44:	4b1d      	ldr	r3, [pc, #116]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d0f0      	beq.n	8001a32 <HAL_RCC_OscConfig+0x46a>
 8001a50:	e02f      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a52:	4b1c      	ldr	r3, [pc, #112]	; (8001ac4 <HAL_RCC_OscConfig+0x4fc>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a58:	f7ff f9e0 	bl	8000e1c <HAL_GetTick>
 8001a5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a5e:	e008      	b.n	8001a72 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a60:	f7ff f9dc 	bl	8000e1c <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e020      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a72:	4b12      	ldr	r3, [pc, #72]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d1f0      	bne.n	8001a60 <HAL_RCC_OscConfig+0x498>
 8001a7e:	e018      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	69db      	ldr	r3, [r3, #28]
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d101      	bne.n	8001a8c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e013      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <HAL_RCC_OscConfig+0x4f4>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d106      	bne.n	8001aae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d001      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e000      	b.n	8001ab4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	40007000 	.word	0x40007000
 8001ac4:	42420060 	.word	0x42420060

08001ac8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d101      	bne.n	8001adc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e0d0      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001adc:	4b6a      	ldr	r3, [pc, #424]	; (8001c88 <HAL_RCC_ClockConfig+0x1c0>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0307 	and.w	r3, r3, #7
 8001ae4:	683a      	ldr	r2, [r7, #0]
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d910      	bls.n	8001b0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aea:	4b67      	ldr	r3, [pc, #412]	; (8001c88 <HAL_RCC_ClockConfig+0x1c0>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f023 0207 	bic.w	r2, r3, #7
 8001af2:	4965      	ldr	r1, [pc, #404]	; (8001c88 <HAL_RCC_ClockConfig+0x1c0>)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001afa:	4b63      	ldr	r3, [pc, #396]	; (8001c88 <HAL_RCC_ClockConfig+0x1c0>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0307 	and.w	r3, r3, #7
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d001      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e0b8      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0302 	and.w	r3, r3, #2
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d020      	beq.n	8001b5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d005      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b24:	4b59      	ldr	r3, [pc, #356]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	4a58      	ldr	r2, [pc, #352]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001b2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001b2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0308 	and.w	r3, r3, #8
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d005      	beq.n	8001b48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b3c:	4b53      	ldr	r3, [pc, #332]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	4a52      	ldr	r2, [pc, #328]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001b42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001b46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b48:	4b50      	ldr	r3, [pc, #320]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	494d      	ldr	r1, [pc, #308]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d040      	beq.n	8001be8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d107      	bne.n	8001b7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6e:	4b47      	ldr	r3, [pc, #284]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d115      	bne.n	8001ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e07f      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d107      	bne.n	8001b96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b86:	4b41      	ldr	r3, [pc, #260]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d109      	bne.n	8001ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e073      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b96:	4b3d      	ldr	r3, [pc, #244]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d101      	bne.n	8001ba6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e06b      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ba6:	4b39      	ldr	r3, [pc, #228]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f023 0203 	bic.w	r2, r3, #3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	4936      	ldr	r1, [pc, #216]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bb8:	f7ff f930 	bl	8000e1c <HAL_GetTick>
 8001bbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bbe:	e00a      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc0:	f7ff f92c 	bl	8000e1c <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e053      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd6:	4b2d      	ldr	r3, [pc, #180]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 020c 	and.w	r2, r3, #12
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d1eb      	bne.n	8001bc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001be8:	4b27      	ldr	r3, [pc, #156]	; (8001c88 <HAL_RCC_ClockConfig+0x1c0>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0307 	and.w	r3, r3, #7
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d210      	bcs.n	8001c18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf6:	4b24      	ldr	r3, [pc, #144]	; (8001c88 <HAL_RCC_ClockConfig+0x1c0>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f023 0207 	bic.w	r2, r3, #7
 8001bfe:	4922      	ldr	r1, [pc, #136]	; (8001c88 <HAL_RCC_ClockConfig+0x1c0>)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c06:	4b20      	ldr	r3, [pc, #128]	; (8001c88 <HAL_RCC_ClockConfig+0x1c0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	683a      	ldr	r2, [r7, #0]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d001      	beq.n	8001c18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e032      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d008      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c24:	4b19      	ldr	r3, [pc, #100]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	4916      	ldr	r1, [pc, #88]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d009      	beq.n	8001c56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c42:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	691b      	ldr	r3, [r3, #16]
 8001c4e:	00db      	lsls	r3, r3, #3
 8001c50:	490e      	ldr	r1, [pc, #56]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c52:	4313      	orrs	r3, r2
 8001c54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c56:	f000 f821 	bl	8001c9c <HAL_RCC_GetSysClockFreq>
 8001c5a:	4601      	mov	r1, r0
 8001c5c:	4b0b      	ldr	r3, [pc, #44]	; (8001c8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	091b      	lsrs	r3, r3, #4
 8001c62:	f003 030f 	and.w	r3, r3, #15
 8001c66:	4a0a      	ldr	r2, [pc, #40]	; (8001c90 <HAL_RCC_ClockConfig+0x1c8>)
 8001c68:	5cd3      	ldrb	r3, [r2, r3]
 8001c6a:	fa21 f303 	lsr.w	r3, r1, r3
 8001c6e:	4a09      	ldr	r2, [pc, #36]	; (8001c94 <HAL_RCC_ClockConfig+0x1cc>)
 8001c70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c72:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <HAL_RCC_ClockConfig+0x1d0>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff f88e 	bl	8000d98 <HAL_InitTick>

  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40022000 	.word	0x40022000
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	08003608 	.word	0x08003608
 8001c94:	20000000 	.word	0x20000000
 8001c98:	20000004 	.word	0x20000004

08001c9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c9c:	b490      	push	{r4, r7}
 8001c9e:	b08a      	sub	sp, #40	; 0x28
 8001ca0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ca2:	4b2a      	ldr	r3, [pc, #168]	; (8001d4c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ca4:	1d3c      	adds	r4, r7, #4
 8001ca6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ca8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001cac:	4b28      	ldr	r3, [pc, #160]	; (8001d50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001cae:	881b      	ldrh	r3, [r3, #0]
 8001cb0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61fb      	str	r3, [r7, #28]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61bb      	str	r3, [r7, #24]
 8001cba:	2300      	movs	r3, #0
 8001cbc:	627b      	str	r3, [r7, #36]	; 0x24
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cc6:	4b23      	ldr	r3, [pc, #140]	; (8001d54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	f003 030c 	and.w	r3, r3, #12
 8001cd2:	2b04      	cmp	r3, #4
 8001cd4:	d002      	beq.n	8001cdc <HAL_RCC_GetSysClockFreq+0x40>
 8001cd6:	2b08      	cmp	r3, #8
 8001cd8:	d003      	beq.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x46>
 8001cda:	e02d      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cdc:	4b1e      	ldr	r3, [pc, #120]	; (8001d58 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001cde:	623b      	str	r3, [r7, #32]
      break;
 8001ce0:	e02d      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	0c9b      	lsrs	r3, r3, #18
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001cee:	4413      	add	r3, r2
 8001cf0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001cf4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d013      	beq.n	8001d28 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d00:	4b14      	ldr	r3, [pc, #80]	; (8001d54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	0c5b      	lsrs	r3, r3, #17
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001d0e:	4413      	add	r3, r2
 8001d10:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001d14:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	4a0f      	ldr	r2, [pc, #60]	; (8001d58 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d1a:	fb02 f203 	mul.w	r2, r2, r3
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
 8001d26:	e004      	b.n	8001d32 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	4a0c      	ldr	r2, [pc, #48]	; (8001d5c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d2c:	fb02 f303 	mul.w	r3, r2, r3
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d34:	623b      	str	r3, [r7, #32]
      break;
 8001d36:	e002      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d38:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d3a:	623b      	str	r3, [r7, #32]
      break;
 8001d3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d3e:	6a3b      	ldr	r3, [r7, #32]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3728      	adds	r7, #40	; 0x28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc90      	pop	{r4, r7}
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	080035e0 	.word	0x080035e0
 8001d50:	080035f0 	.word	0x080035f0
 8001d54:	40021000 	.word	0x40021000
 8001d58:	007a1200 	.word	0x007a1200
 8001d5c:	003d0900 	.word	0x003d0900

08001d60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d64:	4b02      	ldr	r3, [pc, #8]	; (8001d70 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d66:	681b      	ldr	r3, [r3, #0]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr
 8001d70:	20000000 	.word	0x20000000

08001d74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d78:	f7ff fff2 	bl	8001d60 <HAL_RCC_GetHCLKFreq>
 8001d7c:	4601      	mov	r1, r0
 8001d7e:	4b05      	ldr	r3, [pc, #20]	; (8001d94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	0a1b      	lsrs	r3, r3, #8
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	4a03      	ldr	r2, [pc, #12]	; (8001d98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d8a:	5cd3      	ldrb	r3, [r2, r3]
 8001d8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40021000 	.word	0x40021000
 8001d98:	08003618 	.word	0x08003618

08001d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001da0:	f7ff ffde 	bl	8001d60 <HAL_RCC_GetHCLKFreq>
 8001da4:	4601      	mov	r1, r0
 8001da6:	4b05      	ldr	r3, [pc, #20]	; (8001dbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	0adb      	lsrs	r3, r3, #11
 8001dac:	f003 0307 	and.w	r3, r3, #7
 8001db0:	4a03      	ldr	r2, [pc, #12]	; (8001dc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001db2:	5cd3      	ldrb	r3, [r2, r3]
 8001db4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	08003618 	.word	0x08003618

08001dc4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001dcc:	4b0a      	ldr	r3, [pc, #40]	; (8001df8 <RCC_Delay+0x34>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a0a      	ldr	r2, [pc, #40]	; (8001dfc <RCC_Delay+0x38>)
 8001dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd6:	0a5b      	lsrs	r3, r3, #9
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	fb02 f303 	mul.w	r3, r2, r3
 8001dde:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001de0:	bf00      	nop
  }
  while (Delay --);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	1e5a      	subs	r2, r3, #1
 8001de6:	60fa      	str	r2, [r7, #12]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d1f9      	bne.n	8001de0 <RCC_Delay+0x1c>
}
 8001dec:	bf00      	nop
 8001dee:	3714      	adds	r7, #20
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bc80      	pop	{r7}
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	10624dd3 	.word	0x10624dd3

08001e00 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d07d      	beq.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e20:	4b4f      	ldr	r3, [pc, #316]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e22:	69db      	ldr	r3, [r3, #28]
 8001e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d10d      	bne.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e2c:	4b4c      	ldr	r3, [pc, #304]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e2e:	69db      	ldr	r3, [r3, #28]
 8001e30:	4a4b      	ldr	r2, [pc, #300]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e36:	61d3      	str	r3, [r2, #28]
 8001e38:	4b49      	ldr	r3, [pc, #292]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e3a:	69db      	ldr	r3, [r3, #28]
 8001e3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e44:	2301      	movs	r3, #1
 8001e46:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e48:	4b46      	ldr	r3, [pc, #280]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d118      	bne.n	8001e86 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e54:	4b43      	ldr	r3, [pc, #268]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a42      	ldr	r2, [pc, #264]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e60:	f7fe ffdc 	bl	8000e1c <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e66:	e008      	b.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e68:	f7fe ffd8 	bl	8000e1c <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b64      	cmp	r3, #100	; 0x64
 8001e74:	d901      	bls.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e06d      	b.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e7a:	4b3a      	ldr	r3, [pc, #232]	; (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d0f0      	beq.n	8001e68 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e86:	4b36      	ldr	r3, [pc, #216]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e88:	6a1b      	ldr	r3, [r3, #32]
 8001e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e8e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d02e      	beq.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d027      	beq.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ea4:	4b2e      	ldr	r3, [pc, #184]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001eac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001eae:	4b2e      	ldr	r3, [pc, #184]	; (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001eb4:	4b2c      	ldr	r3, [pc, #176]	; (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001eba:	4a29      	ldr	r2, [pc, #164]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d014      	beq.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eca:	f7fe ffa7 	bl	8000e1c <HAL_GetTick>
 8001ece:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed0:	e00a      	b.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ed2:	f7fe ffa3 	bl	8000e1c <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d901      	bls.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	e036      	b.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee8:	4b1d      	ldr	r3, [pc, #116]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d0ee      	beq.n	8001ed2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ef4:	4b1a      	ldr	r3, [pc, #104]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ef6:	6a1b      	ldr	r3, [r3, #32]
 8001ef8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	4917      	ldr	r1, [pc, #92]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f02:	4313      	orrs	r3, r2
 8001f04:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f06:	7dfb      	ldrb	r3, [r7, #23]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d105      	bne.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f0c:	4b14      	ldr	r3, [pc, #80]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f0e:	69db      	ldr	r3, [r3, #28]
 8001f10:	4a13      	ldr	r2, [pc, #76]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f16:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d008      	beq.n	8001f36 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001f24:	4b0e      	ldr	r3, [pc, #56]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	490b      	ldr	r1, [pc, #44]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0310 	and.w	r3, r3, #16
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d008      	beq.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f42:	4b07      	ldr	r3, [pc, #28]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	4904      	ldr	r1, [pc, #16]	; (8001f60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40007000 	.word	0x40007000
 8001f68:	42420440 	.word	0x42420440

08001f6c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001f6c:	b590      	push	{r4, r7, lr}
 8001f6e:	b08d      	sub	sp, #52	; 0x34
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f74:	4b55      	ldr	r3, [pc, #340]	; (80020cc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8001f76:	f107 040c 	add.w	r4, r7, #12
 8001f7a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f80:	4b53      	ldr	r3, [pc, #332]	; (80020d0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001f86:	2300      	movs	r3, #0
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f8e:	2300      	movs	r3, #0
 8001f90:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001f92:	2300      	movs	r3, #0
 8001f94:	61fb      	str	r3, [r7, #28]
 8001f96:	2300      	movs	r3, #0
 8001f98:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d07f      	beq.n	80020a0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8001fa0:	2b10      	cmp	r3, #16
 8001fa2:	d002      	beq.n	8001faa <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d048      	beq.n	800203a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001fa8:	e08b      	b.n	80020c2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8001faa:	4b4a      	ldr	r3, [pc, #296]	; (80020d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001fb0:	4b48      	ldr	r3, [pc, #288]	; (80020d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d07f      	beq.n	80020bc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	0c9b      	lsrs	r3, r3, #18
 8001fc0:	f003 030f 	and.w	r3, r3, #15
 8001fc4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001fc8:	4413      	add	r3, r2
 8001fca:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001fce:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d018      	beq.n	800200c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fda:	4b3e      	ldr	r3, [pc, #248]	; (80020d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	0c5b      	lsrs	r3, r3, #17
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001fe8:	4413      	add	r3, r2
 8001fea:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001fee:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00d      	beq.n	8002016 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001ffa:	4a37      	ldr	r2, [pc, #220]	; (80020d8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffe:	fbb2 f2f3 	udiv	r2, r2, r3
 8002002:	6a3b      	ldr	r3, [r7, #32]
 8002004:	fb02 f303 	mul.w	r3, r2, r3
 8002008:	62fb      	str	r3, [r7, #44]	; 0x2c
 800200a:	e004      	b.n	8002016 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	4a33      	ldr	r2, [pc, #204]	; (80020dc <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002010:	fb02 f303 	mul.w	r3, r2, r3
 8002014:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002016:	4b2f      	ldr	r3, [pc, #188]	; (80020d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800201e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002022:	d102      	bne.n	800202a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8002024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002026:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002028:	e048      	b.n	80020bc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800202a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800202c:	005b      	lsls	r3, r3, #1
 800202e:	4a2c      	ldr	r2, [pc, #176]	; (80020e0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002030:	fba2 2303 	umull	r2, r3, r2, r3
 8002034:	085b      	lsrs	r3, r3, #1
 8002036:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002038:	e040      	b.n	80020bc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800203a:	4b26      	ldr	r3, [pc, #152]	; (80020d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002046:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800204a:	d108      	bne.n	800205e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	f003 0302 	and.w	r3, r3, #2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8002056:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800205a:	62bb      	str	r3, [r7, #40]	; 0x28
 800205c:	e01f      	b.n	800209e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002064:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002068:	d109      	bne.n	800207e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800206a:	4b1a      	ldr	r3, [pc, #104]	; (80020d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800206c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8002076:	f649 4340 	movw	r3, #40000	; 0x9c40
 800207a:	62bb      	str	r3, [r7, #40]	; 0x28
 800207c:	e00f      	b.n	800209e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002084:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002088:	d11a      	bne.n	80020c0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800208a:	4b12      	ldr	r3, [pc, #72]	; (80020d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d014      	beq.n	80020c0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8002096:	f24f 4324 	movw	r3, #62500	; 0xf424
 800209a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800209c:	e010      	b.n	80020c0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800209e:	e00f      	b.n	80020c0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80020a0:	f7ff fe7c 	bl	8001d9c <HAL_RCC_GetPCLK2Freq>
 80020a4:	4602      	mov	r2, r0
 80020a6:	4b0b      	ldr	r3, [pc, #44]	; (80020d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	0b9b      	lsrs	r3, r3, #14
 80020ac:	f003 0303 	and.w	r3, r3, #3
 80020b0:	3301      	adds	r3, #1
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80020ba:	e002      	b.n	80020c2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80020bc:	bf00      	nop
 80020be:	e000      	b.n	80020c2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80020c0:	bf00      	nop
    }
  }
  return (frequency);
 80020c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3734      	adds	r7, #52	; 0x34
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd90      	pop	{r4, r7, pc}
 80020cc:	080035f4 	.word	0x080035f4
 80020d0:	08003604 	.word	0x08003604
 80020d4:	40021000 	.word	0x40021000
 80020d8:	007a1200 	.word	0x007a1200
 80020dc:	003d0900 	.word	0x003d0900
 80020e0:	aaaaaaab 	.word	0xaaaaaaab

080020e4 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e084      	b.n	8002204 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	7c5b      	ldrb	r3, [r3, #17]
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	d105      	bne.n	8002110 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7fe fd88 	bl	8000c20 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2202      	movs	r2, #2
 8002114:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 faf4 	bl	8002704 <HAL_RTC_WaitForSynchro>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d004      	beq.n	800212c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2204      	movs	r2, #4
 8002126:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e06b      	b.n	8002204 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f000 fbad 	bl	800288c <RTC_EnterInitMode>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d004      	beq.n	8002142 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2204      	movs	r2, #4
 800213c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e060      	b.n	8002204 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 0207 	bic.w	r2, r2, #7
 8002150:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d005      	beq.n	8002166 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800215a:	4b2c      	ldr	r3, [pc, #176]	; (800220c <HAL_RTC_Init+0x128>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	4a2b      	ldr	r2, [pc, #172]	; (800220c <HAL_RTC_Init+0x128>)
 8002160:	f023 0301 	bic.w	r3, r3, #1
 8002164:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8002166:	4b29      	ldr	r3, [pc, #164]	; (800220c <HAL_RTC_Init+0x128>)
 8002168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216a:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	4926      	ldr	r1, [pc, #152]	; (800220c <HAL_RTC_Init+0x128>)
 8002174:	4313      	orrs	r3, r2
 8002176:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002180:	d003      	beq.n	800218a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	e00e      	b.n	80021a8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800218a:	2001      	movs	r0, #1
 800218c:	f7ff feee 	bl	8001f6c <HAL_RCCEx_GetPeriphCLKFreq>
 8002190:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d104      	bne.n	80021a2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2204      	movs	r2, #4
 800219c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e030      	b.n	8002204 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	3b01      	subs	r3, #1
 80021a6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f023 010f 	bic.w	r1, r3, #15
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	0c1a      	lsrs	r2, r3, #16
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	0c1b      	lsrs	r3, r3, #16
 80021c6:	041b      	lsls	r3, r3, #16
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	b291      	uxth	r1, r2
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	6812      	ldr	r2, [r2, #0]
 80021d0:	430b      	orrs	r3, r1
 80021d2:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 fb81 	bl	80028dc <RTC_ExitInitMode>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d004      	beq.n	80021ea <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2204      	movs	r2, #4
 80021e4:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e00c      	b.n	8002204 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2201      	movs	r2, #1
 80021fa:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8002202:	2300      	movs	r3, #0
  }
}
 8002204:	4618      	mov	r0, r3
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40006c00 	.word	0x40006c00

08002210 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002210:	b590      	push	{r4, r7, lr}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800221c:	2300      	movs	r3, #0
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	2300      	movs	r3, #0
 8002222:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d002      	beq.n	8002230 <HAL_RTC_SetTime+0x20>
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d101      	bne.n	8002234 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e080      	b.n	8002336 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	7c1b      	ldrb	r3, [r3, #16]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d101      	bne.n	8002240 <HAL_RTC_SetTime+0x30>
 800223c:	2302      	movs	r3, #2
 800223e:	e07a      	b.n	8002336 <HAL_RTC_SetTime+0x126>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2201      	movs	r2, #1
 8002244:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2202      	movs	r2, #2
 800224a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d113      	bne.n	800227a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	461a      	mov	r2, r3
 8002258:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800225c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	785b      	ldrb	r3, [r3, #1]
 8002264:	4619      	mov	r1, r3
 8002266:	460b      	mov	r3, r1
 8002268:	011b      	lsls	r3, r3, #4
 800226a:	1a5b      	subs	r3, r3, r1
 800226c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800226e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8002270:	68ba      	ldr	r2, [r7, #8]
 8002272:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002274:	4413      	add	r3, r2
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	e01e      	b.n	80022b8 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f000 fb71 	bl	8002966 <RTC_Bcd2ToByte>
 8002284:	4603      	mov	r3, r0
 8002286:	461a      	mov	r2, r3
 8002288:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800228c:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	785b      	ldrb	r3, [r3, #1]
 8002294:	4618      	mov	r0, r3
 8002296:	f000 fb66 	bl	8002966 <RTC_Bcd2ToByte>
 800229a:	4603      	mov	r3, r0
 800229c:	461a      	mov	r2, r3
 800229e:	4613      	mov	r3, r2
 80022a0:	011b      	lsls	r3, r3, #4
 80022a2:	1a9b      	subs	r3, r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80022a6:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	789b      	ldrb	r3, [r3, #2]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 fb5a 	bl	8002966 <RTC_Bcd2ToByte>
 80022b2:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80022b4:	4423      	add	r3, r4
 80022b6:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80022b8:	6979      	ldr	r1, [r7, #20]
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f000 fa7f 	bl	80027be <RTC_WriteTimeCounter>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d007      	beq.n	80022d6 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2204      	movs	r2, #4
 80022ca:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2200      	movs	r2, #0
 80022d0:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e02f      	b.n	8002336 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 0205 	bic.w	r2, r2, #5
 80022e4:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80022e6:	68f8      	ldr	r0, [r7, #12]
 80022e8:	f000 fa90 	bl	800280c <RTC_ReadAlarmCounter>
 80022ec:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f4:	d018      	beq.n	8002328 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d214      	bcs.n	8002328 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8002304:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002308:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800230a:	6939      	ldr	r1, [r7, #16]
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f000 fa96 	bl	800283e <RTC_WriteAlarmCounter>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d007      	beq.n	8002328 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2204      	movs	r2, #4
 800231c:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e006      	b.n	8002336 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2201      	movs	r2, #1
 800232c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002334:	2300      	movs	r3, #0
  }
}
 8002336:	4618      	mov	r0, r3
 8002338:	371c      	adds	r7, #28
 800233a:	46bd      	mov	sp, r7
 800233c:	bd90      	pop	{r4, r7, pc}
	...

08002340 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b088      	sub	sp, #32
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	61bb      	str	r3, [r7, #24]
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
 8002358:	2300      	movs	r3, #0
 800235a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d002      	beq.n	8002368 <HAL_RTC_GetTime+0x28>
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d101      	bne.n	800236c <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e0b5      	b.n	80024d8 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f003 0304 	and.w	r3, r3, #4
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e0ac      	b.n	80024d8 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800237e:	68f8      	ldr	r0, [r7, #12]
 8002380:	f000 f9ed 	bl	800275e <RTC_ReadTimeCounter>
 8002384:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	4a55      	ldr	r2, [pc, #340]	; (80024e0 <HAL_RTC_GetTime+0x1a0>)
 800238a:	fba2 2303 	umull	r2, r3, r2, r3
 800238e:	0adb      	lsrs	r3, r3, #11
 8002390:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	4b52      	ldr	r3, [pc, #328]	; (80024e0 <HAL_RTC_GetTime+0x1a0>)
 8002396:	fba3 1302 	umull	r1, r3, r3, r2
 800239a:	0adb      	lsrs	r3, r3, #11
 800239c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80023a0:	fb01 f303 	mul.w	r3, r1, r3
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	4a4f      	ldr	r2, [pc, #316]	; (80024e4 <HAL_RTC_GetTime+0x1a4>)
 80023a8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ac:	095b      	lsrs	r3, r3, #5
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	4a4a      	ldr	r2, [pc, #296]	; (80024e0 <HAL_RTC_GetTime+0x1a0>)
 80023b8:	fba2 1203 	umull	r1, r2, r2, r3
 80023bc:	0ad2      	lsrs	r2, r2, #11
 80023be:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80023c2:	fb01 f202 	mul.w	r2, r1, r2
 80023c6:	1a9a      	subs	r2, r3, r2
 80023c8:	4b46      	ldr	r3, [pc, #280]	; (80024e4 <HAL_RTC_GetTime+0x1a4>)
 80023ca:	fba3 1302 	umull	r1, r3, r3, r2
 80023ce:	0959      	lsrs	r1, r3, #5
 80023d0:	460b      	mov	r3, r1
 80023d2:	011b      	lsls	r3, r3, #4
 80023d4:	1a5b      	subs	r3, r3, r1
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	1ad1      	subs	r1, r2, r3
 80023da:	b2ca      	uxtb	r2, r1
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	2b17      	cmp	r3, #23
 80023e4:	d955      	bls.n	8002492 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4a3f      	ldr	r2, [pc, #252]	; (80024e8 <HAL_RTC_GetTime+0x1a8>)
 80023ea:	fba2 2303 	umull	r2, r3, r2, r3
 80023ee:	091b      	lsrs	r3, r3, #4
 80023f0:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80023f2:	6939      	ldr	r1, [r7, #16]
 80023f4:	4b3c      	ldr	r3, [pc, #240]	; (80024e8 <HAL_RTC_GetTime+0x1a8>)
 80023f6:	fba3 2301 	umull	r2, r3, r3, r1
 80023fa:	091a      	lsrs	r2, r3, #4
 80023fc:	4613      	mov	r3, r2
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	4413      	add	r3, r2
 8002402:	00db      	lsls	r3, r3, #3
 8002404:	1aca      	subs	r2, r1, r3
 8002406:	b2d2      	uxtb	r2, r2
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800240c:	68f8      	ldr	r0, [r7, #12]
 800240e:	f000 f9fd 	bl	800280c <RTC_ReadAlarmCounter>
 8002412:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800241a:	d008      	beq.n	800242e <HAL_RTC_GetTime+0xee>
 800241c:	69fa      	ldr	r2, [r7, #28]
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	429a      	cmp	r2, r3
 8002422:	d904      	bls.n	800242e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8002424:	69fa      	ldr	r2, [r7, #28]
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	61fb      	str	r3, [r7, #28]
 800242c:	e002      	b.n	8002434 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800242e:	f04f 33ff 	mov.w	r3, #4294967295
 8002432:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	4a2d      	ldr	r2, [pc, #180]	; (80024ec <HAL_RTC_GetTime+0x1ac>)
 8002438:	fb02 f303 	mul.w	r3, r2, r3
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002442:	69b9      	ldr	r1, [r7, #24]
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	f000 f9ba 	bl	80027be <RTC_WriteTimeCounter>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e041      	b.n	80024d8 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800245a:	d00c      	beq.n	8002476 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800245c:	69fa      	ldr	r2, [r7, #28]
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	4413      	add	r3, r2
 8002462:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002464:	69f9      	ldr	r1, [r7, #28]
 8002466:	68f8      	ldr	r0, [r7, #12]
 8002468:	f000 f9e9 	bl	800283e <RTC_WriteAlarmCounter>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d00a      	beq.n	8002488 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e030      	b.n	80024d8 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002476:	69f9      	ldr	r1, [r7, #28]
 8002478:	68f8      	ldr	r0, [r7, #12]
 800247a:	f000 f9e0 	bl	800283e <RTC_WriteAlarmCounter>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e027      	b.n	80024d8 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8002488:	6979      	ldr	r1, [r7, #20]
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f000 fa88 	bl	80029a0 <RTC_DateUpdate>
 8002490:	e003      	b.n	800249a <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	b2da      	uxtb	r2, r3
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d01a      	beq.n	80024d6 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f000 fa41 	bl	800292c <RTC_ByteToBcd2>
 80024aa:	4603      	mov	r3, r0
 80024ac:	461a      	mov	r2, r3
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	785b      	ldrb	r3, [r3, #1]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f000 fa38 	bl	800292c <RTC_ByteToBcd2>
 80024bc:	4603      	mov	r3, r0
 80024be:	461a      	mov	r2, r3
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	789b      	ldrb	r3, [r3, #2]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f000 fa2f 	bl	800292c <RTC_ByteToBcd2>
 80024ce:	4603      	mov	r3, r0
 80024d0:	461a      	mov	r2, r3
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3720      	adds	r7, #32
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	91a2b3c5 	.word	0x91a2b3c5
 80024e4:	88888889 	.word	0x88888889
 80024e8:	aaaaaaab 	.word	0xaaaaaaab
 80024ec:	00015180 	.word	0x00015180

080024f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b088      	sub	sp, #32
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	61fb      	str	r3, [r7, #28]
 8002500:	2300      	movs	r3, #0
 8002502:	61bb      	str	r3, [r7, #24]
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d002      	beq.n	8002514 <HAL_RTC_SetDate+0x24>
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e097      	b.n	8002648 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	7c1b      	ldrb	r3, [r3, #16]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d101      	bne.n	8002524 <HAL_RTC_SetDate+0x34>
 8002520:	2302      	movs	r3, #2
 8002522:	e091      	b.n	8002648 <HAL_RTC_SetDate+0x158>
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2201      	movs	r2, #1
 8002528:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2202      	movs	r2, #2
 800252e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10c      	bne.n	8002550 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	78da      	ldrb	r2, [r3, #3]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	785a      	ldrb	r2, [r3, #1]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	789a      	ldrb	r2, [r3, #2]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	739a      	strb	r2, [r3, #14]
 800254e:	e01a      	b.n	8002586 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	78db      	ldrb	r3, [r3, #3]
 8002554:	4618      	mov	r0, r3
 8002556:	f000 fa06 	bl	8002966 <RTC_Bcd2ToByte>
 800255a:	4603      	mov	r3, r0
 800255c:	461a      	mov	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	785b      	ldrb	r3, [r3, #1]
 8002566:	4618      	mov	r0, r3
 8002568:	f000 f9fd 	bl	8002966 <RTC_Bcd2ToByte>
 800256c:	4603      	mov	r3, r0
 800256e:	461a      	mov	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	789b      	ldrb	r3, [r3, #2]
 8002578:	4618      	mov	r0, r3
 800257a:	f000 f9f4 	bl	8002966 <RTC_Bcd2ToByte>
 800257e:	4603      	mov	r3, r0
 8002580:	461a      	mov	r2, r3
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	7bdb      	ldrb	r3, [r3, #15]
 800258a:	4618      	mov	r0, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	7b59      	ldrb	r1, [r3, #13]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	7b9b      	ldrb	r3, [r3, #14]
 8002594:	461a      	mov	r2, r3
 8002596:	f000 fadf 	bl	8002b58 <RTC_WeekDayNum>
 800259a:	4603      	mov	r3, r0
 800259c:	461a      	mov	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	7b1a      	ldrb	r2, [r3, #12]
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f000 f8d7 	bl	800275e <RTC_ReadTimeCounter>
 80025b0:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	4a26      	ldr	r2, [pc, #152]	; (8002650 <HAL_RTC_SetDate+0x160>)
 80025b6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ba:	0adb      	lsrs	r3, r3, #11
 80025bc:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	2b18      	cmp	r3, #24
 80025c2:	d93a      	bls.n	800263a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	4a23      	ldr	r2, [pc, #140]	; (8002654 <HAL_RTC_SetDate+0x164>)
 80025c8:	fba2 2303 	umull	r2, r3, r2, r3
 80025cc:	091b      	lsrs	r3, r3, #4
 80025ce:	4a22      	ldr	r2, [pc, #136]	; (8002658 <HAL_RTC_SetDate+0x168>)
 80025d0:	fb02 f303 	mul.w	r3, r2, r3
 80025d4:	69fa      	ldr	r2, [r7, #28]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80025da:	69f9      	ldr	r1, [r7, #28]
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f000 f8ee 	bl	80027be <RTC_WriteTimeCounter>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d007      	beq.n	80025f8 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2204      	movs	r2, #4
 80025ec:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e027      	b.n	8002648 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f000 f907 	bl	800280c <RTC_ReadAlarmCounter>
 80025fe:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002606:	d018      	beq.n	800263a <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	429a      	cmp	r2, r3
 800260e:	d214      	bcs.n	800263a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8002616:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800261a:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800261c:	69b9      	ldr	r1, [r7, #24]
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 f90d 	bl	800283e <RTC_WriteAlarmCounter>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d007      	beq.n	800263a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2204      	movs	r2, #4
 800262e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e006      	b.n	8002648 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2201      	movs	r2, #1
 800263e:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2200      	movs	r2, #0
 8002644:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002646:	2300      	movs	r3, #0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3720      	adds	r7, #32
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	91a2b3c5 	.word	0x91a2b3c5
 8002654:	aaaaaaab 	.word	0xaaaaaaab
 8002658:	00015180 	.word	0x00015180

0800265c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b086      	sub	sp, #24
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8002668:	f107 0314 	add.w	r3, r7, #20
 800266c:	2100      	movs	r1, #0
 800266e:	460a      	mov	r2, r1
 8002670:	801a      	strh	r2, [r3, #0]
 8002672:	460a      	mov	r2, r1
 8002674:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d002      	beq.n	8002682 <HAL_RTC_GetDate+0x26>
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e03a      	b.n	80026fc <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8002686:	f107 0314 	add.w	r3, r7, #20
 800268a:	2200      	movs	r2, #0
 800268c:	4619      	mov	r1, r3
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f7ff fe56 	bl	8002340 <HAL_RTC_GetTime>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e02e      	b.n	80026fc <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	7b1a      	ldrb	r2, [r3, #12]
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	7bda      	ldrb	r2, [r3, #15]
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	7b5a      	ldrb	r2, [r3, #13]
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	7b9a      	ldrb	r2, [r3, #14]
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d01a      	beq.n	80026fa <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	78db      	ldrb	r3, [r3, #3]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f000 f92f 	bl	800292c <RTC_ByteToBcd2>
 80026ce:	4603      	mov	r3, r0
 80026d0:	461a      	mov	r2, r3
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	785b      	ldrb	r3, [r3, #1]
 80026da:	4618      	mov	r0, r3
 80026dc:	f000 f926 	bl	800292c <RTC_ByteToBcd2>
 80026e0:	4603      	mov	r3, r0
 80026e2:	461a      	mov	r2, r3
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	789b      	ldrb	r3, [r3, #2]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f000 f91d 	bl	800292c <RTC_ByteToBcd2>
 80026f2:	4603      	mov	r3, r0
 80026f4:	461a      	mov	r2, r3
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80026fa:	2300      	movs	r3, #0
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3718      	adds	r7, #24
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800270c:	2300      	movs	r3, #0
 800270e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e01d      	b.n	8002756 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f022 0208 	bic.w	r2, r2, #8
 8002728:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800272a:	f7fe fb77 	bl	8000e1c <HAL_GetTick>
 800272e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002730:	e009      	b.n	8002746 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002732:	f7fe fb73 	bl	8000e1c <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002740:	d901      	bls.n	8002746 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e007      	b.n	8002756 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f003 0308 	and.w	r3, r3, #8
 8002750:	2b00      	cmp	r3, #0
 8002752:	d0ee      	beq.n	8002732 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800275e:	b480      	push	{r7}
 8002760:	b087      	sub	sp, #28
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8002766:	2300      	movs	r3, #0
 8002768:	827b      	strh	r3, [r7, #18]
 800276a:	2300      	movs	r3, #0
 800276c:	823b      	strh	r3, [r7, #16]
 800276e:	2300      	movs	r3, #0
 8002770:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8002772:	2300      	movs	r3, #0
 8002774:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	699b      	ldr	r3, [r3, #24]
 800277c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	69db      	ldr	r3, [r3, #28]
 8002784:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800278e:	8a7a      	ldrh	r2, [r7, #18]
 8002790:	8a3b      	ldrh	r3, [r7, #16]
 8002792:	429a      	cmp	r2, r3
 8002794:	d008      	beq.n	80027a8 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8002796:	8a3b      	ldrh	r3, [r7, #16]
 8002798:	041a      	lsls	r2, r3, #16
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	4313      	orrs	r3, r2
 80027a4:	617b      	str	r3, [r7, #20]
 80027a6:	e004      	b.n	80027b2 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80027a8:	8a7b      	ldrh	r3, [r7, #18]
 80027aa:	041a      	lsls	r2, r3, #16
 80027ac:	89fb      	ldrh	r3, [r7, #14]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80027b2:	697b      	ldr	r3, [r7, #20]
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	371c      	adds	r7, #28
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr

080027be <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b084      	sub	sp, #16
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
 80027c6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027c8:	2300      	movs	r3, #0
 80027ca:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f000 f85d 	bl	800288c <RTC_EnterInitMode>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	73fb      	strb	r3, [r7, #15]
 80027dc:	e011      	b.n	8002802 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	683a      	ldr	r2, [r7, #0]
 80027e4:	0c12      	lsrs	r2, r2, #16
 80027e6:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	b292      	uxth	r2, r2
 80027f0:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 f872 	bl	80028dc <RTC_ExitInitMode>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002802:	7bfb      	ldrb	r3, [r7, #15]
}
 8002804:	4618      	mov	r0, r3
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8002814:	2300      	movs	r3, #0
 8002816:	81fb      	strh	r3, [r7, #14]
 8002818:	2300      	movs	r3, #0
 800281a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800282c:	89fb      	ldrh	r3, [r7, #14]
 800282e:	041a      	lsls	r2, r3, #16
 8002830:	89bb      	ldrh	r3, [r7, #12]
 8002832:	4313      	orrs	r3, r2
}
 8002834:	4618      	mov	r0, r3
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr

0800283e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b084      	sub	sp, #16
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
 8002846:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002848:	2300      	movs	r3, #0
 800284a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 f81d 	bl	800288c <RTC_EnterInitMode>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d002      	beq.n	800285e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	73fb      	strb	r3, [r7, #15]
 800285c:	e011      	b.n	8002882 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	683a      	ldr	r2, [r7, #0]
 8002864:	0c12      	lsrs	r2, r2, #16
 8002866:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	b292      	uxth	r2, r2
 8002870:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f832 	bl	80028dc <RTC_ExitInitMode>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002882:	7bfb      	ldrb	r3, [r7, #15]
}
 8002884:	4618      	mov	r0, r3
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002894:	2300      	movs	r3, #0
 8002896:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002898:	f7fe fac0 	bl	8000e1c <HAL_GetTick>
 800289c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800289e:	e009      	b.n	80028b4 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80028a0:	f7fe fabc 	bl	8000e1c <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028ae:	d901      	bls.n	80028b4 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e00f      	b.n	80028d4 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f003 0320 	and.w	r3, r3, #32
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0ee      	beq.n	80028a0 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	685a      	ldr	r2, [r3, #4]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f042 0210 	orr.w	r2, r2, #16
 80028d0:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	685a      	ldr	r2, [r3, #4]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f022 0210 	bic.w	r2, r2, #16
 80028f6:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80028f8:	f7fe fa90 	bl	8000e1c <HAL_GetTick>
 80028fc:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80028fe:	e009      	b.n	8002914 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002900:	f7fe fa8c 	bl	8000e1c <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800290e:	d901      	bls.n	8002914 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e007      	b.n	8002924 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 0320 	and.w	r3, r3, #32
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0ee      	beq.n	8002900 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8002922:	2300      	movs	r3, #0
}
 8002924:	4618      	mov	r0, r3
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002936:	2300      	movs	r3, #0
 8002938:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800293a:	e005      	b.n	8002948 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	3301      	adds	r3, #1
 8002940:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002942:	79fb      	ldrb	r3, [r7, #7]
 8002944:	3b0a      	subs	r3, #10
 8002946:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8002948:	79fb      	ldrb	r3, [r7, #7]
 800294a:	2b09      	cmp	r3, #9
 800294c:	d8f6      	bhi.n	800293c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	b2db      	uxtb	r3, r3
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	b2da      	uxtb	r2, r3
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	4313      	orrs	r3, r2
 800295a:	b2db      	uxtb	r3, r3
}
 800295c:	4618      	mov	r0, r3
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	bc80      	pop	{r7}
 8002964:	4770      	bx	lr

08002966 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002966:	b480      	push	{r7}
 8002968:	b085      	sub	sp, #20
 800296a:	af00      	add	r7, sp, #0
 800296c:	4603      	mov	r3, r0
 800296e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8002970:	2300      	movs	r3, #0
 8002972:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8002974:	79fb      	ldrb	r3, [r7, #7]
 8002976:	091b      	lsrs	r3, r3, #4
 8002978:	b2db      	uxtb	r3, r3
 800297a:	461a      	mov	r2, r3
 800297c:	4613      	mov	r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4413      	add	r3, r2
 8002982:	005b      	lsls	r3, r3, #1
 8002984:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002986:	79fb      	ldrb	r3, [r7, #7]
 8002988:	f003 030f 	and.w	r3, r3, #15
 800298c:	b2da      	uxtb	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	b2db      	uxtb	r3, r3
 8002992:	4413      	add	r3, r2
 8002994:	b2db      	uxtb	r3, r3
}
 8002996:	4618      	mov	r0, r3
 8002998:	3714      	adds	r7, #20
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80029aa:	2300      	movs	r3, #0
 80029ac:	617b      	str	r3, [r7, #20]
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
 80029b2:	2300      	movs	r3, #0
 80029b4:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	7bdb      	ldrb	r3, [r3, #15]
 80029be:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	7b5b      	ldrb	r3, [r3, #13]
 80029c4:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	7b9b      	ldrb	r3, [r3, #14]
 80029ca:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80029cc:	2300      	movs	r3, #0
 80029ce:	60bb      	str	r3, [r7, #8]
 80029d0:	e06f      	b.n	8002ab2 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d011      	beq.n	80029fc <RTC_DateUpdate+0x5c>
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	2b03      	cmp	r3, #3
 80029dc:	d00e      	beq.n	80029fc <RTC_DateUpdate+0x5c>
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	2b05      	cmp	r3, #5
 80029e2:	d00b      	beq.n	80029fc <RTC_DateUpdate+0x5c>
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	2b07      	cmp	r3, #7
 80029e8:	d008      	beq.n	80029fc <RTC_DateUpdate+0x5c>
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	2b08      	cmp	r3, #8
 80029ee:	d005      	beq.n	80029fc <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	2b0a      	cmp	r3, #10
 80029f4:	d002      	beq.n	80029fc <RTC_DateUpdate+0x5c>
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	2b0c      	cmp	r3, #12
 80029fa:	d117      	bne.n	8002a2c <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2b1e      	cmp	r3, #30
 8002a00:	d803      	bhi.n	8002a0a <RTC_DateUpdate+0x6a>
      {
        day++;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	3301      	adds	r3, #1
 8002a06:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002a08:	e050      	b.n	8002aac <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	2b0c      	cmp	r3, #12
 8002a0e:	d005      	beq.n	8002a1c <RTC_DateUpdate+0x7c>
        {
          month++;
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	3301      	adds	r3, #1
 8002a14:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002a16:	2301      	movs	r3, #1
 8002a18:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002a1a:	e047      	b.n	8002aac <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002a20:	2301      	movs	r3, #1
 8002a22:	60fb      	str	r3, [r7, #12]
          year++;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	3301      	adds	r3, #1
 8002a28:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8002a2a:	e03f      	b.n	8002aac <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	d008      	beq.n	8002a44 <RTC_DateUpdate+0xa4>
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	2b06      	cmp	r3, #6
 8002a36:	d005      	beq.n	8002a44 <RTC_DateUpdate+0xa4>
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	2b09      	cmp	r3, #9
 8002a3c:	d002      	beq.n	8002a44 <RTC_DateUpdate+0xa4>
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	2b0b      	cmp	r3, #11
 8002a42:	d10c      	bne.n	8002a5e <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2b1d      	cmp	r3, #29
 8002a48:	d803      	bhi.n	8002a52 <RTC_DateUpdate+0xb2>
      {
        day++;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002a50:	e02c      	b.n	8002aac <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	3301      	adds	r3, #1
 8002a56:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8002a5c:	e026      	b.n	8002aac <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d123      	bne.n	8002aac <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2b1b      	cmp	r3, #27
 8002a68:	d803      	bhi.n	8002a72 <RTC_DateUpdate+0xd2>
      {
        day++;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	60fb      	str	r3, [r7, #12]
 8002a70:	e01c      	b.n	8002aac <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2b1c      	cmp	r3, #28
 8002a76:	d111      	bne.n	8002a9c <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f000 f839 	bl	8002af4 <RTC_IsLeapYear>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d003      	beq.n	8002a90 <RTC_DateUpdate+0xf0>
        {
          day++;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	e00d      	b.n	8002aac <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	3301      	adds	r3, #1
 8002a94:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002a96:	2301      	movs	r3, #1
 8002a98:	60fb      	str	r3, [r7, #12]
 8002a9a:	e007      	b.n	8002aac <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2b1d      	cmp	r3, #29
 8002aa0:	d104      	bne.n	8002aac <RTC_DateUpdate+0x10c>
      {
        month++;
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	68ba      	ldr	r2, [r7, #8]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d38b      	bcc.n	80029d2 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	b2da      	uxtb	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	b2da      	uxtb	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	b2da      	uxtb	r2, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	b2d2      	uxtb	r2, r2
 8002ada:	4619      	mov	r1, r3
 8002adc:	6978      	ldr	r0, [r7, #20]
 8002ade:	f000 f83b 	bl	8002b58 <RTC_WeekDayNum>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	731a      	strb	r2, [r3, #12]
}
 8002aea:	bf00      	nop
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8002afe:	88fb      	ldrh	r3, [r7, #6]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	e01d      	b.n	8002b4a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8002b0e:	88fb      	ldrh	r3, [r7, #6]
 8002b10:	4a10      	ldr	r2, [pc, #64]	; (8002b54 <RTC_IsLeapYear+0x60>)
 8002b12:	fba2 1203 	umull	r1, r2, r2, r3
 8002b16:	0952      	lsrs	r2, r2, #5
 8002b18:	2164      	movs	r1, #100	; 0x64
 8002b1a:	fb01 f202 	mul.w	r2, r1, r2
 8002b1e:	1a9b      	subs	r3, r3, r2
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e00f      	b.n	8002b4a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8002b2a:	88fb      	ldrh	r3, [r7, #6]
 8002b2c:	4a09      	ldr	r2, [pc, #36]	; (8002b54 <RTC_IsLeapYear+0x60>)
 8002b2e:	fba2 1203 	umull	r1, r2, r2, r3
 8002b32:	09d2      	lsrs	r2, r2, #7
 8002b34:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002b38:	fb01 f202 	mul.w	r2, r1, r2
 8002b3c:	1a9b      	subs	r3, r3, r2
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e000      	b.n	8002b4a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8002b48:	2300      	movs	r3, #0
  }
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr
 8002b54:	51eb851f 	.word	0x51eb851f

08002b58 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	70fb      	strb	r3, [r7, #3]
 8002b64:	4613      	mov	r3, r2
 8002b66:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	60bb      	str	r3, [r7, #8]
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002b76:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002b78:	78fb      	ldrb	r3, [r7, #3]
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d82d      	bhi.n	8002bda <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8002b7e:	78fa      	ldrb	r2, [r7, #3]
 8002b80:	4613      	mov	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	1a9b      	subs	r3, r3, r2
 8002b8a:	4a2c      	ldr	r2, [pc, #176]	; (8002c3c <RTC_WeekDayNum+0xe4>)
 8002b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b90:	085a      	lsrs	r2, r3, #1
 8002b92:	78bb      	ldrb	r3, [r7, #2]
 8002b94:	441a      	add	r2, r3
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	441a      	add	r2, r3
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	089b      	lsrs	r3, r3, #2
 8002ba0:	441a      	add	r2, r3
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	4926      	ldr	r1, [pc, #152]	; (8002c40 <RTC_WeekDayNum+0xe8>)
 8002ba8:	fba1 1303 	umull	r1, r3, r1, r3
 8002bac:	095b      	lsrs	r3, r3, #5
 8002bae:	1ad2      	subs	r2, r2, r3
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	4922      	ldr	r1, [pc, #136]	; (8002c40 <RTC_WeekDayNum+0xe8>)
 8002bb6:	fba1 1303 	umull	r1, r3, r1, r3
 8002bba:	09db      	lsrs	r3, r3, #7
 8002bbc:	4413      	add	r3, r2
 8002bbe:	1d1a      	adds	r2, r3, #4
 8002bc0:	4b20      	ldr	r3, [pc, #128]	; (8002c44 <RTC_WeekDayNum+0xec>)
 8002bc2:	fba3 1302 	umull	r1, r3, r3, r2
 8002bc6:	1ad1      	subs	r1, r2, r3
 8002bc8:	0849      	lsrs	r1, r1, #1
 8002bca:	440b      	add	r3, r1
 8002bcc:	0899      	lsrs	r1, r3, #2
 8002bce:	460b      	mov	r3, r1
 8002bd0:	00db      	lsls	r3, r3, #3
 8002bd2:	1a5b      	subs	r3, r3, r1
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	e029      	b.n	8002c2e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002bda:	78fa      	ldrb	r2, [r7, #3]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	4413      	add	r3, r2
 8002be2:	00db      	lsls	r3, r3, #3
 8002be4:	1a9b      	subs	r3, r3, r2
 8002be6:	4a15      	ldr	r2, [pc, #84]	; (8002c3c <RTC_WeekDayNum+0xe4>)
 8002be8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bec:	085a      	lsrs	r2, r3, #1
 8002bee:	78bb      	ldrb	r3, [r7, #2]
 8002bf0:	441a      	add	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	441a      	add	r2, r3
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	089b      	lsrs	r3, r3, #2
 8002bfa:	441a      	add	r2, r3
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	4910      	ldr	r1, [pc, #64]	; (8002c40 <RTC_WeekDayNum+0xe8>)
 8002c00:	fba1 1303 	umull	r1, r3, r1, r3
 8002c04:	095b      	lsrs	r3, r3, #5
 8002c06:	1ad2      	subs	r2, r2, r3
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	490d      	ldr	r1, [pc, #52]	; (8002c40 <RTC_WeekDayNum+0xe8>)
 8002c0c:	fba1 1303 	umull	r1, r3, r1, r3
 8002c10:	09db      	lsrs	r3, r3, #7
 8002c12:	4413      	add	r3, r2
 8002c14:	1c9a      	adds	r2, r3, #2
 8002c16:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <RTC_WeekDayNum+0xec>)
 8002c18:	fba3 1302 	umull	r1, r3, r3, r2
 8002c1c:	1ad1      	subs	r1, r2, r3
 8002c1e:	0849      	lsrs	r1, r1, #1
 8002c20:	440b      	add	r3, r1
 8002c22:	0899      	lsrs	r1, r3, #2
 8002c24:	460b      	mov	r3, r1
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	1a5b      	subs	r3, r3, r1
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	b2db      	uxtb	r3, r3
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3714      	adds	r7, #20
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr
 8002c3c:	38e38e39 	.word	0x38e38e39
 8002c40:	51eb851f 	.word	0x51eb851f
 8002c44:	24924925 	.word	0x24924925

08002c48 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b087      	sub	sp, #28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002c54:	2300      	movs	r3, #0
 8002c56:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8002c58:	4b07      	ldr	r3, [pc, #28]	; (8002c78 <HAL_RTCEx_BKUPWrite+0x30>)
 8002c5a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	4413      	add	r3, r2
 8002c64:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	b292      	uxth	r2, r2
 8002c6c:	601a      	str	r2, [r3, #0]
}
 8002c6e:	bf00      	nop
 8002c70:	371c      	adds	r7, #28
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr
 8002c78:	40006c00 	.word	0x40006c00

08002c7c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 8002c8e:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <HAL_RTCEx_BKUPRead+0x34>)
 8002c90:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	4413      	add	r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8002ca4:	68bb      	ldr	r3, [r7, #8]
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3714      	adds	r7, #20
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr
 8002cb0:	40006c00 	.word	0x40006c00

08002cb4 <__errno>:
 8002cb4:	4b01      	ldr	r3, [pc, #4]	; (8002cbc <__errno+0x8>)
 8002cb6:	6818      	ldr	r0, [r3, #0]
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	2000000c 	.word	0x2000000c

08002cc0 <__libc_init_array>:
 8002cc0:	b570      	push	{r4, r5, r6, lr}
 8002cc2:	2500      	movs	r5, #0
 8002cc4:	4e0c      	ldr	r6, [pc, #48]	; (8002cf8 <__libc_init_array+0x38>)
 8002cc6:	4c0d      	ldr	r4, [pc, #52]	; (8002cfc <__libc_init_array+0x3c>)
 8002cc8:	1ba4      	subs	r4, r4, r6
 8002cca:	10a4      	asrs	r4, r4, #2
 8002ccc:	42a5      	cmp	r5, r4
 8002cce:	d109      	bne.n	8002ce4 <__libc_init_array+0x24>
 8002cd0:	f000 fc34 	bl	800353c <_init>
 8002cd4:	2500      	movs	r5, #0
 8002cd6:	4e0a      	ldr	r6, [pc, #40]	; (8002d00 <__libc_init_array+0x40>)
 8002cd8:	4c0a      	ldr	r4, [pc, #40]	; (8002d04 <__libc_init_array+0x44>)
 8002cda:	1ba4      	subs	r4, r4, r6
 8002cdc:	10a4      	asrs	r4, r4, #2
 8002cde:	42a5      	cmp	r5, r4
 8002ce0:	d105      	bne.n	8002cee <__libc_init_array+0x2e>
 8002ce2:	bd70      	pop	{r4, r5, r6, pc}
 8002ce4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ce8:	4798      	blx	r3
 8002cea:	3501      	adds	r5, #1
 8002cec:	e7ee      	b.n	8002ccc <__libc_init_array+0xc>
 8002cee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002cf2:	4798      	blx	r3
 8002cf4:	3501      	adds	r5, #1
 8002cf6:	e7f2      	b.n	8002cde <__libc_init_array+0x1e>
 8002cf8:	08003654 	.word	0x08003654
 8002cfc:	08003654 	.word	0x08003654
 8002d00:	08003654 	.word	0x08003654
 8002d04:	08003658 	.word	0x08003658

08002d08 <memset>:
 8002d08:	4603      	mov	r3, r0
 8002d0a:	4402      	add	r2, r0
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d100      	bne.n	8002d12 <memset+0xa>
 8002d10:	4770      	bx	lr
 8002d12:	f803 1b01 	strb.w	r1, [r3], #1
 8002d16:	e7f9      	b.n	8002d0c <memset+0x4>

08002d18 <siprintf>:
 8002d18:	b40e      	push	{r1, r2, r3}
 8002d1a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002d1e:	b500      	push	{lr}
 8002d20:	b09c      	sub	sp, #112	; 0x70
 8002d22:	ab1d      	add	r3, sp, #116	; 0x74
 8002d24:	9002      	str	r0, [sp, #8]
 8002d26:	9006      	str	r0, [sp, #24]
 8002d28:	9107      	str	r1, [sp, #28]
 8002d2a:	9104      	str	r1, [sp, #16]
 8002d2c:	4808      	ldr	r0, [pc, #32]	; (8002d50 <siprintf+0x38>)
 8002d2e:	4909      	ldr	r1, [pc, #36]	; (8002d54 <siprintf+0x3c>)
 8002d30:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d34:	9105      	str	r1, [sp, #20]
 8002d36:	6800      	ldr	r0, [r0, #0]
 8002d38:	a902      	add	r1, sp, #8
 8002d3a:	9301      	str	r3, [sp, #4]
 8002d3c:	f000 f866 	bl	8002e0c <_svfiprintf_r>
 8002d40:	2200      	movs	r2, #0
 8002d42:	9b02      	ldr	r3, [sp, #8]
 8002d44:	701a      	strb	r2, [r3, #0]
 8002d46:	b01c      	add	sp, #112	; 0x70
 8002d48:	f85d eb04 	ldr.w	lr, [sp], #4
 8002d4c:	b003      	add	sp, #12
 8002d4e:	4770      	bx	lr
 8002d50:	2000000c 	.word	0x2000000c
 8002d54:	ffff0208 	.word	0xffff0208

08002d58 <__ssputs_r>:
 8002d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d5c:	688e      	ldr	r6, [r1, #8]
 8002d5e:	4682      	mov	sl, r0
 8002d60:	429e      	cmp	r6, r3
 8002d62:	460c      	mov	r4, r1
 8002d64:	4690      	mov	r8, r2
 8002d66:	4699      	mov	r9, r3
 8002d68:	d837      	bhi.n	8002dda <__ssputs_r+0x82>
 8002d6a:	898a      	ldrh	r2, [r1, #12]
 8002d6c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002d70:	d031      	beq.n	8002dd6 <__ssputs_r+0x7e>
 8002d72:	2302      	movs	r3, #2
 8002d74:	6825      	ldr	r5, [r4, #0]
 8002d76:	6909      	ldr	r1, [r1, #16]
 8002d78:	1a6f      	subs	r7, r5, r1
 8002d7a:	6965      	ldr	r5, [r4, #20]
 8002d7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002d80:	fb95 f5f3 	sdiv	r5, r5, r3
 8002d84:	f109 0301 	add.w	r3, r9, #1
 8002d88:	443b      	add	r3, r7
 8002d8a:	429d      	cmp	r5, r3
 8002d8c:	bf38      	it	cc
 8002d8e:	461d      	movcc	r5, r3
 8002d90:	0553      	lsls	r3, r2, #21
 8002d92:	d530      	bpl.n	8002df6 <__ssputs_r+0x9e>
 8002d94:	4629      	mov	r1, r5
 8002d96:	f000 fb37 	bl	8003408 <_malloc_r>
 8002d9a:	4606      	mov	r6, r0
 8002d9c:	b950      	cbnz	r0, 8002db4 <__ssputs_r+0x5c>
 8002d9e:	230c      	movs	r3, #12
 8002da0:	f04f 30ff 	mov.w	r0, #4294967295
 8002da4:	f8ca 3000 	str.w	r3, [sl]
 8002da8:	89a3      	ldrh	r3, [r4, #12]
 8002daa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dae:	81a3      	strh	r3, [r4, #12]
 8002db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002db4:	463a      	mov	r2, r7
 8002db6:	6921      	ldr	r1, [r4, #16]
 8002db8:	f000 fab6 	bl	8003328 <memcpy>
 8002dbc:	89a3      	ldrh	r3, [r4, #12]
 8002dbe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002dc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dc6:	81a3      	strh	r3, [r4, #12]
 8002dc8:	6126      	str	r6, [r4, #16]
 8002dca:	443e      	add	r6, r7
 8002dcc:	6026      	str	r6, [r4, #0]
 8002dce:	464e      	mov	r6, r9
 8002dd0:	6165      	str	r5, [r4, #20]
 8002dd2:	1bed      	subs	r5, r5, r7
 8002dd4:	60a5      	str	r5, [r4, #8]
 8002dd6:	454e      	cmp	r6, r9
 8002dd8:	d900      	bls.n	8002ddc <__ssputs_r+0x84>
 8002dda:	464e      	mov	r6, r9
 8002ddc:	4632      	mov	r2, r6
 8002dde:	4641      	mov	r1, r8
 8002de0:	6820      	ldr	r0, [r4, #0]
 8002de2:	f000 faac 	bl	800333e <memmove>
 8002de6:	68a3      	ldr	r3, [r4, #8]
 8002de8:	2000      	movs	r0, #0
 8002dea:	1b9b      	subs	r3, r3, r6
 8002dec:	60a3      	str	r3, [r4, #8]
 8002dee:	6823      	ldr	r3, [r4, #0]
 8002df0:	441e      	add	r6, r3
 8002df2:	6026      	str	r6, [r4, #0]
 8002df4:	e7dc      	b.n	8002db0 <__ssputs_r+0x58>
 8002df6:	462a      	mov	r2, r5
 8002df8:	f000 fb60 	bl	80034bc <_realloc_r>
 8002dfc:	4606      	mov	r6, r0
 8002dfe:	2800      	cmp	r0, #0
 8002e00:	d1e2      	bne.n	8002dc8 <__ssputs_r+0x70>
 8002e02:	6921      	ldr	r1, [r4, #16]
 8002e04:	4650      	mov	r0, sl
 8002e06:	f000 fab3 	bl	8003370 <_free_r>
 8002e0a:	e7c8      	b.n	8002d9e <__ssputs_r+0x46>

08002e0c <_svfiprintf_r>:
 8002e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e10:	461d      	mov	r5, r3
 8002e12:	898b      	ldrh	r3, [r1, #12]
 8002e14:	b09d      	sub	sp, #116	; 0x74
 8002e16:	061f      	lsls	r7, r3, #24
 8002e18:	4680      	mov	r8, r0
 8002e1a:	460c      	mov	r4, r1
 8002e1c:	4616      	mov	r6, r2
 8002e1e:	d50f      	bpl.n	8002e40 <_svfiprintf_r+0x34>
 8002e20:	690b      	ldr	r3, [r1, #16]
 8002e22:	b96b      	cbnz	r3, 8002e40 <_svfiprintf_r+0x34>
 8002e24:	2140      	movs	r1, #64	; 0x40
 8002e26:	f000 faef 	bl	8003408 <_malloc_r>
 8002e2a:	6020      	str	r0, [r4, #0]
 8002e2c:	6120      	str	r0, [r4, #16]
 8002e2e:	b928      	cbnz	r0, 8002e3c <_svfiprintf_r+0x30>
 8002e30:	230c      	movs	r3, #12
 8002e32:	f8c8 3000 	str.w	r3, [r8]
 8002e36:	f04f 30ff 	mov.w	r0, #4294967295
 8002e3a:	e0c8      	b.n	8002fce <_svfiprintf_r+0x1c2>
 8002e3c:	2340      	movs	r3, #64	; 0x40
 8002e3e:	6163      	str	r3, [r4, #20]
 8002e40:	2300      	movs	r3, #0
 8002e42:	9309      	str	r3, [sp, #36]	; 0x24
 8002e44:	2320      	movs	r3, #32
 8002e46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e4a:	2330      	movs	r3, #48	; 0x30
 8002e4c:	f04f 0b01 	mov.w	fp, #1
 8002e50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e54:	9503      	str	r5, [sp, #12]
 8002e56:	4637      	mov	r7, r6
 8002e58:	463d      	mov	r5, r7
 8002e5a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002e5e:	b10b      	cbz	r3, 8002e64 <_svfiprintf_r+0x58>
 8002e60:	2b25      	cmp	r3, #37	; 0x25
 8002e62:	d13e      	bne.n	8002ee2 <_svfiprintf_r+0xd6>
 8002e64:	ebb7 0a06 	subs.w	sl, r7, r6
 8002e68:	d00b      	beq.n	8002e82 <_svfiprintf_r+0x76>
 8002e6a:	4653      	mov	r3, sl
 8002e6c:	4632      	mov	r2, r6
 8002e6e:	4621      	mov	r1, r4
 8002e70:	4640      	mov	r0, r8
 8002e72:	f7ff ff71 	bl	8002d58 <__ssputs_r>
 8002e76:	3001      	adds	r0, #1
 8002e78:	f000 80a4 	beq.w	8002fc4 <_svfiprintf_r+0x1b8>
 8002e7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e7e:	4453      	add	r3, sl
 8002e80:	9309      	str	r3, [sp, #36]	; 0x24
 8002e82:	783b      	ldrb	r3, [r7, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	f000 809d 	beq.w	8002fc4 <_svfiprintf_r+0x1b8>
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e94:	9304      	str	r3, [sp, #16]
 8002e96:	9307      	str	r3, [sp, #28]
 8002e98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e9c:	931a      	str	r3, [sp, #104]	; 0x68
 8002e9e:	462f      	mov	r7, r5
 8002ea0:	2205      	movs	r2, #5
 8002ea2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002ea6:	4850      	ldr	r0, [pc, #320]	; (8002fe8 <_svfiprintf_r+0x1dc>)
 8002ea8:	f000 fa30 	bl	800330c <memchr>
 8002eac:	9b04      	ldr	r3, [sp, #16]
 8002eae:	b9d0      	cbnz	r0, 8002ee6 <_svfiprintf_r+0xda>
 8002eb0:	06d9      	lsls	r1, r3, #27
 8002eb2:	bf44      	itt	mi
 8002eb4:	2220      	movmi	r2, #32
 8002eb6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002eba:	071a      	lsls	r2, r3, #28
 8002ebc:	bf44      	itt	mi
 8002ebe:	222b      	movmi	r2, #43	; 0x2b
 8002ec0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002ec4:	782a      	ldrb	r2, [r5, #0]
 8002ec6:	2a2a      	cmp	r2, #42	; 0x2a
 8002ec8:	d015      	beq.n	8002ef6 <_svfiprintf_r+0xea>
 8002eca:	462f      	mov	r7, r5
 8002ecc:	2000      	movs	r0, #0
 8002ece:	250a      	movs	r5, #10
 8002ed0:	9a07      	ldr	r2, [sp, #28]
 8002ed2:	4639      	mov	r1, r7
 8002ed4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ed8:	3b30      	subs	r3, #48	; 0x30
 8002eda:	2b09      	cmp	r3, #9
 8002edc:	d94d      	bls.n	8002f7a <_svfiprintf_r+0x16e>
 8002ede:	b1b8      	cbz	r0, 8002f10 <_svfiprintf_r+0x104>
 8002ee0:	e00f      	b.n	8002f02 <_svfiprintf_r+0xf6>
 8002ee2:	462f      	mov	r7, r5
 8002ee4:	e7b8      	b.n	8002e58 <_svfiprintf_r+0x4c>
 8002ee6:	4a40      	ldr	r2, [pc, #256]	; (8002fe8 <_svfiprintf_r+0x1dc>)
 8002ee8:	463d      	mov	r5, r7
 8002eea:	1a80      	subs	r0, r0, r2
 8002eec:	fa0b f000 	lsl.w	r0, fp, r0
 8002ef0:	4318      	orrs	r0, r3
 8002ef2:	9004      	str	r0, [sp, #16]
 8002ef4:	e7d3      	b.n	8002e9e <_svfiprintf_r+0x92>
 8002ef6:	9a03      	ldr	r2, [sp, #12]
 8002ef8:	1d11      	adds	r1, r2, #4
 8002efa:	6812      	ldr	r2, [r2, #0]
 8002efc:	9103      	str	r1, [sp, #12]
 8002efe:	2a00      	cmp	r2, #0
 8002f00:	db01      	blt.n	8002f06 <_svfiprintf_r+0xfa>
 8002f02:	9207      	str	r2, [sp, #28]
 8002f04:	e004      	b.n	8002f10 <_svfiprintf_r+0x104>
 8002f06:	4252      	negs	r2, r2
 8002f08:	f043 0302 	orr.w	r3, r3, #2
 8002f0c:	9207      	str	r2, [sp, #28]
 8002f0e:	9304      	str	r3, [sp, #16]
 8002f10:	783b      	ldrb	r3, [r7, #0]
 8002f12:	2b2e      	cmp	r3, #46	; 0x2e
 8002f14:	d10c      	bne.n	8002f30 <_svfiprintf_r+0x124>
 8002f16:	787b      	ldrb	r3, [r7, #1]
 8002f18:	2b2a      	cmp	r3, #42	; 0x2a
 8002f1a:	d133      	bne.n	8002f84 <_svfiprintf_r+0x178>
 8002f1c:	9b03      	ldr	r3, [sp, #12]
 8002f1e:	3702      	adds	r7, #2
 8002f20:	1d1a      	adds	r2, r3, #4
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	9203      	str	r2, [sp, #12]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	bfb8      	it	lt
 8002f2a:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f2e:	9305      	str	r3, [sp, #20]
 8002f30:	4d2e      	ldr	r5, [pc, #184]	; (8002fec <_svfiprintf_r+0x1e0>)
 8002f32:	2203      	movs	r2, #3
 8002f34:	7839      	ldrb	r1, [r7, #0]
 8002f36:	4628      	mov	r0, r5
 8002f38:	f000 f9e8 	bl	800330c <memchr>
 8002f3c:	b138      	cbz	r0, 8002f4e <_svfiprintf_r+0x142>
 8002f3e:	2340      	movs	r3, #64	; 0x40
 8002f40:	1b40      	subs	r0, r0, r5
 8002f42:	fa03 f000 	lsl.w	r0, r3, r0
 8002f46:	9b04      	ldr	r3, [sp, #16]
 8002f48:	3701      	adds	r7, #1
 8002f4a:	4303      	orrs	r3, r0
 8002f4c:	9304      	str	r3, [sp, #16]
 8002f4e:	7839      	ldrb	r1, [r7, #0]
 8002f50:	2206      	movs	r2, #6
 8002f52:	4827      	ldr	r0, [pc, #156]	; (8002ff0 <_svfiprintf_r+0x1e4>)
 8002f54:	1c7e      	adds	r6, r7, #1
 8002f56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f5a:	f000 f9d7 	bl	800330c <memchr>
 8002f5e:	2800      	cmp	r0, #0
 8002f60:	d038      	beq.n	8002fd4 <_svfiprintf_r+0x1c8>
 8002f62:	4b24      	ldr	r3, [pc, #144]	; (8002ff4 <_svfiprintf_r+0x1e8>)
 8002f64:	bb13      	cbnz	r3, 8002fac <_svfiprintf_r+0x1a0>
 8002f66:	9b03      	ldr	r3, [sp, #12]
 8002f68:	3307      	adds	r3, #7
 8002f6a:	f023 0307 	bic.w	r3, r3, #7
 8002f6e:	3308      	adds	r3, #8
 8002f70:	9303      	str	r3, [sp, #12]
 8002f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f74:	444b      	add	r3, r9
 8002f76:	9309      	str	r3, [sp, #36]	; 0x24
 8002f78:	e76d      	b.n	8002e56 <_svfiprintf_r+0x4a>
 8002f7a:	fb05 3202 	mla	r2, r5, r2, r3
 8002f7e:	2001      	movs	r0, #1
 8002f80:	460f      	mov	r7, r1
 8002f82:	e7a6      	b.n	8002ed2 <_svfiprintf_r+0xc6>
 8002f84:	2300      	movs	r3, #0
 8002f86:	250a      	movs	r5, #10
 8002f88:	4619      	mov	r1, r3
 8002f8a:	3701      	adds	r7, #1
 8002f8c:	9305      	str	r3, [sp, #20]
 8002f8e:	4638      	mov	r0, r7
 8002f90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f94:	3a30      	subs	r2, #48	; 0x30
 8002f96:	2a09      	cmp	r2, #9
 8002f98:	d903      	bls.n	8002fa2 <_svfiprintf_r+0x196>
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0c8      	beq.n	8002f30 <_svfiprintf_r+0x124>
 8002f9e:	9105      	str	r1, [sp, #20]
 8002fa0:	e7c6      	b.n	8002f30 <_svfiprintf_r+0x124>
 8002fa2:	fb05 2101 	mla	r1, r5, r1, r2
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	4607      	mov	r7, r0
 8002faa:	e7f0      	b.n	8002f8e <_svfiprintf_r+0x182>
 8002fac:	ab03      	add	r3, sp, #12
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	4622      	mov	r2, r4
 8002fb2:	4b11      	ldr	r3, [pc, #68]	; (8002ff8 <_svfiprintf_r+0x1ec>)
 8002fb4:	a904      	add	r1, sp, #16
 8002fb6:	4640      	mov	r0, r8
 8002fb8:	f3af 8000 	nop.w
 8002fbc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002fc0:	4681      	mov	r9, r0
 8002fc2:	d1d6      	bne.n	8002f72 <_svfiprintf_r+0x166>
 8002fc4:	89a3      	ldrh	r3, [r4, #12]
 8002fc6:	065b      	lsls	r3, r3, #25
 8002fc8:	f53f af35 	bmi.w	8002e36 <_svfiprintf_r+0x2a>
 8002fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002fce:	b01d      	add	sp, #116	; 0x74
 8002fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fd4:	ab03      	add	r3, sp, #12
 8002fd6:	9300      	str	r3, [sp, #0]
 8002fd8:	4622      	mov	r2, r4
 8002fda:	4b07      	ldr	r3, [pc, #28]	; (8002ff8 <_svfiprintf_r+0x1ec>)
 8002fdc:	a904      	add	r1, sp, #16
 8002fde:	4640      	mov	r0, r8
 8002fe0:	f000 f882 	bl	80030e8 <_printf_i>
 8002fe4:	e7ea      	b.n	8002fbc <_svfiprintf_r+0x1b0>
 8002fe6:	bf00      	nop
 8002fe8:	08003620 	.word	0x08003620
 8002fec:	08003626 	.word	0x08003626
 8002ff0:	0800362a 	.word	0x0800362a
 8002ff4:	00000000 	.word	0x00000000
 8002ff8:	08002d59 	.word	0x08002d59

08002ffc <_printf_common>:
 8002ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003000:	4691      	mov	r9, r2
 8003002:	461f      	mov	r7, r3
 8003004:	688a      	ldr	r2, [r1, #8]
 8003006:	690b      	ldr	r3, [r1, #16]
 8003008:	4606      	mov	r6, r0
 800300a:	4293      	cmp	r3, r2
 800300c:	bfb8      	it	lt
 800300e:	4613      	movlt	r3, r2
 8003010:	f8c9 3000 	str.w	r3, [r9]
 8003014:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003018:	460c      	mov	r4, r1
 800301a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800301e:	b112      	cbz	r2, 8003026 <_printf_common+0x2a>
 8003020:	3301      	adds	r3, #1
 8003022:	f8c9 3000 	str.w	r3, [r9]
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	0699      	lsls	r1, r3, #26
 800302a:	bf42      	ittt	mi
 800302c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003030:	3302      	addmi	r3, #2
 8003032:	f8c9 3000 	strmi.w	r3, [r9]
 8003036:	6825      	ldr	r5, [r4, #0]
 8003038:	f015 0506 	ands.w	r5, r5, #6
 800303c:	d107      	bne.n	800304e <_printf_common+0x52>
 800303e:	f104 0a19 	add.w	sl, r4, #25
 8003042:	68e3      	ldr	r3, [r4, #12]
 8003044:	f8d9 2000 	ldr.w	r2, [r9]
 8003048:	1a9b      	subs	r3, r3, r2
 800304a:	42ab      	cmp	r3, r5
 800304c:	dc29      	bgt.n	80030a2 <_printf_common+0xa6>
 800304e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003052:	6822      	ldr	r2, [r4, #0]
 8003054:	3300      	adds	r3, #0
 8003056:	bf18      	it	ne
 8003058:	2301      	movne	r3, #1
 800305a:	0692      	lsls	r2, r2, #26
 800305c:	d42e      	bmi.n	80030bc <_printf_common+0xc0>
 800305e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003062:	4639      	mov	r1, r7
 8003064:	4630      	mov	r0, r6
 8003066:	47c0      	blx	r8
 8003068:	3001      	adds	r0, #1
 800306a:	d021      	beq.n	80030b0 <_printf_common+0xb4>
 800306c:	6823      	ldr	r3, [r4, #0]
 800306e:	68e5      	ldr	r5, [r4, #12]
 8003070:	f003 0306 	and.w	r3, r3, #6
 8003074:	2b04      	cmp	r3, #4
 8003076:	bf18      	it	ne
 8003078:	2500      	movne	r5, #0
 800307a:	f8d9 2000 	ldr.w	r2, [r9]
 800307e:	f04f 0900 	mov.w	r9, #0
 8003082:	bf08      	it	eq
 8003084:	1aad      	subeq	r5, r5, r2
 8003086:	68a3      	ldr	r3, [r4, #8]
 8003088:	6922      	ldr	r2, [r4, #16]
 800308a:	bf08      	it	eq
 800308c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003090:	4293      	cmp	r3, r2
 8003092:	bfc4      	itt	gt
 8003094:	1a9b      	subgt	r3, r3, r2
 8003096:	18ed      	addgt	r5, r5, r3
 8003098:	341a      	adds	r4, #26
 800309a:	454d      	cmp	r5, r9
 800309c:	d11a      	bne.n	80030d4 <_printf_common+0xd8>
 800309e:	2000      	movs	r0, #0
 80030a0:	e008      	b.n	80030b4 <_printf_common+0xb8>
 80030a2:	2301      	movs	r3, #1
 80030a4:	4652      	mov	r2, sl
 80030a6:	4639      	mov	r1, r7
 80030a8:	4630      	mov	r0, r6
 80030aa:	47c0      	blx	r8
 80030ac:	3001      	adds	r0, #1
 80030ae:	d103      	bne.n	80030b8 <_printf_common+0xbc>
 80030b0:	f04f 30ff 	mov.w	r0, #4294967295
 80030b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030b8:	3501      	adds	r5, #1
 80030ba:	e7c2      	b.n	8003042 <_printf_common+0x46>
 80030bc:	2030      	movs	r0, #48	; 0x30
 80030be:	18e1      	adds	r1, r4, r3
 80030c0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80030c4:	1c5a      	adds	r2, r3, #1
 80030c6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80030ca:	4422      	add	r2, r4
 80030cc:	3302      	adds	r3, #2
 80030ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80030d2:	e7c4      	b.n	800305e <_printf_common+0x62>
 80030d4:	2301      	movs	r3, #1
 80030d6:	4622      	mov	r2, r4
 80030d8:	4639      	mov	r1, r7
 80030da:	4630      	mov	r0, r6
 80030dc:	47c0      	blx	r8
 80030de:	3001      	adds	r0, #1
 80030e0:	d0e6      	beq.n	80030b0 <_printf_common+0xb4>
 80030e2:	f109 0901 	add.w	r9, r9, #1
 80030e6:	e7d8      	b.n	800309a <_printf_common+0x9e>

080030e8 <_printf_i>:
 80030e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80030ec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80030f0:	460c      	mov	r4, r1
 80030f2:	7e09      	ldrb	r1, [r1, #24]
 80030f4:	b085      	sub	sp, #20
 80030f6:	296e      	cmp	r1, #110	; 0x6e
 80030f8:	4617      	mov	r7, r2
 80030fa:	4606      	mov	r6, r0
 80030fc:	4698      	mov	r8, r3
 80030fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003100:	f000 80b3 	beq.w	800326a <_printf_i+0x182>
 8003104:	d822      	bhi.n	800314c <_printf_i+0x64>
 8003106:	2963      	cmp	r1, #99	; 0x63
 8003108:	d036      	beq.n	8003178 <_printf_i+0x90>
 800310a:	d80a      	bhi.n	8003122 <_printf_i+0x3a>
 800310c:	2900      	cmp	r1, #0
 800310e:	f000 80b9 	beq.w	8003284 <_printf_i+0x19c>
 8003112:	2958      	cmp	r1, #88	; 0x58
 8003114:	f000 8083 	beq.w	800321e <_printf_i+0x136>
 8003118:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800311c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003120:	e032      	b.n	8003188 <_printf_i+0xa0>
 8003122:	2964      	cmp	r1, #100	; 0x64
 8003124:	d001      	beq.n	800312a <_printf_i+0x42>
 8003126:	2969      	cmp	r1, #105	; 0x69
 8003128:	d1f6      	bne.n	8003118 <_printf_i+0x30>
 800312a:	6820      	ldr	r0, [r4, #0]
 800312c:	6813      	ldr	r3, [r2, #0]
 800312e:	0605      	lsls	r5, r0, #24
 8003130:	f103 0104 	add.w	r1, r3, #4
 8003134:	d52a      	bpl.n	800318c <_printf_i+0xa4>
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6011      	str	r1, [r2, #0]
 800313a:	2b00      	cmp	r3, #0
 800313c:	da03      	bge.n	8003146 <_printf_i+0x5e>
 800313e:	222d      	movs	r2, #45	; 0x2d
 8003140:	425b      	negs	r3, r3
 8003142:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003146:	486f      	ldr	r0, [pc, #444]	; (8003304 <_printf_i+0x21c>)
 8003148:	220a      	movs	r2, #10
 800314a:	e039      	b.n	80031c0 <_printf_i+0xd8>
 800314c:	2973      	cmp	r1, #115	; 0x73
 800314e:	f000 809d 	beq.w	800328c <_printf_i+0x1a4>
 8003152:	d808      	bhi.n	8003166 <_printf_i+0x7e>
 8003154:	296f      	cmp	r1, #111	; 0x6f
 8003156:	d020      	beq.n	800319a <_printf_i+0xb2>
 8003158:	2970      	cmp	r1, #112	; 0x70
 800315a:	d1dd      	bne.n	8003118 <_printf_i+0x30>
 800315c:	6823      	ldr	r3, [r4, #0]
 800315e:	f043 0320 	orr.w	r3, r3, #32
 8003162:	6023      	str	r3, [r4, #0]
 8003164:	e003      	b.n	800316e <_printf_i+0x86>
 8003166:	2975      	cmp	r1, #117	; 0x75
 8003168:	d017      	beq.n	800319a <_printf_i+0xb2>
 800316a:	2978      	cmp	r1, #120	; 0x78
 800316c:	d1d4      	bne.n	8003118 <_printf_i+0x30>
 800316e:	2378      	movs	r3, #120	; 0x78
 8003170:	4865      	ldr	r0, [pc, #404]	; (8003308 <_printf_i+0x220>)
 8003172:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003176:	e055      	b.n	8003224 <_printf_i+0x13c>
 8003178:	6813      	ldr	r3, [r2, #0]
 800317a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800317e:	1d19      	adds	r1, r3, #4
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	6011      	str	r1, [r2, #0]
 8003184:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003188:	2301      	movs	r3, #1
 800318a:	e08c      	b.n	80032a6 <_printf_i+0x1be>
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003192:	6011      	str	r1, [r2, #0]
 8003194:	bf18      	it	ne
 8003196:	b21b      	sxthne	r3, r3
 8003198:	e7cf      	b.n	800313a <_printf_i+0x52>
 800319a:	6813      	ldr	r3, [r2, #0]
 800319c:	6825      	ldr	r5, [r4, #0]
 800319e:	1d18      	adds	r0, r3, #4
 80031a0:	6010      	str	r0, [r2, #0]
 80031a2:	0628      	lsls	r0, r5, #24
 80031a4:	d501      	bpl.n	80031aa <_printf_i+0xc2>
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	e002      	b.n	80031b0 <_printf_i+0xc8>
 80031aa:	0668      	lsls	r0, r5, #25
 80031ac:	d5fb      	bpl.n	80031a6 <_printf_i+0xbe>
 80031ae:	881b      	ldrh	r3, [r3, #0]
 80031b0:	296f      	cmp	r1, #111	; 0x6f
 80031b2:	bf14      	ite	ne
 80031b4:	220a      	movne	r2, #10
 80031b6:	2208      	moveq	r2, #8
 80031b8:	4852      	ldr	r0, [pc, #328]	; (8003304 <_printf_i+0x21c>)
 80031ba:	2100      	movs	r1, #0
 80031bc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80031c0:	6865      	ldr	r5, [r4, #4]
 80031c2:	2d00      	cmp	r5, #0
 80031c4:	60a5      	str	r5, [r4, #8]
 80031c6:	f2c0 8095 	blt.w	80032f4 <_printf_i+0x20c>
 80031ca:	6821      	ldr	r1, [r4, #0]
 80031cc:	f021 0104 	bic.w	r1, r1, #4
 80031d0:	6021      	str	r1, [r4, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d13d      	bne.n	8003252 <_printf_i+0x16a>
 80031d6:	2d00      	cmp	r5, #0
 80031d8:	f040 808e 	bne.w	80032f8 <_printf_i+0x210>
 80031dc:	4665      	mov	r5, ip
 80031de:	2a08      	cmp	r2, #8
 80031e0:	d10b      	bne.n	80031fa <_printf_i+0x112>
 80031e2:	6823      	ldr	r3, [r4, #0]
 80031e4:	07db      	lsls	r3, r3, #31
 80031e6:	d508      	bpl.n	80031fa <_printf_i+0x112>
 80031e8:	6923      	ldr	r3, [r4, #16]
 80031ea:	6862      	ldr	r2, [r4, #4]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	bfde      	ittt	le
 80031f0:	2330      	movle	r3, #48	; 0x30
 80031f2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80031f6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80031fa:	ebac 0305 	sub.w	r3, ip, r5
 80031fe:	6123      	str	r3, [r4, #16]
 8003200:	f8cd 8000 	str.w	r8, [sp]
 8003204:	463b      	mov	r3, r7
 8003206:	aa03      	add	r2, sp, #12
 8003208:	4621      	mov	r1, r4
 800320a:	4630      	mov	r0, r6
 800320c:	f7ff fef6 	bl	8002ffc <_printf_common>
 8003210:	3001      	adds	r0, #1
 8003212:	d14d      	bne.n	80032b0 <_printf_i+0x1c8>
 8003214:	f04f 30ff 	mov.w	r0, #4294967295
 8003218:	b005      	add	sp, #20
 800321a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800321e:	4839      	ldr	r0, [pc, #228]	; (8003304 <_printf_i+0x21c>)
 8003220:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003224:	6813      	ldr	r3, [r2, #0]
 8003226:	6821      	ldr	r1, [r4, #0]
 8003228:	1d1d      	adds	r5, r3, #4
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	6015      	str	r5, [r2, #0]
 800322e:	060a      	lsls	r2, r1, #24
 8003230:	d50b      	bpl.n	800324a <_printf_i+0x162>
 8003232:	07ca      	lsls	r2, r1, #31
 8003234:	bf44      	itt	mi
 8003236:	f041 0120 	orrmi.w	r1, r1, #32
 800323a:	6021      	strmi	r1, [r4, #0]
 800323c:	b91b      	cbnz	r3, 8003246 <_printf_i+0x15e>
 800323e:	6822      	ldr	r2, [r4, #0]
 8003240:	f022 0220 	bic.w	r2, r2, #32
 8003244:	6022      	str	r2, [r4, #0]
 8003246:	2210      	movs	r2, #16
 8003248:	e7b7      	b.n	80031ba <_printf_i+0xd2>
 800324a:	064d      	lsls	r5, r1, #25
 800324c:	bf48      	it	mi
 800324e:	b29b      	uxthmi	r3, r3
 8003250:	e7ef      	b.n	8003232 <_printf_i+0x14a>
 8003252:	4665      	mov	r5, ip
 8003254:	fbb3 f1f2 	udiv	r1, r3, r2
 8003258:	fb02 3311 	mls	r3, r2, r1, r3
 800325c:	5cc3      	ldrb	r3, [r0, r3]
 800325e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003262:	460b      	mov	r3, r1
 8003264:	2900      	cmp	r1, #0
 8003266:	d1f5      	bne.n	8003254 <_printf_i+0x16c>
 8003268:	e7b9      	b.n	80031de <_printf_i+0xf6>
 800326a:	6813      	ldr	r3, [r2, #0]
 800326c:	6825      	ldr	r5, [r4, #0]
 800326e:	1d18      	adds	r0, r3, #4
 8003270:	6961      	ldr	r1, [r4, #20]
 8003272:	6010      	str	r0, [r2, #0]
 8003274:	0628      	lsls	r0, r5, #24
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	d501      	bpl.n	800327e <_printf_i+0x196>
 800327a:	6019      	str	r1, [r3, #0]
 800327c:	e002      	b.n	8003284 <_printf_i+0x19c>
 800327e:	066a      	lsls	r2, r5, #25
 8003280:	d5fb      	bpl.n	800327a <_printf_i+0x192>
 8003282:	8019      	strh	r1, [r3, #0]
 8003284:	2300      	movs	r3, #0
 8003286:	4665      	mov	r5, ip
 8003288:	6123      	str	r3, [r4, #16]
 800328a:	e7b9      	b.n	8003200 <_printf_i+0x118>
 800328c:	6813      	ldr	r3, [r2, #0]
 800328e:	1d19      	adds	r1, r3, #4
 8003290:	6011      	str	r1, [r2, #0]
 8003292:	681d      	ldr	r5, [r3, #0]
 8003294:	6862      	ldr	r2, [r4, #4]
 8003296:	2100      	movs	r1, #0
 8003298:	4628      	mov	r0, r5
 800329a:	f000 f837 	bl	800330c <memchr>
 800329e:	b108      	cbz	r0, 80032a4 <_printf_i+0x1bc>
 80032a0:	1b40      	subs	r0, r0, r5
 80032a2:	6060      	str	r0, [r4, #4]
 80032a4:	6863      	ldr	r3, [r4, #4]
 80032a6:	6123      	str	r3, [r4, #16]
 80032a8:	2300      	movs	r3, #0
 80032aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032ae:	e7a7      	b.n	8003200 <_printf_i+0x118>
 80032b0:	6923      	ldr	r3, [r4, #16]
 80032b2:	462a      	mov	r2, r5
 80032b4:	4639      	mov	r1, r7
 80032b6:	4630      	mov	r0, r6
 80032b8:	47c0      	blx	r8
 80032ba:	3001      	adds	r0, #1
 80032bc:	d0aa      	beq.n	8003214 <_printf_i+0x12c>
 80032be:	6823      	ldr	r3, [r4, #0]
 80032c0:	079b      	lsls	r3, r3, #30
 80032c2:	d413      	bmi.n	80032ec <_printf_i+0x204>
 80032c4:	68e0      	ldr	r0, [r4, #12]
 80032c6:	9b03      	ldr	r3, [sp, #12]
 80032c8:	4298      	cmp	r0, r3
 80032ca:	bfb8      	it	lt
 80032cc:	4618      	movlt	r0, r3
 80032ce:	e7a3      	b.n	8003218 <_printf_i+0x130>
 80032d0:	2301      	movs	r3, #1
 80032d2:	464a      	mov	r2, r9
 80032d4:	4639      	mov	r1, r7
 80032d6:	4630      	mov	r0, r6
 80032d8:	47c0      	blx	r8
 80032da:	3001      	adds	r0, #1
 80032dc:	d09a      	beq.n	8003214 <_printf_i+0x12c>
 80032de:	3501      	adds	r5, #1
 80032e0:	68e3      	ldr	r3, [r4, #12]
 80032e2:	9a03      	ldr	r2, [sp, #12]
 80032e4:	1a9b      	subs	r3, r3, r2
 80032e6:	42ab      	cmp	r3, r5
 80032e8:	dcf2      	bgt.n	80032d0 <_printf_i+0x1e8>
 80032ea:	e7eb      	b.n	80032c4 <_printf_i+0x1dc>
 80032ec:	2500      	movs	r5, #0
 80032ee:	f104 0919 	add.w	r9, r4, #25
 80032f2:	e7f5      	b.n	80032e0 <_printf_i+0x1f8>
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1ac      	bne.n	8003252 <_printf_i+0x16a>
 80032f8:	7803      	ldrb	r3, [r0, #0]
 80032fa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003302:	e76c      	b.n	80031de <_printf_i+0xf6>
 8003304:	08003631 	.word	0x08003631
 8003308:	08003642 	.word	0x08003642

0800330c <memchr>:
 800330c:	b510      	push	{r4, lr}
 800330e:	b2c9      	uxtb	r1, r1
 8003310:	4402      	add	r2, r0
 8003312:	4290      	cmp	r0, r2
 8003314:	4603      	mov	r3, r0
 8003316:	d101      	bne.n	800331c <memchr+0x10>
 8003318:	2300      	movs	r3, #0
 800331a:	e003      	b.n	8003324 <memchr+0x18>
 800331c:	781c      	ldrb	r4, [r3, #0]
 800331e:	3001      	adds	r0, #1
 8003320:	428c      	cmp	r4, r1
 8003322:	d1f6      	bne.n	8003312 <memchr+0x6>
 8003324:	4618      	mov	r0, r3
 8003326:	bd10      	pop	{r4, pc}

08003328 <memcpy>:
 8003328:	b510      	push	{r4, lr}
 800332a:	1e43      	subs	r3, r0, #1
 800332c:	440a      	add	r2, r1
 800332e:	4291      	cmp	r1, r2
 8003330:	d100      	bne.n	8003334 <memcpy+0xc>
 8003332:	bd10      	pop	{r4, pc}
 8003334:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003338:	f803 4f01 	strb.w	r4, [r3, #1]!
 800333c:	e7f7      	b.n	800332e <memcpy+0x6>

0800333e <memmove>:
 800333e:	4288      	cmp	r0, r1
 8003340:	b510      	push	{r4, lr}
 8003342:	eb01 0302 	add.w	r3, r1, r2
 8003346:	d807      	bhi.n	8003358 <memmove+0x1a>
 8003348:	1e42      	subs	r2, r0, #1
 800334a:	4299      	cmp	r1, r3
 800334c:	d00a      	beq.n	8003364 <memmove+0x26>
 800334e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003352:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003356:	e7f8      	b.n	800334a <memmove+0xc>
 8003358:	4283      	cmp	r3, r0
 800335a:	d9f5      	bls.n	8003348 <memmove+0xa>
 800335c:	1881      	adds	r1, r0, r2
 800335e:	1ad2      	subs	r2, r2, r3
 8003360:	42d3      	cmn	r3, r2
 8003362:	d100      	bne.n	8003366 <memmove+0x28>
 8003364:	bd10      	pop	{r4, pc}
 8003366:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800336a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800336e:	e7f7      	b.n	8003360 <memmove+0x22>

08003370 <_free_r>:
 8003370:	b538      	push	{r3, r4, r5, lr}
 8003372:	4605      	mov	r5, r0
 8003374:	2900      	cmp	r1, #0
 8003376:	d043      	beq.n	8003400 <_free_r+0x90>
 8003378:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800337c:	1f0c      	subs	r4, r1, #4
 800337e:	2b00      	cmp	r3, #0
 8003380:	bfb8      	it	lt
 8003382:	18e4      	addlt	r4, r4, r3
 8003384:	f000 f8d0 	bl	8003528 <__malloc_lock>
 8003388:	4a1e      	ldr	r2, [pc, #120]	; (8003404 <_free_r+0x94>)
 800338a:	6813      	ldr	r3, [r2, #0]
 800338c:	4610      	mov	r0, r2
 800338e:	b933      	cbnz	r3, 800339e <_free_r+0x2e>
 8003390:	6063      	str	r3, [r4, #4]
 8003392:	6014      	str	r4, [r2, #0]
 8003394:	4628      	mov	r0, r5
 8003396:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800339a:	f000 b8c6 	b.w	800352a <__malloc_unlock>
 800339e:	42a3      	cmp	r3, r4
 80033a0:	d90b      	bls.n	80033ba <_free_r+0x4a>
 80033a2:	6821      	ldr	r1, [r4, #0]
 80033a4:	1862      	adds	r2, r4, r1
 80033a6:	4293      	cmp	r3, r2
 80033a8:	bf01      	itttt	eq
 80033aa:	681a      	ldreq	r2, [r3, #0]
 80033ac:	685b      	ldreq	r3, [r3, #4]
 80033ae:	1852      	addeq	r2, r2, r1
 80033b0:	6022      	streq	r2, [r4, #0]
 80033b2:	6063      	str	r3, [r4, #4]
 80033b4:	6004      	str	r4, [r0, #0]
 80033b6:	e7ed      	b.n	8003394 <_free_r+0x24>
 80033b8:	4613      	mov	r3, r2
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	b10a      	cbz	r2, 80033c2 <_free_r+0x52>
 80033be:	42a2      	cmp	r2, r4
 80033c0:	d9fa      	bls.n	80033b8 <_free_r+0x48>
 80033c2:	6819      	ldr	r1, [r3, #0]
 80033c4:	1858      	adds	r0, r3, r1
 80033c6:	42a0      	cmp	r0, r4
 80033c8:	d10b      	bne.n	80033e2 <_free_r+0x72>
 80033ca:	6820      	ldr	r0, [r4, #0]
 80033cc:	4401      	add	r1, r0
 80033ce:	1858      	adds	r0, r3, r1
 80033d0:	4282      	cmp	r2, r0
 80033d2:	6019      	str	r1, [r3, #0]
 80033d4:	d1de      	bne.n	8003394 <_free_r+0x24>
 80033d6:	6810      	ldr	r0, [r2, #0]
 80033d8:	6852      	ldr	r2, [r2, #4]
 80033da:	4401      	add	r1, r0
 80033dc:	6019      	str	r1, [r3, #0]
 80033de:	605a      	str	r2, [r3, #4]
 80033e0:	e7d8      	b.n	8003394 <_free_r+0x24>
 80033e2:	d902      	bls.n	80033ea <_free_r+0x7a>
 80033e4:	230c      	movs	r3, #12
 80033e6:	602b      	str	r3, [r5, #0]
 80033e8:	e7d4      	b.n	8003394 <_free_r+0x24>
 80033ea:	6820      	ldr	r0, [r4, #0]
 80033ec:	1821      	adds	r1, r4, r0
 80033ee:	428a      	cmp	r2, r1
 80033f0:	bf01      	itttt	eq
 80033f2:	6811      	ldreq	r1, [r2, #0]
 80033f4:	6852      	ldreq	r2, [r2, #4]
 80033f6:	1809      	addeq	r1, r1, r0
 80033f8:	6021      	streq	r1, [r4, #0]
 80033fa:	6062      	str	r2, [r4, #4]
 80033fc:	605c      	str	r4, [r3, #4]
 80033fe:	e7c9      	b.n	8003394 <_free_r+0x24>
 8003400:	bd38      	pop	{r3, r4, r5, pc}
 8003402:	bf00      	nop
 8003404:	20000090 	.word	0x20000090

08003408 <_malloc_r>:
 8003408:	b570      	push	{r4, r5, r6, lr}
 800340a:	1ccd      	adds	r5, r1, #3
 800340c:	f025 0503 	bic.w	r5, r5, #3
 8003410:	3508      	adds	r5, #8
 8003412:	2d0c      	cmp	r5, #12
 8003414:	bf38      	it	cc
 8003416:	250c      	movcc	r5, #12
 8003418:	2d00      	cmp	r5, #0
 800341a:	4606      	mov	r6, r0
 800341c:	db01      	blt.n	8003422 <_malloc_r+0x1a>
 800341e:	42a9      	cmp	r1, r5
 8003420:	d903      	bls.n	800342a <_malloc_r+0x22>
 8003422:	230c      	movs	r3, #12
 8003424:	6033      	str	r3, [r6, #0]
 8003426:	2000      	movs	r0, #0
 8003428:	bd70      	pop	{r4, r5, r6, pc}
 800342a:	f000 f87d 	bl	8003528 <__malloc_lock>
 800342e:	4a21      	ldr	r2, [pc, #132]	; (80034b4 <_malloc_r+0xac>)
 8003430:	6814      	ldr	r4, [r2, #0]
 8003432:	4621      	mov	r1, r4
 8003434:	b991      	cbnz	r1, 800345c <_malloc_r+0x54>
 8003436:	4c20      	ldr	r4, [pc, #128]	; (80034b8 <_malloc_r+0xb0>)
 8003438:	6823      	ldr	r3, [r4, #0]
 800343a:	b91b      	cbnz	r3, 8003444 <_malloc_r+0x3c>
 800343c:	4630      	mov	r0, r6
 800343e:	f000 f863 	bl	8003508 <_sbrk_r>
 8003442:	6020      	str	r0, [r4, #0]
 8003444:	4629      	mov	r1, r5
 8003446:	4630      	mov	r0, r6
 8003448:	f000 f85e 	bl	8003508 <_sbrk_r>
 800344c:	1c43      	adds	r3, r0, #1
 800344e:	d124      	bne.n	800349a <_malloc_r+0x92>
 8003450:	230c      	movs	r3, #12
 8003452:	4630      	mov	r0, r6
 8003454:	6033      	str	r3, [r6, #0]
 8003456:	f000 f868 	bl	800352a <__malloc_unlock>
 800345a:	e7e4      	b.n	8003426 <_malloc_r+0x1e>
 800345c:	680b      	ldr	r3, [r1, #0]
 800345e:	1b5b      	subs	r3, r3, r5
 8003460:	d418      	bmi.n	8003494 <_malloc_r+0x8c>
 8003462:	2b0b      	cmp	r3, #11
 8003464:	d90f      	bls.n	8003486 <_malloc_r+0x7e>
 8003466:	600b      	str	r3, [r1, #0]
 8003468:	18cc      	adds	r4, r1, r3
 800346a:	50cd      	str	r5, [r1, r3]
 800346c:	4630      	mov	r0, r6
 800346e:	f000 f85c 	bl	800352a <__malloc_unlock>
 8003472:	f104 000b 	add.w	r0, r4, #11
 8003476:	1d23      	adds	r3, r4, #4
 8003478:	f020 0007 	bic.w	r0, r0, #7
 800347c:	1ac3      	subs	r3, r0, r3
 800347e:	d0d3      	beq.n	8003428 <_malloc_r+0x20>
 8003480:	425a      	negs	r2, r3
 8003482:	50e2      	str	r2, [r4, r3]
 8003484:	e7d0      	b.n	8003428 <_malloc_r+0x20>
 8003486:	684b      	ldr	r3, [r1, #4]
 8003488:	428c      	cmp	r4, r1
 800348a:	bf16      	itet	ne
 800348c:	6063      	strne	r3, [r4, #4]
 800348e:	6013      	streq	r3, [r2, #0]
 8003490:	460c      	movne	r4, r1
 8003492:	e7eb      	b.n	800346c <_malloc_r+0x64>
 8003494:	460c      	mov	r4, r1
 8003496:	6849      	ldr	r1, [r1, #4]
 8003498:	e7cc      	b.n	8003434 <_malloc_r+0x2c>
 800349a:	1cc4      	adds	r4, r0, #3
 800349c:	f024 0403 	bic.w	r4, r4, #3
 80034a0:	42a0      	cmp	r0, r4
 80034a2:	d005      	beq.n	80034b0 <_malloc_r+0xa8>
 80034a4:	1a21      	subs	r1, r4, r0
 80034a6:	4630      	mov	r0, r6
 80034a8:	f000 f82e 	bl	8003508 <_sbrk_r>
 80034ac:	3001      	adds	r0, #1
 80034ae:	d0cf      	beq.n	8003450 <_malloc_r+0x48>
 80034b0:	6025      	str	r5, [r4, #0]
 80034b2:	e7db      	b.n	800346c <_malloc_r+0x64>
 80034b4:	20000090 	.word	0x20000090
 80034b8:	20000094 	.word	0x20000094

080034bc <_realloc_r>:
 80034bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034be:	4607      	mov	r7, r0
 80034c0:	4614      	mov	r4, r2
 80034c2:	460e      	mov	r6, r1
 80034c4:	b921      	cbnz	r1, 80034d0 <_realloc_r+0x14>
 80034c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80034ca:	4611      	mov	r1, r2
 80034cc:	f7ff bf9c 	b.w	8003408 <_malloc_r>
 80034d0:	b922      	cbnz	r2, 80034dc <_realloc_r+0x20>
 80034d2:	f7ff ff4d 	bl	8003370 <_free_r>
 80034d6:	4625      	mov	r5, r4
 80034d8:	4628      	mov	r0, r5
 80034da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034dc:	f000 f826 	bl	800352c <_malloc_usable_size_r>
 80034e0:	42a0      	cmp	r0, r4
 80034e2:	d20f      	bcs.n	8003504 <_realloc_r+0x48>
 80034e4:	4621      	mov	r1, r4
 80034e6:	4638      	mov	r0, r7
 80034e8:	f7ff ff8e 	bl	8003408 <_malloc_r>
 80034ec:	4605      	mov	r5, r0
 80034ee:	2800      	cmp	r0, #0
 80034f0:	d0f2      	beq.n	80034d8 <_realloc_r+0x1c>
 80034f2:	4631      	mov	r1, r6
 80034f4:	4622      	mov	r2, r4
 80034f6:	f7ff ff17 	bl	8003328 <memcpy>
 80034fa:	4631      	mov	r1, r6
 80034fc:	4638      	mov	r0, r7
 80034fe:	f7ff ff37 	bl	8003370 <_free_r>
 8003502:	e7e9      	b.n	80034d8 <_realloc_r+0x1c>
 8003504:	4635      	mov	r5, r6
 8003506:	e7e7      	b.n	80034d8 <_realloc_r+0x1c>

08003508 <_sbrk_r>:
 8003508:	b538      	push	{r3, r4, r5, lr}
 800350a:	2300      	movs	r3, #0
 800350c:	4c05      	ldr	r4, [pc, #20]	; (8003524 <_sbrk_r+0x1c>)
 800350e:	4605      	mov	r5, r0
 8003510:	4608      	mov	r0, r1
 8003512:	6023      	str	r3, [r4, #0]
 8003514:	f7fd fbd2 	bl	8000cbc <_sbrk>
 8003518:	1c43      	adds	r3, r0, #1
 800351a:	d102      	bne.n	8003522 <_sbrk_r+0x1a>
 800351c:	6823      	ldr	r3, [r4, #0]
 800351e:	b103      	cbz	r3, 8003522 <_sbrk_r+0x1a>
 8003520:	602b      	str	r3, [r5, #0]
 8003522:	bd38      	pop	{r3, r4, r5, pc}
 8003524:	20000120 	.word	0x20000120

08003528 <__malloc_lock>:
 8003528:	4770      	bx	lr

0800352a <__malloc_unlock>:
 800352a:	4770      	bx	lr

0800352c <_malloc_usable_size_r>:
 800352c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003530:	1f18      	subs	r0, r3, #4
 8003532:	2b00      	cmp	r3, #0
 8003534:	bfbc      	itt	lt
 8003536:	580b      	ldrlt	r3, [r1, r0]
 8003538:	18c0      	addlt	r0, r0, r3
 800353a:	4770      	bx	lr

0800353c <_init>:
 800353c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800353e:	bf00      	nop
 8003540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003542:	bc08      	pop	{r3}
 8003544:	469e      	mov	lr, r3
 8003546:	4770      	bx	lr

08003548 <_fini>:
 8003548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800354a:	bf00      	nop
 800354c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800354e:	bc08      	pop	{r3}
 8003550:	469e      	mov	lr, r3
 8003552:	4770      	bx	lr
