#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May  1 17:54:06 2024
# Process ID: 5720
# Current directory: C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1\vivado.jou
# Running On: ECEB-3022-12, OS: Windows, CPU Frequency: 3312 MHz, CPU Physical cores: 6, Host memory: 16865 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yanxinj2/ECE385/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/bg_rom/bg_rom.dcp' for cell 'background/bg_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/taiki_rom/taiki_rom.dcp' for cell 'background/taiki_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/don_rom/don_rom.dcp' for cell 'don/don_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'fifo/fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/katsu_rom/katsu_rom.dcp' for cell 'katsu/katsu_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0.dcp' for cell 'mb_ddr3_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3.dcp' for cell 'mb_ddr3_i/gpio_al_empty'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2.dcp' for cell 'mb_ddr3_i/gpio_al_full'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1.dcp' for cell 'mb_ddr3_i/gpio_audio'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8.dcp' for cell 'mb_ddr3_i/gpio_data_count'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0.dcp' for cell 'mb_ddr3_i/gpio_leds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7.dcp' for cell 'mb_ddr3_i/gpio_ready'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0.dcp' for cell 'mb_ddr3_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0.dcp' for cell 'mb_ddr3_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0.dcp' for cell 'mb_ddr3_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_2.dcp' for cell 'mb_ddr3_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1.dcp' for cell 'mb_ddr3_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1.dcp' for cell 'mb_ddr3_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2.dcp' for cell 'mb_ddr3_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0.dcp' for cell 'mb_ddr3_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0.dcp' for cell 'mb_ddr3_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_xbar_2/mb_ddr3_xbar_2.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_0/mb_ddr3_auto_pc_0.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_1/mb_ddr3_auto_pc_1.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_2/mb_ddr3_auto_pc_2.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_3/mb_ddr3_auto_pc_3.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_4/mb_ddr3_auto_pc_4.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_5/mb_ddr3_auto_pc_5.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_6/mb_ddr3_auto_pc_6.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_7/mb_ddr3_auto_pc_7.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_8/mb_ddr3_auto_pc_8.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_9/mb_ddr3_auto_pc_9.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m10_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_10/mb_ddr3_auto_pc_10.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m11_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_11/mb_ddr3_auto_pc_11.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m12_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_12/mb_ddr3_auto_pc_12.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/m14_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_13/mb_ddr3_auto_pc_13.dcp' for cell 'mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1.dcp' for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_v10_1/mb_ddr3_dlmb_v10_1.dcp' for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_bram_if_cntlr_1/mb_ddr3_ilmb_bram_if_cntlr_1.dcp' for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_v10_1/mb_ddr3_ilmb_v10_1.dcp' for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_lmb_bram_1/mb_ddr3_lmb_bram_1.dcp' for cell 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char1_rom/char1_rom.dcp' for cell 'nolabel_line260/char1/char1_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char2_rom/char2_rom.dcp' for cell 'nolabel_line260/char1/char2_rom'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1692.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0.xdc] for cell 'mb_ddr3_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0.xdc] for cell 'mb_ddr3_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0_board.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0_board.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0.xdc] for cell 'mb_ddr3_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0.xdc] for cell 'mb_ddr3_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0.xdc] for cell 'mb_ddr3_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0_board.xdc] for cell 'mb_ddr3_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0.xdc] for cell 'mb_ddr3_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0.xdc] for cell 'mb_ddr3_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0_board.xdc] for cell 'mb_ddr3_i/gpio_leds/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0_board.xdc] for cell 'mb_ddr3_i/gpio_leds/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0.xdc] for cell 'mb_ddr3_i/gpio_leds/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0.xdc] for cell 'mb_ddr3_i/gpio_leds/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_board.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_board.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1.xdc] for cell 'mb_ddr3_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1.xdc] for cell 'mb_ddr3_i/microblaze_0/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/user_design/constraints/mb_ddr3_mig_7series_0_1.xdc] for cell 'mb_ddr3_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: mb_ddr3_i/mig_7series_0/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/user_design/constraints/mb_ddr3_mig_7series_0_1.xdc:41]
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/user_design/constraints/mb_ddr3_mig_7series_0_1.xdc] for cell 'mb_ddr3_i/mig_7series_0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2_board.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2_board.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1_board.xdc] for cell 'mb_ddr3_i/gpio_audio/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1_board.xdc] for cell 'mb_ddr3_i/gpio_audio/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1.xdc] for cell 'mb_ddr3_i/gpio_audio/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1.xdc] for cell 'mb_ddr3_i/gpio_audio/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2_board.xdc] for cell 'mb_ddr3_i/gpio_al_full/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2_board.xdc] for cell 'mb_ddr3_i/gpio_al_full/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2.xdc] for cell 'mb_ddr3_i/gpio_al_full/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2.xdc] for cell 'mb_ddr3_i/gpio_al_full/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3_board.xdc] for cell 'mb_ddr3_i/gpio_al_empty/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3_board.xdc] for cell 'mb_ddr3_i/gpio_al_empty/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3.xdc] for cell 'mb_ddr3_i/gpio_al_empty/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3.xdc] for cell 'mb_ddr3_i/gpio_al_empty/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7_board.xdc] for cell 'mb_ddr3_i/gpio_ready/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7_board.xdc] for cell 'mb_ddr3_i/gpio_ready/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7.xdc] for cell 'mb_ddr3_i/gpio_ready/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7.xdc] for cell 'mb_ddr3_i/gpio_ready/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8_board.xdc] for cell 'mb_ddr3_i/gpio_data_count/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8_board.xdc] for cell 'mb_ddr3_i/gpio_data_count/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8.xdc] for cell 'mb_ddr3_i/gpio_data_count/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8.xdc] for cell 'mb_ddr3_i/gpio_data_count/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2431.277 ; gain = 516.812
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'fifo/fifo/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'fifo/fifo/U0'
Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc]
WARNING: [Vivado 12-584] No ports matched 'init_calib_complete'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'init_calib_complete'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:27]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_100mhz]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:313]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:313]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:314]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:314]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:317]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:317]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:318]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:318]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:319]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:319]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:320]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:320]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc]
Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_ddr3_i/spi_usb/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_2.xdc] for cell 'mb_ddr3_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_2.xdc] for cell 'mb_ddr3_i/mdm_1/U0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'fifo/fifo/U0'
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_10' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_11' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_12' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_13' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_14' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_4' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_5' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_6' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_7' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_8' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'fifo/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_9' is not a valid endpoint. [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'fifo/fifo/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 82 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2431.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 476 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 110 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 203 instances

61 Infos, 129 Warnings, 21 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2431.277 ; gain = 1339.301
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2431.277 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16b7672f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2431.277 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_FPU.mem_NanA_2_i_1 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_FPU.mem_NanA_2_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_1 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_30__0 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_31__0, which resulted in an inversion of 30 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_1__0 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.r_fifo_mem_reg[15][10]_srl16_i_1 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_4, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__0 into driver instance mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__1 into driver instance mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[0]_i_1__0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[0]_i_2__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[15]_i_1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_enc[3]_i_3, which resulted in an inversion of 29 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot[15]_i_1__0 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_thread.active_target_enc[3]_i_3__0, which resulted in an inversion of 37 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[15]_i_1__1 into driver instance mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_enc[3]_i_3__1, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/i___33_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/i___33_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/i___52_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_1__3 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/i___57_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_1__4 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[5]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_1__5 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[6]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_1__6 into driver instance mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[7]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_ddr3_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter nolabel_line260/counter[7]_i_1__0 into driver instance nolabel_line260/counter[7]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 56 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10f10775c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2761.844 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 243 cells and removed 332 cells
INFO: [Opt 31-1021] In phase Retarget, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 28 inverter(s) to 98 load pin(s).
Phase 2 Constant propagation | Checksum: 1f4200edd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2761.844 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1650 cells and removed 4084 cells
INFO: [Opt 31-1021] In phase Constant propagation, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e6c211b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2761.844 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 4097 cells
INFO: [Opt 31-1021] In phase Sweep, 37 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG decoder0/rd_clk_BUFG_inst to drive 150 load(s) on clock net decoder0/rd_clk_BUFG
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 83 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 17d99fb31

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2761.844 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 3 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17d99fb31

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2761.844 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13cb2cf99

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2761.844 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             243  |             332  |                                             31  |
|  Constant propagation         |            1650  |            4084  |                                              8  |
|  Sweep                        |               1  |            4097  |                                             37  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             12  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2761.844 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13d3f2182

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2761.844 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 67 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 8 Total Ports: 134
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1eb000683

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 3218.777 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1eb000683

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3218.777 ; gain = 456.934

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 96ed095c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3218.777 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 96ed095c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3218.777 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3218.777 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 96ed095c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 129 Warnings, 21 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 3218.777 ; gain = 787.500
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3218.777 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 41658662

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3218.777 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12647c4cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19a9bcbcf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19a9bcbcf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3218.777 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19a9bcbcf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17f745c67

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1368a7658

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1368a7658

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19ddaac48

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 194 LUTNM shape to break, 1513 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 29, two critical 165, total 194, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 815 nets or LUTs. Breaked 194 LUTs, combined 621 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3218.777 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          194  |            621  |                   815  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           10  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          204  |            621  |                   816  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1899f804c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3218.777 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 12a18c91b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3218.777 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12a18c91b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19c361872

Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 198534935

Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 170c6c439

Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cbef43aa

Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14bced1f4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f782412c

Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15deebe17

Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: df47cc02

Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e3f9dfce

Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 3218.777 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e3f9dfce

Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f8d77510

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.509 | TNS=-2989.542 |
Phase 1 Physical Synthesis Initialization | Checksum: 173ca7d94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bbe3e927

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3218.777 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f8d77510

Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.284. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ffc7bde3

Time (s): cpu = 00:01:30 ; elapsed = 00:01:53 . Memory (MB): peak = 3218.777 ; gain = 0.000

Time (s): cpu = 00:01:30 ; elapsed = 00:01:53 . Memory (MB): peak = 3218.777 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ffc7bde3

Time (s): cpu = 00:01:30 ; elapsed = 00:01:53 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ffc7bde3

Time (s): cpu = 00:01:30 ; elapsed = 00:01:53 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ffc7bde3

Time (s): cpu = 00:01:30 ; elapsed = 00:01:53 . Memory (MB): peak = 3218.777 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: ffc7bde3

Time (s): cpu = 00:01:30 ; elapsed = 00:01:53 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3218.777 ; gain = 0.000

Time (s): cpu = 00:01:30 ; elapsed = 00:01:53 . Memory (MB): peak = 3218.777 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18c2a3a39

Time (s): cpu = 00:01:31 ; elapsed = 00:01:54 . Memory (MB): peak = 3218.777 ; gain = 0.000
Ending Placer Task | Checksum: 181851cb4

Time (s): cpu = 00:01:31 ; elapsed = 00:01:54 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
158 Infos, 129 Warnings, 21 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:56 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 3218.777 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.00s |  WALL: 5.63s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3218.777 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.127 | TNS=-2888.225 |
Phase 1 Physical Synthesis Initialization | Checksum: 18c532488

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.127 | TNS=-2888.225 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18c532488

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.127 | TNS=-2888.225 |
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/char2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net nolabel_line260/char1/char2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0.  Re-placed instance nolabel_line260/char1/char2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1
INFO: [Physopt 32-735] Processed net nolabel_line260/char1/char2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.089 | TNS=-2888.187 |
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.070 | TNS=-2887.161 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.045 | TNS=-2885.811 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_47_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_47_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_185_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.040 | TNS=-2884.507 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.030 | TNS=-2883.967 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.021 | TNS=-2883.481 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_31_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_31_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_143_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.016 | TNS=-2883.211 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_176_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.998 | TNS=-2882.239 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_32_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_32_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_145_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.997 | TNS=-2882.185 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.991 | TNS=-2880.365 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_44_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_44_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_177_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.986 | TNS=-2880.095 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_41__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_41__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_41__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_169_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.986 | TNS=-2880.095 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.983 | TNS=-2879.933 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_21_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_21_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.983 | TNS=-2879.933 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_45__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charY__3[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_856_n_0.  Re-placed instance color_instance/rom_address_i_856
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_856_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.978 | TNS=-2879.663 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_44_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_44_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.967 | TNS=-2879.069 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_147_n_0.  Re-placed instance color_instance/rom_address_i_147
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_147_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.967 | TNS=-2879.069 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_44_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_44_comp.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.964 | TNS=-2878.907 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_856_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/rom_address_i_165_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_165_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.962 | TNS=-2878.820 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_134_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.957 | TNS=-2878.551 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_27_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_27_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_133_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.954 | TNS=-2878.389 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_165_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.954 | TNS=-2878.389 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.941 | TNS=-2877.687 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.934 | TNS=-2877.309 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga/vc_reg[1]_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.931 | TNS=-2877.146 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_185_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.930 | TNS=-2877.049 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_39_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_39_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_163_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.929 | TNS=-2876.995 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_186_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.923 | TNS=-2876.561 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.921 | TNS=-2875.969 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_37_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_37_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_157_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.918 | TNS=-2875.807 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_33_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_33_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_147_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.917 | TNS=-2875.753 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_105_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_105_comp.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.912 | TNS=-2875.483 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_43_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_43_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.901 | TNS=-2874.889 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_501_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_677_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/rom_address_i_532_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_532_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.898 | TNS=-2874.639 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_48_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_48_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_187_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.892 | TNS=-2873.787 |
INFO: [Physopt 32-702] Processed net color_instance/charY__3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_848_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga/vc_reg[5]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.891 | TNS=-2873.733 |
INFO: [Physopt 32-663] Processed net color_instance/p_0_in__0[9].  Re-placed instance color_instance/rom_address_i_26
INFO: [Physopt 32-735] Processed net color_instance/p_0_in__0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.885 | TNS=-2873.408 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.881 | TNS=-2873.192 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_24_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_24_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_112_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.878 | TNS=-2873.031 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_165_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_694_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.873 | TNS=-2872.761 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga/charY__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.870 | TNS=-2872.290 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_28_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_28_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_135_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.870 | TNS=-2872.290 |
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_490_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/rom_address_i_1258. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/rom_address_i_1258. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.868 | TNS=-2872.183 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_457_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_363_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net color_instance/p_51_in. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/p_51_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_383_n_0.  Re-placed instance color_instance/rom_address_i_383
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_383_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.866 | TNS=-2871.107 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_60_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_60_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_216_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.865 | TNS=-2871.052 |
INFO: [Physopt 32-702] Processed net color_instance/charY__2[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/charY__2[9]_repN. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_365_comp_2.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_371_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.864 | TNS=-2870.998 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga/rom_address_i_1258. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.859 | TNS=-2870.729 |
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_131_n_0.  Re-placed instance color_instance/rom_address_i_131
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_131_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.849 | TNS=-2870.189 |
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1258. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net vga/rom_address_i_1256_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.848 | TNS=-2870.134 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.840 | TNS=-2869.703 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_103_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_103_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_122_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.837 | TNS=-2869.541 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_694_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX14__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1017_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1436_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1883_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1884_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1877_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_2266_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.829 | TNS=-2869.109 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_21_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_21_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.828 | TNS=-2869.055 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_29__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_29__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_29__0_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_137_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.828 | TNS=-2869.055 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_2278_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.825 | TNS=-2868.893 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_2277_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.817 | TNS=-2868.461 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_112_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.816 | TNS=-2868.406 |
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/p_0_in__0[3]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_50_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_193_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.814 | TNS=-2868.101 |
INFO: [Physopt 32-710] Processed net color_instance/p_0_in__0[9]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_26_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_131_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.808 | TNS=-2867.777 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_56_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.807 | TNS=-2867.723 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_185_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_185_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_122_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.804 | TNS=-2867.143 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_24_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_24_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.802 | TNS=-2867.035 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga/vc_reg[3]_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.800 | TNS=-2866.926 |
INFO: [Physopt 32-702] Processed net color_instance/charY__2[9]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/charY__2[9]_repN_1. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_365_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_371_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.799 | TNS=-2866.895 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_55_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_55_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.797 | TNS=-2866.787 |
INFO: [Physopt 32-81] Processed net color_instance/p_38_in. Replicated 5 times.
INFO: [Physopt 32-735] Processed net color_instance/p_38_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.793 | TNS=-2866.329 |
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_161_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_161_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_472_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.785 | TNS=-2865.897 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net color_instance/p_38_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.777 | TNS=-2865.465 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_199_n_0.  Re-placed instance color_instance/rom_address_i_199
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_199_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.776 | TNS=-2865.366 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_56_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_56_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_207_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.775 | TNS=-2865.313 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_363_1. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_41_comp.
INFO: [Physopt 32-735] Processed net color_instance/p_35_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.775 | TNS=-2865.313 |
INFO: [Physopt 32-663] Processed net color_instance/p_0_in__0[2].  Re-placed instance color_instance/rom_address_i_54
INFO: [Physopt 32-735] Processed net color_instance/p_0_in__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.769 | TNS=-2864.703 |
INFO: [Physopt 32-702] Processed net color_instance/charX20_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_705_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.767 | TNS=-2864.595 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_59_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_59_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.766 | TNS=-2864.541 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_55_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_55_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.762 | TNS=-2864.325 |
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_203_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_203_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_203_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_506_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.756 | TNS=-2863.561 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_57__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/vc_reg[1]_1[1].  Re-placed instance vga/rom_address_i_512
INFO: [Physopt 32-735] Processed net vga/vc_reg[1]_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.746 | TNS=-2863.021 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_131_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.743 | TNS=-2862.859 |
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_143_n_0.  Re-placed instance color_instance/rom_address_i_143_comp
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_143_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.742 | TNS=-2862.805 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_51_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_51_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_195_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.739 | TNS=-2862.532 |
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_212_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_212_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_514_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.737 | TNS=-2862.425 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_39_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_39_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.737 | TNS=-2862.425 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charY__3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_872_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga/vc_reg[1]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.731 | TNS=-2861.837 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_206_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_206_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_509_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.728 | TNS=-2861.675 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_119_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.725 | TNS=-2861.513 |
INFO: [Physopt 32-702] Processed net color_instance/charY__2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[1]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga/rom_address_i_1269_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.724 | TNS=-2860.997 |
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_31_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_31_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.724 | TNS=-2860.997 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/rom_address__0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX15__1_n_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[13]_5[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX15_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net vga/charX15_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.722 | TNS=-2860.889 |
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_173_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_173_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_482_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.722 | TNS=-2860.889 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net vga/vc_reg[5]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.721 | TNS=-2860.835 |
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.718 | TNS=-2860.673 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_45__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charY__3[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_856_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_165_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_704_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.714 | TNS=-2860.457 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_106_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.713 | TNS=-2860.403 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.713 | TNS=-2860.403 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net color_instance/charY__2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.708 | TNS=-2860.133 |
INFO: [Physopt 32-702] Processed net color_instance/charX20_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_694_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX14__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1436_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1883_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/rom_address__0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX15__1_n_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[13]_5[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/hc_reg[9]_6[0].  Re-placed instance vga/hc_reg[0]
INFO: [Physopt 32-735] Processed net vga/hc_reg[9]_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.705 | TNS=-2859.971 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_491_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_363_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_51_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_38_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_105_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.699 | TNS=-2859.339 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga/charX15_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_103_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net vga/hc_reg[9]_6[0]. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 153701ea9

Time (s): cpu = 00:01:20 ; elapsed = 00:01:10 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_45__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_45__0_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_45__0_comp.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_491_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_363_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_51_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_372_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_40_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_40_comp.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_186_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_186_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_186_comp.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_186_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_186_comp_1.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_41__0_n_0.  Re-placed instance color_instance/rom_address_i_41__0_comp
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_490_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1258. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/rom_address_i_1256_n_0. Critical path length was reduced through logic transformation on cell vga/rom_address_i_1256_comp.
INFO: [Physopt 32-663] Processed net vga/rom_address_i_1747_n_0.  Re-placed instance vga/rom_address_i_1747
INFO: [Physopt 32-702] Processed net color_instance/p_38_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX18__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_297_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/vga_to_hdmi_i_293_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_293_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_437_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_163_n_0.  Re-placed instance color_instance/rom_address_i_163_comp
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vc_reg[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-81] Processed net vga/rom_address_i_1384_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net color_instance/vc_reg[9]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_195_n_0.  Re-placed instance color_instance/rom_address_i_195_comp
INFO: [Physopt 32-81] Processed net color_instance/rom_address_i_26_0[9]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_199_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_199_comp.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_978_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1377_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/vc_reg[2]_0.  Re-placed instance vga/rom_address_i_204
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_464_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1240. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1378_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1822_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/rom_address_i_1818_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1818_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2228_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net color_instance/charY__2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net color_instance/p_35_in_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/p_0_in__0[9].  Re-placed instance color_instance/rom_address_i_26_comp
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-81] Processed net color_instance/rom_address_i_165_1_repN. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-81] Processed net vga/rom_address_i_1384_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_118_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/vga_to_hdmi_i_189_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_325_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net vga/hc_reg[5]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_703_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1027_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_744_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX10__2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1573_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/rom_address_i_1569_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1569_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2018_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2011_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_436_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_437_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net color_instance/charY__2[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_371_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_706_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1028_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1449_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1899_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1895_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1912_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1905_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net color_instance/charX20_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net color_instance/charX20_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_694_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX14__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1017_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1436_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1883_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1884_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/rom_address__0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX15__1_n_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[13]_5[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX15_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX15_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX15__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[0]. Replicated 5 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_550_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX19__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[11]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX19_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net vga/charX15_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[1]. Replicated 4 times.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1565_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/rom_address_i_1561_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2017_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2018_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2472_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX18__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[2]_3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX18_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-702] Processed net vga/charX18_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net color_instance/charX20_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_324_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_325_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-702] Processed net vga/DistX[13]_5[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX21__7_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[10]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX21__5_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net vga/charX15_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[4]. Replicated 5 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Common 17-14] Message 'Physopt 32-608' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_389_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX6__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX18_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX18__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[5]. Replicated 4 times.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX16__2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX15_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[6]. Replicated 4 times.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_214_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_214_comp.
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1386_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_110_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_110_0. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_37_comp.
INFO: [Physopt 32-702] Processed net vga/charX15_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[7]. Replicated 3 times.
INFO: [Physopt 32-702] Processed net vga/charX15_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[3]. Replicated 4 times.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_737_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1088_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1084_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1546_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1547_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1540_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX15_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[2]. Replicated 4 times.
INFO: [Physopt 32-663] Processed net color_instance/p_0_in__0[6].  Re-placed instance color_instance/rom_address_i_38
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1028_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1462_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1458_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1911_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net color_instance/vga_to_hdmi_i_241_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_381_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_374_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2291_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX16__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/hc_reg[9]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX16_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX16_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_244_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_380_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_381_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_119_n_0_repN.  Re-placed instance color_instance/rom_address_i_119_comp_1
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_162_n_0.  Re-placed instance color_instance/rom_address_i_162
INFO: [Physopt 32-702] Processed net color_instance/charY__3[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_505_n_0.  Re-placed instance color_instance/rom_address_i_505
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX19__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_268_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_264_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_408_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_409_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_2356_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX11__1_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[15]_7[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX11_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX11_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_499_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_499_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_499_comp.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_29__0_n_0.  Re-placed instance color_instance/rom_address_i_29__0_comp
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_119_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/rom_address_i_110_1. Replicated 2 times.
INFO: [Physopt 32-702] Processed net vga/charX11_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX11__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[1]_repN_1. Replicated 2 times.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_493_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_371_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_38_in_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX200_in[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_352_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/charY__3[2].  Re-placed instance color_instance/rom_address_i_504_comp
INFO: [Physopt 32-601] Processed net vga/vc_reg[4]_1. Net driver vga/rom_address_i_857 was replaced.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_346_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX15_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[9]. Replicated 4 times.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_49__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[0]_repN_1. Replicated 1 times.
INFO: [Physopt 32-702] Processed net vga/charX15_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[8]. Replicated 4 times.
INFO: [Physopt 32-702] Processed net vga/charX11_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[3]_repN_2. Replicated 1 times.
INFO: [Physopt 32-702] Processed net vga/charX11_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[2]_repN_2. Replicated 1 times.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_37_n_0.  Re-placed instance color_instance/rom_address_i_37_comp
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_511_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX17__1_n_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[12]_4[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX17_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX17_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX17__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[0]_repN_1. Replicated 2 times.
INFO: [Physopt 32-702] Processed net vga/charX11_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[5]_repN_1. Replicated 2 times.
INFO: [Physopt 32-702] Processed net vga/charX11_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[7]. Replicated 3 times.
INFO: [Physopt 32-134] Processed net color_instance/rom_address_i_505_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net vga/charX16_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX16__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[4]_repN_3. Replicated 1 times.
INFO: [Physopt 32-702] Processed net vga/charX11_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[6]_repN_2. Replicated 2 times.
INFO: [Physopt 32-134] Processed net color_instance/rom_address_i_505_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_505_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_668_n_0.  Re-placed instance color_instance/rom_address_i_668
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charY__3[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/charY__3[6]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_470_comp.
INFO: [Physopt 32-702] Processed net vga/charX19_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_41__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charY__3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_221_n_0.  Re-placed instance color_instance/rom_address_i_221
INFO: [Physopt 32-702] Processed net vga/charX18_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net vga/hc_reg[9]_6[2]_repN_1. Net driver vga/hc_reg[2]_replica_1 was replaced.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_106_n_0_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_221_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_221_comp.
INFO: [Physopt 32-710] Processed net color_instance/rom_address_i_505_n_0. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_505_comp.
INFO: [Physopt 32-601] Processed net vga/hc_reg[9]_6[0]_repN_6. Net driver vga/hc_reg[0]_replica_6 was replaced.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_6[0]_repN_6. Replicated 4 times.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_537_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20__2_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[1]_1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX20__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX20__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_475_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX21__10_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/hc_reg[9]_5[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX21__8_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX21__8_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/charX18_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net vga/hc_reg[9]_6[7]_repN_1. Net driver vga/hc_reg[7]_replica_1 was replaced.
INFO: [Physopt 32-702] Processed net color_instance/charY__3[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX4[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_805_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1709_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_1710_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_840_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/rom_address_i_371_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net vga/hc_reg[9]_5[0]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net vga/hc_reg[9]_6[0]_repN_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/char1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_26_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/p_0_in__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_490_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1258. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/rom_address_i_1256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vc_reg[9]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX20_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX16__2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_244_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_380_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_511_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line260/char1/rom_address__0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/charX17__1_n_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/DistX[12]_4[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/hc_reg[9]_6[0]_repN_8. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 153701ea9

Time (s): cpu = 00:03:10 ; elapsed = 00:02:53 . Memory (MB): peak = 3218.777 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.543 | TNS=-2637.349 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.584  |        250.875  |           76  |              0  |                   266  |           0  |           2  |  00:02:49  |
|  Total          |          1.584  |        250.875  |           76  |              0  |                   266  |           0  |           3  |  00:02:50  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3218.777 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: ba1dea8c

Time (s): cpu = 00:03:10 ; elapsed = 00:02:53 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1002 Infos, 129 Warnings, 21 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:15 ; elapsed = 00:02:59 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3218.777 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 14316d5 ConstDB: 0 ShapeSum: 4ca93524 RouteDB: 0
Post Restoration Checksum: NetGraph: b1de063f NumContArr: b369e16b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 16547e7aa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16547e7aa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3218.777 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16547e7aa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3218.777 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ff4134e6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 3218.777 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.359 | TNS=-2451.726| WHS=-0.359 | THS=-389.963|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 163e37127

Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3420.668 ; gain = 201.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.359 | TNS=-2440.296| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 163e37127

Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3420.668 ; gain = 201.891

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00892928 %
  Global Horizontal Routing Utilization  = 0.00507548 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 36554
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36553
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 101b4bf4d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3420.668 ; gain = 201.891

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 101b4bf4d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3420.668 ; gain = 201.891
Phase 3 Initial Routing | Checksum: 19a319cc1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:55 . Memory (MB): peak = 3420.668 ; gain = 201.891

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7395
 Number of Nodes with overlaps = 1391
 Number of Nodes with overlaps = 453
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.894 | TNS=-2853.172| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f865c60d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:59 . Memory (MB): peak = 3420.668 ; gain = 201.891

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2073
 Number of Nodes with overlaps = 591
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.007| TNS=-2775.890| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c98a43c0

Time (s): cpu = 00:02:35 ; elapsed = 00:02:29 . Memory (MB): peak = 3420.668 ; gain = 201.891
Phase 4 Rip-up And Reroute | Checksum: c98a43c0

Time (s): cpu = 00:02:35 ; elapsed = 00:02:29 . Memory (MB): peak = 3420.668 ; gain = 201.891

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d2e2e430

Time (s): cpu = 00:02:38 ; elapsed = 00:02:32 . Memory (MB): peak = 3420.668 ; gain = 201.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.894 | TNS=-2845.357| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d70e1572

Time (s): cpu = 00:02:50 ; elapsed = 00:02:39 . Memory (MB): peak = 3420.668 ; gain = 201.891

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d70e1572

Time (s): cpu = 00:02:50 ; elapsed = 00:02:39 . Memory (MB): peak = 3420.668 ; gain = 201.891
Phase 5 Delay and Skew Optimization | Checksum: 1d70e1572

Time (s): cpu = 00:02:50 ; elapsed = 00:02:39 . Memory (MB): peak = 3420.668 ; gain = 201.891

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b5583ba9

Time (s): cpu = 00:02:51 ; elapsed = 00:02:41 . Memory (MB): peak = 3420.668 ; gain = 201.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.851 | TNS=-2797.108| WHS=-0.002 | THS=-0.002 |

Phase 6.1 Hold Fix Iter | Checksum: 171210807

Time (s): cpu = 00:02:52 ; elapsed = 00:02:42 . Memory (MB): peak = 3420.668 ; gain = 201.891
Phase 6 Post Hold Fix | Checksum: 1030fce46

Time (s): cpu = 00:02:52 ; elapsed = 00:02:42 . Memory (MB): peak = 3420.668 ; gain = 201.891

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.5608 %
  Global Horizontal Routing Utilization  = 21.6892 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X11Y72 -> INT_R_X11Y72
   INT_L_X22Y70 -> INT_L_X22Y70
   INT_L_X20Y69 -> INT_L_X20Y69
   INT_L_X22Y69 -> INT_L_X22Y69
   INT_L_X22Y66 -> INT_L_X22Y66
South Dir 1x1 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y60 -> INT_L_X20Y60
   INT_L_X8Y48 -> INT_L_X8Y48
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y71 -> INT_R_X19Y71
   INT_L_X20Y70 -> INT_L_X20Y70
   INT_R_X23Y70 -> INT_R_X23Y70
   INT_L_X20Y69 -> INT_L_X20Y69
   INT_L_X20Y68 -> INT_L_X20Y68
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y71 -> INT_L_X34Y71
   INT_L_X32Y69 -> INT_L_X32Y69
   INT_L_X32Y68 -> INT_L_X32Y68
   INT_L_X34Y67 -> INT_L_X34Y67
   INT_L_X34Y66 -> INT_L_X34Y66

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: d11b566e

Time (s): cpu = 00:02:52 ; elapsed = 00:02:42 . Memory (MB): peak = 3420.668 ; gain = 201.891

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d11b566e

Time (s): cpu = 00:02:52 ; elapsed = 00:02:42 . Memory (MB): peak = 3420.668 ; gain = 201.891

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1227d10c2

Time (s): cpu = 00:02:54 ; elapsed = 00:02:45 . Memory (MB): peak = 3420.668 ; gain = 201.891

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 12473bb95

Time (s): cpu = 00:02:57 ; elapsed = 00:02:48 . Memory (MB): peak = 3420.668 ; gain = 201.891
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.851 | TNS=-2797.108| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12473bb95

Time (s): cpu = 00:02:57 ; elapsed = 00:02:48 . Memory (MB): peak = 3420.668 ; gain = 201.891
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:57 ; elapsed = 00:02:48 . Memory (MB): peak = 3420.668 ; gain = 201.891

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1021 Infos, 130 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:02 ; elapsed = 00:02:51 . Memory (MB): peak = 3420.668 ; gain = 201.891
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3420.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3420.668 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/yanxinj2/ECE385/Final/Final.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3420.668 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1033 Infos, 131 Warnings, 21 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3427.332 ; gain = 6.664
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 mb_ddr3_i/mig_7series_0/u_mb_ddr3_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May  1 18:04:33 2024...
