

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_6_x0'
================================================================
* Date:           Sun Sep 18 13:52:55 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       49|     3985|  0.163 us|  13.282 us|   49|  3985|     none|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                             Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2   |       48|     3984|   2 ~ 166|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_4  |      129|      129|         3|          1|          1|   128|       yes|
        | + D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_7                                                 |       32|       32|         3|          2|          2|    16|       yes|
        +--------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_6_x0168, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_6_x0168, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:11647]   --->   Operation 15 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln11647 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:11647]   --->   Operation 16 'specmemcore' 'specmemcore_ln11647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln11650 = br void" [./dut.cpp:11650]   --->   Operation 17 'br' 'br_ln11650' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 0, void, i5 %add_ln890_84, void %.loopexit381"   --->   Operation 18 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_946, void %.loopexit381"   --->   Operation 19 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln890_84 = add i5 %indvar_flatten7, i5 1"   --->   Operation 20 'add' 'add_ln890_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten7, i5 24"   --->   Operation 21 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split17, void"   --->   Operation 22 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2_str"   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.49ns)   --->   "%icmp_ln89026 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 25 'icmp' 'icmp_ln89026' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln11650 = select i1 %icmp_ln89026, i3 0, i3 %c1_V" [./dut.cpp:11650]   --->   Operation 26 'select' 'select_ln11650' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_944"   --->   Operation 27 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_881)   --->   "%ret_176 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln11650, i3 0"   --->   Operation 28 'bitconcatenate' 'ret_176' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_881)   --->   "%ret = or i6 %ret_176, i6 6"   --->   Operation 29 'or' 'ret' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_881 = icmp_ult  i6 %ret, i6 42"   --->   Operation 30 'icmp' 'icmp_ln890_881' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln11652 = br i1 %icmp_ln890_881, void %.loopexit381, void %.preheader31.preheader.preheader" [./dut.cpp:11652]   --->   Operation 31 'br' 'br_ln11652' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln11659 = br void %.preheader31.preheader" [./dut.cpp:11659]   --->   Operation 32 'br' 'br_ln11659' <Predicate = (!icmp_ln890 & icmp_ln890_881)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln11703 = ret" [./dut.cpp:11703]   --->   Operation 33 'ret' 'ret_ln11703' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %add_ln890, void %.split74, i8 0, void %.preheader31.preheader.preheader"   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln890_52, void %.split74, i4 0, void %.preheader31.preheader.preheader"   --->   Operation 35 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_945, void %.split74, i5 0, void %.preheader31.preheader.preheader"   --->   Operation 36 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 37 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.58ns)   --->   "%icmp_ln890_882 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 38 'icmp' 'icmp_ln890_882' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_882, void %.preheader31, void %.preheader.preheader"   --->   Operation 39 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 40 'add' 'add_ln691' <Predicate = (!icmp_ln890_882)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.63ns)   --->   "%icmp_ln890_883 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 41 'icmp' 'icmp_ln890_883' <Predicate = (!icmp_ln890_882)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_883, i5 0, i5 %c8_V"   --->   Operation 42 'select' 'select_ln890' <Predicate = (!icmp_ln890_882)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.35ns)   --->   "%select_ln890_52 = select i1 %icmp_ln890_883, i4 %add_ln691, i4 %c7_V"   --->   Operation 43 'select' 'select_ln890_52' <Predicate = (!icmp_ln890_882)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_52, i32 2"   --->   Operation 44 'bitselect' 'tmp_511' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_52"   --->   Operation 45 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_511" [./dut.cpp:11669]   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln11669 = zext i6 %tmp" [./dut.cpp:11669]   --->   Operation 47 'zext' 'zext_ln11669' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11669" [./dut.cpp:11669]   --->   Operation 48 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11669]   --->   Operation 49 'load' 'out_data_V' <Predicate = (!icmp_ln890_882)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln691_945 = add i5 %select_ln890, i5 1"   --->   Operation 50 'add' 'add_ln691_945' <Predicate = (!icmp_ln890_882)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_4_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln11661 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:11661]   --->   Operation 53 'specpipeline' 'specpipeline_ln11661' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln11661 = specloopname void @_ssdm_op_SpecLoopName, void @empty_954" [./dut.cpp:11661]   --->   Operation 54 'specloopname' 'specloopname_ln11661' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.21ns)   --->   "%data_split_V_0_52 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_6_x0168" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'read' 'data_split_V_0_52' <Predicate = (!icmp_ln890_882)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 56 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11669]   --->   Operation 56 'load' 'out_data_V' <Predicate = (!icmp_ln890_882)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 57 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 58 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 59 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 60 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.65ns)   --->   "%switch_ln11679 = switch i2 %trunc_ln890, void %branch3, i2 0, void %.split74, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:11679]   --->   Operation 61 'switch' 'switch_ln11679' <Predicate = (!icmp_ln890_882)> <Delay = 0.65>
ST_4 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln11679 = br void %.split74" [./dut.cpp:11679]   --->   Operation 62 'br' 'br_ln11679' <Predicate = (!icmp_ln890_882 & trunc_ln890 == 2)> <Delay = 0.38>
ST_4 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln11679 = br void %.split74" [./dut.cpp:11679]   --->   Operation 63 'br' 'br_ln11679' <Predicate = (!icmp_ln890_882 & trunc_ln890 == 1)> <Delay = 0.38>
ST_4 : Operation 64 [1/1] (0.38ns)   --->   "%br_ln11679 = br void %.split74" [./dut.cpp:11679]   --->   Operation 64 'br' 'br_ln11679' <Predicate = (!icmp_ln890_882 & trunc_ln890 == 3)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0_52, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %branch1, i32 %data_split_V_3, void %.preheader31"   --->   Operation 65 'phi' 'v1_V' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%v2_V_1810 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_0_52, void %branch2, i32 %data_split_V_2, void %branch1, i32 %data_split_V_2, void %.preheader31"   --->   Operation 66 'phi' 'v2_V_1810' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%v2_V_1809 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_0_52, void %branch1, i32 %data_split_V_1, void %.preheader31"   --->   Operation 67 'phi' 'v2_V_1809' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_0, void %branch1, i32 %data_split_V_0_52, void %.preheader31"   --->   Operation 68 'phi' 'v2_V' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1810, i32 %v2_V_1809, i32 %v2_V"   --->   Operation 69 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.20ns)   --->   "%store_ln11681 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:11681]   --->   Operation 70 'store' 'store_ln11681' <Predicate = (!icmp_ln890_882)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader31.preheader"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln890_882)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 72 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 1.20>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_944, void %.split13, i5 0, void %.preheader.preheader"   --->   Operation 73 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln691_944 = add i5 %c5_V, i5 1"   --->   Operation 74 'add' 'add_ln691_944' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.63ns)   --->   "%icmp_ln890_884 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 75 'icmp' 'icmp_ln890_884' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln11688 = br i1 %icmp_ln890_884, void %.split13, void %.loopexit381.loopexit" [./dut.cpp:11688]   --->   Operation 77 'br' 'br_ln11688' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:11695]   --->   Operation 78 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_884)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln11695 = zext i6 %tmp_s" [./dut.cpp:11695]   --->   Operation 79 'zext' 'zext_ln11695' <Predicate = (!icmp_ln890_884)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%local_D_V_addr_103 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11695" [./dut.cpp:11695]   --->   Operation 80 'getelementptr' 'local_D_V_addr_103' <Predicate = (!icmp_ln890_884)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln11695 = or i6 %tmp_s, i6 1" [./dut.cpp:11695]   --->   Operation 81 'or' 'or_ln11695' <Predicate = (!icmp_ln890_884)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_106 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln11695" [./dut.cpp:11695]   --->   Operation 82 'bitconcatenate' 'tmp_106' <Predicate = (!icmp_ln890_884)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%local_D_V_addr_104 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_106" [./dut.cpp:11695]   --->   Operation 83 'getelementptr' 'local_D_V_addr_104' <Predicate = (!icmp_ln890_884)> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_103" [./dut.cpp:11695]   --->   Operation 84 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_884)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_7 : Operation 85 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_104" [./dut.cpp:11695]   --->   Operation 85 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_884)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 2.41>
ST_8 : Operation 86 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_103" [./dut.cpp:11695]   --->   Operation 86 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_884)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_8 : Operation 87 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'write' 'write_ln174' <Predicate = (!icmp_ln890_884)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 88 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_104" [./dut.cpp:11695]   --->   Operation 88 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_884)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 9 <SV = 6> <Delay = 1.21>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln11688 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:11688]   --->   Operation 89 'specpipeline' 'specpipeline_ln11688' <Predicate = (!icmp_ln890_884)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln11688 = specloopname void @_ssdm_op_SpecLoopName, void @empty_859" [./dut.cpp:11688]   --->   Operation 90 'specloopname' 'specloopname_ln11688' <Predicate = (!icmp_ln890_884)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'write' 'write_ln174' <Predicate = (!icmp_ln890_884)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln890_884)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.57>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit381"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln890_881)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.57ns)   --->   "%add_ln691_946 = add i3 %select_ln11650, i3 1"   --->   Operation 94 'add' 'add_ln691_946' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_6_3_x0200]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_3_6_x0168]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
local_D_V             (alloca           ) [ 00111111111]
specmemcore_ln11647   (specmemcore      ) [ 00000000000]
br_ln11650            (br               ) [ 01111111111]
indvar_flatten7       (phi              ) [ 00100000000]
c1_V                  (phi              ) [ 00100000000]
add_ln890_84          (add              ) [ 01111111111]
icmp_ln890            (icmp             ) [ 00111111111]
br_ln890              (br               ) [ 00000000000]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
icmp_ln89026          (icmp             ) [ 00000000000]
select_ln11650        (select           ) [ 00011111111]
specloopname_ln1461   (specloopname     ) [ 00000000000]
ret_176               (bitconcatenate   ) [ 00000000000]
ret                   (or               ) [ 00000000000]
icmp_ln890_881        (icmp             ) [ 00111111111]
br_ln11652            (br               ) [ 00000000000]
br_ln11659            (br               ) [ 00111111111]
ret_ln11703           (ret              ) [ 00000000000]
indvar_flatten        (phi              ) [ 00010000000]
c7_V                  (phi              ) [ 00010000000]
c8_V                  (phi              ) [ 00010000000]
add_ln890             (add              ) [ 00111111111]
icmp_ln890_882        (icmp             ) [ 00111111111]
br_ln890              (br               ) [ 00000000000]
add_ln691             (add              ) [ 00000000000]
icmp_ln890_883        (icmp             ) [ 00000000000]
select_ln890          (select           ) [ 00000000000]
select_ln890_52       (select           ) [ 00111111111]
tmp_511               (bitselect        ) [ 00000000000]
trunc_ln890           (trunc            ) [ 00011100000]
tmp                   (bitconcatenate   ) [ 00000000000]
zext_ln11669          (zext             ) [ 00000000000]
local_D_V_addr        (getelementptr    ) [ 00011100000]
add_ln691_945         (add              ) [ 00111111111]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specpipeline_ln11661  (specpipeline     ) [ 00000000000]
specloopname_ln11661  (specloopname     ) [ 00000000000]
data_split_V_0_52     (read             ) [ 00111111111]
out_data_V            (load             ) [ 00000000000]
data_split_V_0        (trunc            ) [ 00111111111]
data_split_V_1        (partselect       ) [ 00111111111]
data_split_V_2        (partselect       ) [ 00111111111]
data_split_V_3        (partselect       ) [ 00111111111]
switch_ln11679        (switch           ) [ 00111111111]
br_ln11679            (br               ) [ 00111111111]
br_ln11679            (br               ) [ 00111111111]
br_ln11679            (br               ) [ 00111111111]
v1_V                  (phi              ) [ 00010100000]
v2_V_1810             (phi              ) [ 00010100000]
v2_V_1809             (phi              ) [ 00010100000]
v2_V                  (phi              ) [ 00010100000]
p_Result_s            (bitconcatenate   ) [ 00000000000]
store_ln11681         (store            ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
br_ln890              (br               ) [ 00111111111]
c5_V                  (phi              ) [ 00000001000]
add_ln691_944         (add              ) [ 00111111111]
icmp_ln890_884        (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11688            (br               ) [ 00000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000]
zext_ln11695          (zext             ) [ 00000000000]
local_D_V_addr_103    (getelementptr    ) [ 00000000100]
or_ln11695            (or               ) [ 00000000000]
tmp_106               (bitconcatenate   ) [ 00000000000]
local_D_V_addr_104    (getelementptr    ) [ 00000000100]
local_D_V_load        (load             ) [ 00000000000]
write_ln174           (write            ) [ 00000000000]
local_D_V_load_1      (load             ) [ 00000001010]
specpipeline_ln11688  (specpipeline     ) [ 00000000000]
specloopname_ln11688  (specloopname     ) [ 00000000000]
write_ln174           (write            ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
br_ln0                (br               ) [ 00000000000]
add_ln691_946         (add              ) [ 01111111111]
br_ln0                (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_6_3_x0200">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_3_x0200"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_PE_3_6_x0168">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_3_6_x0168"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1_D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_944"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_3_D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_954"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_859"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="local_D_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_split_V_0_52_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_0_52/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="128" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 write_ln174/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="local_D_V_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="5" slack="0"/>
<pin id="150" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="128" slack="0"/>
<pin id="152" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln11681/5 local_D_V_load/7 local_D_V_load_1/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="local_D_V_addr_103_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_103/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="local_D_V_addr_104_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="64" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_104/7 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten7_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten7_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="c1_V_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="1"/>
<pin id="181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="c1_V_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="3" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvar_flatten_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="c7_V_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="c7_V_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="c8_V_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="c8_V_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="v1_V_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="225" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="v1_V_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="32" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="32" slack="1"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="32" slack="1"/>
<pin id="234" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/5 "/>
</bind>
</comp>

<comp id="236" class="1005" name="v2_V_1810_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1810 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="v2_V_1810_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="4" bw="32" slack="1"/>
<pin id="245" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="32" slack="1"/>
<pin id="247" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1810/5 "/>
</bind>
</comp>

<comp id="249" class="1005" name="v2_V_1809_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="251" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1809 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="v2_V_1809_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="32" slack="1"/>
<pin id="258" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="32" slack="1"/>
<pin id="260" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1809/5 "/>
</bind>
</comp>

<comp id="262" class="1005" name="v2_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="v2_V_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="4" bw="32" slack="1"/>
<pin id="271" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="6" bw="32" slack="1"/>
<pin id="273" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="c5_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="c5_V_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln890_84_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_84/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln890_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln89026_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="2" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89026/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln11650_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11650/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="ret_176_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_176/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="ret_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln890_881_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_881/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln890_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln890_882_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_882/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln691_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln890_883_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_883/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln890_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln890_52_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_52/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_511_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_511/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln890_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln11669_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11669/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln691_945_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_945/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="data_split_V_0_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="128" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="data_split_V_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="128" slack="0"/>
<pin id="410" dir="0" index="2" bw="7" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_1/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="data_split_V_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="128" slack="0"/>
<pin id="420" dir="0" index="2" bw="8" slack="0"/>
<pin id="421" dir="0" index="3" bw="8" slack="0"/>
<pin id="422" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_2/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="data_split_V_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="128" slack="0"/>
<pin id="430" dir="0" index="2" bw="8" slack="0"/>
<pin id="431" dir="0" index="3" bw="8" slack="0"/>
<pin id="432" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_3/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_Result_s_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="128" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="0" index="3" bw="32" slack="0"/>
<pin id="442" dir="0" index="4" bw="32" slack="0"/>
<pin id="443" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln691_944_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_944/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln890_884_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="5" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_884/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_s_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln11695_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11695/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln11695_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11695/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_106_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_106/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln691_946_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="4"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_946/10 "/>
</bind>
</comp>

<comp id="495" class="1005" name="add_ln890_84_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_84 "/>
</bind>
</comp>

<comp id="500" class="1005" name="icmp_ln890_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="504" class="1005" name="select_ln11650_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="4"/>
<pin id="506" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="select_ln11650 "/>
</bind>
</comp>

<comp id="509" class="1005" name="icmp_ln890_881_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_881 "/>
</bind>
</comp>

<comp id="513" class="1005" name="add_ln890_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="518" class="1005" name="icmp_ln890_882_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_882 "/>
</bind>
</comp>

<comp id="522" class="1005" name="select_ln890_52_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_52 "/>
</bind>
</comp>

<comp id="527" class="1005" name="trunc_ln890_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="1"/>
<pin id="529" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="531" class="1005" name="local_D_V_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="1"/>
<pin id="533" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="add_ln691_945_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="0"/>
<pin id="539" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_945 "/>
</bind>
</comp>

<comp id="542" class="1005" name="data_split_V_0_52_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_52 "/>
</bind>
</comp>

<comp id="550" class="1005" name="data_split_V_0_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0 "/>
</bind>
</comp>

<comp id="557" class="1005" name="data_split_V_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="data_split_V_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="data_split_V_3_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_3 "/>
</bind>
</comp>

<comp id="578" class="1005" name="add_ln691_944_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_944 "/>
</bind>
</comp>

<comp id="583" class="1005" name="icmp_ln890_884_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_884 "/>
</bind>
</comp>

<comp id="587" class="1005" name="local_D_V_addr_103_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="1"/>
<pin id="589" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_103 "/>
</bind>
</comp>

<comp id="592" class="1005" name="local_D_V_addr_104_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="1"/>
<pin id="594" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_104 "/>
</bind>
</comp>

<comp id="597" class="1005" name="local_D_V_load_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="128" slack="1"/>
<pin id="599" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="add_ln691_946_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="1"/>
<pin id="604" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_946 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="80" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="114" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="68" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="143" pin="7"/><net_sink comp="130" pin=2"/></net>

<net id="166"><net_src comp="153" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="167"><net_src comp="159" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="172" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="172" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="183" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="26" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="183" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="304" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="194" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="194" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="205" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="58" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="216" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="24" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="216" pin="4"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="350" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="344" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="205" pin="4"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="364" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="64" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="364" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="356" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="372" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="401"><net_src comp="356" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="143" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="82" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="143" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="84" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="86" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="423"><net_src comp="82" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="143" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="88" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="90" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="433"><net_src comp="82" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="143" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="92" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="94" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="444"><net_src comp="102" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="226" pin="8"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="239" pin="8"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="252" pin="8"/><net_sink comp="437" pin=3"/></net>

<net id="448"><net_src comp="265" pin="8"/><net_sink comp="437" pin=4"/></net>

<net id="449"><net_src comp="437" pin="5"/><net_sink comp="143" pin=4"/></net>

<net id="454"><net_src comp="279" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="28" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="279" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="60" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="66" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="279" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="106" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="479"><net_src comp="462" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="108" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="110" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="112" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="481" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="494"><net_src comp="118" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="286" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="503"><net_src comp="292" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="304" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="512"><net_src comp="326" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="332" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="521"><net_src comp="338" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="364" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="530"><net_src comp="380" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="137" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="540"><net_src comp="397" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="545"><net_src comp="124" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="265" pin=6"/></net>

<net id="553"><net_src comp="403" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="560"><net_src comp="407" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="252" pin=6"/></net>

<net id="567"><net_src comp="417" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="239" pin=6"/></net>

<net id="574"><net_src comp="427" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="226" pin=6"/></net>

<net id="581"><net_src comp="450" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="586"><net_src comp="456" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="153" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="595"><net_src comp="159" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="600"><net_src comp="143" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="605"><net_src comp="490" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="183" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_6_3_x0200 | {8 9 }
 - Input state : 
	Port: D_drain_IO_L1_out_boundary_wrapper_6_x0 : fifo_D_drain_PE_3_6_x0168 | {4 }
  - Chain level:
	State 1
		specmemcore_ln11647 : 1
	State 2
		add_ln890_84 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89026 : 1
		select_ln11650 : 2
		ret_176 : 3
		ret : 4
		icmp_ln890_881 : 4
		br_ln11652 : 5
	State 3
		add_ln890 : 1
		icmp_ln890_882 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_883 : 1
		select_ln890 : 2
		select_ln890_52 : 2
		tmp_511 : 3
		trunc_ln890 : 3
		tmp : 4
		zext_ln11669 : 5
		local_D_V_addr : 6
		out_data_V : 7
		add_ln691_945 : 3
	State 4
		data_split_V_0 : 1
		data_split_V_1 : 1
		data_split_V_2 : 1
		data_split_V_3 : 1
	State 5
		p_Result_s : 1
		store_ln11681 : 2
	State 6
	State 7
		add_ln691_944 : 1
		icmp_ln890_884 : 1
		br_ln11688 : 2
		tmp_s : 1
		zext_ln11695 : 2
		local_D_V_addr_103 : 3
		or_ln11695 : 2
		tmp_106 : 2
		local_D_V_addr_104 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 8
		write_ln174 : 1
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |      add_ln890_84_fu_286      |    0    |    12   |
|          |        add_ln890_fu_332       |    0    |    15   |
|    add   |        add_ln691_fu_344       |    0    |    12   |
|          |      add_ln691_945_fu_397     |    0    |    12   |
|          |      add_ln691_944_fu_450     |    0    |    12   |
|          |      add_ln691_946_fu_490     |    0    |    10   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln890_fu_292       |    0    |    9    |
|          |      icmp_ln89026_fu_298      |    0    |    8    |
|   icmp   |     icmp_ln890_881_fu_326     |    0    |    10   |
|          |     icmp_ln890_882_fu_338     |    0    |    11   |
|          |     icmp_ln890_883_fu_350     |    0    |    9    |
|          |     icmp_ln890_884_fu_456     |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |     select_ln11650_fu_304     |    0    |    3    |
|  select  |      select_ln890_fu_356      |    0    |    5    |
|          |     select_ln890_52_fu_364    |    0    |    4    |
|----------|-------------------------------|---------|---------|
|   read   | data_split_V_0_52_read_fu_124 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_130       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         ret_176_fu_312        |    0    |    0    |
|          |           tmp_fu_384          |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_437       |    0    |    0    |
|          |          tmp_s_fu_462         |    0    |    0    |
|          |         tmp_106_fu_481        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    or    |           ret_fu_320          |    0    |    0    |
|          |       or_ln11695_fu_475       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|         tmp_511_fu_372        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln890_fu_380      |    0    |    0    |
|          |     data_split_V_0_fu_403     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |      zext_ln11669_fu_392      |    0    |    0    |
|          |      zext_ln11695_fu_470      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     data_split_V_1_fu_407     |    0    |    0    |
|partselect|     data_split_V_2_fu_417     |    0    |    0    |
|          |     data_split_V_3_fu_427     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   141   |
|----------|-------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_D_V|    4   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   add_ln691_944_reg_578  |    5   |
|   add_ln691_945_reg_537  |    5   |
|   add_ln691_946_reg_602  |    3   |
|   add_ln890_84_reg_495   |    5   |
|     add_ln890_reg_513    |    8   |
|       c1_V_reg_179       |    3   |
|       c5_V_reg_275       |    5   |
|       c7_V_reg_201       |    4   |
|       c8_V_reg_212       |    5   |
| data_split_V_0_52_reg_542|   32   |
|  data_split_V_0_reg_550  |   32   |
|  data_split_V_1_reg_557  |   32   |
|  data_split_V_2_reg_564  |   32   |
|  data_split_V_3_reg_571  |   32   |
|  icmp_ln890_881_reg_509  |    1   |
|  icmp_ln890_882_reg_518  |    1   |
|  icmp_ln890_884_reg_583  |    1   |
|    icmp_ln890_reg_500    |    1   |
|  indvar_flatten7_reg_168 |    5   |
|  indvar_flatten_reg_190  |    8   |
|local_D_V_addr_103_reg_587|    5   |
|local_D_V_addr_104_reg_592|    5   |
|  local_D_V_addr_reg_531  |    5   |
| local_D_V_load_1_reg_597 |   128  |
|  select_ln11650_reg_504  |    3   |
|  select_ln890_52_reg_522 |    4   |
|    trunc_ln890_reg_527   |    2   |
|       v1_V_reg_223       |   32   |
|     v2_V_1809_reg_249    |   32   |
|     v2_V_1810_reg_236    |   32   |
|       v2_V_reg_262       |   32   |
+--------------------------+--------+
|           Total          |   500  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_130 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_143 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_143 |  p2  |   3  |   0  |    0   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   276  || 1.25957 ||    43   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   141  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   43   |
|  Register |    -   |    -   |   500  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   500  |   184  |
+-----------+--------+--------+--------+--------+
