\doxysubsubsubsection{RCC\+\_\+\+PLL\+\_\+\+Clock\+\_\+\+Source}
\label{group___r_c_c___p_l_l___clock___source}\index{RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+PLLSource\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+PLLSource\+\_\+\+HSE}~((uint32\+\_\+t)0x00400000)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+SOURCE}(SOURCE)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+VALUE}(VALUE)~((VALUE) $<$= 63)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLN\+\_\+\+VALUE}(VALUE)~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+VALUE}(VALUE)~(((VALUE) == 2) $\vert$$\vert$ ((VALUE) == 4) $\vert$$\vert$ ((VALUE) == 6) $\vert$$\vert$ ((VALUE) == 8))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+VALUE}(VALUE)~((4 $<$= (VALUE)) \&\& ((VALUE) $<$= 15))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLI2\+SN\+\_\+\+VALUE}(VALUE)~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PLLI2\+SR\+\_\+\+VALUE}(VALUE)~((2 $<$= (VALUE)) \&\& ((VALUE) $<$= 7))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___p_l_l___clock___source_ga8a8a84a16989bb4e5aca1af65ccf9a1b} 
\index{RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}!IS\_RCC\_PLL\_SOURCE@{IS\_RCC\_PLL\_SOURCE}}
\index{IS\_RCC\_PLL\_SOURCE@{IS\_RCC\_PLL\_SOURCE}!RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}}
\doxysubsubsubsubsubsection{IS\_RCC\_PLL\_SOURCE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+SOURCE(\begin{DoxyParamCaption}\item[{}]{SOURCE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_PLLSource\_HSI)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_PLLSource\_HSE))}

\end{DoxyCode}
\label{group___r_c_c___p_l_l___clock___source_gac30fb7f6fe9f22a7d6c5585909db5c3c} 
\index{RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}!IS\_RCC\_PLLI2SN\_VALUE@{IS\_RCC\_PLLI2SN\_VALUE}}
\index{IS\_RCC\_PLLI2SN\_VALUE@{IS\_RCC\_PLLI2SN\_VALUE}!RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}}
\doxysubsubsubsubsubsection{IS\_RCC\_PLLI2SN\_VALUE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+PLLI2\+SN\+\_\+\+VALUE(\begin{DoxyParamCaption}\item[{}]{VALUE }\end{DoxyParamCaption})~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))}

\label{group___r_c_c___p_l_l___clock___source_gaa2fece4b24f6219b423e1b092b7705c8} 
\index{RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}!IS\_RCC\_PLLI2SR\_VALUE@{IS\_RCC\_PLLI2SR\_VALUE}}
\index{IS\_RCC\_PLLI2SR\_VALUE@{IS\_RCC\_PLLI2SR\_VALUE}!RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}}
\doxysubsubsubsubsubsection{IS\_RCC\_PLLI2SR\_VALUE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+PLLI2\+SR\+\_\+\+VALUE(\begin{DoxyParamCaption}\item[{}]{VALUE }\end{DoxyParamCaption})~((2 $<$= (VALUE)) \&\& ((VALUE) $<$= 7))}

\label{group___r_c_c___p_l_l___clock___source_ga8db327c085e20aeb673a9784f8508597} 
\index{RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}!IS\_RCC\_PLLM\_VALUE@{IS\_RCC\_PLLM\_VALUE}}
\index{IS\_RCC\_PLLM\_VALUE@{IS\_RCC\_PLLM\_VALUE}!RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}}
\doxysubsubsubsubsubsection{IS\_RCC\_PLLM\_VALUE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+VALUE(\begin{DoxyParamCaption}\item[{}]{VALUE }\end{DoxyParamCaption})~((VALUE) $<$= 63)}

\label{group___r_c_c___p_l_l___clock___source_ga12835741fbedd278ad1e91abebe00837} 
\index{RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}!IS\_RCC\_PLLN\_VALUE@{IS\_RCC\_PLLN\_VALUE}}
\index{IS\_RCC\_PLLN\_VALUE@{IS\_RCC\_PLLN\_VALUE}!RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}}
\doxysubsubsubsubsubsection{IS\_RCC\_PLLN\_VALUE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+PLLN\+\_\+\+VALUE(\begin{DoxyParamCaption}\item[{}]{VALUE }\end{DoxyParamCaption})~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))}

\label{group___r_c_c___p_l_l___clock___source_gad808f83505f4e802e5bafab7831f0235} 
\index{RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}!IS\_RCC\_PLLP\_VALUE@{IS\_RCC\_PLLP\_VALUE}}
\index{IS\_RCC\_PLLP\_VALUE@{IS\_RCC\_PLLP\_VALUE}!RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}}
\doxysubsubsubsubsubsection{IS\_RCC\_PLLP\_VALUE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+VALUE(\begin{DoxyParamCaption}\item[{}]{VALUE }\end{DoxyParamCaption})~(((VALUE) == 2) $\vert$$\vert$ ((VALUE) == 4) $\vert$$\vert$ ((VALUE) == 6) $\vert$$\vert$ ((VALUE) == 8))}

\label{group___r_c_c___p_l_l___clock___source_gad66dbe75bf8ab2b64b200e796281a851} 
\index{RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}!IS\_RCC\_PLLQ\_VALUE@{IS\_RCC\_PLLQ\_VALUE}}
\index{IS\_RCC\_PLLQ\_VALUE@{IS\_RCC\_PLLQ\_VALUE}!RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}}
\doxysubsubsubsubsubsection{IS\_RCC\_PLLQ\_VALUE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+VALUE(\begin{DoxyParamCaption}\item[{}]{VALUE }\end{DoxyParamCaption})~((4 $<$= (VALUE)) \&\& ((VALUE) $<$= 15))}

\label{group___r_c_c___p_l_l___clock___source_ga3706d0db7fe1836c65dc2ea7deded721} 
\index{RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}!RCC\_PLLSource\_HSE@{RCC\_PLLSource\_HSE}}
\index{RCC\_PLLSource\_HSE@{RCC\_PLLSource\_HSE}!RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_PLLSource\_HSE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSource\+\_\+\+HSE~((uint32\+\_\+t)0x00400000)}

\label{group___r_c_c___p_l_l___clock___source_ga1cbb1ae8d9e282a763a0070b251921f9} 
\index{RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}!RCC\_PLLSource\_HSI@{RCC\_PLLSource\_HSI}}
\index{RCC\_PLLSource\_HSI@{RCC\_PLLSource\_HSI}!RCC\_PLL\_Clock\_Source@{RCC\_PLL\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_PLLSource\_HSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSource\+\_\+\+HSI~((uint32\+\_\+t)0x00000000)}

