# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program â€” VSD
**Participant: India Cohort**

Welcome to my repo documenting my journey through the **VSD RISC-V SoC Tapeout Program**. This repository contains week-by-week logs of tasks, learnings, and progress as I work through the RTL â†’ GDSII flow using open-source EDA tools.

---

## ğŸ“– About the Program
This program teaches the end-to-end SoC design flow â€” from RTL to GDSII â€” using open-source tools and workflows. It is part of Indiaâ€™s large-scale collaborative RISC-V tapeout initiative, involving **3500+ participants** working to expand domestic silicon design capabilities.

---

## ğŸ“… Week 0 â€” Environment Setup & Toolchain
| Task  | Description | Status |
|-------|-------------|--------|
| Task 0 | ğŸ› ï¸ Installed and configured **Icarus Verilog (iverilog), Yosys, and GTKWave** | âœ… Completed |

### ğŸŒŸ Week 0 â€” Key Takeaways
- Installed and validated the essential open-source EDA toolchain for RTL simulation and synthesis.
- Set up a reproducible development environment for further RTL â†’ GDSII experiments.
- System is ready for synthesis, place-and-route, and downstream steps.

---

## ğŸ™ Acknowledgments
Thanks to **Kunal Ghosh** and the **VLSI System Design (VSD)** team for this opportunity.  
I also acknowledge the support of **RISC-V International, India Semiconductor Mission (ISM), VLSI Society of India (VSI), and Efabless**.

---

## ğŸ“ˆ Weekly Progress Tracker
- âœ… Week 0 â€” Setup & Tools
- â³ Week 1 â€” (To be updated)
- â³ Week 2 â€” (To be updated)

---

## ğŸ”— Useful Links
- [VSD Program Website](https://www.vlsisystemdesign.com/)
- [RISC-V International](https://riscv.org/)
- [Efabless](https://efabless.com/)

---

## ğŸ“Œ Notes for GitHub
- Save this file as `README.md` at the root of your repository for automatic rendering.
- Optionally add a `LICENSE` file and `CONTRIBUTING.md` for open collaboration.

