m255
K3
13
cModel Technology
Z0 dC:\Users\mgrego29\vlsi\fpga\software\reg_test\obj\default\runtime\sim\mentor
vXpw3EviZIOMEpojgC4J9M3c5SoZx5HRQbxSkJb51/tw=
IQVRMSGUUPcd:odMclm:jL3
V:mR1fj3Rf>NGziDN_:U030
xsip
d.
Z1 Fnofile
L0 38
Z2 OV;L;10.1d;51
r1
31
Z3 o-work rst_controller -O0
nf2f26c2
!i10b 0
!s100 3D>LgUMBNQdR^R[<[gbCA2
!i8a 2081101376
!s85 0
!s108 1380212839.952000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_controller.v|
!s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_controller.v|-work|rst_controller|
!s101 -O0
vuAqaLRHY936AOxy3qckQk2JSy21fSyKR32UJWxzkbtg=
!i10b 0
!s100 MGZEBPh2fcK5U6Djn<_[X0
IUW<<;zBk?7;iUMjKKgTn11
V3CjoOZCIEdzCJgPn8]D7`2
xsip
!i8a 387434064
d.
R1
L0 38
R2
r1
!s85 0
31
!s108 1380212840.264000
!s107 C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/Users/mgrego29/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|-work|rst_controller|
!s101 -O0
R3
n15f2da2
