FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SYNC24_LVDS_P";
2"GND\G";
3"SYNC_LVDS_P";
4"SYNC_LVDS_N";
5"SYNC24_LVDS_N";
6"GT_NIM";
%"INPORT"
"1","(-875,4000)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-875,4100)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"SIP_HEADER_2PIN"
"2","(625,4050)","0","misc","I12";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
_PDVDUP1""
CDS_LIB"misc";
"2 \B"4;
"1 \B"3;
%"SIP_HEADER_2PIN"
"2","(650,3800)","0","misc","I13";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
_PDVDUP1""
CDS_LIB"misc";
"2 \B"5;
"1 \B"1;
%"SIP_HEADER_2PIN"
"2","(650,3525)","0","misc","I14";
;
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
_PDVDUP1""
CDS_LIB"misc";
"2 \B"2;
"1 \B"6;
%"INPORT"
"1","(-850,3575)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"INPORT"
"1","(-850,3750)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-850,3850)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
END.
