// Seed: 217806463
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2
);
  logic id_4 = ~(id_0);
  assign id_4 = 1;
  wire id_5;
  wire [1 : -1 'b0] id_6;
endmodule
module module_1 #(
    parameter id_0  = 32'd35,
    parameter id_12 = 32'd93
) (
    input tri _id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri0 id_3,
    output wor id_4,
    output supply1 id_5,
    input tri id_6,
    input uwire id_7,
    inout wire id_8,
    input tri id_9
    , id_17,
    output tri1 id_10,
    output wor id_11,
    input wire _id_12,
    output wire id_13,
    input tri0 id_14,
    output tri1 id_15
);
  wire [id_0 : id_12] id_18;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2
  );
endmodule
