Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot memory_TB_behav xil_defaultlib.memory_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Memory_ROM
Compiling module xil_defaultlib.Data_Memory_RAM
Compiling module xil_defaultlib.Output_Ports
Compiling module xil_defaultlib.data_out_Bus
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.memory_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot memory_TB_behav
