{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478230418115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478230418116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 20:33:37 2016 " "Processing started: Thu Nov  3 20:33:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478230418116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478230418116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478230418116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1478230418348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/kevin/141/lab2/adder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478230431756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478230431756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "/home/kevin/141/lab2/pc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478230431756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478230431756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "/home/kevin/141/lab2/reg_file.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478230431757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478230431757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(16) " "Verilog HDL warning at alu.sv(16): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "/home/kevin/141/lab2/alu.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(17) " "Verilog HDL warning at alu.sv(17): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "/home/kevin/141/lab2/alu.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(18) " "Verilog HDL warning at alu.sv(18): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "/home/kevin/141/lab2/alu.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/kevin/141/lab2/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478230431758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478230431758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "/home/kevin/141/lab2/definitions.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478230431759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478230431759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "/home/kevin/141/lab2/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478230431760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478230431760 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(23) " "Verilog HDL warning at test.sv(23): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431760 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(24) " "Verilog HDL warning at test.sv(24): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431760 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(25) " "Verilog HDL warning at test.sv(25): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431760 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(51) " "Verilog HDL warning at test.sv(51): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(52) " "Verilog HDL warning at test.sv(52): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(53) " "Verilog HDL warning at test.sv(53): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(58) " "Verilog HDL warning at test.sv(58): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(71) " "Verilog HDL warning at test.sv(71): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(72) " "Verilog HDL warning at test.sv(72): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(73) " "Verilog HDL warning at test.sv(73): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(78) " "Verilog HDL warning at test.sv(78): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(92) " "Verilog HDL warning at test.sv(92): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(93) " "Verilog HDL warning at test.sv(93): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(94) " "Verilog HDL warning at test.sv(94): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(99) " "Verilog HDL warning at test.sv(99): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(113) " "Verilog HDL warning at test.sv(113): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(114) " "Verilog HDL warning at test.sv(114): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(115) " "Verilog HDL warning at test.sv(115): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(159) " "Verilog HDL warning at test.sv(159): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 159 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(160) " "Verilog HDL warning at test.sv(160): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(161) " "Verilog HDL warning at test.sv(161): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(181) " "Verilog HDL warning at test.sv(181): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(182) " "Verilog HDL warning at test.sv(182): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(183) " "Verilog HDL warning at test.sv(183): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(188) " "Verilog HDL warning at test.sv(188): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(208) " "Verilog HDL warning at test.sv(208): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 208 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(209) " "Verilog HDL warning at test.sv(209): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(210) " "Verilog HDL warning at test.sv(210): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 210 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(215) " "Verilog HDL warning at test.sv(215): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 215 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(218) " "Verilog HDL warning at test.sv(218): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 218 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(221) " "Verilog HDL warning at test.sv(221): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 221 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(224) " "Verilog HDL warning at test.sv(224): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 224 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(227) " "Verilog HDL warning at test.sv(227): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(230) " "Verilog HDL warning at test.sv(230): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 230 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(233) " "Verilog HDL warning at test.sv(233): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(238) " "Verilog HDL warning at test.sv(238): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(239) " "Verilog HDL warning at test.sv(239): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(240) " "Verilog HDL warning at test.sv(240): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(248) " "Verilog HDL warning at test.sv(248): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(249) " "Verilog HDL warning at test.sv(249): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 249 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431763 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(250) " "Verilog HDL warning at test.sv(250): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 250 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478230431763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "/home/kevin/141/lab2/test.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478230431763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478230431763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478230431764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478230431764 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "WT reg_file_tb.sv(36) " "Verilog HDL error at reg_file_tb.sv(36): object \"WT\" is not declared" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1478230431765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DT reg_file_tb.sv(36) " "Verilog HDL error at reg_file_tb.sv(36): object \"DT\" is not declared" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1478230431765 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "CLK reg_file reg_file_tb.sv(37) " "Verilog HDL Module Instantiation error at reg_file_tb.sv(37): port \"CLK\" is not declared by module \"reg_file\"" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 37 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478230431765 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "RegWrite reg_file reg_file_tb.sv(38) " "Verilog HDL Module Instantiation error at reg_file_tb.sv(38): port \"RegWrite\" is not declared by module \"reg_file\"" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 38 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478230431766 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "srcA reg_file reg_file_tb.sv(39) " "Verilog HDL Module Instantiation error at reg_file_tb.sv(39): port \"srcA\" is not declared by module \"reg_file\"" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 39 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478230431766 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "srcB reg_file reg_file_tb.sv(40) " "Verilog HDL Module Instantiation error at reg_file_tb.sv(40): port \"srcB\" is not declared by module \"reg_file\"" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 40 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478230431766 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "writeReg reg_file reg_file_tb.sv(41) " "Verilog HDL Module Instantiation error at reg_file_tb.sv(41): port \"writeReg\" is not declared by module \"reg_file\"" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 41 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478230431766 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "writeValue reg_file reg_file_tb.sv(42) " "Verilog HDL Module Instantiation error at reg_file_tb.sv(42): port \"writeValue\" is not declared by module \"reg_file\"" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 42 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478230431766 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "ReadA reg_file reg_file_tb.sv(43) " "Verilog HDL Module Instantiation error at reg_file_tb.sv(43): port \"ReadA\" is not declared by module \"reg_file\"" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 43 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478230431766 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "ReadB reg_file reg_file_tb.sv(45) " "Verilog HDL Module Instantiation error at reg_file_tb.sv(45): port \"ReadB\" is not declared by module \"reg_file\"" {  } { { "reg_file_tb.sv" "" { Text "/home/kevin/141/lab2/reg_file_tb.sv" 45 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478230431766 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478230431810 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  3 20:33:51 2016 " "Processing ended: Thu Nov  3 20:33:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478230431810 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478230431810 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478230431810 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478230431810 ""}
