#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun 11 13:37:04 2023
# Process ID: 15776
# Current directory: C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1
# Command line: vivado.exe -log audio_testbench.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source audio_testbench.tcl -notrace
# Log file: C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench.vdi
# Journal file: C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source audio_testbench.tcl -notrace
Command: link_design -top audio_testbench -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'equalizer_left/filter0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1.dcp' for cell 'equalizer_left/filter1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/fir_compiler_2.dcp' for cell 'equalizer_left/filter2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3.dcp' for cell 'equalizer_left/filter3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/fir_compiler_4.dcp' for cell 'equalizer_left/filter4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/fir_compiler_5.dcp' for cell 'equalizer_left/filter5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/fir_compiler_6.dcp' for cell 'equalizer_left/filter6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/fir_compiler_7.dcp' for cell 'equalizer_left/filter7'
INFO: [Netlist 29-17] Analyzing 383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter0/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter0/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter0/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter0/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter1/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter1/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter1/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter1/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter2/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter2/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter2/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter2/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter3/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter3/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter3/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter3/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter4/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter4/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter4/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter4/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter5/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter5/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter5/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter5/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter6/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter6/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter6/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter6/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter7/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_left/filter7/U0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter7/U0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/constraints/fir_compiler_v7_2.xdc] for cell 'equalizer_right/filter7/U0'
Parsing XDC File [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/constraints.xdc:5]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/constraints.xdc:5]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1271.457 ; gain = 571.695
Finished Parsing XDC File [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/constraints.xdc]
Parsing XDC File [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_10mhz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:82]
WARNING: [Constraints 18-619] A clock with name 'clk_10mhz' already exists, overwriting the previous clock with the same name. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'Led[0]'. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Led[1]'. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1273.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

18 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1273.453 ; gain = 982.207
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[4] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 5 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1273.453 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_10mhz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:82]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13b51c1ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 1286.398 ; gain = 12.945

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 76c466ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 1418.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d03b5806

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.979 . Memory (MB): peak = 1418.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 851a529f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1418.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 851a529f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1418.008 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 851a529f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1418.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 851a529f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1418.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               2  |                                              0  |
|  Constant propagation         |               1  |               1  |                                              0  |
|  Sweep                        |               0  |              15  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1418.008 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 120807a78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1418.008 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_10mhz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:82]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.308 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 36
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1b3678b98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1593.289 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b3678b98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1593.289 ; gain = 175.281

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_10mhz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:82]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 197040e19

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.938 . Memory (MB): peak = 1593.289 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 197040e19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1593.289 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1593.289 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 197040e19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1593.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1593.289 ; gain = 319.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1593.289 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1593.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audio_testbench_drc_opted.rpt -pb audio_testbench_drc_opted.pb -rpx audio_testbench_drc_opted.rpx
Command: report_drc -file audio_testbench_drc_opted.rpt -pb audio_testbench_drc_opted.pb -rpx audio_testbench_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port EncO[4] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1593.289 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c206eed2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1593.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_10mhz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:82]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1162ec386

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1afba37c0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1afba37c0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1593.289 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1afba37c0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18d3847fc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1593.289 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1e08c4186

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1593.289 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1ebb8569a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1593.289 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ebb8569a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 137320d57

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f8b1422d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fc716eaf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2038ec9cf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17de8447a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 161c453c6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2057612fa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1593.289 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2057612fa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_10mhz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:82]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 28e6efa3e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 28e6efa3e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1593.289 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.507. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2716d3a88

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.289 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2716d3a88

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2716d3a88

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2716d3a88

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.289 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1593.289 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 288d16383

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.289 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 288d16383

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.289 ; gain = 0.000
Ending Placer Task | Checksum: 1b9d79b61

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 13 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1593.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1593.289 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.959 . Memory (MB): peak = 1593.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file audio_testbench_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1593.289 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file audio_testbench_utilization_placed.rpt -pb audio_testbench_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file audio_testbench_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1593.289 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c5bf9263 ConstDB: 0 ShapeSum: f41808fe RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 637ee51f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1593.289 ; gain = 0.000
Post Restoration Checksum: NetGraph: 49de70f7 NumContArr: 19a07428 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 637ee51f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1595.613 ; gain = 2.324

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 637ee51f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1603.660 ; gain = 10.371

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 637ee51f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1603.660 ; gain = 10.371
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13dd43e2b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1627.137 ; gain = 33.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.457  | TNS=0.000  | WHS=-0.360 | THS=-343.628|

Phase 2 Router Initialization | Checksum: 1b3894d1e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1634.082 ; gain = 40.793

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7100
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7100
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ebd359cb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.254 ; gain = 40.965

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1171
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.475  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f908b4fc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1635.277 ; gain = 41.988
Phase 4 Rip-up And Reroute | Checksum: f908b4fc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1635.277 ; gain = 41.988

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ff43269c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1635.277 ; gain = 41.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.590  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: ff43269c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1635.277 ; gain = 41.988

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ff43269c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1635.277 ; gain = 41.988
Phase 5 Delay and Skew Optimization | Checksum: ff43269c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1635.277 ; gain = 41.988

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1213f2798

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1635.277 ; gain = 41.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.590  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14cd10c1e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1635.277 ; gain = 41.988
Phase 6 Post Hold Fix | Checksum: 14cd10c1e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1635.277 ; gain = 41.988

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.38221 %
  Global Horizontal Routing Utilization  = 2.21247 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19650683f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1635.277 ; gain = 41.988

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19650683f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1636.324 ; gain = 43.035

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11e97755d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1636.324 ; gain = 43.035

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.590  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11e97755d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1636.324 ; gain = 43.035
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1636.324 ; gain = 43.035

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 13 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 1636.324 ; gain = 43.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1636.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1655.137 ; gain = 18.812
INFO: [Common 17-1381] The checkpoint 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audio_testbench_drc_routed.rpt -pb audio_testbench_drc_routed.pb -rpx audio_testbench_drc_routed.rpx
Command: report_drc -file audio_testbench_drc_routed.rpt -pb audio_testbench_drc_routed.pb -rpx audio_testbench_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file audio_testbench_methodology_drc_routed.rpt -pb audio_testbench_methodology_drc_routed.pb -rpx audio_testbench_methodology_drc_routed.rpx
Command: report_methodology -file audio_testbench_methodology_drc_routed.rpt -pb audio_testbench_methodology_drc_routed.pb -rpx audio_testbench_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_10mhz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:82]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/impl_1/audio_testbench_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file audio_testbench_power_routed.rpt -pb audio_testbench_power_summary_routed.pb -rpx audio_testbench_power_routed.rpx
Command: report_power -file audio_testbench_power_routed.rpt -pb audio_testbench_power_summary_routed.pb -rpx audio_testbench_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_10mhz' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/Downloads/Zedboard-Master.xdc:82]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 13 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file audio_testbench_route_status.rpt -pb audio_testbench_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file audio_testbench_timing_summary_routed.rpt -pb audio_testbench_timing_summary_routed.pb -rpx audio_testbench_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file audio_testbench_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file audio_testbench_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file audio_testbench_bus_skew_routed.rpt -pb audio_testbench_bus_skew_routed.pb -rpx audio_testbench_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 13:39:23 2023...
