i clk
m 0 0
u 1 1
p {p:clk}{t:Qaux.C}
e ckid0_0 {t:Qaux.C} dffr
c ckid0_0 {p:clk} Unconstrained_port Inferred clock from port
l 0 0 0 0 0
