#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 26 19:23:24 2020
# Process ID: 11797
# Current directory: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron
# Command line: vivado simple_perceptron.xpr
# Log file: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/vivado.log
# Journal file: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/vivado.jou
#-----------------------------------------------------------
start_gui
open_project simple_perceptron.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1 [current_project]
update_ip_catalog
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:calcPerceptron:1.0 [get_ips  design_1_calcPerceptron_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_calcPerceptron_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_calcPerceptron_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_calcPerceptron_0_0_synth_1
export_simulation -of_objects [get_files /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.ip_user_files/sim_scripts -ip_user_files_dir /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.ip_user_files -ipstatic_source_dir /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/modelsim} {questa=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/questa} {ies=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/ies} {xcelium=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/xcelium} {vcs=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/vcs} {riviera=/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins calcPerceptron_0/w_PORTA]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells calcPerceptron_0_bram_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_2
endgroup
set_property location {4.5 1717 82} [get_bd_cells axi_bram_ctrl_2]
set_property location {5 1593 178} [get_bd_cells axi_bram_ctrl_2]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_2]
connect_bd_intf_net [get_bd_intf_pins calcPerceptron_0_bram_1/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_2/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_2/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_2/S_AXI]
save_bd_design
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
make_wrapper -files [get_files /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/design_1_wrapper.xsa
