Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:318]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:319]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:321]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:334]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:335]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:339]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:327]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:348]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
