// Seed: 324784331
module module_0 (
    output reg id_0,
    input logic id_1,
    input reg id_2,
    input id_3,
    input logic id_4
    , id_6,
    output id_5
    , id_7
);
  reg id_8;
  type_13(
      1, 1
  );
  always @(posedge 1'd0 or id_3) id_0 <= #id_2 id_2.id_8;
endmodule
