This is a project in the Computer Architecture class. The main purpose is design Risc-V CPU. In the design, the statements like if, for, while ... don't be use, only use the basic blocks like full adder or mux...
