# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do assignment_2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Code/embedded-systems/assignment_2/quartus_project {D:/Code/embedded-systems/assignment_2/quartus_project/vending.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vending
# 
# Top level modules:
# 	vending
# 
vlog -reportprogress 300 -work work D:/Code/embedded-systems/assignment_2/quartus_project/testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
vsim work.testbench
# vsim work.testbench 
# Loading work.testbench
# Loading work.vending
add wave -position insertpoint  \
sim:/testbench/clock \
sim:/testbench/reset \
sim:/testbench/sensor_1 \
sim:/testbench/sensor_2 \
sim:/testbench/sensor_3 \
sim:/testbench/motor_1 \
sim:/testbench/motor_2 \
sim:/testbench/motor_3
step -current
# Break key hit 
# Simulation stop requested.
