{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608836381658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608836381658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 20:59:41 2020 " "Processing started: Thu Dec 24 20:59:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608836381658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608836381658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608836381658 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1608836381983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382037 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_3to1.v(15) " "Verilog HDL warning at mux_3to1.v(15): extended using \"x\" or \"z\"" {  } { { "mux_3to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_3to1.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608836382039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "mux_3to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382039 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_mux_3to1 " "Found entity 2: testbench_mux_3to1" {  } { { "mux_3to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_3to1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 2 2 " "Found 2 design units, including 2 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382041 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_PC " "Found entity 2: testbench_PC" {  } { { "PC.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/PC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382041 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shift_lift_26bits.v " "Can't analyze file -- file shift_lift_26bits.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608836382046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_32bits.v 2 2 " "Found 2 design units, including 2 entities, in source file shift_left_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_32bits " "Found entity 1: shift_left_32bits" {  } { { "shift_left_32bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/shift_left_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382047 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_shift_left_32bits " "Found entity 2: testbench_shift_left_32bits" {  } { { "shift_left_32bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/shift_left_32bits.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_4to1.v(18) " "Verilog HDL warning at mux_4to1.v(18): extended using \"x\" or \"z\"" {  } { { "mux_4to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608836382049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382049 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_mux_4to1 " "Found entity 2: testbench_mux_4to1" {  } { { "mux_4to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_4to1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 2 2 " "Found 2 design units, including 2 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382051 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_sign_extend " "Found entity 2: testbench_sign_extend" {  } { { "sign_extend.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/sign_extend.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.v 2 2 " "Found 2 design units, including 2 entities, in source file zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/zero_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382052 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_zero_extend " "Found entity 2: testbench_zero_extend" {  } { { "zero_extend.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/zero_extend.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382052 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.v " "Can't analyze file -- file test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608836382057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 2 2 " "Found 2 design units, including 2 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382060 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_control_unit " "Found entity 2: testbench_control_unit" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 1004 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382060 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "popo.v " "Can't analyze file -- file popo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608836382064 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register_file.v " "Can't analyze file -- file Register_file.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608836382069 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegisterFile_testbench.v " "Can't analyze file -- file RegisterFile_testbench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608836382073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 2 2 " "Found 2 design units, including 2 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382076 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_IF_ID " "Found entity 2: testbench_IF_ID" {  } { { "IF_ID.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/IF_ID.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "ID_EXE.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 2 2 " "Found 2 design units, including 2 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_unit " "Found entity 1: Forwarding_unit" {  } { { "Forwarding_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382080 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_Forwarding_unit " "Found entity 2: testbench_Forwarding_unit" {  } { { "Forwarding_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Forwarding_unit.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382080 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2to1_35bits.v(12) " "Verilog HDL warning at mux_2to1_35bits.v(12): extended using \"x\" or \"z\"" {  } { { "mux_2to1_35bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1_35bits.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608836382082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_35bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_35bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_35bits " "Found entity 1: mux_2to1_35bits" {  } { { "mux_2to1_35bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1_35bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM " "Found entity 1: EXE_MEM" {  } { { "EXE_MEM.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "Hazard_detection_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Hazard_detection_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382089 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "insMem.v " "Can't analyze file -- file insMem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608836382095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2to1_64bits.v(12) " "Verilog HDL warning at mux_2to1_64bits.v(12): extended using \"x\" or \"z\"" {  } { { "mux_2to1_64bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1_64bits.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608836382100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_64bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_64bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_64bits " "Found entity 1: mux_2to1_64bits" {  } { { "mux_2to1_64bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1_64bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382100 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 DataMemory.v(137) " "Verilog HDL Expression warning at DataMemory.v(137): truncated literal to match 32 bits" {  } { { "DataMemory.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/DataMemory.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608836382102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 2 2 " "Found 2 design units, including 2 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/DataMemory.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382103 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_memory " "Found entity 2: testbench_memory" {  } { { "DataMemory.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/DataMemory.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/test1.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/test1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tst_1 " "Found entity 1: tst_1" {  } { { "testbenches/test1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/testbenches/test1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/test2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tst_2 " "Found entity 1: tst_2" {  } { { "testbenches/test2.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/testbenches/test2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382107 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2to1_5bits.v(13) " "Verilog HDL warning at mux_2to1_5bits.v(13): extended using \"x\" or \"z\"" {  } { { "mux_2to1_5bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1_5bits.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608836382110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_5bits " "Found entity 1: mux_2to1_5bits" {  } { { "mux_2to1_5bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/my_test.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/my_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_test " "Found entity 1: my_test" {  } { { "testbenches/my_test.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/testbenches/my_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 2 2 " "Found 2 design units, including 2 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382114 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_clock " "Found entity 2: testbench_clock" {  } { { "clock.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/clock.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/test3.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/test3.v" { { "Info" "ISGN_ENTITY_NAME" "1 arethmatic1 " "Found entity 1: arethmatic1" {  } { { "testbenches/test3.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/testbenches/test3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/test4.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/test4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tst_4 " "Found entity 1: tst_4" {  } { { "testbenches/test4.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/testbenches/test4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/test5.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/test5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tst_5 " "Found entity 1: tst_5" {  } { { "testbenches/test5.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/testbenches/test5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/test6.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/test6.v" { { "Info" "ISGN_ENTITY_NAME" "1 tst_6 " "Found entity 1: tst_6" {  } { { "testbenches/test6.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/testbenches/test6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608836382125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608836382167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:TOP_Clock " "Elaborating entity \"clock\" for hierarchy \"clock:TOP_Clock\"" {  } { { "Top.v" "TOP_Clock" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382179 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk clock.v(9) " "Verilog HDL warning at clock.v(9): assignments to clk create a combinational loop" {  } { { "clock.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/clock.v" 9 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1608836382179 "|Top|clock:TOP_Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:top_PC " "Elaborating entity \"PC\" for hierarchy \"PC:top_PC\"" {  } { { "Top.v" "top_PC" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382180 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "PC_out PC.v(8) " "Verilog HDL warning at PC.v(8): initial value for variable PC_out should be constant" {  } { { "PC.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/PC.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1608836382182 "|Top|PC:top_PC"}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 2 2 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "adder.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382205 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_Adder " "Found entity 2: testbench_Adder" {  } { { "adder.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608836382205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:PC_Adder " "Elaborating entity \"Adder\" for hierarchy \"Adder:PC_Adder\"" {  } { { "Top.v" "PC_Adder" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382206 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2to1.v(12) " "Verilog HDL warning at mux_2to1.v(12): extended using \"x\" or \"z\"" {  } { { "mux_2to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608836382217 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2to1.v 2 2 " "Using design file mux_2to1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382218 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_mux_2to1 " "Found entity 2: testbench_mux_2to1" {  } { { "mux_2to1.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/mux_2to1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608836382218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:MUX_WB3 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:MUX_WB3\"" {  } { { "Top.v" "MUX_WB3" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:top_Instruction_memory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:top_Instruction_memory\"" {  } { { "Top.v" "top_Instruction_memory" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:Top_IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:Top_IF_ID\"" {  } { { "Top.v" "Top_IF_ID" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:Top_control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:Top_control_unit\"" {  } { { "Top.v" "Top_control_unit" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382349 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(135) " "Verilog HDL Case Statement warning at control_unit.v(135): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 135 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1608836382351 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(41) " "Verilog HDL Case Statement warning at control_unit.v(41): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(461) " "Verilog HDL Case Statement warning at control_unit.v(461): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 461 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "float_control_read control_unit.v(40) " "Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable \"float_control_read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HILO_read_control control_unit.v(40) " "Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable \"HILO_read_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IF_Flush control_unit.v(40) " "Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable \"IF_Flush\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ID_Flush control_unit.v(40) " "Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable \"ID_Flush\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Store_Byte_control control_unit.v(40) " "Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable \"Store_Byte_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Store_FP control_unit.v(40) " "Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable \"Store_FP\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_signal control_unit.v(40) " "Verilog HDL Always Construct warning at control_unit.v(40): inferring latch(es) for variable \"control_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[0\] control_unit.v(40) " "Inferred latch for \"control_signal\[0\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[1\] control_unit.v(40) " "Inferred latch for \"control_signal\[1\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[2\] control_unit.v(40) " "Inferred latch for \"control_signal\[2\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[3\] control_unit.v(40) " "Inferred latch for \"control_signal\[3\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[4\] control_unit.v(40) " "Inferred latch for \"control_signal\[4\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[5\] control_unit.v(40) " "Inferred latch for \"control_signal\[5\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[6\] control_unit.v(40) " "Inferred latch for \"control_signal\[6\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[7\] control_unit.v(40) " "Inferred latch for \"control_signal\[7\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382352 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[8\] control_unit.v(40) " "Inferred latch for \"control_signal\[8\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[9\] control_unit.v(40) " "Inferred latch for \"control_signal\[9\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[10\] control_unit.v(40) " "Inferred latch for \"control_signal\[10\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[11\] control_unit.v(40) " "Inferred latch for \"control_signal\[11\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[12\] control_unit.v(40) " "Inferred latch for \"control_signal\[12\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[13\] control_unit.v(40) " "Inferred latch for \"control_signal\[13\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[14\] control_unit.v(40) " "Inferred latch for \"control_signal\[14\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[15\] control_unit.v(40) " "Inferred latch for \"control_signal\[15\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[16\] control_unit.v(40) " "Inferred latch for \"control_signal\[16\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[17\] control_unit.v(40) " "Inferred latch for \"control_signal\[17\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[18\] control_unit.v(40) " "Inferred latch for \"control_signal\[18\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[19\] control_unit.v(40) " "Inferred latch for \"control_signal\[19\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[20\] control_unit.v(40) " "Inferred latch for \"control_signal\[20\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[21\] control_unit.v(40) " "Inferred latch for \"control_signal\[21\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[22\] control_unit.v(40) " "Inferred latch for \"control_signal\[22\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[23\] control_unit.v(40) " "Inferred latch for \"control_signal\[23\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[24\] control_unit.v(40) " "Inferred latch for \"control_signal\[24\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[25\] control_unit.v(40) " "Inferred latch for \"control_signal\[25\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[26\] control_unit.v(40) " "Inferred latch for \"control_signal\[26\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[27\] control_unit.v(40) " "Inferred latch for \"control_signal\[27\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[28\] control_unit.v(40) " "Inferred latch for \"control_signal\[28\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[29\] control_unit.v(40) " "Inferred latch for \"control_signal\[29\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382353 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[30\] control_unit.v(40) " "Inferred latch for \"control_signal\[30\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[31\] control_unit.v(40) " "Inferred latch for \"control_signal\[31\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[32\] control_unit.v(40) " "Inferred latch for \"control_signal\[32\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[33\] control_unit.v(40) " "Inferred latch for \"control_signal\[33\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[34\] control_unit.v(40) " "Inferred latch for \"control_signal\[34\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[35\] control_unit.v(40) " "Inferred latch for \"control_signal\[35\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Store_FP control_unit.v(40) " "Inferred latch for \"Store_FP\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Store_Byte_control control_unit.v(40) " "Inferred latch for \"Store_Byte_control\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_Flush control_unit.v(40) " "Inferred latch for \"ID_Flush\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_Flush control_unit.v(40) " "Inferred latch for \"IF_Flush\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HILO_read_control\[0\] control_unit.v(40) " "Inferred latch for \"HILO_read_control\[0\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HILO_read_control\[1\] control_unit.v(40) " "Inferred latch for \"HILO_read_control\[1\]\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "float_control_read control_unit.v(40) " "Inferred latch for \"float_control_read\" at control_unit.v(40)" {  } { { "control_unit.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/control_unit.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382354 "|Top|control_unit:Top_control_unit"}
{ "Warning" "WSGN_SEARCH_FILE" "shift_left_26bits.v 2 2 " "Using design file shift_left_26bits.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_26bits " "Found entity 1: shift_left_26bits" {  } { { "shift_left_26bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/shift_left_26bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382365 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_shift_left_26bits " "Found entity 2: testbench_shift_left_26bits" {  } { { "shift_left_26bits.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/shift_left_26bits.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608836382365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_26bits shift_left_26bits:Top_shift_left26 " "Elaborating entity \"shift_left_26bits\" for hierarchy \"shift_left_26bits:Top_shift_left26\"" {  } { { "Top.v" "Top_shift_left26" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_5bits mux_2to1_5bits:MUX_ID1 " "Elaborating entity \"mux_2to1_5bits\" for hierarchy \"mux_2to1_5bits:MUX_ID1\"" {  } { { "Top.v" "MUX_ID1" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:Top_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:Top_sign_extend\"" {  } { { "Top.v" "Top_sign_extend" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:Top_zero_extend " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:Top_zero_extend\"" {  } { { "Top.v" "Top_zero_extend" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HI hi registerfile.v(7) " "Verilog HDL Declaration information at registerfile.v(7): object \"HI\" differs only in case from object \"hi\" in the same scope" {  } { { "registerfile.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/registerfile.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1608836382403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LO lo registerfile.v(8) " "Verilog HDL Declaration information at registerfile.v(8): object \"LO\" differs only in case from object \"lo\" in the same scope" {  } { { "registerfile.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/registerfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1608836382403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerfile.v 2 2 " "Using design file registerfile.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerfile.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/registerfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382404 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_RegisterFile " "Found entity 2: testbench_RegisterFile" {  } { { "registerfile.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/registerfile.v" 660 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608836382404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608836382404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:Top_registerFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:Top_registerFile\"" {  } { { "Top.v" "Top_registerFile" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1 mux_3to1:MUX_ID5 " "Elaborating entity \"mux_3to1\" for hierarchy \"mux_3to1:MUX_ID5\"" {  } { { "Top.v" "MUX_ID5" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit Hazard_Detection_Unit:Top_hazard_Detection_unit " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"Hazard_Detection_Unit:Top_hazard_Detection_unit\"" {  } { { "Top.v" "Top_hazard_Detection_unit" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_35bits mux_2to1_35bits:MUX_ID6 " "Elaborating entity \"mux_2to1_35bits\" for hierarchy \"mux_2to1_35bits:MUX_ID6\"" {  } { { "Top.v" "MUX_ID6" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ID_EXE:Top_ID_EXE " "Elaborating entity \"ID_EXE\" for hierarchy \"ID_EXE:Top_ID_EXE\"" {  } { { "Top.v" "Top_ID_EXE" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_32bits shift_left_32bits:Top_shift_left_32 " "Elaborating entity \"shift_left_32bits\" for hierarchy \"shift_left_32bits:Top_shift_left_32\"" {  } { { "Top.v" "Top_shift_left_32" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:MUX_EXE3 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:MUX_EXE3\"" {  } { { "Top.v" "MUX_EXE3" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Top_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:Top_ALU\"" {  } { { "Top.v" "Top_ALU" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct ALU.v(13) " "Verilog HDL or VHDL warning at ALU.v(13): object \"funct\" assigned a value but never read" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 ALU.v(12) " "Verilog HDL assignment warning at ALU.v(12): truncated value with size 6 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 ALU.v(13) " "Verilog HDL assignment warning at ALU.v(13): truncated value with size 6 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT_ALU32 ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): inferring latch(es) for variable \"OUT_ALU32\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZF_ALU ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): inferring latch(es) for variable \"ZF_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT_ALU64 ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): inferring latch(es) for variable \"OUT_ALU64\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[0\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[0\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[1\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[1\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[2\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[2\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[3\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[3\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[4\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[4\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[5\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[5\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[6\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[6\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[7\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[7\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[8\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[8\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[9\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[9\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[10\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[10\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[11\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[11\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[12\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[12\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[13\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[13\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[14\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[14\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[15\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[15\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382505 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[16\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[16\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[17\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[17\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[18\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[18\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[19\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[19\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[20\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[20\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[21\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[21\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[22\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[22\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[23\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[23\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[24\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[24\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[25\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[25\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[26\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[26\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[27\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[27\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[28\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[28\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[29\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[29\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[30\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[30\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[31\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[31\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[32\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[32\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[33\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[33\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[34\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[34\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[35\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[35\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[36\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[36\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[37\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[37\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[38\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[38\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[39\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[39\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382506 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[40\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[40\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[41\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[41\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[42\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[42\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[43\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[43\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[44\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[44\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[45\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[45\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[46\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[46\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[47\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[47\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[48\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[48\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[49\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[49\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[50\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[50\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[51\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[51\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[52\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[52\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[53\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[53\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[54\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[54\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382507 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[55\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[55\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[56\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[56\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[57\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[57\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[58\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[58\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[59\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[59\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[60\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[60\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[61\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[61\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[62\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[62\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU64\[63\] ALU.v(279) " "Inferred latch for \"OUT_ALU64\[63\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZF_ALU ALU.v(279) " "Inferred latch for \"ZF_ALU\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[0\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[0\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[1\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[1\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[2\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[2\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[3\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[3\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[4\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[4\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[5\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[5\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[6\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[6\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[7\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[7\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[8\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[8\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[9\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[9\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[10\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[10\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[11\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[11\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[12\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[12\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[13\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[13\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382508 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[14\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[14\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[15\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[15\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[16\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[16\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[17\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[17\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[18\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[18\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[19\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[19\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[20\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[20\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[21\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[21\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[22\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[22\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[23\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[23\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[24\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[24\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[25\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[25\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[26\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[26\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[27\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[27\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[28\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[28\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[29\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[29\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[30\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[30\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_ALU32\[31\] ALU.v(279) " "Inferred latch for \"OUT_ALU32\[31\]\" at ALU.v(279)" {  } { { "ALU.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/ALU.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608836382509 "|Top|ALU:Top_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_unit Forwarding_unit:Top_Forwarding_unit " "Elaborating entity \"Forwarding_unit\" for hierarchy \"Forwarding_unit:Top_Forwarding_unit\"" {  } { { "Top.v" "Top_Forwarding_unit" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM EXE_MEM:Top_EXE_MEM " "Elaborating entity \"EXE_MEM\" for hierarchy \"EXE_MEM:Top_EXE_MEM\"" {  } { { "Top.v" "Top_EXE_MEM" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:TOP_DataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:TOP_DataMemory\"" {  } { { "Top.v" "TOP_DataMemory" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DataMemory.v(57) " "Verilog HDL assignment warning at DataMemory.v(57): truncated value with size 32 to match size of target (8)" {  } { { "DataMemory.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/DataMemory.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608836382698 "|Top|DataMemory:TOP_DataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:TOP_MEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:TOP_MEM_WB\"" {  } { { "Top.v" "TOP_MEM_WB" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_64bits mux_2to1_64bits:MUX_WB1 " "Elaborating entity \"mux_2to1_64bits\" for hierarchy \"mux_2to1_64bits:MUX_WB1\"" {  } { { "Top.v" "MUX_WB1" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608836382711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/output_files/Top.map.smsg " "Generated suppressed messages file D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608836384931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608836385047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385047 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[0\] " "No output dependent on input pin \"PC_VALUE\[0\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[1\] " "No output dependent on input pin \"PC_VALUE\[1\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[2\] " "No output dependent on input pin \"PC_VALUE\[2\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[3\] " "No output dependent on input pin \"PC_VALUE\[3\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[4\] " "No output dependent on input pin \"PC_VALUE\[4\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[5\] " "No output dependent on input pin \"PC_VALUE\[5\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[6\] " "No output dependent on input pin \"PC_VALUE\[6\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[7\] " "No output dependent on input pin \"PC_VALUE\[7\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[8\] " "No output dependent on input pin \"PC_VALUE\[8\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[9\] " "No output dependent on input pin \"PC_VALUE\[9\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[10\] " "No output dependent on input pin \"PC_VALUE\[10\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[11\] " "No output dependent on input pin \"PC_VALUE\[11\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[12\] " "No output dependent on input pin \"PC_VALUE\[12\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[13\] " "No output dependent on input pin \"PC_VALUE\[13\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[14\] " "No output dependent on input pin \"PC_VALUE\[14\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[15\] " "No output dependent on input pin \"PC_VALUE\[15\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[16\] " "No output dependent on input pin \"PC_VALUE\[16\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[17\] " "No output dependent on input pin \"PC_VALUE\[17\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[18\] " "No output dependent on input pin \"PC_VALUE\[18\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[19\] " "No output dependent on input pin \"PC_VALUE\[19\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[20\] " "No output dependent on input pin \"PC_VALUE\[20\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[21\] " "No output dependent on input pin \"PC_VALUE\[21\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[22\] " "No output dependent on input pin \"PC_VALUE\[22\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[23\] " "No output dependent on input pin \"PC_VALUE\[23\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[24\] " "No output dependent on input pin \"PC_VALUE\[24\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[25\] " "No output dependent on input pin \"PC_VALUE\[25\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[26\] " "No output dependent on input pin \"PC_VALUE\[26\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[27\] " "No output dependent on input pin \"PC_VALUE\[27\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[28\] " "No output dependent on input pin \"PC_VALUE\[28\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[29\] " "No output dependent on input pin \"PC_VALUE\[29\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[30\] " "No output dependent on input pin \"PC_VALUE\[30\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_VALUE\[31\] " "No output dependent on input pin \"PC_VALUE\[31\]\"" {  } { { "Top.v" "" { Text "D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608836385094 "|Top|PC_VALUE[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1608836385094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608836385096 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608836385096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608836385096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608836385142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 20:59:45 2020 " "Processing ended: Thu Dec 24 20:59:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608836385142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608836385142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608836385142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608836385142 ""}
