//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	mega_fused_vasil_fluxnet
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.const .align 4 .b8 c_tmax[20] = {0, 0, 96, 65, 0, 0, 140, 65, 0, 0, 168, 65, 0, 0, 196, 65, 0, 0, 224, 65};
.const .align 4 .b8 c_thalf[60] = {0, 0, 200, 65, 184, 30, 225, 65, 236, 81, 250, 65, 82, 184, 9, 66, 174, 71, 22, 66, 10, 215, 34, 66, 164, 112, 47, 66, 0, 0, 60, 66, 92, 143, 72, 66, 246, 40, 85, 66, 82, 184, 97, 66, 174, 71, 110, 66, 10, 215, 122, 66, 82, 184, 131, 66, 0, 0, 138, 66};
.const .align 4 .b8 c_baseline_ic50[40] = {154, 153, 89, 63, 41, 92, 143, 63, 123, 20, 110, 63, 102, 102, 134, 63, 72, 225, 122, 63, 72, 225, 154, 63, 10, 215, 99, 63, 113, 61, 138, 63, 51, 51, 115, 63, 10, 215, 131, 63};
.const .align 4 .b8 c_baseline_power[40] = {0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63, 0, 0, 128, 63};
// _ZZ24mega_fused_vasil_fluxnetE9smem_ic50 has been demoted
// _ZZ24mega_fused_vasil_fluxnetE10smem_power has been demoted
// _ZZ24mega_fused_vasil_fluxnetE13smem_escape_y has been demoted
// _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y has been demoted
// _ZZ24mega_fused_vasil_fluxnetE14smem_sum_sx_pk has been demoted
// _ZZ24mega_fused_vasil_fluxnetE17smem_Sy_reduction has been demoted
// _ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums has been demoted
.global .align 1 .b8 _ZN56_INTERNAL_b0226acd_27_mega_fused_vasil_fluxnet_cu_c_tmax4cuda3std3__45__cpo9iter_swapE[1];
.global .align 1 .b8 $str[48] = {69, 82, 82, 79, 82, 58, 32, 112, 107, 61, 37, 100, 32, 115, 117, 109, 95, 115, 120, 61, 37, 46, 54, 102, 32, 226, 137, 164, 32, 48, 33, 32, 83, 101, 116, 116, 105, 110, 103, 32, 116, 111, 32, 48, 46, 49, 10};

.visible .entry mega_fused_vasil_fluxnet(
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_0,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_1,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_2,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_3,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_4,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_5,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_6,
	.param .f32 mega_fused_vasil_fluxnet_param_7,
	.param .f32 mega_fused_vasil_fluxnet_param_8,
	.param .f32 mega_fused_vasil_fluxnet_param_9,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_10,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_11,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_12,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_13,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_14,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_15,
	.param .u64 .ptr .align 1 mega_fused_vasil_fluxnet_param_16,
	.param .u32 mega_fused_vasil_fluxnet_param_17,
	.param .f64 mega_fused_vasil_fluxnet_param_18,
	.param .u32 mega_fused_vasil_fluxnet_param_19,
	.param .u32 mega_fused_vasil_fluxnet_param_20,
	.param .u32 mega_fused_vasil_fluxnet_param_21,
	.param .u32 mega_fused_vasil_fluxnet_param_22
)
{
	.local .align 16 .b8 	__local_depot0[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<224>;
	.reg .b16 	%rs<11>;
	.reg .b32 	%r<1768>;
	.reg .b64 	%rd<398>;
	// demoted variable
	.shared .align 4 .b8 _ZZ24mega_fused_vasil_fluxnetE9smem_ic50[40];
	// demoted variable
	.shared .align 4 .b8 _ZZ24mega_fused_vasil_fluxnetE10smem_power[40];
	// demoted variable
	.shared .align 4 .b8 _ZZ24mega_fused_vasil_fluxnetE13smem_escape_y[40];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y[600];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE14smem_sum_sx_pk[600];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE17smem_Sy_reduction[2048];
	// demoted variable
	.shared .align 8 .b8 _ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums[64];
	mov.b64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.b64 	%rd116, [mega_fused_vasil_fluxnet_param_0];
	ld.param.b64 	%rd117, [mega_fused_vasil_fluxnet_param_1];
	ld.param.b64 	%rd118, [mega_fused_vasil_fluxnet_param_2];
	ld.param.b64 	%rd104, [mega_fused_vasil_fluxnet_param_3];
	ld.param.b64 	%rd105, [mega_fused_vasil_fluxnet_param_4];
	ld.param.b64 	%rd106, [mega_fused_vasil_fluxnet_param_5];
	ld.param.b64 	%rd107, [mega_fused_vasil_fluxnet_param_6];
	ld.param.b64 	%rd115, [mega_fused_vasil_fluxnet_param_18];
	ld.param.b32 	%r559, [mega_fused_vasil_fluxnet_param_19];
	ld.param.b32 	%r560, [mega_fused_vasil_fluxnet_param_20];
	ld.param.b32 	%r561, [mega_fused_vasil_fluxnet_param_21];
	ld.param.b32 	%r562, [mega_fused_vasil_fluxnet_param_22];
	cvta.to.global.u64 	%rd1, %rd118;
	cvta.to.global.u64 	%rd2, %rd116;
	cvta.to.global.u64 	%rd3, %rd107;
	cvta.to.global.u64 	%rd4, %rd106;
	cvta.to.global.u64 	%rd5, %rd117;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ctaid.y;
	setp.ge.s32 	%p2, %r1, %r559;
	setp.ge.s32 	%p3, %r2, %r560;
	or.pred 	%p4, %p2, %p3;
	@%p4 bra 	$L__BB0_386;
	add.s32 	%r3, %r562, %r2;
	setp.ge.s32 	%p5, %r3, %r561;
	setp.lt.s32 	%p6, %r3, 1;
	or.pred 	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_386;
	mad.lo.s32 	%r563, %r560, %r1, %r2;
	cvt.u64.u32 	%rd119, %r563;
	cvta.to.global.u64 	%rd120, %rd104;
	add.s64 	%rd121, %rd120, %rd119;
	ld.global.nc.b8 	%rs1, [%rd121];
	cvta.to.global.u64 	%rd122, %rd105;
	mul.wide.u32 	%rd123, %r563, 4;
	add.s64 	%rd6, %rd122, %rd123;
	setp.eq.s16 	%p8, %rs1, 0;
	@%p8 bra 	$L__BB0_386;
	ld.global.nc.b32 	%r564, [%rd6];
	abs.ftz.f32 	%r565, %r564;
	setp.lt.ftz.f32 	%p9, %r565, 0f3D4CCCCD;
	@%p9 bra 	$L__BB0_386;
	mad.lo.s32 	%r566, %r561, %r1, %r3;
	mul.wide.s32 	%rd124, %r566, 4;
	add.s64 	%rd125, %rd5, %rd124;
	ld.global.nc.b32 	%r567, [%rd125];
	setp.lt.ftz.f32 	%p10, %r567, 0f3CF5C28F;
	@%p10 bra 	$L__BB0_386;
	mov.u32 	%r4, %tid.x;
	setp.gt.u32 	%p11, %r4, 9;
	@%p11 bra 	$L__BB0_13;
	ld.param.b64 	%rd339, [mega_fused_vasil_fluxnet_param_5];
	setp.eq.s64 	%p12, %rd339, 0;
	@%p12 bra 	$L__BB0_8;
	mul.wide.u32 	%rd126, %r4, 4;
	add.s64 	%rd127, %rd4, %rd126;
	ld.global.nc.b32 	%r1647, [%rd127];
	bra.uni 	$L__BB0_9;
$L__BB0_8:
	mul.wide.u32 	%rd128, %r4, 4;
	mov.b64 	%rd129, c_baseline_ic50;
	add.s64 	%rd130, %rd129, %rd128;
	ld.const.b32 	%r1647, [%rd130];
$L__BB0_9:
	shl.b32 	%r568, %r4, 2;
	mov.b32 	%r569, _ZZ24mega_fused_vasil_fluxnetE9smem_ic50;
	add.s32 	%r570, %r569, %r568;
	st.shared.b32 	[%r570], %r1647;
	setp.eq.s64 	%p13, %rd107, 0;
	@%p13 bra 	$L__BB0_11;
	mul.wide.u32 	%rd131, %r4, 4;
	add.s64 	%rd132, %rd3, %rd131;
	ld.global.nc.b32 	%r1648, [%rd132];
	bra.uni 	$L__BB0_12;
$L__BB0_11:
	mul.wide.u32 	%rd133, %r4, 4;
	mov.b64 	%rd134, c_baseline_power;
	add.s64 	%rd135, %rd134, %rd133;
	ld.const.b32 	%r1648, [%rd135];
$L__BB0_12:
	mov.b32 	%r572, _ZZ24mega_fused_vasil_fluxnetE10smem_power;
	add.s32 	%r573, %r572, %r568;
	st.shared.b32 	[%r573], %r1648;
	mad.lo.s32 	%r574, %r1, 10, %r4;
	mul.wide.u32 	%rd136, %r574, 4;
	add.s64 	%rd137, %rd2, %rd136;
	ld.global.nc.b32 	%r575, [%rd137];
	mov.b32 	%r576, _ZZ24mega_fused_vasil_fluxnetE13smem_escape_y;
	add.s32 	%r577, %r576, %r568;
	st.shared.b32 	[%r577], %r575;
$L__BB0_13:
	barrier.sync 	0;
	shr.u32 	%r1649, %r4, 5;
	mov.u32 	%r578, %tid.y;
	mov.u32 	%r579, %tid.z;
	mov.u32 	%r580, %ntid.x;
	mov.u32 	%r581, %ntid.y;
	mad.lo.s32 	%r582, %r579, %r581, %r578;
	mad.lo.s32 	%r583, %r582, %r580, %r4;
	and.b32 	%r12, %r583, 31;
	setp.lt.u32 	%p14, %r12, %r3;
	setp.lt.s32 	%p15, %r12, %r561;
	and.pred 	%p1, %p14, %p15;
	min.s32 	%r13, %r3, %r561;
	not.pred 	%p16, %p1;
$L__BB0_14:
	mov.b64 	%rd350, 0d0000000000000000;
	@%p16 bra 	$L__BB0_66;
	cvt.u16.u32 	%rs5, %r1649;
	and.b16 	%rs6, %rs5, 255;
	mul.lo.s16 	%rs7, %rs6, 137;
	shr.u16 	%rs2, %rs7, 11;
	mul.lo.s16 	%rs8, %rs2, 15;
	sub.s16 	%rs3, %rs5, %rs8;
	ld.shared.b32 	%r584, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y];
	add.ftz.f32 	%r15, %r584, 0f3F800000;
	ld.shared.b32 	%r16, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50];
	ld.shared.b32 	%r17, [_ZZ24mega_fused_vasil_fluxnetE10smem_power];
	ld.shared.b32 	%r585, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+4];
	add.ftz.f32 	%r18, %r585, 0f3F800000;
	ld.shared.b32 	%r19, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+4];
	ld.shared.b32 	%r20, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+4];
	ld.shared.b32 	%r586, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+8];
	add.ftz.f32 	%r21, %r586, 0f3F800000;
	ld.shared.b32 	%r22, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+8];
	ld.shared.b32 	%r23, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+8];
	ld.shared.b32 	%r587, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+12];
	add.ftz.f32 	%r24, %r587, 0f3F800000;
	ld.shared.b32 	%r25, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+12];
	ld.shared.b32 	%r26, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+12];
	ld.shared.b32 	%r588, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+16];
	add.ftz.f32 	%r27, %r588, 0f3F800000;
	ld.shared.b32 	%r28, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+16];
	ld.shared.b32 	%r29, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+16];
	ld.shared.b32 	%r589, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+20];
	add.ftz.f32 	%r30, %r589, 0f3F800000;
	ld.shared.b32 	%r31, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+20];
	ld.shared.b32 	%r32, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+20];
	ld.shared.b32 	%r590, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+24];
	add.ftz.f32 	%r33, %r590, 0f3F800000;
	ld.shared.b32 	%r34, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+24];
	ld.shared.b32 	%r35, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+24];
	ld.shared.b32 	%r591, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+28];
	add.ftz.f32 	%r36, %r591, 0f3F800000;
	ld.shared.b32 	%r37, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+28];
	ld.shared.b32 	%r38, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+28];
	ld.shared.b32 	%r592, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+32];
	add.ftz.f32 	%r39, %r592, 0f3F800000;
	ld.shared.b32 	%r40, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+32];
	ld.shared.b32 	%r41, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+32];
	ld.shared.b32 	%r593, [_ZZ24mega_fused_vasil_fluxnetE13smem_escape_y+36];
	add.ftz.f32 	%r42, %r593, 0f3F800000;
	ld.shared.b32 	%r43, [_ZZ24mega_fused_vasil_fluxnetE9smem_ic50+36];
	mov.b64 	%rd350, 0d0000000000000000;
	ld.shared.b32 	%r44, [_ZZ24mega_fused_vasil_fluxnetE10smem_power+36];
	mov.b32 	%r1650, %r12;
$L__BB0_16:
	sub.s32 	%r594, %r3, %r1650;
	add.s32 	%r595, %r594, -1500;
	setp.lt.u32 	%p17, %r595, -1499;
	@%p17 bra 	$L__BB0_65;
	mul.wide.u32 	%rd140, %r1650, 8;
	add.s64 	%rd141, %rd1, %rd140;
	ld.global.nc.b64 	%rd8, [%rd141];
	setp.lt.f64 	%p18, %rd8, 0d3FF0000000000000;
	@%p18 bra 	$L__BB0_65;
	mov.b32 	%r1651, 0;
$L__BB0_19:
	mad.lo.s32 	%r597, %r1651, %r561, %r1650;
	mul.wide.s32 	%rd142, %r597, 4;
	add.s64 	%rd143, %rd5, %rd142;
	ld.global.nc.b32 	%r47, [%rd143];
	setp.lt.ftz.f32 	%p19, %r47, 0f3A83126F;
	@%p19 bra 	$L__BB0_64;
	mul.lo.s32 	%r598, %r1651, 10;
	mul.wide.u32 	%rd144, %r598, 4;
	add.s64 	%rd145, %rd2, %rd144;
	ld.global.nc.b32 	%r48, [%rd145];
	ld.global.nc.b32 	%r49, [%rd145+4];
	ld.global.nc.b32 	%r50, [%rd145+8];
	ld.global.nc.b32 	%r51, [%rd145+12];
	ld.global.nc.b32 	%r52, [%rd145+16];
	ld.global.nc.b32 	%r53, [%rd145+20];
	ld.global.nc.b32 	%r54, [%rd145+24];
	ld.global.nc.b32 	%r55, [%rd145+28];
	ld.global.nc.b32 	%r56, [%rd145+32];
	ld.global.nc.b32 	%r57, [%rd145+36];
	cvt.u32.u16 	%r599, %rs3;
	and.b32 	%r600, %r599, 255;
	mul.wide.u32 	%rd146, %r600, 4;
	mov.b64 	%rd147, c_thalf;
	add.s64 	%rd148, %rd147, %rd146;
	ld.const.b32 	%r601, [%rd148];
	mov.b32 	%r602, 0f40000000;
	lg2.approx.ftz.f32 	%r603, %r602;
	mul.ftz.f32 	%r604, %r603, 0f3F317218;
	div.approx.ftz.f32 	%r605, %r604, %r601;
	mul.ftz.f32 	%r606, %r605, 0f40A00000;
	cvt.u32.u16 	%r607, %rs2;
	mul.wide.u32 	%rd149, %r607, 4;
	mov.b64 	%rd150, c_tmax;
	add.s64 	%rd151, %rd150, %rd149;
	ld.const.b32 	%r608, [%rd151];
	sub.ftz.f32 	%r609, %r606, %r605;
	mul.ftz.f32 	%r610, %r608, %r609;
	div.approx.ftz.f32 	%r611, %r606, %r605;
	lg2.approx.ftz.f32 	%r612, %r611;
	mul.ftz.f32 	%r613, %r612, 0f3F317218;
	sub.ftz.f32 	%r614, %r610, %r613;
	rcp.approx.ftz.f32 	%r615, %r606;
	sub.ftz.f32 	%r616, %r608, %r615;
	div.approx.ftz.f32 	%r617, %r614, %r616;
	sub.ftz.f32 	%r618, %r606, %r617;
	sub.ftz.f32 	%r619, %r618, %r605;
	mul.ftz.f32 	%r620, %r608, %r619;
	div.approx.ftz.f32 	%r621, %r618, %r605;
	lg2.approx.ftz.f32 	%r622, %r621;
	mul.ftz.f32 	%r623, %r622, 0f3F317218;
	sub.ftz.f32 	%r624, %r620, %r623;
	rcp.approx.ftz.f32 	%r625, %r618;
	sub.ftz.f32 	%r626, %r608, %r625;
	div.approx.ftz.f32 	%r627, %r624, %r626;
	sub.ftz.f32 	%r628, %r618, %r627;
	sub.ftz.f32 	%r629, %r628, %r605;
	mul.ftz.f32 	%r630, %r608, %r629;
	div.approx.ftz.f32 	%r631, %r628, %r605;
	lg2.approx.ftz.f32 	%r632, %r631;
	mul.ftz.f32 	%r633, %r632, 0f3F317218;
	sub.ftz.f32 	%r634, %r630, %r633;
	rcp.approx.ftz.f32 	%r635, %r628;
	sub.ftz.f32 	%r636, %r608, %r635;
	div.approx.ftz.f32 	%r637, %r634, %r636;
	sub.ftz.f32 	%r638, %r628, %r637;
	sub.ftz.f32 	%r639, %r638, %r605;
	mul.ftz.f32 	%r640, %r608, %r639;
	div.approx.ftz.f32 	%r641, %r638, %r605;
	lg2.approx.ftz.f32 	%r642, %r641;
	mul.ftz.f32 	%r643, %r642, 0f3F317218;
	sub.ftz.f32 	%r644, %r640, %r643;
	rcp.approx.ftz.f32 	%r645, %r638;
	sub.ftz.f32 	%r646, %r608, %r645;
	div.approx.ftz.f32 	%r647, %r644, %r646;
	sub.ftz.f32 	%r648, %r638, %r647;
	sub.ftz.f32 	%r649, %r648, %r605;
	mul.ftz.f32 	%r650, %r608, %r649;
	div.approx.ftz.f32 	%r651, %r648, %r605;
	lg2.approx.ftz.f32 	%r652, %r651;
	mul.ftz.f32 	%r653, %r652, 0f3F317218;
	sub.ftz.f32 	%r654, %r650, %r653;
	rcp.approx.ftz.f32 	%r655, %r648;
	sub.ftz.f32 	%r656, %r608, %r655;
	div.approx.ftz.f32 	%r657, %r654, %r656;
	sub.ftz.f32 	%r658, %r648, %r657;
	neg.ftz.f32 	%r58, %r605;
	mul.ftz.f32 	%r659, %r608, %r58;
	mul.ftz.f32 	%r660, %r659, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r661, %r660;
	neg.ftz.f32 	%r59, %r658;
	mul.ftz.f32 	%r662, %r608, %r59;
	mul.ftz.f32 	%r663, %r662, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r664, %r663;
	sub.ftz.f32 	%r60, %r661, %r664;
	abs.ftz.f32 	%r665, %r60;
	setp.lt.ftz.f32 	%p20, %r665, 0f2EDBE6FF;
	@%p20 bra 	$L__BB0_64;
	sub.s32 	%r666, %r3, %r1650;
	cvt.rn.f32.u32 	%r667, %r666;
	mul.ftz.f32 	%r668, %r667, %r58;
	mul.ftz.f32 	%r669, %r668, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r670, %r669;
	mul.ftz.f32 	%r671, %r667, %r59;
	mul.ftz.f32 	%r672, %r671, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r673, %r672;
	sub.ftz.f32 	%r674, %r670, %r673;
	div.approx.ftz.f32 	%r675, %r674, %r60;
	max.ftz.f32 	%r61, %r675, 0f00000000;
	setp.lt.ftz.f32 	%p21, %r61, 0f322BCC77;
	@%p21 bra 	$L__BB0_64;
	setp.leu.ftz.f32 	%p22, %r48, 0f3C23D70A;
	mov.b32 	%r1652, %r15;
	@%p22 bra 	$L__BB0_24;
	add.ftz.f32 	%r676, %r48, 0f3F800000;
	div.approx.ftz.f32 	%r1652, %r15, %r676;
$L__BB0_24:
	min.ftz.f32 	%r678, %r1652, 0f42C80000;
	max.ftz.f32 	%r679, %r678, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r64, %r16, %r679, %r61;
	setp.leu.ftz.f32 	%p23, %r64, 0f2EDBE6FF;
	mov.b32 	%r1653, 0f00000000;
	@%p23 bra 	$L__BB0_26;
	div.approx.ftz.f32 	%r1653, %r61, %r64;
$L__BB0_26:
	mov.b32 	%r680, 0f3F800000;
	sub.ftz.f32 	%r681, %r680, %r1653;
	max.ftz.f32 	%r682, %r681, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r683, %r682;
	mul.ftz.f32 	%r684, %r683, 0f3F317218;
	fma.rn.ftz.f32 	%r67, %r17, %r684, 0f00000000;
	setp.leu.ftz.f32 	%p24, %r49, 0f3C23D70A;
	mov.b32 	%r1654, %r18;
	@%p24 bra 	$L__BB0_28;
	add.ftz.f32 	%r685, %r49, 0f3F800000;
	div.approx.ftz.f32 	%r1654, %r18, %r685;
$L__BB0_28:
	min.ftz.f32 	%r687, %r1654, 0f42C80000;
	max.ftz.f32 	%r688, %r687, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r70, %r19, %r688, %r61;
	setp.leu.ftz.f32 	%p25, %r70, 0f2EDBE6FF;
	mov.b32 	%r1655, 0f00000000;
	@%p25 bra 	$L__BB0_30;
	div.approx.ftz.f32 	%r1655, %r61, %r70;
$L__BB0_30:
	mov.b32 	%r689, 0f3F800000;
	sub.ftz.f32 	%r690, %r689, %r1655;
	max.ftz.f32 	%r691, %r690, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r692, %r691;
	mul.ftz.f32 	%r693, %r692, 0f3F317218;
	fma.rn.ftz.f32 	%r73, %r20, %r693, %r67;
	setp.leu.ftz.f32 	%p26, %r50, 0f3C23D70A;
	mov.b32 	%r1656, %r21;
	@%p26 bra 	$L__BB0_32;
	add.ftz.f32 	%r694, %r50, 0f3F800000;
	div.approx.ftz.f32 	%r1656, %r21, %r694;
$L__BB0_32:
	min.ftz.f32 	%r696, %r1656, 0f42C80000;
	max.ftz.f32 	%r697, %r696, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r76, %r22, %r697, %r61;
	setp.leu.ftz.f32 	%p27, %r76, 0f2EDBE6FF;
	mov.b32 	%r1657, 0f00000000;
	@%p27 bra 	$L__BB0_34;
	div.approx.ftz.f32 	%r1657, %r61, %r76;
$L__BB0_34:
	mov.b32 	%r698, 0f3F800000;
	sub.ftz.f32 	%r699, %r698, %r1657;
	max.ftz.f32 	%r700, %r699, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r701, %r700;
	mul.ftz.f32 	%r702, %r701, 0f3F317218;
	fma.rn.ftz.f32 	%r79, %r23, %r702, %r73;
	setp.leu.ftz.f32 	%p28, %r51, 0f3C23D70A;
	mov.b32 	%r1658, %r24;
	@%p28 bra 	$L__BB0_36;
	add.ftz.f32 	%r703, %r51, 0f3F800000;
	div.approx.ftz.f32 	%r1658, %r24, %r703;
$L__BB0_36:
	min.ftz.f32 	%r705, %r1658, 0f42C80000;
	max.ftz.f32 	%r706, %r705, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r82, %r25, %r706, %r61;
	setp.leu.ftz.f32 	%p29, %r82, 0f2EDBE6FF;
	mov.b32 	%r1659, 0f00000000;
	@%p29 bra 	$L__BB0_38;
	div.approx.ftz.f32 	%r1659, %r61, %r82;
$L__BB0_38:
	mov.b32 	%r707, 0f3F800000;
	sub.ftz.f32 	%r708, %r707, %r1659;
	max.ftz.f32 	%r709, %r708, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r710, %r709;
	mul.ftz.f32 	%r711, %r710, 0f3F317218;
	fma.rn.ftz.f32 	%r85, %r26, %r711, %r79;
	setp.leu.ftz.f32 	%p30, %r52, 0f3C23D70A;
	mov.b32 	%r1660, %r27;
	@%p30 bra 	$L__BB0_40;
	add.ftz.f32 	%r712, %r52, 0f3F800000;
	div.approx.ftz.f32 	%r1660, %r27, %r712;
$L__BB0_40:
	min.ftz.f32 	%r714, %r1660, 0f42C80000;
	max.ftz.f32 	%r715, %r714, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r88, %r28, %r715, %r61;
	setp.leu.ftz.f32 	%p31, %r88, 0f2EDBE6FF;
	mov.b32 	%r1661, 0f00000000;
	@%p31 bra 	$L__BB0_42;
	div.approx.ftz.f32 	%r1661, %r61, %r88;
$L__BB0_42:
	mov.b32 	%r716, 0f3F800000;
	sub.ftz.f32 	%r717, %r716, %r1661;
	max.ftz.f32 	%r718, %r717, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r719, %r718;
	mul.ftz.f32 	%r720, %r719, 0f3F317218;
	fma.rn.ftz.f32 	%r91, %r29, %r720, %r85;
	setp.leu.ftz.f32 	%p32, %r53, 0f3C23D70A;
	mov.b32 	%r1662, %r30;
	@%p32 bra 	$L__BB0_44;
	add.ftz.f32 	%r721, %r53, 0f3F800000;
	div.approx.ftz.f32 	%r1662, %r30, %r721;
$L__BB0_44:
	min.ftz.f32 	%r723, %r1662, 0f42C80000;
	max.ftz.f32 	%r724, %r723, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r94, %r31, %r724, %r61;
	setp.leu.ftz.f32 	%p33, %r94, 0f2EDBE6FF;
	mov.b32 	%r1663, 0f00000000;
	@%p33 bra 	$L__BB0_46;
	div.approx.ftz.f32 	%r1663, %r61, %r94;
$L__BB0_46:
	mov.b32 	%r725, 0f3F800000;
	sub.ftz.f32 	%r726, %r725, %r1663;
	max.ftz.f32 	%r727, %r726, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r728, %r727;
	mul.ftz.f32 	%r729, %r728, 0f3F317218;
	fma.rn.ftz.f32 	%r97, %r32, %r729, %r91;
	setp.leu.ftz.f32 	%p34, %r54, 0f3C23D70A;
	mov.b32 	%r1664, %r33;
	@%p34 bra 	$L__BB0_48;
	add.ftz.f32 	%r730, %r54, 0f3F800000;
	div.approx.ftz.f32 	%r1664, %r33, %r730;
$L__BB0_48:
	min.ftz.f32 	%r732, %r1664, 0f42C80000;
	max.ftz.f32 	%r733, %r732, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r100, %r34, %r733, %r61;
	setp.leu.ftz.f32 	%p35, %r100, 0f2EDBE6FF;
	mov.b32 	%r1665, 0f00000000;
	@%p35 bra 	$L__BB0_50;
	div.approx.ftz.f32 	%r1665, %r61, %r100;
$L__BB0_50:
	mov.b32 	%r734, 0f3F800000;
	sub.ftz.f32 	%r735, %r734, %r1665;
	max.ftz.f32 	%r736, %r735, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r737, %r736;
	mul.ftz.f32 	%r738, %r737, 0f3F317218;
	fma.rn.ftz.f32 	%r103, %r35, %r738, %r97;
	setp.leu.ftz.f32 	%p36, %r55, 0f3C23D70A;
	mov.b32 	%r1666, %r36;
	@%p36 bra 	$L__BB0_52;
	add.ftz.f32 	%r739, %r55, 0f3F800000;
	div.approx.ftz.f32 	%r1666, %r36, %r739;
$L__BB0_52:
	min.ftz.f32 	%r741, %r1666, 0f42C80000;
	max.ftz.f32 	%r742, %r741, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r106, %r37, %r742, %r61;
	setp.leu.ftz.f32 	%p37, %r106, 0f2EDBE6FF;
	mov.b32 	%r1667, 0f00000000;
	@%p37 bra 	$L__BB0_54;
	div.approx.ftz.f32 	%r1667, %r61, %r106;
$L__BB0_54:
	mov.b32 	%r743, 0f3F800000;
	sub.ftz.f32 	%r744, %r743, %r1667;
	max.ftz.f32 	%r745, %r744, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r746, %r745;
	mul.ftz.f32 	%r747, %r746, 0f3F317218;
	fma.rn.ftz.f32 	%r109, %r38, %r747, %r103;
	setp.leu.ftz.f32 	%p38, %r56, 0f3C23D70A;
	mov.b32 	%r1668, %r39;
	@%p38 bra 	$L__BB0_56;
	add.ftz.f32 	%r748, %r56, 0f3F800000;
	div.approx.ftz.f32 	%r1668, %r39, %r748;
$L__BB0_56:
	min.ftz.f32 	%r750, %r1668, 0f42C80000;
	max.ftz.f32 	%r751, %r750, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r112, %r40, %r751, %r61;
	setp.leu.ftz.f32 	%p39, %r112, 0f2EDBE6FF;
	mov.b32 	%r1669, 0f00000000;
	@%p39 bra 	$L__BB0_58;
	div.approx.ftz.f32 	%r1669, %r61, %r112;
$L__BB0_58:
	mov.b32 	%r752, 0f3F800000;
	sub.ftz.f32 	%r753, %r752, %r1669;
	max.ftz.f32 	%r754, %r753, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r755, %r754;
	mul.ftz.f32 	%r756, %r755, 0f3F317218;
	fma.rn.ftz.f32 	%r115, %r41, %r756, %r109;
	setp.leu.ftz.f32 	%p40, %r57, 0f3C23D70A;
	mov.b32 	%r1670, %r42;
	@%p40 bra 	$L__BB0_60;
	add.ftz.f32 	%r757, %r57, 0f3F800000;
	div.approx.ftz.f32 	%r1670, %r42, %r757;
$L__BB0_60:
	min.ftz.f32 	%r759, %r1670, 0f42C80000;
	max.ftz.f32 	%r760, %r759, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r118, %r43, %r760, %r61;
	setp.leu.ftz.f32 	%p41, %r118, 0f2EDBE6FF;
	mov.b32 	%r1671, 0f00000000;
	@%p41 bra 	$L__BB0_62;
	div.approx.ftz.f32 	%r1671, %r61, %r118;
$L__BB0_62:
	mov.b32 	%r761, 0f3F800000;
	sub.ftz.f32 	%r762, %r761, %r1671;
	max.ftz.f32 	%r763, %r762, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r764, %r763;
	mul.ftz.f32 	%r765, %r764, 0f3F317218;
	fma.rn.ftz.f32 	%r766, %r44, %r765, %r115;
	mul.ftz.f32 	%r767, %r766, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r768, %r767;
	sub.ftz.f32 	%r121, %r761, %r768;
	setp.leu.ftz.f32 	%p42, %r121, 0f322BCC77;
	@%p42 bra 	$L__BB0_64;
	cvt.ftz.f64.f32 	%rd152, %r47;
	mul.f64 	%rd153, %rd8, %rd152;
	cvt.ftz.f64.f32 	%rd154, %r121;
	fma.rn.f64 	%rd350, %rd153, %rd154, %rd350;
$L__BB0_64:
	add.s32 	%r1651, %r1651, 1;
	setp.ne.s32 	%p43, %r1651, %r559;
	@%p43 bra 	$L__BB0_19;
$L__BB0_65:
	add.s32 	%r1650, %r1650, 32;
	setp.lt.s32 	%p44, %r1650, %r13;
	@%p44 bra 	$L__BB0_16;
$L__BB0_66:
	setp.ne.s32 	%p45, %r12, 0;
	// begin inline asm
	mov.b64 {%r769,%r770}, %rd350;
	// end inline asm
	shfl.sync.down.b32 	%r772|%p46, %r770, 16, 31, -1;
	shfl.sync.down.b32 	%r771|%p47, %r769, 16, 31, -1;
	// begin inline asm
	mov.b64 %rd156, {%r771,%r772};
	// end inline asm
	add.f64 	%rd157, %rd350, %rd156;
	// begin inline asm
	mov.b64 {%r773,%r774}, %rd157;
	// end inline asm
	shfl.sync.down.b32 	%r776|%p48, %r774, 8, 31, -1;
	shfl.sync.down.b32 	%r775|%p49, %r773, 8, 31, -1;
	// begin inline asm
	mov.b64 %rd158, {%r775,%r776};
	// end inline asm
	add.f64 	%rd159, %rd157, %rd158;
	// begin inline asm
	mov.b64 {%r777,%r778}, %rd159;
	// end inline asm
	shfl.sync.down.b32 	%r780|%p50, %r778, 4, 31, -1;
	shfl.sync.down.b32 	%r779|%p51, %r777, 4, 31, -1;
	// begin inline asm
	mov.b64 %rd160, {%r779,%r780};
	// end inline asm
	add.f64 	%rd161, %rd159, %rd160;
	// begin inline asm
	mov.b64 {%r781,%r782}, %rd161;
	// end inline asm
	shfl.sync.down.b32 	%r784|%p52, %r782, 2, 31, -1;
	shfl.sync.down.b32 	%r783|%p53, %r781, 2, 31, -1;
	// begin inline asm
	mov.b64 %rd162, {%r783,%r784};
	// end inline asm
	add.f64 	%rd163, %rd161, %rd162;
	// begin inline asm
	mov.b64 {%r785,%r786}, %rd163;
	// end inline asm
	shfl.sync.down.b32 	%r788|%p54, %r786, 1, 31, -1;
	shfl.sync.down.b32 	%r787|%p55, %r785, 1, 31, -1;
	// begin inline asm
	mov.b64 %rd164, {%r787,%r788};
	// end inline asm
	add.f64 	%rd14, %rd163, %rd164;
	@%p45 bra 	$L__BB0_68;
	shl.b32 	%r789, %r1649, 3;
	mov.b32 	%r790, _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y;
	add.s32 	%r791, %r790, %r789;
	st.shared.b64 	[%r791], %rd14;
$L__BB0_68:
	add.s32 	%r124, %r1649, 8;
	setp.lt.u32 	%p56, %r1649, 67;
	mov.b32 	%r1649, %r124;
	@%p56 bra 	$L__BB0_14;
	barrier.sync 	0;
	ld.const.b32 	%r125, [c_baseline_power+4];
	ld.const.b32 	%r126, [c_baseline_power+8];
	ld.const.b32 	%r127, [c_baseline_power+12];
	ld.const.b32 	%r128, [c_baseline_power+16];
	ld.const.b32 	%r129, [c_baseline_ic50+4];
	ld.const.b32 	%r130, [c_baseline_ic50+8];
	ld.const.b32 	%r131, [c_baseline_ic50+12];
	ld.const.b32 	%r132, [c_baseline_ic50+16];
	ld.const.b32 	%r133, [c_baseline_ic50+20];
	ld.const.b32 	%r134, [c_baseline_ic50+24];
	mov.b32 	%r1672, 0;
	ld.const.b32 	%r135, [c_baseline_ic50+28];
$L__BB0_70:
	mul.hi.u32 	%r794, %r1672, -2004318071;
	shr.u32 	%r795, %r794, 3;
	mul.wide.u32 	%rd166, %r795, 4;
	mov.b64 	%rd167, c_tmax;
	add.s64 	%rd15, %rd167, %rd166;
	mul.lo.s32 	%r796, %r795, 15;
	sub.s32 	%r797, %r1672, %r796;
	mul.wide.u32 	%rd168, %r797, 4;
	mov.b64 	%rd169, c_thalf;
	add.s64 	%rd16, %rd169, %rd168;
	mov.b64 	%rd353, 0d0000000000000000;
	mov.b32 	%r1673, 0;
$L__BB0_71:
	shr.u32 	%r798, %r4, 5;
	add.s32 	%r138, %r1673, %r798;
	setp.ge.s32 	%p57, %r138, %r559;
	@%p57 bra 	$L__BB0_328;
	mad.lo.s32 	%r799, %r138, %r561, %r3;
	mul.wide.s32 	%rd170, %r799, 4;
	add.s64 	%rd171, %rd5, %rd170;
	ld.global.nc.b32 	%r800, [%rd171];
	setp.lt.ftz.f32 	%p58, %r800, 0f3A83126F;
	@%p58 bra 	$L__BB0_327;
	mov.b64 	%rd357, 0d0000000000000000;
	@%p16 bra 	$L__BB0_325;
	ld.param.b64 	%rd340, [mega_fused_vasil_fluxnet_param_5];
	setp.ne.s64 	%p60, %rd340, 0;
	mul.lo.s32 	%r139, %r138, 10;
	@%p60 bra 	$L__BB0_200;
	mov.b64 	%rd357, 0d0000000000000000;
	setp.eq.s64 	%p120, %rd107, 0;
	@%p120 bra 	$L__BB0_86;
	mov.b32 	%r1696, %r12;
$L__BB0_77:
	sub.s32 	%r1201, %r3, %r1696;
	setp.lt.s32 	%p121, %r1201, 1;
	@%p121 bra 	$L__BB0_150;
	mul.wide.u32 	%rd197, %r1696, 8;
	add.s64 	%rd198, %rd1, %rd197;
	ld.global.nc.b64 	%rd25, [%rd198];
	setp.lt.f64 	%p122, %rd25, 0d3FF0000000000000;
	@%p122 bra 	$L__BB0_150;
	mov.b32 	%r1697, 0;
$L__BB0_80:
	mad.lo.s32 	%r1203, %r1697, %r561, %r1696;
	mul.wide.s32 	%rd199, %r1203, 4;
	add.s64 	%rd200, %rd5, %rd199;
	ld.global.nc.b32 	%r242, [%rd200];
	setp.lt.ftz.f32 	%p123, %r242, 0f3A83126F;
	@%p123 bra 	$L__BB0_149;
	sub.s32 	%r1204, %r3, %r1696;
	add.s32 	%r1205, %r1204, -1500;
	setp.lt.u32 	%p124, %r1205, -1499;
	mul.lo.s32 	%r1206, %r1697, 10;
	mul.wide.u32 	%rd201, %r1206, 4;
	add.s64 	%rd202, %rd2, %rd201;
	ld.global.nc.b32 	%r243, [%rd202];
	shr.u32 	%r1207, %r4, 5;
	add.s32 	%r1208, %r1673, %r1207;
	mul.lo.s32 	%r1209, %r1208, 10;
	mul.wide.u32 	%rd203, %r1209, 4;
	add.s64 	%rd204, %rd2, %rd203;
	ld.global.nc.b32 	%r244, [%rd204];
	ld.global.nc.b32 	%r245, [%rd202+4];
	ld.global.nc.b32 	%r246, [%rd204+4];
	ld.global.nc.b32 	%r247, [%rd202+8];
	ld.global.nc.b32 	%r248, [%rd204+8];
	ld.global.nc.b32 	%r249, [%rd202+12];
	ld.global.nc.b32 	%r250, [%rd204+12];
	ld.global.nc.b32 	%r251, [%rd202+16];
	ld.global.nc.b32 	%r252, [%rd204+16];
	ld.global.nc.b32 	%r253, [%rd202+20];
	ld.global.nc.b32 	%r254, [%rd204+20];
	ld.global.nc.b32 	%r255, [%rd202+24];
	ld.global.nc.b32 	%r256, [%rd204+24];
	ld.global.nc.b32 	%r257, [%rd202+28];
	ld.global.nc.b32 	%r258, [%rd204+28];
	ld.global.nc.b32 	%r259, [%rd202+32];
	ld.global.nc.b32 	%r260, [%rd204+32];
	ld.global.nc.b32 	%r261, [%rd202+36];
	ld.global.nc.b32 	%r262, [%rd204+36];
	@%p124 bra 	$L__BB0_149;
	ld.const.b32 	%r1210, [%rd16];
	mov.b32 	%r1211, 0f40000000;
	lg2.approx.ftz.f32 	%r1212, %r1211;
	mul.ftz.f32 	%r1213, %r1212, 0f3F317218;
	div.approx.ftz.f32 	%r1214, %r1213, %r1210;
	mul.ftz.f32 	%r1215, %r1214, 0f40A00000;
	ld.const.b32 	%r1216, [%rd15];
	sub.ftz.f32 	%r1217, %r1215, %r1214;
	mul.ftz.f32 	%r1218, %r1216, %r1217;
	div.approx.ftz.f32 	%r1219, %r1215, %r1214;
	lg2.approx.ftz.f32 	%r1220, %r1219;
	mul.ftz.f32 	%r1221, %r1220, 0f3F317218;
	sub.ftz.f32 	%r1222, %r1218, %r1221;
	rcp.approx.ftz.f32 	%r1223, %r1215;
	sub.ftz.f32 	%r1224, %r1216, %r1223;
	div.approx.ftz.f32 	%r1225, %r1222, %r1224;
	sub.ftz.f32 	%r1226, %r1215, %r1225;
	sub.ftz.f32 	%r1227, %r1226, %r1214;
	mul.ftz.f32 	%r1228, %r1216, %r1227;
	div.approx.ftz.f32 	%r1229, %r1226, %r1214;
	lg2.approx.ftz.f32 	%r1230, %r1229;
	mul.ftz.f32 	%r1231, %r1230, 0f3F317218;
	sub.ftz.f32 	%r1232, %r1228, %r1231;
	rcp.approx.ftz.f32 	%r1233, %r1226;
	sub.ftz.f32 	%r1234, %r1216, %r1233;
	div.approx.ftz.f32 	%r1235, %r1232, %r1234;
	sub.ftz.f32 	%r1236, %r1226, %r1235;
	sub.ftz.f32 	%r1237, %r1236, %r1214;
	mul.ftz.f32 	%r1238, %r1216, %r1237;
	div.approx.ftz.f32 	%r1239, %r1236, %r1214;
	lg2.approx.ftz.f32 	%r1240, %r1239;
	mul.ftz.f32 	%r1241, %r1240, 0f3F317218;
	sub.ftz.f32 	%r1242, %r1238, %r1241;
	rcp.approx.ftz.f32 	%r1243, %r1236;
	sub.ftz.f32 	%r1244, %r1216, %r1243;
	div.approx.ftz.f32 	%r1245, %r1242, %r1244;
	sub.ftz.f32 	%r1246, %r1236, %r1245;
	sub.ftz.f32 	%r1247, %r1246, %r1214;
	mul.ftz.f32 	%r1248, %r1216, %r1247;
	div.approx.ftz.f32 	%r1249, %r1246, %r1214;
	lg2.approx.ftz.f32 	%r1250, %r1249;
	mul.ftz.f32 	%r1251, %r1250, 0f3F317218;
	sub.ftz.f32 	%r1252, %r1248, %r1251;
	rcp.approx.ftz.f32 	%r1253, %r1246;
	sub.ftz.f32 	%r1254, %r1216, %r1253;
	div.approx.ftz.f32 	%r1255, %r1252, %r1254;
	sub.ftz.f32 	%r1256, %r1246, %r1255;
	sub.ftz.f32 	%r1257, %r1256, %r1214;
	mul.ftz.f32 	%r1258, %r1216, %r1257;
	div.approx.ftz.f32 	%r1259, %r1256, %r1214;
	lg2.approx.ftz.f32 	%r1260, %r1259;
	mul.ftz.f32 	%r1261, %r1260, 0f3F317218;
	sub.ftz.f32 	%r1262, %r1258, %r1261;
	rcp.approx.ftz.f32 	%r1263, %r1256;
	sub.ftz.f32 	%r1264, %r1216, %r1263;
	div.approx.ftz.f32 	%r1265, %r1262, %r1264;
	sub.ftz.f32 	%r1266, %r1256, %r1265;
	neg.ftz.f32 	%r263, %r1214;
	mul.ftz.f32 	%r1267, %r1216, %r263;
	mul.ftz.f32 	%r1268, %r1267, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1269, %r1268;
	neg.ftz.f32 	%r264, %r1266;
	mul.ftz.f32 	%r1270, %r1216, %r264;
	mul.ftz.f32 	%r1271, %r1270, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1272, %r1271;
	sub.ftz.f32 	%r265, %r1269, %r1272;
	abs.ftz.f32 	%r1273, %r265;
	setp.lt.ftz.f32 	%p125, %r1273, 0f2EDBE6FF;
	@%p125 bra 	$L__BB0_149;
	sub.s32 	%r1274, %r3, %r1696;
	cvt.rn.f32.u32 	%r1275, %r1274;
	mul.ftz.f32 	%r1276, %r1275, %r263;
	mul.ftz.f32 	%r1277, %r1276, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1278, %r1277;
	mul.ftz.f32 	%r1279, %r1275, %r264;
	mul.ftz.f32 	%r1280, %r1279, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1281, %r1280;
	sub.ftz.f32 	%r1282, %r1278, %r1281;
	div.approx.ftz.f32 	%r1283, %r1282, %r265;
	max.ftz.f32 	%r266, %r1283, 0f00000000;
	setp.lt.ftz.f32 	%p126, %r266, 0f322BCC77;
	@%p126 bra 	$L__BB0_149;
	setp.gt.ftz.f32 	%p127, %r243, 0f3C23D70A;
	@%p127 bra 	$L__BB0_151;
	add.ftz.f32 	%r1698, %r244, 0f3F800000;
	bra.uni 	$L__BB0_152;
$L__BB0_86:
	mov.b32 	%r1674, %r12;
$L__BB0_87:
	sub.s32 	%r1400, %r3, %r1674;
	setp.lt.s32 	%p150, %r1400, 1;
	@%p150 bra 	$L__BB0_98;
	mul.wide.u32 	%rd209, %r1674, 8;
	add.s64 	%rd210, %rd1, %rd209;
	ld.global.nc.b64 	%rd19, [%rd210];
	setp.lt.f64 	%p151, %rd19, 0d3FF0000000000000;
	@%p151 bra 	$L__BB0_98;
	mov.b32 	%r1675, 0;
$L__BB0_90:
	mad.lo.s32 	%r1402, %r1675, %r561, %r1674;
	mul.wide.s32 	%rd211, %r1402, 4;
	add.s64 	%rd212, %rd5, %rd211;
	ld.global.nc.b32 	%r143, [%rd212];
	setp.lt.ftz.f32 	%p152, %r143, 0f3A83126F;
	@%p152 bra 	$L__BB0_97;
	sub.s32 	%r1403, %r3, %r1674;
	add.s32 	%r1404, %r1403, -1500;
	setp.lt.u32 	%p153, %r1404, -1499;
	mul.lo.s32 	%r1405, %r1675, 10;
	mul.wide.u32 	%rd213, %r1405, 4;
	add.s64 	%rd214, %rd2, %rd213;
	ld.global.nc.b32 	%r144, [%rd214];
	shr.u32 	%r1406, %r4, 5;
	add.s32 	%r1407, %r1673, %r1406;
	mul.lo.s32 	%r1408, %r1407, 10;
	mul.wide.u32 	%rd215, %r1408, 4;
	add.s64 	%rd216, %rd2, %rd215;
	ld.global.nc.b32 	%r145, [%rd216];
	ld.global.nc.b32 	%r146, [%rd214+4];
	ld.global.nc.b32 	%r147, [%rd216+4];
	ld.global.nc.b32 	%r148, [%rd214+8];
	ld.global.nc.b32 	%r149, [%rd216+8];
	ld.global.nc.b32 	%r150, [%rd214+12];
	ld.global.nc.b32 	%r151, [%rd216+12];
	ld.global.nc.b32 	%r152, [%rd214+16];
	ld.global.nc.b32 	%r153, [%rd216+16];
	ld.global.nc.b32 	%r154, [%rd214+20];
	ld.global.nc.b32 	%r155, [%rd216+20];
	ld.global.nc.b32 	%r156, [%rd214+24];
	ld.global.nc.b32 	%r157, [%rd216+24];
	ld.global.nc.b32 	%r158, [%rd214+28];
	ld.global.nc.b32 	%r159, [%rd216+28];
	ld.global.nc.b32 	%r160, [%rd214+32];
	ld.global.nc.b32 	%r161, [%rd216+32];
	ld.global.nc.b32 	%r162, [%rd214+36];
	ld.global.nc.b32 	%r163, [%rd216+36];
	@%p153 bra 	$L__BB0_97;
	ld.const.b32 	%r1409, [%rd16];
	mov.b32 	%r1410, 0f40000000;
	lg2.approx.ftz.f32 	%r1411, %r1410;
	mul.ftz.f32 	%r1412, %r1411, 0f3F317218;
	div.approx.ftz.f32 	%r1413, %r1412, %r1409;
	mul.ftz.f32 	%r1414, %r1413, 0f40A00000;
	ld.const.b32 	%r1415, [%rd15];
	sub.ftz.f32 	%r1416, %r1414, %r1413;
	mul.ftz.f32 	%r1417, %r1415, %r1416;
	div.approx.ftz.f32 	%r1418, %r1414, %r1413;
	lg2.approx.ftz.f32 	%r1419, %r1418;
	mul.ftz.f32 	%r1420, %r1419, 0f3F317218;
	sub.ftz.f32 	%r1421, %r1417, %r1420;
	rcp.approx.ftz.f32 	%r1422, %r1414;
	sub.ftz.f32 	%r1423, %r1415, %r1422;
	div.approx.ftz.f32 	%r1424, %r1421, %r1423;
	sub.ftz.f32 	%r1425, %r1414, %r1424;
	sub.ftz.f32 	%r1426, %r1425, %r1413;
	mul.ftz.f32 	%r1427, %r1415, %r1426;
	div.approx.ftz.f32 	%r1428, %r1425, %r1413;
	lg2.approx.ftz.f32 	%r1429, %r1428;
	mul.ftz.f32 	%r1430, %r1429, 0f3F317218;
	sub.ftz.f32 	%r1431, %r1427, %r1430;
	rcp.approx.ftz.f32 	%r1432, %r1425;
	sub.ftz.f32 	%r1433, %r1415, %r1432;
	div.approx.ftz.f32 	%r1434, %r1431, %r1433;
	sub.ftz.f32 	%r1435, %r1425, %r1434;
	sub.ftz.f32 	%r1436, %r1435, %r1413;
	mul.ftz.f32 	%r1437, %r1415, %r1436;
	div.approx.ftz.f32 	%r1438, %r1435, %r1413;
	lg2.approx.ftz.f32 	%r1439, %r1438;
	mul.ftz.f32 	%r1440, %r1439, 0f3F317218;
	sub.ftz.f32 	%r1441, %r1437, %r1440;
	rcp.approx.ftz.f32 	%r1442, %r1435;
	sub.ftz.f32 	%r1443, %r1415, %r1442;
	div.approx.ftz.f32 	%r1444, %r1441, %r1443;
	sub.ftz.f32 	%r1445, %r1435, %r1444;
	sub.ftz.f32 	%r1446, %r1445, %r1413;
	mul.ftz.f32 	%r1447, %r1415, %r1446;
	div.approx.ftz.f32 	%r1448, %r1445, %r1413;
	lg2.approx.ftz.f32 	%r1449, %r1448;
	mul.ftz.f32 	%r1450, %r1449, 0f3F317218;
	sub.ftz.f32 	%r1451, %r1447, %r1450;
	rcp.approx.ftz.f32 	%r1452, %r1445;
	sub.ftz.f32 	%r1453, %r1415, %r1452;
	div.approx.ftz.f32 	%r1454, %r1451, %r1453;
	sub.ftz.f32 	%r1455, %r1445, %r1454;
	sub.ftz.f32 	%r1456, %r1455, %r1413;
	mul.ftz.f32 	%r1457, %r1415, %r1456;
	div.approx.ftz.f32 	%r1458, %r1455, %r1413;
	lg2.approx.ftz.f32 	%r1459, %r1458;
	mul.ftz.f32 	%r1460, %r1459, 0f3F317218;
	sub.ftz.f32 	%r1461, %r1457, %r1460;
	rcp.approx.ftz.f32 	%r1462, %r1455;
	sub.ftz.f32 	%r1463, %r1415, %r1462;
	div.approx.ftz.f32 	%r1464, %r1461, %r1463;
	sub.ftz.f32 	%r1465, %r1455, %r1464;
	neg.ftz.f32 	%r164, %r1413;
	mul.ftz.f32 	%r1466, %r1415, %r164;
	mul.ftz.f32 	%r1467, %r1466, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1468, %r1467;
	neg.ftz.f32 	%r165, %r1465;
	mul.ftz.f32 	%r1469, %r1415, %r165;
	mul.ftz.f32 	%r1470, %r1469, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1471, %r1470;
	sub.ftz.f32 	%r166, %r1468, %r1471;
	abs.ftz.f32 	%r1472, %r166;
	setp.lt.ftz.f32 	%p154, %r1472, 0f2EDBE6FF;
	@%p154 bra 	$L__BB0_97;
	sub.s32 	%r1473, %r3, %r1674;
	cvt.rn.f32.u32 	%r1474, %r1473;
	mul.ftz.f32 	%r1475, %r1474, %r164;
	mul.ftz.f32 	%r1476, %r1475, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1477, %r1476;
	mul.ftz.f32 	%r1478, %r1474, %r165;
	mul.ftz.f32 	%r1479, %r1478, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1480, %r1479;
	sub.ftz.f32 	%r1481, %r1477, %r1480;
	div.approx.ftz.f32 	%r1482, %r1481, %r166;
	max.ftz.f32 	%r167, %r1482, 0f00000000;
	setp.lt.ftz.f32 	%p155, %r167, 0f322BCC77;
	@%p155 bra 	$L__BB0_97;
	setp.gt.ftz.f32 	%p156, %r144, 0f3C23D70A;
	@%p156 bra 	$L__BB0_99;
	add.ftz.f32 	%r1676, %r145, 0f3F800000;
	bra.uni 	$L__BB0_100;
$L__BB0_96:
	cvt.ftz.f64.f32 	%rd217, %r143;
	mul.f64 	%rd218, %rd19, %rd217;
	cvt.ftz.f64.f32 	%rd219, %r238;
	fma.rn.f64 	%rd357, %rd218, %rd219, %rd357;
$L__BB0_97:
	add.s32 	%r1675, %r1675, 1;
	setp.eq.s32 	%p177, %r1675, %r559;
	@%p177 bra 	$L__BB0_98;
	bra.uni 	$L__BB0_90;
$L__BB0_98:
	add.s32 	%r1674, %r1674, 32;
	setp.lt.s32 	%p178, %r1674, %r13;
	@%p178 bra 	$L__BB0_87;
	bra.uni 	$L__BB0_325;
$L__BB0_99:
	add.ftz.f32 	%r1483, %r145, 0f3F800000;
	add.ftz.f32 	%r1484, %r144, 0f3F800000;
	div.approx.ftz.f32 	%r1676, %r1483, %r1484;
$L__BB0_100:
	min.ftz.f32 	%r1486, %r1676, 0f42C80000;
	max.ftz.f32 	%r1487, %r1486, 0f3DCCCCCD;
	ld.const.b32 	%r1488, [c_baseline_ic50];
	fma.rn.ftz.f32 	%r172, %r1487, %r1488, %r167;
	setp.leu.ftz.f32 	%p157, %r172, 0f2EDBE6FF;
	mov.b32 	%r1677, 0f00000000;
	@%p157 bra 	$L__BB0_102;
	div.approx.ftz.f32 	%r1677, %r167, %r172;
$L__BB0_102:
	mov.b32 	%r1489, 0f3F800000;
	sub.ftz.f32 	%r1490, %r1489, %r1677;
	max.ftz.f32 	%r1491, %r1490, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1492, %r1491;
	mul.ftz.f32 	%r1493, %r1492, 0f3F317218;
	ld.const.b32 	%r1494, [c_baseline_power];
	fma.rn.ftz.f32 	%r175, %r1494, %r1493, 0f00000000;
	setp.gt.ftz.f32 	%p158, %r146, 0f3C23D70A;
	@%p158 bra 	$L__BB0_104;
	add.ftz.f32 	%r1678, %r147, 0f3F800000;
	bra.uni 	$L__BB0_105;
$L__BB0_104:
	add.ftz.f32 	%r1495, %r147, 0f3F800000;
	add.ftz.f32 	%r1496, %r146, 0f3F800000;
	div.approx.ftz.f32 	%r1678, %r1495, %r1496;
$L__BB0_105:
	min.ftz.f32 	%r1498, %r1678, 0f42C80000;
	max.ftz.f32 	%r1499, %r1498, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r179, %r1499, %r129, %r167;
	setp.leu.ftz.f32 	%p159, %r179, 0f2EDBE6FF;
	mov.b32 	%r1679, 0f00000000;
	@%p159 bra 	$L__BB0_107;
	div.approx.ftz.f32 	%r1679, %r167, %r179;
$L__BB0_107:
	mov.b32 	%r1500, 0f3F800000;
	sub.ftz.f32 	%r1501, %r1500, %r1679;
	max.ftz.f32 	%r1502, %r1501, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1503, %r1502;
	mul.ftz.f32 	%r1504, %r1503, 0f3F317218;
	fma.rn.ftz.f32 	%r182, %r125, %r1504, %r175;
	setp.gt.ftz.f32 	%p160, %r148, 0f3C23D70A;
	@%p160 bra 	$L__BB0_109;
	add.ftz.f32 	%r1680, %r149, 0f3F800000;
	bra.uni 	$L__BB0_110;
$L__BB0_109:
	add.ftz.f32 	%r1505, %r149, 0f3F800000;
	add.ftz.f32 	%r1506, %r148, 0f3F800000;
	div.approx.ftz.f32 	%r1680, %r1505, %r1506;
$L__BB0_110:
	min.ftz.f32 	%r1508, %r1680, 0f42C80000;
	max.ftz.f32 	%r1509, %r1508, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r186, %r1509, %r130, %r167;
	setp.leu.ftz.f32 	%p161, %r186, 0f2EDBE6FF;
	mov.b32 	%r1681, 0f00000000;
	@%p161 bra 	$L__BB0_112;
	div.approx.ftz.f32 	%r1681, %r167, %r186;
$L__BB0_112:
	mov.b32 	%r1510, 0f3F800000;
	sub.ftz.f32 	%r1511, %r1510, %r1681;
	max.ftz.f32 	%r1512, %r1511, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1513, %r1512;
	mul.ftz.f32 	%r1514, %r1513, 0f3F317218;
	fma.rn.ftz.f32 	%r189, %r126, %r1514, %r182;
	setp.gt.ftz.f32 	%p162, %r150, 0f3C23D70A;
	@%p162 bra 	$L__BB0_114;
	add.ftz.f32 	%r1682, %r151, 0f3F800000;
	bra.uni 	$L__BB0_115;
$L__BB0_114:
	add.ftz.f32 	%r1515, %r151, 0f3F800000;
	add.ftz.f32 	%r1516, %r150, 0f3F800000;
	div.approx.ftz.f32 	%r1682, %r1515, %r1516;
$L__BB0_115:
	min.ftz.f32 	%r1518, %r1682, 0f42C80000;
	max.ftz.f32 	%r1519, %r1518, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r193, %r1519, %r131, %r167;
	setp.leu.ftz.f32 	%p163, %r193, 0f2EDBE6FF;
	mov.b32 	%r1683, 0f00000000;
	@%p163 bra 	$L__BB0_117;
	div.approx.ftz.f32 	%r1683, %r167, %r193;
$L__BB0_117:
	mov.b32 	%r1520, 0f3F800000;
	sub.ftz.f32 	%r1521, %r1520, %r1683;
	max.ftz.f32 	%r1522, %r1521, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1523, %r1522;
	mul.ftz.f32 	%r1524, %r1523, 0f3F317218;
	fma.rn.ftz.f32 	%r196, %r127, %r1524, %r189;
	setp.gt.ftz.f32 	%p164, %r152, 0f3C23D70A;
	@%p164 bra 	$L__BB0_119;
	add.ftz.f32 	%r1684, %r153, 0f3F800000;
	bra.uni 	$L__BB0_120;
$L__BB0_119:
	add.ftz.f32 	%r1525, %r153, 0f3F800000;
	add.ftz.f32 	%r1526, %r152, 0f3F800000;
	div.approx.ftz.f32 	%r1684, %r1525, %r1526;
$L__BB0_120:
	min.ftz.f32 	%r1528, %r1684, 0f42C80000;
	max.ftz.f32 	%r1529, %r1528, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r200, %r1529, %r132, %r167;
	setp.leu.ftz.f32 	%p165, %r200, 0f2EDBE6FF;
	mov.b32 	%r1685, 0f00000000;
	@%p165 bra 	$L__BB0_122;
	div.approx.ftz.f32 	%r1685, %r167, %r200;
$L__BB0_122:
	mov.b32 	%r1530, 0f3F800000;
	sub.ftz.f32 	%r1531, %r1530, %r1685;
	max.ftz.f32 	%r1532, %r1531, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1533, %r1532;
	mul.ftz.f32 	%r1534, %r1533, 0f3F317218;
	fma.rn.ftz.f32 	%r203, %r128, %r1534, %r196;
	setp.gt.ftz.f32 	%p166, %r154, 0f3C23D70A;
	@%p166 bra 	$L__BB0_124;
	add.ftz.f32 	%r1686, %r155, 0f3F800000;
	bra.uni 	$L__BB0_125;
$L__BB0_124:
	add.ftz.f32 	%r1535, %r155, 0f3F800000;
	add.ftz.f32 	%r1536, %r154, 0f3F800000;
	div.approx.ftz.f32 	%r1686, %r1535, %r1536;
$L__BB0_125:
	min.ftz.f32 	%r1538, %r1686, 0f42C80000;
	max.ftz.f32 	%r1539, %r1538, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r207, %r1539, %r133, %r167;
	setp.leu.ftz.f32 	%p167, %r207, 0f2EDBE6FF;
	mov.b32 	%r1687, 0f00000000;
	@%p167 bra 	$L__BB0_127;
	div.approx.ftz.f32 	%r1687, %r167, %r207;
$L__BB0_127:
	mov.b32 	%r1540, 0f3F800000;
	sub.ftz.f32 	%r1541, %r1540, %r1687;
	max.ftz.f32 	%r1542, %r1541, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1543, %r1542;
	mul.ftz.f32 	%r1544, %r1543, 0f3F317218;
	ld.const.b32 	%r1545, [c_baseline_power+20];
	fma.rn.ftz.f32 	%r210, %r1545, %r1544, %r203;
	setp.gt.ftz.f32 	%p168, %r156, 0f3C23D70A;
	@%p168 bra 	$L__BB0_129;
	add.ftz.f32 	%r1688, %r157, 0f3F800000;
	bra.uni 	$L__BB0_130;
$L__BB0_129:
	add.ftz.f32 	%r1546, %r157, 0f3F800000;
	add.ftz.f32 	%r1547, %r156, 0f3F800000;
	div.approx.ftz.f32 	%r1688, %r1546, %r1547;
$L__BB0_130:
	min.ftz.f32 	%r1549, %r1688, 0f42C80000;
	max.ftz.f32 	%r1550, %r1549, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r214, %r1550, %r134, %r167;
	setp.leu.ftz.f32 	%p169, %r214, 0f2EDBE6FF;
	mov.b32 	%r1689, 0f00000000;
	@%p169 bra 	$L__BB0_132;
	div.approx.ftz.f32 	%r1689, %r167, %r214;
$L__BB0_132:
	mov.b32 	%r1551, 0f3F800000;
	sub.ftz.f32 	%r1552, %r1551, %r1689;
	max.ftz.f32 	%r1553, %r1552, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1554, %r1553;
	mul.ftz.f32 	%r1555, %r1554, 0f3F317218;
	ld.const.b32 	%r1556, [c_baseline_power+24];
	fma.rn.ftz.f32 	%r217, %r1556, %r1555, %r210;
	setp.gt.ftz.f32 	%p170, %r158, 0f3C23D70A;
	@%p170 bra 	$L__BB0_134;
	add.ftz.f32 	%r1690, %r159, 0f3F800000;
	bra.uni 	$L__BB0_135;
$L__BB0_134:
	add.ftz.f32 	%r1557, %r159, 0f3F800000;
	add.ftz.f32 	%r1558, %r158, 0f3F800000;
	div.approx.ftz.f32 	%r1690, %r1557, %r1558;
$L__BB0_135:
	min.ftz.f32 	%r1560, %r1690, 0f42C80000;
	max.ftz.f32 	%r1561, %r1560, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r221, %r1561, %r135, %r167;
	setp.leu.ftz.f32 	%p171, %r221, 0f2EDBE6FF;
	mov.b32 	%r1691, 0f00000000;
	@%p171 bra 	$L__BB0_137;
	div.approx.ftz.f32 	%r1691, %r167, %r221;
$L__BB0_137:
	mov.b32 	%r1562, 0f3F800000;
	sub.ftz.f32 	%r1563, %r1562, %r1691;
	max.ftz.f32 	%r1564, %r1563, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1565, %r1564;
	mul.ftz.f32 	%r1566, %r1565, 0f3F317218;
	ld.const.b32 	%r1567, [c_baseline_power+28];
	fma.rn.ftz.f32 	%r224, %r1567, %r1566, %r217;
	setp.gt.ftz.f32 	%p172, %r160, 0f3C23D70A;
	@%p172 bra 	$L__BB0_139;
	add.ftz.f32 	%r1692, %r161, 0f3F800000;
	bra.uni 	$L__BB0_140;
$L__BB0_139:
	add.ftz.f32 	%r1568, %r161, 0f3F800000;
	add.ftz.f32 	%r1569, %r160, 0f3F800000;
	div.approx.ftz.f32 	%r1692, %r1568, %r1569;
$L__BB0_140:
	min.ftz.f32 	%r1571, %r1692, 0f42C80000;
	max.ftz.f32 	%r1572, %r1571, 0f3DCCCCCD;
	ld.const.b32 	%r1573, [c_baseline_ic50+32];
	fma.rn.ftz.f32 	%r228, %r1572, %r1573, %r167;
	setp.leu.ftz.f32 	%p173, %r228, 0f2EDBE6FF;
	mov.b32 	%r1693, 0f00000000;
	@%p173 bra 	$L__BB0_142;
	div.approx.ftz.f32 	%r1693, %r167, %r228;
$L__BB0_142:
	mov.b32 	%r1574, 0f3F800000;
	sub.ftz.f32 	%r1575, %r1574, %r1693;
	max.ftz.f32 	%r1576, %r1575, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1577, %r1576;
	mul.ftz.f32 	%r1578, %r1577, 0f3F317218;
	ld.const.b32 	%r1579, [c_baseline_power+32];
	fma.rn.ftz.f32 	%r231, %r1579, %r1578, %r224;
	setp.gt.ftz.f32 	%p174, %r162, 0f3C23D70A;
	@%p174 bra 	$L__BB0_144;
	add.ftz.f32 	%r1694, %r163, 0f3F800000;
	bra.uni 	$L__BB0_145;
$L__BB0_144:
	add.ftz.f32 	%r1580, %r163, 0f3F800000;
	add.ftz.f32 	%r1581, %r162, 0f3F800000;
	div.approx.ftz.f32 	%r1694, %r1580, %r1581;
$L__BB0_145:
	min.ftz.f32 	%r1583, %r1694, 0f42C80000;
	max.ftz.f32 	%r1584, %r1583, 0f3DCCCCCD;
	ld.const.b32 	%r1585, [c_baseline_ic50+36];
	fma.rn.ftz.f32 	%r235, %r1584, %r1585, %r167;
	setp.leu.ftz.f32 	%p175, %r235, 0f2EDBE6FF;
	mov.b32 	%r1695, 0f00000000;
	@%p175 bra 	$L__BB0_147;
	div.approx.ftz.f32 	%r1695, %r167, %r235;
$L__BB0_147:
	mov.b32 	%r1586, 0f3F800000;
	sub.ftz.f32 	%r1587, %r1586, %r1695;
	max.ftz.f32 	%r1588, %r1587, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1589, %r1588;
	mul.ftz.f32 	%r1590, %r1589, 0f3F317218;
	ld.const.b32 	%r1591, [c_baseline_power+36];
	fma.rn.ftz.f32 	%r1592, %r1591, %r1590, %r231;
	mul.ftz.f32 	%r1593, %r1592, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1594, %r1593;
	sub.ftz.f32 	%r238, %r1586, %r1594;
	setp.gt.ftz.f32 	%p176, %r238, 0f322BCC77;
	@%p176 bra 	$L__BB0_96;
	bra.uni 	$L__BB0_97;
$L__BB0_148:
	cvt.ftz.f64.f32 	%rd205, %r242;
	mul.f64 	%rd206, %rd25, %rd205;
	cvt.ftz.f64.f32 	%rd207, %r337;
	fma.rn.f64 	%rd357, %rd206, %rd207, %rd357;
$L__BB0_149:
	add.s32 	%r1697, %r1697, 1;
	setp.eq.s32 	%p148, %r1697, %r559;
	@%p148 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_80;
$L__BB0_150:
	add.s32 	%r1696, %r1696, 32;
	setp.lt.s32 	%p149, %r1696, %r13;
	@%p149 bra 	$L__BB0_77;
	bra.uni 	$L__BB0_325;
$L__BB0_151:
	add.ftz.f32 	%r1284, %r244, 0f3F800000;
	add.ftz.f32 	%r1285, %r243, 0f3F800000;
	div.approx.ftz.f32 	%r1698, %r1284, %r1285;
$L__BB0_152:
	min.ftz.f32 	%r1287, %r1698, 0f42C80000;
	max.ftz.f32 	%r1288, %r1287, 0f3DCCCCCD;
	ld.const.b32 	%r1289, [c_baseline_ic50];
	fma.rn.ftz.f32 	%r271, %r1288, %r1289, %r266;
	setp.leu.ftz.f32 	%p128, %r271, 0f2EDBE6FF;
	mov.b32 	%r1699, 0f00000000;
	@%p128 bra 	$L__BB0_154;
	div.approx.ftz.f32 	%r1699, %r266, %r271;
$L__BB0_154:
	ld.global.nc.b32 	%r1290, [%rd3];
	mov.b32 	%r1291, 0f3F800000;
	sub.ftz.f32 	%r1292, %r1291, %r1699;
	max.ftz.f32 	%r1293, %r1292, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1294, %r1293;
	mul.ftz.f32 	%r1295, %r1294, 0f3F317218;
	fma.rn.ftz.f32 	%r274, %r1290, %r1295, 0f00000000;
	setp.gt.ftz.f32 	%p129, %r245, 0f3C23D70A;
	@%p129 bra 	$L__BB0_156;
	add.ftz.f32 	%r1700, %r246, 0f3F800000;
	bra.uni 	$L__BB0_157;
$L__BB0_156:
	add.ftz.f32 	%r1296, %r246, 0f3F800000;
	add.ftz.f32 	%r1297, %r245, 0f3F800000;
	div.approx.ftz.f32 	%r1700, %r1296, %r1297;
$L__BB0_157:
	min.ftz.f32 	%r1299, %r1700, 0f42C80000;
	max.ftz.f32 	%r1300, %r1299, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r278, %r1300, %r129, %r266;
	setp.leu.ftz.f32 	%p130, %r278, 0f2EDBE6FF;
	mov.b32 	%r1701, 0f00000000;
	@%p130 bra 	$L__BB0_159;
	div.approx.ftz.f32 	%r1701, %r266, %r278;
$L__BB0_159:
	ld.global.nc.b32 	%r1301, [%rd3+4];
	mov.b32 	%r1302, 0f3F800000;
	sub.ftz.f32 	%r1303, %r1302, %r1701;
	max.ftz.f32 	%r1304, %r1303, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1305, %r1304;
	mul.ftz.f32 	%r1306, %r1305, 0f3F317218;
	fma.rn.ftz.f32 	%r281, %r1301, %r1306, %r274;
	setp.gt.ftz.f32 	%p131, %r247, 0f3C23D70A;
	@%p131 bra 	$L__BB0_161;
	add.ftz.f32 	%r1702, %r248, 0f3F800000;
	bra.uni 	$L__BB0_162;
$L__BB0_161:
	add.ftz.f32 	%r1307, %r248, 0f3F800000;
	add.ftz.f32 	%r1308, %r247, 0f3F800000;
	div.approx.ftz.f32 	%r1702, %r1307, %r1308;
$L__BB0_162:
	min.ftz.f32 	%r1310, %r1702, 0f42C80000;
	max.ftz.f32 	%r1311, %r1310, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r285, %r1311, %r130, %r266;
	setp.leu.ftz.f32 	%p132, %r285, 0f2EDBE6FF;
	mov.b32 	%r1703, 0f00000000;
	@%p132 bra 	$L__BB0_164;
	div.approx.ftz.f32 	%r1703, %r266, %r285;
$L__BB0_164:
	ld.global.nc.b32 	%r1312, [%rd3+8];
	mov.b32 	%r1313, 0f3F800000;
	sub.ftz.f32 	%r1314, %r1313, %r1703;
	max.ftz.f32 	%r1315, %r1314, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1316, %r1315;
	mul.ftz.f32 	%r1317, %r1316, 0f3F317218;
	fma.rn.ftz.f32 	%r288, %r1312, %r1317, %r281;
	setp.gt.ftz.f32 	%p133, %r249, 0f3C23D70A;
	@%p133 bra 	$L__BB0_166;
	add.ftz.f32 	%r1704, %r250, 0f3F800000;
	bra.uni 	$L__BB0_167;
$L__BB0_166:
	add.ftz.f32 	%r1318, %r250, 0f3F800000;
	add.ftz.f32 	%r1319, %r249, 0f3F800000;
	div.approx.ftz.f32 	%r1704, %r1318, %r1319;
$L__BB0_167:
	min.ftz.f32 	%r1321, %r1704, 0f42C80000;
	max.ftz.f32 	%r1322, %r1321, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r292, %r1322, %r131, %r266;
	setp.leu.ftz.f32 	%p134, %r292, 0f2EDBE6FF;
	mov.b32 	%r1705, 0f00000000;
	@%p134 bra 	$L__BB0_169;
	div.approx.ftz.f32 	%r1705, %r266, %r292;
$L__BB0_169:
	ld.global.nc.b32 	%r1323, [%rd3+12];
	mov.b32 	%r1324, 0f3F800000;
	sub.ftz.f32 	%r1325, %r1324, %r1705;
	max.ftz.f32 	%r1326, %r1325, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1327, %r1326;
	mul.ftz.f32 	%r1328, %r1327, 0f3F317218;
	fma.rn.ftz.f32 	%r295, %r1323, %r1328, %r288;
	setp.gt.ftz.f32 	%p135, %r251, 0f3C23D70A;
	@%p135 bra 	$L__BB0_171;
	add.ftz.f32 	%r1706, %r252, 0f3F800000;
	bra.uni 	$L__BB0_172;
$L__BB0_171:
	add.ftz.f32 	%r1329, %r252, 0f3F800000;
	add.ftz.f32 	%r1330, %r251, 0f3F800000;
	div.approx.ftz.f32 	%r1706, %r1329, %r1330;
$L__BB0_172:
	min.ftz.f32 	%r1332, %r1706, 0f42C80000;
	max.ftz.f32 	%r1333, %r1332, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r299, %r1333, %r132, %r266;
	setp.leu.ftz.f32 	%p136, %r299, 0f2EDBE6FF;
	mov.b32 	%r1707, 0f00000000;
	@%p136 bra 	$L__BB0_174;
	div.approx.ftz.f32 	%r1707, %r266, %r299;
$L__BB0_174:
	ld.global.nc.b32 	%r1334, [%rd3+16];
	mov.b32 	%r1335, 0f3F800000;
	sub.ftz.f32 	%r1336, %r1335, %r1707;
	max.ftz.f32 	%r1337, %r1336, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1338, %r1337;
	mul.ftz.f32 	%r1339, %r1338, 0f3F317218;
	fma.rn.ftz.f32 	%r302, %r1334, %r1339, %r295;
	setp.gt.ftz.f32 	%p137, %r253, 0f3C23D70A;
	@%p137 bra 	$L__BB0_176;
	add.ftz.f32 	%r1708, %r254, 0f3F800000;
	bra.uni 	$L__BB0_177;
$L__BB0_176:
	add.ftz.f32 	%r1340, %r254, 0f3F800000;
	add.ftz.f32 	%r1341, %r253, 0f3F800000;
	div.approx.ftz.f32 	%r1708, %r1340, %r1341;
$L__BB0_177:
	min.ftz.f32 	%r1343, %r1708, 0f42C80000;
	max.ftz.f32 	%r1344, %r1343, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r306, %r1344, %r133, %r266;
	setp.leu.ftz.f32 	%p138, %r306, 0f2EDBE6FF;
	mov.b32 	%r1709, 0f00000000;
	@%p138 bra 	$L__BB0_179;
	div.approx.ftz.f32 	%r1709, %r266, %r306;
$L__BB0_179:
	ld.global.nc.b32 	%r1345, [%rd3+20];
	mov.b32 	%r1346, 0f3F800000;
	sub.ftz.f32 	%r1347, %r1346, %r1709;
	max.ftz.f32 	%r1348, %r1347, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1349, %r1348;
	mul.ftz.f32 	%r1350, %r1349, 0f3F317218;
	fma.rn.ftz.f32 	%r309, %r1345, %r1350, %r302;
	setp.gt.ftz.f32 	%p139, %r255, 0f3C23D70A;
	@%p139 bra 	$L__BB0_181;
	add.ftz.f32 	%r1710, %r256, 0f3F800000;
	bra.uni 	$L__BB0_182;
$L__BB0_181:
	add.ftz.f32 	%r1351, %r256, 0f3F800000;
	add.ftz.f32 	%r1352, %r255, 0f3F800000;
	div.approx.ftz.f32 	%r1710, %r1351, %r1352;
$L__BB0_182:
	min.ftz.f32 	%r1354, %r1710, 0f42C80000;
	max.ftz.f32 	%r1355, %r1354, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r313, %r1355, %r134, %r266;
	setp.leu.ftz.f32 	%p140, %r313, 0f2EDBE6FF;
	mov.b32 	%r1711, 0f00000000;
	@%p140 bra 	$L__BB0_184;
	div.approx.ftz.f32 	%r1711, %r266, %r313;
$L__BB0_184:
	ld.global.nc.b32 	%r1356, [%rd3+24];
	mov.b32 	%r1357, 0f3F800000;
	sub.ftz.f32 	%r1358, %r1357, %r1711;
	max.ftz.f32 	%r1359, %r1358, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1360, %r1359;
	mul.ftz.f32 	%r1361, %r1360, 0f3F317218;
	fma.rn.ftz.f32 	%r316, %r1356, %r1361, %r309;
	setp.gt.ftz.f32 	%p141, %r257, 0f3C23D70A;
	@%p141 bra 	$L__BB0_186;
	add.ftz.f32 	%r1712, %r258, 0f3F800000;
	bra.uni 	$L__BB0_187;
$L__BB0_186:
	add.ftz.f32 	%r1362, %r258, 0f3F800000;
	add.ftz.f32 	%r1363, %r257, 0f3F800000;
	div.approx.ftz.f32 	%r1712, %r1362, %r1363;
$L__BB0_187:
	min.ftz.f32 	%r1365, %r1712, 0f42C80000;
	max.ftz.f32 	%r1366, %r1365, 0f3DCCCCCD;
	fma.rn.ftz.f32 	%r320, %r1366, %r135, %r266;
	setp.leu.ftz.f32 	%p142, %r320, 0f2EDBE6FF;
	mov.b32 	%r1713, 0f00000000;
	@%p142 bra 	$L__BB0_189;
	div.approx.ftz.f32 	%r1713, %r266, %r320;
$L__BB0_189:
	ld.global.nc.b32 	%r1367, [%rd3+28];
	mov.b32 	%r1368, 0f3F800000;
	sub.ftz.f32 	%r1369, %r1368, %r1713;
	max.ftz.f32 	%r1370, %r1369, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1371, %r1370;
	mul.ftz.f32 	%r1372, %r1371, 0f3F317218;
	fma.rn.ftz.f32 	%r323, %r1367, %r1372, %r316;
	setp.gt.ftz.f32 	%p143, %r259, 0f3C23D70A;
	@%p143 bra 	$L__BB0_191;
	add.ftz.f32 	%r1714, %r260, 0f3F800000;
	bra.uni 	$L__BB0_192;
$L__BB0_191:
	add.ftz.f32 	%r1373, %r260, 0f3F800000;
	add.ftz.f32 	%r1374, %r259, 0f3F800000;
	div.approx.ftz.f32 	%r1714, %r1373, %r1374;
$L__BB0_192:
	min.ftz.f32 	%r1376, %r1714, 0f42C80000;
	max.ftz.f32 	%r1377, %r1376, 0f3DCCCCCD;
	ld.const.b32 	%r1378, [c_baseline_ic50+32];
	fma.rn.ftz.f32 	%r327, %r1377, %r1378, %r266;
	setp.leu.ftz.f32 	%p144, %r327, 0f2EDBE6FF;
	mov.b32 	%r1715, 0f00000000;
	@%p144 bra 	$L__BB0_194;
	div.approx.ftz.f32 	%r1715, %r266, %r327;
$L__BB0_194:
	ld.global.nc.b32 	%r1379, [%rd3+32];
	mov.b32 	%r1380, 0f3F800000;
	sub.ftz.f32 	%r1381, %r1380, %r1715;
	max.ftz.f32 	%r1382, %r1381, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1383, %r1382;
	mul.ftz.f32 	%r1384, %r1383, 0f3F317218;
	fma.rn.ftz.f32 	%r330, %r1379, %r1384, %r323;
	setp.gt.ftz.f32 	%p145, %r261, 0f3C23D70A;
	@%p145 bra 	$L__BB0_196;
	add.ftz.f32 	%r1716, %r262, 0f3F800000;
	bra.uni 	$L__BB0_197;
$L__BB0_196:
	add.ftz.f32 	%r1385, %r262, 0f3F800000;
	add.ftz.f32 	%r1386, %r261, 0f3F800000;
	div.approx.ftz.f32 	%r1716, %r1385, %r1386;
$L__BB0_197:
	min.ftz.f32 	%r1388, %r1716, 0f42C80000;
	max.ftz.f32 	%r1389, %r1388, 0f3DCCCCCD;
	ld.const.b32 	%r1390, [c_baseline_ic50+36];
	fma.rn.ftz.f32 	%r334, %r1389, %r1390, %r266;
	setp.leu.ftz.f32 	%p146, %r334, 0f2EDBE6FF;
	mov.b32 	%r1717, 0f00000000;
	@%p146 bra 	$L__BB0_199;
	div.approx.ftz.f32 	%r1717, %r266, %r334;
$L__BB0_199:
	ld.global.nc.b32 	%r1391, [%rd3+36];
	mov.b32 	%r1392, 0f3F800000;
	sub.ftz.f32 	%r1393, %r1392, %r1717;
	max.ftz.f32 	%r1394, %r1393, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1395, %r1394;
	mul.ftz.f32 	%r1396, %r1395, 0f3F317218;
	fma.rn.ftz.f32 	%r1397, %r1391, %r1396, %r330;
	mul.ftz.f32 	%r1398, %r1397, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1399, %r1398;
	sub.ftz.f32 	%r337, %r1392, %r1399;
	setp.gt.ftz.f32 	%p147, %r337, 0f322BCC77;
	@%p147 bra 	$L__BB0_148;
	bra.uni 	$L__BB0_149;
$L__BB0_200:
	setp.eq.s64 	%p61, %rd107, 0;
	@%p61 bra 	$L__BB0_211;
	mul.wide.u32 	%rd174, %r139, 4;
	add.s64 	%rd30, %rd2, %rd174;
	mov.b64 	%rd357, 0d0000000000000000;
	mov.b32 	%r1740, %r12;
$L__BB0_202:
	sub.s32 	%r438, %r3, %r1740;
	setp.lt.s32 	%p62, %r438, 1;
	@%p62 bra 	$L__BB0_324;
	mul.wide.u32 	%rd175, %r1740, 8;
	add.s64 	%rd176, %rd1, %rd175;
	ld.global.nc.b64 	%rd38, [%rd176];
	setp.lt.f64 	%p63, %rd38, 0d3FF0000000000000;
	@%p63 bra 	$L__BB0_324;
	neg.s32 	%r1742, %r559;
	add.s32 	%r440, %r438, -1500;
	mov.b32 	%r1743, 0;
	mov.b32 	%r1741, %r1740;
$L__BB0_205:
	mul.wide.s32 	%rd177, %r1741, 4;
	add.s64 	%rd178, %rd5, %rd177;
	ld.global.nc.b32 	%r444, [%rd178];
	setp.lt.ftz.f32 	%p64, %r444, 0f3A83126F;
	@%p64 bra 	$L__BB0_323;
	setp.lt.u32 	%p65, %r440, -1499;
	mul.wide.u32 	%rd179, %r1743, 4;
	add.s64 	%rd180, %rd2, %rd179;
	ld.global.nc.b32 	%r445, [%rd180];
	ld.global.nc.b32 	%r446, [%rd30];
	ld.global.nc.b32 	%r447, [%rd180+4];
	ld.global.nc.b32 	%r448, [%rd30+4];
	ld.global.nc.b32 	%r449, [%rd180+8];
	ld.global.nc.b32 	%r450, [%rd30+8];
	ld.global.nc.b32 	%r451, [%rd180+12];
	ld.global.nc.b32 	%r452, [%rd30+12];
	ld.global.nc.b32 	%r453, [%rd180+16];
	ld.global.nc.b32 	%r454, [%rd30+16];
	ld.global.nc.b32 	%r455, [%rd180+20];
	ld.global.nc.b32 	%r456, [%rd30+20];
	ld.global.nc.b32 	%r457, [%rd180+24];
	ld.global.nc.b32 	%r458, [%rd30+24];
	ld.global.nc.b32 	%r459, [%rd180+28];
	ld.global.nc.b32 	%r460, [%rd30+28];
	ld.global.nc.b32 	%r461, [%rd180+32];
	ld.global.nc.b32 	%r462, [%rd30+32];
	ld.global.nc.b32 	%r463, [%rd180+36];
	ld.global.nc.b32 	%r464, [%rd30+36];
	@%p65 bra 	$L__BB0_323;
	ld.const.b32 	%r802, [%rd16];
	mov.b32 	%r803, 0f40000000;
	lg2.approx.ftz.f32 	%r804, %r803;
	mul.ftz.f32 	%r805, %r804, 0f3F317218;
	div.approx.ftz.f32 	%r806, %r805, %r802;
	mul.ftz.f32 	%r807, %r806, 0f40A00000;
	ld.const.b32 	%r808, [%rd15];
	sub.ftz.f32 	%r809, %r807, %r806;
	mul.ftz.f32 	%r810, %r808, %r809;
	div.approx.ftz.f32 	%r811, %r807, %r806;
	lg2.approx.ftz.f32 	%r812, %r811;
	mul.ftz.f32 	%r813, %r812, 0f3F317218;
	sub.ftz.f32 	%r814, %r810, %r813;
	rcp.approx.ftz.f32 	%r815, %r807;
	sub.ftz.f32 	%r816, %r808, %r815;
	div.approx.ftz.f32 	%r817, %r814, %r816;
	sub.ftz.f32 	%r818, %r807, %r817;
	sub.ftz.f32 	%r819, %r818, %r806;
	mul.ftz.f32 	%r820, %r808, %r819;
	div.approx.ftz.f32 	%r821, %r818, %r806;
	lg2.approx.ftz.f32 	%r822, %r821;
	mul.ftz.f32 	%r823, %r822, 0f3F317218;
	sub.ftz.f32 	%r824, %r820, %r823;
	rcp.approx.ftz.f32 	%r825, %r818;
	sub.ftz.f32 	%r826, %r808, %r825;
	div.approx.ftz.f32 	%r827, %r824, %r826;
	sub.ftz.f32 	%r828, %r818, %r827;
	sub.ftz.f32 	%r829, %r828, %r806;
	mul.ftz.f32 	%r830, %r808, %r829;
	div.approx.ftz.f32 	%r831, %r828, %r806;
	lg2.approx.ftz.f32 	%r832, %r831;
	mul.ftz.f32 	%r833, %r832, 0f3F317218;
	sub.ftz.f32 	%r834, %r830, %r833;
	rcp.approx.ftz.f32 	%r835, %r828;
	sub.ftz.f32 	%r836, %r808, %r835;
	div.approx.ftz.f32 	%r837, %r834, %r836;
	sub.ftz.f32 	%r838, %r828, %r837;
	sub.ftz.f32 	%r839, %r838, %r806;
	mul.ftz.f32 	%r840, %r808, %r839;
	div.approx.ftz.f32 	%r841, %r838, %r806;
	lg2.approx.ftz.f32 	%r842, %r841;
	mul.ftz.f32 	%r843, %r842, 0f3F317218;
	sub.ftz.f32 	%r844, %r840, %r843;
	rcp.approx.ftz.f32 	%r845, %r838;
	sub.ftz.f32 	%r846, %r808, %r845;
	div.approx.ftz.f32 	%r847, %r844, %r846;
	sub.ftz.f32 	%r848, %r838, %r847;
	sub.ftz.f32 	%r849, %r848, %r806;
	mul.ftz.f32 	%r850, %r808, %r849;
	div.approx.ftz.f32 	%r851, %r848, %r806;
	lg2.approx.ftz.f32 	%r852, %r851;
	mul.ftz.f32 	%r853, %r852, 0f3F317218;
	sub.ftz.f32 	%r854, %r850, %r853;
	rcp.approx.ftz.f32 	%r855, %r848;
	sub.ftz.f32 	%r856, %r808, %r855;
	div.approx.ftz.f32 	%r857, %r854, %r856;
	sub.ftz.f32 	%r858, %r848, %r857;
	neg.ftz.f32 	%r465, %r806;
	mul.ftz.f32 	%r859, %r808, %r465;
	mul.ftz.f32 	%r860, %r859, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r861, %r860;
	neg.ftz.f32 	%r466, %r858;
	mul.ftz.f32 	%r862, %r808, %r466;
	mul.ftz.f32 	%r863, %r862, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r864, %r863;
	sub.ftz.f32 	%r467, %r861, %r864;
	abs.ftz.f32 	%r865, %r467;
	setp.lt.ftz.f32 	%p66, %r865, 0f2EDBE6FF;
	@%p66 bra 	$L__BB0_323;
	sub.s32 	%r866, %r3, %r1740;
	cvt.rn.f32.u32 	%r867, %r866;
	mul.ftz.f32 	%r868, %r867, %r465;
	mul.ftz.f32 	%r869, %r868, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r870, %r869;
	mul.ftz.f32 	%r871, %r867, %r466;
	mul.ftz.f32 	%r872, %r871, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r873, %r872;
	sub.ftz.f32 	%r874, %r870, %r873;
	div.approx.ftz.f32 	%r875, %r874, %r467;
	max.ftz.f32 	%r468, %r875, 0f00000000;
	setp.lt.ftz.f32 	%p67, %r468, 0f322BCC77;
	@%p67 bra 	$L__BB0_323;
	setp.leu.ftz.f32 	%p68, %r445, 0f3C23D70A;
	@%p68 bra 	$L__BB0_273;
	add.ftz.f32 	%r876, %r446, 0f3F800000;
	add.ftz.f32 	%r877, %r445, 0f3F800000;
	div.approx.ftz.f32 	%r1744, %r876, %r877;
	bra.uni 	$L__BB0_274;
$L__BB0_211:
	mov.b64 	%rd357, 0d0000000000000000;
	mov.b32 	%r1718, %r12;
$L__BB0_212:
	sub.s32 	%r999, %r3, %r1718;
	setp.lt.s32 	%p91, %r999, 1;
	@%p91 bra 	$L__BB0_223;
	mul.wide.u32 	%rd185, %r1718, 8;
	add.s64 	%rd186, %rd1, %rd185;
	ld.global.nc.b64 	%rd32, [%rd186];
	setp.lt.f64 	%p92, %rd32, 0d3FF0000000000000;
	@%p92 bra 	$L__BB0_223;
	mov.b32 	%r1719, 0;
$L__BB0_215:
	mad.lo.s32 	%r1001, %r1719, %r561, %r1718;
	mul.wide.s32 	%rd187, %r1001, 4;
	add.s64 	%rd188, %rd5, %rd187;
	ld.global.nc.b32 	%r341, [%rd188];
	setp.lt.ftz.f32 	%p93, %r341, 0f3A83126F;
	@%p93 bra 	$L__BB0_222;
	sub.s32 	%r1002, %r3, %r1718;
	add.s32 	%r1003, %r1002, -1500;
	setp.lt.u32 	%p94, %r1003, -1499;
	mul.lo.s32 	%r1004, %r1719, 10;
	mul.wide.u32 	%rd189, %r1004, 4;
	add.s64 	%rd190, %rd2, %rd189;
	ld.global.nc.b32 	%r342, [%rd190];
	shr.u32 	%r1005, %r4, 5;
	add.s32 	%r1006, %r1673, %r1005;
	mul.lo.s32 	%r1007, %r1006, 10;
	mul.wide.u32 	%rd191, %r1007, 4;
	add.s64 	%rd192, %rd2, %rd191;
	ld.global.nc.b32 	%r343, [%rd192];
	ld.global.nc.b32 	%r344, [%rd190+4];
	ld.global.nc.b32 	%r345, [%rd192+4];
	ld.global.nc.b32 	%r346, [%rd190+8];
	ld.global.nc.b32 	%r347, [%rd192+8];
	ld.global.nc.b32 	%r348, [%rd190+12];
	ld.global.nc.b32 	%r349, [%rd192+12];
	ld.global.nc.b32 	%r350, [%rd190+16];
	ld.global.nc.b32 	%r351, [%rd192+16];
	ld.global.nc.b32 	%r352, [%rd190+20];
	ld.global.nc.b32 	%r353, [%rd192+20];
	ld.global.nc.b32 	%r354, [%rd190+24];
	ld.global.nc.b32 	%r355, [%rd192+24];
	ld.global.nc.b32 	%r356, [%rd190+28];
	ld.global.nc.b32 	%r357, [%rd192+28];
	ld.global.nc.b32 	%r358, [%rd190+32];
	ld.global.nc.b32 	%r359, [%rd192+32];
	ld.global.nc.b32 	%r360, [%rd190+36];
	ld.global.nc.b32 	%r361, [%rd192+36];
	@%p94 bra 	$L__BB0_222;
	ld.const.b32 	%r1008, [%rd16];
	mov.b32 	%r1009, 0f40000000;
	lg2.approx.ftz.f32 	%r1010, %r1009;
	mul.ftz.f32 	%r1011, %r1010, 0f3F317218;
	div.approx.ftz.f32 	%r1012, %r1011, %r1008;
	mul.ftz.f32 	%r1013, %r1012, 0f40A00000;
	ld.const.b32 	%r1014, [%rd15];
	sub.ftz.f32 	%r1015, %r1013, %r1012;
	mul.ftz.f32 	%r1016, %r1014, %r1015;
	div.approx.ftz.f32 	%r1017, %r1013, %r1012;
	lg2.approx.ftz.f32 	%r1018, %r1017;
	mul.ftz.f32 	%r1019, %r1018, 0f3F317218;
	sub.ftz.f32 	%r1020, %r1016, %r1019;
	rcp.approx.ftz.f32 	%r1021, %r1013;
	sub.ftz.f32 	%r1022, %r1014, %r1021;
	div.approx.ftz.f32 	%r1023, %r1020, %r1022;
	sub.ftz.f32 	%r1024, %r1013, %r1023;
	sub.ftz.f32 	%r1025, %r1024, %r1012;
	mul.ftz.f32 	%r1026, %r1014, %r1025;
	div.approx.ftz.f32 	%r1027, %r1024, %r1012;
	lg2.approx.ftz.f32 	%r1028, %r1027;
	mul.ftz.f32 	%r1029, %r1028, 0f3F317218;
	sub.ftz.f32 	%r1030, %r1026, %r1029;
	rcp.approx.ftz.f32 	%r1031, %r1024;
	sub.ftz.f32 	%r1032, %r1014, %r1031;
	div.approx.ftz.f32 	%r1033, %r1030, %r1032;
	sub.ftz.f32 	%r1034, %r1024, %r1033;
	sub.ftz.f32 	%r1035, %r1034, %r1012;
	mul.ftz.f32 	%r1036, %r1014, %r1035;
	div.approx.ftz.f32 	%r1037, %r1034, %r1012;
	lg2.approx.ftz.f32 	%r1038, %r1037;
	mul.ftz.f32 	%r1039, %r1038, 0f3F317218;
	sub.ftz.f32 	%r1040, %r1036, %r1039;
	rcp.approx.ftz.f32 	%r1041, %r1034;
	sub.ftz.f32 	%r1042, %r1014, %r1041;
	div.approx.ftz.f32 	%r1043, %r1040, %r1042;
	sub.ftz.f32 	%r1044, %r1034, %r1043;
	sub.ftz.f32 	%r1045, %r1044, %r1012;
	mul.ftz.f32 	%r1046, %r1014, %r1045;
	div.approx.ftz.f32 	%r1047, %r1044, %r1012;
	lg2.approx.ftz.f32 	%r1048, %r1047;
	mul.ftz.f32 	%r1049, %r1048, 0f3F317218;
	sub.ftz.f32 	%r1050, %r1046, %r1049;
	rcp.approx.ftz.f32 	%r1051, %r1044;
	sub.ftz.f32 	%r1052, %r1014, %r1051;
	div.approx.ftz.f32 	%r1053, %r1050, %r1052;
	sub.ftz.f32 	%r1054, %r1044, %r1053;
	sub.ftz.f32 	%r1055, %r1054, %r1012;
	mul.ftz.f32 	%r1056, %r1014, %r1055;
	div.approx.ftz.f32 	%r1057, %r1054, %r1012;
	lg2.approx.ftz.f32 	%r1058, %r1057;
	mul.ftz.f32 	%r1059, %r1058, 0f3F317218;
	sub.ftz.f32 	%r1060, %r1056, %r1059;
	rcp.approx.ftz.f32 	%r1061, %r1054;
	sub.ftz.f32 	%r1062, %r1014, %r1061;
	div.approx.ftz.f32 	%r1063, %r1060, %r1062;
	sub.ftz.f32 	%r1064, %r1054, %r1063;
	neg.ftz.f32 	%r362, %r1012;
	mul.ftz.f32 	%r1065, %r1014, %r362;
	mul.ftz.f32 	%r1066, %r1065, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1067, %r1066;
	neg.ftz.f32 	%r363, %r1064;
	mul.ftz.f32 	%r1068, %r1014, %r363;
	mul.ftz.f32 	%r1069, %r1068, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1070, %r1069;
	sub.ftz.f32 	%r364, %r1067, %r1070;
	abs.ftz.f32 	%r1071, %r364;
	setp.lt.ftz.f32 	%p95, %r1071, 0f2EDBE6FF;
	@%p95 bra 	$L__BB0_222;
	sub.s32 	%r1072, %r3, %r1718;
	cvt.rn.f32.u32 	%r1073, %r1072;
	mul.ftz.f32 	%r1074, %r1073, %r362;
	mul.ftz.f32 	%r1075, %r1074, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1076, %r1075;
	mul.ftz.f32 	%r1077, %r1073, %r363;
	mul.ftz.f32 	%r1078, %r1077, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1079, %r1078;
	sub.ftz.f32 	%r1080, %r1076, %r1079;
	div.approx.ftz.f32 	%r1081, %r1080, %r364;
	max.ftz.f32 	%r365, %r1081, 0f00000000;
	setp.lt.ftz.f32 	%p96, %r365, 0f322BCC77;
	@%p96 bra 	$L__BB0_222;
	setp.gt.ftz.f32 	%p97, %r342, 0f3C23D70A;
	@%p97 bra 	$L__BB0_224;
	add.ftz.f32 	%r1720, %r343, 0f3F800000;
	bra.uni 	$L__BB0_225;
$L__BB0_221:
	cvt.ftz.f64.f32 	%rd193, %r341;
	mul.f64 	%rd194, %rd32, %rd193;
	cvt.ftz.f64.f32 	%rd195, %r436;
	fma.rn.f64 	%rd357, %rd194, %rd195, %rd357;
$L__BB0_222:
	add.s32 	%r1719, %r1719, 1;
	setp.eq.s32 	%p118, %r1719, %r559;
	@%p118 bra 	$L__BB0_223;
	bra.uni 	$L__BB0_215;
$L__BB0_223:
	add.s32 	%r1718, %r1718, 32;
	setp.lt.s32 	%p119, %r1718, %r13;
	@%p119 bra 	$L__BB0_212;
	bra.uni 	$L__BB0_325;
$L__BB0_224:
	add.ftz.f32 	%r1082, %r343, 0f3F800000;
	add.ftz.f32 	%r1083, %r342, 0f3F800000;
	div.approx.ftz.f32 	%r1720, %r1082, %r1083;
$L__BB0_225:
	min.ftz.f32 	%r1085, %r1720, 0f42C80000;
	max.ftz.f32 	%r1086, %r1085, 0f3DCCCCCD;
	ld.global.nc.b32 	%r1087, [%rd4];
	fma.rn.ftz.f32 	%r370, %r1086, %r1087, %r365;
	setp.leu.ftz.f32 	%p98, %r370, 0f2EDBE6FF;
	mov.b32 	%r1721, 0f00000000;
	@%p98 bra 	$L__BB0_227;
	div.approx.ftz.f32 	%r1721, %r365, %r370;
$L__BB0_227:
	mov.b32 	%r1088, 0f3F800000;
	sub.ftz.f32 	%r1089, %r1088, %r1721;
	max.ftz.f32 	%r1090, %r1089, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1091, %r1090;
	mul.ftz.f32 	%r1092, %r1091, 0f3F317218;
	ld.const.b32 	%r1093, [c_baseline_power];
	fma.rn.ftz.f32 	%r373, %r1093, %r1092, 0f00000000;
	setp.gt.ftz.f32 	%p99, %r344, 0f3C23D70A;
	@%p99 bra 	$L__BB0_229;
	add.ftz.f32 	%r1722, %r345, 0f3F800000;
	bra.uni 	$L__BB0_230;
$L__BB0_229:
	add.ftz.f32 	%r1094, %r345, 0f3F800000;
	add.ftz.f32 	%r1095, %r344, 0f3F800000;
	div.approx.ftz.f32 	%r1722, %r1094, %r1095;
$L__BB0_230:
	min.ftz.f32 	%r1097, %r1722, 0f42C80000;
	max.ftz.f32 	%r1098, %r1097, 0f3DCCCCCD;
	ld.global.nc.b32 	%r1099, [%rd4+4];
	fma.rn.ftz.f32 	%r377, %r1098, %r1099, %r365;
	setp.leu.ftz.f32 	%p100, %r377, 0f2EDBE6FF;
	mov.b32 	%r1723, 0f00000000;
	@%p100 bra 	$L__BB0_232;
	div.approx.ftz.f32 	%r1723, %r365, %r377;
$L__BB0_232:
	mov.b32 	%r1100, 0f3F800000;
	sub.ftz.f32 	%r1101, %r1100, %r1723;
	max.ftz.f32 	%r1102, %r1101, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1103, %r1102;
	mul.ftz.f32 	%r1104, %r1103, 0f3F317218;
	fma.rn.ftz.f32 	%r380, %r125, %r1104, %r373;
	setp.gt.ftz.f32 	%p101, %r346, 0f3C23D70A;
	@%p101 bra 	$L__BB0_234;
	add.ftz.f32 	%r1724, %r347, 0f3F800000;
	bra.uni 	$L__BB0_235;
$L__BB0_234:
	add.ftz.f32 	%r1105, %r347, 0f3F800000;
	add.ftz.f32 	%r1106, %r346, 0f3F800000;
	div.approx.ftz.f32 	%r1724, %r1105, %r1106;
$L__BB0_235:
	min.ftz.f32 	%r1108, %r1724, 0f42C80000;
	max.ftz.f32 	%r1109, %r1108, 0f3DCCCCCD;
	ld.global.nc.b32 	%r1110, [%rd4+8];
	fma.rn.ftz.f32 	%r384, %r1109, %r1110, %r365;
	setp.leu.ftz.f32 	%p102, %r384, 0f2EDBE6FF;
	mov.b32 	%r1725, 0f00000000;
	@%p102 bra 	$L__BB0_237;
	div.approx.ftz.f32 	%r1725, %r365, %r384;
$L__BB0_237:
	mov.b32 	%r1111, 0f3F800000;
	sub.ftz.f32 	%r1112, %r1111, %r1725;
	max.ftz.f32 	%r1113, %r1112, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1114, %r1113;
	mul.ftz.f32 	%r1115, %r1114, 0f3F317218;
	fma.rn.ftz.f32 	%r387, %r126, %r1115, %r380;
	setp.gt.ftz.f32 	%p103, %r348, 0f3C23D70A;
	@%p103 bra 	$L__BB0_239;
	add.ftz.f32 	%r1726, %r349, 0f3F800000;
	bra.uni 	$L__BB0_240;
$L__BB0_239:
	add.ftz.f32 	%r1116, %r349, 0f3F800000;
	add.ftz.f32 	%r1117, %r348, 0f3F800000;
	div.approx.ftz.f32 	%r1726, %r1116, %r1117;
$L__BB0_240:
	min.ftz.f32 	%r1119, %r1726, 0f42C80000;
	max.ftz.f32 	%r1120, %r1119, 0f3DCCCCCD;
	ld.global.nc.b32 	%r1121, [%rd4+12];
	fma.rn.ftz.f32 	%r391, %r1120, %r1121, %r365;
	setp.leu.ftz.f32 	%p104, %r391, 0f2EDBE6FF;
	mov.b32 	%r1727, 0f00000000;
	@%p104 bra 	$L__BB0_242;
	div.approx.ftz.f32 	%r1727, %r365, %r391;
$L__BB0_242:
	mov.b32 	%r1122, 0f3F800000;
	sub.ftz.f32 	%r1123, %r1122, %r1727;
	max.ftz.f32 	%r1124, %r1123, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1125, %r1124;
	mul.ftz.f32 	%r1126, %r1125, 0f3F317218;
	fma.rn.ftz.f32 	%r394, %r127, %r1126, %r387;
	setp.gt.ftz.f32 	%p105, %r350, 0f3C23D70A;
	@%p105 bra 	$L__BB0_244;
	add.ftz.f32 	%r1728, %r351, 0f3F800000;
	bra.uni 	$L__BB0_245;
$L__BB0_244:
	add.ftz.f32 	%r1127, %r351, 0f3F800000;
	add.ftz.f32 	%r1128, %r350, 0f3F800000;
	div.approx.ftz.f32 	%r1728, %r1127, %r1128;
$L__BB0_245:
	min.ftz.f32 	%r1130, %r1728, 0f42C80000;
	max.ftz.f32 	%r1131, %r1130, 0f3DCCCCCD;
	ld.global.nc.b32 	%r1132, [%rd4+16];
	fma.rn.ftz.f32 	%r398, %r1131, %r1132, %r365;
	setp.leu.ftz.f32 	%p106, %r398, 0f2EDBE6FF;
	mov.b32 	%r1729, 0f00000000;
	@%p106 bra 	$L__BB0_247;
	div.approx.ftz.f32 	%r1729, %r365, %r398;
$L__BB0_247:
	mov.b32 	%r1133, 0f3F800000;
	sub.ftz.f32 	%r1134, %r1133, %r1729;
	max.ftz.f32 	%r1135, %r1134, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1136, %r1135;
	mul.ftz.f32 	%r1137, %r1136, 0f3F317218;
	fma.rn.ftz.f32 	%r401, %r128, %r1137, %r394;
	setp.gt.ftz.f32 	%p107, %r352, 0f3C23D70A;
	@%p107 bra 	$L__BB0_249;
	add.ftz.f32 	%r1730, %r353, 0f3F800000;
	bra.uni 	$L__BB0_250;
$L__BB0_249:
	add.ftz.f32 	%r1138, %r353, 0f3F800000;
	add.ftz.f32 	%r1139, %r352, 0f3F800000;
	div.approx.ftz.f32 	%r1730, %r1138, %r1139;
$L__BB0_250:
	min.ftz.f32 	%r1141, %r1730, 0f42C80000;
	max.ftz.f32 	%r1142, %r1141, 0f3DCCCCCD;
	ld.global.nc.b32 	%r1143, [%rd4+20];
	fma.rn.ftz.f32 	%r405, %r1142, %r1143, %r365;
	setp.leu.ftz.f32 	%p108, %r405, 0f2EDBE6FF;
	mov.b32 	%r1731, 0f00000000;
	@%p108 bra 	$L__BB0_252;
	div.approx.ftz.f32 	%r1731, %r365, %r405;
$L__BB0_252:
	mov.b32 	%r1144, 0f3F800000;
	sub.ftz.f32 	%r1145, %r1144, %r1731;
	max.ftz.f32 	%r1146, %r1145, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1147, %r1146;
	mul.ftz.f32 	%r1148, %r1147, 0f3F317218;
	ld.const.b32 	%r1149, [c_baseline_power+20];
	fma.rn.ftz.f32 	%r408, %r1149, %r1148, %r401;
	setp.gt.ftz.f32 	%p109, %r354, 0f3C23D70A;
	@%p109 bra 	$L__BB0_254;
	add.ftz.f32 	%r1732, %r355, 0f3F800000;
	bra.uni 	$L__BB0_255;
$L__BB0_254:
	add.ftz.f32 	%r1150, %r355, 0f3F800000;
	add.ftz.f32 	%r1151, %r354, 0f3F800000;
	div.approx.ftz.f32 	%r1732, %r1150, %r1151;
$L__BB0_255:
	min.ftz.f32 	%r1153, %r1732, 0f42C80000;
	max.ftz.f32 	%r1154, %r1153, 0f3DCCCCCD;
	ld.global.nc.b32 	%r1155, [%rd4+24];
	fma.rn.ftz.f32 	%r412, %r1154, %r1155, %r365;
	setp.leu.ftz.f32 	%p110, %r412, 0f2EDBE6FF;
	mov.b32 	%r1733, 0f00000000;
	@%p110 bra 	$L__BB0_257;
	div.approx.ftz.f32 	%r1733, %r365, %r412;
$L__BB0_257:
	mov.b32 	%r1156, 0f3F800000;
	sub.ftz.f32 	%r1157, %r1156, %r1733;
	max.ftz.f32 	%r1158, %r1157, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1159, %r1158;
	mul.ftz.f32 	%r1160, %r1159, 0f3F317218;
	ld.const.b32 	%r1161, [c_baseline_power+24];
	fma.rn.ftz.f32 	%r415, %r1161, %r1160, %r408;
	setp.gt.ftz.f32 	%p111, %r356, 0f3C23D70A;
	@%p111 bra 	$L__BB0_259;
	add.ftz.f32 	%r1734, %r357, 0f3F800000;
	bra.uni 	$L__BB0_260;
$L__BB0_259:
	add.ftz.f32 	%r1162, %r357, 0f3F800000;
	add.ftz.f32 	%r1163, %r356, 0f3F800000;
	div.approx.ftz.f32 	%r1734, %r1162, %r1163;
$L__BB0_260:
	min.ftz.f32 	%r1165, %r1734, 0f42C80000;
	max.ftz.f32 	%r1166, %r1165, 0f3DCCCCCD;
	ld.global.nc.b32 	%r1167, [%rd4+28];
	fma.rn.ftz.f32 	%r419, %r1166, %r1167, %r365;
	setp.leu.ftz.f32 	%p112, %r419, 0f2EDBE6FF;
	mov.b32 	%r1735, 0f00000000;
	@%p112 bra 	$L__BB0_262;
	div.approx.ftz.f32 	%r1735, %r365, %r419;
$L__BB0_262:
	mov.b32 	%r1168, 0f3F800000;
	sub.ftz.f32 	%r1169, %r1168, %r1735;
	max.ftz.f32 	%r1170, %r1169, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1171, %r1170;
	mul.ftz.f32 	%r1172, %r1171, 0f3F317218;
	ld.const.b32 	%r1173, [c_baseline_power+28];
	fma.rn.ftz.f32 	%r422, %r1173, %r1172, %r415;
	setp.gt.ftz.f32 	%p113, %r358, 0f3C23D70A;
	@%p113 bra 	$L__BB0_264;
	add.ftz.f32 	%r1736, %r359, 0f3F800000;
	bra.uni 	$L__BB0_265;
$L__BB0_264:
	add.ftz.f32 	%r1174, %r359, 0f3F800000;
	add.ftz.f32 	%r1175, %r358, 0f3F800000;
	div.approx.ftz.f32 	%r1736, %r1174, %r1175;
$L__BB0_265:
	min.ftz.f32 	%r1177, %r1736, 0f42C80000;
	max.ftz.f32 	%r1178, %r1177, 0f3DCCCCCD;
	ld.global.nc.b32 	%r1179, [%rd4+32];
	fma.rn.ftz.f32 	%r426, %r1178, %r1179, %r365;
	setp.leu.ftz.f32 	%p114, %r426, 0f2EDBE6FF;
	mov.b32 	%r1737, 0f00000000;
	@%p114 bra 	$L__BB0_267;
	div.approx.ftz.f32 	%r1737, %r365, %r426;
$L__BB0_267:
	mov.b32 	%r1180, 0f3F800000;
	sub.ftz.f32 	%r1181, %r1180, %r1737;
	max.ftz.f32 	%r1182, %r1181, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1183, %r1182;
	mul.ftz.f32 	%r1184, %r1183, 0f3F317218;
	ld.const.b32 	%r1185, [c_baseline_power+32];
	fma.rn.ftz.f32 	%r429, %r1185, %r1184, %r422;
	setp.gt.ftz.f32 	%p115, %r360, 0f3C23D70A;
	@%p115 bra 	$L__BB0_269;
	add.ftz.f32 	%r1738, %r361, 0f3F800000;
	bra.uni 	$L__BB0_270;
$L__BB0_269:
	add.ftz.f32 	%r1186, %r361, 0f3F800000;
	add.ftz.f32 	%r1187, %r360, 0f3F800000;
	div.approx.ftz.f32 	%r1738, %r1186, %r1187;
$L__BB0_270:
	min.ftz.f32 	%r1189, %r1738, 0f42C80000;
	max.ftz.f32 	%r1190, %r1189, 0f3DCCCCCD;
	ld.global.nc.b32 	%r1191, [%rd4+36];
	fma.rn.ftz.f32 	%r433, %r1190, %r1191, %r365;
	setp.leu.ftz.f32 	%p116, %r433, 0f2EDBE6FF;
	mov.b32 	%r1739, 0f00000000;
	@%p116 bra 	$L__BB0_272;
	div.approx.ftz.f32 	%r1739, %r365, %r433;
$L__BB0_272:
	mov.b32 	%r1192, 0f3F800000;
	sub.ftz.f32 	%r1193, %r1192, %r1739;
	max.ftz.f32 	%r1194, %r1193, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1195, %r1194;
	mul.ftz.f32 	%r1196, %r1195, 0f3F317218;
	ld.const.b32 	%r1197, [c_baseline_power+36];
	fma.rn.ftz.f32 	%r1198, %r1197, %r1196, %r429;
	mul.ftz.f32 	%r1199, %r1198, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r1200, %r1199;
	sub.ftz.f32 	%r436, %r1192, %r1200;
	setp.gt.ftz.f32 	%p117, %r436, 0f322BCC77;
	@%p117 bra 	$L__BB0_221;
	bra.uni 	$L__BB0_222;
$L__BB0_273:
	add.ftz.f32 	%r1744, %r446, 0f3F800000;
$L__BB0_274:
	min.ftz.f32 	%r879, %r1744, 0f42C80000;
	max.ftz.f32 	%r880, %r879, 0f3DCCCCCD;
	ld.global.nc.b32 	%r881, [%rd4];
	fma.rn.ftz.f32 	%r472, %r880, %r881, %r468;
	setp.leu.ftz.f32 	%p69, %r472, 0f2EDBE6FF;
	mov.b32 	%r1745, 0f00000000;
	@%p69 bra 	$L__BB0_276;
	div.approx.ftz.f32 	%r1745, %r468, %r472;
$L__BB0_276:
	ld.global.nc.b32 	%r882, [%rd3];
	mov.b32 	%r883, 0f3F800000;
	sub.ftz.f32 	%r884, %r883, %r1745;
	max.ftz.f32 	%r885, %r884, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r886, %r885;
	mul.ftz.f32 	%r887, %r886, 0f3F317218;
	fma.rn.ftz.f32 	%r475, %r882, %r887, 0f00000000;
	setp.gt.ftz.f32 	%p70, %r447, 0f3C23D70A;
	@%p70 bra 	$L__BB0_278;
	add.ftz.f32 	%r1746, %r448, 0f3F800000;
	bra.uni 	$L__BB0_279;
$L__BB0_278:
	add.ftz.f32 	%r888, %r448, 0f3F800000;
	add.ftz.f32 	%r889, %r447, 0f3F800000;
	div.approx.ftz.f32 	%r1746, %r888, %r889;
$L__BB0_279:
	min.ftz.f32 	%r891, %r1746, 0f42C80000;
	max.ftz.f32 	%r892, %r891, 0f3DCCCCCD;
	ld.global.nc.b32 	%r893, [%rd4+4];
	fma.rn.ftz.f32 	%r479, %r892, %r893, %r468;
	setp.leu.ftz.f32 	%p71, %r479, 0f2EDBE6FF;
	mov.b32 	%r1747, 0f00000000;
	@%p71 bra 	$L__BB0_281;
	div.approx.ftz.f32 	%r1747, %r468, %r479;
$L__BB0_281:
	ld.global.nc.b32 	%r894, [%rd3+4];
	mov.b32 	%r895, 0f3F800000;
	sub.ftz.f32 	%r896, %r895, %r1747;
	max.ftz.f32 	%r897, %r896, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r898, %r897;
	mul.ftz.f32 	%r899, %r898, 0f3F317218;
	fma.rn.ftz.f32 	%r482, %r894, %r899, %r475;
	setp.gt.ftz.f32 	%p72, %r449, 0f3C23D70A;
	@%p72 bra 	$L__BB0_283;
	add.ftz.f32 	%r1748, %r450, 0f3F800000;
	bra.uni 	$L__BB0_284;
$L__BB0_283:
	add.ftz.f32 	%r900, %r450, 0f3F800000;
	add.ftz.f32 	%r901, %r449, 0f3F800000;
	div.approx.ftz.f32 	%r1748, %r900, %r901;
$L__BB0_284:
	min.ftz.f32 	%r903, %r1748, 0f42C80000;
	max.ftz.f32 	%r904, %r903, 0f3DCCCCCD;
	ld.global.nc.b32 	%r905, [%rd4+8];
	fma.rn.ftz.f32 	%r486, %r904, %r905, %r468;
	setp.leu.ftz.f32 	%p73, %r486, 0f2EDBE6FF;
	mov.b32 	%r1749, 0f00000000;
	@%p73 bra 	$L__BB0_286;
	div.approx.ftz.f32 	%r1749, %r468, %r486;
$L__BB0_286:
	ld.global.nc.b32 	%r906, [%rd3+8];
	mov.b32 	%r907, 0f3F800000;
	sub.ftz.f32 	%r908, %r907, %r1749;
	max.ftz.f32 	%r909, %r908, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r910, %r909;
	mul.ftz.f32 	%r911, %r910, 0f3F317218;
	fma.rn.ftz.f32 	%r489, %r906, %r911, %r482;
	setp.gt.ftz.f32 	%p74, %r451, 0f3C23D70A;
	@%p74 bra 	$L__BB0_288;
	add.ftz.f32 	%r1750, %r452, 0f3F800000;
	bra.uni 	$L__BB0_289;
$L__BB0_288:
	add.ftz.f32 	%r912, %r452, 0f3F800000;
	add.ftz.f32 	%r913, %r451, 0f3F800000;
	div.approx.ftz.f32 	%r1750, %r912, %r913;
$L__BB0_289:
	min.ftz.f32 	%r915, %r1750, 0f42C80000;
	max.ftz.f32 	%r916, %r915, 0f3DCCCCCD;
	ld.global.nc.b32 	%r917, [%rd4+12];
	fma.rn.ftz.f32 	%r493, %r916, %r917, %r468;
	setp.leu.ftz.f32 	%p75, %r493, 0f2EDBE6FF;
	mov.b32 	%r1751, 0f00000000;
	@%p75 bra 	$L__BB0_291;
	div.approx.ftz.f32 	%r1751, %r468, %r493;
$L__BB0_291:
	ld.global.nc.b32 	%r918, [%rd3+12];
	mov.b32 	%r919, 0f3F800000;
	sub.ftz.f32 	%r920, %r919, %r1751;
	max.ftz.f32 	%r921, %r920, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r922, %r921;
	mul.ftz.f32 	%r923, %r922, 0f3F317218;
	fma.rn.ftz.f32 	%r496, %r918, %r923, %r489;
	setp.gt.ftz.f32 	%p76, %r453, 0f3C23D70A;
	@%p76 bra 	$L__BB0_293;
	add.ftz.f32 	%r1752, %r454, 0f3F800000;
	bra.uni 	$L__BB0_294;
$L__BB0_293:
	add.ftz.f32 	%r924, %r454, 0f3F800000;
	add.ftz.f32 	%r925, %r453, 0f3F800000;
	div.approx.ftz.f32 	%r1752, %r924, %r925;
$L__BB0_294:
	min.ftz.f32 	%r927, %r1752, 0f42C80000;
	max.ftz.f32 	%r928, %r927, 0f3DCCCCCD;
	ld.global.nc.b32 	%r929, [%rd4+16];
	fma.rn.ftz.f32 	%r500, %r928, %r929, %r468;
	setp.leu.ftz.f32 	%p77, %r500, 0f2EDBE6FF;
	mov.b32 	%r1753, 0f00000000;
	@%p77 bra 	$L__BB0_296;
	div.approx.ftz.f32 	%r1753, %r468, %r500;
$L__BB0_296:
	ld.global.nc.b32 	%r930, [%rd3+16];
	mov.b32 	%r931, 0f3F800000;
	sub.ftz.f32 	%r932, %r931, %r1753;
	max.ftz.f32 	%r933, %r932, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r934, %r933;
	mul.ftz.f32 	%r935, %r934, 0f3F317218;
	fma.rn.ftz.f32 	%r503, %r930, %r935, %r496;
	setp.gt.ftz.f32 	%p78, %r455, 0f3C23D70A;
	@%p78 bra 	$L__BB0_298;
	add.ftz.f32 	%r1754, %r456, 0f3F800000;
	bra.uni 	$L__BB0_299;
$L__BB0_298:
	add.ftz.f32 	%r936, %r456, 0f3F800000;
	add.ftz.f32 	%r937, %r455, 0f3F800000;
	div.approx.ftz.f32 	%r1754, %r936, %r937;
$L__BB0_299:
	min.ftz.f32 	%r939, %r1754, 0f42C80000;
	max.ftz.f32 	%r940, %r939, 0f3DCCCCCD;
	ld.global.nc.b32 	%r941, [%rd4+20];
	fma.rn.ftz.f32 	%r507, %r940, %r941, %r468;
	setp.leu.ftz.f32 	%p79, %r507, 0f2EDBE6FF;
	mov.b32 	%r1755, 0f00000000;
	@%p79 bra 	$L__BB0_301;
	div.approx.ftz.f32 	%r1755, %r468, %r507;
$L__BB0_301:
	ld.global.nc.b32 	%r942, [%rd3+20];
	mov.b32 	%r943, 0f3F800000;
	sub.ftz.f32 	%r944, %r943, %r1755;
	max.ftz.f32 	%r945, %r944, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r946, %r945;
	mul.ftz.f32 	%r947, %r946, 0f3F317218;
	fma.rn.ftz.f32 	%r510, %r942, %r947, %r503;
	setp.gt.ftz.f32 	%p80, %r457, 0f3C23D70A;
	@%p80 bra 	$L__BB0_303;
	add.ftz.f32 	%r1756, %r458, 0f3F800000;
	bra.uni 	$L__BB0_304;
$L__BB0_303:
	add.ftz.f32 	%r948, %r458, 0f3F800000;
	add.ftz.f32 	%r949, %r457, 0f3F800000;
	div.approx.ftz.f32 	%r1756, %r948, %r949;
$L__BB0_304:
	min.ftz.f32 	%r951, %r1756, 0f42C80000;
	max.ftz.f32 	%r952, %r951, 0f3DCCCCCD;
	ld.global.nc.b32 	%r953, [%rd4+24];
	fma.rn.ftz.f32 	%r514, %r952, %r953, %r468;
	setp.leu.ftz.f32 	%p81, %r514, 0f2EDBE6FF;
	mov.b32 	%r1757, 0f00000000;
	@%p81 bra 	$L__BB0_306;
	div.approx.ftz.f32 	%r1757, %r468, %r514;
$L__BB0_306:
	ld.global.nc.b32 	%r954, [%rd3+24];
	mov.b32 	%r955, 0f3F800000;
	sub.ftz.f32 	%r956, %r955, %r1757;
	max.ftz.f32 	%r957, %r956, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r958, %r957;
	mul.ftz.f32 	%r959, %r958, 0f3F317218;
	fma.rn.ftz.f32 	%r517, %r954, %r959, %r510;
	setp.gt.ftz.f32 	%p82, %r459, 0f3C23D70A;
	@%p82 bra 	$L__BB0_308;
	add.ftz.f32 	%r1758, %r460, 0f3F800000;
	bra.uni 	$L__BB0_309;
$L__BB0_308:
	add.ftz.f32 	%r960, %r460, 0f3F800000;
	add.ftz.f32 	%r961, %r459, 0f3F800000;
	div.approx.ftz.f32 	%r1758, %r960, %r961;
$L__BB0_309:
	min.ftz.f32 	%r963, %r1758, 0f42C80000;
	max.ftz.f32 	%r964, %r963, 0f3DCCCCCD;
	ld.global.nc.b32 	%r965, [%rd4+28];
	fma.rn.ftz.f32 	%r521, %r964, %r965, %r468;
	setp.leu.ftz.f32 	%p83, %r521, 0f2EDBE6FF;
	mov.b32 	%r1759, 0f00000000;
	@%p83 bra 	$L__BB0_311;
	div.approx.ftz.f32 	%r1759, %r468, %r521;
$L__BB0_311:
	ld.global.nc.b32 	%r966, [%rd3+28];
	mov.b32 	%r967, 0f3F800000;
	sub.ftz.f32 	%r968, %r967, %r1759;
	max.ftz.f32 	%r969, %r968, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r970, %r969;
	mul.ftz.f32 	%r971, %r970, 0f3F317218;
	fma.rn.ftz.f32 	%r524, %r966, %r971, %r517;
	setp.gt.ftz.f32 	%p84, %r461, 0f3C23D70A;
	@%p84 bra 	$L__BB0_313;
	add.ftz.f32 	%r1760, %r462, 0f3F800000;
	bra.uni 	$L__BB0_314;
$L__BB0_313:
	add.ftz.f32 	%r972, %r462, 0f3F800000;
	add.ftz.f32 	%r973, %r461, 0f3F800000;
	div.approx.ftz.f32 	%r1760, %r972, %r973;
$L__BB0_314:
	min.ftz.f32 	%r975, %r1760, 0f42C80000;
	max.ftz.f32 	%r976, %r975, 0f3DCCCCCD;
	ld.global.nc.b32 	%r977, [%rd4+32];
	fma.rn.ftz.f32 	%r528, %r976, %r977, %r468;
	setp.leu.ftz.f32 	%p85, %r528, 0f2EDBE6FF;
	mov.b32 	%r1761, 0f00000000;
	@%p85 bra 	$L__BB0_316;
	div.approx.ftz.f32 	%r1761, %r468, %r528;
$L__BB0_316:
	ld.global.nc.b32 	%r978, [%rd3+32];
	mov.b32 	%r979, 0f3F800000;
	sub.ftz.f32 	%r980, %r979, %r1761;
	max.ftz.f32 	%r981, %r980, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r982, %r981;
	mul.ftz.f32 	%r983, %r982, 0f3F317218;
	fma.rn.ftz.f32 	%r531, %r978, %r983, %r524;
	setp.gt.ftz.f32 	%p86, %r463, 0f3C23D70A;
	@%p86 bra 	$L__BB0_318;
	add.ftz.f32 	%r1762, %r464, 0f3F800000;
	bra.uni 	$L__BB0_319;
$L__BB0_318:
	add.ftz.f32 	%r984, %r464, 0f3F800000;
	add.ftz.f32 	%r985, %r463, 0f3F800000;
	div.approx.ftz.f32 	%r1762, %r984, %r985;
$L__BB0_319:
	min.ftz.f32 	%r987, %r1762, 0f42C80000;
	max.ftz.f32 	%r988, %r987, 0f3DCCCCCD;
	ld.global.nc.b32 	%r989, [%rd4+36];
	fma.rn.ftz.f32 	%r535, %r988, %r989, %r468;
	setp.leu.ftz.f32 	%p87, %r535, 0f2EDBE6FF;
	mov.b32 	%r1763, 0f00000000;
	@%p87 bra 	$L__BB0_321;
	div.approx.ftz.f32 	%r1763, %r468, %r535;
$L__BB0_321:
	ld.global.nc.b32 	%r990, [%rd3+36];
	mov.b32 	%r991, 0f3F800000;
	sub.ftz.f32 	%r992, %r991, %r1763;
	max.ftz.f32 	%r993, %r992, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r994, %r993;
	mul.ftz.f32 	%r995, %r994, 0f3F317218;
	fma.rn.ftz.f32 	%r996, %r990, %r995, %r531;
	mul.ftz.f32 	%r997, %r996, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r998, %r997;
	sub.ftz.f32 	%r538, %r991, %r998;
	setp.leu.ftz.f32 	%p88, %r538, 0f322BCC77;
	@%p88 bra 	$L__BB0_323;
	cvt.ftz.f64.f32 	%rd181, %r444;
	mul.f64 	%rd182, %rd38, %rd181;
	cvt.ftz.f64.f32 	%rd183, %r538;
	fma.rn.f64 	%rd357, %rd182, %rd183, %rd357;
$L__BB0_323:
	add.s32 	%r1743, %r1743, 10;
	add.s32 	%r1742, %r1742, 1;
	setp.ne.s32 	%p89, %r1742, 0;
	add.s32 	%r1741, %r1741, %r561;
	@%p89 bra 	$L__BB0_205;
$L__BB0_324:
	add.s32 	%r1740, %r1740, 32;
	setp.lt.s32 	%p90, %r1740, %r13;
	@%p90 bra 	$L__BB0_202;
$L__BB0_325:
	setp.ne.s32 	%p179, %r12, 0;
	// begin inline asm
	mov.b64 {%r1595,%r1596}, %rd357;
	// end inline asm
	shfl.sync.down.b32 	%r1598|%p180, %r1596, 16, 31, -1;
	shfl.sync.down.b32 	%r1597|%p181, %r1595, 16, 31, -1;
	// begin inline asm
	mov.b64 %rd221, {%r1597,%r1598};
	// end inline asm
	add.f64 	%rd222, %rd357, %rd221;
	// begin inline asm
	mov.b64 {%r1599,%r1600}, %rd222;
	// end inline asm
	shfl.sync.down.b32 	%r1602|%p182, %r1600, 8, 31, -1;
	shfl.sync.down.b32 	%r1601|%p183, %r1599, 8, 31, -1;
	// begin inline asm
	mov.b64 %rd223, {%r1601,%r1602};
	// end inline asm
	add.f64 	%rd224, %rd222, %rd223;
	// begin inline asm
	mov.b64 {%r1603,%r1604}, %rd224;
	// end inline asm
	shfl.sync.down.b32 	%r1606|%p184, %r1604, 4, 31, -1;
	shfl.sync.down.b32 	%r1605|%p185, %r1603, 4, 31, -1;
	// begin inline asm
	mov.b64 %rd225, {%r1605,%r1606};
	// end inline asm
	add.f64 	%rd226, %rd224, %rd225;
	// begin inline asm
	mov.b64 {%r1607,%r1608}, %rd226;
	// end inline asm
	shfl.sync.down.b32 	%r1610|%p186, %r1608, 2, 31, -1;
	shfl.sync.down.b32 	%r1609|%p187, %r1607, 2, 31, -1;
	// begin inline asm
	mov.b64 %rd227, {%r1609,%r1610};
	// end inline asm
	add.f64 	%rd228, %rd226, %rd227;
	// begin inline asm
	mov.b64 {%r1611,%r1612}, %rd228;
	// end inline asm
	shfl.sync.down.b32 	%r1614|%p188, %r1612, 1, 31, -1;
	shfl.sync.down.b32 	%r1613|%p189, %r1611, 1, 31, -1;
	// begin inline asm
	mov.b64 %rd229, {%r1613,%r1614};
	// end inline asm
	add.f64 	%rd44, %rd228, %rd229;
	@%p179 bra 	$L__BB0_327;
	sub.f64 	%rd230, %rd115, %rd44;
	max.f64 	%rd231, %rd230, 0d0000000000000000;
	add.f64 	%rd353, %rd353, %rd231;
$L__BB0_327:
	add.s32 	%r1673, %r1673, 8;
	setp.lt.s32 	%p190, %r1673, %r559;
	@%p190 bra 	$L__BB0_71;
$L__BB0_328:
	setp.ne.s32 	%p191, %r12, 0;
	@%p191 bra 	$L__BB0_330;
	shr.u32 	%r1615, %r4, 2;
	and.b32 	%r1616, %r1615, 248;
	mov.b32 	%r1617, _ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums;
	add.s32 	%r1618, %r1617, %r1616;
	st.shared.b64 	[%r1618], %rd353;
$L__BB0_330:
	setp.ne.s32 	%p192, %r4, 0;
	barrier.sync 	0;
	@%p192 bra 	$L__BB0_334;
	ld.shared.b64 	%rd232, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums];
	add.f64 	%rd233, %rd232, 0d0000000000000000;
	ld.shared.b64 	%rd234, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+8];
	add.f64 	%rd235, %rd233, %rd234;
	ld.shared.b64 	%rd236, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+16];
	add.f64 	%rd237, %rd235, %rd236;
	ld.shared.b64 	%rd238, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+24];
	add.f64 	%rd239, %rd237, %rd238;
	ld.shared.b64 	%rd240, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+32];
	add.f64 	%rd241, %rd239, %rd240;
	ld.shared.b64 	%rd242, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+40];
	add.f64 	%rd243, %rd241, %rd242;
	ld.shared.b64 	%rd244, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+48];
	add.f64 	%rd245, %rd243, %rd244;
	ld.shared.b64 	%rd246, [_ZZ24mega_fused_vasil_fluxnetE14smem_warp_sums+56];
	add.f64 	%rd373, %rd245, %rd246;
	setp.gtu.f64 	%p193, %rd373, 0d0000000000000000;
	@%p193 bra 	$L__BB0_333;
	add.u64 	%rd248, %SP, 0;
	add.u64 	%rd249, %SPL, 0;
	st.local.b32 	[%rd249], %r1672;
	st.local.b64 	[%rd249+8], %rd373;
	mov.b64 	%rd250, $str;
	cvta.global.u64 	%rd251, %rd250;
	{ // callseq 0, 0
	.param .b64 param0;
	st.param.b64 	[param0], %rd251;
	.param .b64 param1;
	st.param.b64 	[param1], %rd248;
	.param .b32 retval0;
	call.uni (retval0), vprintf, (param0, param1);
	ld.param.b32 	%r1619, [retval0];
	} // callseq 0
	mov.b64 	%rd373, 0d3FB999999999999A;
$L__BB0_333:
	shl.b32 	%r1621, %r1672, 3;
	mov.b32 	%r1622, _ZZ24mega_fused_vasil_fluxnetE14smem_sum_sx_pk;
	add.s32 	%r1623, %r1622, %r1621;
	st.shared.b64 	[%r1623], %rd373;
$L__BB0_334:
	barrier.sync 	0;
	add.s32 	%r1672, %r1672, 1;
	setp.eq.s32 	%p194, %r1672, 75;
	@%p194 bra 	$L__BB0_335;
	bra.uni 	$L__BB0_70;
$L__BB0_335:
	setp.lt.u32 	%p195, %r4, 75;
	mov.b64 	%rd374, 0d0000000000000000;
	@%p195 bra 	$L__BB0_336;
	bra.uni 	$L__BB0_337;
$L__BB0_336:
	shl.b32 	%r1624, %r4, 3;
	mov.b32 	%r1625, _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y;
	add.s32 	%r1626, %r1625, %r1624;
	ld.shared.b64 	%rd253, [%r1626];
	sub.f64 	%rd254, %rd115, %rd253;
	max.f64 	%rd255, %rd254, 0d0000000000000000;
	add.f64 	%rd374, %rd255, 0d0000000000000000;
$L__BB0_337:
	shl.b32 	%r1627, %r4, 3;
	mov.b32 	%r1628, _ZZ24mega_fused_vasil_fluxnetE17smem_Sy_reduction;
	add.s32 	%r545, %r1628, %r1627;
	st.shared.b64 	[%r545], %rd374;
	barrier.sync 	0;
	setp.gt.u32 	%p196, %r4, 127;
	@%p196 bra 	$L__BB0_339;
	ld.shared.b64 	%rd256, [%r545+1024];
	ld.shared.b64 	%rd257, [%r545];
	add.f64 	%rd258, %rd256, %rd257;
	st.shared.b64 	[%r545], %rd258;
$L__BB0_339:
	barrier.sync 	0;
	setp.gt.u32 	%p197, %r4, 63;
	@%p197 bra 	$L__BB0_341;
	ld.shared.b64 	%rd259, [%r545+512];
	ld.shared.b64 	%rd260, [%r545];
	add.f64 	%rd261, %rd259, %rd260;
	st.shared.b64 	[%r545], %rd261;
$L__BB0_341:
	barrier.sync 	0;
	setp.gt.u32 	%p198, %r4, 31;
	@%p198 bra 	$L__BB0_343;
	ld.shared.b64 	%rd262, [%r545+256];
	ld.shared.b64 	%rd263, [%r545];
	add.f64 	%rd264, %rd262, %rd263;
	st.shared.b64 	[%r545], %rd264;
$L__BB0_343:
	barrier.sync 	0;
	setp.gt.u32 	%p199, %r4, 15;
	@%p199 bra 	$L__BB0_345;
	ld.shared.b64 	%rd265, [%r545+128];
	ld.shared.b64 	%rd266, [%r545];
	add.f64 	%rd267, %rd265, %rd266;
	st.shared.b64 	[%r545], %rd267;
$L__BB0_345:
	barrier.sync 	0;
	setp.gt.u32 	%p200, %r4, 7;
	@%p200 bra 	$L__BB0_347;
	ld.shared.b64 	%rd268, [%r545+64];
	ld.shared.b64 	%rd269, [%r545];
	add.f64 	%rd270, %rd268, %rd269;
	st.shared.b64 	[%r545], %rd270;
$L__BB0_347:
	barrier.sync 	0;
	setp.gt.u32 	%p201, %r4, 3;
	@%p201 bra 	$L__BB0_349;
	ld.shared.b64 	%rd271, [%r545+32];
	ld.shared.b64 	%rd272, [%r545];
	add.f64 	%rd273, %rd271, %rd272;
	st.shared.b64 	[%r545], %rd273;
$L__BB0_349:
	barrier.sync 	0;
	setp.gt.u32 	%p202, %r4, 1;
	@%p202 bra 	$L__BB0_351;
	ld.shared.b64 	%rd274, [%r545+16];
	ld.shared.b64 	%rd275, [%r545];
	add.f64 	%rd276, %rd274, %rd275;
	st.shared.b64 	[%r545], %rd276;
$L__BB0_351:
	setp.ne.s32 	%p203, %r4, 0;
	barrier.sync 	0;
	@%p203 bra 	$L__BB0_353;
	ld.shared.b64 	%rd277, [_ZZ24mega_fused_vasil_fluxnetE17smem_Sy_reduction+8];
	ld.shared.b64 	%rd278, [%r545];
	add.f64 	%rd279, %rd277, %rd278;
	st.shared.b64 	[%r545], %rd279;
$L__BB0_353:
	setp.ne.s32 	%p204, %r4, 0;
	barrier.sync 	0;
	barrier.sync 	0;
	barrier.sync 	0;
	@%p204 bra 	$L__BB0_386;
	ld.param.b32 	%r1646, [mega_fused_vasil_fluxnet_param_17];
	setp.eq.s32 	%p205, %r1646, 0;
	@%p205 bra 	$L__BB0_366;
	ld.param.b64 	%rd347, [mega_fused_vasil_fluxnet_param_16];
	mul.lo.s32 	%r1631, %r3, 75;
	mul.wide.u32 	%rd282, %r1631, 8;
	cvta.to.global.u64 	%rd283, %rd347;
	add.s64 	%rd284, %rd282, %rd283;
	add.s64 	%rd385, %rd284, 16;
	mov.b32 	%r1632, _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y;
	add.s32 	%r1766, %r1632, 16;
	mov.b64 	%rd377, 0d41CDCD6500000000;
	mov.b64 	%rd378, 0dC1CDCD6500000000;
	mov.b32 	%r1767, 0;
$L__BB0_356:
	ld.global.nc.b64 	%rd79, [%rd385+-16];
	setp.leu.f64 	%p206, %rd79, 0d408F400000000000;
	@%p206 bra 	$L__BB0_358;
	ld.shared.b64 	%rd285, [%r1766+-16];
	sub.f64 	%rd286, %rd115, %rd285;
	max.f64 	%rd287, %rd286, 0d0000000000000000;
	div.rn.f64 	%rd288, %rd287, 0d404E000000000000;
	sub.f64 	%rd289, %rd288, %rd79;
	div.rn.f64 	%rd290, %rd289, %rd79;
	min.f64 	%rd377, %rd377, %rd290;
	max.f64 	%rd378, %rd378, %rd290;
$L__BB0_358:
	ld.global.nc.b64 	%rd84, [%rd385+-8];
	setp.leu.f64 	%p207, %rd84, 0d408F400000000000;
	@%p207 bra 	$L__BB0_360;
	ld.shared.b64 	%rd291, [%r1766+-8];
	sub.f64 	%rd292, %rd115, %rd291;
	max.f64 	%rd293, %rd292, 0d0000000000000000;
	div.rn.f64 	%rd294, %rd293, 0d404E000000000000;
	sub.f64 	%rd295, %rd294, %rd84;
	div.rn.f64 	%rd296, %rd295, %rd84;
	min.f64 	%rd377, %rd377, %rd296;
	max.f64 	%rd378, %rd378, %rd296;
$L__BB0_360:
	ld.global.nc.b64 	%rd89, [%rd385];
	setp.leu.f64 	%p208, %rd89, 0d408F400000000000;
	@%p208 bra 	$L__BB0_362;
	ld.shared.b64 	%rd297, [%r1766];
	sub.f64 	%rd298, %rd115, %rd297;
	max.f64 	%rd299, %rd298, 0d0000000000000000;
	div.rn.f64 	%rd300, %rd299, 0d404E000000000000;
	sub.f64 	%rd301, %rd300, %rd89;
	div.rn.f64 	%rd302, %rd301, %rd89;
	min.f64 	%rd377, %rd377, %rd302;
	max.f64 	%rd378, %rd378, %rd302;
$L__BB0_362:
	setp.eq.s32 	%p209, %r1767, 72;
	@%p209 bra 	$L__BB0_377;
	ld.global.nc.b64 	%rd94, [%rd385+8];
	setp.leu.f64 	%p210, %rd94, 0d408F400000000000;
	@%p210 bra 	$L__BB0_365;
	ld.shared.b64 	%rd303, [%r1766+8];
	sub.f64 	%rd304, %rd115, %rd303;
	max.f64 	%rd305, %rd304, 0d0000000000000000;
	div.rn.f64 	%rd306, %rd305, 0d404E000000000000;
	sub.f64 	%rd307, %rd306, %rd94;
	div.rn.f64 	%rd308, %rd307, %rd94;
	min.f64 	%rd377, %rd377, %rd308;
	max.f64 	%rd378, %rd378, %rd308;
$L__BB0_365:
	add.s32 	%r1767, %r1767, 4;
	add.s32 	%r1766, %r1766, 32;
	add.s64 	%rd385, %rd385, 32;
	bra.uni 	$L__BB0_356;
$L__BB0_366:
	mov.b32 	%r1635, _ZZ24mega_fused_vasil_fluxnetE14smem_sum_sx_pk;
	add.s32 	%r1764, %r1635, 16;
	mov.b64 	%rd377, 0d41CDCD6500000000;
	mov.b64 	%rd378, 0dC1CDCD6500000000;
	mov.b32 	%r1765, 16;
$L__BB0_367:
	mov.b32 	%r1636, _ZZ24mega_fused_vasil_fluxnetE15smem_immunity_y;
	add.s32 	%r548, %r1636, %r1765;
	ld.shared.b64 	%rd55, [%r1764+-16];
	setp.leu.f64 	%p211, %rd55, 0d408F400000000000;
	@%p211 bra 	$L__BB0_369;
	ld.shared.b64 	%rd311, [%r548+-16];
	sub.f64 	%rd312, %rd115, %rd311;
	max.f64 	%rd313, %rd312, 0d0000000000000000;
	sub.f64 	%rd314, %rd313, %rd55;
	div.rn.f64 	%rd315, %rd314, %rd55;
	min.f64 	%rd377, %rd377, %rd315;
	max.f64 	%rd378, %rd378, %rd315;
$L__BB0_369:
	ld.shared.b64 	%rd60, [%r1764+-8];
	setp.leu.f64 	%p212, %rd60, 0d408F400000000000;
	@%p212 bra 	$L__BB0_371;
	ld.shared.b64 	%rd316, [%r548+-8];
	sub.f64 	%rd317, %rd115, %rd316;
	max.f64 	%rd318, %rd317, 0d0000000000000000;
	sub.f64 	%rd319, %rd318, %rd60;
	div.rn.f64 	%rd320, %rd319, %rd60;
	min.f64 	%rd377, %rd377, %rd320;
	max.f64 	%rd378, %rd378, %rd320;
$L__BB0_371:
	ld.shared.b64 	%rd65, [%r1764];
	setp.leu.f64 	%p213, %rd65, 0d408F400000000000;
	@%p213 bra 	$L__BB0_373;
	ld.shared.b64 	%rd321, [%r548];
	sub.f64 	%rd322, %rd115, %rd321;
	max.f64 	%rd323, %rd322, 0d0000000000000000;
	sub.f64 	%rd324, %rd323, %rd65;
	div.rn.f64 	%rd325, %rd324, %rd65;
	min.f64 	%rd377, %rd377, %rd325;
	max.f64 	%rd378, %rd378, %rd325;
$L__BB0_373:
	setp.eq.s32 	%p214, %r1765, 592;
	@%p214 bra 	$L__BB0_377;
	ld.shared.b64 	%rd70, [%r548+8];
	ld.shared.b64 	%rd71, [%r1764+8];
	setp.leu.f64 	%p215, %rd71, 0d408F400000000000;
	@%p215 bra 	$L__BB0_376;
	sub.f64 	%rd326, %rd115, %rd70;
	max.f64 	%rd327, %rd326, 0d0000000000000000;
	sub.f64 	%rd328, %rd327, %rd71;
	div.rn.f64 	%rd329, %rd328, %rd71;
	min.f64 	%rd377, %rd377, %rd329;
	max.f64 	%rd378, %rd378, %rd329;
$L__BB0_376:
	add.s32 	%r1765, %r1765, 32;
	add.s32 	%r1764, %r1764, 32;
	bra.uni 	$L__BB0_367;
$L__BB0_377:
	ld.param.b32 	%r1645, [mega_fused_vasil_fluxnet_param_9];
	ld.param.b32 	%r1644, [mega_fused_vasil_fluxnet_param_8];
	ld.param.b32 	%r1643, [mega_fused_vasil_fluxnet_param_7];
	cvt.ftz.f64.f32 	%rd330, %r1645;
	cvt.ftz.f64.f32 	%rd331, %r1643;
	add.f64 	%rd102, %rd331, %rd330;
	cvt.ftz.f64.f32 	%rd332, %r1644;
	add.f64 	%rd103, %rd332, %rd330;
	setp.gt.f64 	%p216, %rd377, %rd102;
	setp.lt.f64 	%p217, %rd378, %rd103;
	selp.b16 	%rs9, -1, 0, %p217;
	selp.b16 	%rs4, 1, %rs9, %p216;
	setp.eq.s16 	%p218, %rs4, 0;
	@%p218 bra 	$L__BB0_386;
	ld.param.b64 	%rd342, [mega_fused_vasil_fluxnet_param_11];
	cvta.to.global.u64 	%rd333, %rd342;
	atom.global.add.u32 	%r1637, [%rd333], 1;
	and.b16 	%rs10, %rs4, 255;
	setp.ne.s16 	%p219, %rs10, %rs1;
	@%p219 bra 	$L__BB0_380;
	ld.param.b64 	%rd341, [mega_fused_vasil_fluxnet_param_10];
	cvta.to.global.u64 	%rd334, %rd341;
	atom.global.add.u32 	%r1638, [%rd334], 1;
$L__BB0_380:
	setp.leu.f64 	%p220, %rd377, %rd102;
	@%p220 bra 	$L__BB0_383;
	ld.param.b64 	%rd344, [mega_fused_vasil_fluxnet_param_13];
	cvta.to.global.u64 	%rd337, %rd344;
	atom.global.add.u32 	%r1641, [%rd337], 1;
	setp.ne.s16 	%p223, %rs1, 1;
	@%p223 bra 	$L__BB0_386;
	ld.param.b64 	%rd343, [mega_fused_vasil_fluxnet_param_12];
	cvta.to.global.u64 	%rd338, %rd343;
	atom.global.add.u32 	%r1642, [%rd338], 1;
	bra.uni 	$L__BB0_386;
$L__BB0_383:
	setp.geu.f64 	%p221, %rd378, %rd103;
	@%p221 bra 	$L__BB0_386;
	ld.param.b64 	%rd346, [mega_fused_vasil_fluxnet_param_15];
	cvta.to.global.u64 	%rd335, %rd346;
	atom.global.add.u32 	%r1639, [%rd335], 1;
	setp.ne.s16 	%p222, %rs1, 255;
	@%p222 bra 	$L__BB0_386;
	ld.param.b64 	%rd345, [mega_fused_vasil_fluxnet_param_14];
	cvta.to.global.u64 	%rd336, %rd345;
	atom.global.add.u32 	%r1640, [%rd336], 1;
$L__BB0_386:
	ret;

}
	// .globl	reset_counters
.visible .entry reset_counters(
	.param .u64 .ptr .align 1 reset_counters_param_0,
	.param .u64 .ptr .align 1 reset_counters_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<5>;

	ld.param.b64 	%rd1, [reset_counters_param_0];
	ld.param.b64 	%rd2, [reset_counters_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	or.b32 	%r3, %r1, %r2;
	setp.ne.s32 	%p1, %r3, 0;
	@%p1 bra 	$L__BB1_2;
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	st.global.b32 	[%rd3], 0;
	st.global.b32 	[%rd4], 0;
$L__BB1_2:
	ret;

}
	// .globl	get_accuracy
.visible .entry get_accuracy(
	.param .u64 .ptr .align 1 get_accuracy_param_0,
	.param .u64 .ptr .align 1 get_accuracy_param_1,
	.param .u64 .ptr .align 1 get_accuracy_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<7>;

	ld.param.b64 	%rd1, [get_accuracy_param_0];
	ld.param.b64 	%rd2, [get_accuracy_param_1];
	ld.param.b64 	%rd3, [get_accuracy_param_2];
	mov.u32 	%r4, %tid.x;
	mov.u32 	%r5, %ctaid.x;
	or.b32 	%r6, %r4, %r5;
	setp.ne.s32 	%p1, %r6, 0;
	@%p1 bra 	$L__BB2_4;
	cvta.to.global.u64 	%rd4, %rd2;
	ld.global.b32 	%r1, [%rd4];
	setp.eq.s32 	%p2, %r1, 0;
	mov.b32 	%r11, 0f00000000;
	@%p2 bra 	$L__BB2_3;
	cvta.to.global.u64 	%rd5, %rd1;
	ld.global.b32 	%r8, [%rd5];
	cvt.rn.f32.u32 	%r9, %r8;
	cvt.rn.f32.u32 	%r10, %r1;
	div.approx.ftz.f32 	%r11, %r9, %r10;
$L__BB2_3:
	cvta.to.global.u64 	%rd6, %rd3;
	st.global.b32 	[%rd6], %r11;
$L__BB2_4:
	ret;

}
