Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: audio.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "audio.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "audio"
Output Format                      : NGC
Target Device                      : xc3s1500-4-fg676

---- Source Options
Top Module Name                    : audio
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../audio-v2p"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../audio-v2p/ac97.v" in library work
Module <audio> compiled
Module <ac97> compiled
Module <ac97commands> compiled
No errors in compilation
Analysis of file <"audio.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <audio> in library <work>.

Analyzing hierarchy for module <ac97> in library <work>.

Analyzing hierarchy for module <ac97commands> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <audio>.
Module <audio> is correct for synthesis.
 
Analyzing module <ac97> in library <work>.
INFO:Xst:1432 - Contents of array <l_cmd_addr> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_addr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_cmd_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_cmd_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <l_right_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <l_right_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ac97> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <ready> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_sdata_out> in unit <ac97>.
    Set user-defined property "INIT =  0" for signal <ac97_synch> in unit <ac97>.
    Set user-defined property "INIT =  0000" for signal <bit_count>.
    Set user-defined property "INIT =  0" for signal <l_left_v>.
    Set user-defined property "INIT =  0" for signal <l_right_v>.
    Set user-defined property "INIT =  0" for signal <l_cmd_v>.
Analyzing module <ac97commands> in library <work>.
Module <ac97commands> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ac97>.
    Related source file is "../audio-v2p/ac97.v".
    Register <l_right_v> equivalent to <l_left_v> has been removed
    Found 20-bit register for signal <left_in_data>.
    Found 1-bit register for signal <ac97_synch>.
    Found 1-bit register for signal <ac97_sdata_out>.
    Found 20-bit register for signal <right_in_data>.
    Found 1-bit register for signal <ready>.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0000> created at line 160.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0001> created at line 164.
    Found 1-bit 20-to-1 multiplexer for signal <$varindex0002> created at line 174.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0000> created at line 158.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0001> created at line 162.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0002> created at line 166.
    Found 8-bit comparator greatequal for signal <ac97_sdata_out$cmp_ge0003> created at line 172.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0000> created at line 147.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0001> created at line 158.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0002> created at line 162.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0003> created at line 166.
    Found 8-bit comparator lessequal for signal <ac97_sdata_out$cmp_le0004> created at line 172.
    Found 8-bit up counter for signal <bit_count>.
    Found 20-bit register for signal <l_cmd_addr>.
    Found 20-bit register for signal <l_cmd_data>.
    Found 1-bit register for signal <l_cmd_v>.
    Found 20-bit register for signal <l_left_data>.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0000> created at line 166.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0001> created at line 162.
    Found 8-bit comparator greater for signal <l_left_data$cmp_gt0002> created at line 158.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0000> created at line 166.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0001> created at line 162.
    Found 8-bit comparator less for signal <l_left_data$cmp_lt0002> created at line 158.
    Found 1-bit register for signal <l_left_v>.
    Found 20-bit register for signal <l_right_data>.
    Found 8-bit comparator greatequal for signal <left_in_data$cmp_ge0000> created at line 183.
    Found 8-bit comparator lessequal for signal <left_in_data$cmp_le0000> created at line 183.
    Found 8-bit comparator greater for signal <right_in_data$cmp_gt0000> created at line 186.
    Found 8-bit comparator less for signal <right_in_data$cmp_lt0000> created at line 186.
    Summary:
	inferred   1 Counter(s).
	inferred 125 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  19 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ac97> synthesized.


Synthesizing Unit <ac97commands>.
    Related source file is "../audio-v2p/ac97.v".
WARNING:Xst:1780 - Signal <done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16x24-bit ROM for signal <command$mux0000> created at line 220.
    Found 1-bit register for signal <command_valid>.
    Found 24-bit register for signal <command>.
    Found 1-bit register for signal <old_ready>.
    Found 4-bit up counter for signal <state>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  26 D-type flip-flop(s).
Unit <ac97commands> synthesized.


Synthesizing Unit <audio>.
    Related source file is "../audio-v2p/ac97.v".
    Found 1-bit register for signal <audio_reset_b>.
    Found 10-bit up counter for signal <reset_count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <audio> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x24-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 9-bit adder                                           : 3
# Counters                                             : 3
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 15
 1-bit register                                        : 8
 20-bit register                                       : 6
 24-bit register                                       : 1
# Comparators                                          : 19
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 3
 1-bit 20-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <l_cmd_data_0> in Unit <ac97> is equivalent to the following 15 FFs/Latches, which will be removed : <l_cmd_data_1> <l_cmd_data_2> <l_cmd_data_3> <l_cmd_addr_0> <l_cmd_addr_1> <l_cmd_addr_2> <l_cmd_addr_3> <l_cmd_addr_4> <l_cmd_addr_5> <l_cmd_addr_6> <l_cmd_addr_7> <l_cmd_addr_8> <l_cmd_addr_9> <l_cmd_addr_10> <l_cmd_addr_11> 
WARNING:Xst:1426 - The value init of the FF/Latch command_valid hinder the constant cleaning in the block cmds.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <l_cmd_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ac97commands>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_command_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ac97commands> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x24-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 3
# Counters                                             : 3
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 152
 Flip-Flops                                            : 152
# Comparators                                          : 19
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 4
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 3
 1-bit 20-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <l_cmd_data_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_data_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_0> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_1> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_2> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_3> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_4> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_5> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_6> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_7> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_8> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_9> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_10> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <l_cmd_addr_11> (without init value) has a constant value of 0 in block <ac97>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch command_valid hinder the constant cleaning in the block ac97commands.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <command_5> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_7> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_13> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_14> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_16> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <command_22> has a constant value of 0 in block <ac97commands>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <command_4> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_12> 
INFO:Xst:2261 - The FF/Latch <command_6> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_15> 
INFO:Xst:2261 - The FF/Latch <command_0> in Unit <ac97commands> is equivalent to the following FF/Latch, which will be removed : <command_8> 
INFO:Xst:2261 - The FF/Latch <command_1> in Unit <ac97commands> is equivalent to the following 3 FFs/Latches, which will be removed : <command_2> <command_9> <command_10> 

Optimizing unit <audio> ...

Optimizing unit <ac97> ...

Optimizing unit <ac97commands> ...
WARNING:Xst:1710 - FF/Latch <ac97/l_cmd_addr_18> (without init value) has a constant value of 0 in block <audio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ac97/l_cmd_addr_12> (without init value) has a constant value of 0 in block <audio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ac97/l_cmd_data_18> (without init value) has a constant value of 0 in block <audio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ac97/l_cmd_data_17> (without init value) has a constant value of 0 in block <audio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ac97/l_cmd_data_11> (without init value) has a constant value of 0 in block <audio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ac97/l_cmd_data_9> (without init value) has a constant value of 0 in block <audio>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ac97/l_cmd_data_12> in Unit <audio> is equivalent to the following FF/Latch, which will be removed : <ac97/l_cmd_data_4> 
INFO:Xst:2261 - The FF/Latch <ac97/l_cmd_data_14> in Unit <audio> is equivalent to the following 3 FFs/Latches, which will be removed : <ac97/l_cmd_data_13> <ac97/l_cmd_data_6> <ac97/l_cmd_data_5> 
INFO:Xst:2261 - The FF/Latch <ac97/l_cmd_data_16> in Unit <audio> is equivalent to the following FF/Latch, which will be removed : <ac97/l_cmd_data_8> 
INFO:Xst:2261 - The FF/Latch <ac97/l_cmd_data_19> in Unit <audio> is equivalent to the following FF/Latch, which will be removed : <ac97/l_cmd_data_10> 
Found area constraint ratio of 100 (+ 5) on block audio, actual ratio is 0.
FlipFlop ac97/bit_count_2 has been replicated 1 time(s)
FlipFlop ac97/bit_count_3 has been replicated 1 time(s)
FlipFlop ac97/bit_count_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 137
 Flip-Flops                                            : 137

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : audio.ngr
Top Level Output File Name         : audio
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 88

Cell Usage :
# BELS                             : 195
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 16
#      LUT2                        : 13
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 28
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 65
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 16
#      MUXF5                       : 15
#      MUXF6                       : 5
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 137
#      FD                          : 8
#      FDE                         : 57
#      FDE_1                       : 40
#      FDR                         : 17
#      FDRE                        : 13
#      FDRS                        : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 86
#      IBUF                        : 42
#      OBUF                        : 44
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg676-4 

 Number of Slices:                      113  out of  13312     0%  
 Number of Slice Flip Flops:            137  out of  26624     0%  
 Number of 4 input LUTs:                137  out of  26624     0%  
 Number of IOs:                          88
 Number of bonded IOBs:                  88  out of    487    18%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
system_clock                       | BUFGP                  | 29    |
ac97_bit_clock                     | BUFGP                  | 108   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.093ns (Maximum Frequency: 70.957MHz)
   Minimum input arrival time before clock: 6.970ns
   Maximum output required time after clock: 7.281ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'system_clock'
  Clock period: 5.990ns (frequency: 166.945MHz)
  Total number of paths / destination ports: 228 / 47
-------------------------------------------------------------------------
Delay:               5.990ns (Levels of Logic = 2)
  Source:            reset_count_3 (FF)
  Destination:       reset_count_0 (FF)
  Source Clock:      system_clock rising
  Destination Clock: system_clock rising

  Data Path: reset_count_3 to reset_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   1.216  reset_count_3 (reset_count_3)
     LUT4:I0->O            2   0.551   1.216  audio_reset_b_cmp_eq000010 (audio_reset_b_cmp_eq000010)
     LUT4:I0->O           10   0.551   1.134  audio_reset_b_cmp_eq0000_inv1 (audio_reset_b_cmp_eq0000_inv)
     FDRE:CE                   0.602          reset_count_0
    ----------------------------------------
    Total                      5.990ns (2.424ns logic, 3.566ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ac97_bit_clock'
  Clock period: 14.093ns (frequency: 70.957MHz)
  Total number of paths / destination ports: 2698 / 168
-------------------------------------------------------------------------
Delay:               7.047ns (Levels of Logic = 3)
  Source:            ac97/bit_count_2 (FF)
  Destination:       ac97/left_in_data_19 (FF)
  Source Clock:      ac97_bit_clock rising
  Destination Clock: ac97_bit_clock falling

  Data Path: ac97/bit_count_2 to ac97/left_in_data_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             34   0.720   1.891  ac97/bit_count_2 (ac97/bit_count_2)
     LUT4:I3->O            1   0.551   0.827  ac97/left_in_data_and000014_SW0 (N11)
     LUT4:I3->O            1   0.551   0.000  ac97/left_in_data_and000029_G (N34)
     MUXF5:I1->O          20   0.360   1.545  ac97/left_in_data_and000029 (ac97/left_in_data_and0000)
     FDE_1:CE                  0.602          ac97/left_in_data_0
    ----------------------------------------
    Total                      7.047ns (2.784ns logic, 4.263ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'system_clock'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.683ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       audio_reset_b (FF)
  Destination Clock: system_clock rising

  Data Path: reset to audio_reset_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.821   1.836  reset_IBUF (reset_IBUF)
     FDRE:R                    1.026          audio_reset_b
    ----------------------------------------
    Total                      3.683ns (1.847ns logic, 1.836ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 110 / 110
-------------------------------------------------------------------------
Offset:              6.970ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       ac97/l_left_data_19 (FF)
  Destination Clock: ac97_bit_clock rising

  Data Path: reset to ac97/l_left_data_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.821   2.031  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.551   0.869  ac97/l_left_data_not000165 (ac97/l_left_data_not000165)
     LUT4:I2->O           20   0.551   1.545  ac97/l_left_data_not000169 (ac97/l_left_data_not0001)
     FDE:CE                    0.602          ac97/l_left_data_0
    ----------------------------------------
    Total                      6.970ns (2.525ns logic, 4.445ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'system_clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            audio_reset_b (FF)
  Destination:       audio_reset_b (PAD)
  Source Clock:      system_clock rising

  Data Path: audio_reset_b to audio_reset_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.720   0.801  audio_reset_b (audio_reset_b_OBUF)
     OBUF:I->O                 5.644          audio_reset_b_OBUF (audio_reset_b)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ac97_bit_clock'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              7.281ns (Levels of Logic = 1)
  Source:            ac97/ready (FF)
  Destination:       ready (PAD)
  Source Clock:      ac97_bit_clock rising

  Data Path: ac97/ready to ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             4   0.720   0.917  ac97/ready (ac97/ready)
     OBUF:I->O                 5.644          ready_OBUF (ready)
    ----------------------------------------
    Total                      7.281ns (6.364ns logic, 0.917ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.99 secs
 
--> 

Total memory usage is 247824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :   16 (   0 filtered)

