{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 0.7999999999999999,
        "copper_text_size_v": 0.7999999999999999,
        "copper_text_thickness": 0.15,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 1,
        "dimension_units": 0,
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 0.7999999999999999,
        "other_text_size_v": 0.7999999999999999,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 0.7999999999999999,
        "silk_text_size_v": 0.7999999999999999,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.508
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.25,
          "via_gap": 0.25,
          "width": 0.2
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 0
      },
      "rule_severities": {
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "drill_too_small": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "keepout": "error",
        "malformed_courtyard": "error",
        "microvia_drill_too_small": "error",
        "microvia_too_small": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_annulus": "error",
        "via_dangling": "warning",
        "via_hole_larger_than_pad": "error",
        "via_too_small": "error",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.01,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.15,
        "min_via_annulus": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_clearance": 0.051,
        "solder_mask_min_width": 0.25,
        "solder_paste_clearance": 0.0,
        "solder_paste_margin_ratio": -0.0
      },
      "track_widths": [
        0.25,
        0.15
      ],
      "via_dimensions": [
        {
          "diameter": 0.8,
          "drill": 0.4
        },
        {
          "diameter": 0.4,
          "drill": 0.2
        }
      ],
      "zones_use_no_outline": true
    },
    "layer_presets": [
      {
        "activeLayer": -2,
        "layers": [
          0,
          1,
          2,
          3,
          4,
          5,
          6,
          7,
          8,
          9,
          10,
          11,
          12,
          13,
          14,
          15,
          16,
          17,
          18,
          19,
          20,
          21,
          22,
          23,
          24,
          25,
          26,
          27,
          28,
          29,
          30,
          31,
          32,
          33,
          34,
          35,
          36,
          37,
          38,
          39,
          40,
          41,
          42,
          43,
          44,
          45,
          46,
          47,
          48,
          49,
          50
        ],
        "name": "ass_top_1",
        "renderLayers": [
          0,
          1,
          2,
          3,
          4,
          5,
          6,
          8,
          9,
          10,
          11,
          12,
          13,
          14,
          15,
          16,
          17,
          18,
          19,
          20,
          21,
          22,
          23,
          24,
          26,
          27,
          28,
          29,
          30,
          31,
          32,
          36,
          37
        ]
      }
    ]
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_sheet_names": "error",
      "global_label_dangling": "error",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "multiple_net_names": "error",
      "net_not_bus_member": "error",
      "no_connect_connected": "error",
      "no_connect_dangling": "error",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "similar_labels": "error",
      "unresolved_variable": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "EDSCH0002-V2-A.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.17,
        "diff_pair_gap": 0.17,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "net_100",
        "nets": [
          "/MASTER_SHEET/CLOCK/CLK+",
          "/MASTER_SHEET/CLOCK/CLK-",
          "/MASTER_SHEET/CLOCK/CLK_100MHz+",
          "/MASTER_SHEET/CLOCK/CLK_100MHz-",
          "/MASTER_SHEET/CLOCK/CLK_125MHz+",
          "/MASTER_SHEET/CLOCK/CLK_125MHz-",
          "/MASTER_SHEET/CLOCK/CLK_148_5MHz+",
          "/MASTER_SHEET/CLOCK/CLK_148_5MHz-",
          "/MASTER_SHEET/CLOCK/Q+",
          "/MASTER_SHEET/CLOCK/Q-",
          "/MASTER_SHEET/CLOCK/SPY_CLK_LVPECL+",
          "/MASTER_SHEET/CLOCK/SPY_CLK_LVPECL-",
          "/MASTER_SHEET/REDRIVER/DP0+",
          "/MASTER_SHEET/REDRIVER/DP0-",
          "/MASTER_SHEET/REDRIVER/DP1+",
          "/MASTER_SHEET/REDRIVER/DP1-",
          "/MASTER_SHEET/REDRIVER/DP2+",
          "/MASTER_SHEET/REDRIVER/DP2-",
          "/MASTER_SHEET/REDRIVER/DP3+",
          "/MASTER_SHEET/REDRIVER/DP3-",
          "REDRIVER_SPY_CLK+",
          "REDRIVER_SPY_CLK-",
          "REDRIVER_SPY_DP0+",
          "REDRIVER_SPY_DP0-",
          "REDRIVER_SPY_DP1+",
          "REDRIVER_SPY_DP1-",
          "REDRIVER_SPY_DP2+",
          "REDRIVER_SPY_DP2-",
          "REDRIVER_SPY_DP3+",
          "REDRIVER_SPY_DP3-",
          "SPY_CLK+",
          "SPY_CLK-",
          "SPY_DP0+",
          "SPY_DP0-",
          "SPY_DP1+",
          "SPY_DP1-",
          "SPY_DP2+",
          "SPY_DP2-",
          "SPY_DP3+",
          "SPY_DP3-"
        ],
        "track_width": 0.2,
        "via_diameter": 0.4,
        "via_drill": 0.2,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 0
    },
    "net_colors": {
      "SPY_CLK+": "rgb(0, 0, 255)",
      "SPY_CLK-": "rgb(255, 0, 0)"
    }
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vmrl": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "drawing": {
      "default_bus_thickness": 12.0,
      "default_junction_size": 30.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "default_wire_thickness": 6.0,
      "field_names": [],
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.3
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 0
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "8b946356-c492-417c-84d6-61c977fe2a9b",
      ""
    ],
    [
      "00000000-0000-0000-0000-00005dbd2ae3",
      "MASTER_SHEET"
    ],
    [
      "00000000-0000-0000-0000-00005dbd2b73",
      "CONNECTORS"
    ],
    [
      "00000000-0000-0000-0000-00005dbd2beb",
      "REDRIVER"
    ],
    [
      "00000000-0000-0000-0000-00005e208d07",
      "CLOCK"
    ]
  ],
  "text_variables": {}
}
