

================================================================
== Vitis HLS Report for 'ByteXor_11150'
================================================================
* Date:           Wed Dec  7 16:29:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |        8|        8|         2|          -|          -|     4|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dst3_01 = alloca i32 1"   --->   Operation 5 'alloca' 'dst3_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dst2_02 = alloca i32 1"   --->   Operation 6 'alloca' 'dst2_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dst_03 = alloca i32 1"   --->   Operation 7 'alloca' 'dst_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dst16_04 = alloca i32 1"   --->   Operation 8 'alloca' 'dst16_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b_offset"   --->   Operation 9 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %a_offset"   --->   Operation 10 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln123 = store i3 0, i3 %idx" [clefia.c:123]   --->   Operation 11 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 12 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%idx_load = load i3 %idx" [clefia.c:124]   --->   Operation 13 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln123 = icmp_eq  i3 %idx_load, i3 4" [clefia.c:123]   --->   Operation 15 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln124 = add i3 %idx_load, i3 1" [clefia.c:124]   --->   Operation 16 'add' 'add_ln124' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.split, void %while.end.loopexit" [clefia.c:123]   --->   Operation 17 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i3 %idx_load" [clefia.c:124]   --->   Operation 18 'zext' 'zext_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln124_26 = zext i3 %idx_load" [clefia.c:124]   --->   Operation 19 'zext' 'zext_ln124_26' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln124_20 = add i8 %zext_ln124_26, i8 %b_offset_read" [clefia.c:124]   --->   Operation 20 'add' 'add_ln124_20' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln124_27 = zext i8 %add_ln124_20" [clefia.c:124]   --->   Operation 21 'zext' 'zext_ln124_27' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln124_27" [clefia.c:124]   --->   Operation 22 'getelementptr' 'b_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%add_ln124_21 = add i5 %zext_ln124, i5 %a_offset_read" [clefia.c:124]   --->   Operation 23 'add' 'add_ln124_21' <Predicate = (!icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln124_28 = zext i5 %add_ln124_21" [clefia.c:124]   --->   Operation 24 'zext' 'zext_ln124_28' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln124_28" [clefia.c:124]   --->   Operation 25 'getelementptr' 'a_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i3 %idx_load" [clefia.c:124]   --->   Operation 26 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%a_load = load i5 %a_addr" [clefia.c:124]   --->   Operation 27 'load' 'a_load' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%b_load = load i9 %b_addr" [clefia.c:124]   --->   Operation 28 'load' 'b_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%dst3_01_load = load i8 %dst3_01" [clefia.c:126]   --->   Operation 29 'load' 'dst3_01_load' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%dst2_02_load = load i8 %dst2_02" [clefia.c:126]   --->   Operation 30 'load' 'dst2_02_load' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%dst_03_load = load i8 %dst_03" [clefia.c:126]   --->   Operation 31 'load' 'dst_03_load' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%dst16_04_load = load i8 %dst16_04" [clefia.c:126]   --->   Operation 32 'load' 'dst16_04_load' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i8 %dst_03_load" [clefia.c:126]   --->   Operation 33 'insertvalue' 'mrv' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i8 %dst16_04_load" [clefia.c:126]   --->   Operation 34 'insertvalue' 'mrv_1' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i32 %mrv_1, i8 %dst2_02_load" [clefia.c:126]   --->   Operation 35 'insertvalue' 'mrv_2' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i32 %mrv_2, i8 %dst3_01_load" [clefia.c:126]   --->   Operation 36 'insertvalue' 'mrv_3' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln126 = ret i32 %mrv_3" [clefia.c:126]   --->   Operation 37 'ret' 'ret_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clefia.c:124]   --->   Operation 38 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%a_load = load i5 %a_addr" [clefia.c:124]   --->   Operation 39 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%b_load = load i9 %b_addr" [clefia.c:124]   --->   Operation 40 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 41 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %b_load, i8 %a_load" [clefia.c:124]   --->   Operation 41 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.95ns)   --->   "%switch_ln124 = switch i2 %trunc_ln124, void %branch3, i2 0, void %while.body.split.while.body.split7_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [clefia.c:124]   --->   Operation 42 'switch' 'switch_ln124' <Predicate = true> <Delay = 0.95>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %dst2_02" [clefia.c:124]   --->   Operation 43 'store' 'store_ln124' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln124 = br void %while.body.split7" [clefia.c:124]   --->   Operation 44 'br' 'br_ln124' <Predicate = (trunc_ln124 == 2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %dst16_04" [clefia.c:124]   --->   Operation 45 'store' 'store_ln124' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln124 = br void %while.body.split7" [clefia.c:124]   --->   Operation 46 'br' 'br_ln124' <Predicate = (trunc_ln124 == 1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %dst_03" [clefia.c:124]   --->   Operation 47 'store' 'store_ln124' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln124 = br void %while.body.split7" [clefia.c:124]   --->   Operation 48 'br' 'br_ln124' <Predicate = (trunc_ln124 == 0)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %dst3_01" [clefia.c:124]   --->   Operation 49 'store' 'store_ln124' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln124 = br void %while.body.split7" [clefia.c:124]   --->   Operation 50 'br' 'br_ln124' <Predicate = (trunc_ln124 == 3)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln123 = store i3 %add_ln124, i3 %idx" [clefia.c:123]   --->   Operation 51 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 52 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca           ) [ 0111]
dst3_01            (alloca           ) [ 0011]
dst2_02            (alloca           ) [ 0011]
dst_03             (alloca           ) [ 0011]
dst16_04           (alloca           ) [ 0011]
b_offset_read      (read             ) [ 0011]
a_offset_read      (read             ) [ 0011]
store_ln123        (store            ) [ 0000]
br_ln123           (br               ) [ 0000]
idx_load           (load             ) [ 0000]
empty              (speclooptripcount) [ 0000]
icmp_ln123         (icmp             ) [ 0011]
add_ln124          (add              ) [ 0001]
br_ln123           (br               ) [ 0000]
zext_ln124         (zext             ) [ 0000]
zext_ln124_26      (zext             ) [ 0000]
add_ln124_20       (add              ) [ 0000]
zext_ln124_27      (zext             ) [ 0000]
b_addr             (getelementptr    ) [ 0001]
add_ln124_21       (add              ) [ 0000]
zext_ln124_28      (zext             ) [ 0000]
a_addr             (getelementptr    ) [ 0001]
trunc_ln124        (trunc            ) [ 0001]
dst3_01_load       (load             ) [ 0000]
dst2_02_load       (load             ) [ 0000]
dst_03_load        (load             ) [ 0000]
dst16_04_load      (load             ) [ 0000]
mrv                (insertvalue      ) [ 0000]
mrv_1              (insertvalue      ) [ 0000]
mrv_2              (insertvalue      ) [ 0000]
mrv_3              (insertvalue      ) [ 0000]
ret_ln126          (ret              ) [ 0000]
specloopname_ln124 (specloopname     ) [ 0000]
a_load             (load             ) [ 0000]
b_load             (load             ) [ 0000]
xor_ln124          (xor              ) [ 0000]
switch_ln124       (switch           ) [ 0000]
store_ln124        (store            ) [ 0000]
br_ln124           (br               ) [ 0000]
store_ln124        (store            ) [ 0000]
br_ln124           (br               ) [ 0000]
store_ln124        (store            ) [ 0000]
br_ln124           (br               ) [ 0000]
store_ln124        (store            ) [ 0000]
br_ln124           (br               ) [ 0000]
store_ln123        (store            ) [ 0000]
br_ln123           (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="idx_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="dst3_01_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst3_01/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="dst2_02_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst2_02/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="dst_03_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_03/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="dst16_04_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst16_04/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="b_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="a_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="a_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln123_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="idx_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="1"/>
<pin id="103" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln123_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln124_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln124_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln124_26_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_26/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln124_20_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="1"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_20/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln124_27_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_27/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln124_21_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="1"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_21/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln124_28_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_28/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln124_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dst3_01_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst3_01_load/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="dst2_02_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst2_02_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="dst_03_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_03_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="dst16_04_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="1"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst16_04_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mrv_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mrv_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mrv_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mrv_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="xor_ln124_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln124_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="2"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln124_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="2"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln124_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln124_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="2"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln123_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="1"/>
<pin id="212" dir="0" index="1" bw="3" slack="2"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="idx_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="221" class="1005" name="dst3_01_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="1"/>
<pin id="223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst3_01 "/>
</bind>
</comp>

<comp id="227" class="1005" name="dst2_02_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="1"/>
<pin id="229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst2_02 "/>
</bind>
</comp>

<comp id="233" class="1005" name="dst_03_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_03 "/>
</bind>
</comp>

<comp id="239" class="1005" name="dst16_04_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst16_04 "/>
</bind>
</comp>

<comp id="245" class="1005" name="b_offset_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="1"/>
<pin id="247" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_offset_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="a_offset_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="1"/>
<pin id="252" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="258" class="1005" name="add_ln124_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="263" class="1005" name="b_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="1"/>
<pin id="265" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="a_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="1"/>
<pin id="270" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="trunc_ln124_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="1"/>
<pin id="275" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="70" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="101" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="101" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="138"><net_src comp="116" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="134" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="147"><net_src comp="101" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="154" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="157" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="151" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="148" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="90" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="84" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="184" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="184" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="184" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="38" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="224"><net_src comp="42" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="230"><net_src comp="46" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="236"><net_src comp="50" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="242"><net_src comp="54" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="248"><net_src comp="58" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="253"><net_src comp="64" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="261"><net_src comp="110" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="266"><net_src comp="70" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="271"><net_src comp="77" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="276"><net_src comp="144" pin="1"/><net_sink comp="273" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ByteXor.11150 : a | {2 3 }
	Port: ByteXor.11150 : a_offset | {1 }
	Port: ByteXor.11150 : b | {2 3 }
	Port: ByteXor.11150 : b_offset | {1 }
  - Chain level:
	State 1
		store_ln123 : 1
	State 2
		icmp_ln123 : 1
		add_ln124 : 1
		br_ln123 : 2
		zext_ln124 : 1
		zext_ln124_26 : 1
		add_ln124_20 : 2
		zext_ln124_27 : 3
		b_addr : 4
		add_ln124_21 : 2
		zext_ln124_28 : 3
		a_addr : 4
		trunc_ln124 : 1
		a_load : 5
		b_load : 5
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		ret_ln126 : 5
	State 3
		xor_ln124 : 1
		store_ln124 : 1
		store_ln124 : 1
		store_ln124 : 1
		store_ln124 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln124_fu_110     |    0    |    11   |
|    add   |    add_ln124_20_fu_124   |    0    |    15   |
|          |    add_ln124_21_fu_134   |    0    |    13   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln123_fu_104    |    0    |    8    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln124_fu_184     |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | b_offset_read_read_fu_58 |    0    |    0    |
|          | a_offset_read_read_fu_64 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln124_fu_116    |    0    |    0    |
|   zext   |   zext_ln124_26_fu_120   |    0    |    0    |
|          |   zext_ln124_27_fu_129   |    0    |    0    |
|          |   zext_ln124_28_fu_139   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln124_fu_144    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        mrv_fu_160        |    0    |    0    |
|insertvalue|       mrv_1_fu_166       |    0    |    0    |
|          |       mrv_2_fu_172       |    0    |    0    |
|          |       mrv_3_fu_178       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    55   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    a_addr_reg_268   |    5   |
|a_offset_read_reg_250|    5   |
|  add_ln124_reg_258  |    3   |
|    b_addr_reg_263   |    9   |
|b_offset_read_reg_245|    8   |
|   dst16_04_reg_239  |    8   |
|   dst2_02_reg_227   |    8   |
|   dst3_01_reg_221   |    8   |
|    dst_03_reg_233   |    8   |
|     idx_reg_214     |    3   |
| trunc_ln124_reg_273 |    2   |
+---------------------+--------+
|        Total        |   67   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_90 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   67   |   73   |
+-----------+--------+--------+--------+
