#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sat Jun 27 14:28:29 2015
# Process ID: 7152
# Log file: D:/study/zybo/em15_lab4_347_pengchen/vivado.log
# Journal file: D:/study/zybo/em15_lab4_347_pengchen\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from D:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {D:\study\zybo\em15_lab4_347_pengchen\lab4.xpr}
INFO: [Project 1-313] Project file moved from 'C:/xup/embedded/labs/lab4' since last save.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.srcs/sources_1/bd/system/system.bd: Could not find the file 'D:/study/zybo/lab1/lab1.srcs/sources_1/bd/system/system.bd', nor could it be found using path 'C:/xup/embedded/labs/lab1/lab1.srcs/sources_1/bd/system/system.bd'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.srcs/sources_1/bd/system/hdl/system_wrapper.vhd: Could not find the file 'D:/study/zybo/lab1/lab1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd', nor could it be found using path 'C:/xup/embedded/labs/lab1/lab1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.data/sources_1/ports.xml: Could not find the file 'D:/study/zybo/lab2/lab2.data/sources_1/ports.xml', nor could it be found using path 'C:/xup/embedded/labs/lab2/lab2.data/sources_1/ports.xml'.
IP Repository Path: Could not find the directory 'D:/study/zybo/led_ip', nor could it be found using path 'C:/xup/embedded/labs/led_ip'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.srcs/constrs_1/imports/lab2/lab2.xdc: Could not find the file 'D:/study/sources/lab2/lab2.xdc', nor could it be found using path 'C:/xup/embedded/sources/lab2/lab2.xdc'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.data/constrs_1/designprops.xml: Could not find the file 'D:/study/zybo/lab2/lab2.data/constrs_1/designprops.xml', nor could it be found using path 'C:/xup/embedded/labs/lab2/lab2.data/constrs_1/designprops.xml'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.data/constrs_1/usercols.xml: Could not find the file 'D:/study/zybo/lab2/lab2.data/constrs_1/usercols.xml', nor could it be found using path 'C:/xup/embedded/labs/lab2/lab2.data/constrs_1/usercols.xml'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.srcs/constrs_1/imports/lab3/lab3_system.xdc: Could not find the file 'D:/study/sources/lab3/lab3_system.xdc', nor could it be found using path 'C:/xup/embedded/sources/lab3/lab3_system.xdc'.
Scanning sources...
Finished scanning sources
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.srcs/sources_1/bd/system/system.bd: Could not find the file 'D:/study/zybo/lab1/lab1.srcs/sources_1/bd/system/system.bd', nor could it be found using path 'C:/xup/embedded/labs/lab1/lab1.srcs/sources_1/bd/system/system.bd'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.srcs/sources_1/bd/system/hdl/system_wrapper.vhd: Could not find the file 'D:/study/zybo/lab1/lab1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd', nor could it be found using path 'C:/xup/embedded/labs/lab1/lab1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.data/sources_1/ports.xml: Could not find the file 'D:/study/zybo/lab2/lab2.data/sources_1/ports.xml', nor could it be found using path 'C:/xup/embedded/labs/lab2/lab2.data/sources_1/ports.xml'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.srcs/constrs_1/imports/lab2/lab2.xdc: Could not find the file 'D:/study/sources/lab2/lab2.xdc', nor could it be found using path 'C:/xup/embedded/sources/lab2/lab2.xdc'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.data/constrs_1/designprops.xml: Could not find the file 'D:/study/zybo/lab2/lab2.data/constrs_1/designprops.xml', nor could it be found using path 'C:/xup/embedded/labs/lab2/lab2.data/constrs_1/designprops.xml'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.data/constrs_1/usercols.xml: Could not find the file 'D:/study/zybo/lab2/lab2.data/constrs_1/usercols.xml', nor could it be found using path 'C:/xup/embedded/labs/lab2/lab2.data/constrs_1/usercols.xml'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.srcs/constrs_1/imports/lab3/lab3_system.xdc: Could not find the file 'D:/study/sources/lab3/lab3_system.xdc', nor could it be found using path 'C:/xup/embedded/sources/lab3/lab3_system.xdc'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.srcs/constrs_1/imports/lab2/lab2.xdc: Could not find the file 'D:/study/sources/lab2/lab2.xdc', nor could it be found using path 'C:/xup/embedded/sources/lab2/lab2.xdc'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.data/constrs_1/designprops.xml: Could not find the file 'D:/study/zybo/lab2/lab2.data/constrs_1/designprops.xml', nor could it be found using path 'C:/xup/embedded/labs/lab2/lab2.data/constrs_1/designprops.xml'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.data/constrs_1/usercols.xml: Could not find the file 'D:/study/zybo/lab2/lab2.data/constrs_1/usercols.xml', nor could it be found using path 'C:/xup/embedded/labs/lab2/lab2.data/constrs_1/usercols.xml'.
Import path for source D:/study/zybo/em15_lab4_347_pengchen/lab4.srcs/constrs_1/imports/lab3/lab3_system.xdc: Could not find the file 'D:/study/sources/lab3/lab3_system.xdc', nor could it be found using path 'C:/xup/embedded/sources/lab3/lab3_system.xdc'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/study/zybo/led_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2013.4/data/ip'.
WARNING: [IP_Flow 19-3549] Detected incompatibility between IP system_led_ip_0_0 and its definition xilinx.com:user:led_ip:1.0
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 986.113 ; gain = 166.230
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

save_project_as em15_lab5_347_pengchen D:/study/zybo/em15_lab5_347_pengchen -force
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
save_project_as: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1018.500 ; gain = 22.047
launch_sdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Jun 27 15:12:56 2015] Launched impl_1...
Run output will be captured here: D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [D:/study/zybo/em15_lab4_347_pengchen/.Xil/Vivado-7152-MillyaPC-PC/dcp/system_wrapper.xdc]
Finished Parsing XDC File [D:/study/zybo/em15_lab4_347_pengchen/.Xil/Vivado-7152-MillyaPC-PC/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1642.777 ; gain = 0.941
Restoring placement.
Restored 839 out of 839 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1844.199 ; gain = 805.605
launch_sdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
export_hardware [get_files D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
ERROR: [BD 41-435] Failed to run "export_hardware" for "system". This diagram is not currently open. "export_hardware" works only for active block diagrams.
ERROR: [Common 17-39] 'export_hardware' failed due to earlier errors.
export_hardware [get_files D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
ERROR: [BD 41-435] Failed to run "export_hardware" for "system". This diagram is not currently open. "export_hardware" works only for active block diagrams.
ERROR: [Common 17-39] 'export_hardware' failed due to earlier errors.
launch_sdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export -hwspec D:/study/zybo/em15_lab5_347_pengchen/em15_lab5_347_pengchen.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
