{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683041489338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683041489348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 10:31:29 2023 " "Processing started: Tue May 02 10:31:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683041489348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041489348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041489348 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1683041489664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683041499425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683041499425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcounter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regcounter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL_Time " "Found entity 1: SC_RegGENERAL_Time" {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcounter_lv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regcounter_lv.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL_ " "Found entity 1: SC_RegGENERAL_" {  } { { "rtl/SC_RegCOUNTER_LV.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_LV.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux41.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX41 " "Found entity 1: CC_MUX41" {  } { { "rtl/CC_MUX41.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_REG " "Found entity 1: CC_REG" {  } { { "rtl/CC_REG.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_REG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE " "Found entity 1: SC_STATEMACHINE" {  } { { "rtl/SC_STATEMACHINE.V" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE.V" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_random.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RANDOM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RANDOM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter_.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter_.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER_ " "Found entity 1: SC_RegSHIFTER_" {  } { { "rtl/SC_RegSHIFTER_.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegSHIFTER_.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_SM_1_cwire BB_SYSTEM.v(222) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(222): created implicit net for \"BB_SYSTEM_SM_1_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHigh_cwire BB_SYSTEM.v(230) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(230): created implicit net for \"BB_SYSTEM_RESET_InHigh_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_starBUtton_InLow_cwire BB_SYSTEM.v(231) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(231): created implicit net for \"BB_SYSTEM_starBUtton_InLow_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLOCK_50_cwire BB_SYSTEM.v(236) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(236): created implicit net for \"BB_SYSTEM_CLOCK_50_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLOCK50 BB_SYSTEM.v(245) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(245): created implicit net for \"BB_SYSTEM_CLOCK50\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLCOK_50 BB_SYSTEM.v(254) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(254): created implicit net for \"BB_SYSTEM_CLCOK_50\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHIgh BB_SYSTEM.v(255) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(255): created implicit net for \"BB_SYSTEM_RESET_InHIgh\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_REG_cwire BB_SYSTEM.v(270) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(270): created implicit net for \"BB_SYTEM_REG_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_SM_cwire BB_SYSTEM.v(281) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(281): created implicit net for \"BB_SYTEM_SM_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_MUX_2_cwire BB_SYSTEM.v(322) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(322): created implicit net for \"BB_SYTEM_MUX_2_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_REG_7_cwire BB_SYSTEM.v(346) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(346): created implicit net for \"BB_SYSTEM_REG_7_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RegSHIFTER BB_SYSTEM.v(352) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(352): created implicit net for \"BB_SYSTEM_RegSHIFTER\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 352 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_COMPARATOR_cwire BB_SYSTEM.v(366) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(366): created implicit net for \"BB_SYSTEM_COMPARATOR_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 366 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_leftButton_2_InLow_cwire BB_SYSTEM.v(391) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(391): created implicit net for \"BB_SYSTEM_leftButton_2_InLow_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_rightButton_2_InLow_cwire BB_SYSTEM.v(392) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(392): created implicit net for \"BB_SYSTEM_rightButton_2_InLow_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHIgh_cwire BB_SYSTEM.v(407) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(407): created implicit net for \"BB_SYSTEM_RESET_InHIgh_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RANDOM_Out_cwire BB_SYSTEM.v(416) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(416): created implicit net for \"BB_SYSTEM_RANDOM_Out_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 416 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_COMPARATOR_2_cwire BB_SYSTEM.v(517) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(517): created implicit net for \"BB_SYSTEM_COMPARATOR_2_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 517 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST0 BB_SYSTEM.v(561) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(561): created implicit net for \"BB_SYSTEM_TEST0\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 561 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST1 BB_SYSTEM.v(562) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(562): created implicit net for \"BB_SYSTEM_TEST1\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 562 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST2 BB_SYSTEM.v(563) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(563): created implicit net for \"BB_SYSTEM_TEST2\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 563 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_RegGENERAL_Data SC_RegCOUNTER_LV.v(72) " "Verilog HDL Implicit Net warning at SC_RegCOUNTER_LV.v(72): created implicit net for \"SC_RegGENERAL_Data\"" {  } { { "rtl/SC_RegCOUNTER_LV.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_LV.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(232) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(232): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 232 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(240) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(240): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 240 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(249) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(249): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 249 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(257) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(257): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 257 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(265) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(265): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 265 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(271) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(271): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 271 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(277) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(277): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 277 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(283) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(283): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 283 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(289) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(289): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 289 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(295) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(295): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 295 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(301) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(301): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 301 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(307) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(307): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 307 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(313) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(313): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 313 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(318) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(318): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 318 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(323) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(323): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 323 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(328) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(328): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 328 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(333) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(333): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 333 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(338) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(338): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 338 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(343) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(343): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 343 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(348) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(348): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 348 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(355) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(355): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 355 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(362) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(362): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 362 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(369) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(369): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 369 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(385) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(385): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 385 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(392) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(392): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 392 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(401) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(401): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 401 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(409) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(409): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 409 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(417) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(417): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 417 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(423) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(423): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 423 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(429) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(429): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 429 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(435) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(435): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 435 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(441) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(441): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 441 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(447) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(447): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 447 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(453) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(453): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 453 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(459) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(459): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 459 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(465) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(465): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 465 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(470) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(470): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 470 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(475) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(475): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 475 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(480) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(480): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 480 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(485) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(485): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 485 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(490) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(490): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 490 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(495) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(495): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 495 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(500) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(500): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 500 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(506) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(506): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 506 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(513) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(513): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 513 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(520) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(520): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 520 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "CC_MUX41_z_OutBus CC_MUX41.v(52) " "Verilog HDL Procedural Assignment error at CC_MUX41.v(52): object \"CC_MUX41_z_OutBus\" on left-hand side of assignment must have a variable data type" {  } { { "rtl/CC_MUX41.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 52 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "CC_MUX41_z_OutBus CC_MUX41.v(55) " "Verilog HDL Procedural Assignment error at CC_MUX41.v(55): object \"CC_MUX41_z_OutBus\" on left-hand side of assignment must have a variable data type" {  } { { "rtl/CC_MUX41.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "CC_MUX41_z_OutBus CC_MUX41.v(59) " "Verilog HDL Procedural Assignment error at CC_MUX41.v(59): object \"CC_MUX41_z_OutBus\" on left-hand side of assignment must have a variable data type" {  } { { "rtl/CC_MUX41.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 59 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg " "Generated suppressed messages file E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499487 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 68 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683041499594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 02 10:31:39 2023 " "Processing ended: Tue May 02 10:31:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683041499594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683041499594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683041499594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499594 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 68 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 68 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041500305 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683041489338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683041489348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 10:31:29 2023 " "Processing started: Tue May 02 10:31:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683041489348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041489348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041489348 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1683041489664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683041499425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683041499425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcounter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regcounter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL_Time " "Found entity 1: SC_RegGENERAL_Time" {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcounter_lv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regcounter_lv.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL_ " "Found entity 1: SC_RegGENERAL_" {  } { { "rtl/SC_RegCOUNTER_LV.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_LV.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux41.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX41 " "Found entity 1: CC_MUX41" {  } { { "rtl/CC_MUX41.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_REG " "Found entity 1: CC_REG" {  } { { "rtl/CC_REG.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_REG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE " "Found entity 1: SC_STATEMACHINE" {  } { { "rtl/SC_STATEMACHINE.V" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE.V" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_random.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RANDOM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RANDOM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter_.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter_.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER_ " "Found entity 1: SC_RegSHIFTER_" {  } { { "rtl/SC_RegSHIFTER_.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegSHIFTER_.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683041499441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499441 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_SM_1_cwire BB_SYSTEM.v(222) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(222): created implicit net for \"BB_SYSTEM_SM_1_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHigh_cwire BB_SYSTEM.v(230) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(230): created implicit net for \"BB_SYSTEM_RESET_InHigh_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_starBUtton_InLow_cwire BB_SYSTEM.v(231) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(231): created implicit net for \"BB_SYSTEM_starBUtton_InLow_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLOCK_50_cwire BB_SYSTEM.v(236) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(236): created implicit net for \"BB_SYSTEM_CLOCK_50_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLOCK50 BB_SYSTEM.v(245) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(245): created implicit net for \"BB_SYSTEM_CLOCK50\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLCOK_50 BB_SYSTEM.v(254) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(254): created implicit net for \"BB_SYSTEM_CLCOK_50\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHIgh BB_SYSTEM.v(255) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(255): created implicit net for \"BB_SYSTEM_RESET_InHIgh\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_REG_cwire BB_SYSTEM.v(270) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(270): created implicit net for \"BB_SYTEM_REG_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_SM_cwire BB_SYSTEM.v(281) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(281): created implicit net for \"BB_SYTEM_SM_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_MUX_2_cwire BB_SYSTEM.v(322) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(322): created implicit net for \"BB_SYTEM_MUX_2_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_REG_7_cwire BB_SYSTEM.v(346) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(346): created implicit net for \"BB_SYSTEM_REG_7_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RegSHIFTER BB_SYSTEM.v(352) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(352): created implicit net for \"BB_SYSTEM_RegSHIFTER\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 352 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_COMPARATOR_cwire BB_SYSTEM.v(366) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(366): created implicit net for \"BB_SYSTEM_COMPARATOR_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 366 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_leftButton_2_InLow_cwire BB_SYSTEM.v(391) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(391): created implicit net for \"BB_SYSTEM_leftButton_2_InLow_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_rightButton_2_InLow_cwire BB_SYSTEM.v(392) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(392): created implicit net for \"BB_SYSTEM_rightButton_2_InLow_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHIgh_cwire BB_SYSTEM.v(407) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(407): created implicit net for \"BB_SYSTEM_RESET_InHIgh_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RANDOM_Out_cwire BB_SYSTEM.v(416) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(416): created implicit net for \"BB_SYSTEM_RANDOM_Out_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 416 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_COMPARATOR_2_cwire BB_SYSTEM.v(517) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(517): created implicit net for \"BB_SYSTEM_COMPARATOR_2_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 517 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST0 BB_SYSTEM.v(561) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(561): created implicit net for \"BB_SYSTEM_TEST0\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 561 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST1 BB_SYSTEM.v(562) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(562): created implicit net for \"BB_SYSTEM_TEST1\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 562 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST2 BB_SYSTEM.v(563) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(563): created implicit net for \"BB_SYSTEM_TEST2\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 563 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_RegGENERAL_Data SC_RegCOUNTER_LV.v(72) " "Verilog HDL Implicit Net warning at SC_RegCOUNTER_LV.v(72): created implicit net for \"SC_RegGENERAL_Data\"" {  } { { "rtl/SC_RegCOUNTER_LV.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_LV.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683041499443 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(232) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(232): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 232 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(240) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(240): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 240 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(249) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(249): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 249 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(257) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(257): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 257 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(265) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(265): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 265 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(271) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(271): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 271 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(277) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(277): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 277 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(283) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(283): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 283 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(289) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(289): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 289 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(295) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(295): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 295 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(301) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(301): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 301 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(307) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(307): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 307 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(313) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(313): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 313 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(318) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(318): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 318 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(323) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(323): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 323 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(328) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(328): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 328 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(333) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(333): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 333 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(338) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(338): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 338 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(343) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(343): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 343 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(348) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(348): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 348 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(355) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(355): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 355 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(362) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(362): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 362 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(369) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(369): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 369 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(385) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(385): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 385 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(392) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(392): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 392 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(401) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(401): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 401 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(409) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(409): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 409 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(417) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(417): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 417 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(423) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(423): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 423 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(429) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(429): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 429 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(435) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(435): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 435 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(441) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(441): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 441 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(447) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(447): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 447 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(453) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(453): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 453 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(459) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(459): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 459 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(465) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(465): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 465 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(470) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(470): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 470 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(475) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(475): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 475 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(480) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(480): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 480 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(485) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(485): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 485 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499447 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(490) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(490): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 490 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(495) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(495): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 495 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(500) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(500): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 500 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(506) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(506): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 506 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(513) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(513): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 513 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(520) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(520): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 520 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "CC_MUX41_z_OutBus CC_MUX41.v(52) " "Verilog HDL Procedural Assignment error at CC_MUX41.v(52): object \"CC_MUX41_z_OutBus\" on left-hand side of assignment must have a variable data type" {  } { { "rtl/CC_MUX41.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 52 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "CC_MUX41_z_OutBus CC_MUX41.v(55) " "Verilog HDL Procedural Assignment error at CC_MUX41.v(55): object \"CC_MUX41_z_OutBus\" on left-hand side of assignment must have a variable data type" {  } { { "rtl/CC_MUX41.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "CC_MUX41_z_OutBus CC_MUX41.v(59) " "Verilog HDL Procedural Assignment error at CC_MUX41.v(59): object \"CC_MUX41_z_OutBus\" on left-hand side of assignment must have a variable data type" {  } { { "rtl/CC_MUX41.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 59 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1683041499451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg " "Generated suppressed messages file E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499487 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 68 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683041499594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 02 10:31:39 2023 " "Processing ended: Tue May 02 10:31:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683041499594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683041499594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683041499594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683041499594 ""}
