Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_main_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_main_time_synth.sdf", for root module "tb_main/dc".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_main_time_synth.sdf", for root module "tb_main/dc".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.ES_DCMotor_Main
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_time_synth
