<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="simcpu_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="simcpu" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="119.701 ns"></ZoomEndTime>
      <Cursor1Time time="0.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="221"></NameColumnWidth>
      <ValueColumnWidth column_width="110"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="29" />
   <wvobject fp_name="/simcpu/top/PC/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/PC/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/PC/stall_PCin" type="logic">
      <obj_property name="ElementShortName">stall_PCin</obj_property>
      <obj_property name="ObjectShortName">stall_PCin</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/PC/is_branch_ins_PCin" type="logic">
      <obj_property name="ElementShortName">is_branch_ins_PCin</obj_property>
      <obj_property name="ObjectShortName">is_branch_ins_PCin</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/PC/flush_pipeline_PCin" type="logic">
      <obj_property name="ElementShortName">flush_pipeline_PCin</obj_property>
      <obj_property name="ObjectShortName">flush_pipeline_PCin</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/PC/alu_operating_PCin" type="logic">
      <obj_property name="ElementShortName">alu_operating_PCin</obj_property>
      <obj_property name="ObjectShortName">alu_operating_PCin</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/PC/pc_prediction_PCin" type="array">
      <obj_property name="ElementShortName">pc_prediction_PCin[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_prediction_PCin[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/PC/branch_target_PCin" type="array">
      <obj_property name="ElementShortName">branch_target_PCin[31:0]</obj_property>
      <obj_property name="ObjectShortName">branch_target_PCin[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/PC/pc_IFout" type="array">
      <obj_property name="ElementShortName">pc_IFout[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_IFout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/PC/cur_pc" type="array">
      <obj_property name="ElementShortName">cur_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">cur_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/we_REGSin" type="logic">
      <obj_property name="ElementShortName">we_REGSin</obj_property>
      <obj_property name="ObjectShortName">we_REGSin</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/rs1_REGSin" type="array">
      <obj_property name="ElementShortName">rs1_REGSin[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs1_REGSin[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/rs2_REGSin" type="array">
      <obj_property name="ElementShortName">rs2_REGSin[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs2_REGSin[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/rd_REGSin" type="array">
      <obj_property name="ElementShortName">rd_REGSin[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_REGSin[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/data_REGSin" type="array">
      <obj_property name="ElementShortName">data_REGSin[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_REGSin[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/rs1_data_REGSout" type="array">
      <obj_property name="ElementShortName">rs1_data_REGSout[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs1_data_REGSout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/rs2_data_REGSout" type="array">
      <obj_property name="ElementShortName">rs2_data_REGSout[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs2_data_REGSout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/REGS/regs" type="array">
      <obj_property name="ElementShortName">regs[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">regs[31:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/RAM/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/RAM/ld_RAMin" type="logic">
      <obj_property name="ElementShortName">ld_RAMin</obj_property>
      <obj_property name="ObjectShortName">ld_RAMin</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/RAM/st_RAMin" type="logic">
      <obj_property name="ElementShortName">st_RAMin</obj_property>
      <obj_property name="ObjectShortName">st_RAMin</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/RAM/mem_size_RAMin" type="array">
      <obj_property name="ElementShortName">mem_size_RAMin[2:0]</obj_property>
      <obj_property name="ObjectShortName">mem_size_RAMin[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/RAM/address_RAMin" type="array">
      <obj_property name="ElementShortName">address_RAMin[31:0]</obj_property>
      <obj_property name="ObjectShortName">address_RAMin[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/RAM/data_RAMin" type="array">
      <obj_property name="ElementShortName">data_RAMin[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_RAMin[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/RAM/data_RAMout" type="array">
      <obj_property name="ElementShortName">data_RAMout[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_RAMout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/RAM/ram" type="array">
      <obj_property name="ElementShortName">ram[63:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">ram[63:0][7:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/RAM/data_RAM" type="array">
      <obj_property name="ElementShortName">data_RAM[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_RAM[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simcpu/top/RAM/sign_extend_data_RAM" type="array">
      <obj_property name="ElementShortName">sign_extend_data_RAM[31:0]</obj_property>
      <obj_property name="ObjectShortName">sign_extend_data_RAM[31:0]</obj_property>
   </wvobject>
</wave_config>
