**ROM Design and Output**
![ROM design](https://github.com/user-attachments/assets/a3e0535f-98c3-4a05-beda-b1b9786d1008)
![ROM simulation](https://github.com/user-attachments/assets/f109dc53-6bc3-41b4-a30d-2470217cab5b)

***

**Single port RAM Design and Output**
![Single Port RAM Design](https://github.com/user-attachments/assets/58e07cd3-f539-44df-be22-e13560d3f9c0)
![Single Port Ram](https://github.com/user-attachments/assets/e44df312-f8b3-4c97-a15e-9678538e3ef8)

***

**Dual port RAM Design and Output**
![Dual Port RAM design](https://github.com/user-attachments/assets/0d00b1d3-2acb-4cde-9613-6f9d8b548e66)
![Dual port RAM simulation ](https://github.com/user-attachments/assets/4e26fd18-a3f1-4c6e-b30e-b1fef7eaf263)
