Warning: All references to module 'twrom' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'dpram' are ignored and treated as black boxes. (LINK-35)
Warning: All references to module 'twiddleFactorRomBridge' are ignored and treated as black boxes. (LINK-35)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : r2fft_top
Version: R-2020.09-SP4
Date   : Thu Jan  2 14:46:34 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          1.61
  Critical Path Slack:           0.11
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:        -69.39
  No. of Hold Violations:      543.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:       2122
  Leaf Cell Count:               4602
  Buf/Inv Cell Count:             569
  Buf Cell Count:                  12
  Inv Cell Count:                 557
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3801
  Sequential Cell Count:          801
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5786.298026
  Noncombinational Area:  3633.825870
  Buf/Inv Area:            306.166003
  Total Buffer Area:             9.58
  Total Inverter Area:         296.59
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              9420.123896
  Design Area:            9420.123896


  Design Rules
  -----------------------------------
  Total Number of Nets:          5267
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ecellvm-12.engr.ucsb.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.25
  Logic Optimization:                  0.91
  Mapping Optimization:                5.22
  -----------------------------------------
  Overall Compile Time:               14.98
  Overall Compile Wall Clock Time:    15.77

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.16  TNS: 69.39  Number of Violating Paths: 543

  --------------------------------------------------------------------


1
