Analysis & Synthesis report for top
Wed Jul 27 12:51:48 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|computer:COMPUTER_COMP|cpu:CPU_inst|control_unit:CTRL_UNT_Inst|current_state
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "computer:COMPUTER_COMP"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 27 12:51:48 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,268                                       ;
;     Total combinational functions  ; 2,136                                       ;
;     Dedicated logic registers      ; 2,244                                       ;
; Total registers                    ; 2244                                        ;
; Total pins                         ; 87                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------+---------+
; clock_div_prec.vhd               ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_prec.vhd ;         ;
; top.vhd                          ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd            ;         ;
; char_decoder.vhd                 ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/char_decoder.vhd   ;         ;
; rw_96x8_sync.vhd                 ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rw_96x8_sync.vhd   ;         ;
; rom_128x8_sync.vhd               ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rom_128x8_sync.vhd ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/memory.vhd         ;         ;
; data_path.vhd                    ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/data_path.vhd      ;         ;
; cpu.vhd                          ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/cpu.vhd            ;         ;
; control_unit.vhd                 ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/control_unit.vhd   ;         ;
; computer.vhd                     ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/computer.vhd       ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd            ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimated Total logic elements              ; 4,268                                  ;
;                                             ;                                        ;
; Total combinational functions               ; 2136                                   ;
; Logic element usage by number of LUT inputs ;                                        ;
;     -- 4 input functions                    ; 1682                                   ;
;     -- 3 input functions                    ; 337                                    ;
;     -- <=2 input functions                  ; 117                                    ;
;                                             ;                                        ;
; Logic elements by mode                      ;                                        ;
;     -- normal mode                          ; 2054                                   ;
;     -- arithmetic mode                      ; 82                                     ;
;                                             ;                                        ;
; Total registers                             ; 2244                                   ;
;     -- Dedicated logic registers            ; 2244                                   ;
;     -- I/O registers                        ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 87                                     ;
;                                             ;                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; clock_div_prec:CLOCK_DIVIDER|Clock_div ;
; Maximum fan-out                             ; 2212                                   ;
; Total fan-out                               ; 14954                                  ;
; Average fan-out                             ; 3.28                                   ;
+---------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+---------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                            ; Entity Name    ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+----------------+--------------+
; |top                                  ; 2136 (0)            ; 2244 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 87   ; 0            ; 0          ; |top                                                                           ; top            ; work         ;
;    |char_decoder:HEX_DISPLAY_0|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|char_decoder:HEX_DISPLAY_0                                                ; char_decoder   ; work         ;
;    |char_decoder:HEX_DISPLAY_1|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|char_decoder:HEX_DISPLAY_1                                                ; char_decoder   ; work         ;
;    |char_decoder:HEX_DISPLAY_2|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|char_decoder:HEX_DISPLAY_2                                                ; char_decoder   ; work         ;
;    |char_decoder:HEX_DISPLAY_3|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|char_decoder:HEX_DISPLAY_3                                                ; char_decoder   ; work         ;
;    |char_decoder:HEX_DISPLAY_4|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|char_decoder:HEX_DISPLAY_4                                                ; char_decoder   ; work         ;
;    |char_decoder:HEX_DISPLAY_5|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|char_decoder:HEX_DISPLAY_5                                                ; char_decoder   ; work         ;
;    |clock_div_prec:CLOCK_DIVIDER|     ; 110 (110)           ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|clock_div_prec:CLOCK_DIVIDER                                              ; clock_div_prec ; work         ;
;    |computer:COMPUTER_COMP|           ; 1984 (0)            ; 2211 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|computer:COMPUTER_COMP                                                    ; computer       ; work         ;
;       |cpu:CPU_inst|                  ; 302 (0)             ; 99 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|computer:COMPUTER_COMP|cpu:CPU_inst                                       ; cpu            ; work         ;
;          |control_unit:CTRL_UNT_Inst| ; 101 (101)           ; 55 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|computer:COMPUTER_COMP|cpu:CPU_inst|control_unit:CTRL_UNT_Inst            ; control_unit   ; work         ;
;          |data_path:DATA_PATH_inst|   ; 201 (92)            ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst              ; data_path      ; work         ;
;             |alu:ALU_inst|            ; 109 (109)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst ; alu            ; work         ;
;       |memory:MEMORY_inst|            ; 1682 (9)            ; 2112 (48)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|computer:COMPUTER_COMP|memory:MEMORY_inst                                 ; memory         ; work         ;
;          |rom_128x8_sync:ROM_inst|    ; 23 (23)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|computer:COMPUTER_COMP|memory:MEMORY_inst|rom_128x8_sync:ROM_inst         ; rom_128x8_sync ; work         ;
;          |rw_96x8_sync:RW_inst|       ; 1650 (1650)         ; 2056 (2056)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|computer:COMPUTER_COMP|memory:MEMORY_inst|rw_96x8_sync:RW_inst            ; rw_96x8_sync   ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|computer:COMPUTER_COMP|cpu:CPU_inst|control_unit:CTRL_UNT_Inst|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+-------------------------+--------------------------+--------------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+-------------------------+-------------------------+
; Name                      ; current_state.S_BMI_7 ; current_state.S_BMI_6 ; current_state.S_BMI_5 ; current_state.S_BMI_4 ; current_state.S_BVS_7 ; current_state.S_BVS_6 ; current_state.S_BVS_5 ; current_state.S_BVS_4 ; current_state.S_BCS_7 ; current_state.S_BCS_6 ; current_state.S_BCS_5 ; current_state.S_BCS_4 ; current_state.S_BEQ_7 ; current_state.S_BEQ_6 ; current_state.S_BEQ_5 ; current_state.S_BEQ_4 ; current_state.S_BRA_6 ; current_state.S_BRA_5 ; current_state.S_BRA_4 ; current_state.S_DECB_4 ; current_state.S_DECA_4 ; current_state.S_INCB_4 ; current_state.S_INCA_4 ; current_state.S_OR_AB_4 ; current_state.S_AND_AB_4 ; current_state.S_SUB_AB_4 ; current_state.S_ADD_AB_4 ; current_state.S_STB_DIR_7 ; current_state.S_STB_DIR_6 ; current_state.S_STB_DIR_5 ; current_state.S_STB_DIR_4 ; current_state.S_LDB_DIR_8 ; current_state.S_LDB_DIR_7 ; current_state.S_LDB_DIR_6 ; current_state.S_LDB_DIR_5 ; current_state.S_LDB_DIR_4 ; current_state.S_LDB_IMM_6 ; current_state.S_LDB_IMM_5 ; current_state.S_LDB_IMM_4 ; current_state.S_STA_DIR_7 ; current_state.S_STA_DIR_6 ; current_state.S_STA_DIR_5 ; current_state.S_STA_DIR_4 ; current_state.S_LDA_DIR_8 ; current_state.S_LDA_DIR_7 ; current_state.S_LDA_DIR_6 ; current_state.S_LDA_DIR_5 ; current_state.S_LDA_DIR_4 ; current_state.S_LDA_IMM_6 ; current_state.S_LDA_IMM_5 ; current_state.S_LDA_IMM_4 ; current_state.S_DECODE_3 ; current_state.S_FETCH_2 ; current_state.S_FETCH_1 ; current_state.S_FETCH_0 ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+-------------------------+--------------------------+--------------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+-------------------------+-------------------------+
; current_state.S_FETCH_0   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 0                       ;
; current_state.S_FETCH_1   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 1                       ; 1                       ;
; current_state.S_FETCH_2   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 1                       ; 0                       ; 1                       ;
; current_state.S_DECODE_3  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_IMM_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_IMM_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_IMM_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_7 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_8 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_7 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_IMM_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_IMM_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_IMM_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_DIR_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_DIR_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_DIR_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_DIR_7 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_DIR_8 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STB_DIR_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STB_DIR_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STB_DIR_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STB_DIR_7 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_ADD_AB_4  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 1                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_SUB_AB_4  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 1                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_AND_AB_4  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 1                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_OR_AB_4   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 1                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_INCA_4    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 1                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_INCB_4    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 1                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_DECA_4    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 1                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_DECB_4    ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BRA_4     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BRA_5     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BRA_6     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_4     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_5     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_6     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_7     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BCS_4     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BCS_5     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BCS_6     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BCS_7     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BVS_4     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BVS_5     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BVS_6     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BVS_7     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BMI_4     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BMI_5     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BMI_6     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BMI_7     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+-------------------------+--------------------------+--------------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+-------------------------+-------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2244  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 179   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2156  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|clock_div_prec:CLOCK_DIVIDER|CNT_int[23]                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|clock_div_prec:CLOCK_DIVIDER|CNT_int[8]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|PC_uns[2]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|clock_div_prec:CLOCK_DIVIDER|CNT_int[0]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|Mux7                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; No         ; |top|computer:COMPUTER_COMP|cpu:CPU_inst|control_unit:CTRL_UNT_Inst|next_state.S_SUB_AB_4 ;
; 17:1               ; 6 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; No         ; |top|computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|Mux11                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "computer:COMPUTER_COMP"                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; port_in_01[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_out_06      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_07      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_08      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_09      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_10      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_11      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_12      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_13      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_14      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port_out_15      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 87                          ;
; cycloneiii_ff         ; 2244                        ;
;     CLR               ; 87                          ;
;     ENA               ; 2064                        ;
;     ENA CLR           ; 84                          ;
;     ENA CLR SLD       ; 8                           ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 2142                        ;
;     arith             ; 82                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 2060                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 321                         ;
;         4 data inputs ; 1682                        ;
;                       ;                             ;
; Max LUT depth         ; 9.30                        ;
; Average LUT depth     ; 5.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jul 27 12:51:35 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_13p1_Computer_project -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_prec.vhd
    Info (12022): Found design unit 1: clock_div_prec-clock_div_prec_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_prec.vhd Line: 23
    Info (12023): Found entity 1: clock_div_prec File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_prec.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-top_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 24
    Info (12023): Found entity 1: top File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file char_decoder.vhd
    Info (12022): Found design unit 1: char_decoder-char_decoder_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/char_decoder.vhd Line: 10
    Info (12023): Found entity 1: char_decoder File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/char_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dflipflop.vhd
    Info (12022): Found design unit 1: dflipflop-dflipflop_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/dflipflop.vhd Line: 10
    Info (12023): Found entity 1: dflipflop File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/dflipflop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_2ton.vhd
    Info (12022): Found design unit 1: clock_div_2ton-clock_div_2ton_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_2ton.vhd Line: 12
    Info (12023): Found entity 1: clock_div_2ton File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_2ton.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rom_64x8_sync.vhd
    Info (12022): Found design unit 1: rom_64x8_sync-rom_64x8_sync_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rom_64x8_sync.vhd Line: 13
    Info (12023): Found entity 1: rom_64x8_sync File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rom_64x8_sync.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file twos_comp_decoder.vhd
    Info (12022): Found design unit 1: twos_comp_decoder-twos_comp_decoder_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/twos_comp_decoder.vhd Line: 13
    Info (12023): Found entity 1: twos_comp_decoder File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/twos_comp_decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rw_96x8_sync.vhd
    Info (12022): Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rw_96x8_sync.vhd Line: 15
    Info (12023): Found entity 1: rw_96x8_sync File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rw_96x8_sync.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom_128x8_sync.vhd
    Info (12022): Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rom_128x8_sync.vhd Line: 14
    Info (12023): Found entity 1: rom_128x8_sync File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rom_128x8_sync.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-memory_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/memory.vhd Line: 48
    Info (12023): Found entity 1: memory File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_path.vhd
    Info (12022): Found design unit 1: data_path-data_path_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/data_path.vhd Line: 28
    Info (12023): Found entity 1: data_path File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/data_path.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-cpu_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/cpu.vhd Line: 16
    Info (12023): Found entity 1: cpu File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/cpu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-control_unit_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/control_unit.vhd Line: 25
    Info (12023): Found entity 1: control_unit File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/control_unit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file computer.vhd
    Info (12022): Found design unit 1: computer-computer_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/computer.vhd Line: 45
    Info (12023): Found entity 1: computer File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/computer.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-alu_arch File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 15
    Info (12023): Found entity 1: alu File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 6
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(97): used implicit default value for signal "port_in_03" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 97
Warning (10541): VHDL Signal Declaration warning at top.vhd(98): used implicit default value for signal "port_in_04" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 98
Warning (10541): VHDL Signal Declaration warning at top.vhd(99): used implicit default value for signal "port_in_05" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 99
Warning (10541): VHDL Signal Declaration warning at top.vhd(100): used implicit default value for signal "port_in_06" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 100
Warning (10541): VHDL Signal Declaration warning at top.vhd(101): used implicit default value for signal "port_in_07" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 101
Warning (10541): VHDL Signal Declaration warning at top.vhd(102): used implicit default value for signal "port_in_08" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 102
Warning (10541): VHDL Signal Declaration warning at top.vhd(103): used implicit default value for signal "port_in_09" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 103
Warning (10541): VHDL Signal Declaration warning at top.vhd(104): used implicit default value for signal "port_in_10" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 104
Warning (10541): VHDL Signal Declaration warning at top.vhd(105): used implicit default value for signal "port_in_11" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 105
Warning (10541): VHDL Signal Declaration warning at top.vhd(106): used implicit default value for signal "port_in_12" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 106
Warning (10541): VHDL Signal Declaration warning at top.vhd(107): used implicit default value for signal "port_in_13" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 107
Warning (10541): VHDL Signal Declaration warning at top.vhd(108): used implicit default value for signal "port_in_14" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 108
Warning (10541): VHDL Signal Declaration warning at top.vhd(109): used implicit default value for signal "port_in_15" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at top.vhd(116): object "port_out_06" assigned a value but never read File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 116
Warning (10036): Verilog HDL or VHDL warning at top.vhd(117): object "port_out_07" assigned a value but never read File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 117
Warning (10036): Verilog HDL or VHDL warning at top.vhd(118): object "port_out_08" assigned a value but never read File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 118
Warning (10036): Verilog HDL or VHDL warning at top.vhd(119): object "port_out_09" assigned a value but never read File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 119
Warning (10036): Verilog HDL or VHDL warning at top.vhd(120): object "port_out_10" assigned a value but never read File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at top.vhd(121): object "port_out_11" assigned a value but never read File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 121
Warning (10036): Verilog HDL or VHDL warning at top.vhd(122): object "port_out_12" assigned a value but never read File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at top.vhd(123): object "port_out_13" assigned a value but never read File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at top.vhd(124): object "port_out_14" assigned a value but never read File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at top.vhd(125): object "port_out_15" assigned a value but never read File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 125
Info (12128): Elaborating entity "clock_div_prec" for hierarchy "clock_div_prec:CLOCK_DIVIDER" File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 159
Info (12128): Elaborating entity "char_decoder" for hierarchy "char_decoder:HEX_DISPLAY_0" File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 162
Info (12128): Elaborating entity "computer" for hierarchy "computer:COMPUTER_COMP" File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/top.vhd Line: 171
Info (12128): Elaborating entity "cpu" for hierarchy "computer:COMPUTER_COMP|cpu:CPU_inst" File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/computer.vhd Line: 107
Info (12128): Elaborating entity "control_unit" for hierarchy "computer:COMPUTER_COMP|cpu:CPU_inst|control_unit:CTRL_UNT_Inst" File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/cpu.vhd Line: 73
Info (12128): Elaborating entity "data_path" for hierarchy "computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst" File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/cpu.vhd Line: 90
Info (12128): Elaborating entity "alu" for hierarchy "computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst" File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/data_path.vhd Line: 50
Warning (10631): VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable "NZVC", which holds its previous value in one or more paths through the process File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 21
Info (10041): Inferred latch for "NZVC[0]" at alu.vhd(21) File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 21
Info (10041): Inferred latch for "NZVC[1]" at alu.vhd(21) File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 21
Info (10041): Inferred latch for "NZVC[2]" at alu.vhd(21) File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 21
Info (10041): Inferred latch for "NZVC[3]" at alu.vhd(21) File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 21
Info (12128): Elaborating entity "memory" for hierarchy "computer:COMPUTER_COMP|memory:MEMORY_inst" File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/computer.vhd Line: 115
Info (12128): Elaborating entity "rom_128x8_sync" for hierarchy "computer:COMPUTER_COMP|memory:MEMORY_inst|rom_128x8_sync:ROM_inst" File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/memory.vhd Line: 72
Info (12128): Elaborating entity "rw_96x8_sync" for hierarchy "computer:COMPUTER_COMP|memory:MEMORY_inst|rw_96x8_sync:RW_inst" File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/memory.vhd Line: 77
Warning (14026): LATCH primitive "computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst|NZVC[3]" is permanently enabled File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 21
Warning (14026): LATCH primitive "computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst|NZVC[1]" is permanently enabled File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 21
Warning (14026): LATCH primitive "computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst|NZVC[0]" is permanently enabled File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 21
Warning (14026): LATCH primitive "computer:COMPUTER_COMP|cpu:CPU_inst|data_path:DATA_PATH_inst|alu:ALU_inst|NZVC[2]" is permanently enabled File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/alu.vhd Line: 21
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "computer:COMPUTER_COMP|memory:MEMORY_inst|rw_96x8_sync:RW_inst|RW" is uninferred due to asynchronous read logic File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/rw_96x8_sync.vhd Line: 20
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register clock_div_prec:CLOCK_DIVIDER|CNT_int[31] will power up to Low File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_prec.vhd Line: 38
    Critical Warning (18010): Register clock_div_prec:CLOCK_DIVIDER|CNT_int[0] will power up to Low File: C:/Users/austi/OneDrive/Desktop/VHDL_Part2/EELE_367_labs/Lab_13p1_Computer_project/clock_div_prec.vhd Line: 38
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4372 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 4285 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Wed Jul 27 12:51:48 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:24


