{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726530783149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726530783149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 17:53:03 2024 " "Processing started: Mon Sep 16 17:53:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726530783149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530783149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530783149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726530783536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726530783536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writebackstage/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writebackstage/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "processor/top.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemoryory " "Found entity 1: instructionMemoryory" {  } { { "memory/instruction_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemoryory " "Found entity 1: dataMemoryory" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "executeStage/execute.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "executeStage/alu.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchstage/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetchstage/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetchStage/fetch.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/vector_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/vector_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_reg_file " "Found entity 1: vector_reg_file" {  } { { "decoderStage/registerFiles/vector_reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/vector_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/scalar_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/scalar_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalar_reg_file " "Found entity 1: scalar_reg_file" {  } { { "decoderStage/registerFiles/scalar_reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/scalar_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "decoderStage/registerFiles/reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoderStage/decoder.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/vector_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/vector_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_extender " "Found entity 1: vector_extender" {  } { { "common/vector_extender.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/vector_extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/register_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/register_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_en " "Found entity 1: register_en" {  } { { "common/register_en.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/register_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "common/register.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pipe_vect.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/pipe_vect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_vect " "Found entity 1: pipe_vect" {  } { { "common/pipe_vect.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/pipe_vect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "common/pipe.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/logic_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/logic_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_decoder " "Found entity 1: logic_decoder" {  } { { "common/logic_decoder.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/logic_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726530791851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst writeback.sv(23) " "Verilog HDL Implicit Net warning at writeback.sv(23): created implicit net for \"rst\"" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791851 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dataMemoryory data_memory.sv(12) " "Verilog HDL Parameter Declaration warning at data_memory.sv(12): Parameter Declaration in module \"dataMemoryory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1726530791851 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dataMemoryory data_memory.sv(13) " "Verilog HDL Parameter Declaration warning at data_memory.sv(13): Parameter Declaration in module \"dataMemoryory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1726530791851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726530791882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "processor/top.sv" "proc" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch processor:proc\|fetch:fetch_stage " "Elaborating entity \"fetch\" for hierarchy \"processor:proc\|fetch:fetch_stage\"" {  } { { "processor/processor.sv" "fetch_stage" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:proc\|fetch:fetch_stage\|register:pcReg " "Elaborating entity \"register\" for hierarchy \"processor:proc\|fetch:fetch_stage\|register:pcReg\"" {  } { { "fetchStage/fetch.sv" "pcReg" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:proc\|fetch:fetch_stage\|register:pcWr_delay " "Elaborating entity \"register\" for hierarchy \"processor:proc\|fetch:fetch_stage\|register:pcWr_delay\"" {  } { { "fetchStage/fetch.sv" "pcWr_delay" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemoryory processor:proc\|fetch:fetch_stage\|instructionMemoryory:rom " "Elaborating entity \"instructionMemoryory\" for hierarchy \"processor:proc\|fetch:fetch_stage\|instructionMemoryory:rom\"" {  } { { "fetchStage/fetch.sv" "rom" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ROM instruction_memory.sv(3) " "Verilog HDL warning at instruction_memory.sv(3): object ROM used but never assigned" {  } { { "memory/instruction_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/instruction_memory.sv" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 "|top|processor:proc|fetch:fetch_stage|instructionMemoryory:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe processor:proc\|pipe:p_fetchDecode " "Elaborating entity \"pipe\" for hierarchy \"processor:proc\|pipe:p_fetchDecode\"" {  } { { "processor/processor.sv" "p_fetchDecode" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:proc\|decoder:decoder_stage " "Elaborating entity \"decoder\" for hierarchy \"processor:proc\|decoder:decoder_stage\"" {  } { { "processor/processor.sv" "decoder_stage" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file processor:proc\|reg_file:registerFile " "Elaborating entity \"reg_file\" for hierarchy \"processor:proc\|reg_file:registerFile\"" {  } { { "processor/processor.sv" "registerFile" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scalar_reg_file processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters " "Elaborating entity \"scalar_reg_file\" for hierarchy \"processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters\"" {  } { { "decoderStage/registerFiles/reg_file.sv" "scalarRegisters" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_decoder processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters\|logic_decoder:regWrDecoder " "Elaborating entity \"logic_decoder\" for hierarchy \"processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters\|logic_decoder:regWrDecoder\"" {  } { { "decoderStage/registerFiles/scalar_reg_file.sv" "regWrDecoder" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/scalar_reg_file.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_en processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters\|register_en:REGISTER_BLOCK\[0\].r " "Elaborating entity \"register_en\" for hierarchy \"processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters\|register_en:REGISTER_BLOCK\[0\].r\"" {  } { { "decoderStage/registerFiles/scalar_reg_file.sv" "REGISTER_BLOCK\[0\].r" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/scalar_reg_file.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_extender processor:proc\|reg_file:registerFile\|vector_extender:scalar_reg1_extender " "Elaborating entity \"vector_extender\" for hierarchy \"processor:proc\|reg_file:registerFile\|vector_extender:scalar_reg1_extender\"" {  } { { "decoderStage/registerFiles/reg_file.sv" "scalar_reg1_extender" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_reg_file processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters " "Elaborating entity \"vector_reg_file\" for hierarchy \"processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters\"" {  } { { "decoderStage/registerFiles/reg_file.sv" "vectorialRegisters" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791913 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_NOut " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_NOut\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1726530791913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_decoder processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters\|logic_decoder:regWrDecoder " "Elaborating entity \"logic_decoder\" for hierarchy \"processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters\|logic_decoder:regWrDecoder\"" {  } { { "decoderStage/registerFiles/vector_reg_file.sv" "regWrDecoder" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/vector_reg_file.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters\|register:VECTOR_BLOCK\[0\].REGISTER_BLOCK\[0\].r " "Elaborating entity \"register\" for hierarchy \"processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters\|register:VECTOR_BLOCK\[0\].REGISTER_BLOCK\[0\].r\"" {  } { { "decoderStage/registerFiles/vector_reg_file.sv" "VECTOR_BLOCK\[0\].REGISTER_BLOCK\[0\].r" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/vector_reg_file.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_vect processor:proc\|pipe_vect:pDecodeExecute " "Elaborating entity \"pipe_vect\" for hierarchy \"processor:proc\|pipe_vect:pDecodeExecute\"" {  } { { "processor/processor.sv" "pDecodeExecute" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute processor:proc\|execute:execute_stage " "Elaborating entity \"execute\" for hierarchy \"processor:proc\|execute:execute_stage\"" {  } { { "processor/processor.sv" "execute_stage" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.sv(40) " "Verilog HDL assignment warning at execute.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "executeStage/execute.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/execute.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726530791941 "|top|processor:proc|execute:execute_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:proc\|execute:execute_stage\|alu:alu_block\[0\].alu " "Elaborating entity \"alu\" for hierarchy \"processor:proc\|execute:execute_stage\|alu:alu_block\[0\].alu\"" {  } { { "executeStage/execute.sv" "alu_block\[0\].alu" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/execute.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.sv(19) " "Verilog HDL assignment warning at alu.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "executeStage/alu.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/alu.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726530791942 "|top|processor:proc|execute:execute_stage|alu:alu_block[0].alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_vect processor:proc\|pipe_vect:pExecuteMemory " "Elaborating entity \"pipe_vect\" for hierarchy \"processor:proc\|pipe_vect:pExecuteMemory\"" {  } { { "processor/processor.sv" "pExecuteMemory" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback processor:proc\|writeback:writeback_stage " "Elaborating entity \"writeback\" for hierarchy \"processor:proc\|writeback:writeback_stage\"" {  } { { "processor/processor.sv" "writeback_stage" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "writeback.sv(48) " "Verilog HDL Case Statement warning at writeback.sv(48): incomplete case statement has no default case item" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rst 0 writeback.sv(23) " "Net \"rst\" at writeback.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[0\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[0\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[1\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[1\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[2\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[2\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[3\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[3\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[4\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[4\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[5\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[5\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[6\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[6\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[7\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[7\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[8\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[8\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[9\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[9\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[10\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[10\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[11\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[11\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[12\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[12\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[13\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[13\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[14\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[14\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[15\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[15\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[0\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[0\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[1\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[1\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[2\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[2\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[3\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[3\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[4\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[4\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[5\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[5\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[6\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[6\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[7\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[7\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[8\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[8\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[9\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[9\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[10\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[10\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[11\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[11\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[12\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[12\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[13\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[13\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[14\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[14\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[15\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[15\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[0\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[0\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[1\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[1\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[2\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[2\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[3\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[3\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[4\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[4\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[5\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[5\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[6\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[6\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[7\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[7\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[8\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[8\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[9\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[9\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[10\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[10\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[11\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[11\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[12\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[12\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[13\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[13\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[14\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[14\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[15\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[15\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[0\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[0\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[1\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[1\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[2\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[2\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[3\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[3\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[4\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[4\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[5\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[5\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[6\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[6\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[7\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[7\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[8\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[8\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[9\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[9\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[10\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[10\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[11\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[11\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[12\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[12\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[13\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[13\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[14\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[14\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[15\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[15\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_vect processor:proc\|writeback:writeback_stage\|pipe_vect:pMemory_chip " "Elaborating entity \"pipe_vect\" for hierarchy \"processor:proc\|writeback:writeback_stage\|pipe_vect:pMemory_chip\"" {  } { { "writebackStage/writeback.sv" "pMemory_chip" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemoryory processor:proc\|writeback:writeback_stage\|dataMemoryory:dataMemory " "Elaborating entity \"dataMemoryory\" for hierarchy \"processor:proc\|writeback:writeback_stage\|dataMemoryory:dataMemory\"" {  } { { "writebackStage/writeback.sv" "dataMemory" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530791948 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_memory.sv(41) " "Verilog HDL warning at data_memory.sv(41): ignoring unsupported system task" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 41 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1726530792687 "|top|processor:proc|writeback:writeback_stage|dataMemoryory:dataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_vect processor:proc\|pipe_vect:pMemory_chip " "Elaborating entity \"pipe_vect\" for hierarchy \"processor:proc\|pipe_vect:pMemory_chip\"" {  } { { "processor/processor.sv" "pMemory_chip" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530792724 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726530799062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726530799234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726530799234 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processor/top.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726530799270 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "processor/top.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726530799270 "|top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726530799270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726530799270 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726530799270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726530799270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5118 " "Peak virtual memory: 5118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726530799297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 17:53:19 2024 " "Processing ended: Mon Sep 16 17:53:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726530799297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726530799297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726530799297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726530799297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726530801247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726530801260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 17:53:20 2024 " "Processing started: Mon Sep 16 17:53:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726530801260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726530801260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726530801261 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726530802679 ""}
{ "Info" "0" "" "Project  = proyecto2Arqui2" {  } {  } 0 0 "Project  = proyecto2Arqui2" 0 0 "Fitter" 0 0 1726530802679 ""}
{ "Info" "0" "" "Revision = proyecto2Arqui2" {  } {  } 0 0 "Revision = proyecto2Arqui2" 0 0 "Fitter" 0 0 1726530802679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726530802867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726530802867 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proyecto2Arqui2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"proyecto2Arqui2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726530802881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726530802942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726530802942 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726530803490 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726530803520 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726530803662 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1726530803849 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1726530813391 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726530813422 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726530813455 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726530813455 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726530813455 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726530813455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726530813455 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726530813455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726530813455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1726530813469 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726530813469 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726530813469 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proyecto2Arqui2.sdc " "Synopsys Design Constraints File file not found: 'proyecto2Arqui2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726530819436 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726530819436 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1726530819436 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1726530819436 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1726530819436 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1726530819436 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726530819436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726530819449 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1726530819483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726530819912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726530820291 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726530820606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726530820606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726530821500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726530825391 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726530825391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726530825588 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1726530825588 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726530825588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726530825592 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726530828087 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726530828121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726530828402 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726530828402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726530828653 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726530829503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/output_files/proyecto2Arqui2.fit.smsg " "Generated suppressed messages file C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/output_files/proyecto2Arqui2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726530829739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6519 " "Peak virtual memory: 6519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726530830166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 17:53:50 2024 " "Processing ended: Mon Sep 16 17:53:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726530830166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726530830166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726530830166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726530830166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726530831543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726530831544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 17:53:51 2024 " "Processing started: Mon Sep 16 17:53:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726530831544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726530831544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726530831544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726530832266 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726530839452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726530839943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 17:53:59 2024 " "Processing ended: Mon Sep 16 17:53:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726530839943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726530839943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726530839943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726530839943 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726530840645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726530841399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726530841399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 17:54:00 2024 " "Processing started: Mon Sep 16 17:54:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726530841399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726530841399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proyecto2Arqui2 -c proyecto2Arqui2 " "Command: quartus_sta proyecto2Arqui2 -c proyecto2Arqui2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726530841399 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726530841518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726530842042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726530842042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726530842090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726530842090 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proyecto2Arqui2.sdc " "Synopsys Design Constraints File file not found: 'proyecto2Arqui2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1726530842580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726530842580 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1726530842580 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1726530842580 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1726530842580 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1726530842580 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726530842580 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1726530842598 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726530842604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530842604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530842614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530842618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530842623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530842623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530842628 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726530842633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726530842673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726530843402 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726530843446 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1726530843446 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1726530843446 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1726530843446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530843449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530843454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530843460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530843465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530843465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530843472 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726530843478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726530843654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726530844267 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726530844332 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1726530844332 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1726530844332 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1726530844332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530844345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530844347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530844353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530844353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530844361 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726530844363 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726530844489 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1726530844489 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1726530844489 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1726530844489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530844514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530844517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530844522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530844526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726530844526 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726530845033 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726530845033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5120 " "Peak virtual memory: 5120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726530845078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 17:54:05 2024 " "Processing ended: Mon Sep 16 17:54:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726530845078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726530845078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726530845078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726530845078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1726530846290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726530846290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 17:54:06 2024 " "Processing started: Mon Sep 16 17:54:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726530846290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726530846290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726530846290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1726530847125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proyecto2Arqui2.svo C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/simulation/modelsim/ simulation " "Generated file proyecto2Arqui2.svo in folder \"C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726530847136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726530847184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 17:54:07 2024 " "Processing ended: Mon Sep 16 17:54:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726530847184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726530847184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726530847184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726530847184 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726530847854 ""}
