{
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module",
            1
        ],
        "Vector": [
            "Vector",
            "eDJGh",
            "module",
            2
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            3
        ]
    },
    "PrevCompiledModules": {
        "Vector": {
            "eDJGh_d": {
                "checksum": 0,
                "bytes": 12266,
                "mod": "Vector",
                "mode": 4,
                "out": "eDJGh_d.o",
                "archive": "archive.9/_23140_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "checksum": 0,
                "bytes": 21090,
                "mod": "std",
                "out": "reYIK_d.o",
                "mode": 4,
                "archive": "archive.9/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 0,
                "bytes": 4736,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_maxrss_kb": 52492,
            "ru_utime_sec": 0.057641999999999999,
            "ru_stime_sec": 0.024424000000000001,
            "ru_nivcsw": 31,
            "ru_minflt": 17225,
            "ru_majflt": 0,
            "ru_nvcsw": 29
        },
        "ru_self_end": {
            "ru_maxrss_kb": 57764,
            "ru_utime_sec": 0.072957999999999995,
            "ru_stime_sec": 0.030563,
            "ru_nivcsw": 35,
            "ru_minflt": 18921,
            "ru_majflt": 0,
            "ru_nvcsw": 30
        },
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0
        },
        "quadSpeed": 28662.83624967355,
        "nMops": 1021,
        "mop/quad": 2.3257403189066057,
        "ru_childs_end": {
            "ru_maxrss_kb": 13592,
            "ru_utime_sec": 0.0010200000000000001,
            "ru_stime_sec": 0.0020400000000000001,
            "ru_nivcsw": 2,
            "ru_minflt": 585,
            "ru_majflt": 0,
            "ru_nvcsw": 1
        },
        "nQuads": 439,
        "totalObjSize": 60234,
        "mopSpeed": 66662.313920083587,
        "outputSizePerQuad": 137.20728929384967,
        "Frontend(%)": 79.007099975328273,
        "CodeGen(%)": 20.992900024671727,
        "peak_mem_kb": 185644
    },
    "CompileProcesses": [
        "cgproc.23140.json"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "Vector",
        "Vector"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 42034,
        "archive": "archive.9/_23140_archive_1.a"
    },
    "LVLData": [
        "SIM"
    ],
    "Misc": {
        "archive_dir": "archive.9",
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "cwd": "/home/Hala/VLSI_verification/LABS/Lab02",
        "csrc_abs": "/home/Hala/VLSI_verification/LABS/Lab02/csrc",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/Hala/VLSI_verification/LABS/Lab02/simv.daidir"
    },
    "PEModules": [],
    "CompileStatus": "Successful"
}