// Seed: 1264421645
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    input  tri   id_2,
    output wor   id_3
);
  always @(id_2)
    if (id_1) deassign id_3;
    else $display(1, 1, 1 == 1, id_1);
  module_2(
      id_2, id_2, id_1, id_3
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    output supply0 id_3
);
  wire id_5;
  module_0(
      id_3, id_0, id_0, id_3
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_2 #(
    parameter id_6 = 32'd87,
    parameter id_7 = 32'd57
) (
    input tri0 id_0,
    input wire id_1,
    input uwire id_2
    , id_5,
    output supply0 id_3
);
  defparam id_6.id_7 = 1;
endmodule
