--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml logipi_wishbone.twx logipi_wishbone.ncd -o
logipi_wishbone.twr logipi_wishbone.pcf

Design file:              logipi_wishbone.ncd
Physical constraint file: logipi_wishbone.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_BASE_inst/PLL_ADV/CLKOUT0
  Logical resource: PLL_BASE_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: clk_100Mhz_pll
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: osc_buff
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: osc_buff
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1351 paths analyzed, 264 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.748ns.
--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_13 (SLICE_X12Y27.B3), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_5 (FF)
  Destination:          mem_interface0/data_out_sr_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.290 - 0.312)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_5 to mem_interface0/data_out_sr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   mem_interface0/addr_bus_latched<5>
                                                       mem_interface0/addr_bus_latched_5
    SLICE_X9Y36.B3       net (fanout=516)      4.853   mem_interface0/addr_bus_latched<5>
    SLICE_X9Y36.B        Tilo                  0.259   intercon_pwm0_wbm_cycle
                                                       reg_cs<15>1
    SLICE_X12Y27.B3      net (fanout=9)        1.810   reg_cs<15>1
    SLICE_X12Y27.CLK     Tas                   0.339   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT103
                                                       mem_interface0/data_out_sr_13
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (1.028ns logic, 6.663ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_6 (FF)
  Destination:          mem_interface0/data_out_sr_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_6 to mem_interface0/data_out_sr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.AQ      Tcko                  0.476   mem_interface0/addr_bus_latched<9>
                                                       mem_interface0/addr_bus_latched_6
    SLICE_X9Y36.B6       net (fanout=261)      3.560   mem_interface0/addr_bus_latched<6>
    SLICE_X9Y36.B        Tilo                  0.259   intercon_pwm0_wbm_cycle
                                                       reg_cs<15>1
    SLICE_X12Y27.B3      net (fanout=9)        1.810   reg_cs<15>1
    SLICE_X12Y27.CLK     Tas                   0.339   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT103
                                                       mem_interface0/data_out_sr_13
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (1.074ns logic, 5.370ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_10 (FF)
  Destination:          mem_interface0/data_out_sr_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.340ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_10 to mem_interface0/data_out_sr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_10
    SLICE_X13Y25.B1      net (fanout=27)       0.821   mem_interface0/addr_bus_latched<10>
    SLICE_X13Y25.B       Tilo                  0.259   mem_interface0/addr_bus_latched_4_1
                                                       reg_cs<15>1_SW0
    SLICE_X9Y36.B2       net (fanout=3)        2.422   N532
    SLICE_X9Y36.B        Tilo                  0.259   intercon_pwm0_wbm_cycle
                                                       reg_cs<15>1
    SLICE_X12Y27.B3      net (fanout=9)        1.810   reg_cs<15>1
    SLICE_X12Y27.CLK     Tas                   0.339   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT103
                                                       mem_interface0/data_out_sr_13
    -------------------------------------------------  ---------------------------
    Total                                      6.340ns (1.287ns logic, 5.053ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_1 (SLICE_X14Y30.A2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_5 (FF)
  Destination:          mem_interface0/data_out_sr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_5 to mem_interface0/data_out_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   mem_interface0/addr_bus_latched<5>
                                                       mem_interface0/addr_bus_latched_5
    SLICE_X9Y36.B3       net (fanout=516)      4.853   mem_interface0/addr_bus_latched<5>
    SLICE_X9Y36.B        Tilo                  0.259   intercon_pwm0_wbm_cycle
                                                       reg_cs<15>1
    SLICE_X14Y30.A2      net (fanout=9)        1.632   reg_cs<15>1
    SLICE_X14Y30.CLK     Tas                   0.349   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT163
                                                       mem_interface0/data_out_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (1.038ns logic, 6.485ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_6 (FF)
  Destination:          mem_interface0/data_out_sr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.276ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.195 - 0.196)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_6 to mem_interface0/data_out_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.AQ      Tcko                  0.476   mem_interface0/addr_bus_latched<9>
                                                       mem_interface0/addr_bus_latched_6
    SLICE_X9Y36.B6       net (fanout=261)      3.560   mem_interface0/addr_bus_latched<6>
    SLICE_X9Y36.B        Tilo                  0.259   intercon_pwm0_wbm_cycle
                                                       reg_cs<15>1
    SLICE_X14Y30.A2      net (fanout=9)        1.632   reg_cs<15>1
    SLICE_X14Y30.CLK     Tas                   0.349   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT163
                                                       mem_interface0/data_out_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (1.084ns logic, 5.192ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_10 (FF)
  Destination:          mem_interface0/data_out_sr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.295 - 0.300)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_10 to mem_interface0/data_out_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_10
    SLICE_X13Y25.B1      net (fanout=27)       0.821   mem_interface0/addr_bus_latched<10>
    SLICE_X13Y25.B       Tilo                  0.259   mem_interface0/addr_bus_latched_4_1
                                                       reg_cs<15>1_SW0
    SLICE_X9Y36.B2       net (fanout=3)        2.422   N532
    SLICE_X9Y36.B        Tilo                  0.259   intercon_pwm0_wbm_cycle
                                                       reg_cs<15>1
    SLICE_X14Y30.A2      net (fanout=9)        1.632   reg_cs<15>1
    SLICE_X14Y30.CLK     Tas                   0.349   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT163
                                                       mem_interface0/data_out_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (1.297ns logic, 4.875ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_14 (SLICE_X12Y27.C5), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_5 (FF)
  Destination:          mem_interface0/data_out_sr_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.485ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.290 - 0.312)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_5 to mem_interface0/data_out_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.430   mem_interface0/addr_bus_latched<5>
                                                       mem_interface0/addr_bus_latched_5
    SLICE_X9Y36.B3       net (fanout=516)      4.853   mem_interface0/addr_bus_latched<5>
    SLICE_X9Y36.B        Tilo                  0.259   intercon_pwm0_wbm_cycle
                                                       reg_cs<15>1
    SLICE_X12Y27.C5      net (fanout=9)        1.604   reg_cs<15>1
    SLICE_X12Y27.CLK     Tas                   0.339   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT123
                                                       mem_interface0/data_out_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      7.485ns (1.028ns logic, 6.457ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_6 (FF)
  Destination:          mem_interface0/data_out_sr_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.238ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_6 to mem_interface0/data_out_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.AQ      Tcko                  0.476   mem_interface0/addr_bus_latched<9>
                                                       mem_interface0/addr_bus_latched_6
    SLICE_X9Y36.B6       net (fanout=261)      3.560   mem_interface0/addr_bus_latched<6>
    SLICE_X9Y36.B        Tilo                  0.259   intercon_pwm0_wbm_cycle
                                                       reg_cs<15>1
    SLICE_X12Y27.C5      net (fanout=9)        1.604   reg_cs<15>1
    SLICE_X12Y27.CLK     Tas                   0.339   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT123
                                                       mem_interface0/data_out_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      6.238ns (1.074ns logic, 5.164ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_10 (FF)
  Destination:          mem_interface0/data_out_sr_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.134ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.290 - 0.300)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_10 to mem_interface0/data_out_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_10
    SLICE_X13Y25.B1      net (fanout=27)       0.821   mem_interface0/addr_bus_latched<10>
    SLICE_X13Y25.B       Tilo                  0.259   mem_interface0/addr_bus_latched_4_1
                                                       reg_cs<15>1_SW0
    SLICE_X9Y36.B2       net (fanout=3)        2.422   N532
    SLICE_X9Y36.B        Tilo                  0.259   intercon_pwm0_wbm_cycle
                                                       reg_cs<15>1
    SLICE_X12Y27.C5      net (fanout=9)        1.604   reg_cs<15>1
    SLICE_X12Y27.CLK     Tas                   0.339   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT123
                                                       mem_interface0/data_out_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      6.134ns (1.287ns logic, 4.847ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_sr_11 (SLICE_X11Y25.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_10 (FF)
  Destination:          mem_interface0/data_in_sr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_10 to mem_interface0/data_in_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.198   mem_interface0/data_in_sr<11>
                                                       mem_interface0/data_in_sr_10
    SLICE_X11Y25.DX      net (fanout=3)        0.159   mem_interface0/data_in_sr<10>
    SLICE_X11Y25.CLK     Tckdi       (-Th)    -0.059   mem_interface0/data_in_sr<11>
                                                       mem_interface0/data_in_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.257ns logic, 0.159ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_sr_3 (SLICE_X12Y25.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_2 (FF)
  Destination:          mem_interface0/data_in_sr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_2 to mem_interface0/data_in_sr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.CQ      Tcko                  0.234   mem_interface0/data_in_sr<3>
                                                       mem_interface0/data_in_sr_2
    SLICE_X12Y25.DX      net (fanout=3)        0.182   mem_interface0/data_in_sr<2>
    SLICE_X12Y25.CLK     Tckdi       (-Th)    -0.041   mem_interface0/data_in_sr<3>
                                                       mem_interface0/data_in_sr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.275ns logic, 0.182ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/bit_count_0 (SLICE_X12Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/bit_count_0 (FF)
  Destination:          mem_interface0/bit_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/bit_count_0 to mem_interface0/bit_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.234   mem_interface0/bit_count<2>
                                                       mem_interface0/bit_count_0
    SLICE_X12Y20.A6      net (fanout=9)        0.038   mem_interface0/bit_count<0>
    SLICE_X12Y20.CLK     Tah         (-Th)    -0.197   mem_interface0/bit_count<2>
                                                       mem_interface0/Mcount_bit_count_xor<0>11_INV_0
                                                       mem_interface0/bit_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.431ns logic, 0.038ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Logical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: SYS_SPI_SCK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mem_interface0/bit_count<2>/CLK
  Logical resource: mem_interface0/bit_count_0/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: SYS_SPI_SCK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: mem_interface0/bit_count<2>/SR
  Logical resource: mem_interface0/bit_count_0/SR
  Location pin: SLICE_X12Y20.SR
  Clock network: RP_SPI_CE0N_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100Mhz_pll = PERIOD TIMEGRP "clk_100Mhz_pll" 
TS_PER_CLK50 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8688 paths analyzed, 1428 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.747ns.
--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM234_Narrowed/HIGH (SLICE_X12Y39.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/strobe (FF)
  Destination:          mem_0/ram0/Mram_RAM234_Narrowed/HIGH (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.588 - 0.658)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/strobe to mem_0/ram0/Mram_RAM234_Narrowed/HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.CQ       Tcko                  0.430   mem_interface0/strobe
                                                       mem_interface0/strobe
    SLICE_X5Y36.A4       net (fanout=3)        0.318   mem_interface0/strobe
    SLICE_X5Y36.A        Tilo                  0.259   mem_interface0/strobe
                                                       mem_0/write_mem1
    SLICE_X11Y22.A4      net (fanout=8)        2.000   mem_0/write_mem
    SLICE_X11Y22.AMUX    Tilo                  0.337   mem_interface0/data_in_sr<14>
                                                       write_ctrl9
    SLICE_X12Y39.CE      net (fanout=8)        2.846   write_ctrl9
    SLICE_X12Y39.CLK     Tceck                 0.369   N516
                                                       mem_0/ram0/Mram_RAM234_Narrowed/HIGH
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (1.395ns logic, 5.164ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/write (FF)
  Destination:          mem_0/ram0/Mram_RAM234_Narrowed/HIGH (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.588 - 0.658)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/write to mem_0/ram0/Mram_RAM234_Narrowed/HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   mem_interface0/strobe
                                                       mem_interface0/write
    SLICE_X5Y36.A6       net (fanout=3)        0.163   mem_interface0/write
    SLICE_X5Y36.A        Tilo                  0.259   mem_interface0/strobe
                                                       mem_0/write_mem1
    SLICE_X11Y22.A4      net (fanout=8)        2.000   mem_0/write_mem
    SLICE_X11Y22.AMUX    Tilo                  0.337   mem_interface0/data_in_sr<14>
                                                       write_ctrl9
    SLICE_X12Y39.CE      net (fanout=8)        2.846   write_ctrl9
    SLICE_X12Y39.CLK     Tceck                 0.369   N516
                                                       mem_0/ram0/Mram_RAM234_Narrowed/HIGH
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (1.395ns logic, 5.009ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM234_Narrowed/LOW (SLICE_X12Y39.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/strobe (FF)
  Destination:          mem_0/ram0/Mram_RAM234_Narrowed/LOW (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.588 - 0.658)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/strobe to mem_0/ram0/Mram_RAM234_Narrowed/LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.CQ       Tcko                  0.430   mem_interface0/strobe
                                                       mem_interface0/strobe
    SLICE_X5Y36.A4       net (fanout=3)        0.318   mem_interface0/strobe
    SLICE_X5Y36.A        Tilo                  0.259   mem_interface0/strobe
                                                       mem_0/write_mem1
    SLICE_X11Y22.A4      net (fanout=8)        2.000   mem_0/write_mem
    SLICE_X11Y22.AMUX    Tilo                  0.337   mem_interface0/data_in_sr<14>
                                                       write_ctrl9
    SLICE_X12Y39.CE      net (fanout=8)        2.846   write_ctrl9
    SLICE_X12Y39.CLK     Tceck                 0.369   N516
                                                       mem_0/ram0/Mram_RAM234_Narrowed/LOW
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (1.395ns logic, 5.164ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/write (FF)
  Destination:          mem_0/ram0/Mram_RAM234_Narrowed/LOW (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.588 - 0.658)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/write to mem_0/ram0/Mram_RAM234_Narrowed/LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   mem_interface0/strobe
                                                       mem_interface0/write
    SLICE_X5Y36.A6       net (fanout=3)        0.163   mem_interface0/write
    SLICE_X5Y36.A        Tilo                  0.259   mem_interface0/strobe
                                                       mem_0/write_mem1
    SLICE_X11Y22.A4      net (fanout=8)        2.000   mem_0/write_mem
    SLICE_X11Y22.AMUX    Tilo                  0.337   mem_interface0/data_in_sr<14>
                                                       write_ctrl9
    SLICE_X12Y39.CE      net (fanout=8)        2.846   write_ctrl9
    SLICE_X12Y39.CLK     Tceck                 0.369   N516
                                                       mem_0/ram0/Mram_RAM234_Narrowed/LOW
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (1.395ns logic, 5.009ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM250_Narrowed/HIGH (SLICE_X12Y39.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/strobe (FF)
  Destination:          mem_0/ram0/Mram_RAM250_Narrowed/HIGH (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.588 - 0.658)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/strobe to mem_0/ram0/Mram_RAM250_Narrowed/HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.CQ       Tcko                  0.430   mem_interface0/strobe
                                                       mem_interface0/strobe
    SLICE_X5Y36.A4       net (fanout=3)        0.318   mem_interface0/strobe
    SLICE_X5Y36.A        Tilo                  0.259   mem_interface0/strobe
                                                       mem_0/write_mem1
    SLICE_X11Y22.A4      net (fanout=8)        2.000   mem_0/write_mem
    SLICE_X11Y22.AMUX    Tilo                  0.337   mem_interface0/data_in_sr<14>
                                                       write_ctrl9
    SLICE_X12Y39.CE      net (fanout=8)        2.846   write_ctrl9
    SLICE_X12Y39.CLK     Tceck                 0.369   N516
                                                       mem_0/ram0/Mram_RAM250_Narrowed/HIGH
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (1.395ns logic, 5.164ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/write (FF)
  Destination:          mem_0/ram0/Mram_RAM250_Narrowed/HIGH (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.588 - 0.658)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/write to mem_0/ram0/Mram_RAM250_Narrowed/HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.AQ       Tcko                  0.430   mem_interface0/strobe
                                                       mem_interface0/write
    SLICE_X5Y36.A6       net (fanout=3)        0.163   mem_interface0/write
    SLICE_X5Y36.A        Tilo                  0.259   mem_interface0/strobe
                                                       mem_0/write_mem1
    SLICE_X11Y22.A4      net (fanout=8)        2.000   mem_0/write_mem
    SLICE_X11Y22.AMUX    Tilo                  0.337   mem_interface0/data_in_sr<14>
                                                       write_ctrl9
    SLICE_X12Y39.CE      net (fanout=8)        2.846   write_ctrl9
    SLICE_X12Y39.CLK     Tceck                 0.369   N516
                                                       mem_0/ram0/Mram_RAM250_Narrowed/HIGH
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (1.395ns logic, 5.009ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100Mhz_pll = PERIOD TIMEGRP "clk_100Mhz_pll" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point register0/reg_in_d_0_11 (SLICE_X22Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               register0/reg_out_d_0_11 (FF)
  Destination:          register0/reg_in_d_0_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: register0/reg_out_d_0_11 to register0/reg_in_d_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.DQ      Tcko                  0.200   register0/reg_out_d_0<11>
                                                       register0/reg_out_d_0_11
    SLICE_X22Y36.DX      net (fanout=1)        0.187   register0/reg_out_d_0<11>
    SLICE_X22Y36.CLK     Tckdi       (-Th)    -0.048   register0/reg_in_d_0<11>
                                                       register0/reg_in_d_0_11
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.248ns logic, 0.187ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point pwm0/pwm_ctrl/period_q_11 (SLICE_X5Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm0/pwm_ctrl/period_q_11 (FF)
  Destination:          pwm0/pwm_ctrl/period_q_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm0/pwm_ctrl/period_q_11 to pwm0/pwm_ctrl/period_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.AQ       Tcko                  0.198   pwm0/pwm_ctrl/period_q<14>
                                                       pwm0/pwm_ctrl/period_q_11
    SLICE_X5Y54.A6       net (fanout=2)        0.023   pwm0/pwm_ctrl/period_q<11>
    SLICE_X5Y54.CLK      Tah         (-Th)    -0.215   pwm0/pwm_ctrl/period_q<14>
                                                       pwm0/pwm_ctrl/period_q_11_dpot
                                                       pwm0/pwm_ctrl/period_q_11
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point pwm0/pwm_ctrl/period_q_15 (SLICE_X13Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm0/pwm_ctrl/period_q_15 (FF)
  Destination:          pwm0/pwm_ctrl/period_q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm0/pwm_ctrl/period_q_15 to pwm0/pwm_ctrl/period_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y56.AQ      Tcko                  0.198   pwm0/pwm_ctrl/pulse_width_q_1<15>
                                                       pwm0/pwm_ctrl/period_q_15
    SLICE_X13Y56.A6      net (fanout=2)        0.023   pwm0/pwm_ctrl/period_q<15>
    SLICE_X13Y56.CLK     Tah         (-Th)    -0.215   pwm0/pwm_ctrl/pulse_width_q_1<15>
                                                       pwm0/pwm_ctrl/period_q_15_dpot
                                                       pwm0/pwm_ctrl/period_q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100Mhz_pll = PERIOD TIMEGRP "clk_100Mhz_pll" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: BUFG_2/I0
  Logical resource: BUFG_2/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_100Mhz_pll
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: N436/CLK
  Logical resource: mem_0/ram0/Mram_RAM130_Narrowed/HIGH/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: N436/CLK
  Logical resource: mem_0/ram0/Mram_RAM130_Narrowed/LOW/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|     13.494ns|            0|            0|            0|         8688|
| TS_clk_100Mhz_pll             |     10.000ns|      6.747ns|          N/A|            0|            0|         8688|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    6.747|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_SPI_SCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_SPI_SCK    |    7.748|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10039 paths, 0 nets, and 1734 connections

Design statistics:
   Minimum period:   7.748ns{1}   (Maximum frequency: 129.066MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 17 09:53:38 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



