Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 25 02:45:57 2023
| Host         : P2-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    85          
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 85 register/latch pins with no clock driven by root clock pin: CPU/io/adc/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.193        0.000                      0                 3092        0.076        0.000                      0                 3092        9.500        0.000                       0                  1689  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.193        0.000                      0                 2952        0.076        0.000                      0                 2952        9.500        0.000                       0                  1689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.981        0.000                      0                  140       10.491        0.000                      0                  140  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 2.339ns (26.664%)  route 6.433ns (73.336%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.614     5.217    CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/Q
                         net (fo=8, routed)           0.797     6.469    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[0]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.303     6.897    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.021 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.320     7.341    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.465 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.329     7.794    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.513     8.430    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124     8.554 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.512     9.067    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.191 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.634     9.825    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.118     9.943 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.606    10.548    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.326    10.874 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.694    11.569    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.693 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.491    12.184    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.308 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151/O
                         net (fo=12, routed)          0.808    13.116    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151_n_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I0_O)        0.120    13.236 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__150/O
                         net (fo=1, routed)           0.426    13.662    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__150_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.327    13.989 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__281/O
                         net (fo=1, routed)           0.000    13.989    CPU/xm_latch_a/genblk1[1].dff_xm_2/E_ALU_o_in[0]
    SLICE_X51Y82         FDCE                                         r  CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.503    14.926    CPU/xm_latch_a/genblk1[1].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X51Y82         FDCE (Setup_fdce_C_D)        0.032    15.181    CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.918ns (23.771%)  route 6.151ns (76.229%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.614     5.217    CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/Q
                         net (fo=8, routed)           0.797     6.469    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[0]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.303     6.897    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.021 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.320     7.341    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.465 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.329     7.794    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.513     8.430    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124     8.554 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.512     9.067    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.191 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.634     9.825    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.118     9.943 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.606    10.548    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.326    10.874 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.694    11.569    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.693 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.926    12.619    CPU/dx_latch_a/genblk1[22].dff_dx_1/E_exception
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.150    12.769 r  CPU/dx_latch_a/genblk1[22].dff_dx_1/q_i_1__291/O
                         net (fo=1, routed)           0.517    13.285    CPU/xm_latch_a/genblk1[22].dff_xm_1/E_insn_out[0]
    SLICE_X49Y86         FDCE                                         r  CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.508    14.931    CPU/xm_latch_a/genblk1[22].dff_xm_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y86         FDCE                                         r  CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X49Y86         FDCE (Setup_fdce_C_D)       -0.268    14.903    CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[28].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 2.016ns (24.971%)  route 6.057ns (75.029%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.614     5.217    CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/Q
                         net (fo=8, routed)           0.797     6.469    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[0]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.303     6.897    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.021 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.320     7.341    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.465 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.329     7.794    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.513     8.430    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124     8.554 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.512     9.067    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.191 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.634     9.825    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.118     9.943 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.606    10.548    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.326    10.874 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.694    11.569    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.693 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.459    12.152    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.276 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__152/O
                         net (fo=20, routed)          0.890    13.166    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__152_n_0
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.290 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__290/O
                         net (fo=1, routed)           0.000    13.290    CPU/xm_latch_a/genblk1[28].dff_xm_2/E_ALU_o_in[0]
    SLICE_X34Y85         FDCE                                         r  CPU/xm_latch_a/genblk1[28].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.514    14.937    CPU/xm_latch_a/genblk1[28].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y85         FDCE                                         r  CPU/xm_latch_a/genblk1[28].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X34Y85         FDCE (Setup_fdce_C_D)        0.082    15.242    CPU/xm_latch_a/genblk1[28].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 CPU/mw_latch_a/genblk1[31].dff_mw_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/q_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        7.850ns  (logic 1.666ns (21.223%)  route 6.184ns (78.777%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 15.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.631    15.234    CPU/mw_latch_a/genblk1[31].dff_mw_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y88         FDCE                                         r  CPU/mw_latch_a/genblk1[31].dff_mw_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.459    15.693 r  CPU/mw_latch_a/genblk1[31].dff_mw_1/q_reg/Q
                         net (fo=10, routed)          0.987    16.680    CPU/mw_latch_a/genblk1[30].dff_mw_1/sel0[0]
    SLICE_X49Y89         LUT5 (Prop_lut5_I3_O)        0.154    16.834 r  CPU/mw_latch_a/genblk1[30].dff_mw_1/q_i_9__31/O
                         net (fo=13, routed)          0.895    17.729    CPU/mw_latch_a/genblk1[30].dff_mw_1/q_reg_141
    SLICE_X49Y87         LUT5 (Prop_lut5_I0_O)        0.327    18.056 r  CPU/mw_latch_a/genblk1[30].dff_mw_1/q_i_24__1/O
                         net (fo=2, routed)           0.775    18.831    CPU/dx_latch_a/genblk1[23].dff_dx_1/rd[0]
    SLICE_X46Y87         LUT5 (Prop_lut5_I4_O)        0.150    18.981 r  CPU/dx_latch_a/genblk1[23].dff_dx_1/q_i_23__0/O
                         net (fo=8, routed)           0.871    19.852    CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_2__186
    SLICE_X48Y87         LUT6 (Prop_lut6_I2_O)        0.328    20.180 r  CPU/dx_latch_a/genblk1[29].dff_dx_1/q_i_12__20/O
                         net (fo=32, routed)          1.080    21.260    CPU/dx_latch_a/genblk1[27].dff_dx_1/E_W_X_byp_B
    SLICE_X36Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.384 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__182/O
                         net (fo=1, routed)           0.490    21.874    CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_2__182_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.998 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_i_1__328/O
                         net (fo=3, routed)           1.086    23.084    CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/q_reg_5
    SLICE_X41Y75         FDSE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.501    24.924    CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y75         FDSE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/q_reg/C
                         clock pessimism              0.259    25.183    
                         clock uncertainty           -0.035    25.147    
    SLICE_X41Y75         FDSE (Setup_fdse_C_D)       -0.067    25.080    CPU/multdiv_a/div/divisor_reg/genblk1[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         25.080    
                         arrival time                         -23.084    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[3].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 2.016ns (25.389%)  route 5.924ns (74.611%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.614     5.217    CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/Q
                         net (fo=8, routed)           0.797     6.469    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[0]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.303     6.897    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.021 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.320     7.341    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.465 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.329     7.794    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.513     8.430    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124     8.554 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.512     9.067    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.191 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.634     9.825    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.118     9.943 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.606    10.548    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.326    10.874 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.694    11.569    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.693 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.437    12.129    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.253 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79/O
                         net (fo=12, routed)          0.780    13.033    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79_n_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.124    13.157 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__283/O
                         net (fo=1, routed)           0.000    13.157    CPU/xm_latch_a/genblk1[3].dff_xm_2/E_ALU_o_in[0]
    SLICE_X48Y81         FDCE                                         r  CPU/xm_latch_a/genblk1[3].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.503    14.926    CPU/xm_latch_a/genblk1[3].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDCE                                         r  CPU/xm_latch_a/genblk1[3].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X48Y81         FDCE (Setup_fdce_C_D)        0.032    15.198    CPU/xm_latch_a/genblk1[3].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[5].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 2.016ns (25.425%)  route 5.913ns (74.575%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.614     5.217    CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/Q
                         net (fo=8, routed)           0.797     6.469    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[0]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.303     6.897    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.021 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.320     7.341    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.465 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.329     7.794    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.513     8.430    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124     8.554 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.512     9.067    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.191 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.634     9.825    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.118     9.943 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.606    10.548    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.326    10.874 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.694    11.569    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.693 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.437    12.129    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.253 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79/O
                         net (fo=12, routed)          0.768    13.022    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I1_O)        0.124    13.146 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__285/O
                         net (fo=1, routed)           0.000    13.146    CPU/xm_latch_a/genblk1[5].dff_xm_2/E_ALU_o_in[0]
    SLICE_X48Y81         FDCE                                         r  CPU/xm_latch_a/genblk1[5].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.503    14.926    CPU/xm_latch_a/genblk1[5].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDCE                                         r  CPU/xm_latch_a/genblk1[5].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X48Y81         FDCE (Setup_fdce_C_D)        0.034    15.200    CPU/xm_latch_a/genblk1[5].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[15].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.016ns (25.493%)  route 5.892ns (74.507%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.614     5.217    CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/Q
                         net (fo=8, routed)           0.797     6.469    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[0]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.303     6.897    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.021 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.320     7.341    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.465 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.329     7.794    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.513     8.430    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124     8.554 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.512     9.067    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.191 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.634     9.825    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.118     9.943 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.606    10.548    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.326    10.874 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.694    11.569    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.693 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.459    12.152    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.276 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__152/O
                         net (fo=20, routed)          0.725    13.001    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__152_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.125 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__265/O
                         net (fo=1, routed)           0.000    13.125    CPU/xm_latch_a/genblk1[15].dff_xm_2/E_ALU_o_in[0]
    SLICE_X41Y85         FDCE                                         r  CPU/xm_latch_a/genblk1[15].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.513    14.936    CPU/xm_latch_a/genblk1[15].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y85         FDCE                                         r  CPU/xm_latch_a/genblk1[15].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X41Y85         FDCE (Setup_fdce_C_D)        0.032    15.191    CPU/xm_latch_a/genblk1[15].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.125    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[22].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.016ns (25.495%)  route 5.892ns (74.505%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.614     5.217    CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/Q
                         net (fo=8, routed)           0.797     6.469    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[0]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.303     6.897    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.021 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.320     7.341    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.465 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.329     7.794    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.513     8.430    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124     8.554 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.512     9.067    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.191 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.634     9.825    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.118     9.943 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.606    10.548    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.326    10.874 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.694    11.569    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.693 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.459    12.152    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.276 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__152/O
                         net (fo=20, routed)          0.724    13.000    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__152_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.124 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__272/O
                         net (fo=1, routed)           0.000    13.124    CPU/xm_latch_a/genblk1[22].dff_xm_2/E_ALU_o_in[0]
    SLICE_X39Y85         FDCE                                         r  CPU/xm_latch_a/genblk1[22].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.513    14.936    CPU/xm_latch_a/genblk1[22].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y85         FDCE                                         r  CPU/xm_latch_a/genblk1[22].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)        0.032    15.191    CPU/xm_latch_a/genblk1[22].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.124    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[19].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 2.016ns (25.504%)  route 5.889ns (74.496%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.614     5.217    CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/Q
                         net (fo=8, routed)           0.797     6.469    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[0]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.303     6.897    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.021 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.320     7.341    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.465 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.329     7.794    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.513     8.430    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124     8.554 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.512     9.067    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.191 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.634     9.825    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.118     9.943 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.606    10.548    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.326    10.874 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.694    11.569    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.693 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.459    12.152    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.276 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__152/O
                         net (fo=20, routed)          0.721    12.997    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__152_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124    13.121 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__273/O
                         net (fo=1, routed)           0.000    13.121    CPU/xm_latch_a/genblk1[19].dff_xm_2/E_ALU_o_in[0]
    SLICE_X39Y85         FDCE                                         r  CPU/xm_latch_a/genblk1[19].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.513    14.936    CPU/xm_latch_a/genblk1[19].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y85         FDCE                                         r  CPU/xm_latch_a/genblk1[19].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)        0.034    15.193    CPU/xm_latch_a/genblk1[19].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[24].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.016ns (25.521%)  route 5.883ns (74.478%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.614     5.217    CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  CPU/multdiv_a/div/divisor_reg/genblk1[1].dff/q_reg/Q
                         net (fo=8, routed)           0.797     6.469    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[0]
    SLICE_X48Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.593 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.303     6.897    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X48Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.021 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.320     7.341    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.465 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.329     7.794    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.918 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.513     8.430    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.124     8.554 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.512     9.067    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.191 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.634     9.825    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.118     9.943 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.606    10.548    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.326    10.874 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.694    11.569    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.693 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.459    12.152    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X44Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.276 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__152/O
                         net (fo=20, routed)          0.716    12.992    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__152_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.116 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__275/O
                         net (fo=1, routed)           0.000    13.116    CPU/xm_latch_a/genblk1[24].dff_xm_2/E_ALU_o_in[0]
    SLICE_X35Y84         FDCE                                         r  CPU/xm_latch_a/genblk1[24].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.513    14.936    CPU/xm_latch_a/genblk1[24].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y84         FDCE                                         r  CPU/xm_latch_a/genblk1[24].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X35Y84         FDCE (Setup_fdce_C_D)        0.032    15.191    CPU/xm_latch_a/genblk1[24].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -13.116    
  -------------------------------------------------------------------
                         slack                                  2.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[25].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw_latch_a/genblk1[25].dff_pw_1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.421ns  (logic 0.146ns (34.674%)  route 0.275ns (65.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[25].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  CPU/dx_latch_a/genblk1[25].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[25].dff_dx_1/q_reg/Q
                         net (fo=6, routed)           0.275    11.900    CPU/pw_latch_a/genblk1[25].dff_pw_1/q_reg_2[0]
    SLICE_X49Y87         FDCE                                         r  CPU/pw_latch_a/genblk1[25].dff_pw_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.833    11.998    CPU/pw_latch_a/genblk1[25].dff_pw_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  CPU/pw_latch_a/genblk1[25].dff_pw_1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.747    
    SLICE_X49Y87         FDCE (Hold_fdce_C_D)         0.077    11.824    CPU/pw_latch_a/genblk1[25].dff_pw_1/q_reg
  -------------------------------------------------------------------
                         required time                        -11.824    
                         arrival time                          11.900    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CPU/io/adc/clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/io/adc/clk_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.566     1.485    CPU/io/adc/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  CPU/io/adc/clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CPU/io/adc/clk_count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.746    CPU/io/adc/clk_count[24]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  CPU/io/adc/clk_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.906    CPU/io/adc/clk_count0_carry__4_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  CPU/io/adc/clk_count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.960    CPU/io/adc/clk_count0_carry__5_n_7
    SLICE_X57Y100        FDRE                                         r  CPU/io/adc/clk_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.830     1.995    CPU/io/adc/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  CPU/io/adc/clk_count_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    CPU/io/adc/clk_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CPU/multdiv_a/mult/multiplier_reg/genblk1[18].dff/q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[19].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556     1.475    CPU/multdiv_a/mult/multiplier_reg/genblk1[18].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y76         FDSE                                         r  CPU/multdiv_a/mult/multiplier_reg/genblk1[18].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  CPU/multdiv_a/mult/multiplier_reg/genblk1[18].dff/q_reg/Q
                         net (fo=1, routed)           0.056     1.672    CPU/multdiv_a/mult/multiplier_reg/genblk1[18].dff/q_reg_n_0
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.045     1.717 r  CPU/multdiv_a/mult/multiplier_reg/genblk1[18].dff/q_i_1__133/O
                         net (fo=1, routed)           0.000     1.717    CPU/multdiv_a/mult/result/genblk1[19].dff/q_reg_1[0]
    SLICE_X38Y76         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[19].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.825     1.990    CPU/multdiv_a/mult/result/genblk1[19].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y76         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[19].dff/q_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X38Y76         FDCE (Hold_fdce_C_D)         0.120     1.608    CPU/multdiv_a/mult/result/genblk1[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CPU/io/adc/clk_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/io/adc/clk_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.566     1.485    CPU/io/adc/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  CPU/io/adc/clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CPU/io/adc/clk_count_reg[24]/Q
                         net (fo=2, routed)           0.119     1.746    CPU/io/adc/clk_count[24]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  CPU/io/adc/clk_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.906    CPU/io/adc/clk_count0_carry__4_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  CPU/io/adc/clk_count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.971    CPU/io/adc/clk_count0_carry__5_n_5
    SLICE_X57Y100        FDRE                                         r  CPU/io/adc/clk_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.830     1.995    CPU/io/adc/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  CPU/io/adc/clk_count_reg[27]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    CPU/io/adc/clk_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CPU/fd_latch_a/genblk1[17].dff_fd_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx_latch_a/genblk1[17].dff_dx_1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.511ns  (logic 0.191ns (37.382%)  route 0.320ns (62.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.560    11.479    CPU/fd_latch_a/genblk1[17].dff_fd_1/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y85         FDCE                                         r  CPU/fd_latch_a/genblk1[17].dff_fd_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/fd_latch_a/genblk1[17].dff_fd_1/q_reg/Q
                         net (fo=35, routed)          0.320    11.945    CPU/fd_latch_a/genblk1[17].dff_fd_1/q_reg_0[0]
    SLICE_X50Y89         LUT2 (Prop_lut2_I0_O)        0.045    11.990 r  CPU/fd_latch_a/genblk1[17].dff_fd_1/q_i_1__243/O
                         net (fo=1, routed)           0.000    11.990    CPU/dx_latch_a/genblk1[17].dff_dx_1/dx_latch_insn_in[0]
    SLICE_X50Y89         FDCE                                         r  CPU/dx_latch_a/genblk1[17].dff_dx_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.833    11.998    CPU/dx_latch_a/genblk1[17].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  CPU/dx_latch_a/genblk1[17].dff_dx_1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.747    
    SLICE_X50Y89         FDCE (Hold_fdce_C_D)         0.124    11.871    CPU/dx_latch_a/genblk1[17].dff_dx_1/q_reg
  -------------------------------------------------------------------
                         required time                        -11.871    
                         arrival time                          11.990    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CPU/pw_latch_a/genblk1[23].dff_pw_2/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw_latch_a/genblk1[23].dff_mw_4/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 11.994 - 10.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.560    11.479    CPU/pw_latch_a/genblk1[23].dff_pw_2/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y78         FDCE                                         r  CPU/pw_latch_a/genblk1[23].dff_pw_2/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/pw_latch_a/genblk1[23].dff_pw_2/q_reg/Q
                         net (fo=1, routed)           0.056    11.681    CPU/mw_latch_a/genblk1[23].dff_mw_4/q_reg_0
    SLICE_X37Y78         FDCE                                         r  CPU/mw_latch_a/genblk1[23].dff_mw_4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.829    11.994    CPU/mw_latch_a/genblk1[23].dff_mw_4/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y78         FDCE                                         r  CPU/mw_latch_a/genblk1[23].dff_mw_4/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.479    
    SLICE_X37Y78         FDCE (Hold_fdce_C_D)         0.082    11.561    CPU/mw_latch_a/genblk1[23].dff_mw_4/q_reg
  -------------------------------------------------------------------
                         required time                        -11.561    
                         arrival time                          11.681    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CPU/pw_latch_a/genblk1[27].dff_pw_2/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw_latch_a/genblk1[27].dff_mw_4/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 11.995 - 10.000 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 11.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.561    11.480    CPU/pw_latch_a/genblk1[27].dff_pw_2/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y79         FDCE                                         r  CPU/pw_latch_a/genblk1[27].dff_pw_2/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.146    11.626 r  CPU/pw_latch_a/genblk1[27].dff_pw_2/q_reg/Q
                         net (fo=1, routed)           0.056    11.682    CPU/mw_latch_a/genblk1[27].dff_mw_4/q_reg_0
    SLICE_X37Y79         FDCE                                         r  CPU/mw_latch_a/genblk1[27].dff_mw_4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.830    11.995    CPU/mw_latch_a/genblk1[27].dff_mw_4/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y79         FDCE                                         r  CPU/mw_latch_a/genblk1[27].dff_mw_4/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.480    
    SLICE_X37Y79         FDCE (Hold_fdce_C_D)         0.082    11.562    CPU/mw_latch_a/genblk1[27].dff_mw_4/q_reg
  -------------------------------------------------------------------
                         required time                        -11.562    
                         arrival time                          11.682    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw_latch_a/genblk1[5].dff_pw_1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.489ns  (logic 0.191ns (39.027%)  route 0.298ns (60.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 11.993 - 10.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 11.477 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.558    11.477    CPU/dx_latch_a/genblk1[5].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDCE (Prop_fdce_C_Q)         0.146    11.623 r  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg/Q
                         net (fo=10, routed)          0.298    11.922    CPU/pw_latch_a/genblk1[31].dff_pw_1/E_insn[3]
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.045    11.967 r  CPU/pw_latch_a/genblk1[31].dff_pw_1/q_i_1__299/O
                         net (fo=1, routed)           0.000    11.967    CPU/pw_latch_a/genblk1[5].dff_pw_1/MD_input_insn_exception[0]
    SLICE_X51Y83         FDCE                                         r  CPU/pw_latch_a/genblk1[5].dff_pw_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.828    11.993    CPU/pw_latch_a/genblk1[5].dff_pw_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y83         FDCE                                         r  CPU/pw_latch_a/genblk1[5].dff_pw_1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.742    
    SLICE_X51Y83         FDCE (Hold_fdce_C_D)         0.099    11.841    CPU/pw_latch_a/genblk1[5].dff_pw_1/q_reg
  -------------------------------------------------------------------
                         required time                        -11.841    
                         arrival time                          11.967    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[26].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[26].dff_xm_1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.509ns  (logic 0.188ns (36.920%)  route 0.321ns (63.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 11.997 - 10.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.560    11.479    CPU/dx_latch_a/genblk1[26].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y85         FDCE                                         r  CPU/dx_latch_a/genblk1[26].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.146    11.625 r  CPU/dx_latch_a/genblk1[26].dff_dx_1/q_reg/Q
                         net (fo=6, routed)           0.321    11.947    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_reg_95
    SLICE_X48Y86         LUT2 (Prop_lut2_I1_O)        0.042    11.989 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__295/O
                         net (fo=1, routed)           0.000    11.989    CPU/xm_latch_a/genblk1[26].dff_xm_1/E_insn_out[0]
    SLICE_X48Y86         FDCE                                         r  CPU/xm_latch_a/genblk1[26].dff_xm_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.832    11.997    CPU/xm_latch_a/genblk1[26].dff_xm_1/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  CPU/xm_latch_a/genblk1[26].dff_xm_1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.746    
    SLICE_X48Y86         FDCE (Hold_fdce_C_D)         0.114    11.860    CPU/xm_latch_a/genblk1[26].dff_xm_1/q_reg
  -------------------------------------------------------------------
                         required time                        -11.860    
                         arrival time                          11.989    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU/xm_latch_a/genblk1[29].dff_xm_2/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw_latch_a/genblk1[29].dff_mw_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.214%)  route 0.068ns (31.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 12.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 11.485 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.566    11.485    CPU/xm_latch_a/genblk1[29].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y84         FDCE                                         r  CPU/xm_latch_a/genblk1[29].dff_xm_2/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.146    11.631 r  CPU/xm_latch_a/genblk1[29].dff_xm_2/q_reg/Q
                         net (fo=3, routed)           0.068    11.699    CPU/mw_latch_a/genblk1[29].dff_mw_2/q_reg_0
    SLICE_X37Y84         FDCE                                         r  CPU/mw_latch_a/genblk1[29].dff_mw_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.835    12.000    CPU/mw_latch_a/genblk1[29].dff_mw_2/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y84         FDCE                                         r  CPU/mw_latch_a/genblk1[29].dff_mw_2/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.485    
    SLICE_X37Y84         FDCE (Hold_fdce_C_D)         0.082    11.567    CPU/mw_latch_a/genblk1[29].dff_mw_2/q_reg
  -------------------------------------------------------------------
                         required time                        -11.567    
                         arrival time                          11.699    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y16    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y15    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y14    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y17    InstMem/dataOut_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X54Y81    CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y92    CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y93    CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X51Y78    CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y91    CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y81    CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y81    CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y92    CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y92    CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y93    CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y93    CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y78    CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y78    CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y91    CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y91    CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y81    CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y81    CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y92    CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y92    CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y93    CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y93    CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y78    CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y78    CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y91    CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y91    CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[55].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.475ns  (logic 0.772ns (14.102%)  route 4.703ns (85.898%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 15.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.618    15.221    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.524    15.745 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.030    16.774    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.898 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.161    18.060    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          2.512    20.695    CPU/multdiv_a/mult/result/genblk1[55].dff/MD_mult
    SLICE_X29Y77         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.507    24.930    CPU/multdiv_a/mult/result/genblk1[55].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y77         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[55].dff/q_reg/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X29Y77         FDCE (Recov_fdce_C_CLR)     -0.405    24.676    CPU/multdiv_a/mult/result/genblk1[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -20.695    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[56].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.475ns  (logic 0.772ns (14.102%)  route 4.703ns (85.898%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 15.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.618    15.221    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.524    15.745 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.030    16.774    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.898 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.161    18.060    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          2.512    20.695    CPU/multdiv_a/mult/result/genblk1[56].dff/MD_mult
    SLICE_X29Y77         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[56].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.507    24.930    CPU/multdiv_a/mult/result/genblk1[56].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y77         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[56].dff/q_reg/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X29Y77         FDCE (Recov_fdce_C_CLR)     -0.405    24.676    CPU/multdiv_a/mult/result/genblk1[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -20.695    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[39].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.359ns  (logic 0.772ns (14.406%)  route 4.587ns (85.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 24.926 - 20.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 15.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.618    15.221    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.524    15.745 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.030    16.774    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.898 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.161    18.060    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          2.396    20.579    CPU/multdiv_a/mult/result/genblk1[39].dff/MD_mult
    SLICE_X33Y74         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[39].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.503    24.926    CPU/multdiv_a/mult/result/genblk1[39].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y74         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[39].dff/q_reg/C
                         clock pessimism              0.187    25.113    
                         clock uncertainty           -0.035    25.077    
    SLICE_X33Y74         FDCE (Recov_fdce_C_CLR)     -0.405    24.672    CPU/multdiv_a/mult/result/genblk1[39].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.672    
                         arrival time                         -20.579    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[64].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.359ns  (logic 0.772ns (14.406%)  route 4.587ns (85.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 24.926 - 20.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 15.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.618    15.221    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.524    15.745 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.030    16.774    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.898 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.161    18.060    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          2.396    20.579    CPU/multdiv_a/mult/result/genblk1[64].dff/MD_mult
    SLICE_X33Y74         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[64].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.503    24.926    CPU/multdiv_a/mult/result/genblk1[64].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y74         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[64].dff/q_reg/C
                         clock pessimism              0.187    25.113    
                         clock uncertainty           -0.035    25.077    
    SLICE_X33Y74         FDCE (Recov_fdce_C_CLR)     -0.405    24.672    CPU/multdiv_a/mult/result/genblk1[64].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.672    
                         arrival time                         -20.579    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.322ns  (logic 0.772ns (14.507%)  route 4.550ns (85.493%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 24.931 - 20.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 15.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.618    15.221    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.524    15.745 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.030    16.774    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.898 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.161    18.060    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          2.359    20.542    CPU/multdiv_a/mult/result/genblk1[0].dff/MD_mult
    SLICE_X31Y78         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.508    24.931    CPU/multdiv_a/mult/result/genblk1[0].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[0].dff/q_reg/C
                         clock pessimism              0.187    25.118    
                         clock uncertainty           -0.035    25.082    
    SLICE_X31Y78         FDCE (Recov_fdce_C_CLR)     -0.405    24.677    CPU/multdiv_a/mult/result/genblk1[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -20.542    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[50].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.322ns  (logic 0.772ns (14.507%)  route 4.550ns (85.493%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 24.931 - 20.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 15.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.618    15.221    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.524    15.745 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.030    16.774    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.898 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.161    18.060    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          2.359    20.542    CPU/multdiv_a/mult/result/genblk1[50].dff/MD_mult
    SLICE_X31Y78         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.508    24.931    CPU/multdiv_a/mult/result/genblk1[50].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[50].dff/q_reg/C
                         clock pessimism              0.187    25.118    
                         clock uncertainty           -0.035    25.082    
    SLICE_X31Y78         FDCE (Recov_fdce_C_CLR)     -0.405    24.677    CPU/multdiv_a/mult/result/genblk1[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -20.542    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[62].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.322ns  (logic 0.772ns (14.507%)  route 4.550ns (85.493%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 24.931 - 20.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 15.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.618    15.221    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.524    15.745 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.030    16.774    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.898 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.161    18.060    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          2.359    20.542    CPU/multdiv_a/mult/result/genblk1[62].dff/MD_mult
    SLICE_X31Y78         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[62].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.508    24.931    CPU/multdiv_a/mult/result/genblk1[62].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[62].dff/q_reg/C
                         clock pessimism              0.187    25.118    
                         clock uncertainty           -0.035    25.082    
    SLICE_X31Y78         FDCE (Recov_fdce_C_CLR)     -0.405    24.677    CPU/multdiv_a/mult/result/genblk1[62].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.677    
                         arrival time                         -20.542    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.339ns  (logic 0.772ns (14.458%)  route 4.567ns (85.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 15.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.618    15.221    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.524    15.745 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.030    16.774    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.898 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.161    18.060    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          2.377    20.560    CPU/multdiv_a/mult/result/genblk1[45].dff/MD_mult
    SLICE_X30Y76         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.505    24.928    CPU/multdiv_a/mult/result/genblk1[45].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[45].dff/q_reg/C
                         clock pessimism              0.187    25.115    
                         clock uncertainty           -0.035    25.079    
    SLICE_X30Y76         FDCE (Recov_fdce_C_CLR)     -0.319    24.760    CPU/multdiv_a/mult/result/genblk1[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.760    
                         arrival time                         -20.560    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.339ns  (logic 0.772ns (14.458%)  route 4.567ns (85.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 15.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.618    15.221    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.524    15.745 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.030    16.774    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.898 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.161    18.060    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          2.377    20.560    CPU/multdiv_a/mult/result/genblk1[46].dff/MD_mult
    SLICE_X30Y76         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.505    24.928    CPU/multdiv_a/mult/result/genblk1[46].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg/C
                         clock pessimism              0.187    25.115    
                         clock uncertainty           -0.035    25.079    
    SLICE_X30Y76         FDCE (Recov_fdce_C_CLR)     -0.319    24.760    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.760    
                         arrival time                         -20.560    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[47].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.339ns  (logic 0.772ns (14.458%)  route 4.567ns (85.542%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 15.221 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.618    15.221    CPU/dx_latch_a/genblk1[3].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.524    15.745 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg/Q
                         net (fo=14, routed)          1.030    16.774    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.898 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.161    18.060    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    18.184 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          2.377    20.560    CPU/multdiv_a/mult/result/genblk1[47].dff/MD_mult
    SLICE_X30Y76         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[47].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        1.505    24.928    CPU/multdiv_a/mult/result/genblk1[47].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[47].dff/q_reg/C
                         clock pessimism              0.187    25.115    
                         clock uncertainty           -0.035    25.079    
    SLICE_X30Y76         FDCE (Recov_fdce_C_CLR)     -0.319    24.760    CPU/multdiv_a/mult/result/genblk1[47].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.760    
                         arrival time                         -20.560    
  -------------------------------------------------------------------
                         slack                                  4.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.491ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[4].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.316%)  route 0.508ns (72.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556    11.475    CPU/dx_latch_a/genblk1[4].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.146    11.621 f  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.254    11.875    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_9
    SLICE_X50Y80         LUT5 (Prop_lut5_I2_O)        0.045    11.920 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.255    12.175    CPU/multdiv_a/mult/result/genblk1[4].dff/MD_mult
    SLICE_X49Y79         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.826     1.991    CPU/multdiv_a/mult/result/genblk1[4].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y79         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[4].dff/q_reg/C
                         clock pessimism             -0.250     1.740    
                         clock uncertainty            0.035     1.776    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.684    CPU/multdiv_a/mult/result/genblk1[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                          12.175    
  -------------------------------------------------------------------
                         slack                                 10.491    

Slack (MET) :             10.491ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[5].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.316%)  route 0.508ns (72.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556    11.475    CPU/dx_latch_a/genblk1[4].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.146    11.621 f  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.254    11.875    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_9
    SLICE_X50Y80         LUT5 (Prop_lut5_I2_O)        0.045    11.920 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.255    12.175    CPU/multdiv_a/mult/result/genblk1[5].dff/MD_mult
    SLICE_X49Y79         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[5].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.826     1.991    CPU/multdiv_a/mult/result/genblk1[5].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y79         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[5].dff/q_reg/C
                         clock pessimism             -0.250     1.740    
                         clock uncertainty            0.035     1.776    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.684    CPU/multdiv_a/mult/result/genblk1[5].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                          12.175    
  -------------------------------------------------------------------
                         slack                                 10.491    

Slack (MET) :             10.491ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[6].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.699ns  (logic 0.191ns (27.316%)  route 0.508ns (72.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556    11.475    CPU/dx_latch_a/genblk1[4].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.146    11.621 f  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.254    11.875    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_9
    SLICE_X50Y80         LUT5 (Prop_lut5_I2_O)        0.045    11.920 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.255    12.175    CPU/multdiv_a/mult/result/genblk1[6].dff/MD_mult
    SLICE_X49Y79         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.826     1.991    CPU/multdiv_a/mult/result/genblk1[6].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y79         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[6].dff/q_reg/C
                         clock pessimism             -0.250     1.740    
                         clock uncertainty            0.035     1.776    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.684    CPU/multdiv_a/mult/result/genblk1[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                          12.175    
  -------------------------------------------------------------------
                         slack                                 10.491    

Slack (MET) :             10.508ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[36].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.668ns  (logic 0.192ns (28.740%)  route 0.476ns (71.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556    11.475    CPU/dx_latch_a/genblk1[4].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.146    11.621 f  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.254    11.875    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_9
    SLICE_X50Y80         LUT5 (Prop_lut5_I3_O)        0.046    11.921 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          0.222    12.143    CPU/multdiv_a/div/aq_reg/genblk1[36].dff/MD_div
    SLICE_X50Y74         FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.819     1.984    CPU/multdiv_a/div/aq_reg/genblk1[36].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y74         FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[36].dff/q_reg/C
                         clock pessimism             -0.250     1.733    
                         clock uncertainty            0.035     1.769    
    SLICE_X50Y74         FDCE (Remov_fdce_C_CLR)     -0.133     1.636    CPU/multdiv_a/div/aq_reg/genblk1[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                 10.508    

Slack (MET) :             10.561ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[14].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.795ns  (logic 0.191ns (24.028%)  route 0.604ns (75.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556    11.475    CPU/dx_latch_a/genblk1[4].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.146    11.621 f  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.254    11.875    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_9
    SLICE_X50Y80         LUT5 (Prop_lut5_I2_O)        0.045    11.920 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.350    12.270    CPU/multdiv_a/mult/result/genblk1[14].dff/MD_mult
    SLICE_X42Y79         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.827     1.992    CPU/multdiv_a/mult/result/genblk1[14].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y79         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[14].dff/q_reg/C
                         clock pessimism             -0.250     1.741    
                         clock uncertainty            0.035     1.777    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    CPU/multdiv_a/mult/result/genblk1[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                          12.270    
  -------------------------------------------------------------------
                         slack                                 10.561    

Slack (MET) :             10.561ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[15].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.795ns  (logic 0.191ns (24.028%)  route 0.604ns (75.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556    11.475    CPU/dx_latch_a/genblk1[4].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.146    11.621 f  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.254    11.875    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_9
    SLICE_X50Y80         LUT5 (Prop_lut5_I2_O)        0.045    11.920 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.350    12.270    CPU/multdiv_a/mult/result/genblk1[15].dff/MD_mult
    SLICE_X42Y79         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.827     1.992    CPU/multdiv_a/mult/result/genblk1[15].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y79         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[15].dff/q_reg/C
                         clock pessimism             -0.250     1.741    
                         clock uncertainty            0.035     1.777    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    CPU/multdiv_a/mult/result/genblk1[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                          12.270    
  -------------------------------------------------------------------
                         slack                                 10.561    

Slack (MET) :             10.561ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[16].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.795ns  (logic 0.191ns (24.028%)  route 0.604ns (75.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556    11.475    CPU/dx_latch_a/genblk1[4].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.146    11.621 f  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.254    11.875    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_9
    SLICE_X50Y80         LUT5 (Prop_lut5_I2_O)        0.045    11.920 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.350    12.270    CPU/multdiv_a/mult/result/genblk1[16].dff/MD_mult
    SLICE_X42Y79         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.827     1.992    CPU/multdiv_a/mult/result/genblk1[16].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y79         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[16].dff/q_reg/C
                         clock pessimism             -0.250     1.741    
                         clock uncertainty            0.035     1.777    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    CPU/multdiv_a/mult/result/genblk1[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                          12.270    
  -------------------------------------------------------------------
                         slack                                 10.561    

Slack (MET) :             10.566ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.774ns  (logic 0.191ns (24.662%)  route 0.583ns (75.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556    11.475    CPU/dx_latch_a/genblk1[4].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.146    11.621 f  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.254    11.875    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_9
    SLICE_X50Y80         LUT5 (Prop_lut5_I2_O)        0.045    11.920 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.330    12.250    CPU/multdiv_a/mult/result/genblk1[3].dff/MD_mult
    SLICE_X47Y79         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.826     1.991    CPU/multdiv_a/mult/result/genblk1[3].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg/C
                         clock pessimism             -0.250     1.740    
                         clock uncertainty            0.035     1.776    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.684    CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                          12.250    
  -------------------------------------------------------------------
                         slack                                 10.566    

Slack (MET) :             10.566ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[7].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.774ns  (logic 0.191ns (24.662%)  route 0.583ns (75.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556    11.475    CPU/dx_latch_a/genblk1[4].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.146    11.621 f  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.254    11.875    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_9
    SLICE_X50Y80         LUT5 (Prop_lut5_I2_O)        0.045    11.920 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.330    12.250    CPU/multdiv_a/mult/result/genblk1[7].dff/MD_mult
    SLICE_X47Y79         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[7].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.826     1.991    CPU/multdiv_a/mult/result/genblk1[7].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[7].dff/q_reg/C
                         clock pessimism             -0.250     1.740    
                         clock uncertainty            0.035     1.776    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.684    CPU/multdiv_a/mult/result/genblk1[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                          12.250    
  -------------------------------------------------------------------
                         slack                                 10.566    

Slack (MET) :             10.566ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.774ns  (logic 0.191ns (24.662%)  route 0.583ns (75.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.556    11.475    CPU/dx_latch_a/genblk1[4].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.146    11.621 f  CPU/dx_latch_a/genblk1[4].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.254    11.875    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_9
    SLICE_X50Y80         LUT5 (Prop_lut5_I2_O)        0.045    11.920 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.330    12.250    CPU/multdiv_a/mult/result/genblk1[8].dff/MD_mult
    SLICE_X47Y79         FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1688, routed)        0.826     1.991    CPU/multdiv_a/mult/result/genblk1[8].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg/C
                         clock pessimism             -0.250     1.740    
                         clock uncertainty            0.035     1.776    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.684    CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                          12.250    
  -------------------------------------------------------------------
                         slack                                 10.566    





