Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  5 17:45:37 2024
| Host         : WM106-ST08_01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     489         
TIMING-20  Warning           Non-clocked latch               120         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (826)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1172)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (826)
--------------------------
 There are 489 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: c_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: c_state_reg[1]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: c_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: deb_s0/bt_deb_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: deb_s1/bt_deb_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: deb_s2/bt_deb_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: deb_s3/bt_deb_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1172)
---------------------------------------------------
 There are 1172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1199          inf        0.000                      0                 1199           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1199 Endpoints
Min Delay          1199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 4.591ns (46.917%)  route 5.195ns (53.083%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[9]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  simon_color_ctrl/timer_reg[9]/Q
                         net (fo=3, routed)           0.892     1.348    simon_color_ctrl/timer_reg[9]
    SLICE_X64Y82         LUT6 (Prop_lut6_I4_O)        0.124     1.472 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.664     2.135    simon_color_ctrl/simon_led0_OBUF[1]_inst_i_3_n_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     2.259 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           1.397     3.656    simon_color_ctrl/simon_led0_OBUF[1]_inst_i_2_n_2
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.152     3.808 r  simon_color_ctrl/simon_led3_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.243     6.051    simon_led3_OBUF[0]
    M1                   OBUF (Prop_obuf_I_O)         3.735     9.786 r  simon_led3_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.786    simon_led3[1]
    M1                                                                r  simon_led3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 4.336ns (44.331%)  route 5.445ns (55.669%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[9]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  simon_color_ctrl/timer_reg[9]/Q
                         net (fo=3, routed)           0.892     1.348    simon_color_ctrl/timer_reg[9]
    SLICE_X64Y82         LUT6 (Prop_lut6_I4_O)        0.124     1.472 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.664     2.135    simon_color_ctrl/simon_led0_OBUF[1]_inst_i_3_n_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     2.259 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           1.405     3.664    simon_color_ctrl/simon_led0_OBUF[1]_inst_i_2_n_2
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.124     3.788 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.485     6.273    simon_led0_OBUF[1]
    J2                   OBUF (Prop_obuf_I_O)         3.508     9.781 r  simon_led0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.781    simon_led0[1]
    J2                                                                r  simon_led0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_t/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.746ns  (logic 4.273ns (43.848%)  route 5.472ns (56.152%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE                         0.000     0.000 r  seq_t/counter_reg[16]/C
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seq_t/counter_reg[16]/Q
                         net (fo=2, routed)           0.982     1.500    seq_t/counter_reg[16]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.624 r  seq_t/led_OBUF[13]_inst_i_7/O
                         net (fo=1, routed)           0.797     2.421    seq_t/led_OBUF[13]_inst_i_7_n_2
    SLICE_X7Y83          LUT6 (Prop_lut6_I5_O)        0.124     2.545 r  seq_t/led_OBUF[13]_inst_i_1/O
                         net (fo=4, routed)           3.693     6.238    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.746 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.746    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.646ns  (logic 4.592ns (47.608%)  route 5.054ns (52.392%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[9]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  simon_color_ctrl/timer_reg[9]/Q
                         net (fo=3, routed)           0.892     1.348    simon_color_ctrl/timer_reg[9]
    SLICE_X64Y82         LUT6 (Prop_lut6_I4_O)        0.124     1.472 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.664     2.135    simon_color_ctrl/simon_led0_OBUF[1]_inst_i_3_n_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     2.259 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           1.397     3.656    simon_color_ctrl/simon_led0_OBUF[1]_inst_i_2_n_2
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.152     3.808 r  simon_color_ctrl/simon_led3_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.102     5.910    simon_led3_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.736     9.646 r  simon_led3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.646    simon_led3[0]
    M3                                                                r  simon_led3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.641ns  (logic 4.563ns (47.332%)  route 5.078ns (52.668%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[9]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  simon_color_ctrl/timer_reg[9]/Q
                         net (fo=3, routed)           0.892     1.348    simon_color_ctrl/timer_reg[9]
    SLICE_X64Y82         LUT6 (Prop_lut6_I4_O)        0.124     1.472 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.664     2.135    simon_color_ctrl/simon_led0_OBUF[1]_inst_i_3_n_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     2.259 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           1.405     3.664    simon_color_ctrl/simon_led0_OBUF[1]_inst_i_2_n_2
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.146     3.810 r  simon_color_ctrl/simon_led2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.118     5.928    simon_led2_OBUF[2]
    N2                   OBUF (Prop_obuf_I_O)         3.713     9.641 r  simon_led2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.641    simon_led2[2]
    N2                                                                r  simon_led2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_color_ctrl/timer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 4.335ns (46.049%)  route 5.078ns (53.951%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  simon_color_ctrl/timer_reg[9]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  simon_color_ctrl/timer_reg[9]/Q
                         net (fo=3, routed)           0.892     1.348    simon_color_ctrl/timer_reg[9]
    SLICE_X64Y82         LUT6 (Prop_lut6_I4_O)        0.124     1.472 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.664     2.135    simon_color_ctrl/simon_led0_OBUF[1]_inst_i_3_n_2
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     2.259 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_2/O
                         net (fo=4, routed)           1.397     3.656    simon_color_ctrl/simon_led0_OBUF[1]_inst_i_2_n_2
    SLICE_X54Y84         LUT4 (Prop_lut4_I0_O)        0.124     3.780 r  simon_color_ctrl/simon_led1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.126     5.906    simon_led1_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         3.507     9.413 r  simon_led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.413    simon_led1[0]
    K2                                                                r  simon_led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 3.961ns (46.056%)  route 4.639ns (53.943%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  c_state_reg[0]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c_state_reg[0]/Q
                         net (fo=98, routed)          4.639     5.095    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.600 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.600    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDstringer/lcd1/lcd_regsel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_regsel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 4.091ns (49.471%)  route 4.178ns (50.529%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  LCDstringer/lcd1/lcd_regsel_reg/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCDstringer/lcd1/lcd_regsel_reg/Q
                         net (fo=1, routed)           4.178     4.597    lcd_regsel_OBUF
    P17                  OBUF (Prop_obuf_I_O)         3.672     8.269 r  lcd_regsel_OBUF_inst/O
                         net (fo=0)                   0.000     8.269    lcd_regsel
    P17                                                               r  lcd_regsel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u1/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.019ns (49.647%)  route 4.076ns (50.353%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDSE                         0.000     0.000 r  simon_rand/u1/lfsr_reg[0]/C
    SLICE_X8Y81          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  simon_rand/u1/lfsr_reg[0]/Q
                         net (fo=5, routed)           4.076     4.594    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.095 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.095    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seq_ct/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 3.981ns (52.351%)  route 3.624ns (47.649%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  seq_ct/count_reg[6]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seq_ct/count_reg[6]/Q
                         net (fo=5, routed)           3.624     4.080    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.605 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.605    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[8]/C
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  simon_rand/u2/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.059     0.207    simon_rand/u2/lfsr__0[8]
    SLICE_X11Y83         FDRE                                         r  simon_rand/u2/rerun_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.128ns (59.166%)  route 0.088ns (40.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[2]/C
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  simon_rand/u2/lfsr_reg[2]/Q
                         net (fo=3, routed)           0.088     0.216    simon_rand/u2/lfsr__0[2]
    SLICE_X8Y82          FDRE                                         r  simon_rand/u2/rerun_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u1/lfsr_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            simon_rand/u1/rerun_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDSE                         0.000     0.000 r  simon_rand/u1/lfsr_reg[6]/C
    SLICE_X10Y81         FDSE (Prop_fdse_C_Q)         0.148     0.148 r  simon_rand/u1/lfsr_reg[6]/Q
                         net (fo=2, routed)           0.073     0.221    simon_rand/u1/lfsr[6]
    SLICE_X11Y81         FDSE                                         r  simon_rand/u1/rerun_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u1/lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u1/rerun_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.812%)  route 0.061ns (27.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE                         0.000     0.000 r  simon_rand/u1/lfsr_reg[3]/C
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  simon_rand/u1/lfsr_reg[3]/Q
                         net (fo=3, routed)           0.061     0.225    simon_rand/u1/lfsr[3]
    SLICE_X11Y82         FDRE                                         r  simon_rand/u1/rerun_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u1/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            simon_rand/u1/rerun_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.164ns (67.862%)  route 0.078ns (32.138%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDSE                         0.000     0.000 r  simon_rand/u1/lfsr_reg[0]/C
    SLICE_X8Y81          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  simon_rand/u1/lfsr_reg[0]/Q
                         net (fo=5, routed)           0.078     0.242    simon_rand/u1/Q[0]
    SLICE_X9Y81          FDSE                                         r  simon_rand/u1/rerun_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/rerun_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/lfsr_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE                         0.000     0.000 r  simon_rand/u2/rerun_reg_reg[15]/C
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  simon_rand/u2/rerun_reg_reg[15]/Q
                         net (fo=1, routed)           0.052     0.216    simon_rand/u2/rerun_reg_reg_n_2_[15]
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  simon_rand/u2/lfsr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.261    simon_rand/u2/lfsr[15]_i_1__0_n_2
    SLICE_X9Y82          FDRE                                         r  simon_rand/u2/lfsr_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u1/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u1/rerun_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.148ns (54.975%)  route 0.121ns (45.025%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE                         0.000     0.000 r  simon_rand/u1/lfsr_reg[4]/C
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  simon_rand/u1/lfsr_reg[4]/Q
                         net (fo=2, routed)           0.121     0.269    simon_rand/u1/lfsr[4]
    SLICE_X11Y82         FDRE                                         r  simon_rand/u1/rerun_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.148ns (54.671%)  route 0.123ns (45.329%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[9]/C
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  simon_rand/u2/lfsr_reg[9]/Q
                         net (fo=2, routed)           0.123     0.271    simon_rand/u2/lfsr__0[9]
    SLICE_X11Y82         FDRE                                         r  simon_rand/u2/rerun_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDstringer/line2_reg[37]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCDstringer/line2_reg[45]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  LCDstringer/line2_reg[37]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCDstringer/line2_reg[37]/Q
                         net (fo=1, routed)           0.087     0.228    LCDstringer/line2_reg_n_2_[37]
    SLICE_X5Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  LCDstringer/line2[45]_i_1/O
                         net (fo=1, routed)           0.000     0.273    LCDstringer/line2[45]_i_1_n_2
    SLICE_X5Y89          FDRE                                         r  LCDstringer/line2_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u1/rerun_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u1/lfsr_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE                         0.000     0.000 r  simon_rand/u1/rerun_reg_reg[12]/C
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_rand/u1/rerun_reg_reg[12]/Q
                         net (fo=1, routed)           0.087     0.228    simon_rand/u1/rerun_reg[12]
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  simon_rand/u1/lfsr[12]_i_1/O
                         net (fo=1, routed)           0.000     0.273    simon_rand/u1/p_1_in[12]
    SLICE_X10Y82         FDRE                                         r  simon_rand/u1/lfsr_reg[12]/D
  -------------------------------------------------------------------    -------------------





