TimeQuest Timing Analyzer report for teiler
Tue Jan 10 22:57:34 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 12. Slow Model Setup: 'clock'
 13. Slow Model Setup: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'
 14. Slow Model Hold: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 15. Slow Model Hold: 'clock'
 16. Slow Model Hold: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'
 17. Slow Model Minimum Pulse Width: 'clock'
 18. Slow Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 19. Slow Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 28. Fast Model Setup: 'clock'
 29. Fast Model Setup: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'
 30. Fast Model Hold: 'clock'
 31. Fast Model Hold: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 32. Fast Model Hold: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'
 33. Fast Model Minimum Pulse Width: 'clock'
 34. Fast Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 35. Fast Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; teiler                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------+
; Clock Name                                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                               ;
+-------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------+
; clock                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                             ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] } ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] }           ;
+-------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; 338.07 MHz ; 338.07 MHz      ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ;                                                               ;
; 518.4 MHz  ; 380.08 MHz      ; clock                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1443.0 MHz ; 450.05 MHz      ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; limit due to low minimum pulse width violation (tcl)          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                   ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -1.958 ; -19.343       ;
; clock                                                             ; -0.929 ; -3.492        ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; 0.307  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                    ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -2.512 ; -23.921       ;
; clock                                                             ; -2.158 ; -9.988        ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; 0.445  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                     ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; clock                                                             ; -1.631 ; -8.963        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.611 ; -20.774       ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; -0.611 ; -1.222        ;
+-------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.958 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.988      ;
; -1.923 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.953      ;
; -1.799 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.829      ;
; -1.784 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.814      ;
; -1.763 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.793      ;
; -1.749 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.779      ;
; -1.704 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.734      ;
; -1.669 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.699      ;
; -1.639 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.669      ;
; -1.625 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.655      ;
; -1.624 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.654      ;
; -1.589 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.619      ;
; -1.589 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.619      ;
; -1.564 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.594      ;
; -1.545 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.575      ;
; -1.544 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.574      ;
; -1.509 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.539      ;
; -1.509 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.539      ;
; -1.503 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.533      ;
; -1.465 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.495      ;
; -1.465 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.495      ;
; -1.464 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.494      ;
; -1.429 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.459      ;
; -1.429 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.459      ;
; -1.390 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.420      ;
; -1.385 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.415      ;
; -1.385 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.415      ;
; -1.384 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.414      ;
; -1.349 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.379      ;
; -1.349 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.379      ;
; -1.329 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.359      ;
; -1.310 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.340      ;
; -1.305 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.335      ;
; -1.305 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.335      ;
; -1.304 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.334      ;
; -1.302 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.340      ;
; -1.269 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.299      ;
; -1.269 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.299      ;
; -1.249 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.279      ;
; -1.230 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.260      ;
; -1.225 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.255      ;
; -1.225 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.255      ;
; -1.224 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.254      ;
; -1.220 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.258      ;
; -1.189 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.219      ;
; -1.189 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.219      ;
; -1.169 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.199      ;
; -1.159 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.197      ;
; -1.150 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.180      ;
; -1.145 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.175      ;
; -1.145 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.175      ;
; -1.128 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.166      ;
; -1.117 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.155      ;
; -1.109 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.139      ;
; -1.089 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.119      ;
; -1.070 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.100      ;
; -1.065 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.095      ;
; -1.065 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.095      ;
; -1.055 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.093      ;
; -1.048 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.086      ;
; -1.046 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.084      ;
; -1.029 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.059      ;
; -1.020 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.058      ;
; -1.009 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.039      ;
; -0.994 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.032      ;
; -0.990 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.020      ;
; -0.985 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.023      ;
; -0.985 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 2.015      ;
; -0.975 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.013      ;
; -0.968 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.006      ;
; -0.966 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 2.004      ;
; -0.958 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.996      ;
; -0.943 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.981      ;
; -0.940 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.978      ;
; -0.929 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 1.959      ;
; -0.910 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 1.940      ;
; -0.905 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.943      ;
; -0.905 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 1.935      ;
; -0.896 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.934      ;
; -0.895 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.933      ;
; -0.888 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.926      ;
; -0.886 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.924      ;
; -0.878 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.916      ;
; -0.863 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.901      ;
; -0.860 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.898      ;
; -0.860 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.898      ;
; -0.849 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 1.879      ;
; -0.830 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 1.860      ;
; -0.825 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.863      ;
; -0.820 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.858      ;
; -0.816 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.854      ;
; -0.815 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.853      ;
; -0.808 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.846      ;
; -0.806 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.844      ;
; -0.784 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.822      ;
; -0.783 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.821      ;
; -0.780 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.818      ;
; -0.780 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.818      ;
; -0.769 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.008     ; 1.799      ;
; -0.761 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.799      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.929 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.967      ;
; -0.849 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.887      ;
; -0.809 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.847      ;
; -0.769 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.807      ;
; -0.769 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.807      ;
; -0.729 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.767      ;
; -0.689 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.727      ;
; -0.689 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.727      ;
; -0.689 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.727      ;
; -0.649 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.687      ;
; -0.256 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.294      ;
; -0.256 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.294      ;
; -0.256 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.294      ;
; -0.217 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.255      ;
; -0.217 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.255      ;
; 1.658  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.849      ; 2.006      ;
; 1.738  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.849      ; 1.926      ;
; 1.818  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.849      ; 1.846      ;
; 1.898  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.849      ; 1.766      ;
; 1.978  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.849      ; 1.686      ;
; 2.158  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.849      ; 2.006      ;
; 2.238  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.849      ; 1.926      ;
; 2.318  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.849      ; 1.846      ;
; 2.398  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.849      ; 1.766      ;
; 2.410  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 2.849      ; 1.254      ;
; 2.478  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.849      ; 1.686      ;
; 2.910  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 2.849      ; 1.254      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'                                                                                                               ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.307 ; flipflop  ; flipflop ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.731      ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -2.512 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.173      ; 1.224      ;
; -2.012 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.173      ; 1.224      ;
; -1.994 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.173      ; 1.742      ;
; -1.914 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.173      ; 1.822      ;
; -1.834 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.173      ; 1.902      ;
; -1.754 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.173      ; 1.982      ;
; -1.674 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.173      ; 2.062      ;
; -1.594 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.173      ; 2.142      ;
; -1.514 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.173      ; 2.222      ;
; -1.494 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.173      ; 1.742      ;
; -1.414 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.173      ; 1.822      ;
; -1.345 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.165      ; 2.383      ;
; -1.334 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.173      ; 1.902      ;
; -1.265 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.165      ; 2.463      ;
; -1.254 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.173      ; 1.982      ;
; -1.185 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.165      ; 2.543      ;
; -1.174 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.173      ; 2.062      ;
; -1.105 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.165      ; 2.623      ;
; -1.094 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.173      ; 2.142      ;
; -1.025 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.165      ; 2.703      ;
; -1.014 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.173      ; 2.222      ;
; -0.945 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.165      ; 2.783      ;
; -0.865 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.165      ; 2.863      ;
; -0.845 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.165      ; 2.383      ;
; -0.785 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.165      ; 2.943      ;
; -0.765 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.165      ; 2.463      ;
; -0.685 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.165      ; 2.543      ;
; -0.611 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 3.165      ; 3.117      ;
; -0.605 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.165      ; 2.623      ;
; -0.525 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.165      ; 2.703      ;
; -0.445 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.165      ; 2.783      ;
; -0.365 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.165      ; 2.863      ;
; -0.285 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.165      ; 2.943      ;
; -0.111 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 3.165      ; 3.117      ;
; 0.938  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.224      ;
; 0.950  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.236      ;
; 0.951  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.237      ;
; 0.955  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.241      ;
; 0.966  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.252      ;
; 0.975  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.980  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.267      ;
; 0.990  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.276      ;
; 0.990  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.276      ;
; 0.994  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.280      ;
; 1.013  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.299      ;
; 1.025  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.311      ;
; 1.026  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.312      ;
; 1.398  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.684      ;
; 1.400  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.686      ;
; 1.407  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.693      ;
; 1.408  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.408  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.412  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.413  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.699      ;
; 1.417  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.703      ;
; 1.452  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.738      ;
; 1.452  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.738      ;
; 1.455  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.456  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.456  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.478  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.764      ;
; 1.480  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.766      ;
; 1.487  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.773      ;
; 1.488  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.488  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.492  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.778      ;
; 1.497  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.783      ;
; 1.513  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.799      ;
; 1.521  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.008     ; 1.799      ;
; 1.532  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.818      ;
; 1.532  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.818      ;
; 1.535  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.821      ;
; 1.536  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.822      ;
; 1.558  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.844      ;
; 1.560  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.846      ;
; 1.567  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.853      ;
; 1.568  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.572  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.858      ;
; 1.577  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.863      ;
; 1.582  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.008     ; 1.860      ;
; 1.601  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.008     ; 1.879      ;
; 1.612  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.898      ;
; 1.612  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.898      ;
; 1.615  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.901      ;
; 1.630  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.916      ;
; 1.638  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.924      ;
; 1.640  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.647  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.933      ;
; 1.648  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.934      ;
; 1.657  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.008     ; 1.935      ;
; 1.657  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.662  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.008     ; 1.940      ;
; 1.681  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.008     ; 1.959      ;
; 1.692  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.978      ;
; 1.695  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.981      ;
; 1.710  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.996      ;
; 1.718  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.004      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.158 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.849      ; 1.254      ;
; -1.726 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.849      ; 1.686      ;
; -1.658 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.849      ; 1.254      ;
; -1.646 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.849      ; 1.766      ;
; -1.566 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.849      ; 1.846      ;
; -1.486 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.849      ; 1.926      ;
; -1.406 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 2.849      ; 2.006      ;
; -1.226 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.849      ; 1.686      ;
; -1.146 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.849      ; 1.766      ;
; -1.066 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.849      ; 1.846      ;
; -0.986 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.849      ; 1.926      ;
; -0.906 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 2.849      ; 2.006      ;
; 0.969  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.969  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 1.008  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.294      ;
; 1.008  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.294      ;
; 1.008  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.294      ;
; 1.401  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.687      ;
; 1.441  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.727      ;
; 1.441  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.727      ;
; 1.441  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.727      ;
; 1.481  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.767      ;
; 1.521  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.807      ;
; 1.521  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.807      ;
; 1.561  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.847      ;
; 1.601  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.887      ;
; 1.681  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.967      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'                                                                                                                ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.445 ; flipflop  ; flipflop ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.731      ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock ; Rise       ; clock                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; flipflop                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; flipflop                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; _|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; _|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Rise       ; _|dataa                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Rise       ; _|dataa                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; flipflop|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; flipflop|clk                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; 7.082 ; 7.082 ; Fall       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; 7.082 ; 7.082 ; Fall       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                   ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.225 ; -0.539        ;
; clock                                                             ; 0.266  ; 0.000         ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; 0.665  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                    ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; clock                                                             ; -1.202 ; -6.172        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -1.067 ; -11.136       ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; 0.215  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                     ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; clock                                                             ; -1.380 ; -7.380        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500 ; -17.000       ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; -0.500 ; -1.000        ;
+-------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.225 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.253      ;
; -0.206 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.234      ;
; -0.155 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.183      ;
; -0.136 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.164      ;
; -0.131 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.159      ;
; -0.112 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.140      ;
; -0.096 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.124      ;
; -0.086 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.114      ;
; -0.077 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.105      ;
; -0.061 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.089      ;
; -0.061 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.089      ;
; -0.051 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.079      ;
; -0.042 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.070      ;
; -0.042 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.070      ;
; -0.026 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.054      ;
; -0.026 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.054      ;
; -0.011 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.039      ;
; -0.007 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.035      ;
; -0.007 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.035      ;
; 0.008  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.020      ;
; 0.009  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.019      ;
; 0.009  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.019      ;
; 0.028  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.000      ;
; 0.028  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 1.000      ;
; 0.043  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.985      ;
; 0.043  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.985      ;
; 0.044  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.984      ;
; 0.044  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.984      ;
; 0.063  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.965      ;
; 0.063  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.965      ;
; 0.078  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.950      ;
; 0.078  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.950      ;
; 0.079  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.949      ;
; 0.079  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.949      ;
; 0.083  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.949      ;
; 0.083  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.945      ;
; 0.098  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.930      ;
; 0.098  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.930      ;
; 0.113  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.915      ;
; 0.113  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.915      ;
; 0.114  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.914      ;
; 0.114  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.914      ;
; 0.117  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.915      ;
; 0.118  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.910      ;
; 0.133  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.895      ;
; 0.133  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.895      ;
; 0.143  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.889      ;
; 0.148  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.880      ;
; 0.148  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.880      ;
; 0.149  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.879      ;
; 0.153  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.875      ;
; 0.164  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.868      ;
; 0.168  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.860      ;
; 0.177  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.855      ;
; 0.183  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.845      ;
; 0.183  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.845      ;
; 0.184  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.844      ;
; 0.188  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.840      ;
; 0.203  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.825      ;
; 0.205  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.827      ;
; 0.211  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.821      ;
; 0.212  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.820      ;
; 0.213  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.819      ;
; 0.218  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.810      ;
; 0.218  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.810      ;
; 0.223  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.805      ;
; 0.224  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.808      ;
; 0.233  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.799      ;
; 0.237  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.795      ;
; 0.240  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.792      ;
; 0.246  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.786      ;
; 0.247  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.785      ;
; 0.253  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.775      ;
; 0.253  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.775      ;
; 0.258  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.774      ;
; 0.258  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.770      ;
; 0.259  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.773      ;
; 0.268  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.764      ;
; 0.272  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.760      ;
; 0.275  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.757      ;
; 0.275  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.757      ;
; 0.281  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.751      ;
; 0.282  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.750      ;
; 0.288  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.740      ;
; 0.293  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.739      ;
; 0.293  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.735      ;
; 0.294  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.738      ;
; 0.294  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.738      ;
; 0.307  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.725      ;
; 0.307  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.725      ;
; 0.310  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.722      ;
; 0.310  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.722      ;
; 0.316  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.716      ;
; 0.317  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.715      ;
; 0.322  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.710      ;
; 0.327  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.705      ;
; 0.328  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.704      ;
; 0.328  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; -0.004     ; 0.700      ;
; 0.329  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.703      ;
; 0.329  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 0.703      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.266 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.766      ;
; 0.301 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.731      ;
; 0.313 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.719      ;
; 0.335 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.697      ;
; 0.336 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.696      ;
; 0.348 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.684      ;
; 0.370 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.662      ;
; 0.370 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.662      ;
; 0.371 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.661      ;
; 0.383 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.649      ;
; 0.510 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.521      ;
; 0.521 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.511      ;
; 0.521 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.511      ;
; 1.304 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.419      ; 0.788      ;
; 1.339 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.419      ; 0.753      ;
; 1.374 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.419      ; 0.718      ;
; 1.409 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.419      ; 0.683      ;
; 1.444 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.419      ; 0.648      ;
; 1.582 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.419      ; 0.510      ;
; 1.804 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.419      ; 0.788      ;
; 1.839 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.419      ; 0.753      ;
; 1.874 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.419      ; 0.718      ;
; 1.909 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.419      ; 0.683      ;
; 1.944 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.419      ; 0.648      ;
; 2.082 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.419      ; 0.510      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'                                                                                                               ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.665 ; flipflop  ; flipflop ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.202 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.419      ; 0.510      ;
; -1.064 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.419      ; 0.648      ;
; -1.029 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.419      ; 0.683      ;
; -0.994 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.419      ; 0.718      ;
; -0.959 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.419      ; 0.753      ;
; -0.924 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.419      ; 0.788      ;
; -0.702 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.419      ; 0.510      ;
; -0.564 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.419      ; 0.648      ;
; -0.529 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.419      ; 0.683      ;
; -0.494 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.419      ; 0.718      ;
; -0.459 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.419      ; 0.753      ;
; -0.424 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.419      ; 0.788      ;
; 0.359  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.369  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.497  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.649      ;
; 0.509  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.662      ;
; 0.532  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.684      ;
; 0.544  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.697      ;
; 0.567  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.719      ;
; 0.579  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.614  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.766      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.067 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.301      ; 0.527      ;
; -0.927 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.301      ; 0.667      ;
; -0.892 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.301      ; 0.702      ;
; -0.857 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.301      ; 0.737      ;
; -0.822 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.301      ; 0.772      ;
; -0.787 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.301      ; 0.807      ;
; -0.752 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.301      ; 0.842      ;
; -0.717 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.301      ; 0.877      ;
; -0.626 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.297      ; 0.964      ;
; -0.591 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.297      ; 0.999      ;
; -0.567 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.301      ; 0.527      ;
; -0.556 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.297      ; 1.034      ;
; -0.521 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.297      ; 1.069      ;
; -0.486 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.297      ; 1.104      ;
; -0.451 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.297      ; 1.139      ;
; -0.427 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.301      ; 0.667      ;
; -0.416 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.297      ; 1.174      ;
; -0.392 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.301      ; 0.702      ;
; -0.381 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.297      ; 1.209      ;
; -0.357 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.301      ; 0.737      ;
; -0.322 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.301      ; 0.772      ;
; -0.287 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.297      ; 1.303      ;
; -0.287 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.301      ; 0.807      ;
; -0.252 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.301      ; 0.842      ;
; -0.217 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.301      ; 0.877      ;
; -0.126 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.297      ; 0.964      ;
; -0.091 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.297      ; 0.999      ;
; -0.056 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.297      ; 1.034      ;
; -0.021 ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.297      ; 1.069      ;
; 0.014  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.297      ; 1.104      ;
; 0.049  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.297      ; 1.139      ;
; 0.084  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.297      ; 1.174      ;
; 0.119  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.297      ; 1.209      ;
; 0.213  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.297      ; 1.303      ;
; 0.355  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.362  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.371  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.376  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.493  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.500  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.516  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.670      ;
; 0.528  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.535  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.535  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.538  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.538  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.551  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.551  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.004     ; 0.700      ;
; 0.552  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.558  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.563  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.564  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.570  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.570  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.573  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.725      ;
; 0.573  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.725      ;
; 0.586  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.004     ; 0.735      ;
; 0.587  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.592  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.004     ; 0.740      ;
; 0.598  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.599  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.605  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.605  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.608  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.612  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.621  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.622  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.004     ; 0.770      ;
; 0.622  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.774      ;
; 0.627  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.004     ; 0.775      ;
; 0.627  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; -0.004     ; 0.775      ;
; 0.633  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.634  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.786      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'                                                                                                                ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.215 ; flipflop  ; flipflop ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]'                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; flipflop                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; flipflop                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; _|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; _|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Rise       ; _|dataa                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Rise       ; _|dataa                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; flipflop|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; Fall       ; flipflop|clk                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; 3.259 ; 3.259 ; Fall       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; 3.259 ; 3.259 ; Fall       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+--------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                              ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                                   ; -1.958  ; -2.512  ; N/A      ; N/A     ; -1.631              ;
;  clock                                                             ; -0.929  ; -2.158  ; N/A      ; N/A     ; -1.631              ;
;  lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; 0.307   ; 0.215   ; N/A      ; N/A     ; -0.611              ;
;  lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -1.958  ; -2.512  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                                                    ; -22.835 ; -33.909 ; 0.0      ; 0.0     ; -30.959             ;
;  clock                                                             ; -3.492  ; -9.988  ; N/A      ; N/A     ; -8.963              ;
;  lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; 0.000   ; 0.000   ; N/A      ; N/A     ; -1.222              ;
;  lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -19.343 ; -23.921 ; N/A      ; N/A     ; -20.774             ;
+--------------------------------------------------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; 7.082 ; 7.082 ; Fall       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ; 3.259 ; 3.259 ; Fall       ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                             ; clock                                                             ; 15       ; 0        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock                                                             ; 6        ; 6        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 136      ; 0        ; 0        ; 0        ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 17       ; 17       ; 0        ; 0        ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; 0        ; 0        ; 0        ; 1        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                             ; clock                                                             ; 15       ; 0        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock                                                             ; 6        ; 6        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 136      ; 0        ; 0        ; 0        ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 17       ; 17       ; 0        ; 0        ;
; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]           ; 0        ; 0        ; 0        ; 1        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 10 22:57:33 2017
Info: Command: quartus_sta teiler -c teiler
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'teiler.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita5  from: cin  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.958
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.958       -19.343 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.929        -3.492 clock 
    Info (332119):     0.307         0.000 lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -2.512
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.512       -23.921 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -2.158        -9.988 clock 
    Info (332119):     0.445         0.000 lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -8.963 clock 
    Info (332119):    -0.611       -20.774 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.611        -1.222 lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita5  from: cin  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.225
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.225        -0.539 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):     0.266         0.000 clock 
    Info (332119):     0.665         0.000 lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -1.202
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.202        -6.172 clock 
    Info (332119):    -1.067       -11.136 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):     0.215         0.000 lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -7.380 clock 
    Info (332119):    -0.500       -17.000 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.500        -1.000 lpm_counter:counter12|cntr_jnj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 294 megabytes
    Info: Processing ended: Tue Jan 10 22:57:34 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


