Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Mar 05 23:50:46 2018
| Host         : JPANG-ThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: msseg1/my_clk/tmp_clk_reg/C (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: s_clk_sig_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 586 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.618        0.000                      0                  100        0.152        0.000                      0                  100        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.618        0.000                      0                  100        0.152        0.000                      0                  100        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.553ns (31.583%)  route 3.364ns (68.417%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.546     5.067    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.419     5.486 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=8, routed)           0.908     6.394    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.329     6.723 r  db1s/bounce_counter/FSM_sequential_PS[2]_i_5/O
                         net (fo=2, routed)           0.496     7.220    db1s/bounce_counter/FSM_sequential_PS[2]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.327     7.547 r  db1s/bounce_counter/FSM_sequential_PS[2]_i_3/O
                         net (fo=5, routed)           0.831     8.378    db1s/bounce_counter/FSM_sequential_PS_reg[2]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.152     8.530 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.433     8.963    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.326     9.289 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.696     9.984    db1s/bounce_counter/s_count_rst
    SLICE_X40Y25         FDRE                                         r  db1s/bounce_counter/s_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    14.771    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  db1s/bounce_counter/s_count_reg[0]/C
                         clock pessimism              0.296    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X40Y25         FDRE (Setup_fdre_C_R)       -0.429    14.603    db1s/bounce_counter/s_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.553ns (31.583%)  route 3.364ns (68.417%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.546     5.067    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.419     5.486 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=8, routed)           0.908     6.394    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.329     6.723 r  db1s/bounce_counter/FSM_sequential_PS[2]_i_5/O
                         net (fo=2, routed)           0.496     7.220    db1s/bounce_counter/FSM_sequential_PS[2]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.327     7.547 r  db1s/bounce_counter/FSM_sequential_PS[2]_i_3/O
                         net (fo=5, routed)           0.831     8.378    db1s/bounce_counter/FSM_sequential_PS_reg[2]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.152     8.530 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.433     8.963    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.326     9.289 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.696     9.984    db1s/bounce_counter/s_count_rst
    SLICE_X40Y25         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    14.771    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
                         clock pessimism              0.296    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X40Y25         FDRE (Setup_fdre_C_R)       -0.429    14.603    db1s/bounce_counter/s_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.138ns (24.613%)  route 3.486ns (75.387%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.554     5.075    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.856     6.449    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.290     6.863    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.987 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.295     7.282    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.406 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.183    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.750    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.874 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.825     9.699    msseg1/my_clk/tmp_clk
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.437    14.778    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[29]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    msseg1/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.138ns (24.613%)  route 3.486ns (75.387%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.554     5.075    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.856     6.449    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.290     6.863    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.987 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.295     7.282    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.406 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.183    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.750    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.874 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.825     9.699    msseg1/my_clk/tmp_clk
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.437    14.778    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[30]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    msseg1/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.138ns (24.613%)  route 3.486ns (75.387%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.554     5.075    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.856     6.449    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.290     6.863    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.987 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.295     7.282    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.406 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.183    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.750    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.874 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.825     9.699    msseg1/my_clk/tmp_clk
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.437    14.778    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[31]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    msseg1/my_clk/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.138ns (25.372%)  route 3.347ns (74.628%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.554     5.075    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.856     6.449    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.290     6.863    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.987 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.295     7.282    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.406 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.183    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.750    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.874 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.687     9.560    msseg1/my_clk/tmp_clk
    SLICE_X50Y25         FDRE                                         r  msseg1/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.435    14.776    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  msseg1/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y25         FDRE (Setup_fdre_C_R)       -0.524    14.477    msseg1/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.138ns (25.372%)  route 3.347ns (74.628%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.554     5.075    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.856     6.449    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.290     6.863    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.987 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.295     7.282    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.406 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.183    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.750    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.874 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.687     9.560    msseg1/my_clk/tmp_clk
    SLICE_X50Y25         FDRE                                         r  msseg1/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.435    14.776    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  msseg1/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y25         FDRE (Setup_fdre_C_R)       -0.524    14.477    msseg1/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.138ns (25.372%)  route 3.347ns (74.628%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.554     5.075    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.856     6.449    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.290     6.863    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.987 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.295     7.282    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.406 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.183    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.750    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.874 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.687     9.560    msseg1/my_clk/tmp_clk
    SLICE_X50Y25         FDRE                                         r  msseg1/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.435    14.776    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  msseg1/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y25         FDRE (Setup_fdre_C_R)       -0.524    14.477    msseg1/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.138ns (25.372%)  route 3.347ns (74.628%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.554     5.075    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.856     6.449    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.573 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.290     6.863    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.987 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.295     7.282    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.406 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.183    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.307 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.750    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.874 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.687     9.560    msseg1/my_clk/tmp_clk
    SLICE_X50Y25         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.435    14.776    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y25         FDRE (Setup_fdre_C_R)       -0.524    14.477    msseg1/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 db1s/bounce_counter/s_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.553ns (33.867%)  route 3.033ns (66.133%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.546     5.067    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.419     5.486 r  db1s/bounce_counter/s_count_reg[1]/Q
                         net (fo=8, routed)           0.908     6.394    db1s/bounce_counter/s_count_reg__0[1]
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.329     6.723 r  db1s/bounce_counter/FSM_sequential_PS[2]_i_5/O
                         net (fo=2, routed)           0.496     7.220    db1s/bounce_counter/FSM_sequential_PS[2]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.327     7.547 r  db1s/bounce_counter/FSM_sequential_PS[2]_i_3/O
                         net (fo=5, routed)           0.831     8.378    db1s/bounce_counter/FSM_sequential_PS_reg[2]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.152     8.530 r  db1s/bounce_counter/s_count[7]_i_4/O
                         net (fo=1, routed)           0.433     8.963    db1s/bounce_counter/s_count[7]_i_4_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I0_O)        0.326     9.289 r  db1s/bounce_counter/s_count[7]_i_1/O
                         net (fo=8, routed)           0.364     9.653    db1s/bounce_counter/s_count_rst
    SLICE_X40Y26         FDRE                                         r  db1s/bounce_counter/s_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.432    14.773    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  db1s/bounce_counter/s_count_reg[2]/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y26         FDRE (Setup_fdre_C_R)       -0.429    14.583    db1s/bounce_counter/s_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  4.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sig_int_en_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.435    clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  sig_int_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  sig_int_en_reg[4]/Q
                         net (fo=1, routed)           0.100     1.676    ic1/Q[4]
    SLICE_X46Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.721 r  ic1/int_status_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.721    ic1/int_status_sig[4]_i_1_n_0
    SLICE_X46Y23         FDRE                                         r  ic1/int_status_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.946    ic1/clk_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  ic1/int_status_sig_reg[4]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.121     1.569    ic1/int_status_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sig_int_clr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.545%)  route 0.121ns (39.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  sig_int_clr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  sig_int_clr_reg[2]/Q
                         net (fo=2, routed)           0.121     1.699    ic1/sig_int_clr_reg[7][2]
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.744 r  ic1/int_status_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.744    ic1/int_status_sig[2]_i_1_n_0
    SLICE_X46Y23         FDRE                                         r  ic1/int_status_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.946    ic1/clk_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  ic1/int_status_sig_reg[2]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.120     1.568    ic1/int_status_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sig_int_clr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.833%)  route 0.124ns (37.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X46Y22         FDRE                                         r  sig_int_clr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  sig_int_clr_reg[6]/Q
                         net (fo=2, routed)           0.124     1.725    ic1/sig_int_clr_reg[7][6]
    SLICE_X46Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.770 r  ic1/int_status_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     1.770    ic1/int_status_sig[6]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  ic1/int_status_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.945    ic1/clk_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  ic1/int_status_sig_reg[6]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.121     1.568    ic1/int_status_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 db1s/bounce_counter/s_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.551     1.434    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  db1s/bounce_counter/s_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  db1s/bounce_counter/s_count_reg[5]/Q
                         net (fo=6, routed)           0.129     1.704    db1s/bounce_counter/s_count_reg__0[5]
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.749 r  db1s/bounce_counter/s_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.749    db1s/bounce_counter/plusOp[6]
    SLICE_X41Y26         FDRE                                         r  db1s/bounce_counter/s_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.945    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  db1s/bounce_counter/s_count_reg[6]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.092     1.539    db1s/bounce_counter/s_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 db1s/bounce_counter/s_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.551     1.434    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  db1s/bounce_counter/s_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  db1s/bounce_counter/s_count_reg[4]/Q
                         net (fo=7, routed)           0.132     1.707    db1s/bounce_counter/s_count_reg__0[4]
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  db1s/bounce_counter/s_count[7]_i_3/O
                         net (fo=1, routed)           0.000     1.752    db1s/bounce_counter/plusOp[7]
    SLICE_X41Y26         FDRE                                         r  db1s/bounce_counter/s_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.945    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  db1s/bounce_counter/s_count_reg[7]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.092     1.539    db1s/bounce_counter/s_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 db1s/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.353%)  route 0.100ns (30.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.550     1.433    db1s/clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  db1s/FSM_sequential_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  db1s/FSM_sequential_PS_reg[2]/Q
                         net (fo=10, routed)          0.100     1.661    db1s/PS[2]
    SLICE_X41Y24         LUT4 (Prop_lut4_I0_O)        0.099     1.760 r  db1s/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    db1s/FSM_sequential_PS[1]_i_1_n_0
    SLICE_X41Y24         FDRE                                         r  db1s/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     1.944    db1s/clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  db1s/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.091     1.524    db1s/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sig_int_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.350%)  route 0.183ns (49.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.435    clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  sig_int_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  sig_int_en_reg[5]/Q
                         net (fo=1, routed)           0.183     1.760    ic1/Q[5]
    SLICE_X46Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.805 r  ic1/int_status_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    ic1/int_status_sig[5]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  ic1/int_status_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.945    ic1/clk_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  ic1/int_status_sig_reg[5]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.120     1.567    ic1/int_status_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1s/bounce_counter/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.550     1.433    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  db1s/bounce_counter/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  db1s/bounce_counter/s_count_reg[0]/Q
                         net (fo=9, routed)           0.185     1.759    db1s/bounce_counter/s_count_reg__0[0]
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.042     1.801 r  db1s/bounce_counter/s_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    db1s/bounce_counter/plusOp[1]
    SLICE_X40Y25         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     1.944    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  db1s/bounce_counter/s_count_reg[1]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.107     1.540    db1s/bounce_counter/s_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sig_int_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.970%)  route 0.210ns (53.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.435    clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  sig_int_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  sig_int_en_reg[3]/Q
                         net (fo=1, routed)           0.210     1.786    ic1/Q[3]
    SLICE_X46Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.831 r  ic1/int_status_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    ic1/int_status_sig[3]_i_1_n_0
    SLICE_X46Y23         FDRE                                         r  ic1/int_status_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.946    ic1/clk_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  ic1/int_status_sig_reg[3]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.121     1.569    ic1/int_status_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 msseg1/my_clk/div_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.556     1.439    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  msseg1/my_clk/div_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  msseg1/my_clk/div_cnt_reg[11]/Q
                         net (fo=2, routed)           0.125     1.729    msseg1/my_clk/div_cnt[11]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  msseg1/my_clk/div_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.839    msseg1/my_clk/div_cnt0_carry__1_n_5
    SLICE_X50Y21         FDRE                                         r  msseg1/my_clk/div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.825     1.952    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  msseg1/my_clk/div_cnt_reg[11]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    msseg1/my_clk/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y24   ic1/int_status_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y24   ic1/int_status_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y23   ic1/int_status_sig_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y23   ic1/int_status_sig_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y23   ic1/int_status_sig_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y24   ic1/int_status_sig_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y24   ic1/int_status_sig_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y24   ic1/int_status_sig_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   msseg1/my_clk/div_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   ic1/int_status_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   ic1/int_status_sig_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   ic1/int_status_sig_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   ic1/int_status_sig_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   ic1/int_status_sig_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   ic1/int_status_sig_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   ic1/int_status_sig_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   ic1/int_status_sig_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y25   db1s/FSM_sequential_PS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   ic1/int_status_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y24   ic1/int_status_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   ic1/int_status_sig_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   ic1/int_status_sig_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   ic1/int_status_sig_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   ic1/int_status_sig_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   ic1/int_status_sig_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   ic1/int_status_sig_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   msseg1/my_clk/div_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   msseg1/my_clk/div_cnt_reg[4]/C



