
*** Running vivado
    with args -log simple_uart_rx.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source simple_uart_rx.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source simple_uart_rx.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1264.320 ; gain = 0.023 ; free physical = 945 ; free virtual = 9559
Command: link_design -top simple_uart_rx -part xc7a100tcsg324-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.547 ; gain = 0.000 ; free physical = 618 ; free virtual = 9232
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/constrs_1/imports/fpga_practice/Nexys4DDR_master.xdc]
Finished Parsing XDC File [/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.srcs/constrs_1/imports/fpga_practice/Nexys4DDR_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.953 ; gain = 0.000 ; free physical = 510 ; free virtual = 9124
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.4 . Memory (MB): peak = 1771.859 ; gain = 74.938 ; free physical = 504 ; free virtual = 9118

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 109b68dd6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2185.688 ; gain = 413.828 ; free physical = 125 ; free virtual = 8739

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 109b68dd6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2465.578 ; gain = 0.000 ; free physical = 141 ; free virtual = 8495
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 109b68dd6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2465.578 ; gain = 0.000 ; free physical = 141 ; free virtual = 8495
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 109b68dd6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2465.578 ; gain = 0.000 ; free physical = 141 ; free virtual = 8495
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 109b68dd6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.594 ; gain = 32.016 ; free physical = 141 ; free virtual = 8494
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 109b68dd6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.594 ; gain = 32.016 ; free physical = 141 ; free virtual = 8494
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 109b68dd6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.594 ; gain = 32.016 ; free physical = 141 ; free virtual = 8494
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.594 ; gain = 0.000 ; free physical = 141 ; free virtual = 8494
Ending Logic Optimization Task | Checksum: 109b68dd6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2497.594 ; gain = 32.016 ; free physical = 141 ; free virtual = 8494

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 109b68dd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.594 ; gain = 0.000 ; free physical = 140 ; free virtual = 8494

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 109b68dd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.594 ; gain = 0.000 ; free physical = 140 ; free virtual = 8494

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.594 ; gain = 0.000 ; free physical = 140 ; free virtual = 8494
Ending Netlist Obfuscation Task | Checksum: 109b68dd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.594 ; gain = 0.000 ; free physical = 140 ; free virtual = 8494
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2497.594 ; gain = 800.672 ; free physical = 140 ; free virtual = 8494
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2521.605 ; gain = 16.008 ; free physical = 133 ; free virtual = 8487
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/impl_1/simple_uart_rx_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file simple_uart_rx_drc_opted.rpt -pb simple_uart_rx_drc_opted.pb -rpx simple_uart_rx_drc_opted.rpx
Command: report_drc -file simple_uart_rx_drc_opted.rpt -pb simple_uart_rx_drc_opted.pb -rpx simple_uart_rx_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/impl_1/simple_uart_rx_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 121 ; free virtual = 8459
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2bbeccf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 121 ; free virtual = 8459
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 121 ; free virtual = 8458

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2bbeccf3

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 117 ; free virtual = 8455

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 114ad78de

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 115 ; free virtual = 8455

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 114ad78de

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 114 ; free virtual = 8455
Phase 1 Placer Initialization | Checksum: 114ad78de

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 114 ; free virtual = 8455

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 116 ; free virtual = 8456

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 116 ; free virtual = 8456
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 2bbeccf3

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 117 ; free virtual = 8458
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 122 ; free virtual = 8459
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/impl_1/simple_uart_rx_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file simple_uart_rx_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 128 ; free virtual = 8449
INFO: [runtcl-4] Executing : report_utilization -file simple_uart_rx_utilization_placed.rpt -pb simple_uart_rx_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file simple_uart_rx_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 131 ; free virtual = 8433
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 118 ; free virtual = 8419
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2633.660 ; gain = 0.000 ; free physical = 116 ; free virtual = 8418
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/impl_1/simple_uart_rx_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9a02d9c ConstDB: 0 ShapeSum: 221e9f57 RouteDB: 0
Post Restoration Checksum: NetGraph: f4c01ec6 NumContArr: ef19053e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1e3d92404

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2698.250 ; gain = 62.984 ; free physical = 127 ; free virtual = 8305

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e3d92404

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2731.250 ; gain = 95.984 ; free physical = 99 ; free virtual = 8272

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e3d92404

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2731.250 ; gain = 95.984 ; free physical = 100 ; free virtual = 8272
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ec1d0d07

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2747.547 ; gain = 112.281 ; free physical = 129 ; free virtual = 8286

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: ec1d0d07

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 125 ; free virtual = 8281

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ec1d0d07

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 125 ; free virtual = 8281
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 120 ; free virtual = 8276

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 119 ; free virtual = 8276
Phase 4 Rip-up And Reroute | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 119 ; free virtual = 8276

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 119 ; free virtual = 8276

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 119 ; free virtual = 8276
Phase 5 Delay and Skew Optimization | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 119 ; free virtual = 8276

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 119 ; free virtual = 8276
Phase 6.1 Hold Fix Iter | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 119 ; free virtual = 8276
Phase 6 Post Hold Fix | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 119 ; free virtual = 8276

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 119 ; free virtual = 8275

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2748.547 ; gain = 113.281 ; free physical = 116 ; free virtual = 8272

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2764.555 ; gain = 129.289 ; free physical = 116 ; free virtual = 8272

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: ec1d0d07

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2764.555 ; gain = 129.289 ; free physical = 116 ; free virtual = 8273
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2764.555 ; gain = 129.289 ; free physical = 149 ; free virtual = 8306

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2764.555 ; gain = 130.895 ; free physical = 149 ; free virtual = 8306
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2764.555 ; gain = 0.000 ; free physical = 146 ; free virtual = 8303
INFO: [Common 17-1381] The checkpoint '/home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/impl_1/simple_uart_rx_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file simple_uart_rx_drc_routed.rpt -pb simple_uart_rx_drc_routed.pb -rpx simple_uart_rx_drc_routed.rpx
Command: report_drc -file simple_uart_rx_drc_routed.rpt -pb simple_uart_rx_drc_routed.pb -rpx simple_uart_rx_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/impl_1/simple_uart_rx_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file simple_uart_rx_methodology_drc_routed.rpt -pb simple_uart_rx_methodology_drc_routed.pb -rpx simple_uart_rx_methodology_drc_routed.rpx
Command: report_methodology -file simple_uart_rx_methodology_drc_routed.rpt -pb simple_uart_rx_methodology_drc_routed.pb -rpx simple_uart_rx_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nhatvan1561/Desktop/senior_design/src/fpga_practice/project_5/project_5.runs/impl_1/simple_uart_rx_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file simple_uart_rx_power_routed.rpt -pb simple_uart_rx_power_summary_routed.pb -rpx simple_uart_rx_power_routed.rpx
Command: report_power -file simple_uart_rx_power_routed.rpt -pb simple_uart_rx_power_summary_routed.pb -rpx simple_uart_rx_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file simple_uart_rx_route_status.rpt -pb simple_uart_rx_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file simple_uart_rx_timing_summary_routed.rpt -pb simple_uart_rx_timing_summary_routed.pb -rpx simple_uart_rx_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file simple_uart_rx_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file simple_uart_rx_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file simple_uart_rx_bus_skew_routed.rpt -pb simple_uart_rx_bus_skew_routed.pb -rpx simple_uart_rx_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 11:58:03 2023...

*** Running vivado
    with args -log simple_uart_rx.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source simple_uart_rx.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source simple_uart_rx.tcl -notrace
Command: open_checkpoint simple_uart_rx_routed.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.215 ; gain = 0.000 ; free physical = 875 ; free virtual = 9120
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2189.152 ; gain = 6.938 ; free physical = 323 ; free virtual = 8573
Restored from archive | CPU: 0.050000 secs | Memory: 1.185165 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2189.152 ; gain = 6.938 ; free physical = 323 ; free virtual = 8573
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.152 ; gain = 0.000 ; free physical = 322 ; free virtual = 8573
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 117c77a8c
----- Checksum: PlaceDB: 09a02d9c ShapeSum: 221e9f57 RouteDB: ec08ad99 
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2189.152 ; gain = 864.344 ; free physical = 322 ; free virtual = 8573
Command: write_bitstream -force simple_uart_rx.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./simple_uart_rx.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2659.070 ; gain = 469.918 ; free physical = 467 ; free virtual = 8573
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 11:58:50 2023...

*** Running vivado
    with args -log simple_uart_rx.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source simple_uart_rx.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source simple_uart_rx.tcl -notrace
Command: open_checkpoint simple_uart_rx_routed.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.125 ; gain = 0.000 ; free physical = 1000 ; free virtual = 9125
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2189.055 ; gain = 6.938 ; free physical = 468 ; free virtual = 8593
Restored from archive | CPU: 0.060000 secs | Memory: 1.185165 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2189.055 ; gain = 6.938 ; free physical = 468 ; free virtual = 8593
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.055 ; gain = 0.000 ; free physical = 468 ; free virtual = 8593
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 117c77a8c
----- Checksum: PlaceDB: 09a02d9c ShapeSum: 221e9f57 RouteDB: ec08ad99 
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2189.055 ; gain = 863.367 ; free physical = 468 ; free virtual = 8593
Command: write_bitstream -force simple_uart_rx.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./simple_uart_rx.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.973 ; gain = 469.918 ; free physical = 489 ; free virtual = 8526
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 11:59:54 2023...
