VERILOG_SOURCES = $(PWD)/../uart.v
TOPLEVEL=uart
MODULE=uart
EXTRA_ARGS= -I../../../inc/
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
