

================================================================
== Vitis HLS Report for 'IDCT2B4'
================================================================
* Date:           Mon Dec 22 13:39:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.202 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                        |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_IDCT2B2_fu_50  |IDCT2B2  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     552|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     2|       23|      52|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|       -|    -|
|Register         |        -|     -|      182|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     2|      205|     604|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|    ~0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------------+---------+----+----+----+-----+
    |        Instance        |       Module      | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+-------------------+---------+----+----+----+-----+
    |call_ret_IDCT2B2_fu_50  |IDCT2B2            |        0|   0|   0|  52|    0|
    |mul_32s_8s_32_2_1_U3    |mul_32s_8s_32_2_1  |        0|   2|  23|   0|    0|
    +------------------------+-------------------+---------+----+----+----+-----+
    |Total                   |                   |        0|   2|  23|  52|    0|
    +------------------------+-------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_74_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln40_2_fu_86_p2   |         +|   0|  0|  65|          32|          32|
    |add_ln40_3_fu_124_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln40_fu_130_p2    |         +|   0|  0|  65|          32|          32|
    |add_ln41_1_fu_140_p2  |         +|   0|  0|  65|          32|          32|
    |add_ln41_fu_145_p2    |         +|   0|  0|  65|          32|          32|
    |add_ln43_fu_151_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln44_fu_157_p2    |         +|   0|  0|  32|          32|          32|
    |sub_ln40_fu_92_p2     |         -|   0|  0|  65|          32|          32|
    |sub_ln45_fu_163_p2    |         -|   0|  0|  32|          32|          32|
    |sub_ln46_fu_169_p2    |         -|   0|  0|  32|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 552|         353|         354|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |in_0_val_read_reg_216    |  26|   0|   26|          0|
    |in_1_val_read_reg_211    |  32|   0|   32|          0|
    |in_2_val_read_reg_206    |  26|   0|   26|          0|
    |in_3_val_read_reg_199    |  32|   0|   32|          0|
    |shl_ln40_2_reg_221       |  32|   0|   32|          0|
    |sub_ln40_reg_226         |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 182|   0|  182|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|       IDCT2B4|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|       IDCT2B4|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|       IDCT2B4|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|       IDCT2B4|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|       IDCT2B4|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|       IDCT2B4|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|       IDCT2B4|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|       IDCT2B4|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|       IDCT2B4|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|       IDCT2B4|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|       IDCT2B4|  return value|
|in_0_val     |   in|   26|     ap_none|      in_0_val|        scalar|
|in_1_val     |   in|   32|     ap_none|      in_1_val|        scalar|
|in_2_val     |   in|   26|     ap_none|      in_2_val|        scalar|
|in_3_val     |   in|   32|     ap_none|      in_3_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

