// Seed: 1007383323
module module_0 (
    input wire id_0,
    output uwire id_1,
    output tri0 id_2,
    output wire id_3,
    input wor id_4,
    output tri0 id_5,
    output supply0 id_6
);
  logic [-1 : 1] id_8;
  assign module_1.id_5 = 0;
endmodule
module module_0 #(
    parameter id_3 = 32'd98,
    parameter id_5 = 32'd3,
    parameter id_6 = 32'd87
) (
    output wand id_0,
    input  tri0 module_1,
    input  tri1 id_2,
    input  tri0 _id_3,
    input  tri1 id_4,
    output wire _id_5,
    input  wand _id_6
);
  logic [id_6 : id_3  !=  id_5] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_0
  );
endmodule
