// Seed: 2552732186
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always #1 id_4 = id_1 || id_2 || id_4;
endmodule
module module_1 (
    output wire  id_0,
    input  wand  id_1,
    output logic id_2,
    output logic id_3,
    input  tri   id_4,
    input  tri   id_5,
    input  wire  id_6,
    output tri1  id_7,
    input  tri0  id_8,
    input  wire  id_9,
    input  tri   id_10,
    output tri0  id_11,
    input  logic id_12,
    output tri   id_13,
    inout  uwire id_14,
    input  tri1  id_15,
    output logic id_16,
    input  uwire id_17,
    input  wor   id_18
);
  always @(posedge id_12)
    if (id_8) begin
      id_2 <= id_12;
      id_3 <= 1;
    end
  assign id_3 = 1;
  wor id_20 = 1;
  module_0(
      id_20, id_20, id_20, id_20, id_20
  ); id_21 :
  assert property (@(posedge id_5) 1)
  else begin
    id_16 <= 1;
  end
endmodule
