Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 31680b9b0ff241a2a8382f0bb5d4104d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CSA8_tb_behav xil_defaultlib.CSA8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port sa [T:/project_2/project_2.srcs/sim_1/new/CSA8_tb.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [T:/project_2/project_2.srcs/sources_1/new/CSA8.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [T:/project_2/project_2.srcs/sources_1/new/CSA8.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [T:/project_2/project_2.srcs/sources_1/new/CSA8.v:38]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [T:/project_2/project_2.srcs/sources_1/new/CSA8.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.rca
Compiling module xil_defaultlib.muxb
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.CSA8
Compiling module xil_defaultlib.CSA8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CSA8_tb_behav
