design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/baungarten/Proyectos_caravel/FPGA_3/openlane/sb_0__1_,sb_0__1_,22_12_30_10_21,flow completed,0h0m54s0ms,0h0m35s0ms,53750.0,0.04,21500.0,23.14,844.57,860,0,0,0,0,0,0,0,-1,0,-1,-1,47172,5793,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,42543169.0,0.0,32.89,35.02,7.34,7.86,-1,2366,3128,2366,3128,0,0,0,440,0,118,0,0,0,0,0,0,220,420,4,130,469,0,599,33344.48,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,20.0,50.0,20,AREA 0,10,40,1,153.6,153.18,0.45,0.3,sky130_fd_sc_hd,3
