# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/My_design/lab4/1 {D:/My_design/lab4/1/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:46 on Mar 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/My_design/lab4/1" D:/My_design/lab4/1/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 21:25:46 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/My_design/lab4/1 {D:/My_design/lab4/1/lab4_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:46 on Mar 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/My_design/lab4/1" D:/My_design/lab4/1/lab4_1.v 
# -- Compiling module lab4_1
# 
# Top level modules:
# 	lab4_1
# End time: 21:25:46 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/My_design/lab4/1/simulation/modelsim {D:/My_design/lab4/1/simulation/modelsim/lab4_1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:46 on Mar 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/My_design/lab4/1/simulation/modelsim" D:/My_design/lab4/1/simulation/modelsim/lab4_1.vt 
# -- Compiling module lab4_1_vlg_tst
# 
# Top level modules:
# 	lab4_1_vlg_tst
# End time: 21:25:46 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lab4_1_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" lab4_1_vlg_tst 
# Start time: 21:25:46 on Mar 30,2022
# Loading work.lab4_1_vlg_tst
# Loading work.lab4_1
# Loading work.counter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/My_design/lab4/1/simulation/modelsim/lab4_1.vt(82)
#    Time: 2550 ps  Iteration: 0  Instance: /lab4_1_vlg_tst
# Break in Module lab4_1_vlg_tst at D:/My_design/lab4/1/simulation/modelsim/lab4_1.vt line 82
# End time: 21:27:16 on Mar 30,2022, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
