#*****************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# Vivado.tcl: Tcl script for re-creating project 'Vivado'
#
# Generated by Vivado on Wed Jun 07 09:11:05 CEST 2023
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (Vivado.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis_mux_v_1_0.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/sqrt32.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_splitter.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_combine.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/i2s_transmitter_16.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/AXI_Stream_Generator.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/I2S_Transmitter.v"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/counter26.v"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/SyncAsync.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis_probe.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/debounce.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/axis-capture/axis-capture.srcs/sources_1/new/dp_ram_1r_1w_2clk.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/i2s_transmitter_24.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/v_iq_mixer/v_iq_mixer.srcs/sources_1/imports/vhdl/iq_mixer.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/ps2_mouse.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/ps2_transceiver.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/DVI_Constants.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/AM_demod_pkg.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/matlab/mycoefile.coe"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/ebaz4205_wrapper_behav.wcfg"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/ebaz4205_wrapper_behav_FT.wcfg"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/ebaz4205_wrapper_behav1.wcfg"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/utils_1/imports/Acer/Vivado_projects/EBAZ4205_clock_gen_eth/generate_bin_file.tcl"
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/CIC_FIR_2C_issue/CIC_FIR_2C_issue.srcs/sources_1/new/reset_lengthener.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/ClockGen.vhd"
#    "/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/matlab/mycoefile.coe"
#    "/home/guido/GitHub/EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1/ebaz4205_wrapper.dcp"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/DivideBy2N.v"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/axis_mux_v_1_0.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/sqrt32.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/axis2c_splitter.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/axis2c_combine.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/i2s_transmitter_16.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/AXI_Stream_Generator.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/I2S_Transmitter.v"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/counter26.v"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/SyncAsync.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/axis_probe.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/debounce.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/axis-capture/axis-capture.srcs/sources_1/new/dp_ram_1r_1w_2clk.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/i2s_transmitter_24.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/v_iq_mixer/v_iq_mixer.srcs/sources_1/imports/vhdl/iq_mixer.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/ps2_mouse.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/ps2_transceiver.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/DVI_Constants.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/new/AM_demod_pkg.vhd"]"\
 "[file normalize "$origin_dir/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/matlab/mycoefile.coe"]"\
 "[file normalize "$origin_dir/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc"]"\
 "[file normalize "$origin_dir/ebaz4205_wrapper_behav.wcfg"]"\
 "[file normalize "$origin_dir/ebaz4205_wrapper_behav_FT.wcfg"]"\
 "[file normalize "$origin_dir/ebaz4205_wrapper_behav1.wcfg"]"\
 "[file normalize "$origin_dir/Vivado.srcs/utils_1/imports/Acer/Vivado_projects/EBAZ4205_clock_gen_eth/generate_bin_file.tcl"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set files [list \
 "[file normalize "$origin_dir/../CIC_FIR_2C_issue/CIC_FIR_2C_issue.srcs/sources_1/new/reset_lengthener.vhd"]"\
 "[file normalize "$origin_dir/../IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/ClockGen.vhd"]"\
 "[file normalize "$origin_dir/../../EBAZ4205_SDR_HDMI_PS2/matlab/mycoefile.coe"]"\
 "[file normalize "$origin_dir/../../EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1/ebaz4205_wrapper.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  set paths [list \
 "[file normalize "$origin_dir/../../../IP_rgb2dvi"]"]"\
 "[file normalize "$origin_dir/../../../IP_axi_dynclk"]"]"\
 "[file normalize "$origin_dir/../../../IP_axis_capture"]"]"\
 "[file normalize "$origin_dir/../../../IP_ps2_mouse"]"]"\
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "Vivado"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "Vivado.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z010clg400-1

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "miner.ebang.com.cn:ebaz4205:part0:1.0" -objects $obj
set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
set_property -name "compxlib.funcsim" -value "1" -objects $obj
set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
set_property -name "compxlib.timesim" -value "1" -objects $obj
set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
set_property -name "corecontainer.enable" -value "0" -objects $obj
set_property -name "customized_default_ip_location" -value "" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
set_property -name "ip.user_files_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_interface_inference_priority" -value "" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
set_property -name "local_ip_repo_leaf_dir_name" -value "ip_repo" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "ebaz4205" -objects $obj
set_property -name "platform.default_output_type" -value "undefined" -objects $obj
set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
set_property -name "platform.rom.debug_type" -value "0" -objects $obj
set_property -name "platform.rom.prom_type" -value "0" -objects $obj
set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
set_property -name "preferred_sim_model" -value "rtl" -objects $obj
set_property -name "project_type" -value "Default" -objects $obj
set_property -name "pr_flow" -value "0" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "sim.ipstatic.source_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files/ipstatic" -objects $obj
set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
set_property -name "simulator.activehdl_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "source_mgmt_mode" -value "All" -objects $obj
set_property -name "target_language" -value "Verilog" -objects $obj
set_property -name "target_simulator" -value "XSim" -objects $obj
set_property -name "tool_flow" -value "Vivado" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "156" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "5" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "156" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "156" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "156" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "156" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "156" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "236" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
set_property -name "xsim.radix" -value "hex" -objects $obj
set_property -name "xsim.time_unit" -value "ns" -objects $obj
set_property -name "xsim.trace_limit" -value "65536" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/../IP_rgb2dvi"] [file normalize "$origin_dir/../IP_axi_dynclk"] [file normalize "$origin_dir/../IP_axis_capture"] [file normalize "$origin_dir/../IP_ps2_mouse"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/../CIC_FIR_2C_issue/CIC_FIR_2C_issue.srcs/sources_1/new/reset_lengthener.vhd"] \
 [file normalize "${origin_dir}/../IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/ClockGen.vhd"] \
 [file normalize "${origin_dir}/../../EBAZ4205_SDR_HDMI_PS2/matlab/mycoefile.coe"] \
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/DivideBy2N.v"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/axis_mux_v_1_0.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/sqrt32.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/axis2c_splitter.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/axis2c_combine.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/i2s_transmitter_16.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/AXI_Stream_Generator.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/I2S_Transmitter.v"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/counter26.v"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/SyncAsync.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/axis_probe.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/debounce.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/axis-capture/axis-capture.srcs/sources_1/new/dp_ram_1r_1w_2clk.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/i2s_transmitter_24.vhd" ]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/v_iq_mixer/v_iq_mixer.srcs/sources_1/imports/vhdl/iq_mixer.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/ps2_mouse.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/ps2_transceiver.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi/src/DVI_Constants.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/new/AM_demod_pkg.vhd"]\
 [file normalize "${origin_dir}/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/matlab/mycoefile.coe"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/../CIC_FIR_2C_issue/CIC_FIR_2C_issue.srcs/sources_1/new/reset_lengthener.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../IP_rgb2dvi/IP_rgb2dvi.srcs/sources_1/imports/rgb2dvi/src/ClockGen.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/../../EBAZ4205_SDR_HDMI_PS2/matlab/mycoefile.coe"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
set file "new/DivideBy2N.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/dds_axi_interface_logic.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/dds_axi_inteface.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/axis_mux_v_1_0.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/sqrt32.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/axis2c_splitter.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/axis2c_combine.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/i2s_transmitter_16.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/AXI_Stream_Generator.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/I2S_Transmitter.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/counter26.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "src/SyncAsync.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/axis_probe.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/debounce.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/dp_ram_1r_1w_2clk.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/i2s_transmitter_24.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "vhdl/iq_mixer.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/ps2_mouse.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/ps2_transceiver.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "src/DVI_Constants.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation ipstatic" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "new/AM_demod_pkg.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "matlab/mycoefile.coe"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "design_mode" -value "RTL" -objects $obj
set_property -name "edif_extra_search_paths" -value "" -objects $obj
set_property -name "elab_link_dcps" -value "1" -objects $obj
set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "lib_map_file" -value "" -objects $obj
set_property -name "loop_count" -value "1000" -objects $obj
set_property -name "name" -value "sources_1" -objects $obj
set_property -name "top" -value "ebaz4205_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "verilog_version" -value "verilog_2001" -objects $obj
set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/ebaz4205.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "constrs_type" -value "XDC" -objects $obj
set_property -name "name" -value "constrs_1" -objects $obj
set_property -name "target_constrs_file" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/imports/new/ebaz4205.xdc" -objects $obj
set_property -name "target_ucf" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/imports/new/ebaz4205.xdc" -objects $obj

# Create 'sim_2' fileset (if not found)
if {[string equal [get_filesets -quiet sim_2] ""]} {
  create_fileset -simset sim_2
}

# Set 'sim_2' fileset object
set obj [get_filesets sim_2]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/ebaz4205_wrapper_behav.wcfg" ]\
]
set imported_files [import_files -fileset sim_2 $files]

# Set 'sim_2' fileset file properties for remote files
# None

# Set 'sim_2' fileset file properties for local files
set file "Vivado/ebaz4205_wrapper_behav.wcfg"
set file_obj [get_files -of_objects [get_filesets sim_2] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj


# Set 'sim_2' fileset properties
set obj [get_filesets sim_2]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "configure_for_gui_mode" -value "0" -objects $obj
set_property -name "force_compile_glbl" -value "0" -objects $obj
set_property -name "force_no_compile_glbl" -value "0" -objects $obj
set_property -name "generate_scripts_only" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "hw_emu.debug_mode" -value "wdb" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_2" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "simmodel_value_check" -value "1" -objects $obj
set_property -name "simulator_launch_mode" -value "off" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "ebaz4205_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "unifast" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "xelab.dll" -value "0" -objects $obj
set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.coverage.celldefine" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.dir" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.library" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.name" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.type" -value "" -objects $obj
set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
set_property -name "xsim.elaborate.link.c" -value "" -objects $obj
set_property -name "xsim.elaborate.link.sysc" -value "" -objects $obj
set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.simulate.add_positional" -value "0" -objects $obj
set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.no_quit" -value "0" -objects $obj
set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "xsim.simulate.saif" -value "" -objects $obj
set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
set_property -name "xsim.simulate.wdb" -value "" -objects $obj
set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj

# Create 'sim_FT' fileset (if not found)
if {[string equal [get_filesets -quiet sim_FT] ""]} {
  create_fileset -simset sim_FT
}

# Set 'sim_FT' fileset object
set obj [get_filesets sim_FT]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/ebaz4205_wrapper_behav_FT.wcfg" ]\
]
set imported_files [import_files -fileset sim_FT $files]

# Set 'sim_FT' fileset file properties for remote files
# None

# Set 'sim_FT' fileset file properties for local files
set file "Vivado/ebaz4205_wrapper_behav_FT.wcfg"
set file_obj [get_files -of_objects [get_filesets sim_FT] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj


# Set 'sim_FT' fileset properties
set obj [get_filesets sim_FT]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "configure_for_gui_mode" -value "0" -objects $obj
set_property -name "force_compile_glbl" -value "0" -objects $obj
set_property -name "force_no_compile_glbl" -value "0" -objects $obj
set_property -name "generate_scripts_only" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "hw_emu.debug_mode" -value "wdb" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_FT" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.mode" -value "funcsim" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "simmodel_value_check" -value "1" -objects $obj
set_property -name "simulator_launch_mode" -value "off" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "sqrt32" -objects $obj
set_property -name "top_arch" -value "circuits" -objects $obj
set_property -name "top_file" -value "$proj_dir/Vivado.srcs/sources_1/new/sqrt32.vhd" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "unifast" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "xelab.dll" -value "0" -objects $obj
set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.coverage.celldefine" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.dir" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.library" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.name" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.type" -value "" -objects $obj
set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
set_property -name "xsim.elaborate.link.c" -value "" -objects $obj
set_property -name "xsim.elaborate.link.sysc" -value "" -objects $obj
set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.simulate.add_positional" -value "0" -objects $obj
set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.no_quit" -value "0" -objects $obj
set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "xsim.simulate.saif" -value "" -objects $obj
set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
set_property -name "xsim.simulate.wdb" -value "" -objects $obj
set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj

# Create 'sim_SSB' fileset (if not found)
if {[string equal [get_filesets -quiet sim_SSB] ""]} {
  create_fileset -simset sim_SSB
}

# Set 'sim_SSB' fileset object
set obj [get_filesets sim_SSB]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/ebaz4205_wrapper_behav1.wcfg" ]\
]
set imported_files [import_files -fileset sim_SSB $files]

# Set 'sim_SSB' fileset file properties for remote files
# None

# Set 'sim_SSB' fileset file properties for local files
set file "Vivado/ebaz4205_wrapper_behav1.wcfg"
set file_obj [get_files -of_objects [get_filesets sim_SSB] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj


# Set 'sim_SSB' fileset properties
set obj [get_filesets sim_SSB]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "configure_for_gui_mode" -value "0" -objects $obj
set_property -name "force_compile_glbl" -value "0" -objects $obj
set_property -name "force_no_compile_glbl" -value "0" -objects $obj
set_property -name "generate_scripts_only" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "hw_emu.debug_mode" -value "wdb" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_SSB" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "simmodel_value_check" -value "1" -objects $obj
set_property -name "simulator_launch_mode" -value "off" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "sqrt32" -objects $obj
set_property -name "top_arch" -value "circuits" -objects $obj
set_property -name "top_file" -value "$proj_dir/Vivado.srcs/sources_1/new/sqrt32.vhd" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "unifast" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "xelab.dll" -value "0" -objects $obj
set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
set_property -name "xsim.compile.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.coverage.celldefine" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.dir" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.library" -value "0" -objects $obj
set_property -name "xsim.elaborate.coverage.name" -value "" -objects $obj
set_property -name "xsim.elaborate.coverage.type" -value "" -objects $obj
set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
set_property -name "xsim.elaborate.link.c" -value "" -objects $obj
set_property -name "xsim.elaborate.link.sysc" -value "" -objects $obj
set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
set_property -name "xsim.elaborate.xsc.more_options" -value "" -objects $obj
set_property -name "xsim.simulate.add_positional" -value "0" -objects $obj
set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.no_quit" -value "0" -objects $obj
set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "xsim.simulate.saif" -value "" -objects $obj
set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
set_property -name "xsim.simulate.wdb" -value "" -objects $obj
set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
set files [list \
 [file normalize "${origin_dir}/../../EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1/ebaz4205_wrapper.dcp"] \
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/Vivado.srcs/utils_1/imports/Acer/Vivado_projects/EBAZ4205_clock_gen_eth/generate_bin_file.tcl"]\
]
set imported_files [import_files -fileset utils_1 $files]

# Set 'utils_1' fileset file properties for remote files
set file "$origin_dir/../../EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1/ebaz4205_wrapper.dcp"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "netlist_only" -value "0" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'utils_1' fileset file properties for local files
set file "EBAZ4205_clock_gen_eth/generate_bin_file.tcl"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "file_type" -value "TCL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]
set_property -name "name" -value "utils_1" -objects $obj


# Adding sources referenced in BDs, if not already added
if { [get_files DivideBy2N.v] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v
}
if { [get_files DivideBy2N.v] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v
}
if { [get_files dds_axi_interface_logic.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd
}
if { [get_files dds_axi_inteface.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd
}
if { [get_files axis_mux_v_1_0.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis_mux_v_1_0.vhd
}
if { [get_files dds_axi_interface_logic.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd
}
if { [get_files dds_axi_inteface.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd
}
if { [get_files sqrt32.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/sqrt32.vhd
}
if { [get_files dds_axi_interface_logic.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd
}
if { [get_files dds_axi_inteface.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd
}
if { [get_files axis2c_splitter.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_splitter.vhd
}
if { [get_files axis2c_combine.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_combine.vhd
}
if { [get_files reset_lengthener.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/CIC_FIR_2C_issue/CIC_FIR_2C_issue.srcs/sources_1/new/reset_lengthener.vhd
}
if { [get_files DivideBy2N.v] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v
}
if { [get_files DivideBy2N.v] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v
}
if { [get_files i2s_transmitter_16.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/i2s_transmitter_16.vhd
}
if { [get_files dds_axi_interface_logic.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd
}
if { [get_files dds_axi_inteface.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd
}
if { [get_files dds_axi_interface_logic.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd
}
if { [get_files dds_axi_inteface.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd
}
if { [get_files axis2c_splitter.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_splitter.vhd
}
if { [get_files axis2c_combine.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_combine.vhd
}
if { [get_files AXI_Stream_Generator.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/AXI_Stream_Generator.vhd
}
if { [get_files reset_lengthener.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/CIC_FIR_2C_issue/CIC_FIR_2C_issue.srcs/sources_1/new/reset_lengthener.vhd
}
if { [get_files dds_axi_interface_logic.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_interface_logic.vhd
}
if { [get_files dds_axi_inteface.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/dds_axi_inteface.vhd
}
if { [get_files axis_mux_v_1_0.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis_mux_v_1_0.vhd
}


# Proc to create BD ebaz4205
proc cr_bd_ebaz4205 { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# axis_mux, sqrt32, dds_axi_interface, dds_axi_interface, axis2c_combine, axis2c_splitter, reset_lengthener, AXI_Stream_Generator, dds_axi_interface, axis2c_combine, axis2c_splitter, reset_lengthener, DivideBy2N, DivideBy2N, i2s_transmitter_16, DivideBy2N, DivideBy2N, axis_mux, dds_axi_interface, dds_axi_interface, dds_axi_interface



  # CHANGE DESIGN NAME HERE
  set design_name ebaz4205

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  # Add USER_COMMENTS on $design_name
  set_property USER_COMMENTS.comment_0 "PS groups:
- Programmable System(CPU)
- Reset
- AXI control
- Ethernet" [get_bd_designs $design_name]

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:user:axis_capture:1.0\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:mult_gen:12.0\
  xilinx.com:ip:c_addsub:12.0\
  xilinx.com:ip:audio_formatter:1.0\
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:i2s_receiver:1.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:xlslice:1.0\
  xilinx.com:ip:dds_compiler:6.0\
  xilinx.com:ip:cic_compiler:4.0\
  xilinx.com:ip:fir_compiler:7.2\
  xilinx.com:ip:axi_gpio:2.0\
  digilentinc.com:ip:axi_dynclk:1.0\
  xilinx.com:ip:axi_vdma:6.3\
  xilinx.com:ip:axis_subset_converter:1.1\
  digilentinc.com:ip:rgb2dvi:1.3\
  xilinx.com:ip:v_axi4s_vid_out:4.0\
  xilinx.com:ip:v_tc:6.2\
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:processing_system7:5.5\
  xilinx.com:user:ps2_mouse:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  axis_mux\
  sqrt32\
  dds_axi_interface\
  dds_axi_interface\
  axis2c_combine\
  axis2c_splitter\
  reset_lengthener\
  AXI_Stream_Generator\
  dds_axi_interface\
  axis2c_combine\
  axis2c_splitter\
  reset_lengthener\
  DivideBy2N\
  DivideBy2N\
  i2s_transmitter_16\
  DivideBy2N\
  DivideBy2N\
  axis_mux\
  dds_axi_interface\
  dds_axi_interface\
  dds_axi_interface\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: LO
proc create_hier_cell_LO { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_LO() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl_s_axi


  # Create pins
  create_bd_pin -dir I -type clk aclk_64M
  create_bd_pin -dir I -type clk ctrl_s_axi_aclk
  create_bd_pin -dir I -type rst ctrl_s_axi_aresetn
  create_bd_pin -dir O -from 31 -to 0 m_axis_data_tdata

  # Create instance: DDS_LO, and set properties
  set DDS_LO [ create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 DDS_LO ]
  set_property -dict [list \
    CONFIG.DATA_Has_TLAST {Not_Required} \
    CONFIG.DDS_Clock_Rate {64} \
    CONFIG.Frequency_Resolution {1} \
    CONFIG.Has_Phase_Out {false} \
    CONFIG.Latency {8} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.Noise_Shaping {Auto} \
    CONFIG.OUTPUT_FORM {Twos_Complement} \
    CONFIG.Output_Frequency1 {10.010} \
    CONFIG.Output_Selection {Sine_and_Cosine} \
    CONFIG.Output_Width {16} \
    CONFIG.PINC1 {101000000010100011110101} \
    CONFIG.Parameter_Entry {System_Parameters} \
    CONFIG.Phase_Increment {Programmable} \
    CONFIG.Phase_Width {26} \
    CONFIG.Phase_offset {None} \
    CONFIG.S_PHASE_Has_TUSER {Not_Required} \
    CONFIG.Spurious_Free_Dynamic_Range {95} \
  ] $DDS_LO


  # Create instance: DDS_LO_axi_interface, and set properties
  set block_name dds_axi_interface
  set block_cell_name DDS_LO_axi_interface
  if { [catch {set DDS_LO_axi_interface [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $DDS_LO_axi_interface eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xlconstant_2, and set properties
  set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins ctrl_s_axi] [get_bd_intf_pins DDS_LO_axi_interface/ctrl_s_axi]
  connect_bd_intf_net -intf_net dds_axi_interface_0_ctrl_m_axis [get_bd_intf_pins DDS_LO/S_AXIS_CONFIG] [get_bd_intf_pins DDS_LO_axi_interface/ctrl_m_axis]

  # Create port connections
  connect_bd_net -net LocalOscillator_m_axis_data_tdata [get_bd_pins m_axis_data_tdata] [get_bd_pins DDS_LO/m_axis_data_tdata]
  connect_bd_net -net ctrl_s_axi_aclk_1 [get_bd_pins ctrl_s_axi_aclk] [get_bd_pins DDS_LO_axi_interface/ctrl_s_axi_aclk]
  connect_bd_net -net ctrl_s_axi_aresetn_1 [get_bd_pins ctrl_s_axi_aresetn] [get_bd_pins DDS_LO_axi_interface/ctrl_s_axi_aresetn]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins aclk_64M] [get_bd_pins DDS_LO/aclk] [get_bd_pins DDS_LO_axi_interface/ctrl_m_axis_aclk]
  connect_bd_net -net xlconstant_2_dout [get_bd_pins DDS_LO_axi_interface/ctrl_m_axis_aresetn] [get_bd_pins xlconstant_2/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: ComplexMult
proc create_hier_cell_ComplexMult { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_ComplexMult() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -from 11 -to 0 -type data A
  create_bd_pin -dir I -type clk CLK
  create_bd_pin -dir I -from 31 -to 0 Din
  create_bd_pin -dir O -from 15 -to 0 -type data P_cos
  create_bd_pin -dir O -from 15 -to 0 -type data P_sin

  # Create instance: mult_cos, and set properties
  set mult_cos [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_cos ]
  set_property -dict [list \
    CONFIG.MultType {Parallel_Multiplier} \
    CONFIG.OutputWidthHigh {26} \
    CONFIG.OutputWidthLow {11} \
    CONFIG.PortAWidth {12} \
    CONFIG.PortBWidth {16} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_cos


  # Create instance: mult_sin, and set properties
  set mult_sin [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_sin ]
  set_property -dict [list \
    CONFIG.OutputWidthHigh {26} \
    CONFIG.OutputWidthLow {11} \
    CONFIG.PortAWidth {12} \
    CONFIG.PortBWidth {16} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_sin


  # Create instance: xlslice_cos, and set properties
  set xlslice_cos [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_cos ]
  set_property -dict [list \
    CONFIG.DIN_FROM {15} \
    CONFIG.DIN_TO {0} \
    CONFIG.DOUT_WIDTH {16} \
  ] $xlslice_cos


  # Create instance: xlslice_sin, and set properties
  set xlslice_sin [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_sin ]
  set_property -dict [list \
    CONFIG.DIN_FROM {31} \
    CONFIG.DIN_TO {16} \
    CONFIG.DOUT_WIDTH {16} \
  ] $xlslice_sin


  # Create port connections
  connect_bd_net -net A_1 [get_bd_pins A] [get_bd_pins mult_cos/A] [get_bd_pins mult_sin/A]
  connect_bd_net -net CLK_1 [get_bd_pins CLK] [get_bd_pins mult_cos/CLK] [get_bd_pins mult_sin/CLK]
  connect_bd_net -net LocalOscillator_m_axis_data_tdata [get_bd_pins Din] [get_bd_pins xlslice_cos/Din] [get_bd_pins xlslice_sin/Din]
  connect_bd_net -net mult_cos_P [get_bd_pins P_cos] [get_bd_pins mult_cos/P]
  connect_bd_net -net mult_sin_P [get_bd_pins P_sin] [get_bd_pins mult_sin/P]
  connect_bd_net -net xlslice_cos_Dout [get_bd_pins mult_sin/B] [get_bd_pins xlslice_cos/Dout]
  connect_bd_net -net xlslice_sin_Dout [get_bd_pins mult_cos/B] [get_bd_pins xlslice_sin/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TestGen
proc create_hier_cell_TestGen { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TestGen() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl_s_axi


  # Create pins
  create_bd_pin -dir I -type clk ADC_clk_64M
  create_bd_pin -dir O -from 0 -to 0 LED_GREEN
  create_bd_pin -dir O -from 15 -to 0 dout
  create_bd_pin -dir O m_axis_data_tvalid
  create_bd_pin -dir I -type clk s00_axis_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: RF_test_10MHz, and set properties
  set RF_test_10MHz [ create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 RF_test_10MHz ]
  set_property -dict [list \
    CONFIG.DATA_Has_TLAST {Not_Required} \
    CONFIG.DDS_Clock_Rate {64} \
    CONFIG.Frequency_Resolution {1} \
    CONFIG.Has_Phase_Out {false} \
    CONFIG.Latency {7} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.Noise_Shaping {Auto} \
    CONFIG.OUTPUT_FORM {Twos_Complement} \
    CONFIG.Output_Frequency1 {10} \
    CONFIG.Output_Selection {Sine} \
    CONFIG.Output_Width {12} \
    CONFIG.PINC1 {101000000000000000000000} \
    CONFIG.Parameter_Entry {System_Parameters} \
    CONFIG.Phase_Increment {Programmable} \
    CONFIG.Phase_Width {26} \
    CONFIG.Phase_offset {None} \
    CONFIG.S_PHASE_Has_TUSER {Not_Required} \
    CONFIG.Spurious_Free_Dynamic_Range {70} \
  ] $RF_test_10MHz


  # Create instance: axi_gpio_ADC_TEST, and set properties
  set axi_gpio_ADC_TEST [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_ADC_TEST ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_DOUT_DEFAULT {0x00000000} \
    CONFIG.C_GPIO_WIDTH {32} \
    CONFIG.C_IS_DUAL {0} \
  ] $axi_gpio_ADC_TEST


  # Create instance: c_addsub_0, and set properties
  set c_addsub_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0 ]
  set_property -dict [list \
    CONFIG.A_Width {16} \
    CONFIG.B_Value {0000000000000000} \
    CONFIG.B_Width {16} \
    CONFIG.CE {false} \
    CONFIG.Latency {1} \
    CONFIG.Out_Width {16} \
  ] $c_addsub_0


  # Create instance: dds_axi_interface_0, and set properties
  set block_name dds_axi_interface
  set block_cell_name dds_axi_interface_0
  if { [catch {set dds_axi_interface_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $dds_axi_interface_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: dds_compiler_1KHz, and set properties
  set dds_compiler_1KHz [ create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_1KHz ]
  set_property -dict [list \
    CONFIG.Amplitude_Mode {Full_Range} \
    CONFIG.DDS_Clock_Rate {64} \
    CONFIG.Frequency_Resolution {0.4} \
    CONFIG.Has_Phase_Out {false} \
    CONFIG.Latency {7} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.Noise_Shaping {Auto} \
    CONFIG.Output_Frequency1 {0.001} \
    CONFIG.Output_Selection {Sine} \
    CONFIG.Output_Width {12} \
    CONFIG.PINC1 {1000001100010} \
    CONFIG.Parameter_Entry {System_Parameters} \
    CONFIG.Phase_Width {28} \
    CONFIG.Spurious_Free_Dynamic_Range {70} \
  ] $dds_compiler_1KHz


  # Create instance: mult_gen_AM_modulator, and set properties
  set mult_gen_AM_modulator [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_AM_modulator ]
  set_property -dict [list \
    CONFIG.OptGoal {Area} \
    CONFIG.OutputWidthHigh {24} \
    CONFIG.OutputWidthLow {9} \
    CONFIG.PortAWidth {16} \
    CONFIG.PortBWidth {16} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_gen_AM_modulator


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {16} \
  ] $xlconstant_0


  # Create instance: xlconstant_1_bis, and set properties
  set xlconstant_1_bis [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1_bis ]

  # Create instance: xlconstant_2048, and set properties
  set xlconstant_2048 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2048 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {512} \
    CONFIG.CONST_WIDTH {16} \
  ] $xlconstant_2048


  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins ctrl_s_axi] [get_bd_intf_pins dds_axi_interface_0/ctrl_s_axi]
  connect_bd_intf_net -intf_net PS_M03_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gpio_ADC_TEST/S_AXI]
  connect_bd_intf_net -intf_net dds_axi_interface_0_ctrl_m_axis [get_bd_intf_pins RF_test_10MHz/S_AXIS_CONFIG] [get_bd_intf_pins dds_axi_interface_0/ctrl_m_axis]

  # Create port connections
  connect_bd_net -net PS_FCLK_CLK0 [get_bd_pins s00_axis_aclk] [get_bd_pins axi_gpio_ADC_TEST/s_axi_aclk] [get_bd_pins dds_axi_interface_0/ctrl_s_axi_aclk]
  connect_bd_net -net PS_FCLK_CLK1 [get_bd_pins ADC_clk_64M] [get_bd_pins RF_test_10MHz/aclk] [get_bd_pins c_addsub_0/CLK] [get_bd_pins dds_axi_interface_0/ctrl_m_axis_aclk] [get_bd_pins dds_compiler_1KHz/aclk] [get_bd_pins mult_gen_AM_modulator/CLK]
  connect_bd_net -net RF_test_1MHz_m_axis_data_tdata [get_bd_pins RF_test_10MHz/m_axis_data_tdata] [get_bd_pins mult_gen_AM_modulator/A]
  connect_bd_net -net RF_test_1MHz_m_axis_data_tvalid [get_bd_pins m_axis_data_tvalid] [get_bd_pins RF_test_10MHz/m_axis_data_tvalid]
  connect_bd_net -net axi_gpio_ADC_TEST_gpio_io_o [get_bd_pins axi_gpio_ADC_TEST/gpio_io_o] [get_bd_pins xlslice_1/Din]
  connect_bd_net -net c_addsub_0_S [get_bd_pins c_addsub_0/S] [get_bd_pins mult_gen_AM_modulator/B]
  connect_bd_net -net mult_gen_0_P [get_bd_pins dout] [get_bd_pins mult_gen_AM_modulator/P]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins axi_gpio_ADC_TEST/s_axi_aresetn]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins c_addsub_0/B] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlconstant_2048_dout [get_bd_pins c_addsub_0/A] [get_bd_pins xlconstant_2048/dout]
  connect_bd_net -net xlconstant_2_dout [get_bd_pins dds_axi_interface_0/ctrl_m_axis_aresetn] [get_bd_pins dds_axi_interface_0/ctrl_s_axi_aresetn] [get_bd_pins xlconstant_1_bis/dout]
  connect_bd_net -net xlslice_1_Dout [get_bd_pins LED_GREEN] [get_bd_pins xlslice_1/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SSB_demodulator
proc create_hier_cell_SSB_demodulator { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SSB_demodulator() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl_s_axi


  # Create pins
  create_bd_pin -dir I -from 15 -to 0 -type data A
  create_bd_pin -dir I -from 15 -to 0 -type data A1
  create_bd_pin -dir I -type clk aclk_64M
  create_bd_pin -dir I -type rst ctrl_m_axis_aresetn_64M
  create_bd_pin -dir I -type clk ctrl_s_axi_aclk_100M
  create_bd_pin -dir I -type rst ctrl_s_axi_aresetn_100M
  create_bd_pin -dir I -from 15 -to 0 input1_axis_tdata
  create_bd_pin -dir O -from 15 -to 0 output_axis_tdata

  # Create instance: axi_gpio_AM_SSB, and set properties
  set axi_gpio_AM_SSB [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_AM_SSB ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_DOUT_DEFAULT {0x00000001} \
    CONFIG.C_GPIO_WIDTH {2} \
  ] $axi_gpio_AM_SSB


  # Create instance: axis_mux_AM_SSB, and set properties
  set block_name axis_mux
  set block_cell_name axis_mux_AM_SSB
  if { [catch {set axis_mux_AM_SSB [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_mux_AM_SSB eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: c_addsub, and set properties
  set c_addsub [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub ]
  set_property -dict [list \
    CONFIG.A_Width {16} \
    CONFIG.Add_Mode {Add_Subtract} \
    CONFIG.B_Value {0000000000000000} \
    CONFIG.B_Width {16} \
    CONFIG.CE {false} \
    CONFIG.Latency {1} \
    CONFIG.Out_Width {16} \
  ] $c_addsub


  # Create instance: dds_axi_interface_BFO, and set properties
  set block_name dds_axi_interface
  set block_cell_name dds_axi_interface_BFO
  if { [catch {set dds_axi_interface_BFO [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $dds_axi_interface_BFO eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: dds_compiler_BFO, and set properties
  set dds_compiler_BFO [ create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_BFO ]
  set_property -dict [list \
    CONFIG.DATA_Has_TLAST {Not_Required} \
    CONFIG.DDS_Clock_Rate {64} \
    CONFIG.Frequency_Resolution {1} \
    CONFIG.Has_Phase_Out {false} \
    CONFIG.Latency {8} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.Noise_Shaping {Auto} \
    CONFIG.Output_Frequency1 {0.01} \
    CONFIG.Output_Width {16} \
    CONFIG.PINC1 {10100011110101} \
    CONFIG.Phase_Increment {Programmable} \
    CONFIG.Phase_Width {26} \
    CONFIG.S_PHASE_Has_TUSER {Not_Required} \
    CONFIG.Spurious_Free_Dynamic_Range {95} \
  ] $dds_compiler_BFO


  # Create instance: mult_gen_I, and set properties
  set mult_gen_I [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_I ]
  set_property -dict [list \
    CONFIG.Multiplier_Construction {Use_Mults} \
    CONFIG.OptGoal {Area} \
    CONFIG.OutputWidthHigh {29} \
    CONFIG.OutputWidthLow {14} \
    CONFIG.PipeStages {0} \
    CONFIG.PortAType {Signed} \
    CONFIG.PortAWidth {16} \
    CONFIG.PortBWidth {16} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_gen_I


  # Create instance: mult_gen_Q, and set properties
  set mult_gen_Q [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_Q ]
  set_property -dict [list \
    CONFIG.Multiplier_Construction {Use_Mults} \
    CONFIG.OutputWidthHigh {29} \
    CONFIG.OutputWidthLow {14} \
    CONFIG.PipeStages {0} \
    CONFIG.PortAWidth {16} \
    CONFIG.PortBWidth {16} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_gen_Q


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property CONFIG.DIN_WIDTH {2} $xlslice_0


  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1} \
    CONFIG.DIN_TO {1} \
    CONFIG.DIN_WIDTH {2} \
  ] $xlslice_1


  # Create instance: xlslice_COS, and set properties
  set xlslice_COS [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_COS ]
  set_property CONFIG.DIN_FROM {15} $xlslice_COS


  # Create instance: xlslice_SIN, and set properties
  set xlslice_SIN [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_SIN ]
  set_property -dict [list \
    CONFIG.DIN_FROM {31} \
    CONFIG.DIN_TO {16} \
  ] $xlslice_SIN


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins ctrl_s_axi] [get_bd_intf_pins dds_axi_interface_BFO/ctrl_s_axi]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gpio_AM_SSB/S_AXI]
  connect_bd_intf_net -intf_net dds_axi_interface_0_ctrl_m_axis [get_bd_intf_pins dds_axi_interface_BFO/ctrl_m_axis] [get_bd_intf_pins dds_compiler_BFO/S_AXIS_CONFIG]

  # Create port connections
  connect_bd_net -net A1_1 [get_bd_pins A1] [get_bd_pins mult_gen_I/A]
  connect_bd_net -net Net [get_bd_pins aclk_64M] [get_bd_pins axis_mux_AM_SSB/clk] [get_bd_pins c_addsub/CLK] [get_bd_pins dds_axi_interface_BFO/ctrl_m_axis_aclk] [get_bd_pins dds_compiler_BFO/aclk]
  connect_bd_net -net Net1 [get_bd_pins ctrl_s_axi_aclk_100M] [get_bd_pins axi_gpio_AM_SSB/s_axi_aclk] [get_bd_pins dds_axi_interface_BFO/ctrl_s_axi_aclk]
  connect_bd_net -net Net2 [get_bd_pins ctrl_s_axi_aresetn_100M] [get_bd_pins axi_gpio_AM_SSB/s_axi_aresetn] [get_bd_pins dds_axi_interface_BFO/ctrl_s_axi_aresetn]
  connect_bd_net -net Net3 [get_bd_pins A] [get_bd_pins mult_gen_Q/A]
  connect_bd_net -net axi_gpio_AM_SSB_gpio_io_o [get_bd_pins axi_gpio_AM_SSB/gpio_io_o] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_1/Din]
  connect_bd_net -net axis_mux_AM_SSB_output_axis_tdata [get_bd_pins output_axis_tdata] [get_bd_pins axis_mux_AM_SSB/output_axis_tdata]
  connect_bd_net -net c_addsub_S [get_bd_pins axis_mux_AM_SSB/input0_axis_tdata] [get_bd_pins c_addsub/S]
  connect_bd_net -net ctrl_m_axis_aresetn_1 [get_bd_pins ctrl_m_axis_aresetn_64M] [get_bd_pins dds_axi_interface_BFO/ctrl_m_axis_aresetn]
  connect_bd_net -net dds_compiler_BFO_m_axis_data_tdata [get_bd_pins dds_compiler_BFO/m_axis_data_tdata] [get_bd_pins xlslice_COS/Din] [get_bd_pins xlslice_SIN/Din]
  connect_bd_net -net input1_axis_tdata_1 [get_bd_pins input1_axis_tdata] [get_bd_pins axis_mux_AM_SSB/input1_axis_tdata]
  connect_bd_net -net mult_gen_I_P [get_bd_pins c_addsub/A] [get_bd_pins mult_gen_I/P]
  connect_bd_net -net mult_gen_Q_P [get_bd_pins c_addsub/B] [get_bd_pins mult_gen_Q/P]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axis_mux_AM_SSB/input0_axis_tvalid] [get_bd_pins axis_mux_AM_SSB/input1_axis_tvalid] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins c_addsub/ADD] [get_bd_pins xlslice_0/Dout]
  connect_bd_net -net xlslice_1_Dout [get_bd_pins axis_mux_AM_SSB/select_input] [get_bd_pins xlslice_1/Dout]
  connect_bd_net -net xlslice_COS_Dout [get_bd_pins mult_gen_Q/B] [get_bd_pins xlslice_COS/Dout]
  connect_bd_net -net xlslice_SIN_Dout [get_bd_pins mult_gen_I/B] [get_bd_pins xlslice_SIN/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: PS2
proc create_hier_cell_PS2 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_PS2() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI1

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 ps2_clock_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 ps2_dat_0


  # Create pins
  create_bd_pin -dir I -type clk clk
  create_bd_pin -dir O -from 0 -to 0 -type intr ip2intc_irpt
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -from 0 -to 0 s_axi_ps2_aresetn

  # Create instance: axi_gpio_ps2_mouse, and set properties
  set axi_gpio_ps2_mouse [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_ps2_mouse ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_GPIO_WIDTH {32} \
    CONFIG.C_INTERRUPT_PRESENT {1} \
    CONFIG.C_IS_DUAL {0} \
  ] $axi_gpio_ps2_mouse


  # Create instance: axi_gpio_ps2_mouse_reset, and set properties
  set axi_gpio_ps2_mouse_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_ps2_mouse_reset ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_DOUT_DEFAULT {0x00000001} \
    CONFIG.C_GPIO_WIDTH {1} \
  ] $axi_gpio_ps2_mouse_reset


  # Create instance: ps2_mouse_0, and set properties
  set ps2_mouse_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:ps2_mouse:1.0 ps2_mouse_0 ]

  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property CONFIG.C_SIZE {1} $util_vector_logic_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gpio_ps2_mouse/S_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXI1] [get_bd_intf_pins axi_gpio_ps2_mouse_reset/S_AXI]
  connect_bd_intf_net -intf_net ps2_mouse_0_ps2_clock [get_bd_intf_pins ps2_clock_0] [get_bd_intf_pins ps2_mouse_0/ps2_clock]
  connect_bd_intf_net -intf_net ps2_mouse_0_ps2_dat [get_bd_intf_pins ps2_dat_0] [get_bd_intf_pins ps2_mouse_0/ps2_dat]

  # Create port connections
  connect_bd_net -net PS_ARESETN [get_bd_pins s_axi_ps2_aresetn] [get_bd_pins axi_gpio_ps2_mouse/s_axi_aresetn] [get_bd_pins axi_gpio_ps2_mouse_reset/s_axi_aresetn] [get_bd_pins util_vector_logic_0/Op1]
  connect_bd_net -net PS_clk_out [get_bd_pins clk] [get_bd_pins ps2_mouse_0/clk]
  connect_bd_net -net axi_gpio_1_ip2intc_irpt [get_bd_pins ip2intc_irpt] [get_bd_pins axi_gpio_ps2_mouse/ip2intc_irpt]
  connect_bd_net -net axi_gpio_ps2_mouse_reset_gpio_io_o [get_bd_pins axi_gpio_ps2_mouse_reset/gpio_io_o] [get_bd_pins util_vector_logic_0/Op2]
  connect_bd_net -net ps2_mouse_0_mouse_data [get_bd_pins axi_gpio_ps2_mouse/gpio_io_i] [get_bd_pins ps2_mouse_0/mouse_data]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins axi_gpio_ps2_mouse/s_axi_aclk] [get_bd_pins axi_gpio_ps2_mouse_reset/s_axi_aclk]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins ps2_mouse_0/reset_n] [get_bd_pins util_vector_logic_0/Res]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: PS
proc create_hier_cell_PS { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_PS() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR

  create_bd_intf_pin -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 MDIO_ETHERNET_0_0

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_GP0

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP0

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_HP2


  # Create pins
  create_bd_pin -dir O ADC_clk_64M
  create_bd_pin -dir O -from 0 -to 0 -type rst ARESETN
  create_bd_pin -dir O -type clk CLK_25M
  create_bd_pin -dir I -type clk ENET0_GMII_RX_CLK_0
  create_bd_pin -dir I ENET0_GMII_RX_DV_0
  create_bd_pin -dir I -type clk ENET0_GMII_TX_CLK_0
  create_bd_pin -dir O -from 0 -to 0 ENET0_GMII_TX_EN_0
  create_bd_pin -dir O -type clk FCLK_CLK0_100M
  create_bd_pin -dir O -type clk FCLK_CLK1_128M
  create_bd_pin -dir O -type clk FCLK_CLK2_140M
  create_bd_pin -dir I -from 5 -to 0 -type intr IRQ_F2P
  create_bd_pin -dir I -type clk S_AXI_HP1_ACLK
  create_bd_pin -dir O clk_out
  create_bd_pin -dir I -from 3 -to 0 enet0_gmii_rxd
  create_bd_pin -dir O -from 3 -to 0 enet0_gmii_txd
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn1
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn_128M
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_reset

  # Create instance: DivideBy2_50MHz, and set properties
  set block_name DivideBy2N
  set block_cell_name DivideBy2_50MHz
  if { [catch {set DivideBy2_50MHz [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $DivideBy2_50MHz eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.N {1} \
    CONFIG.WIDTH {2} \
  ] $DivideBy2_50MHz


  # Create instance: DivideBy4_25MHz, and set properties
  set block_name DivideBy2N
  set block_cell_name DivideBy4_25MHz
  if { [catch {set DivideBy4_25MHz [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $DivideBy4_25MHz eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.N {2} \
    CONFIG.WIDTH {2} \
  ] $DivideBy4_25MHz


  # Create instance: clk_wiz_128M, and set properties
  set clk_wiz_128M [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_128M ]
  set_property -dict [list \
    CONFIG.CLKIN1_JITTER_PS {156.25} \
    CONFIG.CLKOUT1_DRIVES {BUFG} \
    CONFIG.CLKOUT1_JITTER {149.670} \
    CONFIG.CLKOUT1_PHASE_ERROR {114.696} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {128} \
    CONFIG.CLKOUT2_DRIVES {BUFG} \
    CONFIG.CLKOUT3_DRIVES {BUFG} \
    CONFIG.CLKOUT4_DRIVES {BUFG} \
    CONFIG.CLKOUT5_DRIVES {BUFG} \
    CONFIG.CLKOUT6_DRIVES {BUFG} \
    CONFIG.CLKOUT7_DRIVES {BUFG} \
    CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {14} \
    CONFIG.MMCM_CLKIN1_PERIOD {15.625} \
    CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} \
    CONFIG.MMCM_COMPENSATION {ZHOLD} \
    CONFIG.PRIMITIVE {PLL} \
    CONFIG.PRIM_IN_FREQ {64.000} \
    CONFIG.RESET_PORT {resetn} \
    CONFIG.RESET_TYPE {ACTIVE_LOW} \
  ] $clk_wiz_128M


  # Create instance: proc_sys_reset_0_100M, and set properties
  set proc_sys_reset_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0_100M ]

  # Create instance: proc_sys_reset_128M, and set properties
  set proc_sys_reset_128M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_128M ]

  # Create instance: processing_system7_0, and set properties
  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
  set_property -dict [list \
    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {25.000000} \
    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {64.000000} \
    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {145.454544} \
    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {25.000000} \
    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {25.396826} \
    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
    CONFIG.PCW_CLK0_FREQ {100000000} \
    CONFIG.PCW_CLK1_FREQ {64000000} \
    CONFIG.PCW_CLK2_FREQ {145454544} \
    CONFIG.PCW_CLK3_FREQ {25000000} \
    CONFIG.PCW_CORE0_FIQ_INTR {0} \
    CONFIG.PCW_CORE0_IRQ_INTR {0} \
    CONFIG.PCW_CORE1_FIQ_INTR {0} \
    CONFIG.PCW_CORE1_IRQ_INTR {0} \
    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
    CONFIG.PCW_DDR_RAM_HIGHADDR {0x0FFFFFFF} \
    CONFIG.PCW_DM_WIDTH {4} \
    CONFIG.PCW_DQS_WIDTH {4} \
    CONFIG.PCW_DQ_WIDTH {32} \
    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
    CONFIG.PCW_ENET0_ENET0_IO {EMIO} \
    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
    CONFIG.PCW_ENET0_GRP_MDIO_IO {EMIO} \
    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {100 Mbps} \
    CONFIG.PCW_ENET0_RESET_ENABLE {0} \
    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_ENET_RESET_ENABLE {1} \
    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
    CONFIG.PCW_EN_4K_TIMER {0} \
    CONFIG.PCW_EN_CAN0 {0} \
    CONFIG.PCW_EN_CAN1 {0} \
    CONFIG.PCW_EN_CLK0_PORT {1} \
    CONFIG.PCW_EN_CLK1_PORT {1} \
    CONFIG.PCW_EN_CLK2_PORT {1} \
    CONFIG.PCW_EN_CLK3_PORT {1} \
    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
    CONFIG.PCW_EN_DDR {1} \
    CONFIG.PCW_EN_EMIO_CAN0 {0} \
    CONFIG.PCW_EN_EMIO_CAN1 {0} \
    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
    CONFIG.PCW_EN_EMIO_ENET0 {1} \
    CONFIG.PCW_EN_EMIO_ENET1 {0} \
    CONFIG.PCW_EN_EMIO_GPIO {1} \
    CONFIG.PCW_EN_EMIO_I2C0 {0} \
    CONFIG.PCW_EN_EMIO_I2C1 {0} \
    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
    CONFIG.PCW_EN_EMIO_PJTAG {0} \
    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
    CONFIG.PCW_EN_EMIO_SPI0 {0} \
    CONFIG.PCW_EN_EMIO_SPI1 {0} \
    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
    CONFIG.PCW_EN_EMIO_TRACE {0} \
    CONFIG.PCW_EN_EMIO_TTC0 {0} \
    CONFIG.PCW_EN_EMIO_TTC1 {0} \
    CONFIG.PCW_EN_EMIO_UART0 {0} \
    CONFIG.PCW_EN_EMIO_UART1 {0} \
    CONFIG.PCW_EN_EMIO_WDT {0} \
    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
    CONFIG.PCW_EN_ENET0 {1} \
    CONFIG.PCW_EN_ENET1 {0} \
    CONFIG.PCW_EN_GPIO {1} \
    CONFIG.PCW_EN_I2C0 {0} \
    CONFIG.PCW_EN_I2C1 {0} \
    CONFIG.PCW_EN_MODEM_UART0 {0} \
    CONFIG.PCW_EN_MODEM_UART1 {0} \
    CONFIG.PCW_EN_PJTAG {0} \
    CONFIG.PCW_EN_PTP_ENET0 {0} \
    CONFIG.PCW_EN_PTP_ENET1 {0} \
    CONFIG.PCW_EN_QSPI {0} \
    CONFIG.PCW_EN_RST0_PORT {1} \
    CONFIG.PCW_EN_RST1_PORT {0} \
    CONFIG.PCW_EN_RST2_PORT {0} \
    CONFIG.PCW_EN_RST3_PORT {0} \
    CONFIG.PCW_EN_SDIO0 {1} \
    CONFIG.PCW_EN_SDIO1 {0} \
    CONFIG.PCW_EN_SMC {1} \
    CONFIG.PCW_EN_SPI0 {0} \
    CONFIG.PCW_EN_SPI1 {0} \
    CONFIG.PCW_EN_TRACE {0} \
    CONFIG.PCW_EN_TTC0 {0} \
    CONFIG.PCW_EN_TTC1 {0} \
    CONFIG.PCW_EN_UART0 {0} \
    CONFIG.PCW_EN_UART1 {1} \
    CONFIG.PCW_EN_USB0 {0} \
    CONFIG.PCW_EN_USB1 {0} \
    CONFIG.PCW_EN_WDT {0} \
    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
    CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
    CONFIG.PCW_FCLK_CLK2_BUF {TRUE} \
    CONFIG.PCW_FCLK_CLK3_BUF {TRUE} \
    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {64} \
    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {142} \
    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {25} \
    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK2_ENABLE {1} \
    CONFIG.PCW_FPGA_FCLK3_ENABLE {1} \
    CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
    CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
    CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
    CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
    CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
    CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
    CONFIG.PCW_GPIO_EMIO_GPIO_IO {64} \
    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_I2C_RESET_ENABLE {1} \
    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
    CONFIG.PCW_IRQ_F2P_INTR {1} \
    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_0_PULLUP {disabled} \
    CONFIG.PCW_MIO_0_SLEW {slow} \
    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_10_PULLUP {enabled} \
    CONFIG.PCW_MIO_10_SLEW {slow} \
    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_11_PULLUP {enabled} \
    CONFIG.PCW_MIO_11_SLEW {slow} \
    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_12_PULLUP {enabled} \
    CONFIG.PCW_MIO_12_SLEW {slow} \
    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_13_PULLUP {enabled} \
    CONFIG.PCW_MIO_13_SLEW {slow} \
    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_14_PULLUP {disabled} \
    CONFIG.PCW_MIO_14_SLEW {slow} \
    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_15_PULLUP {enabled} \
    CONFIG.PCW_MIO_15_SLEW {slow} \
    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_16_PULLUP {enabled} \
    CONFIG.PCW_MIO_16_SLEW {slow} \
    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_17_PULLUP {enabled} \
    CONFIG.PCW_MIO_17_SLEW {slow} \
    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_18_PULLUP {enabled} \
    CONFIG.PCW_MIO_18_SLEW {slow} \
    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_19_PULLUP {enabled} \
    CONFIG.PCW_MIO_19_SLEW {slow} \
    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_1_PULLUP {enabled} \
    CONFIG.PCW_MIO_1_SLEW {slow} \
    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_20_PULLUP {enabled} \
    CONFIG.PCW_MIO_20_SLEW {slow} \
    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_21_PULLUP {enabled} \
    CONFIG.PCW_MIO_21_SLEW {slow} \
    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_22_PULLUP {enabled} \
    CONFIG.PCW_MIO_22_SLEW {slow} \
    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_23_PULLUP {enabled} \
    CONFIG.PCW_MIO_23_SLEW {slow} \
    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_24_PULLUP {enabled} \
    CONFIG.PCW_MIO_24_SLEW {slow} \
    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_25_PULLUP {enabled} \
    CONFIG.PCW_MIO_25_SLEW {slow} \
    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_26_PULLUP {enabled} \
    CONFIG.PCW_MIO_26_SLEW {slow} \
    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_27_PULLUP {enabled} \
    CONFIG.PCW_MIO_27_SLEW {slow} \
    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_28_PULLUP {enabled} \
    CONFIG.PCW_MIO_28_SLEW {slow} \
    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_29_PULLUP {enabled} \
    CONFIG.PCW_MIO_29_SLEW {slow} \
    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_2_SLEW {slow} \
    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_30_PULLUP {enabled} \
    CONFIG.PCW_MIO_30_SLEW {slow} \
    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_31_PULLUP {enabled} \
    CONFIG.PCW_MIO_31_SLEW {slow} \
    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_32_PULLUP {enabled} \
    CONFIG.PCW_MIO_32_SLEW {slow} \
    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_33_PULLUP {enabled} \
    CONFIG.PCW_MIO_33_SLEW {slow} \
    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_34_PULLUP {enabled} \
    CONFIG.PCW_MIO_34_SLEW {slow} \
    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_35_PULLUP {enabled} \
    CONFIG.PCW_MIO_35_SLEW {slow} \
    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_36_PULLUP {enabled} \
    CONFIG.PCW_MIO_36_SLEW {slow} \
    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_37_PULLUP {enabled} \
    CONFIG.PCW_MIO_37_SLEW {slow} \
    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_38_PULLUP {enabled} \
    CONFIG.PCW_MIO_38_SLEW {slow} \
    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_39_PULLUP {enabled} \
    CONFIG.PCW_MIO_39_SLEW {slow} \
    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_3_SLEW {slow} \
    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_40_PULLUP {enabled} \
    CONFIG.PCW_MIO_40_SLEW {slow} \
    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_41_PULLUP {enabled} \
    CONFIG.PCW_MIO_41_SLEW {slow} \
    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_42_PULLUP {enabled} \
    CONFIG.PCW_MIO_42_SLEW {slow} \
    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_43_PULLUP {enabled} \
    CONFIG.PCW_MIO_43_SLEW {slow} \
    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_44_PULLUP {enabled} \
    CONFIG.PCW_MIO_44_SLEW {slow} \
    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_45_PULLUP {enabled} \
    CONFIG.PCW_MIO_45_SLEW {slow} \
    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_46_PULLUP {enabled} \
    CONFIG.PCW_MIO_46_SLEW {slow} \
    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_47_PULLUP {enabled} \
    CONFIG.PCW_MIO_47_SLEW {slow} \
    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_48_PULLUP {enabled} \
    CONFIG.PCW_MIO_48_SLEW {slow} \
    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_49_PULLUP {enabled} \
    CONFIG.PCW_MIO_49_SLEW {slow} \
    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_4_SLEW {slow} \
    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_50_PULLUP {enabled} \
    CONFIG.PCW_MIO_50_SLEW {slow} \
    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_51_PULLUP {enabled} \
    CONFIG.PCW_MIO_51_SLEW {slow} \
    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_52_PULLUP {enabled} \
    CONFIG.PCW_MIO_52_SLEW {slow} \
    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_53_PULLUP {enabled} \
    CONFIG.PCW_MIO_53_SLEW {slow} \
    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_5_SLEW {slow} \
    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_6_SLEW {slow} \
    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_7_SLEW {slow} \
    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_8_SLEW {slow} \
    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_9_PULLUP {enabled} \
    CONFIG.PCW_MIO_9_SLEW {slow} \
    CONFIG.PCW_MIO_PRIMITIVE {54} \
    CONFIG.PCW_MIO_TREE_PERIPHERALS {NAND Flash#GPIO#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART\
1#UART 1#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO} \
    CONFIG.PCW_MIO_TREE_SIGNALS {cs#gpio[1]#ale#we_b#data[2]#data[0]#data[1]#cle#re_b#data[4]#data[5]#data[6]#data[7]#data[3]#busy#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#tx#rx#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#cd#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#gpio[48]#gpio[49]#gpio[50]#gpio[51]#gpio[52]#gpio[53]}\
\
    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
    CONFIG.PCW_NAND_CYCLES_T_AR {10} \
    CONFIG.PCW_NAND_CYCLES_T_CLR {20} \
    CONFIG.PCW_NAND_CYCLES_T_RC {50} \
    CONFIG.PCW_NAND_CYCLES_T_REA {20} \
    CONFIG.PCW_NAND_CYCLES_T_RR {20} \
    CONFIG.PCW_NAND_CYCLES_T_WC {50} \
    CONFIG.PCW_NAND_CYCLES_T_WP {25} \
    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
    CONFIG.PCW_NAND_NAND_IO {MIO 0 2.. 14} \
    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
    CONFIG.PCW_NOR_CS0_T_PC {1} \
    CONFIG.PCW_NOR_CS0_T_RC {11} \
    CONFIG.PCW_NOR_CS0_T_TR {1} \
    CONFIG.PCW_NOR_CS0_T_WC {11} \
    CONFIG.PCW_NOR_CS0_T_WP {1} \
    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
    CONFIG.PCW_NOR_CS1_T_PC {1} \
    CONFIG.PCW_NOR_CS1_T_RC {11} \
    CONFIG.PCW_NOR_CS1_T_TR {1} \
    CONFIG.PCW_NOR_CS1_T_WC {11} \
    CONFIG.PCW_NOR_CS1_T_WP {1} \
    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
    CONFIG.PCW_P2F_ENET0_INTR {0} \
    CONFIG.PCW_P2F_GPIO_INTR {0} \
    CONFIG.PCW_P2F_SDIO0_INTR {0} \
    CONFIG.PCW_P2F_SMC_INTR {0} \
    CONFIG.PCW_P2F_UART1_INTR {0} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.080} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.063} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.057} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.068} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.047} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.025} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.017} \
    CONFIG.PCW_PACKAGE_NAME {clg400} \
    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \
    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 3.3V} \
    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
    CONFIG.PCW_SD0_GRP_CD_IO {MIO 34} \
    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {25} \
    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_SMC_PERIPHERAL_VALID {1} \
    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
    CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
    CONFIG.PCW_UART1_BAUD_RATE {115200} \
    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_UART1_UART1_IO {MIO 24 .. 25} \
    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
    CONFIG.PCW_UIPARAM_DDR_AL {0} \
    CONFIG.PCW_UIPARAM_DDR_BL {8} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {101.239} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {79.5025} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {60.536} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {71.7715} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {104.5365} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {70.676} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {59.1615} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {81.319} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K128M16 JT-125} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_USB_RESET_ENABLE {1} \
    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
    CONFIG.PCW_USE_AXI_NONSECURE {0} \
    CONFIG.PCW_USE_CORESIGHT {0} \
    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
    CONFIG.PCW_USE_CR_FABRIC {1} \
    CONFIG.PCW_USE_DDR_BYPASS {0} \
    CONFIG.PCW_USE_DEBUG {0} \
    CONFIG.PCW_USE_DMA0 {0} \
    CONFIG.PCW_USE_DMA1 {0} \
    CONFIG.PCW_USE_DMA2 {0} \
    CONFIG.PCW_USE_DMA3 {0} \
    CONFIG.PCW_USE_EXPANDED_IOP {0} \
    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
    CONFIG.PCW_USE_HIGH_OCM {0} \
    CONFIG.PCW_USE_M_AXI_GP0 {1} \
    CONFIG.PCW_USE_M_AXI_GP1 {0} \
    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
    CONFIG.PCW_USE_S_AXI_ACP {0} \
    CONFIG.PCW_USE_S_AXI_GP0 {0} \
    CONFIG.PCW_USE_S_AXI_GP1 {0} \
    CONFIG.PCW_USE_S_AXI_HP0 {1} \
    CONFIG.PCW_USE_S_AXI_HP1 {1} \
    CONFIG.PCW_USE_S_AXI_HP2 {0} \
    CONFIG.PCW_USE_S_AXI_HP3 {0} \
    CONFIG.PCW_USE_TRACE {0} \
    CONFIG.PCW_VALUE_SILVERSION {3} \
    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
  ] $processing_system7_0


  # Create instance: rst_ENET0_GMII_RX_CLK_0_100M, and set properties
  set rst_ENET0_GMII_RX_CLK_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ENET0_GMII_RX_CLK_0_100M ]

  # Create instance: rst_ps7_0_140M, and set properties
  set rst_ps7_0_140M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_140M ]

  # Create instance: rst_ps7_0_64M, and set properties
  set rst_ps7_0_64M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_64M ]

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [list \
    CONFIG.IN0_WIDTH {4} \
    CONFIG.IN1_WIDTH {4} \
    CONFIG.NUM_PORTS {2} \
  ] $xlconcat_0


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {3} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {8} \
    CONFIG.DOUT_WIDTH {4} \
  ] $xlslice_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M_AXI_GP0] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
  connect_bd_intf_net -intf_net S_AXI_HP0_1 [get_bd_intf_pins S_AXI_HP0] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
  connect_bd_intf_net -intf_net S_AXI_HP2_1 [get_bd_intf_pins S_AXI_HP2] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_pins DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_pins FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_MDIO_ETHERNET_0 [get_bd_intf_pins MDIO_ETHERNET_0_0] [get_bd_intf_pins processing_system7_0/MDIO_ETHERNET_0]

  # Create port connections
  connect_bd_net -net DivideBy2_50MHz_clk_out [get_bd_pins clk_out] [get_bd_pins DivideBy2_50MHz/clk_out]
  connect_bd_net -net DivideBy4_25MHz_clk_out [get_bd_pins CLK_25M] [get_bd_pins DivideBy4_25MHz/clk_out]
  connect_bd_net -net ENET0_GMII_RX_CLK_0_1 [get_bd_pins ENET0_GMII_RX_CLK_0] [get_bd_pins processing_system7_0/ENET0_GMII_RX_CLK] [get_bd_pins rst_ENET0_GMII_RX_CLK_0_100M/slowest_sync_clk]
  connect_bd_net -net ENET0_GMII_RX_DV_0_1 [get_bd_pins ENET0_GMII_RX_DV_0] [get_bd_pins processing_system7_0/ENET0_GMII_RX_DV]
  connect_bd_net -net ENET0_GMII_TX_CLK_0_1 [get_bd_pins ENET0_GMII_TX_CLK_0] [get_bd_pins processing_system7_0/ENET0_GMII_TX_CLK]
  connect_bd_net -net IRQ_F2P_1 [get_bd_pins IRQ_F2P] [get_bd_pins processing_system7_0/IRQ_F2P]
  connect_bd_net -net In0_0_1 [get_bd_pins enet0_gmii_rxd] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net S_AXI_HP1_ACLK_1 [get_bd_pins S_AXI_HP1_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
  connect_bd_net -net clk_wiz_128M_clk_out1 [get_bd_pins FCLK_CLK1_128M] [get_bd_pins clk_wiz_128M/clk_out1] [get_bd_pins proc_sys_reset_128M/slowest_sync_clk]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins ARESETN] [get_bd_pins DivideBy2_50MHz/resetn] [get_bd_pins proc_sys_reset_0_100M/peripheral_aresetn] [get_bd_pins rst_ENET0_GMII_RX_CLK_0_100M/ext_reset_in]
  connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_pins peripheral_reset] [get_bd_pins proc_sys_reset_0_100M/peripheral_reset]
  connect_bd_net -net processing_system7_0_ENET0_GMII_TXD [get_bd_pins processing_system7_0/ENET0_GMII_TXD] [get_bd_pins xlslice_0/Din]
  connect_bd_net -net processing_system7_0_ENET0_GMII_TX_EN [get_bd_pins ENET0_GMII_TX_EN_0] [get_bd_pins processing_system7_0/ENET0_GMII_TX_EN]
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins FCLK_CLK0_100M] [get_bd_pins DivideBy2_50MHz/clk] [get_bd_pins DivideBy4_25MHz/clk] [get_bd_pins proc_sys_reset_0_100M/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
  connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins ADC_clk_64M] [get_bd_pins clk_wiz_128M/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins rst_ps7_0_64M/slowest_sync_clk]
  connect_bd_net -net processing_system7_0_FCLK_CLK2_140M [get_bd_pins FCLK_CLK2_140M] [get_bd_pins processing_system7_0/FCLK_CLK2] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins rst_ps7_0_140M/slowest_sync_clk]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_0_100M/ext_reset_in] [get_bd_pins proc_sys_reset_128M/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_140M/ext_reset_in] [get_bd_pins rst_ps7_0_64M/ext_reset_in]
  connect_bd_net -net rst_ps7_0_140M_peripheral_aresetn [get_bd_pins peripheral_aresetn1] [get_bd_pins rst_ps7_0_140M/peripheral_aresetn]
  connect_bd_net -net rst_ps7_0_64M_peripheral_aresetn [get_bd_pins peripheral_aresetn_128M] [get_bd_pins proc_sys_reset_128M/peripheral_aresetn]
  connect_bd_net -net rst_ps7_0_64M_peripheral_aresetn1 [get_bd_pins peripheral_aresetn] [get_bd_pins clk_wiz_128M/resetn] [get_bd_pins rst_ps7_0_64M/peripheral_aresetn]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins processing_system7_0/ENET0_GMII_RXD] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins DivideBy4_25MHz/resetn] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins enet0_gmii_txd] [get_bd_pins xlslice_0/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: I2S
proc create_hier_cell_I2S { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_I2S() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir O I2SDATA
  create_bd_pin -dir I -from 15 -to 0 In1
  create_bd_pin -dir O SCLK
  create_bd_pin -dir I -type clk clk_64M
  create_bd_pin -dir O lrclk_out
  create_bd_pin -dir I -type rst resetn
  create_bd_pin -dir I -type clk s00_axis_aclk
  create_bd_pin -dir I -type rst s00_axis_aresetn

  # Create instance: DivideBy250_1_536M, and set properties
  set block_name DivideBy2N
  set block_cell_name DivideBy250_1_536M
  if { [catch {set DivideBy250_1_536M [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $DivideBy250_1_536M eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.N {125} \
    CONFIG.WIDTH {8} \
  ] $DivideBy250_1_536M


  # Create instance: DivideBy32_48K, and set properties
  set block_name DivideBy2N
  set block_cell_name DivideBy32_48K
  if { [catch {set DivideBy32_48K [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $DivideBy32_48K eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.N {16} \
    CONFIG.WIDTH {8} \
  ] $DivideBy32_48K


  # Create instance: clk_wiz_384M, and set properties
  set clk_wiz_384M [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_384M ]
  set_property -dict [list \
    CONFIG.CLKIN1_JITTER_PS {156.25} \
    CONFIG.CLKOUT1_DRIVES {BUFG} \
    CONFIG.CLKOUT1_JITTER {112.557} \
    CONFIG.CLKOUT1_PHASE_ERROR {106.663} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {384} \
    CONFIG.CLKOUT2_DRIVES {BUFG} \
    CONFIG.CLKOUT2_JITTER {374.625} \
    CONFIG.CLKOUT2_PHASE_ERROR {250.856} \
    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.000} \
    CONFIG.CLKOUT2_USED {false} \
    CONFIG.CLKOUT3_DRIVES {BUFG} \
    CONFIG.CLKOUT4_DRIVES {BUFG} \
    CONFIG.CLKOUT5_DRIVES {BUFG} \
    CONFIG.CLKOUT6_DRIVES {BUFG} \
    CONFIG.CLKOUT7_DRIVES {BUFG} \
    CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
    CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {15.750} \
    CONFIG.MMCM_CLKIN1_PERIOD {15.625} \
    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.625} \
    CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
    CONFIG.MMCM_COMPENSATION {ZHOLD} \
    CONFIG.MMCM_DIVCLK_DIVIDE {1} \
    CONFIG.NUM_OUT_CLKS {1} \
    CONFIG.PLL_CLKIN_PERIOD {15.625} \
    CONFIG.PRIMITIVE {MMCM} \
    CONFIG.PRIM_IN_FREQ {64} \
    CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
    CONFIG.RESET_PORT {resetn} \
    CONFIG.RESET_TYPE {ACTIVE_LOW} \
    CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
    CONFIG.USE_LOCKED {true} \
    CONFIG.USE_PHASE_ALIGNMENT {true} \
  ] $clk_wiz_384M


  # Create instance: dds_compiler_1khx, and set properties
  set dds_compiler_1khx [ create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_1khx ]
  set_property -dict [list \
    CONFIG.Has_Phase_Out {false} \
    CONFIG.Latency {8} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.Noise_Shaping {Auto} \
    CONFIG.Output_Frequency1 {0.001} \
    CONFIG.Output_Width {16} \
    CONFIG.PINC1 {101001111100} \
    CONFIG.Phase_Width {28} \
    CONFIG.Spurious_Free_Dynamic_Range {95} \
  ] $dds_compiler_1khx


  # Create instance: i2s_transmitter_16_0, and set properties
  set block_name i2s_transmitter_16
  set block_cell_name i2s_transmitter_16_0
  if { [catch {set i2s_transmitter_16_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $i2s_transmitter_16_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {not} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_0


  # Create instance: xlconstant_CA3D, and set properties
  set xlconstant_CA3D [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_CA3D ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0xCA3D} \
    CONFIG.CONST_WIDTH {16} \
  ] $xlconstant_CA3D


  # Create instance: xlconstant_DB4E, and set properties
  set xlconstant_DB4E [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_DB4E ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0xDB4E} \
    CONFIG.CONST_WIDTH {16} \
  ] $xlconstant_DB4E


  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {31} \
    CONFIG.DIN_TO {16} \
  ] $xlslice_0


  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {15} \
    CONFIG.DIN_TO {0} \
  ] $xlslice_1


  # Create port connections
  connect_bd_net -net DivideBy10_clk_out [get_bd_pins SCLK] [get_bd_pins DivideBy250_1_536M/clk_out] [get_bd_pins i2s_transmitter_16_0/sclk] [get_bd_pins util_vector_logic_0/Op1]
  connect_bd_net -net DivideBy32_62_5_K_clk_out [get_bd_pins lrclk_out] [get_bd_pins DivideBy32_48K/clk_out] [get_bd_pins i2s_transmitter_16_0/lrclk]
  connect_bd_net -net Net [get_bd_pins In1] [get_bd_pins i2s_transmitter_16_0/left_channel] [get_bd_pins i2s_transmitter_16_0/right_channel]
  connect_bd_net -net PS_ARESETN [get_bd_pins s00_axis_aresetn] [get_bd_pins DivideBy250_1_536M/resetn] [get_bd_pins DivideBy32_48K/resetn] [get_bd_pins i2s_transmitter_16_0/reset_n]
  connect_bd_net -net PS_FCLK_CLK0 [get_bd_pins s00_axis_aclk] [get_bd_pins dds_compiler_1khx/aclk]
  connect_bd_net -net clk_in1_1 [get_bd_pins clk_64M] [get_bd_pins clk_wiz_384M/clk_in1]
  connect_bd_net -net clk_wiz_23_04M_clk_out1 [get_bd_pins DivideBy250_1_536M/clk] [get_bd_pins clk_wiz_384M/clk_out1] [get_bd_pins i2s_transmitter_16_0/clk]
  connect_bd_net -net dds_compiler_0_m_axis_data_tdata [get_bd_pins dds_compiler_1khx/m_axis_data_tdata] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_1/Din]
  connect_bd_net -net i2s_transmitter_16_0_sd [get_bd_pins I2SDATA] [get_bd_pins i2s_transmitter_16_0/sd]
  connect_bd_net -net resetn_1 [get_bd_pins resetn] [get_bd_pins clk_wiz_384M/resetn]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins DivideBy32_48K/clk] [get_bd_pins util_vector_logic_0/Res]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: HDMI
proc create_hier_cell_HDMI { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_HDMI() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 HDMI_HPD

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s00_axi


  # Create pins
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir O -from 0 -to 0 HDMI_OEN
  create_bd_pin -dir I -from 0 -to 0 -type intr In3
  create_bd_pin -dir I -from 0 -to 0 -type intr In4
  create_bd_pin -dir I -type intr In5
  create_bd_pin -dir O TMDS_Clk_n_0
  create_bd_pin -dir O TMDS_Clk_p_0
  create_bd_pin -dir O -from 2 -to 0 TMDS_Data_n_0
  create_bd_pin -dir O -from 2 -to 0 TMDS_Data_p_0
  create_bd_pin -dir O -from 5 -to 0 dout
  create_bd_pin -dir I -type clk m_axis_mm2s_aclk
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_dynclk_0, and set properties
  set axi_dynclk_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_0 ]

  # Create instance: axi_gpio_hdmi, and set properties
  set axi_gpio_hdmi [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_hdmi ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS {1} \
    CONFIG.C_GPIO_WIDTH {1} \
    CONFIG.C_INTERRUPT_PRESENT {1} \
  ] $axi_gpio_hdmi


  # Create instance: axi_interconnect_1, and set properties
  set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
  set_property -dict [list \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {1} \
    CONFIG.S00_HAS_DATA_FIFO {2} \
    CONFIG.S00_HAS_REGSLICE {4} \
  ] $axi_interconnect_1


  # Create instance: axi_vdma_0, and set properties
  set axi_vdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0 ]
  set_property -dict [list \
    CONFIG.c_include_s2mm {0} \
    CONFIG.c_m_axis_mm2s_tdata_width {32} \
    CONFIG.c_mm2s_linebuffer_depth {4096} \
    CONFIG.c_mm2s_max_burst_length {16} \
    CONFIG.c_num_fstores {3} \
  ] $axi_vdma_0


  # Create instance: axis_subset_converter_0, and set properties
  set axis_subset_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0 ]
  set_property -dict [list \
    CONFIG.M_HAS_TKEEP {1} \
    CONFIG.M_HAS_TLAST {1} \
    CONFIG.M_TDATA_NUM_BYTES {3} \
    CONFIG.M_TUSER_WIDTH {1} \
    CONFIG.S_HAS_TKEEP {1} \
    CONFIG.S_HAS_TLAST {1} \
    CONFIG.S_TDATA_NUM_BYTES {4} \
    CONFIG.S_TUSER_WIDTH {1} \
    CONFIG.TDATA_REMAP {tdata[23:16],tdata[7:0],tdata[15:8]} \
    CONFIG.TKEEP_REMAP {tkeep[2:0]} \
    CONFIG.TLAST_REMAP {tlast[0]} \
    CONFIG.TUSER_REMAP {tuser[0:0]} \
  ] $axis_subset_converter_0


  # Create instance: rgb2dvi_0, and set properties
  set rgb2dvi_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.3 rgb2dvi_0 ]
  set_property -dict [list \
    CONFIG.kClkRange {2} \
    CONFIG.kGenerateSerialClk {false} \
    CONFIG.kRstActiveHigh {false} \
  ] $rgb2dvi_0


  # Create instance: v_axi4s_vid_out_0, and set properties
  set v_axi4s_vid_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0 ]
  set_property -dict [list \
    CONFIG.C_ADDR_WIDTH {12} \
    CONFIG.C_HAS_ASYNC_CLK {1} \
    CONFIG.C_VTG_MASTER_SLAVE {1} \
  ] $v_axi4s_vid_out_0


  # Create instance: v_tc_0, and set properties
  set v_tc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0 ]
  set_property CONFIG.enable_detection {false} $v_tc_0


  # Create instance: xlconcat_IRQ, and set properties
  set xlconcat_IRQ [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_IRQ ]
  set_property CONFIG.NUM_PORTS {6} $xlconcat_IRQ


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins M00_AXI1] [get_bd_intf_pins axi_interconnect_1/M00_AXI]
  connect_bd_intf_net -intf_net PS_M02_AXI [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net PS_M06_AXI [get_bd_intf_pins ctrl] [get_bd_intf_pins v_tc_0/ctrl]
  connect_bd_intf_net -intf_net PS_M07_AXI [get_bd_intf_pins s00_axi] [get_bd_intf_pins axi_dynclk_0/s00_axi]
  connect_bd_intf_net -intf_net PS_M10_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gpio_hdmi/S_AXI]
  connect_bd_intf_net -intf_net axi_gpio_hdmi_GPIO [get_bd_intf_pins HDMI_HPD] [get_bd_intf_pins axi_gpio_hdmi/GPIO]
  connect_bd_intf_net -intf_net axi_vdma_0_M_AXIS_MM2S [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
  connect_bd_intf_net -intf_net axi_vdma_0_M_AXI_MM2S [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
  connect_bd_intf_net -intf_net axis_subset_converter_0_M_AXIS [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
  connect_bd_intf_net -intf_net v_axi4s_vid_out_0_vid_io_out [get_bd_intf_pins rgb2dvi_0/RGB] [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out]
  connect_bd_intf_net -intf_net v_tc_0_vtiming_out [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins v_tc_0/vtiming_out]

  # Create port connections
  connect_bd_net -net In3_1 [get_bd_pins In3] [get_bd_pins xlconcat_IRQ/In3]
  connect_bd_net -net In4_1 [get_bd_pins In4] [get_bd_pins xlconcat_IRQ/In4]
  connect_bd_net -net In5_1 [get_bd_pins In5] [get_bd_pins xlconcat_IRQ/In5]
  connect_bd_net -net Net [get_bd_pins m_axis_mm2s_aclk] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins v_axi4s_vid_out_0/aclk]
  connect_bd_net -net PS_ARESETN [get_bd_pins s_axi_aresetn] [get_bd_pins axi_dynclk_0/s00_axi_aresetn] [get_bd_pins axi_gpio_hdmi/s_axi_aresetn] [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins v_tc_0/s_axi_aresetn]
  connect_bd_net -net PS_FCLK_CLK0 [get_bd_pins s_axi_aclk] [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins axi_dynclk_0/s00_axi_aclk] [get_bd_pins axi_gpio_hdmi/s_axi_aclk] [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
  connect_bd_net -net axi_dynclk_0_LOCKED_O [get_bd_pins axi_dynclk_0/LOCKED_O] [get_bd_pins rgb2dvi_0/aRst_n]
  connect_bd_net -net axi_dynclk_0_PXL_CLK_5X_O [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O] [get_bd_pins rgb2dvi_0/SerialClk]
  connect_bd_net -net axi_dynclk_0_PXL_CLK_O [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins v_tc_0/clk]
  connect_bd_net -net axi_gpio_hdmi_ip2intc_irpt [get_bd_pins axi_gpio_hdmi/ip2intc_irpt] [get_bd_pins xlconcat_IRQ/In2]
  connect_bd_net -net axi_vdma_0_mm2s_introut [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_IRQ/In1]
  connect_bd_net -net rgb2dvi_0_TMDS_Clk_n [get_bd_pins TMDS_Clk_n_0] [get_bd_pins rgb2dvi_0/TMDS_Clk_n]
  connect_bd_net -net rgb2dvi_0_TMDS_Clk_p [get_bd_pins TMDS_Clk_p_0] [get_bd_pins rgb2dvi_0/TMDS_Clk_p]
  connect_bd_net -net rgb2dvi_0_TMDS_Data_n [get_bd_pins TMDS_Data_n_0] [get_bd_pins rgb2dvi_0/TMDS_Data_n]
  connect_bd_net -net rgb2dvi_0_TMDS_Data_p [get_bd_pins TMDS_Data_p_0] [get_bd_pins rgb2dvi_0/TMDS_Data_p]
  connect_bd_net -net rst_ps7_0_140M_peripheral_aresetn [get_bd_pins ARESETN] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axis_subset_converter_0/aresetn]
  connect_bd_net -net v_axi4s_vid_out_0_vtg_ce [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
  connect_bd_net -net v_tc_0_irq [get_bd_pins v_tc_0/irq] [get_bd_pins xlconcat_IRQ/In0]
  connect_bd_net -net xlconcat_IRQ_dout [get_bd_pins dout] [get_bd_pins xlconcat_IRQ/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins HDMI_OEN] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: FILTER_FT
proc create_hier_cell_FILTER_FT { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_FILTER_FT() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl_s_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl_s_axi1


  # Create pins
  create_bd_pin -dir I -type rst aresetn
  create_bd_pin -dir I -from 15 -to 0 channel1_data
  create_bd_pin -dir I -from 15 -to 0 channel2_data
  create_bd_pin -dir I -type clk clk_128M
  create_bd_pin -dir I -type clk ctrl_s_axi_aclk
  create_bd_pin -dir I -type rst ctrl_s_axi_aresetn

  # Create instance: AXI_Stream_Generator_0, and set properties
  set block_name AXI_Stream_Generator
  set block_cell_name AXI_Stream_Generator_0
  if { [catch {set AXI_Stream_Generator_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $AXI_Stream_Generator_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.DATA_0 {0x00000004} \
    CONFIG.DATA_1 {0x00000008} \
    CONFIG.DATA_2 {0x0000000C} \
    CONFIG.DATA_3 {0x00000010} \
    CONFIG.TIMEOUT_0 {5120} \
    CONFIG.TIMEOUT_1 {5120} \
    CONFIG.TIMEOUT_2 {5120} \
    CONFIG.TIMEOUT_3 {0} \
  ] $AXI_Stream_Generator_0


  # Create instance: CIC_FT_IQ_4, and set properties
  set CIC_FT_IQ_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:cic_compiler:4.0 CIC_FT_IQ_4 ]
  set_property -dict [list \
    CONFIG.Clock_Frequency {128} \
    CONFIG.Filter_Type {Decimation} \
    CONFIG.Fixed_Or_Initial_Rate {4} \
    CONFIG.HAS_ARESETN {true} \
    CONFIG.Input_Data_Width {16} \
    CONFIG.Input_Sample_Frequency {64} \
    CONFIG.Maximum_Rate {8192} \
    CONFIG.Minimum_Rate {4} \
    CONFIG.Number_Of_Channels {2} \
    CONFIG.Number_Of_Stages {6} \
    CONFIG.Output_Data_Width {16} \
    CONFIG.Quantization {Truncation} \
    CONFIG.RateSpecification {Sample_Period} \
    CONFIG.SamplePeriod {1} \
    CONFIG.Sample_Rate_Changes {Programmable} \
    CONFIG.Use_Xtreme_DSP_Slice {true} \
  ] $CIC_FT_IQ_4


  # Create instance: FIR_FT_IQ_2, and set properties
  set FIR_FT_IQ_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 FIR_FT_IQ_2 ]
  set_property -dict [list \
    CONFIG.Clock_Frequency {128} \
    CONFIG.CoefficientSource {COE_File} \
    CONFIG.Coefficient_File {/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/matlab/mycoefile.coe} \
    CONFIG.Coefficient_Fractional_Bits {0} \
    CONFIG.Coefficient_Sets {1} \
    CONFIG.Coefficient_Sign {Signed} \
    CONFIG.Coefficient_Structure {Inferred} \
    CONFIG.Coefficient_Width {16} \
    CONFIG.ColumnConfig {28} \
    CONFIG.DATA_Has_TLAST {Vector_Framing} \
    CONFIG.Decimation_Rate {2} \
    CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
    CONFIG.Filter_Type {Decimation} \
    CONFIG.Has_ARESETn {true} \
    CONFIG.Interpolation_Rate {1} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.Number_Channels {2} \
    CONFIG.Output_Rounding_Mode {Truncate_LSBs} \
    CONFIG.Output_Width {16} \
    CONFIG.Quantization {Maximize_Dynamic_Range} \
    CONFIG.RateSpecification {Frequency_Specification} \
    CONFIG.Reset_Data_Vector {false} \
    CONFIG.S_DATA_Has_TUSER {Not_Required} \
    CONFIG.Sample_Frequency {64} \
    CONFIG.Select_Pattern {All} \
    CONFIG.Zero_Pack_Factor {1} \
  ] $FIR_FT_IQ_2


  # Create instance: axi_gpio_FILTER_FT_GAIN, and set properties
  set axi_gpio_FILTER_FT_GAIN [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_FILTER_FT_GAIN ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_DOUT_DEFAULT {0x00000001} \
    CONFIG.C_GPIO_WIDTH {16} \
  ] $axi_gpio_FILTER_FT_GAIN


  # Create instance: axi_interface_DEC_RATE_FT_IQ, and set properties
  set block_name dds_axi_interface
  set block_cell_name axi_interface_DEC_RATE_FT_IQ
  if { [catch {set axi_interface_DEC_RATE_FT_IQ [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_interface_DEC_RATE_FT_IQ eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.C_CTRL_M_AXIS_TDATA_WIDTH {16} $axi_interface_DEC_RATE_FT_IQ


  # Create instance: axis2c_combine_FT, and set properties
  set block_name axis2c_combine
  set block_cell_name axis2c_combine_FT
  if { [catch {set axis2c_combine_FT [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis2c_combine_FT eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis2c_splitter_FIR_FT, and set properties
  set block_name axis2c_splitter
  set block_cell_name axis2c_splitter_FIR_FT
  if { [catch {set axis2c_splitter_FIR_FT [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis2c_splitter_FIR_FT eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis_capture_FT, and set properties
  set axis_capture_FT [ create_bd_cell -type ip -vlnv xilinx.com:user:axis_capture:1.0 axis_capture_FT ]

  # Create instance: mult_by_gain, and set properties
  set mult_by_gain [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_by_gain ]
  set_property -dict [list \
    CONFIG.Multiplier_Construction {Use_Mults} \
    CONFIG.OptGoal {Area} \
    CONFIG.OutputWidthHigh {15} \
    CONFIG.PipeStages {0} \
    CONFIG.PortAType {Signed} \
    CONFIG.PortAWidth {16} \
    CONFIG.PortBWidth {16} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_by_gain


  # Create instance: reset_lengthener_0, and set properties
  set block_name reset_lengthener
  set block_cell_name reset_lengthener_0
  if { [catch {set reset_lengthener_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $reset_lengthener_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [list \
    CONFIG.IN0_WIDTH {16} \
    CONFIG.IN1_WIDTH {16} \
  ] $xlconcat_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_gpio_FILTER_FT_GAIN/S_AXI]
  connect_bd_intf_net -intf_net FIR_FT_IQ_2_M_AXIS_DATA [get_bd_intf_pins FIR_FT_IQ_2/M_AXIS_DATA] [get_bd_intf_pins axis2c_splitter_FIR_FT/s_axis]
  connect_bd_intf_net -intf_net axis2c_combine_FT_interface_axis [get_bd_intf_pins CIC_FT_IQ_4/S_AXIS_DATA] [get_bd_intf_pins axis2c_combine_FT/interface_axis]
  connect_bd_intf_net -intf_net ctrl_s_axi1_1 [get_bd_intf_pins ctrl_s_axi1] [get_bd_intf_pins axis_capture_FT/ctrl_s_axi]
  connect_bd_intf_net -intf_net ps7_axi_periph_M01_AXI [get_bd_intf_pins ctrl_s_axi] [get_bd_intf_pins axi_interface_DEC_RATE_FT_IQ/ctrl_s_axi]

  # Create port connections
  connect_bd_net -net CIC_FT_IQ_4_m_axis_data_tdata [get_bd_pins FIR_FT_IQ_2/s_axis_data_tdata] [get_bd_pins mult_by_gain/P]
  connect_bd_net -net CIC_FT_IQ_4_m_axis_data_tdata1 [get_bd_pins CIC_FT_IQ_4/m_axis_data_tdata] [get_bd_pins mult_by_gain/A]
  connect_bd_net -net CIC_FT_IQ_4_m_axis_data_tlast [get_bd_pins CIC_FT_IQ_4/m_axis_data_tlast] [get_bd_pins FIR_FT_IQ_2/s_axis_data_tlast]
  connect_bd_net -net CIC_FT_IQ_4_m_axis_data_tvalid [get_bd_pins CIC_FT_IQ_4/m_axis_data_tvalid] [get_bd_pins FIR_FT_IQ_2/s_axis_data_tvalid]
  connect_bd_net -net DDC_FT_P [get_bd_pins channel1_data] [get_bd_pins axis2c_combine_FT/channel1_data]
  connect_bd_net -net DDC_FT_P1 [get_bd_pins channel2_data] [get_bd_pins axis2c_combine_FT/channel2_data]
  connect_bd_net -net PS_FCLK_CLK1_128M [get_bd_pins clk_128M] [get_bd_pins AXI_Stream_Generator_0/clk] [get_bd_pins CIC_FT_IQ_4/aclk] [get_bd_pins FIR_FT_IQ_2/aclk] [get_bd_pins axi_interface_DEC_RATE_FT_IQ/ctrl_m_axis_aclk] [get_bd_pins axis2c_combine_FT/clk] [get_bd_pins axis2c_splitter_FIR_FT/aclk] [get_bd_pins axis_capture_FT/capture_clk] [get_bd_pins reset_lengthener_0/clk]
  connect_bd_net -net axi_gpio_FILTER_FT_GAIN_gpio_io_o [get_bd_pins axi_gpio_FILTER_FT_GAIN/gpio_io_o] [get_bd_pins mult_by_gain/B]
  connect_bd_net -net axi_interface_DEC_RATE_FT_IQ_ctrl_m_axis_tdata [get_bd_pins CIC_FT_IQ_4/s_axis_config_tdata] [get_bd_pins axi_interface_DEC_RATE_FT_IQ/ctrl_m_axis_tdata]
  connect_bd_net -net axi_interface_DEC_RATE_FT_IQ_ctrl_m_axis_tvalid [get_bd_pins CIC_FT_IQ_4/s_axis_config_tvalid] [get_bd_pins axi_interface_DEC_RATE_FT_IQ/ctrl_m_axis_tvalid] [get_bd_pins reset_lengthener_0/rst_h]
  connect_bd_net -net axis2c_splitter_FIR_FT_m_axis_tdata0 [get_bd_pins axis2c_splitter_FIR_FT/m_axis_tdata0] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net axis2c_splitter_FIR_FT_m_axis_tdata1 [get_bd_pins axis2c_splitter_FIR_FT/m_axis_tdata1] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net axis2c_splitter_FIR_FT_m_axis_tvalid [get_bd_pins axis2c_splitter_FIR_FT/m_axis_tvalid] [get_bd_pins axis_capture_FT/capture_valid]
  connect_bd_net -net ctrl_s_axi_aclk_1 [get_bd_pins ctrl_s_axi_aclk] [get_bd_pins axi_gpio_FILTER_FT_GAIN/s_axi_aclk] [get_bd_pins axi_interface_DEC_RATE_FT_IQ/ctrl_s_axi_aclk] [get_bd_pins axis_capture_FT/ctrl_s_axi_aclk]
  connect_bd_net -net ctrl_s_axi_aresetn_1 [get_bd_pins ctrl_s_axi_aresetn] [get_bd_pins axi_gpio_FILTER_FT_GAIN/s_axi_aresetn] [get_bd_pins axi_interface_DEC_RATE_FT_IQ/ctrl_s_axi_aresetn] [get_bd_pins axis_capture_FT/ctrl_s_axi_aresetn]
  connect_bd_net -net reset_lengthener_0_rst [get_bd_pins FIR_FT_IQ_2/aresetn] [get_bd_pins reset_lengthener_0/rst]
  connect_bd_net -net rst_ps7_0_128M_peripheral_aresetn [get_bd_pins aresetn] [get_bd_pins CIC_FT_IQ_4/aresetn] [get_bd_pins axi_interface_DEC_RATE_FT_IQ/ctrl_m_axis_aresetn] [get_bd_pins axis2c_combine_FT/aresetn] [get_bd_pins axis2c_splitter_FIR_FT/aresetn] [get_bd_pins reset_lengthener_0/resetn]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins axis_capture_FT/capture_data] [get_bd_pins xlconcat_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: FILTER
proc create_hier_cell_FILTER { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_FILTER() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl_s_axi1


  # Create pins
  create_bd_pin -dir I -type clk aclk_100M
  create_bd_pin -dir I -type rst aresetn_100M
  create_bd_pin -dir I -type rst aresetn_128M
  create_bd_pin -dir I -from 15 -to 0 channel1_data
  create_bd_pin -dir I -from 15 -to 0 channel2_data
  create_bd_pin -dir I -type clk clk_128M
  create_bd_pin -dir O -from 15 -to 0 m_axis_data_tdata
  create_bd_pin -dir O -from 15 -to 0 m_axis_data_tdata1
  create_bd_pin -dir O m_axis_data_tlast

  # Create instance: CIC_IQ_1024, and set properties
  set CIC_IQ_1024 [ create_bd_cell -type ip -vlnv xilinx.com:ip:cic_compiler:4.0 CIC_IQ_1024 ]
  set_property -dict [list \
    CONFIG.Clock_Frequency {128.0000000} \
    CONFIG.Filter_Type {Decimation} \
    CONFIG.Fixed_Or_Initial_Rate {256} \
    CONFIG.HAS_ARESETN {true} \
    CONFIG.HAS_DOUT_TREADY {false} \
    CONFIG.Input_Data_Width {16} \
    CONFIG.Input_Sample_Frequency {64} \
    CONFIG.Maximum_Rate {8192} \
    CONFIG.Minimum_Rate {4} \
    CONFIG.Number_Of_Channels {2} \
    CONFIG.Number_Of_Stages {6} \
    CONFIG.Output_Data_Width {16} \
    CONFIG.Quantization {Truncation} \
    CONFIG.Response_Magnitude {Normalized} \
    CONFIG.SamplePeriod {1} \
    CONFIG.Sample_Rate_Changes {Programmable} \
    CONFIG.Use_Xtreme_DSP_Slice {false} \
  ] $CIC_IQ_1024


  # Create instance: FIR_IQ_2, and set properties
  set FIR_IQ_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 FIR_IQ_2 ]
  set_property -dict [list \
    CONFIG.BestPrecision {false} \
    CONFIG.Channel_Sequence {Basic} \
    CONFIG.Clock_Frequency {128} \
    CONFIG.CoefficientSource {COE_File} \
    CONFIG.Coefficient_File {/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/imports/EBAZ4205_SDR_HDMI/matlab/mycoefile.coe} \
    CONFIG.Coefficient_Fractional_Bits {0} \
    CONFIG.Coefficient_Reload {false} \
    CONFIG.Coefficient_Sets {1} \
    CONFIG.Coefficient_Sign {Signed} \
    CONFIG.Coefficient_Structure {Inferred} \
    CONFIG.Coefficient_Width {16} \
    CONFIG.ColumnConfig {28} \
    CONFIG.DATA_Has_TLAST {Vector_Framing} \
    CONFIG.Data_Fractional_Bits {0} \
    CONFIG.Data_Width {16} \
    CONFIG.Decimation_Rate {2} \
    CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
    CONFIG.Filter_Type {Decimation} \
    CONFIG.Has_ARESETn {true} \
    CONFIG.Interpolation_Rate {1} \
    CONFIG.M_DATA_Has_TREADY {false} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.Number_Channels {2} \
    CONFIG.Number_Paths {1} \
    CONFIG.Output_Rounding_Mode {Truncate_LSBs} \
    CONFIG.Output_Width {16} \
    CONFIG.Quantization {Maximize_Dynamic_Range} \
    CONFIG.RateSpecification {Frequency_Specification} \
    CONFIG.Reset_Data_Vector {false} \
    CONFIG.S_DATA_Has_FIFO {true} \
    CONFIG.S_DATA_Has_TUSER {Not_Required} \
    CONFIG.Sample_Frequency {64} \
    CONFIG.Select_Pattern {All} \
    CONFIG.Zero_Pack_Factor {1} \
  ] $FIR_IQ_2


  # Create instance: axi_gpio_FILTER_GAIN, and set properties
  set axi_gpio_FILTER_GAIN [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_FILTER_GAIN ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_DOUT_DEFAULT {0x00000001} \
    CONFIG.C_GPIO_WIDTH {16} \
  ] $axi_gpio_FILTER_GAIN


  # Create instance: axi_interface_DEC_RATE_IQ, and set properties
  set block_name dds_axi_interface
  set block_cell_name axi_interface_DEC_RATE_IQ
  if { [catch {set axi_interface_DEC_RATE_IQ [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_interface_DEC_RATE_IQ eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.C_CTRL_M_AXIS_TDATA_WIDTH {16} \
    CONFIG.C_CTRL_M_AXIS_TDATA_WIDTH_INTERN {32} \
    CONFIG.C_CTRL_S_AXI_DATA_WIDTH {32} \
  ] $axi_interface_DEC_RATE_IQ


  # Create instance: axis2c_combine_0, and set properties
  set block_name axis2c_combine
  set block_cell_name axis2c_combine_0
  if { [catch {set axis2c_combine_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis2c_combine_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axis2c_splitter_FIR, and set properties
  set block_name axis2c_splitter
  set block_cell_name axis2c_splitter_FIR
  if { [catch {set axis2c_splitter_FIR [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis2c_splitter_FIR eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: mult_by_GAIN_I, and set properties
  set mult_by_GAIN_I [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_by_GAIN_I ]
  set_property -dict [list \
    CONFIG.MultType {Parallel_Multiplier} \
    CONFIG.Multiplier_Construction {Use_Mults} \
    CONFIG.OptGoal {Area} \
    CONFIG.OutputWidthHigh {15} \
    CONFIG.PipeStages {0} \
    CONFIG.PortAWidth {16} \
    CONFIG.PortBWidth {16} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_by_GAIN_I


  # Create instance: reset_lengthener_0, and set properties
  set block_name reset_lengthener
  set block_cell_name reset_lengthener_0
  if { [catch {set reset_lengthener_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $reset_lengthener_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins ctrl_s_axi1] [get_bd_intf_pins axi_interface_DEC_RATE_IQ/ctrl_s_axi]
  connect_bd_intf_net -intf_net S_AXI1_1 [get_bd_intf_pins S_AXI1] [get_bd_intf_pins axi_gpio_FILTER_GAIN/S_AXI]
  connect_bd_intf_net -intf_net axis2c_combine_0_interface_axis [get_bd_intf_pins CIC_IQ_1024/S_AXIS_DATA] [get_bd_intf_pins axis2c_combine_0/interface_axis]

  # Create port connections
  connect_bd_net -net CIC_IQ_1024_m_axis_data_tdata [get_bd_pins CIC_IQ_1024/m_axis_data_tdata] [get_bd_pins mult_by_GAIN_I/A]
  connect_bd_net -net CIC_IQ_1024_m_axis_data_tlast [get_bd_pins CIC_IQ_1024/m_axis_data_tlast] [get_bd_pins FIR_IQ_2/s_axis_data_tlast]
  connect_bd_net -net CIC_IQ_1024_m_axis_data_tvalid [get_bd_pins CIC_IQ_1024/m_axis_data_tvalid] [get_bd_pins FIR_IQ_2/s_axis_data_tvalid]
  connect_bd_net -net FIR_IQ_2_m_axis_data_tdata [get_bd_pins FIR_IQ_2/m_axis_data_tdata] [get_bd_pins axis2c_splitter_FIR/s_axis_tdata]
  connect_bd_net -net FIR_IQ_2_m_axis_data_tlast [get_bd_pins m_axis_data_tlast] [get_bd_pins FIR_IQ_2/m_axis_data_tlast] [get_bd_pins axis2c_splitter_FIR/s_axis_tlast]
  connect_bd_net -net FIR_IQ_2_m_axis_data_tvalid [get_bd_pins FIR_IQ_2/m_axis_data_tvalid] [get_bd_pins axis2c_splitter_FIR/s_axis_tvalid]
  connect_bd_net -net Net [get_bd_pins clk_128M] [get_bd_pins CIC_IQ_1024/aclk] [get_bd_pins FIR_IQ_2/aclk] [get_bd_pins axi_interface_DEC_RATE_IQ/ctrl_m_axis_aclk] [get_bd_pins axis2c_combine_0/clk] [get_bd_pins axis2c_splitter_FIR/aclk] [get_bd_pins reset_lengthener_0/clk]
  connect_bd_net -net aclk_1 [get_bd_pins aclk_100M] [get_bd_pins axi_gpio_FILTER_GAIN/s_axi_aclk] [get_bd_pins axi_interface_DEC_RATE_IQ/ctrl_s_axi_aclk]
  connect_bd_net -net aresetn1_1 [get_bd_pins aresetn_100M] [get_bd_pins axi_gpio_FILTER_GAIN/s_axi_aresetn] [get_bd_pins axi_interface_DEC_RATE_IQ/ctrl_s_axi_aresetn]
  connect_bd_net -net aresetn_64M_1 [get_bd_pins aresetn_128M] [get_bd_pins CIC_IQ_1024/aresetn] [get_bd_pins axi_interface_DEC_RATE_IQ/ctrl_m_axis_aresetn] [get_bd_pins axis2c_combine_0/aresetn] [get_bd_pins axis2c_splitter_FIR/aresetn] [get_bd_pins reset_lengthener_0/resetn]
  connect_bd_net -net axi_gpio_FILTER_GAIN_gpio_io_o [get_bd_pins axi_gpio_FILTER_GAIN/gpio_io_o] [get_bd_pins mult_by_GAIN_I/B]
  connect_bd_net -net axi_interface_DEC_RATE_IQ_ctrl_m_axis_tdata [get_bd_pins CIC_IQ_1024/s_axis_config_tdata] [get_bd_pins axi_interface_DEC_RATE_IQ/ctrl_m_axis_tdata]
  connect_bd_net -net axi_interface_DEC_RATE_IQ_ctrl_m_axis_tvalid [get_bd_pins CIC_IQ_1024/s_axis_config_tvalid] [get_bd_pins axi_interface_DEC_RATE_IQ/ctrl_m_axis_tvalid] [get_bd_pins reset_lengthener_0/rst_h]
  connect_bd_net -net axis2c_splitter_0_m_axis_tdata0 [get_bd_pins m_axis_data_tdata] [get_bd_pins axis2c_splitter_FIR/m_axis_tdata0]
  connect_bd_net -net axis2c_splitter_0_m_axis_tdata1 [get_bd_pins m_axis_data_tdata1] [get_bd_pins axis2c_splitter_FIR/m_axis_tdata1]
  connect_bd_net -net channel1_data_1 [get_bd_pins channel1_data] [get_bd_pins axis2c_combine_0/channel1_data]
  connect_bd_net -net channel2_data_1 [get_bd_pins channel2_data] [get_bd_pins axis2c_combine_0/channel2_data]
  connect_bd_net -net mult_by_GAIN_I_P [get_bd_pins FIR_IQ_2/s_axis_data_tdata] [get_bd_pins mult_by_GAIN_I/P]
  connect_bd_net -net reset_lengthener_0_rst [get_bd_pins FIR_IQ_2/aresetn] [get_bd_pins reset_lengthener_0/rst]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: DDC_FT
proc create_hier_cell_DDC_FT { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_DDC_FT() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl_s_axi_DDC_FT


  # Create pins
  create_bd_pin -dir I -from 31 -to 0 Din
  create_bd_pin -dir O -from 15 -to 0 -type data P
  create_bd_pin -dir O -from 15 -to 0 -type data P1
  create_bd_pin -dir I -type clk aclk_64M
  create_bd_pin -dir I -type clk ctrl_s_axi_aclk
  create_bd_pin -dir I -type rst ctrl_s_axi_aresetn

  # Create instance: DDS_LO_FT, and set properties
  set DDS_LO_FT [ create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 DDS_LO_FT ]
  set_property -dict [list \
    CONFIG.DATA_Has_TLAST {Not_Required} \
    CONFIG.DDS_Clock_Rate {64} \
    CONFIG.Frequency_Resolution {1} \
    CONFIG.Has_Phase_Out {false} \
    CONFIG.Latency {9} \
    CONFIG.M_DATA_Has_TUSER {Not_Required} \
    CONFIG.Noise_Shaping {Auto} \
    CONFIG.Output_Frequency1 {10.2} \
    CONFIG.Output_Width {16} \
    CONFIG.PINC1 {101000110011001100110011} \
    CONFIG.Parameter_Entry {System_Parameters} \
    CONFIG.Phase_Increment {Programmable} \
    CONFIG.Phase_Width {26} \
    CONFIG.Phase_offset {Fixed} \
    CONFIG.S_PHASE_Has_TUSER {Not_Required} \
    CONFIG.Spurious_Free_Dynamic_Range {95} \
  ] $DDS_LO_FT


  # Create instance: DDS_LO_FT_axi_interface, and set properties
  set block_name dds_axi_interface
  set block_cell_name DDS_LO_FT_axi_interface
  if { [catch {set DDS_LO_FT_axi_interface [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $DDS_LO_FT_axi_interface eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: mult_cos, and set properties
  set mult_cos [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_cos ]
  set_property -dict [list \
    CONFIG.OutputWidthHigh {26} \
    CONFIG.OutputWidthLow {11} \
    CONFIG.PortAWidth {12} \
    CONFIG.PortBWidth {16} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_cos


  # Create instance: mult_sin, and set properties
  set mult_sin [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_sin ]
  set_property -dict [list \
    CONFIG.OutputWidthHigh {26} \
    CONFIG.OutputWidthLow {11} \
    CONFIG.PortAWidth {12} \
    CONFIG.PortBWidth {16} \
    CONFIG.Use_Custom_Output_Width {true} \
  ] $mult_sin


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {31} \
    CONFIG.DIN_TO {16} \
  ] $xlslice_0


  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
  set_property CONFIG.DIN_FROM {15} $xlslice_1


  # Create instance: xlslice_2, and set properties
  set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {31} \
    CONFIG.DIN_TO {20} \
  ] $xlslice_2


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins ctrl_s_axi_DDC_FT] [get_bd_intf_pins DDS_LO_FT_axi_interface/ctrl_s_axi]
  connect_bd_intf_net -intf_net dds_axi_interface_0_ctrl_m_axis [get_bd_intf_pins DDS_LO_FT/S_AXIS_CONFIG] [get_bd_intf_pins DDS_LO_FT_axi_interface/ctrl_m_axis]

  # Create port connections
  connect_bd_net -net DDS_LO_FT_m_axis_data_tdata [get_bd_pins DDS_LO_FT/m_axis_data_tdata] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_1/Din]
  connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins xlslice_2/Din]
  connect_bd_net -net Net [get_bd_pins mult_cos/A] [get_bd_pins mult_sin/A] [get_bd_pins xlslice_2/Dout]
  connect_bd_net -net ctrl_s_axi_aclk_1 [get_bd_pins aclk_64M] [get_bd_pins DDS_LO_FT/aclk] [get_bd_pins DDS_LO_FT_axi_interface/ctrl_m_axis_aclk] [get_bd_pins mult_cos/CLK] [get_bd_pins mult_sin/CLK]
  connect_bd_net -net ctrl_s_axi_aclk_2 [get_bd_pins ctrl_s_axi_aclk] [get_bd_pins DDS_LO_FT_axi_interface/ctrl_s_axi_aclk]
  connect_bd_net -net ctrl_s_axi_aresetn_1 [get_bd_pins ctrl_s_axi_aresetn] [get_bd_pins DDS_LO_FT_axi_interface/ctrl_s_axi_aresetn]
  connect_bd_net -net mult_cos_P [get_bd_pins P] [get_bd_pins mult_cos/P]
  connect_bd_net -net mult_sin_P [get_bd_pins P1] [get_bd_pins mult_sin/P]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins DDS_LO_FT_axi_interface/ctrl_m_axis_aresetn] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins mult_sin/B] [get_bd_pins xlslice_0/Dout]
  connect_bd_net -net xlslice_1_Dout [get_bd_pins mult_cos/B] [get_bd_pins xlslice_1/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: DDC
proc create_hier_cell_DDC { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_DDC() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl_s_axi_DDC


  # Create pins
  create_bd_pin -dir I -type clk CLK_64M
  create_bd_pin -dir O -from 15 -to 0 -type data DDC_I
  create_bd_pin -dir O -from 15 -to 0 -type data DDC_Q
  create_bd_pin -dir I -from 31 -to 0 Din
  create_bd_pin -dir I -type clk ctrl_s_axi_aclk
  create_bd_pin -dir I -type rst ctrl_s_axi_aresetn

  # Create instance: ComplexMult
  create_hier_cell_ComplexMult $hier_obj ComplexMult

  # Create instance: LO
  create_hier_cell_LO $hier_obj LO

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {31} \
    CONFIG.DIN_TO {20} \
    CONFIG.DOUT_WIDTH {12} \
  ] $xlslice_0


  # Create interface connections
  connect_bd_intf_net -intf_net ctrl_s_axi_1 [get_bd_intf_pins ctrl_s_axi_DDC] [get_bd_intf_pins LO/ctrl_s_axi]

  # Create port connections
  connect_bd_net -net A_1 [get_bd_pins ComplexMult/A] [get_bd_pins xlslice_0/Dout]
  connect_bd_net -net CLK_1 [get_bd_pins CLK_64M] [get_bd_pins ComplexMult/CLK] [get_bd_pins LO/aclk_64M]
  connect_bd_net -net ComplexMult_P_cos [get_bd_pins DDC_I] [get_bd_pins ComplexMult/P_cos]
  connect_bd_net -net ComplexMult_P_sin [get_bd_pins DDC_Q] [get_bd_pins ComplexMult/P_sin]
  connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins xlslice_0/Din]
  connect_bd_net -net LO_m_axis_data_tdata [get_bd_pins ComplexMult/Din] [get_bd_pins LO/m_axis_data_tdata]
  connect_bd_net -net ctrl_s_axi_aclk_1 [get_bd_pins ctrl_s_axi_aclk] [get_bd_pins LO/ctrl_s_axi_aclk]
  connect_bd_net -net ctrl_s_axi_aresetn_1 [get_bd_pins ctrl_s_axi_aresetn] [get_bd_pins LO/ctrl_s_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Audio_DMA
proc create_hier_cell_Audio_DMA { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_Audio_DMA() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI1

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi_ctrl

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi_lite


  # Create pins
  create_bd_pin -dir I -type clk clk_in1
  create_bd_pin -dir O -type clk clk_out1
  create_bd_pin -dir O -type clk clk_out2
  create_bd_pin -dir O -from 0 -to 0 -type intr irq
  create_bd_pin -dir O -type intr irq_s2mm
  create_bd_pin -dir I lrclk_in
  create_bd_pin -dir I -type rst reset
  create_bd_pin -dir I -type rst s_axi_ctrl_aresetn
  create_bd_pin -dir I sclk_in
  create_bd_pin -dir I sdata_0_in

  # Create instance: audio_formatter_0, and set properties
  set audio_formatter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:audio_formatter:1.0 audio_formatter_0 ]
  set_property -dict [list \
    CONFIG.C_INCLUDE_MM2S {0} \
    CONFIG.C_INCLUDE_S2MM {1} \
    CONFIG.C_S2MM_ADDR_WIDTH {64} \
    CONFIG.C_S2MM_DATAFORMAT {1} \
  ] $audio_formatter_0


  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
  set_property CONFIG.NUM_MI {1} $axi_interconnect_0


  # Create instance: clk_wiz_48_24M, and set properties
  set clk_wiz_48_24M [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_48_24M ]
  set_property -dict [list \
    CONFIG.CLKOUT1_DRIVES {BUFG} \
    CONFIG.CLKOUT1_JITTER {281.382} \
    CONFIG.CLKOUT1_PHASE_ERROR {301.601} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {48} \
    CONFIG.CLKOUT2_DRIVES {BUFG} \
    CONFIG.CLKOUT2_JITTER {320.117} \
    CONFIG.CLKOUT2_PHASE_ERROR {301.601} \
    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {24} \
    CONFIG.CLKOUT2_USED {true} \
    CONFIG.CLKOUT3_DRIVES {BUFG} \
    CONFIG.CLKOUT4_DRIVES {BUFG} \
    CONFIG.CLKOUT5_DRIVES {BUFG} \
    CONFIG.CLKOUT6_DRIVES {BUFG} \
    CONFIG.CLKOUT7_DRIVES {BUFG} \
    CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
    CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {48} \
    CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
    CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} \
    CONFIG.MMCM_CLKOUT1_DIVIDE {40} \
    CONFIG.MMCM_COMPENSATION {ZHOLD} \
    CONFIG.MMCM_DIVCLK_DIVIDE {5} \
    CONFIG.NUM_OUT_CLKS {2} \
    CONFIG.PRIMITIVE {PLL} \
  ] $clk_wiz_48_24M


  # Create instance: i2s_receiver_0, and set properties
  set i2s_receiver_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:i2s_receiver:1.0 i2s_receiver_0 ]
  set_property -dict [list \
    CONFIG.C_DEPTH {256} \
    CONFIG.C_DWIDTH {16} \
    CONFIG.C_IS_MASTER {0} \
  ] $i2s_receiver_0


  # Create instance: proc_sys_reset_24M, and set properties
  set proc_sys_reset_24M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_24M ]

  # Create instance: proc_sys_reset_48M, and set properties
  set proc_sys_reset_48M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_48M ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins s_axi_ctrl] [get_bd_intf_pins i2s_receiver_0/s_axi_ctrl]
  connect_bd_intf_net -intf_net audio_formatter_0_m_axi_s2mm [get_bd_intf_pins audio_formatter_0/m_axi_s2mm] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins M00_AXI1] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
  connect_bd_intf_net -intf_net i2s_receiver_0_m_axis_aud [get_bd_intf_pins audio_formatter_0/s_axis_s2mm] [get_bd_intf_pins i2s_receiver_0/m_axis_aud]
  connect_bd_intf_net -intf_net s_axi_lite_1 [get_bd_intf_pins s_axi_lite] [get_bd_intf_pins audio_formatter_0/s_axi_lite]

  # Create port connections
  connect_bd_net -net audio_formatter_0_irq_s2mm [get_bd_pins irq_s2mm] [get_bd_pins audio_formatter_0/irq_s2mm]
  connect_bd_net -net clk_in1_1 [get_bd_pins clk_in1] [get_bd_pins audio_formatter_0/s_axi_lite_aclk] [get_bd_pins clk_wiz_48_24M/clk_in1] [get_bd_pins i2s_receiver_0/s_axi_ctrl_aclk]
  connect_bd_net -net clk_wiz_48_24M_clk_out1 [get_bd_pins clk_out1] [get_bd_pins audio_formatter_0/s_axis_s2mm_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_48_24M/clk_out1] [get_bd_pins i2s_receiver_0/m_axis_aud_aclk] [get_bd_pins proc_sys_reset_48M/slowest_sync_clk]
  connect_bd_net -net clk_wiz_48_24M_clk_out2 [get_bd_pins clk_out2] [get_bd_pins clk_wiz_48_24M/clk_out2] [get_bd_pins i2s_receiver_0/aud_mclk] [get_bd_pins proc_sys_reset_24M/slowest_sync_clk]
  connect_bd_net -net clk_wiz_48_24M_locked [get_bd_pins clk_wiz_48_24M/locked] [get_bd_pins proc_sys_reset_48M/dcm_locked]
  connect_bd_net -net i2s_receiver_0_irq [get_bd_pins irq] [get_bd_pins i2s_receiver_0/irq]
  connect_bd_net -net lrclk_in_1 [get_bd_pins lrclk_in] [get_bd_pins i2s_receiver_0/lrclk_in]
  connect_bd_net -net proc_sys_reset_24M_peripheral_reset [get_bd_pins i2s_receiver_0/aud_mrst] [get_bd_pins proc_sys_reset_24M/peripheral_reset]
  connect_bd_net -net proc_sys_reset_48M_peripheral_aresetn [get_bd_pins audio_formatter_0/s_axis_s2mm_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins i2s_receiver_0/m_axis_aud_aresetn] [get_bd_pins proc_sys_reset_48M/peripheral_aresetn]
  connect_bd_net -net reset_1 [get_bd_pins reset] [get_bd_pins clk_wiz_48_24M/reset] [get_bd_pins proc_sys_reset_24M/ext_reset_in] [get_bd_pins proc_sys_reset_48M/ext_reset_in]
  connect_bd_net -net s_axi_ctrl_aresetn_1 [get_bd_pins s_axi_ctrl_aresetn] [get_bd_pins audio_formatter_0/s_axi_lite_aresetn] [get_bd_pins i2s_receiver_0/s_axi_ctrl_aresetn]
  connect_bd_net -net sclk_in_1 [get_bd_pins sclk_in] [get_bd_pins i2s_receiver_0/sclk_in]
  connect_bd_net -net sdata_0_in_1 [get_bd_pins sdata_0_in] [get_bd_pins i2s_receiver_0/sdata_0_in]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: AM_demodulator
proc create_hier_cell_AM_demodulator { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_AM_demodulator() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -type clk AM_dem_clk
  create_bd_pin -dir I -from 15 -to 0 -type data B
  create_bd_pin -dir I -from 15 -to 0 -type data B1
  create_bd_pin -dir O -from 15 -to 0 U

  # Create instance: I_square, and set properties
  set I_square [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 I_square ]
  set_property -dict [list \
    CONFIG.PortAType {Signed} \
    CONFIG.PortAWidth {16} \
    CONFIG.PortBWidth {16} \
  ] $I_square


  # Create instance: Q_square, and set properties
  set Q_square [ create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 Q_square ]
  set_property -dict [list \
    CONFIG.PortAWidth {16} \
    CONFIG.PortBWidth {16} \
  ] $Q_square


  # Create instance: c_addsub_0, and set properties
  set c_addsub_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0 ]
  set_property -dict [list \
    CONFIG.A_Type {Signed} \
    CONFIG.A_Width {32} \
    CONFIG.B_Type {Signed} \
    CONFIG.B_Value {00000000000000000000000000000000} \
    CONFIG.B_Width {32} \
    CONFIG.CE {false} \
    CONFIG.Latency {1} \
    CONFIG.Out_Width {32} \
  ] $c_addsub_0


  # Create instance: sqrt32_0, and set properties
  set block_name sqrt32
  set block_cell_name sqrt32_0
  if { [catch {set sqrt32_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $sqrt32_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net FIR_I_m_axis_data_tdata [get_bd_pins B] [get_bd_pins I_square/A] [get_bd_pins I_square/B]
  connect_bd_net -net FIR_Q_m_axis_data_tdata [get_bd_pins B1] [get_bd_pins Q_square/A] [get_bd_pins Q_square/B]
  connect_bd_net -net PS_FCLK_CLK1 [get_bd_pins AM_dem_clk] [get_bd_pins I_square/CLK] [get_bd_pins Q_square/CLK] [get_bd_pins c_addsub_0/CLK]
  connect_bd_net -net c_addsub_0_S [get_bd_pins c_addsub_0/S] [get_bd_pins sqrt32_0/P]
  connect_bd_net -net mult_gen_0_P [get_bd_pins I_square/P] [get_bd_pins c_addsub_0/A]
  connect_bd_net -net mult_gen_1_P [get_bd_pins Q_square/P] [get_bd_pins c_addsub_0/B]
  connect_bd_net -net sqrt32_0_U [get_bd_pins U] [get_bd_pins sqrt32_0/U]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: ADC_TestGen
proc create_hier_cell_ADC_TestGen { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_ADC_TestGen() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 ctrl_s_axi


  # Create pins
  create_bd_pin -dir I -type clk ADC_clk_64M
  create_bd_pin -dir I -from 11 -to 0 -type data ADC_in
  create_bd_pin -dir O -from 0 -to 0 LED_GREEN1
  create_bd_pin -dir I -from 0 -to 0 -type data OTR
  create_bd_pin -dir O -from 31 -to 0 dout
  create_bd_pin -dir O output_axis_tvalid
  create_bd_pin -dir I -type clk s00_axis_aclk_100M
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: TestGen
  create_hier_cell_TestGen $hier_obj TestGen

  # Create instance: axis_mux_0, and set properties
  set block_name axis_mux
  set block_cell_name axis_mux_0
  if { [catch {set axis_mux_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axis_mux_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xlconcat_1, and set properties
  set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]
  set_property -dict [list \
    CONFIG.IN0_WIDTH {16} \
    CONFIG.IN1_WIDTH {16} \
  ] $xlconcat_1


  # Create instance: xlconcat_2, and set properties
  set xlconcat_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_2 ]
  set_property -dict [list \
    CONFIG.IN0_WIDTH {1} \
    CONFIG.IN1_WIDTH {3} \
    CONFIG.IN2_WIDTH {12} \
    CONFIG.NUM_PORTS {3} \
  ] $xlconcat_2


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {16} \
  ] $xlconstant_0


  # Create instance: xlconstant_2, and set properties
  set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {b000} \
    CONFIG.CONST_WIDTH {3} \
  ] $xlconstant_2


  # Create instance: xlconstant_3, and set properties
  set xlconstant_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {1} \
    CONFIG.CONST_WIDTH {1} \
  ] $xlconstant_3


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins TestGen/S_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins ctrl_s_axi] [get_bd_intf_pins TestGen/ctrl_s_axi]

  # Create port connections
  connect_bd_net -net ADC_in_1 [get_bd_pins ADC_in] [get_bd_pins xlconcat_2/In2]
  connect_bd_net -net ADCandTestGen_output_axis_tvalid [get_bd_pins output_axis_tvalid] [get_bd_pins axis_mux_0/output_axis_tvalid]
  connect_bd_net -net OTR_1 [get_bd_pins OTR] [get_bd_pins xlconcat_2/In0]
  connect_bd_net -net PS_FCLK_CLK1 [get_bd_pins ADC_clk_64M] [get_bd_pins TestGen/ADC_clk_64M] [get_bd_pins axis_mux_0/clk]
  connect_bd_net -net TestGen_LED_GREEN [get_bd_pins LED_GREEN1] [get_bd_pins TestGen/LED_GREEN] [get_bd_pins axis_mux_0/select_input]
  connect_bd_net -net TestGen_dout [get_bd_pins TestGen/dout] [get_bd_pins axis_mux_0/input0_axis_tdata]
  connect_bd_net -net TestGen_m_axis_data_tvalid [get_bd_pins TestGen/m_axis_data_tvalid] [get_bd_pins axis_mux_0/input0_axis_tvalid]
  connect_bd_net -net axis_mux_0_output_axis_tdata [get_bd_pins axis_mux_0/output_axis_tdata] [get_bd_pins xlconcat_1/In1]
  connect_bd_net -net s00_axis_aclk_1 [get_bd_pins s00_axis_aclk_100M] [get_bd_pins TestGen/s00_axis_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins TestGen/s_axi_aresetn]
  connect_bd_net -net xlconcat_1_dout [get_bd_pins dout] [get_bd_pins xlconcat_1/dout]
  connect_bd_net -net xlconcat_2_dout [get_bd_pins axis_mux_0/input1_axis_tdata] [get_bd_pins xlconcat_2/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconcat_1/In0] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlconstant_2_dout [get_bd_pins xlconcat_2/In1] [get_bd_pins xlconstant_2/dout]
  connect_bd_net -net xlconstant_3_dout [get_bd_pins axis_mux_0/input1_axis_tvalid] [get_bd_pins xlconstant_3/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]

  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  set HDMI_HPD [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 HDMI_HPD ]

  set MDIO_ETHERNET_0_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 MDIO_ETHERNET_0_0 ]

  set ps2_clock_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 ps2_clock_0 ]

  set ps2_dat_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 ps2_dat_0 ]


  # Create ports
  set ADC_clk_64M [ create_bd_port -dir O -type clk ADC_clk_64M ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {64000000} \
 ] $ADC_clk_64M
  set ADC_in [ create_bd_port -dir I -from 11 -to 0 -type data ADC_in ]
  set CLK25M [ create_bd_port -dir O -type clk CLK25M ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {25000000} \
 ] $CLK25M
  set ENET0_GMII_RX_CLK_0 [ create_bd_port -dir I -type clk ENET0_GMII_RX_CLK_0 ]
  set ENET0_GMII_RX_DV_0 [ create_bd_port -dir I ENET0_GMII_RX_DV_0 ]
  set ENET0_GMII_TX_CLK_0 [ create_bd_port -dir I -type clk ENET0_GMII_TX_CLK_0 ]
  set ENET0_GMII_TX_EN_0 [ create_bd_port -dir O -from 0 -to 0 ENET0_GMII_TX_EN_0 ]
  set HDMI_OEN [ create_bd_port -dir O -from 0 -to 0 HDMI_OEN ]
  set I2SDATA [ create_bd_port -dir O I2SDATA ]
  set LED_GREEN [ create_bd_port -dir O -from 0 -to 0 -type data LED_GREEN ]
  set LRCLK [ create_bd_port -dir O LRCLK ]
  set OTR [ create_bd_port -dir I -type data OTR ]
  set SCLK [ create_bd_port -dir O SCLK ]
  set TMDS_Clk_n_0 [ create_bd_port -dir O TMDS_Clk_n_0 ]
  set TMDS_Clk_p_0 [ create_bd_port -dir O TMDS_Clk_p_0 ]
  set TMDS_Data_n_0 [ create_bd_port -dir O -from 2 -to 0 TMDS_Data_n_0 ]
  set TMDS_Data_p_0 [ create_bd_port -dir O -from 2 -to 0 TMDS_Data_p_0 ]
  set enet0_gmii_rxd [ create_bd_port -dir I -from 3 -to 0 enet0_gmii_rxd ]
  set enet0_gmii_txd [ create_bd_port -dir O -from 3 -to 0 enet0_gmii_txd ]

  # Create instance: ADC_TestGen
  create_hier_cell_ADC_TestGen [current_bd_instance .] ADC_TestGen

  # Create instance: AM_demodulator
  create_hier_cell_AM_demodulator [current_bd_instance .] AM_demodulator

  # Create instance: Audio_DMA
  create_hier_cell_Audio_DMA [current_bd_instance .] Audio_DMA

  # Create instance: DDC
  create_hier_cell_DDC [current_bd_instance .] DDC

  # Create instance: DDC_FT
  create_hier_cell_DDC_FT [current_bd_instance .] DDC_FT

  # Create instance: FILTER
  create_hier_cell_FILTER [current_bd_instance .] FILTER

  # Create instance: FILTER_FT
  create_hier_cell_FILTER_FT [current_bd_instance .] FILTER_FT

  # Create instance: HDMI
  create_hier_cell_HDMI [current_bd_instance .] HDMI

  # Create instance: I2S
  create_hier_cell_I2S [current_bd_instance .] I2S

  # Create instance: PS
  create_hier_cell_PS [current_bd_instance .] PS

  # Create instance: PS2
  create_hier_cell_PS2 [current_bd_instance .] PS2

  # Create instance: SSB_demodulator
  create_hier_cell_SSB_demodulator [current_bd_instance .] SSB_demodulator

  # Create instance: axis_capture_RF, and set properties
  set axis_capture_RF [ create_bd_cell -type ip -vlnv xilinx.com:user:axis_capture:1.0 axis_capture_RF ]
  set_property CONFIG.C_CAPTURE_NUM_WORDS_EXP2 {14} $axis_capture_RF


  # Create instance: ps7_axi_periph, and set properties
  set ps7_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_axi_periph ]
  set_property -dict [list \
    CONFIG.ENABLE_ADVANCED_OPTIONS {0} \
    CONFIG.NUM_MI {20} \
    CONFIG.NUM_SI {1} \
    CONFIG.STRATEGY {1} \
  ] $ps7_axi_periph


  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_2 [get_bd_intf_pins PS/M_AXI_GP0] [get_bd_intf_pins ps7_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net S_AXI1_1 [get_bd_intf_pins FILTER/S_AXI1] [get_bd_intf_pins ps7_axi_periph/M09_AXI]
  connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_pins HDMI/S_AXI] [get_bd_intf_pins ps7_axi_periph/M10_AXI]
  connect_bd_intf_net -intf_net S_AXI_2 [get_bd_intf_pins ADC_TestGen/S_AXI] [get_bd_intf_pins ps7_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net S_AXI_HP0_1 [get_bd_intf_pins HDMI/M00_AXI1] [get_bd_intf_pins PS/S_AXI_HP0]
  connect_bd_intf_net -intf_net S_AXI_HP2_1 [get_bd_intf_pins Audio_DMA/M00_AXI1] [get_bd_intf_pins PS/S_AXI_HP2]
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins HDMI/S_AXI_LITE] [get_bd_intf_pins ps7_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net axi_gpio_hdmi_GPIO [get_bd_intf_ports HDMI_HPD] [get_bd_intf_pins HDMI/HDMI_HPD]
  connect_bd_intf_net -intf_net ctrl_1 [get_bd_intf_pins HDMI/ctrl] [get_bd_intf_pins ps7_axi_periph/M06_AXI]
  connect_bd_intf_net -intf_net ctrl_s_axi1_1 [get_bd_intf_pins FILTER/ctrl_s_axi1] [get_bd_intf_pins ps7_axi_periph/M05_AXI]
  connect_bd_intf_net -intf_net ctrl_s_axi_1 [get_bd_intf_pins ADC_TestGen/ctrl_s_axi] [get_bd_intf_pins ps7_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net ctrl_s_axi_2 [get_bd_intf_pins DDC/ctrl_s_axi_DDC] [get_bd_intf_pins ps7_axi_periph/M08_AXI]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins PS/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins PS/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_MDIO_ETHERNET_0 [get_bd_intf_ports MDIO_ETHERNET_0_0] [get_bd_intf_pins PS/MDIO_ETHERNET_0_0]
  connect_bd_intf_net -intf_net ps2_mouse_0_ps2_clock [get_bd_intf_ports ps2_clock_0] [get_bd_intf_pins PS2/ps2_clock_0]
  connect_bd_intf_net -intf_net ps2_mouse_0_ps2_dat [get_bd_intf_ports ps2_dat_0] [get_bd_intf_pins PS2/ps2_dat_0]
  connect_bd_intf_net -intf_net ps7_axi_periph_M00_AXI [get_bd_intf_pins axis_capture_RF/ctrl_s_axi] [get_bd_intf_pins ps7_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M01_AXI [get_bd_intf_pins FILTER_FT/ctrl_s_axi] [get_bd_intf_pins ps7_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M11_AXI [get_bd_intf_pins PS2/S_AXI] [get_bd_intf_pins ps7_axi_periph/M11_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M12_AXI [get_bd_intf_pins DDC_FT/ctrl_s_axi_DDC_FT] [get_bd_intf_pins ps7_axi_periph/M12_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M13_AXI [get_bd_intf_pins FILTER_FT/ctrl_s_axi1] [get_bd_intf_pins ps7_axi_periph/M13_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M14_AXI [get_bd_intf_pins PS2/S_AXI1] [get_bd_intf_pins ps7_axi_periph/M14_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M15_AXI [get_bd_intf_pins FILTER_FT/S_AXI] [get_bd_intf_pins ps7_axi_periph/M15_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M16_AXI [get_bd_intf_pins SSB_demodulator/ctrl_s_axi] [get_bd_intf_pins ps7_axi_periph/M16_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M17_AXI [get_bd_intf_pins SSB_demodulator/S_AXI] [get_bd_intf_pins ps7_axi_periph/M17_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M18_AXI [get_bd_intf_pins Audio_DMA/s_axi_lite] [get_bd_intf_pins ps7_axi_periph/M18_AXI]
  connect_bd_intf_net -intf_net ps7_axi_periph_M19_AXI [get_bd_intf_pins Audio_DMA/s_axi_ctrl] [get_bd_intf_pins ps7_axi_periph/M19_AXI]
  connect_bd_intf_net -intf_net s00_axi_1 [get_bd_intf_pins HDMI/s00_axi] [get_bd_intf_pins ps7_axi_periph/M07_AXI]

  # Create port connections
  connect_bd_net -net ADC_TestGen_LED_GREEN1 [get_bd_ports LED_GREEN] [get_bd_pins ADC_TestGen/LED_GREEN1]
  connect_bd_net -net ADC_in_1 [get_bd_ports ADC_in] [get_bd_pins ADC_TestGen/ADC_in]
  connect_bd_net -net ADCandTestGen_output_axis_tvalid [get_bd_pins ADC_TestGen/output_axis_tvalid] [get_bd_pins axis_capture_RF/capture_valid]
  connect_bd_net -net AM_dem_clk_1 [get_bd_pins AM_demodulator/AM_dem_clk] [get_bd_pins FILTER/m_axis_data_tlast]
  connect_bd_net -net AM_demodulator_U [get_bd_pins AM_demodulator/U] [get_bd_pins SSB_demodulator/input1_axis_tdata]
  connect_bd_net -net ARESETN_1 [get_bd_pins HDMI/ARESETN] [get_bd_pins PS/peripheral_aresetn1]
  connect_bd_net -net Audio_DMA_irq_s2mm [get_bd_pins Audio_DMA/irq_s2mm] [get_bd_pins HDMI/In5]
  connect_bd_net -net DDC_DDC_I [get_bd_pins DDC/DDC_I] [get_bd_pins FILTER/channel1_data]
  connect_bd_net -net DDC_DDC_Q [get_bd_pins DDC/DDC_Q] [get_bd_pins FILTER/channel2_data]
  connect_bd_net -net DDC_FT_P [get_bd_pins DDC_FT/P] [get_bd_pins FILTER_FT/channel1_data]
  connect_bd_net -net DDC_FT_P1 [get_bd_pins DDC_FT/P1] [get_bd_pins FILTER_FT/channel2_data]
  connect_bd_net -net ENET0_GMII_RX_CLK_0_1 [get_bd_ports ENET0_GMII_RX_CLK_0] [get_bd_pins PS/ENET0_GMII_RX_CLK_0]
  connect_bd_net -net ENET0_GMII_RX_DV_0_1 [get_bd_ports ENET0_GMII_RX_DV_0] [get_bd_pins PS/ENET0_GMII_RX_DV_0]
  connect_bd_net -net ENET0_GMII_TX_CLK_0_1 [get_bd_ports ENET0_GMII_TX_CLK_0] [get_bd_pins PS/ENET0_GMII_TX_CLK_0]
  connect_bd_net -net FIR_I_m_axis_data_tdata [get_bd_pins AM_demodulator/B] [get_bd_pins FILTER/m_axis_data_tdata1] [get_bd_pins SSB_demodulator/A1]
  connect_bd_net -net FIR_Q_m_axis_data_tdata [get_bd_pins AM_demodulator/B1] [get_bd_pins FILTER/m_axis_data_tdata] [get_bd_pins SSB_demodulator/A]
  connect_bd_net -net I2S_Transmitter_0_bclk [get_bd_ports SCLK] [get_bd_pins Audio_DMA/sclk_in] [get_bd_pins I2S/SCLK]
  connect_bd_net -net I2S_Transmitter_0_sdata [get_bd_ports I2SDATA] [get_bd_pins Audio_DMA/sdata_0_in] [get_bd_pins I2S/I2SDATA]
  connect_bd_net -net IRQ_F2P_1 [get_bd_pins HDMI/dout] [get_bd_pins PS/IRQ_F2P]
  connect_bd_net -net In0_0_1 [get_bd_ports enet0_gmii_rxd] [get_bd_pins PS/enet0_gmii_rxd]
  connect_bd_net -net In1_1 [get_bd_pins I2S/In1] [get_bd_pins SSB_demodulator/output_axis_tdata]
  connect_bd_net -net In3_1 [get_bd_pins HDMI/In3] [get_bd_pins PS2/ip2intc_irpt]
  connect_bd_net -net In4_1 [get_bd_pins Audio_DMA/irq] [get_bd_pins HDMI/In4]
  connect_bd_net -net Net [get_bd_pins HDMI/m_axis_mm2s_aclk] [get_bd_pins PS/FCLK_CLK2_140M]
  connect_bd_net -net OTR_1 [get_bd_ports OTR] [get_bd_pins ADC_TestGen/OTR]
  connect_bd_net -net PS_ARESETN [get_bd_pins ADC_TestGen/s_axi_aresetn] [get_bd_pins Audio_DMA/s_axi_ctrl_aresetn] [get_bd_pins DDC/ctrl_s_axi_aresetn] [get_bd_pins DDC_FT/ctrl_s_axi_aresetn] [get_bd_pins FILTER/aresetn_100M] [get_bd_pins FILTER_FT/ctrl_s_axi_aresetn] [get_bd_pins HDMI/s_axi_aresetn] [get_bd_pins I2S/s00_axis_aresetn] [get_bd_pins PS/ARESETN] [get_bd_pins PS2/s_axi_ps2_aresetn] [get_bd_pins SSB_demodulator/ctrl_s_axi_aresetn_100M] [get_bd_pins axis_capture_RF/ctrl_s_axi_aresetn] [get_bd_pins ps7_axi_periph/ARESETN] [get_bd_pins ps7_axi_periph/M00_ARESETN] [get_bd_pins ps7_axi_periph/M01_ARESETN] [get_bd_pins ps7_axi_periph/M02_ARESETN] [get_bd_pins ps7_axi_periph/M03_ARESETN] [get_bd_pins ps7_axi_periph/M04_ARESETN] [get_bd_pins ps7_axi_periph/M05_ARESETN] [get_bd_pins ps7_axi_periph/M06_ARESETN] [get_bd_pins ps7_axi_periph/M07_ARESETN] [get_bd_pins ps7_axi_periph/M08_ARESETN] [get_bd_pins ps7_axi_periph/M09_ARESETN] [get_bd_pins ps7_axi_periph/M10_ARESETN] [get_bd_pins ps7_axi_periph/M11_ARESETN] [get_bd_pins ps7_axi_periph/M12_ARESETN] [get_bd_pins ps7_axi_periph/M13_ARESETN] [get_bd_pins ps7_axi_periph/M14_ARESETN] [get_bd_pins ps7_axi_periph/M15_ARESETN] [get_bd_pins ps7_axi_periph/M16_ARESETN] [get_bd_pins ps7_axi_periph/M17_ARESETN] [get_bd_pins ps7_axi_periph/M18_ARESETN] [get_bd_pins ps7_axi_periph/M19_ARESETN] [get_bd_pins ps7_axi_periph/S00_ARESETN]
  connect_bd_net -net PS_FCLK_CLK0 [get_bd_pins ADC_TestGen/s00_axis_aclk_100M] [get_bd_pins Audio_DMA/clk_in1] [get_bd_pins DDC/ctrl_s_axi_aclk] [get_bd_pins DDC_FT/ctrl_s_axi_aclk] [get_bd_pins FILTER/aclk_100M] [get_bd_pins FILTER_FT/ctrl_s_axi_aclk] [get_bd_pins HDMI/s_axi_aclk] [get_bd_pins I2S/s00_axis_aclk] [get_bd_pins PS/FCLK_CLK0_100M] [get_bd_pins PS2/s_axi_aclk] [get_bd_pins SSB_demodulator/ctrl_s_axi_aclk_100M] [get_bd_pins axis_capture_RF/ctrl_s_axi_aclk] [get_bd_pins ps7_axi_periph/ACLK] [get_bd_pins ps7_axi_periph/M00_ACLK] [get_bd_pins ps7_axi_periph/M01_ACLK] [get_bd_pins ps7_axi_periph/M02_ACLK] [get_bd_pins ps7_axi_periph/M03_ACLK] [get_bd_pins ps7_axi_periph/M04_ACLK] [get_bd_pins ps7_axi_periph/M05_ACLK] [get_bd_pins ps7_axi_periph/M06_ACLK] [get_bd_pins ps7_axi_periph/M07_ACLK] [get_bd_pins ps7_axi_periph/M08_ACLK] [get_bd_pins ps7_axi_periph/M09_ACLK] [get_bd_pins ps7_axi_periph/M10_ACLK] [get_bd_pins ps7_axi_periph/M11_ACLK] [get_bd_pins ps7_axi_periph/M12_ACLK] [get_bd_pins ps7_axi_periph/M13_ACLK] [get_bd_pins ps7_axi_periph/M14_ACLK] [get_bd_pins ps7_axi_periph/M15_ACLK] [get_bd_pins ps7_axi_periph/M16_ACLK] [get_bd_pins ps7_axi_periph/M17_ACLK] [get_bd_pins ps7_axi_periph/M18_ACLK] [get_bd_pins ps7_axi_periph/M19_ACLK] [get_bd_pins ps7_axi_periph/S00_ACLK]
  connect_bd_net -net PS_FCLK_CLK1 [get_bd_ports ADC_clk_64M] [get_bd_pins ADC_TestGen/ADC_clk_64M] [get_bd_pins DDC/CLK_64M] [get_bd_pins DDC_FT/aclk_64M] [get_bd_pins I2S/clk_64M] [get_bd_pins PS/ADC_clk_64M] [get_bd_pins SSB_demodulator/aclk_64M] [get_bd_pins axis_capture_RF/capture_clk]
  connect_bd_net -net PS_FCLK_CLK1_128M [get_bd_pins FILTER/clk_128M] [get_bd_pins FILTER_FT/clk_128M] [get_bd_pins PS/FCLK_CLK1_128M]
  connect_bd_net -net PS_FCLK_CLK3_0 [get_bd_ports CLK25M] [get_bd_pins PS/CLK_25M]
  connect_bd_net -net PS_clk_out [get_bd_pins PS/clk_out] [get_bd_pins PS2/clk]
  connect_bd_net -net PS_peripheral_aresetn_64M [get_bd_pins I2S/resetn] [get_bd_pins PS/peripheral_aresetn] [get_bd_pins SSB_demodulator/ctrl_m_axis_aresetn_64M]
  connect_bd_net -net PS_peripheral_reset [get_bd_pins Audio_DMA/reset] [get_bd_pins PS/peripheral_reset]
  connect_bd_net -net audio_clk_out1 [get_bd_pins Audio_DMA/clk_out1] [get_bd_pins PS/S_AXI_HP1_ACLK]
  connect_bd_net -net lrclk_in_1 [get_bd_ports LRCLK] [get_bd_pins Audio_DMA/lrclk_in] [get_bd_pins I2S/lrclk_out]
  connect_bd_net -net processing_system7_0_ENET0_GMII_TX_EN [get_bd_ports ENET0_GMII_TX_EN_0] [get_bd_pins PS/ENET0_GMII_TX_EN_0]
  connect_bd_net -net rgb2dvi_0_TMDS_Clk_n [get_bd_ports TMDS_Clk_n_0] [get_bd_pins HDMI/TMDS_Clk_n_0]
  connect_bd_net -net rgb2dvi_0_TMDS_Clk_p [get_bd_ports TMDS_Clk_p_0] [get_bd_pins HDMI/TMDS_Clk_p_0]
  connect_bd_net -net rgb2dvi_0_TMDS_Data_n [get_bd_ports TMDS_Data_n_0] [get_bd_pins HDMI/TMDS_Data_n_0]
  connect_bd_net -net rgb2dvi_0_TMDS_Data_p [get_bd_ports TMDS_Data_p_0] [get_bd_pins HDMI/TMDS_Data_p_0]
  connect_bd_net -net rst_ps7_0_128M_peripheral_aresetn [get_bd_pins FILTER/aresetn_128M] [get_bd_pins FILTER_FT/aresetn] [get_bd_pins PS/peripheral_aresetn_128M]
  connect_bd_net -net xlconcat_1_dout [get_bd_pins ADC_TestGen/dout] [get_bd_pins DDC/Din] [get_bd_pins DDC_FT/Din] [get_bd_pins axis_capture_RF/capture_data]
  connect_bd_net -net xlconstant_0_dout [get_bd_ports HDMI_OEN] [get_bd_pins HDMI/HDMI_OEN]
  connect_bd_net -net xlslice_0_Dout [get_bd_ports enet0_gmii_txd] [get_bd_pins PS/enet0_gmii_txd]

  # Create address segments
  assign_bd_address -offset 0x00000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces Audio_DMA/audio_formatter_0/m_axi_s2mm] [get_bd_addr_segs PS/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM] -force
  assign_bd_address -offset 0x00000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces HDMI/axi_vdma_0/Data_MM2S] [get_bd_addr_segs PS/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
  assign_bd_address -offset 0x41260000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs DDC_FT/DDS_LO_FT_axi_interface/ctrl_s_axi/reg0] -force
  assign_bd_address -offset 0x43C60000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs DDC/LO/DDS_LO_axi_interface/ctrl_s_axi/reg0] -force
  assign_bd_address -offset 0x43C70000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs Audio_DMA/audio_formatter_0/s_axi_lite/reg0] -force
  assign_bd_address -offset 0x43C50000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI/axi_dynclk_0/s00_axi/reg0] -force
  assign_bd_address -offset 0x41230000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs PS2/axi_gpio_ps2_mouse/S_AXI/Reg] -force
  assign_bd_address -offset 0x41250000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs SSB_demodulator/axi_gpio_AM_SSB/S_AXI/Reg] -force
  assign_bd_address -offset 0x41280000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs FILTER_FT/axi_gpio_FILTER_FT_GAIN/S_AXI/Reg] -force
  assign_bd_address -offset 0x41220000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs FILTER/axi_gpio_FILTER_GAIN/S_AXI/Reg] -force
  assign_bd_address -offset 0x41210000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs ADC_TestGen/TestGen/axi_gpio_ADC_TEST/S_AXI/Reg] -force
  assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI/axi_gpio_hdmi/S_AXI/Reg] -force
  assign_bd_address -offset 0x41270000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs PS2/axi_gpio_ps2_mouse_reset/S_AXI/Reg] -force
  assign_bd_address -offset 0x41240000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs FILTER_FT/axi_interface_DEC_RATE_FT_IQ/ctrl_s_axi/reg0] -force
  assign_bd_address -offset 0x43C30000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs FILTER/axi_interface_DEC_RATE_IQ/ctrl_s_axi/reg0] -force
  assign_bd_address -offset 0x43000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI/axi_vdma_0/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0x43C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs axis_capture_RF/ctrl_s_axi/reg0] -force
  assign_bd_address -offset 0x43C10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs FILTER_FT/axis_capture_FT/ctrl_s_axi/reg0] -force
  assign_bd_address -offset 0x43C20000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs ADC_TestGen/TestGen/dds_axi_interface_0/ctrl_s_axi/reg0] -force
  assign_bd_address -offset 0x41290000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs SSB_demodulator/dds_axi_interface_BFO/ctrl_s_axi/reg0] -force
  assign_bd_address -offset 0x43C80000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs Audio_DMA/i2s_receiver_0/s_axi_ctrl/Reg] -force
  assign_bd_address -offset 0x43C40000 -range 0x00010000 -target_address_space [get_bd_addr_spaces PS/processing_system7_0/Data] [get_bd_addr_segs HDMI/v_tc_0/ctrl/Reg] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.641432",
   "Default View_TopLeft":"1165,2561",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "comment_0":"PS groups:
- Programmable System(CPU)
- Reset
- AXI control
- Ethernet",
   "commentid":"comment_0|",
   "font_comment_0":"11",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 2530 -y 1910 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 2530 -y 1930 -defaultsOSRD
preplace port MDIO_ETHERNET_0_0 -pg 1 -lvl 4 -x 2530 -y 1890 -defaultsOSRD
preplace port HDMI_HPD -pg 1 -lvl 4 -x 2530 -y 1770 -defaultsOSRD
preplace port ps2_clock_0 -pg 1 -lvl 4 -x 2530 -y 2500 -defaultsOSRD
preplace port ps2_dat_0 -pg 1 -lvl 4 -x 2530 -y 2480 -defaultsOSRD
preplace port port-id_ENET0_GMII_RX_CLK_0 -pg 1 -lvl 0 -x -20 -y 2060 -defaultsOSRD
preplace port port-id_ENET0_GMII_RX_DV_0 -pg 1 -lvl 0 -x -20 -y 2080 -defaultsOSRD
preplace port port-id_ENET0_GMII_TX_CLK_0 -pg 1 -lvl 0 -x -20 -y 2370 -defaultsOSRD
preplace port port-id_CLK25M -pg 1 -lvl 4 -x 2530 -y 2030 -defaultsOSRD
preplace port port-id_ADC_clk_64M -pg 1 -lvl 4 -x 2530 -y 2080 -defaultsOSRD
preplace port port-id_OTR -pg 1 -lvl 0 -x -20 -y 680 -defaultsOSRD
preplace port port-id_SCLK -pg 1 -lvl 4 -x 2530 -y 2590 -defaultsOSRD
preplace port port-id_LRCLK -pg 1 -lvl 4 -x 2530 -y 2630 -defaultsOSRD
preplace port port-id_I2SDATA -pg 1 -lvl 4 -x 2530 -y 2610 -defaultsOSRD
preplace port port-id_TMDS_Clk_p_0 -pg 1 -lvl 4 -x 2530 -y 1810 -defaultsOSRD
preplace port port-id_TMDS_Clk_n_0 -pg 1 -lvl 4 -x 2530 -y 1830 -defaultsOSRD
preplace portBus ENET0_GMII_TX_EN_0 -pg 1 -lvl 4 -x 2530 -y 1970 -defaultsOSRD
preplace portBus enet0_gmii_rxd -pg 1 -lvl 0 -x -20 -y 2350 -defaultsOSRD
preplace portBus enet0_gmii_txd -pg 1 -lvl 4 -x 2530 -y 2060 -defaultsOSRD
preplace portBus ADC_in -pg 1 -lvl 0 -x -20 -y 700 -defaultsOSRD
preplace portBus LED_GREEN -pg 1 -lvl 4 -x 2530 -y 1090 -defaultsOSRD
preplace portBus HDMI_OEN -pg 1 -lvl 4 -x 2530 -y 1790 -defaultsOSRD
preplace portBus TMDS_Data_p_0 -pg 1 -lvl 4 -x 2530 -y 1850 -defaultsOSRD
preplace portBus TMDS_Data_n_0 -pg 1 -lvl 4 -x 2530 -y 1870 -defaultsOSRD
preplace inst PS -pg 1 -lvl 3 -x 1420 -y 2086 -defaultsOSRD -resize 304 476
preplace inst ADC_TestGen -pg 1 -lvl 2 -x 820 -y 1070 -defaultsOSRD
preplace inst DDC -pg 1 -lvl 2 -x 820 -y 420 -defaultsOSRD
preplace inst AM_demodulator -pg 1 -lvl 1 -x 190 -y 600 -defaultsOSRD
preplace inst FILTER -pg 1 -lvl 2 -x 820 -y 140 -defaultsOSRD -resize 327 242
preplace inst I2S -pg 1 -lvl 3 -x 1420 -y 2708 -defaultsOSRD
preplace inst HDMI -pg 1 -lvl 2 -x 820 -y 1890 -defaultsOSRD
preplace inst ps7_axi_periph -pg 1 -lvl 1 -x 190 -y 1220 -defaultsOSRD
preplace inst DDC_FT -pg 1 -lvl 2 -x 820 -y 610 -defaultsOSRD
preplace inst FILTER_FT -pg 1 -lvl 2 -x 820 -y 1300 -defaultsOSRD
preplace inst PS2 -pg 1 -lvl 3 -x 1420 -y 2496 -defaultsOSRD
preplace inst axis_capture_RF -pg 1 -lvl 2 -x 820 -y 830 -defaultsOSRD
preplace inst SSB_demodulator -pg 1 -lvl 2 -x 820 -y 1570 -defaultsOSRD
preplace inst Audio_DMA -pg 1 -lvl 2 -x 820 -y 2240 -defaultsOSRD
preplace inst I2S|DivideBy250_1_536M -pg 1 -lvl 2 -x 1810 -y 3208 -defaultsOSRD
preplace inst I2S|xlconstant_DB4E -pg 1 -lvl 2 -x 1810 -y 2938 -defaultsOSRD
preplace inst I2S|xlconstant_CA3D -pg 1 -lvl 2 -x 1810 -y 2838 -defaultsOSRD
preplace inst I2S|clk_wiz_384M -pg 1 -lvl 1 -x 1500 -y 3208 -defaultsOSRD
preplace inst I2S|DivideBy32_48K -pg 1 -lvl 2 -x 1810 -y 3068 -defaultsOSRD
preplace inst I2S|util_vector_logic_0 -pg 1 -lvl 1 -x 1500 -y 3058 -defaultsOSRD
preplace inst I2S|dds_compiler_1khx -pg 1 -lvl 2 -x 1810 -y 2708 -defaultsOSRD
preplace inst I2S|xlslice_0 -pg 1 -lvl 3 -x 2120 -y 2698 -defaultsOSRD
preplace inst I2S|xlslice_1 -pg 1 -lvl 3 -x 2120 -y 2798 -defaultsOSRD
preplace inst I2S|i2s_transmitter_16_0 -pg 1 -lvl 3 -x 2120 -y 2948 -defaultsOSRD
preplace netloc ADC_TestGen_LED_GREEN1 1 2 2 NJ 1090 NJ
preplace netloc ADC_in_1 1 0 2 0J 710 520J
preplace netloc ADCandTestGen_output_axis_tvalid 1 1 2 620 950 1030
preplace netloc AM_dem_clk_1 1 0 3 20 290 NJ 290 1030
preplace netloc AM_demodulator_U 1 1 1 510 600n
preplace netloc ARESETN_1 1 1 3 620 1730 NJ 1730 2400
preplace netloc Audio_DMA_irq_s2mm 1 1 2 620 2040 1030
preplace netloc DDC_DDC_I 1 1 2 610 320 1020
preplace netloc DDC_DDC_Q 1 1 2 620 300 1030
preplace netloc DDC_FT_P 1 1 2 600 700 1030
preplace netloc DDC_FT_P1 1 1 2 610 710 1020
preplace netloc ENET0_GMII_RX_CLK_0_1 1 0 3 NJ 2060 NJ 2060 1040J
preplace netloc ENET0_GMII_RX_DV_0_1 1 0 3 NJ 2080 NJ 2080 1060J
preplace netloc ENET0_GMII_TX_CLK_0_1 1 0 3 20J 2100 NJ 2100 1080J
preplace netloc FIR_I_m_axis_data_tdata 1 0 3 30 510 490 510 1100
preplace netloc FIR_Q_m_axis_data_tdata 1 0 3 40 520 540 310 1090
preplace netloc I2S_Transmitter_0_bclk 1 1 3 620 2588 NJ 2588 2460
preplace netloc I2S_Transmitter_0_sdata 1 1 3 580 2598 NJ 2598 2450
preplace netloc IRQ_F2P_1 1 2 1 1070 1960n
preplace netloc In0_0_1 1 0 3 NJ 2350 340J 2360 1100J
preplace netloc In1_1 1 2 1 1090 1570n
preplace netloc In3_1 1 1 3 600 2370 1110J 2366 2370
preplace netloc In4_1 1 1 2 610 2090 1020
preplace netloc Net 1 1 3 570 2380 1130J 2376 2380
preplace netloc OTR_1 1 0 2 NJ 680 530J
preplace netloc PS_ARESETN 1 0 4 40 720 470 2420 1140 2356 2390
preplace netloc PS_FCLK_CLK0 1 0 4 30 700 460 2400 1160 2396 2440
preplace netloc PS_FCLK_CLK1 1 1 3 550 2410 1120J 2336 2460
preplace netloc PS_FCLK_CLK1_128M 1 1 3 570 1700 NJ 1700 2380
preplace netloc PS_FCLK_CLK3_0 1 3 1 2460J 2026n
preplace netloc PS_clk_out 1 2 2 1170 2346 2370
preplace netloc PS_peripheral_aresetn_64M 1 1 3 560 3190 1100 3308 2420
preplace netloc PS_peripheral_reset 1 1 3 610 2390 1150J 2386 2410
preplace netloc audio_clk_out1 1 2 1 1170 2196n
preplace netloc lrclk_in_1 1 1 3 590 2608 NJ 2608 2440
preplace netloc processing_system7_0_ENET0_GMII_TX_EN 1 3 1 2450J 1966n
preplace netloc rgb2dvi_0_TMDS_Clk_n 1 2 2 1070J 1816 2440J
preplace netloc rgb2dvi_0_TMDS_Clk_p 1 2 2 1050J 1806 2460J
preplace netloc rgb2dvi_0_TMDS_Data_n 1 2 2 1080J 1826 2430J
preplace netloc rgb2dvi_0_TMDS_Data_p 1 2 2 1040J 1786 2450J
preplace netloc rst_ps7_0_128M_peripheral_aresetn 1 1 3 560 1430 NJ 1430 2420
preplace netloc xlconcat_1_dout 1 1 2 590 1710 1020
preplace netloc xlconstant_0_dout 1 2 2 1030J 1796 2460J
preplace netloc xlslice_0_Dout 1 3 1 2460J 2056n
preplace netloc S00_AXI_2 1 0 4 10 280 NJ 280 NJ 280 2410
preplace netloc S_AXI1_1 1 1 1 390 60n
preplace netloc S_AXI_1 1 1 1 390 1230n
preplace netloc S_AXI_2 1 1 1 420 1010n
preplace netloc S_AXI_HP0_1 1 2 1 1100 1840n
preplace netloc S_AXI_HP2_1 1 2 1 1050 2006n
preplace netloc S_AXI_LITE_1 1 1 1 450 1070n
preplace netloc axi_gpio_hdmi_GPIO 1 2 2 1020J 1770 NJ
preplace netloc ctrl_1 1 1 1 400 1150n
preplace netloc ctrl_s_axi1_1 1 1 1 370 80n
preplace netloc ctrl_s_axi_1 1 1 1 430 1030n
preplace netloc ctrl_s_axi_2 1 1 1 410 380n
preplace netloc processing_system7_0_DDR 1 3 1 2450J 1906n
preplace netloc processing_system7_0_FIXED_IO 1 3 1 2440J 1926n
preplace netloc processing_system7_0_MDIO_ETHERNET_0 1 3 1 2440J 1886n
preplace netloc ps2_mouse_0_ps2_clock 1 3 1 2460J 2496n
preplace netloc ps2_mouse_0_ps2_dat 1 3 1 2450J 2476n
preplace netloc ps7_axi_periph_M00_AXI 1 1 1 400 770n
preplace netloc ps7_axi_periph_M01_AXI 1 1 1 500 1050n
preplace netloc ps7_axi_periph_M11_AXI 1 1 2 370 2456 NJ
preplace netloc ps7_axi_periph_M12_AXI 1 1 1 440 570n
preplace netloc ps7_axi_periph_M13_AXI 1 1 1 480 1240n
preplace netloc ps7_axi_periph_M14_AXI 1 1 2 350 2476 NJ
preplace netloc ps7_axi_periph_M15_AXI 1 1 1 500 1260n
preplace netloc ps7_axi_periph_M16_AXI 1 1 1 430 1350n
preplace netloc ps7_axi_periph_M17_AXI 1 1 1 410 1370n
preplace netloc ps7_axi_periph_M18_AXI 1 1 1 380 1390n
preplace netloc ps7_axi_periph_M19_AXI 1 1 1 360 1410n
preplace netloc s00_axi_1 1 1 1 420 1170n
preplace netloc I2S|DivideBy10_clk_out 1 0 4 1350 3278 NJ 3278 1970 3058 NJ
preplace netloc I2S|DivideBy32_62_5_K_clk_out 1 2 2 1990 3098 NJ
preplace netloc I2S|PS_ARESETN 1 0 3 NJ 3118 1650 2998 1960J
preplace netloc I2S|PS_FCLK_CLK0 1 0 2 NJ 2708 N
preplace netloc I2S|clk_in1_1 1 0 1 1340 3178n
preplace netloc I2S|clk_wiz_23_04M_clk_out1 1 1 2 1660 3138 1980
preplace netloc I2S|dds_compiler_0_m_axis_data_tdata 1 2 1 1990 2698n
preplace netloc I2S|i2s_transmitter_16_0_sd 1 3 1 2250 2948n
preplace netloc I2S|resetn_1 1 0 1 N 3198
preplace netloc I2S|util_vector_logic_0_Res 1 1 1 NJ 3058
preplace netloc I2S|Net 1 0 3 N 2688 1650 2778 1970
preplace cgraphic comment_0 place left 105 215 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -20 190 820 1420 2530
levelinfo -hier I2S * 1500 1810 2120 *
pagesize -pg 1 -db -bbox -sgen -240 0 2770 3420
pagesize -hier I2S -db -bbox -sgen 1310 2638 2280 3288
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_ebaz4205()
cr_bd_ebaz4205 ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files ebaz4205.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "0" [get_files ebaz4205.bd ] 
set_property IS_ENABLED "1" [get_files ebaz4205.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files ebaz4205.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files ebaz4205.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files ebaz4205.bd ] 
set_property PFM_NAME "" [get_files ebaz4205.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files ebaz4205.bd ] 
set_property SYNTH_CHECKPOINT_MODE "None" [get_files ebaz4205.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files ebaz4205.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files ebaz4205.bd ] 
set_property USED_IN_SIMULATION "1" [get_files ebaz4205.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files ebaz4205.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse ebaz4205.bd] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/Vivado.gen/sources_1/bd/ebaz4205/hdl/ebaz4205_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse ebaz4205.bd] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7z010clg400-1 -flow {Vivado Synthesis 2021} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2021" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Synth Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2021" -objects $obj
set_property -name "name" -value "synth_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "/home/guido/GitHub/EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1/ebaz4205_wrapper.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "auto_rqs.suggestion_run" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "/home/guido/GitHub/EBAZ4205_HDMI/Vivado/Vivado.srcs/utils_1/imports/synth_1" -objects $obj
set_property -name "min_rqa_score" -value "0" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.incremental_mode" -value "default" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7z010clg400-1 -flow {Vivado Implementation 2020} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2020" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Design Initialization" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Opt Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "IO - Place Design" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Place Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Control Sets - Place Design" -objects $obj
set_property -name "options.verbose" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Place Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Route Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Methodology - Route Design" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Power - Route Design" -objects $obj
set_property -name "options.advisory" -value "0" -objects $obj
set_property -name "options.xpe" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Route Status - Route Design" -objects $obj
set_property -name "options.of_objects" -value "" -objects $obj
set_property -name "options.route_type" -value "" -objects $obj
set_property -name "options.list_all_nets" -value "0" -objects $obj
set_property -name "options.show_all" -value "0" -objects $obj
set_property -name "options.has_routing" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Route Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Route Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Clock Utilization - Route Design" -objects $obj
set_property -name "options.write_xdc" -value "0" -objects $obj
set_property -name "options.clock_roots_only" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Route Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Default settings for Implementation." -objects $obj
set_property -name "flow" -value "Vivado Implementation 2020" -objects $obj
set_property -name "name" -value "impl_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "pr_configuration" -value "" -objects $obj
set_property -name "dfx_mode" -value "STANDARD" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "incremental_checkpoint.directive" -value "" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "ml_strategy_runs" -value "" -objects $obj
set_property -name "auto_rqs" -value "0" -objects $obj
set_property -name "auto_rqs.directory" -value "/mnt/EEFAF48CFAF45277/EBAZ4205_SDR_HDMI/Zynq/capture-test/capture-test.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "C:/Users/guido/AppData/Roaming/Xilinx/Vivado/ebaz4205/ebaz4205.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "min_rqa_score" -value "0" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
set_property -name "steps.init_design.args.more options" -value "" -objects $obj
set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.place_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.route_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.clocks" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.gth" -value "1" -objects $obj
set_property -name "statistics.gtp" -value "1" -objects $obj
set_property -name "statistics.gtx" -value "1" -objects $obj
set_property -name "statistics.gtz" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.logic" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.phaser" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.pl_static" -value "1" -objects $obj
set_property -name "statistics.ps7" -value "1" -objects $obj
set_property -name "statistics.ps" -value "1" -objects $obj
set_property -name "statistics.ps_static" -value "1" -objects $obj
set_property -name "statistics.signals" -value "1" -objects $obj
set_property -name "statistics.total_power" -value "1" -objects $obj
set_property -name "statistics.transceiver" -value "1" -objects $obj
set_property -name "statistics.xadc" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.ths" -value "1" -objects $obj
set_property -name "statistics.tns" -value "1" -objects $obj
set_property -name "statistics.tpws" -value "1" -objects $obj
set_property -name "statistics.wbss" -value "1" -objects $obj
set_property -name "statistics.whs" -value "1" -objects $obj
set_property -name "statistics.wns" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Table" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
set_property -name "run.step" -value "place_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
