#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27acb80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27bb020 .scope module, "tb" "tb" 3 111;
 .timescale -12 -12;
L_0x27aaa60 .functor NOT 1, L_0x27f1bb0, C4<0>, C4<0>, C4<0>;
L_0x27aaf60 .functor XOR 4, L_0x27f1830, L_0x27f18f0, C4<0000>, C4<0000>;
L_0x27ab6e0 .functor XOR 4, L_0x27aaf60, L_0x27f1a90, C4<0000>, C4<0000>;
v0x27f08c0_0 .net *"_ivl_10", 3 0, L_0x27f1a90;  1 drivers
v0x27f09c0_0 .net *"_ivl_12", 3 0, L_0x27ab6e0;  1 drivers
v0x27f0aa0_0 .net *"_ivl_2", 3 0, L_0x27f1720;  1 drivers
v0x27f0b60_0 .net *"_ivl_4", 3 0, L_0x27f1830;  1 drivers
v0x27f0c40_0 .net *"_ivl_6", 3 0, L_0x27f18f0;  1 drivers
v0x27f0d70_0 .net *"_ivl_8", 3 0, L_0x27aaf60;  1 drivers
v0x27f0e50_0 .var "clk", 0 0;
v0x27f0ef0_0 .net "q_dut", 3 0, v0x27f0190_0;  1 drivers
v0x27f0fb0_0 .net "q_ref", 3 0, v0x27b1660_0;  1 drivers
v0x27f10e0_0 .net "reset", 0 0, v0x27ef920_0;  1 drivers
v0x27f1180_0 .net "slowena", 0 0, v0x27efa20_0;  1 drivers
v0x27f1220_0 .var/2u "stats1", 159 0;
v0x27f12e0_0 .var/2u "strobe", 0 0;
v0x27f13a0_0 .net "tb_match", 0 0, L_0x27f1bb0;  1 drivers
v0x27f1440_0 .net "tb_mismatch", 0 0, L_0x27aaa60;  1 drivers
v0x27f14e0_0 .net "wavedrom_enable", 0 0, v0x27efbe0_0;  1 drivers
v0x27f15b0_0 .net "wavedrom_title", 511 0, v0x27efc80_0;  1 drivers
L_0x27f1720 .concat [ 4 0 0 0], v0x27b1660_0;
L_0x27f1830 .concat [ 4 0 0 0], v0x27b1660_0;
L_0x27f18f0 .concat [ 4 0 0 0], v0x27f0190_0;
L_0x27f1a90 .concat [ 4 0 0 0], v0x27b1660_0;
L_0x27f1bb0 .cmp/eeq 4, L_0x27f1720, L_0x27ab6e0;
S_0x27c47f0 .scope module, "good1" "reference_module" 3 152, 3 4 0, S_0x27bb020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "slowena";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 4 "q";
v0x27af8b0_0 .net "clk", 0 0, v0x27f0e50_0;  1 drivers
v0x27b1660_0 .var "q", 3 0;
v0x27aaad0_0 .net "reset", 0 0, v0x27ef920_0;  alias, 1 drivers
v0x27aad70_0 .net "slowena", 0 0, v0x27efa20_0;  alias, 1 drivers
E_0x27b9d60 .event posedge, v0x27af8b0_0;
S_0x27eed20 .scope module, "stim1" "stimulus_gen" 3 147, 3 23 0, S_0x27bb020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "slowena";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0x27ef7e0_0 .net "clk", 0 0, v0x27f0e50_0;  alias, 1 drivers
v0x27ef880_0 .var "hint1", 0 0;
v0x27ef920_0 .var "reset", 0 0;
v0x27efa20_0 .var "slowena", 0 0;
v0x27efaf0_0 .net "tb_match", 0 0, L_0x27f1bb0;  alias, 1 drivers
v0x27efbe0_0 .var "wavedrom_enable", 0 0;
v0x27efc80_0 .var "wavedrom_title", 511 0;
E_0x27b96f0/0 .event negedge, v0x27af8b0_0;
E_0x27b96f0/1 .event posedge, v0x27af8b0_0;
E_0x27b96f0 .event/or E_0x27b96f0/0, E_0x27b96f0/1;
S_0x27eefc0 .scope task, "reset_test" "reset_test" 3 32, 3 32 0, S_0x27eed20;
 .timescale -12 -12;
v0x27ab030_0 .var/2u "arfail", 0 0;
v0x27ab830_0 .var "async", 0 0;
v0x27abcf0_0 .var/2u "datafail", 0 0;
v0x27ef260_0 .var/2u "srfail", 0 0;
E_0x27a39f0 .event negedge, v0x27af8b0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x27b9d60;
    %wait E_0x27b9d60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ef920_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b9d60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27a39f0;
    %load/vec4 v0x27efaf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27abcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ef920_0, 0;
    %wait E_0x27b9d60;
    %load/vec4 v0x27efaf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27ab030_0, 0, 1;
    %wait E_0x27b9d60;
    %load/vec4 v0x27efaf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27ef260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ef920_0, 0;
    %load/vec4 v0x27ef260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 46 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27ab030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27ab830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27abcf0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27ab830_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 48 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27ef320 .scope task, "wavedrom_start" "wavedrom_start" 3 59, 3 59 0, S_0x27eed20;
 .timescale -12 -12;
v0x27ef520_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27ef600 .scope task, "wavedrom_stop" "wavedrom_stop" 3 62, 3 62 0, S_0x27eed20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27efe00 .scope module, "top_module1" "top_module" 3 158, 4 1 0, S_0x27bb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "slowena";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 4 "q";
v0x27f00a0_0 .net "clk", 0 0, v0x27f0e50_0;  alias, 1 drivers
v0x27f0190_0 .var "count", 3 0;
v0x27f0270_0 .net "q", 3 0, v0x27f0190_0;  alias, 1 drivers
v0x27f0330_0 .net "reset", 0 0, v0x27ef920_0;  alias, 1 drivers
v0x27f0420_0 .var "reset_sync", 0 0;
v0x27f0530_0 .net "slowena", 0 0, v0x27efa20_0;  alias, 1 drivers
S_0x27f06a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 166, 3 166 0, S_0x27bb020;
 .timescale -12 -12;
E_0x27b9940 .event anyedge, v0x27f12e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27f12e0_0;
    %nor/r;
    %assign/vec4 v0x27f12e0_0, 0;
    %wait E_0x27b9940;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27eed20;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ef920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27efa20_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x27ab830_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27eefc0;
    %join;
    %pushi/vec4 12, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b9d60;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27ef600;
    %join;
    %wait E_0x27b9d60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ef920_0, 0;
    %wait E_0x27b9d60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ef920_0, 0;
    %pushi/vec4 9, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b9d60;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27efa20_0, 0;
    %wait E_0x27a39f0;
    %load/vec4 v0x27efaf0_0;
    %store/vec4 v0x27ef880_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b9d60;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v0x27ef880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v0x27efaf0_0;
    %nor/r;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call/w 3 88 "$display", "Hint: What is supposed to happen when the counter is 9 and not enabled?" {0 0 0};
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27efa20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ef920_0, 0;
    %wait E_0x27b9d60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ef920_0, 0;
    %pushi/vec4 15, 0, 32;
T_4.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.10, 5;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b9d60;
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x27efa20_0, 0;
    %jmp T_4.9;
T_4.10 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27ef600;
    %join;
    %wait E_0x27b9d60;
    %pushi/vec4 400, 0, 32;
T_4.11 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.12, 5;
    %jmp/1 T_4.12, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b96f0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x27efa20_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x27ef920_0, 0;
    %jmp T_4.11;
T_4.12 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 106 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27c47f0;
T_5 ;
    %wait E_0x27b9d60;
    %load/vec4 v0x27aaad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27b1660_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27aad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x27b1660_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27b1660_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x27b1660_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x27b1660_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27efe00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f0420_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x27efe00;
T_7 ;
    %wait E_0x27b9d60;
    %load/vec4 v0x27f0330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27f0420_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f0420_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27efe00;
T_8 ;
    %wait E_0x27b9d60;
    %load/vec4 v0x27f0420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27f0190_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x27f0530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x27f0190_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x27f0190_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x27bb020;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f0e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f12e0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x27bb020;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x27f0e50_0;
    %inv;
    %store/vec4 v0x27f0e50_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x27bb020;
T_11 ;
    %vpi_call/w 3 139 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 140 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27ef7e0_0, v0x27f1440_0, v0x27f0e50_0, v0x27f1180_0, v0x27f10e0_0, v0x27f0fb0_0, v0x27f0ef0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x27bb020;
T_12 ;
    %load/vec4 v0x27f1220_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x27f1220_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27f1220_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 176 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_12.1 ;
    %load/vec4 v0x27f1220_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27f1220_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 178 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 179 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27f1220_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27f1220_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 180 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x27bb020;
T_13 ;
    %wait E_0x27b96f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f1220_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1220_0, 4, 32;
    %load/vec4 v0x27f13a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x27f1220_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 191 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1220_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f1220_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1220_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x27f0fb0_0;
    %load/vec4 v0x27f0fb0_0;
    %load/vec4 v0x27f0ef0_0;
    %xor;
    %load/vec4 v0x27f0fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x27f1220_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 195 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1220_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x27f1220_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f1220_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/countslow/countslow_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/countslow/iter1/response0/top_module.sv";
