

================================================================
== Vivado HLS Report for 'Drain_W44'
================================================================
* Date:           Sun Feb 28 10:35:28 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.838 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        8|     1721| 80.000 ns | 17.210 us |    8|  1721|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Drain_W_Out             |        7|     1720|  7 ~ 172 |          -|          -| 1 ~ 10 |    no    |
        | + Drain_W_Out.1          |        5|      170|  5 ~ 17  |          -|          -| 1 ~ 10 |    no    |
        |  ++ Drain_W_Out.1.1      |        3|       15|   3 ~ 5  |          -|          -|  1 ~ 3 |    no    |
        |   +++ Drain_W_Out.1.1.1  |        1|        3|         1|          -|          -|  1 ~ 3 |    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 5 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_next_V418, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%p_c_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_c_s)" [conv_v1.cpp:164]   --->   Operation 10 'read' 'p_c_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%p_chin_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chin_s)" [conv_v1.cpp:166]   --->   Operation 11 'read' 'p_chin_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%p_k_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_k_s)" [conv_v1.cpp:168]   --->   Operation 12 'read' 'p_k_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "br label %0" [conv_v1.cpp:164]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%col_0_i_i = phi i31 [ 0, %entry ], [ %col, %Drain_W_Out_end ]"   --->   Operation 14 'phi' 'col_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i31 %col_0_i_i to i32" [conv_v1.cpp:164]   --->   Operation 15 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.99ns)   --->   "%icmp_ln164 = icmp slt i32 %zext_ln164, %p_c_read" [conv_v1.cpp:164]   --->   Operation 16 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%col = add i31 %col_0_i_i, 1" [conv_v1.cpp:164]   --->   Operation 17 'add' 'col' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %Drain_W_Out_begin, label %.exit" [conv_v1.cpp:164]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str18) nounwind" [conv_v1.cpp:164]   --->   Operation 19 'specloopname' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_116_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [conv_v1.cpp:164]   --->   Operation 20 'specregionbegin' 'tmp_116_i_i' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:165]   --->   Operation 21 'speclooptripcount' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:166]   --->   Operation 22 'br' <Predicate = (icmp_ln164)> <Delay = 0.65>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%chi_0_i_i = phi i31 [ 0, %Drain_W_Out_begin ], [ %chi, %hls_label_14_end ]"   --->   Operation 24 'phi' 'chi_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i31 %chi_0_i_i to i32" [conv_v1.cpp:166]   --->   Operation 25 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.99ns)   --->   "%icmp_ln166 = icmp slt i32 %zext_ln166, %p_chin_read" [conv_v1.cpp:166]   --->   Operation 26 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.00ns)   --->   "%chi = add i31 %chi_0_i_i, 1" [conv_v1.cpp:166]   --->   Operation 27 'add' 'chi' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %hls_label_14_begin, label %Drain_W_Out_end" [conv_v1.cpp:166]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_117_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)" [conv_v1.cpp:166]   --->   Operation 29 'specregionbegin' 'tmp_117_i_i' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:167]   --->   Operation 30 'speclooptripcount' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.65ns)   --->   "br label %2" [conv_v1.cpp:168]   --->   Operation 31 'br' <Predicate = (icmp_ln166)> <Delay = 0.65>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_278 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_116_i_i)" [conv_v1.cpp:176]   --->   Operation 32 'specregionend' 'empty_278' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %0" [conv_v1.cpp:164]   --->   Operation 33 'br' <Predicate = (!icmp_ln166)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%kr_0_i_i = phi i31 [ 0, %hls_label_14_begin ], [ %kr, %hls_label_15_end ]"   --->   Operation 34 'phi' 'kr_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i31 %kr_0_i_i to i32" [conv_v1.cpp:168]   --->   Operation 35 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.99ns)   --->   "%icmp_ln168 = icmp slt i32 %zext_ln168, %p_k_read" [conv_v1.cpp:168]   --->   Operation 36 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.00ns)   --->   "%kr = add i31 %kr_0_i_i, 1" [conv_v1.cpp:168]   --->   Operation 37 'add' 'kr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %hls_label_15_begin, label %hls_label_14_end" [conv_v1.cpp:168]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_118_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [conv_v1.cpp:168]   --->   Operation 39 'specregionbegin' 'tmp_118_i_i' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:169]   --->   Operation 40 'speclooptripcount' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.65ns)   --->   "br label %3" [conv_v1.cpp:170]   --->   Operation 41 'br' <Predicate = (icmp_ln168)> <Delay = 0.65>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_277 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_117_i_i)" [conv_v1.cpp:175]   --->   Operation 42 'specregionend' 'empty_277' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:166]   --->   Operation 43 'br' <Predicate = (!icmp_ln168)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%kc_0_i_i = phi i32 [ 0, %hls_label_15_begin ], [ %kc, %hls_label_16 ]"   --->   Operation 44 'phi' 'kc_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.99ns)   --->   "%icmp_ln170 = icmp eq i32 %kc_0_i_i, %p_k_read" [conv_v1.cpp:170]   --->   Operation 45 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (1.01ns)   --->   "%kc = add nsw i32 %kc_0_i_i, 1" [conv_v1.cpp:170]   --->   Operation 46 'add' 'kc' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln170, label %hls_label_15_end, label %hls_label_16" [conv_v1.cpp:170]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_119_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)" [conv_v1.cpp:170]   --->   Operation 48 'specregionbegin' 'tmp_119_i_i' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 2, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:171]   --->   Operation 49 'speclooptripcount' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.83ns)   --->   "%tmp_0 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %W_next_V418)" [conv_v1.cpp:172]   --->   Operation 50 'read' 'tmp_0' <Predicate = (!icmp_ln170)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_119_i_i)" [conv_v1.cpp:173]   --->   Operation 51 'specregionend' 'empty' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br label %3" [conv_v1.cpp:170]   --->   Operation 52 'br' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_276 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_118_i_i)" [conv_v1.cpp:174]   --->   Operation 53 'specregionend' 'empty_276' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [conv_v1.cpp:168]   --->   Operation 54 'br' <Predicate = (icmp_ln170)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'p_c_s' (conv_v1.cpp:164) [9]  (1.84 ns)

 <State 2>: 1.01ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', conv_v1.cpp:164) [14]  (0 ns)
	'add' operation ('col', conv_v1.cpp:164) [17]  (1.01 ns)

 <State 3>: 1.01ns
The critical path consists of the following:
	'phi' operation ('chi') with incoming values : ('chi', conv_v1.cpp:166) [25]  (0 ns)
	'add' operation ('chi', conv_v1.cpp:166) [28]  (1.01 ns)

 <State 4>: 1.01ns
The critical path consists of the following:
	'phi' operation ('kr') with incoming values : ('kr', conv_v1.cpp:168) [35]  (0 ns)
	'add' operation ('kr', conv_v1.cpp:168) [38]  (1.01 ns)

 <State 5>: 1.84ns
The critical path consists of the following:
	fifo read on port 'W_next_V418' (conv_v1.cpp:172) [52]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
