

================================================================
== Vivado HLS Report for 'bn'
================================================================
* Date:           Thu Mar  2 17:40:19 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BN
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  184|  184|  184|  184|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  171|  171|        45|          1|          1|   128|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 1
  Pipeline-0 : II = 1, D = 45, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 54 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 9 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)"   --->   Operation 59 'read' 'out_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%moving_variance_V_re = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %moving_variance_V)"   --->   Operation 60 'read' 'moving_variance_V_re' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%moving_mean_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %moving_mean_V)"   --->   Operation 61 'read' 'moving_mean_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%gamma_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gamma_V)"   --->   Operation 62 'read' 'gamma_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%beta_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beta_V)"   --->   Operation 63 'read' 'beta_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)"   --->   Operation 64 'read' 'in_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%out_V1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_V_read, i32 1, i32 31)"   --->   Operation 65 'partselect' 'out_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty = zext i31 %out_V1 to i64"   --->   Operation 66 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i16* %OUT_r, i64 %empty"   --->   Operation 67 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%moving_variance_V9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %moving_variance_V_re, i32 1, i32 31)"   --->   Operation 68 'partselect' 'moving_variance_V9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_26 = zext i31 %moving_variance_V9 to i64"   --->   Operation 69 'zext' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%M_V_addr = getelementptr i16* %M_V, i64 %empty_26"   --->   Operation 70 'getelementptr' 'M_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%moving_mean_V7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %moving_mean_V_read, i32 1, i32 31)"   --->   Operation 71 'partselect' 'moving_mean_V7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%empty_27 = zext i31 %moving_mean_V7 to i64"   --->   Operation 72 'zext' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%M_M_addr = getelementptr i16* %M_M, i64 %empty_27"   --->   Operation 73 'getelementptr' 'M_M_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%gamma_V5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %gamma_V_read, i32 1, i32 31)"   --->   Operation 74 'partselect' 'gamma_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty_28 = zext i31 %gamma_V5 to i64"   --->   Operation 75 'zext' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%GAMMA_addr = getelementptr i16* %GAMMA, i64 %empty_28"   --->   Operation 76 'getelementptr' 'GAMMA_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%beta_V3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %beta_V_read, i32 1, i32 31)"   --->   Operation 77 'partselect' 'beta_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%empty_29 = zext i31 %beta_V3 to i64"   --->   Operation 78 'zext' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%BETA_addr = getelementptr i16* %BETA, i64 %empty_29"   --->   Operation 79 'getelementptr' 'BETA_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%in_V1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_V_read, i32 1, i32 31)"   --->   Operation 80 'partselect' 'in_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%empty_30 = zext i31 %in_V1 to i64"   --->   Operation 81 'zext' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%IN_addr = getelementptr i16* %IN_r, i64 %empty_30"   --->   Operation 82 'getelementptr' 'IN_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 83 [7/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)" [BN/bn.cpp:332]   --->   Operation 83 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 84 [7/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)" [BN/bn.cpp:333]   --->   Operation 84 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 85 [7/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)" [BN/bn.cpp:334]   --->   Operation 85 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 86 [7/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)" [BN/bn.cpp:335]   --->   Operation 86 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 87 [7/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)" [BN/bn.cpp:336]   --->   Operation 87 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 88 [6/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)" [BN/bn.cpp:332]   --->   Operation 88 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 89 [6/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)" [BN/bn.cpp:333]   --->   Operation 89 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 90 [6/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)" [BN/bn.cpp:334]   --->   Operation 90 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 91 [6/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)" [BN/bn.cpp:335]   --->   Operation 91 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 92 [6/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)" [BN/bn.cpp:336]   --->   Operation 92 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 93 [5/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)" [BN/bn.cpp:332]   --->   Operation 93 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 94 [5/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)" [BN/bn.cpp:333]   --->   Operation 94 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 95 [5/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)" [BN/bn.cpp:334]   --->   Operation 95 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 96 [5/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)" [BN/bn.cpp:335]   --->   Operation 96 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 97 [5/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)" [BN/bn.cpp:336]   --->   Operation 97 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 98 [4/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)" [BN/bn.cpp:332]   --->   Operation 98 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 99 [4/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)" [BN/bn.cpp:333]   --->   Operation 99 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [4/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)" [BN/bn.cpp:334]   --->   Operation 100 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [4/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)" [BN/bn.cpp:335]   --->   Operation 101 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 102 [4/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)" [BN/bn.cpp:336]   --->   Operation 102 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 103 [3/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)" [BN/bn.cpp:332]   --->   Operation 103 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [3/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)" [BN/bn.cpp:333]   --->   Operation 104 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 105 [3/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)" [BN/bn.cpp:334]   --->   Operation 105 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 106 [3/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)" [BN/bn.cpp:335]   --->   Operation 106 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [3/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)" [BN/bn.cpp:336]   --->   Operation 107 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 108 [2/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)" [BN/bn.cpp:332]   --->   Operation 108 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [2/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)" [BN/bn.cpp:333]   --->   Operation 109 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 110 [2/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)" [BN/bn.cpp:334]   --->   Operation 110 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 111 [2/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)" [BN/bn.cpp:335]   --->   Operation 111 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 112 [2/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)" [BN/bn.cpp:336]   --->   Operation 112 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !223"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %M_V), !map !229"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %M_M), !map !233"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %GAMMA), !map !237"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %BETA), !map !241"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %IN_r), !map !245"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @bn_str) nounwind"   --->   Operation 119 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:314]   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %IN_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [3 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:316]   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:316]   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %BETA, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [5 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:317]   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %beta_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:317]   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %GAMMA, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [6 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:318]   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gamma_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:318]   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %M_M, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:319]   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %moving_mean_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:319]   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %M_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str9, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:320]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %moving_variance_V, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:320]   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:321]   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @mode9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:321]   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 128)" [BN/bn.cpp:332]   --->   Operation 133 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 134 [1/7] (8.75ns)   --->   "%BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %BETA_addr, i32 128)" [BN/bn.cpp:333]   --->   Operation 134 'readreq' 'BETA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 135 [1/7] (8.75ns)   --->   "%GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %GAMMA_addr, i32 128)" [BN/bn.cpp:334]   --->   Operation 135 'readreq' 'GAMMA_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 136 [1/7] (8.75ns)   --->   "%M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_M_addr, i32 128)" [BN/bn.cpp:335]   --->   Operation 136 'readreq' 'M_M_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 137 [1/7] (8.75ns)   --->   "%M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %M_V_addr, i32 128)" [BN/bn.cpp:336]   --->   Operation 137 'readreq' 'M_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 138 [1/1] (8.75ns)   --->   "%OUT_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 128)" [BN/bn.cpp:341]   --->   Operation 138 'writereq' 'OUT_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 139 [1/1] (1.76ns)   --->   "br label %1" [BN/bn.cpp:330]   --->   Operation 139 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 1.91>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 140 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.55ns)   --->   "%icmp_ln330 = icmp eq i8 %i_0, -128" [BN/bn.cpp:330]   --->   Operation 141 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 142 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [BN/bn.cpp:330]   --->   Operation 143 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln330, label %2, label %hls_label_0" [BN/bn.cpp:330]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 145 [1/1] (8.75ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %M_V_addr)" [BN/bn.cpp:336]   --->   Operation 145 'read' 'p_Val2_s' <Predicate = (!icmp_ln330)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.03>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [BN/bn.cpp:337]   --->   Operation 146 'sext' 'lhs_V' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (2.07ns)   --->   "%ret_V_10 = add nsw i17 1, %lhs_V" [BN/bn.cpp:337]   --->   Operation 147 'add' 'ret_V_10' <Predicate = (!icmp_ln330)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_10, i32 16)" [BN/bn.cpp:337]   --->   Operation 148 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (2.07ns)   --->   "%p_Val2_10 = add i16 1, %p_Val2_s" [BN/bn.cpp:337]   --->   Operation 149 'add' 'p_Val2_10' <Predicate = (!icmp_ln330)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_10, i32 15)" [BN/bn.cpp:337]   --->   Operation 150 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_5, true" [BN/bn.cpp:337]   --->   Operation 151 'xor' 'xor_ln786' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_4, %xor_ln786" [BN/bn.cpp:337]   --->   Operation 152 'and' 'underflow' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_num_V)   --->   "%xor_ln340_1 = xor i1 %p_Result_4, %p_Result_5" [BN/bn.cpp:337]   --->   Operation 153 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp_num_V)   --->   "%xor_ln340 = xor i1 %p_Result_4, true" [BN/bn.cpp:337]   --->   Operation 154 'xor' 'xor_ln340' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp_num_V)   --->   "%or_ln340 = or i1 %p_Result_5, %xor_ln340" [BN/bn.cpp:337]   --->   Operation 155 'or' 'or_ln340' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_num_V)   --->   "%select_ln340 = select i1 %xor_ln340_1, i16 32767, i16 %p_Val2_10" [BN/bn.cpp:337]   --->   Operation 156 'select' 'select_ln340' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_10" [BN/bn.cpp:337]   --->   Operation 157 'select' 'select_ln388' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_num_V = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [BN/bn.cpp:337]   --->   Operation 158 'select' 'tmp_num_V' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.98>
ST_12 : Operation 159 [9/9] (7.98ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338]   --->   Operation 159 'call' 'x_sqrt_V' <Predicate = (!icmp_ln330)> <Delay = 7.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.27>
ST_13 : Operation 160 [8/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338]   --->   Operation 160 'call' 'x_sqrt_V' <Predicate = (!icmp_ln330)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.27>
ST_14 : Operation 161 [7/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338]   --->   Operation 161 'call' 'x_sqrt_V' <Predicate = (!icmp_ln330)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.27>
ST_15 : Operation 162 [6/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338]   --->   Operation 162 'call' 'x_sqrt_V' <Predicate = (!icmp_ln330)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.27>
ST_16 : Operation 163 [5/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338]   --->   Operation 163 'call' 'x_sqrt_V' <Predicate = (!icmp_ln330)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 8.27>
ST_17 : Operation 164 [4/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338]   --->   Operation 164 'call' 'x_sqrt_V' <Predicate = (!icmp_ln330)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 165 [1/1] (8.75ns)   --->   "%p_Val2_12 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %IN_addr)" [BN/bn.cpp:332]   --->   Operation 165 'read' 'p_Val2_12' <Predicate = (!icmp_ln330)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 166 [1/1] (8.75ns)   --->   "%p_Val2_25 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %GAMMA_addr)" [BN/bn.cpp:334]   --->   Operation 166 'read' 'p_Val2_25' <Predicate = (!icmp_ln330)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 167 [1/1] (8.75ns)   --->   "%p_Val2_15 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %M_M_addr)" [BN/bn.cpp:335]   --->   Operation 167 'read' 'p_Val2_15' <Predicate = (!icmp_ln330)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 168 [3/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338]   --->   Operation 168 'call' 'x_sqrt_V' <Predicate = (!icmp_ln330)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.27>
ST_19 : Operation 169 [2/9] (8.27ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338]   --->   Operation 169 'call' 'x_sqrt_V' <Predicate = (!icmp_ln330)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %p_Val2_12 to i17" [BN/bn.cpp:339]   --->   Operation 170 'sext' 'lhs_V_1' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_15 to i17" [BN/bn.cpp:339]   --->   Operation 171 'sext' 'rhs_V' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%ret_V = sub i17 %lhs_V_1, %rhs_V" [BN/bn.cpp:339]   --->   Operation 172 'sub' 'ret_V' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 173 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%r_V = sext i17 %ret_V to i33" [BN/bn.cpp:339]   --->   Operation 173 'sext' 'r_V' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %p_Val2_25 to i33" [BN/bn.cpp:339]   --->   Operation 174 'sext' 'sext_ln1118' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_3 = mul nsw i33 %sext_ln1118, %r_V" [BN/bn.cpp:339]   --->   Operation 175 'mul' 'r_V_3' <Predicate = (!icmp_ln330)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_3, i32 31)" [BN/bn.cpp:339]   --->   Operation 176 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%p_Val2_17 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_3, i32 10, i32 25)" [BN/bn.cpp:339]   --->   Operation 177 'partselect' 'p_Val2_17' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_3, i32 9)" [BN/bn.cpp:339]   --->   Operation 178 'bitselect' 'tmp_35' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_s = call i6 @_ssdm_op_PartSelect.i6.i33.i32.i32(i33 %r_V_3, i32 27, i32 32)" [BN/bn.cpp:339]   --->   Operation 179 'partselect' 'p_Result_s' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_1 = call i7 @_ssdm_op_PartSelect.i7.i33.i32.i32(i33 %r_V_3, i32 26, i32 32)" [BN/bn.cpp:339]   --->   Operation 180 'partselect' 'p_Result_1' <Predicate = (!icmp_ln330)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 181 [1/1] (8.75ns)   --->   "%p_Val2_20 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %BETA_addr)" [BN/bn.cpp:333]   --->   Operation 181 'read' 'p_Val2_20' <Predicate = (!icmp_ln330)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 182 [1/9] (7.80ns)   --->   "%x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %tmp_num_V)" [E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338]   --->   Operation 182 'call' 'x_sqrt_V' <Predicate = (!icmp_ln330)> <Delay = 7.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_3, i32 25)" [BN/bn.cpp:339]   --->   Operation 183 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_35 to i16" [BN/bn.cpp:339]   --->   Operation 184 'zext' 'zext_ln415' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (2.07ns)   --->   "%p_Val2_18 = add i16 %zext_ln415, %p_Val2_17" [BN/bn.cpp:339]   --->   Operation 185 'add' 'p_Val2_18' <Predicate = (!icmp_ln330)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_18, i32 15)" [BN/bn.cpp:339]   --->   Operation 186 'bitselect' 'tmp_36' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_36, true" [BN/bn.cpp:339]   --->   Operation 187 'xor' 'xor_ln416' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_7, %xor_ln416" [BN/bn.cpp:339]   --->   Operation 188 'and' 'carry_1' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_18, i32 15)" [BN/bn.cpp:339]   --->   Operation 189 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (1.42ns)   --->   "%Range2_all_ones = icmp eq i6 %p_Result_s, -1" [BN/bn.cpp:339]   --->   Operation 190 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln330)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (1.48ns)   --->   "%Range1_all_ones = icmp eq i7 %p_Result_1, -1" [BN/bn.cpp:339]   --->   Operation 191 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln330)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (1.48ns)   --->   "%Range1_all_zeros = icmp eq i7 %p_Result_1, 0" [BN/bn.cpp:339]   --->   Operation 192 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln330)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [BN/bn.cpp:339]   --->   Operation 193 'select' 'deleted_zeros' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_3, i32 26)" [BN/bn.cpp:339]   --->   Operation 194 'bitselect' 'tmp_38' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_38, true" [BN/bn.cpp:339]   --->   Operation 195 'xor' 'xor_ln779' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [BN/bn.cpp:339]   --->   Operation 196 'and' 'and_ln779' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [BN/bn.cpp:339]   --->   Operation 197 'select' 'deleted_ones' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 198 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [BN/bn.cpp:339]   --->   Operation 198 'and' 'and_ln781' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [BN/bn.cpp:339]   --->   Operation 199 'xor' 'xor_ln785' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785 = or i1 %p_Result_8, %xor_ln785" [BN/bn.cpp:339]   --->   Operation 200 'or' 'or_ln785' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [1/1] (0.97ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_6, true" [BN/bn.cpp:339]   --->   Operation 201 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [BN/bn.cpp:339]   --->   Operation 202 'and' 'overflow' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_8, %deleted_ones" [BN/bn.cpp:339]   --->   Operation 203 'and' 'and_ln786' <Predicate = (!icmp_ln330)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%or_ln786_1 = or i1 %and_ln781, %and_ln786" [BN/bn.cpp:339]   --->   Operation 204 'or' 'or_ln786_1' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%xor_ln786_1 = xor i1 %or_ln786_1, true" [BN/bn.cpp:339]   --->   Operation 205 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %p_Result_6, %xor_ln786_1" [BN/bn.cpp:339]   --->   Operation 206 'and' 'underflow_1' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %underflow_1, %overflow" [BN/bn.cpp:339]   --->   Operation 207 'or' 'or_ln340_1' <Predicate = (!icmp_ln330)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node norm_V)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785_1" [BN/bn.cpp:339]   --->   Operation 208 'or' 'or_ln340_2' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node norm_V)   --->   "%or_ln340_3 = or i1 %or_ln340_2, %and_ln781" [BN/bn.cpp:339]   --->   Operation 209 'or' 'or_ln340_3' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 210 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i16 32767, i16 %p_Val2_18" [BN/bn.cpp:339]   --->   Operation 210 'select' 'select_ln340_1' <Predicate = (!icmp_ln330)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node norm_V)   --->   "%select_ln388_1 = select i1 %underflow_1, i16 -32768, i16 %p_Val2_18" [BN/bn.cpp:339]   --->   Operation 211 'select' 'select_ln388_1' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 212 [1/1] (0.97ns) (out node of the LUT)   --->   "%norm_V = select i1 %or_ln340_3, i16 %select_ln340_1, i16 %select_ln388_1" [BN/bn.cpp:339]   --->   Operation 212 'select' 'norm_V' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.26>
ST_21 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%lhs_V_2 = sext i16 %norm_V to i17" [BN/bn.cpp:340]   --->   Operation 213 'sext' 'lhs_V_2' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%rhs_V_1 = sext i16 %p_Val2_20 to i17" [BN/bn.cpp:340]   --->   Operation 214 'sext' 'rhs_V_1' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (2.07ns) (out node of the LUT)   --->   "%ret_V_11 = add nsw i17 %lhs_V_2, %rhs_V_1" [BN/bn.cpp:340]   --->   Operation 215 'add' 'ret_V_11' <Predicate = (!icmp_ln330)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%t_V = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %ret_V_11, i10 0)" [BN/bn.cpp:340]   --->   Operation 216 'bitconcatenate' 't_V' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i13 %x_sqrt_V to i27" [BN/bn.cpp:340]   --->   Operation 217 'zext' 'zext_ln1148' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_21 : Operation 218 [31/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 218 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.18>
ST_22 : Operation 219 [30/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 219 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.18>
ST_23 : Operation 220 [29/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 220 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.18>
ST_24 : Operation 221 [28/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 221 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.18>
ST_25 : Operation 222 [27/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 222 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.18>
ST_26 : Operation 223 [26/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 223 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.18>
ST_27 : Operation 224 [25/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 224 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.18>
ST_28 : Operation 225 [24/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 225 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.18>
ST_29 : Operation 226 [23/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 226 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.18>
ST_30 : Operation 227 [22/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 227 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.18>
ST_31 : Operation 228 [21/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 228 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.18>
ST_32 : Operation 229 [20/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 229 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.18>
ST_33 : Operation 230 [19/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 230 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.18>
ST_34 : Operation 231 [18/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 231 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.18>
ST_35 : Operation 232 [17/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 232 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.18>
ST_36 : Operation 233 [16/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 233 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.18>
ST_37 : Operation 234 [15/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 234 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.18>
ST_38 : Operation 235 [14/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 235 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.18>
ST_39 : Operation 236 [13/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 236 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.18>
ST_40 : Operation 237 [12/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 237 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.18>
ST_41 : Operation 238 [11/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 238 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.18>
ST_42 : Operation 239 [10/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 239 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.18>
ST_43 : Operation 240 [9/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 240 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.18>
ST_44 : Operation 241 [8/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 241 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.18>
ST_45 : Operation 242 [7/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 242 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.18>
ST_46 : Operation 243 [6/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 243 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.18>
ST_47 : Operation 244 [5/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 244 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.18>
ST_48 : Operation 245 [4/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 245 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.18>
ST_49 : Operation 246 [3/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 246 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.18>
ST_50 : Operation 247 [2/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 247 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.04>
ST_51 : Operation 248 [1/31] (4.18ns)   --->   "%r_V_4 = sdiv i27 %t_V, %zext_ln1148" [BN/bn.cpp:340]   --->   Operation 248 'sdiv' 'r_V_4' <Predicate = (!icmp_ln330)> <Delay = 4.18> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 30> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_4, i32 26)" [BN/bn.cpp:340]   --->   Operation 249 'bitselect' 'p_Result_9' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_51 : Operation 250 [1/1] (0.00ns)   --->   "%p_Val2_23 = trunc i27 %r_V_4 to i16" [BN/bn.cpp:340]   --->   Operation 250 'trunc' 'p_Val2_23' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_51 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_4, i32 15)" [BN/bn.cpp:340]   --->   Operation 251 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_51 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i27.i32.i32(i27 %r_V_4, i32 16, i32 26)" [BN/bn.cpp:340]   --->   Operation 252 'partselect' 'tmp_1' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_51 : Operation 253 [1/1] (1.88ns)   --->   "%icmp_ln785 = icmp ne i11 %tmp_1, 0" [BN/bn.cpp:340]   --->   Operation 253 'icmp' 'icmp_ln785' <Predicate = (!icmp_ln330)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%or_ln785_1 = or i1 %p_Result_10, %icmp_ln785" [BN/bn.cpp:340]   --->   Operation 254 'or' 'or_ln785_1' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln785_2 = xor i1 %p_Result_9, true" [BN/bn.cpp:340]   --->   Operation 255 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 256 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %or_ln785_1, %xor_ln785_2" [BN/bn.cpp:340]   --->   Operation 256 'and' 'overflow_1' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %p_Result_10, true" [BN/bn.cpp:340]   --->   Operation 257 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 258 [1/1] (1.88ns)   --->   "%icmp_ln786 = icmp ne i11 %tmp_1, -1" [BN/bn.cpp:340]   --->   Operation 258 'icmp' 'icmp_ln786' <Predicate = (!icmp_ln330)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786_2" [BN/bn.cpp:340]   --->   Operation 259 'or' 'or_ln786' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 260 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %or_ln786, %p_Result_9" [BN/bn.cpp:340]   --->   Operation 260 'and' 'underflow_2' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.95>
ST_52 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%or_ln340_4 = or i1 %underflow_2, %overflow_1" [BN/bn.cpp:340]   --->   Operation 261 'or' 'or_ln340_4' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%xor_ln340_2 = xor i1 %underflow_2, true" [BN/bn.cpp:340]   --->   Operation 262 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%or_ln340_5 = or i1 %overflow_1, %xor_ln340_2" [BN/bn.cpp:340]   --->   Operation 263 'or' 'or_ln340_5' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 264 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_4, i16 32767, i16 %p_Val2_23" [BN/bn.cpp:340]   --->   Operation 264 'select' 'select_ln340_2' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%select_ln388_2 = select i1 %underflow_2, i16 -32768, i16 %p_Val2_23" [BN/bn.cpp:340]   --->   Operation 265 'select' 'select_ln388_2' <Predicate = (!icmp_ln330)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 266 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_V = select i1 %or_ln340_5, i16 %select_ln340_2, i16 %select_ln388_2" [BN/bn.cpp:340]   --->   Operation 266 'select' 'tmp_V' <Predicate = (!icmp_ln330)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 267 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [BN/bn.cpp:330]   --->   Operation 267 'specregionbegin' 'tmp' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_53 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [BN/bn.cpp:331]   --->   Operation 268 'specpipeline' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_53 : Operation 269 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 %tmp_V, i2 -1)" [BN/bn.cpp:341]   --->   Operation 269 'write' <Predicate = (!icmp_ln330)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 270 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)" [BN/bn.cpp:342]   --->   Operation 270 'specregionend' 'empty_32' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_53 : Operation 271 [1/1] (0.00ns)   --->   "br label %1" [BN/bn.cpp:330]   --->   Operation 271 'br' <Predicate = (!icmp_ln330)> <Delay = 0.00>

State 54 <SV = 9> <Delay = 8.75>
ST_54 : Operation 272 [5/5] (8.75ns)   --->   "%OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [BN/bn.cpp:341]   --->   Operation 272 'writeresp' 'OUT_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 10> <Delay = 8.75>
ST_55 : Operation 273 [4/5] (8.75ns)   --->   "%OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [BN/bn.cpp:341]   --->   Operation 273 'writeresp' 'OUT_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 11> <Delay = 8.75>
ST_56 : Operation 274 [3/5] (8.75ns)   --->   "%OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [BN/bn.cpp:341]   --->   Operation 274 'writeresp' 'OUT_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 12> <Delay = 8.75>
ST_57 : Operation 275 [2/5] (8.75ns)   --->   "%OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [BN/bn.cpp:341]   --->   Operation 275 'writeresp' 'OUT_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 13> <Delay = 8.75>
ST_58 : Operation 276 [1/5] (8.75ns)   --->   "%OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [BN/bn.cpp:341]   --->   Operation 276 'writeresp' 'OUT_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 277 [1/1] (0.00ns)   --->   "ret void" [BN/bn.cpp:344]   --->   Operation 277 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'out_V' [13]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:332) [57]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:332) [57]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:332) [57]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:332) [57]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:332) [57]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:332) [57]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'IN_r' (BN/bn.cpp:332) [57]  (8.75 ns)

 <State 9>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', BN/bn.cpp:330) [65]  (0 ns)
	'add' operation ('i', BN/bn.cpp:330) [68]  (1.92 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'M_V' (BN/bn.cpp:336) [77]  (8.75 ns)

 <State 11>: 4.03ns
The critical path consists of the following:
	'add' operation ('ret.V', BN/bn.cpp:337) [79]  (2.08 ns)
	'and' operation ('underflow', BN/bn.cpp:337) [84]  (0 ns)
	'select' operation ('select_ln388', BN/bn.cpp:337) [89]  (0.978 ns)
	'select' operation ('tmp_num.V', BN/bn.cpp:337) [90]  (0.978 ns)

 <State 12>: 7.98ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338) to 'sqrt_fixed<16, 6>' [91]  (7.98 ns)

 <State 13>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338) to 'sqrt_fixed<16, 6>' [91]  (8.27 ns)

 <State 14>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338) to 'sqrt_fixed<16, 6>' [91]  (8.27 ns)

 <State 15>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338) to 'sqrt_fixed<16, 6>' [91]  (8.27 ns)

 <State 16>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338) to 'sqrt_fixed<16, 6>' [91]  (8.27 ns)

 <State 17>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338) to 'sqrt_fixed<16, 6>' [91]  (8.27 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'IN_r' (BN/bn.cpp:332) [73]  (8.75 ns)

 <State 19>: 8.27ns
The critical path consists of the following:
	'call' operation ('x_sqrt_V', E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1268->BN/bn.cpp:310->BN/bn.cpp:338) to 'sqrt_fixed<16, 6>' [91]  (8.27 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'BETA' (BN/bn.cpp:333) [74]  (8.75 ns)

 <State 21>: 6.27ns
The critical path consists of the following:
	'add' operation ('ret.V', BN/bn.cpp:340) [135]  (2.08 ns)
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 22>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 23>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 24>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 25>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 26>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 27>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 28>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 29>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 30>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 31>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 32>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 33>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 34>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 35>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 36>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 37>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 38>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 39>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 40>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 41>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 42>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 43>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 44>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 45>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 46>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 47>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 48>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 49>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 50>: 4.19ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)

 <State 51>: 7.05ns
The critical path consists of the following:
	'sdiv' operation ('r.V', BN/bn.cpp:340) [138]  (4.19 ns)
	'icmp' operation ('icmp_ln785', BN/bn.cpp:340) [143]  (1.88 ns)
	'or' operation ('or_ln785_1', BN/bn.cpp:340) [144]  (0 ns)
	'and' operation ('overflow', BN/bn.cpp:340) [146]  (0.978 ns)

 <State 52>: 1.96ns
The critical path consists of the following:
	'or' operation ('or_ln340_4', BN/bn.cpp:340) [151]  (0 ns)
	'select' operation ('select_ln340_2', BN/bn.cpp:340) [154]  (0.978 ns)
	'select' operation ('tmp.V', BN/bn.cpp:340) [156]  (0.978 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (BN/bn.cpp:341) [157]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (BN/bn.cpp:341) [161]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (BN/bn.cpp:341) [161]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (BN/bn.cpp:341) [161]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (BN/bn.cpp:341) [161]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (BN/bn.cpp:341) [161]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
