library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ejercicio21 is
    Port ( E1 : in  STD_LOGIC;
           E2 : in  STD_LOGIC;
           S : out  STD_LOGIC);
end ejercicio21;

architecture girar of ejercicio21 is

begin
	process (E)
	begin
		if (E = '0') then
			S <= '1'
		else
			S <= '0';
		end if;
	end process;
end girar;
