<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675721413232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675721413233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 06 17:10:13 2023 " "Processing started: Mon Feb 06 17:10:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675721413233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675721413233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675721413233 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675721413663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_MDR " "Found entity 1: mux_MDR" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrightarithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrightarithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRightArithmetic " "Found entity 1: shiftRightArithmetic" {  } { { "shiftRightArithmetic.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftRightArithmetic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "shiftRight.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftRight.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftLeft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateright.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateright.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateRight " "Found entity 1: rotateRight" {  } { { "rotateRight.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rotateRight.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateleft.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateLeft " "Found entity 1: rotateLeft" {  } { { "rotateLeft.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rotateLeft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Negate " "Found entity 1: Negate" {  } { { "Negate.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Negate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413722 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_32_1.v(38) " "Verilog HDL warning at mux_32_1.v(38): extended using \"x\" or \"z\"" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1675721413724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413724 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder_32_5.v(40) " "Verilog HDL warning at encoder_32_5.v(40): extended using \"x\" or \"z\"" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1675721413726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_64_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_64_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_64_bit " "Found entity 1: reg_64_bit" {  } { { "reg_64_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/reg_64_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_32_bit " "Found entity 1: Not_32_bit" {  } { { "Not_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Not_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32_bit " "Found entity 1: Or_32_bit" {  } { { "Or_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32_bit " "Found entity 1: And_32_bit" {  } { { "And_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/And_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file bus_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413747 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_bus_tb.v(49) " "Verilog HDL information at and_bus_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1675721413750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_bus_tb " "Found entity 1: and_bus_tb" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721413750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721413750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "controlIn bus.v(82) " "Verilog HDL Implicit Net warning at bus.v(82): created implicit net for \"controlIn\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemIn bus.v(84) " "Verilog HDL Implicit Net warning at bus.v(84): created implicit net for \"MemIn\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear and_bus_tb.v(16) " "Verilog HDL Implicit Net warning at and_bus_tb.v(16): created implicit net for \"clear\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in and_bus_tb.v(16) " "Verilog HDL Implicit Net warning at and_bus_tb.v(16): created implicit net for \"R0in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in and_bus_tb.v(16) " "Verilog HDL Implicit Net warning at and_bus_tb.v(16): created implicit net for \"R4in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413750 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in and_bus_tb.v(16) " "Verilog HDL Implicit Net warning at and_bus_tb.v(16): created implicit net for \"R5in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in and_bus_tb.v(16) " "Verilog HDL Implicit Net warning at and_bus_tb.v(16): created implicit net for \"R6in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in and_bus_tb.v(16) " "Verilog HDL Implicit Net warning at and_bus_tb.v(16): created implicit net for \"R7in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in and_bus_tb.v(16) " "Verilog HDL Implicit Net warning at and_bus_tb.v(16): created implicit net for \"R8in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in and_bus_tb.v(16) " "Verilog HDL Implicit Net warning at and_bus_tb.v(16): created implicit net for \"R9in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in and_bus_tb.v(17) " "Verilog HDL Implicit Net warning at and_bus_tb.v(17): created implicit net for \"R10in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in and_bus_tb.v(17) " "Verilog HDL Implicit Net warning at and_bus_tb.v(17): created implicit net for \"R11in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in and_bus_tb.v(17) " "Verilog HDL Implicit Net warning at and_bus_tb.v(17): created implicit net for \"R12in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in and_bus_tb.v(17) " "Verilog HDL Implicit Net warning at and_bus_tb.v(17): created implicit net for \"R13in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in and_bus_tb.v(17) " "Verilog HDL Implicit Net warning at and_bus_tb.v(17): created implicit net for \"R14in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in and_bus_tb.v(17) " "Verilog HDL Implicit Net warning at and_bus_tb.v(17): created implicit net for \"R15in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin and_bus_tb.v(17) " "Verilog HDL Implicit Net warning at and_bus_tb.v(17): created implicit net for \"HIin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin and_bus_tb.v(17) " "Verilog HDL Implicit Net warning at and_bus_tb.v(17): created implicit net for \"LOin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin and_bus_tb.v(17) " "Verilog HDL Implicit Net warning at and_bus_tb.v(17): created implicit net for \"Zhighin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zlowin and_bus_tb.v(17) " "Verilog HDL Implicit Net warning at and_bus_tb.v(17): created implicit net for \"Zlowin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin and_bus_tb.v(18) " "Verilog HDL Implicit Net warning at and_bus_tb.v(18): created implicit net for \"OutPortin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin and_bus_tb.v(18) " "Verilog HDL Implicit Net warning at and_bus_tb.v(18): created implicit net for \"Cin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0out and_bus_tb.v(18) " "Verilog HDL Implicit Net warning at and_bus_tb.v(18): created implicit net for \"R0out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1out and_bus_tb.v(18) " "Verilog HDL Implicit Net warning at and_bus_tb.v(18): created implicit net for \"R1out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4out and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R4out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5out and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R5out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6out and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R6out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7out and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R7out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8out and_bus_tb.v(19) " "Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for \"R8out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9out and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R9out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10out and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R10out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11out and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R11out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12out and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R12out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13out and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R13out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14out and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R14out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15out and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R15out\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIout and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"HIout\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOout and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"LOout\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIout and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"ZHIout\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Inportout and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"Inportout\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"Cout\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721413753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus " "Elaborating entity \"bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675721413786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_MDR mux_MDR:MDRmux " "Elaborating entity \"mux_MDR\" for hierarchy \"mux_MDR:MDRmux\"" {  } { { "bus.v" "MDRmux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413819 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_MDR.v(10) " "Verilog HDL Always Construct warning at mux_MDR.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675721413819 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_MDR.v(10) " "Inferred latch for \"out\[0\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_MDR.v(10) " "Inferred latch for \"out\[1\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_MDR.v(10) " "Inferred latch for \"out\[2\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_MDR.v(10) " "Inferred latch for \"out\[3\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_MDR.v(10) " "Inferred latch for \"out\[4\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_MDR.v(10) " "Inferred latch for \"out\[5\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_MDR.v(10) " "Inferred latch for \"out\[6\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_MDR.v(10) " "Inferred latch for \"out\[7\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_MDR.v(10) " "Inferred latch for \"out\[8\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_MDR.v(10) " "Inferred latch for \"out\[9\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_MDR.v(10) " "Inferred latch for \"out\[10\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_MDR.v(10) " "Inferred latch for \"out\[11\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_MDR.v(10) " "Inferred latch for \"out\[12\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_MDR.v(10) " "Inferred latch for \"out\[13\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_MDR.v(10) " "Inferred latch for \"out\[14\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_MDR.v(10) " "Inferred latch for \"out\[15\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_MDR.v(10) " "Inferred latch for \"out\[16\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_MDR.v(10) " "Inferred latch for \"out\[17\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_MDR.v(10) " "Inferred latch for \"out\[18\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_MDR.v(10) " "Inferred latch for \"out\[19\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_MDR.v(10) " "Inferred latch for \"out\[20\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_MDR.v(10) " "Inferred latch for \"out\[21\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_MDR.v(10) " "Inferred latch for \"out\[22\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413820 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_MDR.v(10) " "Inferred latch for \"out\[23\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413821 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_MDR.v(10) " "Inferred latch for \"out\[24\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413821 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_MDR.v(10) " "Inferred latch for \"out\[25\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413821 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_MDR.v(10) " "Inferred latch for \"out\[26\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413821 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_MDR.v(10) " "Inferred latch for \"out\[27\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413821 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_MDR.v(10) " "Inferred latch for \"out\[28\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413821 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_MDR.v(10) " "Inferred latch for \"out\[29\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413821 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_MDR.v(10) " "Inferred latch for \"out\[30\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413821 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_MDR.v(10) " "Inferred latch for \"out\[31\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675721413821 "|bus|mux_MDR:MDRmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 mux_32_1:mux " "Elaborating entity \"mux_32_1\" for hierarchy \"mux_32_1:mux\"" {  } { { "bus.v" "mux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:encoder " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413825 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(15) " "Verilog HDL Case Statement warning at encoder_32_5.v(15): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 15 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1675721413826 "|bus|encoder_32_5:encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(15) " "Verilog HDL Case Statement information at encoder_32_5.v(15): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1675721413826 "|bus|encoder_32_5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register0 " "Elaborating entity \"register\" for hierarchy \"register:register0\"" {  } { { "bus.v" "register0" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:this_alu " "Elaborating entity \"alu\" for hierarchy \"alu:this_alu\"" {  } { { "bus.v" "this_alu" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:this_alu\|adder:adds " "Elaborating entity \"adder\" for hierarchy \"alu:this_alu\|adder:adds\"" {  } { { "alu.v" "adds" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413847 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C\[31..8\] adder.v(7) " "Output port \"C\[31..8\]\" at adder.v(7) has no driver" {  } { { "adder.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/adder.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675721413848 "|bus|alu:this_alu|adder:adds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_32_bit alu:this_alu\|And_32_bit:ands " "Elaborating entity \"And_32_bit\" for hierarchy \"alu:this_alu\|And_32_bit:ands\"" {  } { { "alu.v" "ands" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_32_bit alu:this_alu\|Or_32_bit:ors " "Elaborating entity \"Or_32_bit\" for hierarchy \"alu:this_alu\|Or_32_bit:ors\"" {  } { { "alu.v" "ors" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight alu:this_alu\|shiftRight:shr " "Elaborating entity \"shiftRight\" for hierarchy \"alu:this_alu\|shiftRight:shr\"" {  } { { "alu.v" "shr" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft alu:this_alu\|shiftLeft:shl " "Elaborating entity \"shiftLeft\" for hierarchy \"alu:this_alu\|shiftLeft:shl\"" {  } { { "alu.v" "shl" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRightArithmetic alu:this_alu\|shiftRightArithmetic:shra " "Elaborating entity \"shiftRightArithmetic\" for hierarchy \"alu:this_alu\|shiftRightArithmetic:shra\"" {  } { { "alu.v" "shra" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateRight alu:this_alu\|rotateRight:ror " "Elaborating entity \"rotateRight\" for hierarchy \"alu:this_alu\|rotateRight:ror\"" {  } { { "alu.v" "ror" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateLeft alu:this_alu\|rotateLeft:rol " "Elaborating entity \"rotateLeft\" for hierarchy \"alu:this_alu\|rotateLeft:rol\"" {  } { { "alu.v" "rol" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier alu:this_alu\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"alu:this_alu\|multiplier:mul\"" {  } { { "alu.v" "mul" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413862 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(13) " "Verilog HDL Case Statement warning at multiplier.v(13): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1675721413879 "|bus|alu:this_alu|multiplier:mul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(15) " "Verilog HDL Case Statement warning at multiplier.v(15): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1675721413879 "|bus|alu:this_alu|multiplier:mul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplier.v(17) " "Verilog HDL Case Statement warning at multiplier.v(17): case item expression never matches the case expression" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1675721413879 "|bus|alu:this_alu|multiplier:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider alu:this_alu\|divider:div " "Elaborating entity \"divider\" for hierarchy \"alu:this_alu\|divider:div\"" {  } { { "alu.v" "div" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negate alu:this_alu\|Negate:neg " "Elaborating entity \"Negate\" for hierarchy \"alu:this_alu\|Negate:neg\"" {  } { { "alu.v" "neg" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_32_bit alu:this_alu\|Not_32_bit:nots " "Elaborating entity \"Not_32_bit\" for hierarchy \"alu:this_alu\|Not_32_bit:nots\"" {  } { { "alu.v" "nots" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721413887 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1675721414328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg " "Generated suppressed messages file C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1675721414401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675721414503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414503 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "94 " "Design contains 94 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0in " "No output dependent on input pin \"R0in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R0in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1in " "No output dependent on input pin \"R1in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R1in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2in " "No output dependent on input pin \"R2in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3in " "No output dependent on input pin \"R3in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R3in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4in " "No output dependent on input pin \"R4in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R4in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5in " "No output dependent on input pin \"R5in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R5in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6in " "No output dependent on input pin \"R6in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7in " "No output dependent on input pin \"R7in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R7in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8in " "No output dependent on input pin \"R8in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R8in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9in " "No output dependent on input pin \"R9in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R9in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10in " "No output dependent on input pin \"R10in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R10in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11in " "No output dependent on input pin \"R11in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R11in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12in " "No output dependent on input pin \"R12in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R12in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13in " "No output dependent on input pin \"R13in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14in " "No output dependent on input pin \"R14in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15in " "No output dependent on input pin \"R15in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zhighin " "No output dependent on input pin \"Zhighin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Zhighin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zlowin " "No output dependent on input pin \"Zlowin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Zlowin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutPortin " "No output dependent on input pin \"OutPortin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|OutPortin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Cin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yin " "No output dependent on input pin \"Yin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Yin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zin " "No output dependent on input pin \"Zin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Zin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0out " "No output dependent on input pin \"R0out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R0out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1out " "No output dependent on input pin \"R1out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R1out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2out " "No output dependent on input pin \"R2out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3out " "No output dependent on input pin \"R3out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R3out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4out " "No output dependent on input pin \"R4out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R4out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5out " "No output dependent on input pin \"R5out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R5out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6out " "No output dependent on input pin \"R6out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R6out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7out " "No output dependent on input pin \"R7out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R7out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8out " "No output dependent on input pin \"R8out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R8out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9out " "No output dependent on input pin \"R9out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R9out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10out " "No output dependent on input pin \"R10out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R10out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11out " "No output dependent on input pin \"R11out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R11out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12out " "No output dependent on input pin \"R12out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R12out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13out " "No output dependent on input pin \"R13out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R13out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14out " "No output dependent on input pin \"R14out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R14out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15out " "No output dependent on input pin \"R15out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|R15out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIout " "No output dependent on input pin \"HIout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|HIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOout " "No output dependent on input pin \"LOout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|LOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZHIout " "No output dependent on input pin \"ZHIout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|ZHIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZLOout " "No output dependent on input pin \"ZLOout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|ZLOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRout " "No output dependent on input pin \"MDRout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|MDRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inportout " "No output dependent on input pin \"Inportout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Inportout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout " "No output dependent on input pin \"Cout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Cout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|IncPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read " "No output dependent on input pin \"read\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[0\] " "No output dependent on input pin \"Mdatain\[0\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[1\] " "No output dependent on input pin \"Mdatain\[1\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[2\] " "No output dependent on input pin \"Mdatain\[2\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[3\] " "No output dependent on input pin \"Mdatain\[3\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[4\] " "No output dependent on input pin \"Mdatain\[4\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[5\] " "No output dependent on input pin \"Mdatain\[5\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[6\] " "No output dependent on input pin \"Mdatain\[6\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[7\] " "No output dependent on input pin \"Mdatain\[7\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[8\] " "No output dependent on input pin \"Mdatain\[8\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[9\] " "No output dependent on input pin \"Mdatain\[9\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[10\] " "No output dependent on input pin \"Mdatain\[10\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[11\] " "No output dependent on input pin \"Mdatain\[11\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[12\] " "No output dependent on input pin \"Mdatain\[12\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[13\] " "No output dependent on input pin \"Mdatain\[13\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[14\] " "No output dependent on input pin \"Mdatain\[14\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[15\] " "No output dependent on input pin \"Mdatain\[15\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[16\] " "No output dependent on input pin \"Mdatain\[16\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[17\] " "No output dependent on input pin \"Mdatain\[17\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[18\] " "No output dependent on input pin \"Mdatain\[18\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[19\] " "No output dependent on input pin \"Mdatain\[19\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[20\] " "No output dependent on input pin \"Mdatain\[20\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[21\] " "No output dependent on input pin \"Mdatain\[21\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[22\] " "No output dependent on input pin \"Mdatain\[22\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[23\] " "No output dependent on input pin \"Mdatain\[23\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[24\] " "No output dependent on input pin \"Mdatain\[24\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[25\] " "No output dependent on input pin \"Mdatain\[25\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[26\] " "No output dependent on input pin \"Mdatain\[26\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[27\] " "No output dependent on input pin \"Mdatain\[27\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[28\] " "No output dependent on input pin \"Mdatain\[28\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[29\] " "No output dependent on input pin \"Mdatain\[29\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[30\] " "No output dependent on input pin \"Mdatain\[30\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[31\] " "No output dependent on input pin \"Mdatain\[31\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Mdatain[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zout " "No output dependent on input pin \"Zout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|Zout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[0\] " "No output dependent on input pin \"operation\[0\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|operation[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[1\] " "No output dependent on input pin \"operation\[1\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|operation[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[2\] " "No output dependent on input pin \"operation\[2\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|operation[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[3\] " "No output dependent on input pin \"operation\[3\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|operation[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[4\] " "No output dependent on input pin \"operation\[4\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721414545 "|bus|operation[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1675721414545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "94 " "Implemented 94 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675721414550 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675721414550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675721414550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675721414581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 06 17:10:14 2023 " "Processing ended: Mon Feb 06 17:10:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675721414581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675721414581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675721414581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675721414581 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677001774141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677001774141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 12:49:34 2023 " "Processing started: Tue Feb 21 12:49:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677001774141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677001774141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677001774142 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677001774568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_MDR " "Found entity 1: mux_MDR" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrightarithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrightarithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRightArithmetic " "Found entity 1: shiftRightArithmetic" {  } { { "shiftRightArithmetic.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftRightArithmetic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "shiftRight.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftRight.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftLeft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateright.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateright.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateRight " "Found entity 1: rotateRight" {  } { { "rotateRight.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rotateRight.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateleft.v 1 1 " "Found 1 design units, including 1 entities, in source file rotateleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateLeft " "Found entity 1: rotateLeft" {  } { { "rotateLeft.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rotateLeft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Negate " "Found entity 1: Negate" {  } { { "Negate.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Negate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_32_1.v(38) " "Verilog HDL warning at mux_32_1.v(38): extended using \"x\" or \"z\"" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677001774629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder_32_5.v(42) " "Verilog HDL warning at encoder_32_5.v(42): extended using \"x\" or \"z\"" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677001774631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_64_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_64_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_64_bit " "Found entity 1: reg_64_bit" {  } { { "reg_64_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/reg_64_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_32_bit " "Found entity 1: Not_32_bit" {  } { { "Not_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Not_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32_bit " "Found entity 1: Or_32_bit" {  } { { "Or_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32_bit " "Found entity 1: And_32_bit" {  } { { "And_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/And_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774647 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bus_tb.v(45) " "Verilog HDL information at bus_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677001774649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tb " "Found entity 1: bus_tb" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_bus_tb.v(53) " "Verilog HDL information at and_bus_tb.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677001774652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_bus_tb " "Found entity 1: and_bus_tb" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_32_bit " "Found entity 1: pc_32_bit" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677001774655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "controlIn bus.v(82) " "Verilog HDL Implicit Net warning at bus.v(82): created implicit net for \"controlIn\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemIn bus.v(84) " "Verilog HDL Implicit Net warning at bus.v(84): created implicit net for \"MemIn\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"clear\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R0in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R4in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R5in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R6in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R7in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R8in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in bus_tb.v(21) " "Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for \"R9in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R10in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R11in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R12in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R13in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774655 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R14in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"R15in\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"HIin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"LOin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin bus_tb.v(22) " "Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for \"Zhighin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin bus_tb.v(23) " "Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for \"OutPortin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin bus_tb.v(23) " "Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for \"Cin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zin bus_tb.v(23) " "Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for \"Zin\"" {  } { { "bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"clear\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R0in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R4in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R5in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R6in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R7in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R8in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in and_bus_tb.v(20) " "Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for \"R9in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R10in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R11in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774656 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R12in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R13in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R14in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"R15in\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"HIin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"LOin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighin and_bus_tb.v(21) " "Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for \"Zhighin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutPortin and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"OutPortin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin and_bus_tb.v(22) " "Verilog HDL Implicit Net warning at and_bus_tb.v(22): created implicit net for \"Cin\"" {  } { { "and_bus_tb.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001774657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus " "Elaborating entity \"bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677001774692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_MDR mux_MDR:MDRmux " "Elaborating entity \"mux_MDR\" for hierarchy \"mux_MDR:MDRmux\"" {  } { { "bus.v" "MDRmux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774700 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_MDR.v(10) " "Verilog HDL Always Construct warning at mux_MDR.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677001774701 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_MDR.v(10) " "Inferred latch for \"out\[0\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774701 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_MDR.v(10) " "Inferred latch for \"out\[1\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774701 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_MDR.v(10) " "Inferred latch for \"out\[2\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774701 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_MDR.v(10) " "Inferred latch for \"out\[3\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774701 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_MDR.v(10) " "Inferred latch for \"out\[4\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774701 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_MDR.v(10) " "Inferred latch for \"out\[5\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_MDR.v(10) " "Inferred latch for \"out\[6\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_MDR.v(10) " "Inferred latch for \"out\[7\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_MDR.v(10) " "Inferred latch for \"out\[8\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_MDR.v(10) " "Inferred latch for \"out\[9\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_MDR.v(10) " "Inferred latch for \"out\[10\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_MDR.v(10) " "Inferred latch for \"out\[11\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_MDR.v(10) " "Inferred latch for \"out\[12\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_MDR.v(10) " "Inferred latch for \"out\[13\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_MDR.v(10) " "Inferred latch for \"out\[14\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_MDR.v(10) " "Inferred latch for \"out\[15\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_MDR.v(10) " "Inferred latch for \"out\[16\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_MDR.v(10) " "Inferred latch for \"out\[17\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_MDR.v(10) " "Inferred latch for \"out\[18\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_MDR.v(10) " "Inferred latch for \"out\[19\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_MDR.v(10) " "Inferred latch for \"out\[20\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_MDR.v(10) " "Inferred latch for \"out\[21\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_MDR.v(10) " "Inferred latch for \"out\[22\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_MDR.v(10) " "Inferred latch for \"out\[23\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_MDR.v(10) " "Inferred latch for \"out\[24\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_MDR.v(10) " "Inferred latch for \"out\[25\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_MDR.v(10) " "Inferred latch for \"out\[26\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_MDR.v(10) " "Inferred latch for \"out\[27\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_MDR.v(10) " "Inferred latch for \"out\[28\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_MDR.v(10) " "Inferred latch for \"out\[29\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_MDR.v(10) " "Inferred latch for \"out\[30\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_MDR.v(10) " "Inferred latch for \"out\[31\]\" at mux_MDR.v(10)" {  } { { "mux_MDR.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774702 "|bus|mux_MDR:MDRmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 mux_32_1:mux " "Elaborating entity \"mux_32_1\" for hierarchy \"mux_32_1:mux\"" {  } { { "bus.v" "mux" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:encoder " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774706 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(17) " "Verilog HDL Case Statement warning at encoder_32_5.v(17): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 17 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1677001774707 "|bus|encoder_32_5:encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(17) " "Verilog HDL Case Statement information at encoder_32_5.v(17): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1677001774707 "|bus|encoder_32_5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register0 " "Elaborating entity \"register\" for hierarchy \"register:register0\"" {  } { { "bus.v" "register0" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774708 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear register.v(13) " "Verilog HDL Always Construct warning at register.v(13): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable register.v(16) " "Verilog HDL Always Construct warning at register.v(16): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d register.v(17) " "Verilog HDL Always Construct warning at register.v(17): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q register.v(11) " "Verilog HDL Always Construct warning at register.v(11): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] register.v(16) " "Inferred latch for \"q\[0\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] register.v(16) " "Inferred latch for \"q\[1\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] register.v(16) " "Inferred latch for \"q\[2\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] register.v(16) " "Inferred latch for \"q\[3\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] register.v(16) " "Inferred latch for \"q\[4\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] register.v(16) " "Inferred latch for \"q\[5\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] register.v(16) " "Inferred latch for \"q\[6\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] register.v(16) " "Inferred latch for \"q\[7\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] register.v(16) " "Inferred latch for \"q\[8\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] register.v(16) " "Inferred latch for \"q\[9\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] register.v(16) " "Inferred latch for \"q\[10\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] register.v(16) " "Inferred latch for \"q\[11\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774709 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] register.v(16) " "Inferred latch for \"q\[12\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] register.v(16) " "Inferred latch for \"q\[13\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] register.v(16) " "Inferred latch for \"q\[14\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] register.v(16) " "Inferred latch for \"q\[15\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] register.v(16) " "Inferred latch for \"q\[16\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] register.v(16) " "Inferred latch for \"q\[17\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] register.v(16) " "Inferred latch for \"q\[18\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] register.v(16) " "Inferred latch for \"q\[19\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] register.v(16) " "Inferred latch for \"q\[20\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] register.v(16) " "Inferred latch for \"q\[21\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] register.v(16) " "Inferred latch for \"q\[22\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] register.v(16) " "Inferred latch for \"q\[23\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] register.v(16) " "Inferred latch for \"q\[24\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] register.v(16) " "Inferred latch for \"q\[25\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] register.v(16) " "Inferred latch for \"q\[26\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] register.v(16) " "Inferred latch for \"q\[27\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] register.v(16) " "Inferred latch for \"q\[28\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] register.v(16) " "Inferred latch for \"q\[29\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] register.v(16) " "Inferred latch for \"q\[30\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] register.v(16) " "Inferred latch for \"q\[31\]\" at register.v(16)" {  } { { "register.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774710 "|bus|register:register0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_32_bit pc_32_bit:registerPC " "Elaborating entity \"pc_32_bit\" for hierarchy \"pc_32_bit:registerPC\"" {  } { { "bus.v" "registerPC" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774722 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear pc_32_bit.v(14) " "Verilog HDL Always Construct warning at pc_32_bit.v(14): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677001774724 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable pc_32_bit.v(17) " "Verilog HDL Always Construct warning at pc_32_bit.v(17): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677001774724 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IncPC pc_32_bit.v(17) " "Verilog HDL Always Construct warning at pc_32_bit.v(17): variable \"IncPC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677001774724 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q pc_32_bit.v(18) " "Verilog HDL Always Construct warning at pc_32_bit.v(18): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677001774724 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable pc_32_bit.v(20) " "Verilog HDL Always Construct warning at pc_32_bit.v(20): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677001774724 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d pc_32_bit.v(21) " "Verilog HDL Always Construct warning at pc_32_bit.v(21): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677001774724 "|bus|pc_32_bit:registerPC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q pc_32_bit.v(12) " "Verilog HDL Always Construct warning at pc_32_bit.v(12): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677001774724 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] pc_32_bit.v(17) " "Inferred latch for \"q\[0\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774724 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] pc_32_bit.v(17) " "Inferred latch for \"q\[1\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774724 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] pc_32_bit.v(17) " "Inferred latch for \"q\[2\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] pc_32_bit.v(17) " "Inferred latch for \"q\[3\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] pc_32_bit.v(17) " "Inferred latch for \"q\[4\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] pc_32_bit.v(17) " "Inferred latch for \"q\[5\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] pc_32_bit.v(17) " "Inferred latch for \"q\[6\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] pc_32_bit.v(17) " "Inferred latch for \"q\[7\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] pc_32_bit.v(17) " "Inferred latch for \"q\[8\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] pc_32_bit.v(17) " "Inferred latch for \"q\[9\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] pc_32_bit.v(17) " "Inferred latch for \"q\[10\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] pc_32_bit.v(17) " "Inferred latch for \"q\[11\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] pc_32_bit.v(17) " "Inferred latch for \"q\[12\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] pc_32_bit.v(17) " "Inferred latch for \"q\[13\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] pc_32_bit.v(17) " "Inferred latch for \"q\[14\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] pc_32_bit.v(17) " "Inferred latch for \"q\[15\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] pc_32_bit.v(17) " "Inferred latch for \"q\[16\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] pc_32_bit.v(17) " "Inferred latch for \"q\[17\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] pc_32_bit.v(17) " "Inferred latch for \"q\[18\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] pc_32_bit.v(17) " "Inferred latch for \"q\[19\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] pc_32_bit.v(17) " "Inferred latch for \"q\[20\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774725 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] pc_32_bit.v(17) " "Inferred latch for \"q\[21\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] pc_32_bit.v(17) " "Inferred latch for \"q\[22\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] pc_32_bit.v(17) " "Inferred latch for \"q\[23\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] pc_32_bit.v(17) " "Inferred latch for \"q\[24\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] pc_32_bit.v(17) " "Inferred latch for \"q\[25\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] pc_32_bit.v(17) " "Inferred latch for \"q\[26\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] pc_32_bit.v(17) " "Inferred latch for \"q\[27\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] pc_32_bit.v(17) " "Inferred latch for \"q\[28\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] pc_32_bit.v(17) " "Inferred latch for \"q\[29\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] pc_32_bit.v(17) " "Inferred latch for \"q\[30\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] pc_32_bit.v(17) " "Inferred latch for \"q\[31\]\" at pc_32_bit.v(17)" {  } { { "pc_32_bit.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677001774726 "|bus|pc_32_bit:registerPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:this_alu " "Elaborating entity \"alu\" for hierarchy \"alu:this_alu\"" {  } { { "bus.v" "this_alu" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:this_alu\|adder:adds " "Elaborating entity \"adder\" for hierarchy \"alu:this_alu\|adder:adds\"" {  } { { "alu.v" "adds" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_32_bit alu:this_alu\|And_32_bit:ands " "Elaborating entity \"And_32_bit\" for hierarchy \"alu:this_alu\|And_32_bit:ands\"" {  } { { "alu.v" "ands" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_32_bit alu:this_alu\|Or_32_bit:ors " "Elaborating entity \"Or_32_bit\" for hierarchy \"alu:this_alu\|Or_32_bit:ors\"" {  } { { "alu.v" "ors" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight alu:this_alu\|shiftRight:shr " "Elaborating entity \"shiftRight\" for hierarchy \"alu:this_alu\|shiftRight:shr\"" {  } { { "alu.v" "shr" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft alu:this_alu\|shiftLeft:shl " "Elaborating entity \"shiftLeft\" for hierarchy \"alu:this_alu\|shiftLeft:shl\"" {  } { { "alu.v" "shl" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRightArithmetic alu:this_alu\|shiftRightArithmetic:shra " "Elaborating entity \"shiftRightArithmetic\" for hierarchy \"alu:this_alu\|shiftRightArithmetic:shra\"" {  } { { "alu.v" "shra" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateRight alu:this_alu\|rotateRight:ror " "Elaborating entity \"rotateRight\" for hierarchy \"alu:this_alu\|rotateRight:ror\"" {  } { { "alu.v" "ror" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateLeft alu:this_alu\|rotateLeft:rol " "Elaborating entity \"rotateLeft\" for hierarchy \"alu:this_alu\|rotateLeft:rol\"" {  } { { "alu.v" "rol" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier alu:this_alu\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"alu:this_alu\|multiplier:mul\"" {  } { { "alu.v" "mul" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001774748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider alu:this_alu\|divider:div " "Elaborating entity \"divider\" for hierarchy \"alu:this_alu\|divider:div\"" {  } { { "alu.v" "div" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001775197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negate alu:this_alu\|Negate:neg " "Elaborating entity \"Negate\" for hierarchy \"alu:this_alu\|Negate:neg\"" {  } { { "alu.v" "neg" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001775202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_32_bit alu:this_alu\|Not_32_bit:nots " "Elaborating entity \"Not_32_bit\" for hierarchy \"alu:this_alu\|Not_32_bit:nots\"" {  } { { "alu.v" "nots" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677001775204 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1677001775621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg " "Generated suppressed messages file C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677001775697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677001775795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775795 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "92 " "Design contains 92 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0in " "No output dependent on input pin \"R0in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R0in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1in " "No output dependent on input pin \"R1in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R1in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2in " "No output dependent on input pin \"R2in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3in " "No output dependent on input pin \"R3in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R3in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4in " "No output dependent on input pin \"R4in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R4in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5in " "No output dependent on input pin \"R5in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R5in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6in " "No output dependent on input pin \"R6in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7in " "No output dependent on input pin \"R7in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R7in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8in " "No output dependent on input pin \"R8in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R8in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9in " "No output dependent on input pin \"R9in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R9in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10in " "No output dependent on input pin \"R10in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R10in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11in " "No output dependent on input pin \"R11in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R11in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12in " "No output dependent on input pin \"R12in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R12in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13in " "No output dependent on input pin \"R13in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14in " "No output dependent on input pin \"R14in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15in " "No output dependent on input pin \"R15in\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zhighin " "No output dependent on input pin \"Zhighin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Zhighin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zlowin " "No output dependent on input pin \"Zlowin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Zlowin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutPortin " "No output dependent on input pin \"OutPortin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|OutPortin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Cin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yin " "No output dependent on input pin \"Yin\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Yin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0out " "No output dependent on input pin \"R0out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R0out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1out " "No output dependent on input pin \"R1out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R1out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2out " "No output dependent on input pin \"R2out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3out " "No output dependent on input pin \"R3out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R3out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4out " "No output dependent on input pin \"R4out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R4out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5out " "No output dependent on input pin \"R5out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R5out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6out " "No output dependent on input pin \"R6out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R6out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7out " "No output dependent on input pin \"R7out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R7out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8out " "No output dependent on input pin \"R8out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R8out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9out " "No output dependent on input pin \"R9out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R9out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10out " "No output dependent on input pin \"R10out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R10out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11out " "No output dependent on input pin \"R11out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R11out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12out " "No output dependent on input pin \"R12out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R12out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13out " "No output dependent on input pin \"R13out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R13out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14out " "No output dependent on input pin \"R14out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R14out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15out " "No output dependent on input pin \"R15out\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|R15out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIout " "No output dependent on input pin \"HIout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|HIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOout " "No output dependent on input pin \"LOout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|LOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZHIout " "No output dependent on input pin \"ZHIout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|ZHIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZLOout " "No output dependent on input pin \"ZLOout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|ZLOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRout " "No output dependent on input pin \"MDRout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|MDRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inportout " "No output dependent on input pin \"Inportout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Inportout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cout " "No output dependent on input pin \"Cout\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Cout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|IncPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read " "No output dependent on input pin \"read\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[0\] " "No output dependent on input pin \"Mdatain\[0\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[1\] " "No output dependent on input pin \"Mdatain\[1\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[2\] " "No output dependent on input pin \"Mdatain\[2\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[3\] " "No output dependent on input pin \"Mdatain\[3\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[4\] " "No output dependent on input pin \"Mdatain\[4\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[5\] " "No output dependent on input pin \"Mdatain\[5\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[6\] " "No output dependent on input pin \"Mdatain\[6\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[7\] " "No output dependent on input pin \"Mdatain\[7\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[8\] " "No output dependent on input pin \"Mdatain\[8\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[9\] " "No output dependent on input pin \"Mdatain\[9\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[10\] " "No output dependent on input pin \"Mdatain\[10\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[11\] " "No output dependent on input pin \"Mdatain\[11\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[12\] " "No output dependent on input pin \"Mdatain\[12\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[13\] " "No output dependent on input pin \"Mdatain\[13\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[14\] " "No output dependent on input pin \"Mdatain\[14\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[15\] " "No output dependent on input pin \"Mdatain\[15\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[16\] " "No output dependent on input pin \"Mdatain\[16\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[17\] " "No output dependent on input pin \"Mdatain\[17\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[18\] " "No output dependent on input pin \"Mdatain\[18\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[19\] " "No output dependent on input pin \"Mdatain\[19\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[20\] " "No output dependent on input pin \"Mdatain\[20\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[21\] " "No output dependent on input pin \"Mdatain\[21\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[22\] " "No output dependent on input pin \"Mdatain\[22\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[23\] " "No output dependent on input pin \"Mdatain\[23\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[24\] " "No output dependent on input pin \"Mdatain\[24\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[25\] " "No output dependent on input pin \"Mdatain\[25\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[26\] " "No output dependent on input pin \"Mdatain\[26\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[27\] " "No output dependent on input pin \"Mdatain\[27\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[28\] " "No output dependent on input pin \"Mdatain\[28\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[29\] " "No output dependent on input pin \"Mdatain\[29\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[30\] " "No output dependent on input pin \"Mdatain\[30\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[31\] " "No output dependent on input pin \"Mdatain\[31\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|Mdatain[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[0\] " "No output dependent on input pin \"operation\[0\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|operation[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[1\] " "No output dependent on input pin \"operation\[1\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|operation[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[2\] " "No output dependent on input pin \"operation\[2\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|operation[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[3\] " "No output dependent on input pin \"operation\[3\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|operation[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[4\] " "No output dependent on input pin \"operation\[4\]\"" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677001775845 "|bus|operation[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677001775845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "92 " "Implemented 92 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677001775850 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677001775850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677001775850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677001775887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 12:49:35 2023 " "Processing ended: Tue Feb 21 12:49:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677001775887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677001775887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677001775887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677001775887 ""}
>>>>>>> Stashed changes
