Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep  2 20:20:11 2024
| Host         : DESKTOP-8E8QMSR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency             1           
TIMING-16  Warning   Large setup violation                        1000        
TIMING-18  Warning   Missing input or output delay                48          
TIMING-20  Warning   Non-clocked latch                            78          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           
LATCH-1    Advisory  Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (238)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (9)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (238)
--------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[4]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: waveform_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: waveform_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.272   -31170.428                  25453                34163        0.051        0.000                      0                34163        4.500        0.000                       0                 17049  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -19.272   -31170.428                  25453                34163        0.051        0.000                      0                34163        4.500        0.000                       0                 17049  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        25453  Failing Endpoints,  Worst Slack      -19.272ns,  Total Violation   -31170.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.272ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.226ns  (logic 14.180ns (48.518%)  route 15.047ns (51.482%))
  Logic Levels:           45  (CARRY4=31 LUT1=1 LUT3=3 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.624     5.227    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  signal_generator/combined_signal_reg[1]/Q
                         net (fo=4, routed)           0.564     6.246    signal_generator/combined_signal[1]
    SLICE_X31Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.370 r  signal_generator/combined_signal_unsigned[0]_i_7/O
                         net (fo=1, routed)           0.000     6.370    signal_generator/combined_signal_unsigned[0]_i_7_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.902 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.902    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  signal_generator/combined_signal_unsigned_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    signal_generator/combined_signal_unsigned_reg[7]_i_10_n_1
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.139    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.473 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=4, routed)           0.609     8.082    signal_generator/L3[14]
    SLICE_X29Y75         LUT6 (Prop_lut6_I4_O)        0.303     8.385 r  signal_generator/L0__5_carry_i_1_comp_2/O
                         net (fo=5, routed)           0.756     9.141    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.736 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    signal_generator/L0__5_carry_n_1
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.965 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.653    10.618    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.310    10.928 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    10.928    signal_generator/i__carry__0_i_85_n_1
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.944    12.404    signal_generator/i__carry__0_i_72_n_1
    SLICE_X28Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.528 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.528    signal_generator/i__carry__0_i_81_n_1
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.078 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.078    signal_generator/i__carry__0_i_63_n_1
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.082    14.274    signal_generator/i__carry__0_i_62_n_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.398 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.398    signal_generator/i__carry__0_i_71_n_1
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.948 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.948    signal_generator/i__carry__0_i_53_n_1
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.062 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.906    15.968    signal_generator/i__carry__0_i_52_n_1
    SLICE_X30Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.563 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.563    signal_generator/i__carry__0_i_35_n_1
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           1.048    17.728    signal_generator/i__carry__0_i_34_n_1
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.852 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.852    signal_generator/i__carry__0_i_43_n_1
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.402 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.402    signal_generator/i__carry__0_i_11_n_1
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.516 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.975    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.148 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.148    signal_generator/i__carry__0_i_9_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.265 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.935    21.200    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.324 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.324    signal_generator/i__carry__0_i_47_n_1
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.874 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.874    signal_generator/i__carry__0_i_16_n_1
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.906    22.895    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.019 r  signal_generator/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000    23.019    signal_generator/i__carry__0_i_24_n_1
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.569 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.136    24.705    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.829 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.829    signal_generator/i__carry_i_14_n_1
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.379 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.379    signal_generator/i__carry_i_6__0_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.493 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.920    26.413    signal_generator/i__carry__0_i_8_n_1
    SLICE_X34Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.008 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.008    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.125 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.758    27.884    signal_generator/i__carry_i_5__0_n_1
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124    28.008 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.008    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.558 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.558    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    29.603    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.124    29.727 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.727    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.277    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          1.147    31.539    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.124    31.663 r  signal_generator/L0__343_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.663    signal_generator/L0__343_carry__0_i_2_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    32.233 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.470    32.703    signal_generator/L0__343_carry__0_n_2
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.529 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.529    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.852 r  signal_generator/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.295    34.147    signal_generator/plusOp_inferred__0/i__carry__0_n_7
    SLICE_X35Y73         LUT6 (Prop_lut6_I4_O)        0.306    34.453 r  signal_generator/combined_signal_unsigned[5]_i_1/O
                         net (fo=1, routed)           0.000    34.453    signal_generator/combined_signal_unsigned__0[5]
    SLICE_X35Y73         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.504    14.927    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X35Y73         FDRE (Setup_fdre_C_D)        0.031    15.181    signal_generator/combined_signal_unsigned_reg[5]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -34.453    
  -------------------------------------------------------------------
                         slack                                -19.272    

Slack (VIOLATED) :        -19.263ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.218ns  (logic 14.173ns (48.507%)  route 15.045ns (51.493%))
  Logic Levels:           45  (CARRY4=31 LUT1=1 LUT3=3 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.624     5.227    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  signal_generator/combined_signal_reg[1]/Q
                         net (fo=4, routed)           0.564     6.246    signal_generator/combined_signal[1]
    SLICE_X31Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.370 r  signal_generator/combined_signal_unsigned[0]_i_7/O
                         net (fo=1, routed)           0.000     6.370    signal_generator/combined_signal_unsigned[0]_i_7_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.902 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.902    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  signal_generator/combined_signal_unsigned_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    signal_generator/combined_signal_unsigned_reg[7]_i_10_n_1
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.139    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.473 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=4, routed)           0.609     8.082    signal_generator/L3[14]
    SLICE_X29Y75         LUT6 (Prop_lut6_I4_O)        0.303     8.385 r  signal_generator/L0__5_carry_i_1_comp_2/O
                         net (fo=5, routed)           0.756     9.141    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.736 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    signal_generator/L0__5_carry_n_1
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.965 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.653    10.618    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.310    10.928 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    10.928    signal_generator/i__carry__0_i_85_n_1
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.944    12.404    signal_generator/i__carry__0_i_72_n_1
    SLICE_X28Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.528 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.528    signal_generator/i__carry__0_i_81_n_1
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.078 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.078    signal_generator/i__carry__0_i_63_n_1
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.082    14.274    signal_generator/i__carry__0_i_62_n_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.398 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.398    signal_generator/i__carry__0_i_71_n_1
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.948 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.948    signal_generator/i__carry__0_i_53_n_1
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.062 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.906    15.968    signal_generator/i__carry__0_i_52_n_1
    SLICE_X30Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.563 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.563    signal_generator/i__carry__0_i_35_n_1
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           1.048    17.728    signal_generator/i__carry__0_i_34_n_1
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.852 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.852    signal_generator/i__carry__0_i_43_n_1
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.402 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.402    signal_generator/i__carry__0_i_11_n_1
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.516 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.975    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.148 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.148    signal_generator/i__carry__0_i_9_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.265 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.935    21.200    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.324 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.324    signal_generator/i__carry__0_i_47_n_1
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.874 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.874    signal_generator/i__carry__0_i_16_n_1
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.906    22.895    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.019 r  signal_generator/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000    23.019    signal_generator/i__carry__0_i_24_n_1
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.569 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.136    24.705    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.829 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.829    signal_generator/i__carry_i_14_n_1
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.379 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.379    signal_generator/i__carry_i_6__0_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.493 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.920    26.413    signal_generator/i__carry__0_i_8_n_1
    SLICE_X34Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.008 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.008    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.125 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.758    27.884    signal_generator/i__carry_i_5__0_n_1
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124    28.008 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.008    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.558 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.558    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    29.603    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.124    29.727 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.727    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.277    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          1.147    31.539    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.124    31.663 r  signal_generator/L0__343_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.663    signal_generator/L0__343_carry__0_i_2_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    32.233 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.470    32.703    signal_generator/L0__343_carry__0_n_2
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.529 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.529    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.844 r  signal_generator/plusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.294    34.138    signal_generator/plusOp_inferred__0/i__carry__0_n_5
    SLICE_X35Y72         LUT6 (Prop_lut6_I2_O)        0.307    34.445 r  signal_generator/combined_signal_unsigned[7]_i_2/O
                         net (fo=1, routed)           0.000    34.445    signal_generator/combined_signal_unsigned__0[7]
    SLICE_X35Y72         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.505    14.928    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)        0.031    15.182    signal_generator/combined_signal_unsigned_reg[7]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -34.445    
  -------------------------------------------------------------------
                         slack                                -19.263    

Slack (VIOLATED) :        -19.183ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.138ns  (logic 14.091ns (48.360%)  route 15.047ns (51.640%))
  Logic Levels:           45  (CARRY4=31 LUT1=1 LUT3=3 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.624     5.227    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  signal_generator/combined_signal_reg[1]/Q
                         net (fo=4, routed)           0.564     6.246    signal_generator/combined_signal[1]
    SLICE_X31Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.370 r  signal_generator/combined_signal_unsigned[0]_i_7/O
                         net (fo=1, routed)           0.000     6.370    signal_generator/combined_signal_unsigned[0]_i_7_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.902 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.902    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  signal_generator/combined_signal_unsigned_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    signal_generator/combined_signal_unsigned_reg[7]_i_10_n_1
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.139    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.473 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=4, routed)           0.609     8.082    signal_generator/L3[14]
    SLICE_X29Y75         LUT6 (Prop_lut6_I4_O)        0.303     8.385 r  signal_generator/L0__5_carry_i_1_comp_2/O
                         net (fo=5, routed)           0.756     9.141    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.736 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    signal_generator/L0__5_carry_n_1
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.965 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.653    10.618    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.310    10.928 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    10.928    signal_generator/i__carry__0_i_85_n_1
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.944    12.404    signal_generator/i__carry__0_i_72_n_1
    SLICE_X28Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.528 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.528    signal_generator/i__carry__0_i_81_n_1
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.078 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.078    signal_generator/i__carry__0_i_63_n_1
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.082    14.274    signal_generator/i__carry__0_i_62_n_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.398 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.398    signal_generator/i__carry__0_i_71_n_1
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.948 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.948    signal_generator/i__carry__0_i_53_n_1
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.062 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.906    15.968    signal_generator/i__carry__0_i_52_n_1
    SLICE_X30Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.563 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.563    signal_generator/i__carry__0_i_35_n_1
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           1.048    17.728    signal_generator/i__carry__0_i_34_n_1
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.852 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.852    signal_generator/i__carry__0_i_43_n_1
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.402 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.402    signal_generator/i__carry__0_i_11_n_1
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.516 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.975    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.148 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.148    signal_generator/i__carry__0_i_9_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.265 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.935    21.200    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.324 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.324    signal_generator/i__carry__0_i_47_n_1
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.874 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.874    signal_generator/i__carry__0_i_16_n_1
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.906    22.895    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.019 r  signal_generator/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000    23.019    signal_generator/i__carry__0_i_24_n_1
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.569 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.136    24.705    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.829 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.829    signal_generator/i__carry_i_14_n_1
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.379 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.379    signal_generator/i__carry_i_6__0_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.493 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.920    26.413    signal_generator/i__carry__0_i_8_n_1
    SLICE_X34Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.008 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.008    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.125 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.758    27.884    signal_generator/i__carry_i_5__0_n_1
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124    28.008 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.008    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.558 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.558    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    29.603    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.124    29.727 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.727    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.277    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          1.147    31.539    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.124    31.663 r  signal_generator/L0__343_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.663    signal_generator/L0__343_carry__0_i_2_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    32.233 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.470    32.703    signal_generator/L0__343_carry__0_n_2
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.529 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.529    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.768 r  signal_generator/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.296    34.064    signal_generator/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X35Y73         LUT6 (Prop_lut6_I4_O)        0.301    34.365 r  signal_generator/combined_signal_unsigned[6]_i_1/O
                         net (fo=1, routed)           0.000    34.365    signal_generator/combined_signal_unsigned__0[6]
    SLICE_X35Y73         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.504    14.927    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X35Y73         FDRE (Setup_fdre_C_D)        0.031    15.181    signal_generator/combined_signal_unsigned_reg[6]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -34.365    
  -------------------------------------------------------------------
                         slack                                -19.183    

Slack (VIOLATED) :        -19.166ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.118ns  (logic 14.113ns (48.468%)  route 15.005ns (51.532%))
  Logic Levels:           45  (CARRY4=31 LUT1=1 LUT3=3 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.628     5.231    signal_generator/CLK_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456     5.687 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.168     5.855    signal_generator/combined_signal[0]
    SLICE_X29Y71         LUT1 (Prop_lut1_I0_O)        0.124     5.979 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.339     6.317    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.897 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  signal_generator/combined_signal_unsigned_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.011    signal_generator/combined_signal_unsigned_reg[7]_i_10_n_1
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.134    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.468 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=4, routed)           0.609     8.077    signal_generator/L3[14]
    SLICE_X29Y75         LUT6 (Prop_lut6_I4_O)        0.303     8.380 r  signal_generator/L0__5_carry_i_1_comp_2/O
                         net (fo=5, routed)           0.756     9.136    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.731 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.731    signal_generator/L0__5_carry_n_1
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.960 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.653    10.613    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.310    10.923 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    10.923    signal_generator/i__carry__0_i_85_n_1
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.455 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.944    12.399    signal_generator/i__carry__0_i_72_n_1
    SLICE_X28Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.523 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.523    signal_generator/i__carry__0_i_81_n_1
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.073    signal_generator/i__carry__0_i_63_n_1
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.082    14.270    signal_generator/i__carry__0_i_62_n_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.394 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.394    signal_generator/i__carry__0_i_71_n_1
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.944 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.944    signal_generator/i__carry__0_i_53_n_1
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.058 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.906    15.964    signal_generator/i__carry__0_i_52_n_1
    SLICE_X30Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.559 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.559    signal_generator/i__carry__0_i_35_n_1
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.676 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           1.048    17.723    signal_generator/i__carry__0_i_34_n_1
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.847 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.847    signal_generator/i__carry__0_i_43_n_1
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.397 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.397    signal_generator/i__carry__0_i_11_n_1
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.511 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.975    19.487    signal_generator/i__carry__0_i_10_n_1
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.611 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.611    signal_generator/i__carry__0_i_33_n_1
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.144 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.144    signal_generator/i__carry__0_i_9_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.261 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.935    21.196    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.320 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.320    signal_generator/i__carry__0_i_47_n_1
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.870 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.870    signal_generator/i__carry__0_i_16_n_1
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.906    22.890    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.014 r  signal_generator/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000    23.014    signal_generator/i__carry__0_i_24_n_1
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.564 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.136    24.700    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.824 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.824    signal_generator/i__carry_i_14_n_1
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.374 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.374    signal_generator/i__carry_i_6__0_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.488 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.920    26.409    signal_generator/i__carry__0_i_8_n_1
    SLICE_X34Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.004 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.004    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.121 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.758    27.879    signal_generator/i__carry_i_5__0_n_1
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124    28.003 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.003    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.553 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.553    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.667 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    29.599    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.124    29.723 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.723    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.273 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.273    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.387 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          1.147    31.534    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.124    31.658 r  signal_generator/L0__343_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.658    signal_generator/L0__343_carry__0_i_2_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    32.228 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.470    32.698    signal_generator/L0__343_carry__0_n_2
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.524 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.524    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.743 r  signal_generator/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.310    34.054    signal_generator/plusOp_inferred__0/i__carry__0_n_8
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.295    34.349 r  signal_generator/combined_signal_unsigned[4]_i_1/O
                         net (fo=1, routed)           0.000    34.349    signal_generator/combined_signal_unsigned__0[4]
    SLICE_X32Y73         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.505    14.928    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X32Y73         FDRE (Setup_fdre_C_D)        0.031    15.182    signal_generator/combined_signal_unsigned_reg[4]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -34.349    
  -------------------------------------------------------------------
                         slack                                -19.166    

Slack (VIOLATED) :        -19.036ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.991ns  (logic 13.953ns (48.128%)  route 15.038ns (51.872%))
  Logic Levels:           44  (CARRY4=30 LUT1=1 LUT3=3 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.624     5.227    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  signal_generator/combined_signal_reg[1]/Q
                         net (fo=4, routed)           0.564     6.246    signal_generator/combined_signal[1]
    SLICE_X31Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.370 r  signal_generator/combined_signal_unsigned[0]_i_7/O
                         net (fo=1, routed)           0.000     6.370    signal_generator/combined_signal_unsigned[0]_i_7_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.902 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.902    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  signal_generator/combined_signal_unsigned_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    signal_generator/combined_signal_unsigned_reg[7]_i_10_n_1
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.139    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.473 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=4, routed)           0.609     8.082    signal_generator/L3[14]
    SLICE_X29Y75         LUT6 (Prop_lut6_I4_O)        0.303     8.385 r  signal_generator/L0__5_carry_i_1_comp_2/O
                         net (fo=5, routed)           0.756     9.141    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.736 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    signal_generator/L0__5_carry_n_1
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.965 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.653    10.618    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.310    10.928 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    10.928    signal_generator/i__carry__0_i_85_n_1
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.944    12.404    signal_generator/i__carry__0_i_72_n_1
    SLICE_X28Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.528 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.528    signal_generator/i__carry__0_i_81_n_1
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.078 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.078    signal_generator/i__carry__0_i_63_n_1
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.082    14.274    signal_generator/i__carry__0_i_62_n_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.398 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.398    signal_generator/i__carry__0_i_71_n_1
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.948 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.948    signal_generator/i__carry__0_i_53_n_1
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.062 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.906    15.968    signal_generator/i__carry__0_i_52_n_1
    SLICE_X30Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.563 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.563    signal_generator/i__carry__0_i_35_n_1
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           1.048    17.728    signal_generator/i__carry__0_i_34_n_1
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.852 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.852    signal_generator/i__carry__0_i_43_n_1
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.402 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.402    signal_generator/i__carry__0_i_11_n_1
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.516 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.975    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.148 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.148    signal_generator/i__carry__0_i_9_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.265 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.935    21.200    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.324 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.324    signal_generator/i__carry__0_i_47_n_1
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.874 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.874    signal_generator/i__carry__0_i_16_n_1
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.906    22.895    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.019 r  signal_generator/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000    23.019    signal_generator/i__carry__0_i_24_n_1
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.569 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.136    24.705    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.829 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.829    signal_generator/i__carry_i_14_n_1
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.379 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.379    signal_generator/i__carry_i_6__0_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.493 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.920    26.413    signal_generator/i__carry__0_i_8_n_1
    SLICE_X34Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.008 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.008    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.125 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.758    27.884    signal_generator/i__carry_i_5__0_n_1
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124    28.008 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.008    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.558 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.558    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    29.603    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.124    29.727 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.727    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.277    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          1.147    31.539    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.124    31.663 r  signal_generator/L0__343_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.663    signal_generator/L0__343_carry__0_i_2_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    32.233 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.470    32.703    signal_generator/L0__343_carry__0_n_2
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.921    33.624 r  signal_generator/plusOp_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.287    33.911    signal_generator/plusOp_inferred__0/i__carry_n_5
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.307    34.218 r  signal_generator/combined_signal_unsigned[3]_i_1/O
                         net (fo=1, routed)           0.000    34.218    signal_generator/combined_signal_unsigned__0[3]
    SLICE_X37Y72         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.505    14.928    signal_generator/CLK_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.031    15.182    signal_generator/combined_signal_unsigned_reg[3]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -34.218    
  -------------------------------------------------------------------
                         slack                                -19.036    

Slack (VIOLATED) :        -18.965ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.921ns  (logic 13.883ns (48.003%)  route 15.038ns (51.997%))
  Logic Levels:           44  (CARRY4=30 LUT1=1 LUT3=3 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.624     5.227    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  signal_generator/combined_signal_reg[1]/Q
                         net (fo=4, routed)           0.564     6.246    signal_generator/combined_signal[1]
    SLICE_X31Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.370 r  signal_generator/combined_signal_unsigned[0]_i_7/O
                         net (fo=1, routed)           0.000     6.370    signal_generator/combined_signal_unsigned[0]_i_7_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.902 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.902    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  signal_generator/combined_signal_unsigned_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    signal_generator/combined_signal_unsigned_reg[7]_i_10_n_1
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.139    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.473 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=4, routed)           0.609     8.082    signal_generator/L3[14]
    SLICE_X29Y75         LUT6 (Prop_lut6_I4_O)        0.303     8.385 r  signal_generator/L0__5_carry_i_1_comp_2/O
                         net (fo=5, routed)           0.756     9.141    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.736 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    signal_generator/L0__5_carry_n_1
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.965 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.653    10.618    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.310    10.928 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    10.928    signal_generator/i__carry__0_i_85_n_1
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.944    12.404    signal_generator/i__carry__0_i_72_n_1
    SLICE_X28Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.528 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.528    signal_generator/i__carry__0_i_81_n_1
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.078 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.078    signal_generator/i__carry__0_i_63_n_1
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.082    14.274    signal_generator/i__carry__0_i_62_n_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.398 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.398    signal_generator/i__carry__0_i_71_n_1
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.948 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.948    signal_generator/i__carry__0_i_53_n_1
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.062 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.906    15.968    signal_generator/i__carry__0_i_52_n_1
    SLICE_X30Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.563 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.563    signal_generator/i__carry__0_i_35_n_1
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           1.048    17.728    signal_generator/i__carry__0_i_34_n_1
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.852 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.852    signal_generator/i__carry__0_i_43_n_1
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.402 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.402    signal_generator/i__carry__0_i_11_n_1
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.516 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.975    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.148 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.148    signal_generator/i__carry__0_i_9_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.265 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.935    21.200    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.324 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.324    signal_generator/i__carry__0_i_47_n_1
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.874 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.874    signal_generator/i__carry__0_i_16_n_1
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.906    22.895    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.019 r  signal_generator/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000    23.019    signal_generator/i__carry__0_i_24_n_1
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.569 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.136    24.705    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.829 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.829    signal_generator/i__carry_i_14_n_1
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.379 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.379    signal_generator/i__carry_i_6__0_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.493 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.920    26.413    signal_generator/i__carry__0_i_8_n_1
    SLICE_X34Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.008 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.008    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.125 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.758    27.884    signal_generator/i__carry_i_5__0_n_1
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124    28.008 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.008    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.558 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.558    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    29.603    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.124    29.727 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.727    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.277    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          1.147    31.539    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.124    31.663 r  signal_generator/L0__343_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.663    signal_generator/L0__343_carry__0_i_2_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    32.233 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.470    32.703    signal_generator/L0__343_carry__0_n_2
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.857    33.560 r  signal_generator/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.287    33.847    signal_generator/plusOp_inferred__0/i__carry_n_6
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.301    34.148 r  signal_generator/combined_signal_unsigned[2]_i_1/O
                         net (fo=1, routed)           0.000    34.148    signal_generator/combined_signal_unsigned__0[2]
    SLICE_X37Y72         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.505    14.928    signal_generator/CLK_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.031    15.182    signal_generator/combined_signal_unsigned_reg[2]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -34.148    
  -------------------------------------------------------------------
                         slack                                -18.965    

Slack (VIOLATED) :        -18.860ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.813ns  (logic 13.771ns (47.794%)  route 15.043ns (52.206%))
  Logic Levels:           44  (CARRY4=30 LUT1=1 LUT3=3 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.624     5.227    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  signal_generator/combined_signal_reg[1]/Q
                         net (fo=4, routed)           0.564     6.246    signal_generator/combined_signal[1]
    SLICE_X31Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.370 r  signal_generator/combined_signal_unsigned[0]_i_7/O
                         net (fo=1, routed)           0.000     6.370    signal_generator/combined_signal_unsigned[0]_i_7_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.902 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.902    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  signal_generator/combined_signal_unsigned_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    signal_generator/combined_signal_unsigned_reg[7]_i_10_n_1
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.139    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.473 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=4, routed)           0.609     8.082    signal_generator/L3[14]
    SLICE_X29Y75         LUT6 (Prop_lut6_I4_O)        0.303     8.385 r  signal_generator/L0__5_carry_i_1_comp_2/O
                         net (fo=5, routed)           0.756     9.141    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.736 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    signal_generator/L0__5_carry_n_1
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.965 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.653    10.618    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.310    10.928 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    10.928    signal_generator/i__carry__0_i_85_n_1
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.944    12.404    signal_generator/i__carry__0_i_72_n_1
    SLICE_X28Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.528 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.528    signal_generator/i__carry__0_i_81_n_1
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.078 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.078    signal_generator/i__carry__0_i_63_n_1
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.082    14.274    signal_generator/i__carry__0_i_62_n_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.398 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.398    signal_generator/i__carry__0_i_71_n_1
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.948 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.948    signal_generator/i__carry__0_i_53_n_1
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.062 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.906    15.968    signal_generator/i__carry__0_i_52_n_1
    SLICE_X30Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.563 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.563    signal_generator/i__carry__0_i_35_n_1
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           1.048    17.728    signal_generator/i__carry__0_i_34_n_1
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.852 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.852    signal_generator/i__carry__0_i_43_n_1
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.402 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.402    signal_generator/i__carry__0_i_11_n_1
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.516 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.975    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.148 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.148    signal_generator/i__carry__0_i_9_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.265 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.935    21.200    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.324 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.324    signal_generator/i__carry__0_i_47_n_1
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.874 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.874    signal_generator/i__carry__0_i_16_n_1
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.906    22.895    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.019 r  signal_generator/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000    23.019    signal_generator/i__carry__0_i_24_n_1
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.569 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.136    24.705    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.829 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.829    signal_generator/i__carry_i_14_n_1
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.379 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.379    signal_generator/i__carry_i_6__0_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.493 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.920    26.413    signal_generator/i__carry__0_i_8_n_1
    SLICE_X34Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.008 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.008    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.125 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.758    27.884    signal_generator/i__carry_i_5__0_n_1
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124    28.008 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.008    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.558 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.558    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    29.603    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.124    29.727 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.727    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.277    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          1.147    31.539    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.124    31.663 r  signal_generator/L0__343_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.663    signal_generator/L0__343_carry__0_i_2_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    32.233 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.470    32.703    signal_generator/L0__343_carry__0_n_2
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.740    33.443 r  signal_generator/plusOp_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.291    33.734    signal_generator/plusOp_inferred__0/i__carry_n_7
    SLICE_X37Y72         LUT6 (Prop_lut6_I4_O)        0.306    34.040 r  signal_generator/combined_signal_unsigned[1]_i_1/O
                         net (fo=1, routed)           0.000    34.040    signal_generator/combined_signal_unsigned__0[1]
    SLICE_X37Y72         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.505    14.928    signal_generator/CLK_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.029    15.180    signal_generator/combined_signal_unsigned_reg[1]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -34.040    
  -------------------------------------------------------------------
                         slack                                -18.860    

Slack (VIOLATED) :        -18.671ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.628ns  (logic 13.585ns (47.454%)  route 15.043ns (52.546%))
  Logic Levels:           44  (CARRY4=30 LUT1=1 LUT3=3 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.624     5.227    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  signal_generator/combined_signal_reg[1]/Q
                         net (fo=4, routed)           0.564     6.246    signal_generator/combined_signal[1]
    SLICE_X31Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.370 r  signal_generator/combined_signal_unsigned[0]_i_7/O
                         net (fo=1, routed)           0.000     6.370    signal_generator/combined_signal_unsigned[0]_i_7_n_1
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.902 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.902    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.016 r  signal_generator/combined_signal_unsigned_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.016    signal_generator/combined_signal_unsigned_reg[7]_i_10_n_1
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.139    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.473 r  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=4, routed)           0.609     8.082    signal_generator/L3[14]
    SLICE_X29Y75         LUT6 (Prop_lut6_I4_O)        0.303     8.385 r  signal_generator/L0__5_carry_i_1_comp_2/O
                         net (fo=5, routed)           0.756     9.141    signal_generator/L0__5_carry_i_1_n_1
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.736 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.736    signal_generator/L0__5_carry_n_1
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.965 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.653    10.618    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.310    10.928 r  signal_generator/i__carry__0_i_85/O
                         net (fo=1, routed)           0.000    10.928    signal_generator/i__carry__0_i_85_n_1
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.460 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          0.944    12.404    signal_generator/i__carry__0_i_72_n_1
    SLICE_X28Y71         LUT5 (Prop_lut5_I0_O)        0.124    12.528 r  signal_generator/i__carry__0_i_81/O
                         net (fo=1, routed)           0.000    12.528    signal_generator/i__carry__0_i_81_n_1
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.078 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.078    signal_generator/i__carry__0_i_63_n_1
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          1.082    14.274    signal_generator/i__carry__0_i_62_n_1
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.398 r  signal_generator/i__carry__0_i_71/O
                         net (fo=1, routed)           0.000    14.398    signal_generator/i__carry__0_i_71_n_1
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.948 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.948    signal_generator/i__carry__0_i_53_n_1
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.062 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.906    15.968    signal_generator/i__carry__0_i_52_n_1
    SLICE_X30Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.563 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.563    signal_generator/i__carry__0_i_35_n_1
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.680 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           1.048    17.728    signal_generator/i__carry__0_i_34_n_1
    SLICE_X29Y68         LUT5 (Prop_lut5_I0_O)        0.124    17.852 r  signal_generator/i__carry__0_i_43/O
                         net (fo=1, routed)           0.000    17.852    signal_generator/i__carry__0_i_43_n_1
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.402 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.402    signal_generator/i__carry__0_i_11_n_1
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.516 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.975    19.491    signal_generator/i__carry__0_i_10_n_1
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.615 r  signal_generator/i__carry__0_i_33/O
                         net (fo=1, routed)           0.000    19.615    signal_generator/i__carry__0_i_33_n_1
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.148 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.148    signal_generator/i__carry__0_i_9_n_1
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.265 r  signal_generator/i__carry__0_i_5__0/CO[3]
                         net (fo=10, routed)          0.935    21.200    signal_generator/i__carry__0_i_5__0_n_1
    SLICE_X32Y68         LUT5 (Prop_lut5_I0_O)        0.124    21.324 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    21.324    signal_generator/i__carry__0_i_47_n_1
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.874 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.874    signal_generator/i__carry__0_i_16_n_1
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.988 r  signal_generator/i__carry__0_i_6__0/CO[3]
                         net (fo=10, routed)          0.906    22.895    signal_generator/i__carry__0_i_6__0_n_1
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.124    23.019 r  signal_generator/i__carry__0_i_24/O
                         net (fo=1, routed)           0.000    23.019    signal_generator/i__carry__0_i_24_n_1
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.569 r  signal_generator/i__carry__0_i_7__0/CO[3]
                         net (fo=10, routed)          1.136    24.705    signal_generator/i__carry__0_i_7__0_n_1
    SLICE_X33Y68         LUT5 (Prop_lut5_I0_O)        0.124    24.829 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.829    signal_generator/i__carry_i_14_n_1
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.379 r  signal_generator/i__carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    25.379    signal_generator/i__carry_i_6__0_n_1
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.493 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          0.920    26.413    signal_generator/i__carry__0_i_8_n_1
    SLICE_X34Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.008 r  signal_generator/L0__343_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.008    signal_generator/L0__343_carry_i_17_n_1
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.125 r  signal_generator/i__carry_i_5__0/CO[3]
                         net (fo=10, routed)          0.758    27.884    signal_generator/i__carry_i_5__0_n_1
    SLICE_X33Y70         LUT5 (Prop_lut5_I0_O)        0.124    28.008 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    28.008    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.558 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.558    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.672 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    29.603    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.124    29.727 r  signal_generator/L0__343_carry_i_16/O
                         net (fo=1, routed)           0.000    29.727    signal_generator/L0__343_carry_i_16_n_1
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.277 r  signal_generator/L0__343_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.277    signal_generator/L0__343_carry_i_2_n_1
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.391 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          1.147    31.539    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.124    31.663 r  signal_generator/L0__343_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.663    signal_generator/L0__343_carry__0_i_2_n_1
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    32.233 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.470    32.703    signal_generator/L0__343_carry__0_n_2
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.565    33.268 r  signal_generator/plusOp_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.292    33.560    signal_generator/plusOp_inferred__0/i__carry_n_8
    SLICE_X37Y72         LUT6 (Prop_lut6_I0_O)        0.295    33.855 r  signal_generator/combined_signal_unsigned[0]_i_1/O
                         net (fo=1, routed)           0.000    33.855    signal_generator/combined_signal_unsigned__0[0]
    SLICE_X37Y72         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.505    14.928    signal_generator/CLK_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)        0.032    15.183    signal_generator/combined_signal_unsigned_reg[0]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -33.855    
  -------------------------------------------------------------------
                         slack                                -18.671    

Slack (VIOLATED) :        -6.994ns  (required time - arrival time)
  Source:                 recorder/signal_buffer_out/current_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[292][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.930ns  (logic 0.954ns (5.635%)  route 15.976ns (94.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.817     5.420    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  recorder/signal_buffer_out/current_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456     5.876 f  recorder/signal_buffer_out/current_size_reg[1]/Q
                         net (fo=894, routed)         9.233    15.109    recorder/signal_buffer_out/b_out_data_size[1]
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.150    15.259 f  recorder/signal_buffer_out/buffer_array[292][6]_i_2/O
                         net (fo=51, routed)          6.743    22.002    recorder/signal_buffer_out/buffer_array[292][6]_i_2_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.348    22.350 r  recorder/signal_buffer_out/buffer_array[292][6]_i_1/O
                         net (fo=1, routed)           0.000    22.350    recorder/signal_buffer_out/buffer_array[292]1_out[6]
    SLICE_X36Y23         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[292][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.670    15.092    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[292][6]/C
                         clock pessimism              0.267    15.360    
                         clock uncertainty           -0.035    15.324    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.032    15.356    recorder/signal_buffer_out/buffer_array_reg[292][6]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                         -22.350    
  -------------------------------------------------------------------
                         slack                                 -6.994    

Slack (VIOLATED) :        -6.953ns  (required time - arrival time)
  Source:                 recorder/signal_buffer_out/current_size_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[516][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.937ns  (logic 0.954ns (5.633%)  route 15.983ns (94.367%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.817     5.420    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  recorder/signal_buffer_out/current_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.456     5.876 f  recorder/signal_buffer_out/current_size_reg[1]/Q
                         net (fo=894, routed)         9.233    15.109    recorder/signal_buffer_out/b_out_data_size[1]
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.150    15.259 f  recorder/signal_buffer_out/buffer_array[292][6]_i_2/O
                         net (fo=51, routed)          6.750    22.008    recorder/signal_buffer_out/buffer_array[292][6]_i_2_n_1
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.348    22.356 r  recorder/signal_buffer_out/buffer_array[516][6]_i_1/O
                         net (fo=1, routed)           0.000    22.356    recorder/signal_buffer_out/buffer_array[516]1_out[6]
    SLICE_X46Y17         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[516][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.670    15.092    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[516][6]/C
                         clock pessimism              0.267    15.360    
                         clock uncertainty           -0.035    15.324    
    SLICE_X46Y17         FDRE (Setup_fdre_C_D)        0.079    15.403    recorder/signal_buffer_out/buffer_array_reg[516][6]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                         -22.356    
  -------------------------------------------------------------------
                         slack                                 -6.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[708][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[707][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.439%)  route 0.241ns (53.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.595     1.514    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X78Y100        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[708][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  recorder/signal_buffer_in/buffer_array_reg[708][0]/Q
                         net (fo=1, routed)           0.241     1.919    recorder/signal_buffer_in/buffer_array_reg_n_1_[708][0]
    SLICE_X78Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.964 r  recorder/signal_buffer_in/buffer_array[707][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.964    recorder/signal_buffer_in/buffer_array[707][0]_i_1__0_n_1
    SLICE_X78Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[707][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.873     2.038    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X78Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[707][0]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X78Y99         FDRE (Hold_fdre_C_D)         0.121     1.913    recorder/signal_buffer_in/buffer_array_reg[707][0]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[456][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[455][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.768%)  route 0.229ns (52.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.566     1.485    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[456][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  recorder/signal_buffer_in/buffer_array_reg[456][6]/Q
                         net (fo=1, routed)           0.229     1.878    recorder/signal_buffer_in/buffer_array_reg_n_1_[456][6]
    SLICE_X50Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.923 r  recorder/signal_buffer_in/buffer_array[455][6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.923    recorder/signal_buffer_in/buffer_array[455]1_out[6]
    SLICE_X50Y100        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[455][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.830     1.995    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[455][6]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.121     1.870    recorder/signal_buffer_in/buffer_array_reg[455][6]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[743][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[742][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.424%)  route 0.197ns (48.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.559     1.478    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[743][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  recorder/signal_buffer_in/buffer_array_reg[743][4]/Q
                         net (fo=1, routed)           0.197     1.840    recorder/signal_buffer_in/buffer_array_reg_n_1_[743][4]
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.885 r  recorder/signal_buffer_in/buffer_array[742][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    recorder/signal_buffer_in/buffer_array[742][4]_i_1__0_n_1
    SLICE_X53Y82         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[742][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.826     1.991    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[742][4]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.091     1.831    recorder/signal_buffer_in/buffer_array_reg[742][4]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[546][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[545][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.201%)  route 0.225ns (54.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.566     1.485    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[546][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  recorder/signal_buffer_in/buffer_array_reg[546][0]/Q
                         net (fo=1, routed)           0.225     1.852    recorder/signal_buffer_in/buffer_array_reg_n_1_[546][0]
    SLICE_X57Y102        LUT5 (Prop_lut5_I1_O)        0.045     1.897 r  recorder/signal_buffer_in/buffer_array[545][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.897    recorder/signal_buffer_in/buffer_array[545]1_out[0]
    SLICE_X57Y102        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[545][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.830     1.995    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X57Y102        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[545][0]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.092     1.841    recorder/signal_buffer_in/buffer_array_reg[545][0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[919][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[918][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.048%)  route 0.277ns (56.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.567     1.486    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[919][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  recorder/signal_buffer_out/buffer_array_reg[919][7]/Q
                         net (fo=1, routed)           0.277     1.927    recorder/signal_buffer_out/buffer_array_reg_n_1_[919][7]
    SLICE_X61Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.972 r  recorder/signal_buffer_out/buffer_array[918][7]_i_2/O
                         net (fo=1, routed)           0.000     1.972    recorder/signal_buffer_out/buffer_array[918][7]_i_2_n_1
    SLICE_X61Y48         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[918][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.908     2.073    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[918][7]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.092     1.914    recorder/signal_buffer_out/buffer_array_reg[918][7]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[1004][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[1003][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.598%)  route 0.231ns (55.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.565     1.484    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1004][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  recorder/signal_buffer_out/buffer_array_reg[1004][4]/Q
                         net (fo=1, routed)           0.231     1.856    recorder/signal_buffer_out/buffer_array_reg_n_1_[1004][4]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.045     1.901 r  recorder/signal_buffer_out/buffer_array[1003][4]_i_1/O
                         net (fo=1, routed)           0.000     1.901    recorder/signal_buffer_out/buffer_array[1003][4]_i_1_n_1
    SLICE_X49Y51         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1003][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.838     2.003    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[1003][4]/C
                         clock pessimism             -0.250     1.752    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.091     1.843    recorder/signal_buffer_out/buffer_array_reg[1003][4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[515][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[514][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.295%)  route 0.234ns (55.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.557     1.476    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X53Y107        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[515][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  recorder/signal_buffer_in/buffer_array_reg[515][0]/Q
                         net (fo=1, routed)           0.234     1.851    recorder/signal_buffer_in/buffer_array_reg_n_1_[515][0]
    SLICE_X51Y106        LUT5 (Prop_lut5_I1_O)        0.045     1.896 r  recorder/signal_buffer_in/buffer_array[514][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.896    recorder/signal_buffer_in/buffer_array[514]1_out[0]
    SLICE_X51Y106        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[514][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.829     1.994    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X51Y106        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[514][0]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.092     1.835    recorder/signal_buffer_in/buffer_array_reg[514][0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[945][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[944][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.379%)  route 0.233ns (55.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.564     1.483    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[945][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  recorder/signal_buffer_out/buffer_array_reg[945][2]/Q
                         net (fo=1, routed)           0.233     1.857    recorder/signal_buffer_out/buffer_array_reg_n_1_[945][2]
    SLICE_X51Y57         LUT5 (Prop_lut5_I1_O)        0.045     1.902 r  recorder/signal_buffer_out/buffer_array[944][2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    recorder/signal_buffer_out/buffer_array[944][2]_i_1_n_1
    SLICE_X51Y57         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[944][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.834     1.999    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[944][2]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     1.840    recorder/signal_buffer_out/buffer_array_reg[944][2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[976][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[975][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.267%)  route 0.144ns (40.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.635     1.555    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[976][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  recorder/signal_buffer_out/buffer_array_reg[976][6]/Q
                         net (fo=1, routed)           0.144     1.863    recorder/signal_buffer_out/buffer_array_reg_n_1_[976][6]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.908 r  recorder/signal_buffer_out/buffer_array[975][6]_i_1/O
                         net (fo=1, routed)           0.000     1.908    recorder/signal_buffer_out/buffer_array[975][6]_i_1_n_1
    SLICE_X43Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[975][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.839     2.004    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[975][6]/C
                         clock pessimism             -0.250     1.753    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.092     1.845    recorder/signal_buffer_out/buffer_array_reg[975][6]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[24][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.486%)  route 0.198ns (51.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.639     1.559    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[24][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  recorder/signal_buffer_out/buffer_array_reg[24][0]/Q
                         net (fo=1, routed)           0.198     1.898    recorder/signal_buffer_out/buffer_array_reg_n_1_[24][0]
    SLICE_X30Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.943 r  recorder/signal_buffer_out/buffer_array[23][0]_i_1/O
                         net (fo=1, routed)           0.000     1.943    recorder/signal_buffer_out/p_1_in__0[0]
    SLICE_X30Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.843     2.008    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[23][0]/C
                         clock pessimism             -0.250     1.757    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.121     1.878    recorder/signal_buffer_out/buffer_array_reg[23][0]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y73    AUD_PWM_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y76    playback_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y76    recording_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y71    waveform_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y71    waveform_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y74    PWM/pwm_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y74    PWM/pwm_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y73    PWM/pwm_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y73    PWM/pwm_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y73    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y73    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    playback_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    playback_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    recording_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    recording_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y71    waveform_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y71    waveform_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y71    waveform_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y71    waveform_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y73    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y73    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    playback_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    playback_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    recording_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    recording_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y71    waveform_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y71    waveform_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y71    waveform_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y71    waveform_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.535ns  (logic 17.830ns (38.315%)  route 28.705ns (61.685%))
  Logic Levels:           44  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y55         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.503     2.330    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y50         LUT1 (Prop_lut1_I0_O)        0.152     2.482 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.558     3.040    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[17])
                                                      4.065     7.105 r  signal_generator/single_signal_generator/triangle/multOp/P[17]
                         net (fo=20, routed)          1.493     8.598    signal_generator/single_signal_generator/triangle/multOp_n_89
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.722 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432/O
                         net (fo=18, routed)          1.753    10.475    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432_n_1
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527/O
                         net (fo=1, routed)           0.000    10.599    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.023 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.992    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.303    12.295 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.887    13.182    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X16Y48         LUT4 (Prop_lut4_I3_O)        0.124    13.306 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.306    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.856 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.856    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.190 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.837    15.027    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.303    15.330 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.330    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.880 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           0.977    16.857    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.981 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.150    17.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           0.857    18.451    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.356    18.807 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.800    20.607    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.360    20.967 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.712    21.679    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.005 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    22.005    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.583 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.726    23.309    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.301    23.610 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.818    24.427    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.551 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.551    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.952 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.952    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.174 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[0]
                         net (fo=7, routed)           1.617    26.792    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_8
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.299    27.091 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36/O
                         net (fo=1, routed)           0.000    27.091    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.697 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.901    28.598    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.306    28.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.701    29.605    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.155    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.272    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/O[1]
                         net (fo=15, routed)          1.541    32.136    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.306    32.442 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485/O
                         net (fo=1, routed)           0.000    32.442    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.974 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    32.974    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376_n_1
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.088 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    33.088    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_1
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.422 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124/O[1]
                         net (fo=3, routed)           0.810    34.232    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124_n_7
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.303    34.535 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250/O
                         net (fo=2, routed)           0.679    35.214    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250_n_1
    SLICE_X42Y63         LUT5 (Prop_lut5_I4_O)        0.153    35.367 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115/O
                         net (fo=2, routed)           0.996    36.363    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115_n_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.331    36.694 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119/O
                         net (fo=1, routed)           0.000    36.694    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.095 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.095    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.429 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[1]
                         net (fo=3, routed)           1.111    38.540    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_7
    SLICE_X42Y62         LUT4 (Prop_lut4_I0_O)        0.303    38.843 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33/O
                         net (fo=1, routed)           0.621    39.464    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    39.909 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.991    40.900    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X46Y65         LUT4 (Prop_lut4_I3_O)        0.355    41.255 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.804    42.059    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.328    42.387 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9/O
                         net (fo=3, routed)           0.609    42.997    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9_n_1
    SLICE_X47Y66         LUT5 (Prop_lut5_I0_O)        0.118    43.115 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_12/O
                         net (fo=2, routed)           0.847    43.961    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_12_n_1
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.326    44.287 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_3/O
                         net (fo=1, routed)           1.189    45.476    signal_generator/single_signal_generator/saw/signal_val0[4]
    SLICE_X50Y70         LUT6 (Prop_lut6_I1_O)        0.124    45.600 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_1/O
                         net (fo=1, routed)           0.935    46.535    signal_generator/single_signal_generator/saw_n_3
    SLICE_X36Y71         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/saw_in_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.689ns  (logic 18.177ns (39.784%)  route 27.512ns (60.216%))
  Logic Levels:           45  (CARRY4=19 DSP48E1=1 LDCE=1 LUT1=1 LUT2=2 LUT3=6 LUT4=5 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/saw_in_reg[7]/G
    SLICE_X42Y60         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  signal_generator/single_signal_generator/saw_in_reg[7]/Q
                         net (fo=1, routed)           1.035     1.660    signal_generator/single_signal_generator/saw/Q[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841     5.501 r  signal_generator/single_signal_generator/saw/multOp/P[15]
                         net (fo=22, routed)          1.678     7.178    signal_generator/single_signal_generator/saw/multOp_n_91
    SLICE_X53Y59         LUT3 (Prop_lut3_I1_O)        0.152     7.330 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_397/O
                         net (fo=20, routed)          0.880     8.211    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_397_n_1
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.326     8.537 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_603/O
                         net (fo=1, routed)           0.000     8.537    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_603_n_1
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.087 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_496/CO[3]
                         net (fo=1, routed)           0.000     9.087    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_496_n_1
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.400 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_390/O[3]
                         net (fo=2, routed)           0.726    10.126    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_390_n_5
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    10.432 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_313/O
                         net (fo=2, routed)           1.024    11.456    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_313_n_1
    SLICE_X54Y61         LUT4 (Prop_lut4_I3_O)        0.124    11.580 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_317/O
                         net (fo=1, routed)           0.000    11.580    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_317_n_1
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.093 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_256/CO[3]
                         net (fo=1, routed)           0.000    12.093    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_256_n_1
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.312 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_234/O[0]
                         net (fo=3, routed)           0.871    13.183    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_234_n_8
    SLICE_X55Y62         LUT4 (Prop_lut4_I1_O)        0.295    13.478 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_254/O
                         net (fo=1, routed)           0.000    13.478    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_254_n_1
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.028 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_231/CO[3]
                         net (fo=1, routed)           0.000    14.028    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_231_n_1
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.299 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_202/CO[0]
                         net (fo=11, routed)          0.630    14.929    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_202_n_4
    SLICE_X57Y62         LUT3 (Prop_lut3_I0_O)        0.373    15.302 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_205/O
                         net (fo=3, routed)           0.676    15.978    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_205_n_1
    SLICE_X57Y62         LUT5 (Prop_lut5_I3_O)        0.152    16.130 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_157/O
                         net (fo=4, routed)           0.489    16.619    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_157_n_1
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.321    16.940 f  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_153/O
                         net (fo=16, routed)          1.238    18.179    signal_generator/single_signal_generator/saw/saw_out[5]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.358    18.537 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_229/O
                         net (fo=1, routed)           0.691    19.227    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_229_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.326    19.553 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_195/O
                         net (fo=1, routed)           0.000    19.553    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_195_n_1
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.103 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_130/CO[3]
                         net (fo=1, routed)           0.000    20.103    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_130_n_1
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.437 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_84/O[1]
                         net (fo=3, routed)           0.995    21.432    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_84_n_7
    SLICE_X50Y61         LUT3 (Prop_lut3_I2_O)        0.331    21.763 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_78/O
                         net (fo=1, routed)           0.476    22.239    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_78_n_1
    SLICE_X51Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    22.970 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.970    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_44_n_1
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.304 f  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_23/O[1]
                         net (fo=7, routed)           1.859    25.163    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_23_n_7
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.303    25.466 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_102/O
                         net (fo=1, routed)           0.000    25.466    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_102_n_1
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.999 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.999    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_29_n_1
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.218 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_8/O[0]
                         net (fo=6, routed)           1.307    27.525    signal_generator/single_signal_generator/saw/aD2M4dsP__0[16]
    SLICE_X58Y63         LUT5 (Prop_lut5_I0_O)        0.295    27.820 r  signal_generator/single_signal_generator/saw/signal_val_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    27.820    signal_generator/single_signal_generator/saw/signal_val_reg[3]_i_14_n_1
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.353 r  signal_generator/single_signal_generator/saw/signal_val_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.353    signal_generator/single_signal_generator/saw/signal_val_reg[3]_i_6_n_1
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.668 r  signal_generator/single_signal_generator/saw/signal_val_reg[6]_i_7/O[3]
                         net (fo=15, routed)          1.901    30.569    signal_generator/single_signal_generator/saw/signal_val_reg[6]_i_7_n_5
    SLICE_X58Y67         LUT2 (Prop_lut2_I1_O)        0.307    30.876 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_360/O
                         net (fo=1, routed)           0.000    30.876    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_360_n_1
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    31.126 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_218/O[2]
                         net (fo=3, routed)           0.579    31.704    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_218_n_6
    SLICE_X61Y67         LUT3 (Prop_lut3_I1_O)        0.301    32.005 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_353/O
                         net (fo=3, routed)           0.652    32.657    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_353_n_1
    SLICE_X61Y67         LUT5 (Prop_lut5_I4_O)        0.124    32.781 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_207/O
                         net (fo=2, routed)           1.294    34.075    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_207_n_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    34.199 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_211/O
                         net (fo=1, routed)           0.000    34.199    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_211_n_1
    SLICE_X60Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.575 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    34.575    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_84_n_1
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.794 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_23/O[0]
                         net (fo=3, routed)           1.390    36.185    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_23_n_8
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.317    36.502 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_78/O
                         net (fo=1, routed)           0.533    37.035    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_78_n_1
    SLICE_X59Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    37.765 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.765    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_18_n_1
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.922 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_6/CO[1]
                         net (fo=2, routed)           0.942    38.863    signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_6_n_3
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.357    39.220 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_9/O
                         net (fo=11, routed)          1.340    40.560    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_9_n_1
    SLICE_X61Y68         LUT6 (Prop_lut6_I1_O)        0.326    40.886 r  signal_generator/single_signal_generator/saw/signal_val_reg[6]_i_6/O
                         net (fo=3, routed)           0.805    41.692    signal_generator/single_signal_generator/saw/signal_val_reg[6]_i_6_n_1
    SLICE_X59Y69         LUT5 (Prop_lut5_I0_O)        0.124    41.816 r  signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_7/O
                         net (fo=2, routed)           1.006    42.822    signal_generator/single_signal_generator/saw/signal_val_reg[8]_i_7_n_1
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    42.946 r  signal_generator/single_signal_generator/saw/signal_val_reg[7]_i_12/O
                         net (fo=1, routed)           1.196    44.141    signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_1_0[1]
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124    44.265 r  signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_3/O
                         net (fo=1, routed)           0.627    44.892    signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_3_n_1
    SLICE_X48Y70         LUT6 (Prop_lut6_I1_O)        0.124    45.016 r  signal_generator/single_signal_generator/triangle/signal_val_reg[7]_i_1/O
                         net (fo=1, routed)           0.673    45.689    signal_generator/single_signal_generator/triangle_n_6
    SLICE_X36Y69         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.011ns  (logic 17.510ns (38.902%)  route 27.501ns (61.098%))
  Logic Levels:           43  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=7 LUT4=6 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y55         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.503     2.330    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y50         LUT1 (Prop_lut1_I0_O)        0.152     2.482 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.558     3.040    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[17])
                                                      4.065     7.105 r  signal_generator/single_signal_generator/triangle/multOp/P[17]
                         net (fo=20, routed)          1.493     8.598    signal_generator/single_signal_generator/triangle/multOp_n_89
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.722 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432/O
                         net (fo=18, routed)          1.753    10.475    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432_n_1
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527/O
                         net (fo=1, routed)           0.000    10.599    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.023 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.992    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.303    12.295 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.887    13.182    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X16Y48         LUT4 (Prop_lut4_I3_O)        0.124    13.306 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.306    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.856 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.856    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.190 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.837    15.027    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.303    15.330 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.330    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.880 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           0.977    16.857    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.981 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.150    17.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           0.857    18.451    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.356    18.807 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.800    20.607    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.360    20.967 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.712    21.679    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.005 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    22.005    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.583 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.726    23.309    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.301    23.610 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.818    24.427    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.551 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.551    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.952 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.952    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.174 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[0]
                         net (fo=7, routed)           1.617    26.792    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_8
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.299    27.091 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36/O
                         net (fo=1, routed)           0.000    27.091    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.697 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.901    28.598    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.306    28.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.701    29.605    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.155    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.272    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/O[1]
                         net (fo=15, routed)          1.541    32.136    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.306    32.442 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485/O
                         net (fo=1, routed)           0.000    32.442    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.974 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    32.974    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376_n_1
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.088 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    33.088    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_1
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.422 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124/O[1]
                         net (fo=3, routed)           0.810    34.232    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124_n_7
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.303    34.535 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250/O
                         net (fo=2, routed)           0.679    35.214    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250_n_1
    SLICE_X42Y63         LUT5 (Prop_lut5_I4_O)        0.153    35.367 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115/O
                         net (fo=2, routed)           0.996    36.363    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115_n_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.331    36.694 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119/O
                         net (fo=1, routed)           0.000    36.694    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.095 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.095    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.429 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[1]
                         net (fo=3, routed)           1.111    38.540    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_7
    SLICE_X42Y62         LUT4 (Prop_lut4_I0_O)        0.303    38.843 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33/O
                         net (fo=1, routed)           0.621    39.464    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    39.909 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.991    40.900    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X46Y65         LUT4 (Prop_lut4_I3_O)        0.355    41.255 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.780    42.035    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X47Y66         LUT3 (Prop_lut3_I1_O)        0.328    42.363 r  signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_14/O
                         net (fo=1, routed)           0.665    43.029    signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_14_n_1
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.124    43.153 r  signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_3/O
                         net (fo=1, routed)           1.020    44.173    signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_3_n_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I1_O)        0.124    44.297 r  signal_generator/single_signal_generator/triangle/signal_val_reg[5]_i_1/O
                         net (fo=1, routed)           0.714    45.011    signal_generator/single_signal_generator/triangle_n_7
    SLICE_X48Y71         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.509ns  (logic 17.510ns (39.340%)  route 26.999ns (60.660%))
  Logic Levels:           43  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=6 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y55         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.503     2.330    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y50         LUT1 (Prop_lut1_I0_O)        0.152     2.482 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.558     3.040    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[17])
                                                      4.065     7.105 r  signal_generator/single_signal_generator/triangle/multOp/P[17]
                         net (fo=20, routed)          1.493     8.598    signal_generator/single_signal_generator/triangle/multOp_n_89
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.722 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432/O
                         net (fo=18, routed)          1.753    10.475    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432_n_1
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527/O
                         net (fo=1, routed)           0.000    10.599    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.023 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.992    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.303    12.295 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.887    13.182    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X16Y48         LUT4 (Prop_lut4_I3_O)        0.124    13.306 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.306    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.856 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.856    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.190 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.837    15.027    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.303    15.330 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.330    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.880 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           0.977    16.857    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.981 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.150    17.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           0.857    18.451    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.356    18.807 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.800    20.607    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.360    20.967 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.712    21.679    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.005 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    22.005    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.583 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.726    23.309    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.301    23.610 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.818    24.427    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.551 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.551    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.952 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.952    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.174 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[0]
                         net (fo=7, routed)           1.617    26.792    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_8
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.299    27.091 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36/O
                         net (fo=1, routed)           0.000    27.091    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.697 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.901    28.598    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.306    28.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.701    29.605    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.155    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.272    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/O[1]
                         net (fo=15, routed)          1.541    32.136    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.306    32.442 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485/O
                         net (fo=1, routed)           0.000    32.442    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.974 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    32.974    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376_n_1
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.088 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    33.088    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_1
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.422 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124/O[1]
                         net (fo=3, routed)           0.810    34.232    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124_n_7
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.303    34.535 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250/O
                         net (fo=2, routed)           0.679    35.214    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250_n_1
    SLICE_X42Y63         LUT5 (Prop_lut5_I4_O)        0.153    35.367 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115/O
                         net (fo=2, routed)           0.996    36.363    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115_n_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.331    36.694 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119/O
                         net (fo=1, routed)           0.000    36.694    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.095 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.095    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.429 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[1]
                         net (fo=3, routed)           1.111    38.540    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_7
    SLICE_X42Y62         LUT4 (Prop_lut4_I0_O)        0.303    38.843 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33/O
                         net (fo=1, routed)           0.621    39.464    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    39.909 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.991    40.900    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X46Y65         LUT4 (Prop_lut4_I3_O)        0.355    41.255 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.804    42.059    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.328    42.387 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9/O
                         net (fo=3, routed)           0.814    43.201    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_9_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.124    43.325 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_3/O
                         net (fo=1, routed)           0.865    44.190    signal_generator/single_signal_generator/saw/signal_val0[3]
    SLICE_X49Y70         LUT6 (Prop_lut6_I1_O)        0.124    44.314 r  signal_generator/single_signal_generator/saw/signal_val_reg[6]_i_1/O
                         net (fo=1, routed)           0.195    44.509    signal_generator/single_signal_generator/saw_n_4
    SLICE_X48Y70         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.384ns  (logic 17.510ns (39.451%)  route 26.874ns (60.549%))
  Logic Levels:           43  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y55         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.503     2.330    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y50         LUT1 (Prop_lut1_I0_O)        0.152     2.482 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.558     3.040    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[17])
                                                      4.065     7.105 r  signal_generator/single_signal_generator/triangle/multOp/P[17]
                         net (fo=20, routed)          1.493     8.598    signal_generator/single_signal_generator/triangle/multOp_n_89
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.722 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432/O
                         net (fo=18, routed)          1.753    10.475    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432_n_1
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527/O
                         net (fo=1, routed)           0.000    10.599    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.023 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.992    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.303    12.295 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.887    13.182    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X16Y48         LUT4 (Prop_lut4_I3_O)        0.124    13.306 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.306    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.856 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.856    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.190 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.837    15.027    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.303    15.330 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.330    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.880 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           0.977    16.857    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.981 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.150    17.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           0.857    18.451    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.356    18.807 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.800    20.607    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.360    20.967 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.712    21.679    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.005 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    22.005    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.583 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.726    23.309    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.301    23.610 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.818    24.427    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.551 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.551    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.952 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.952    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.174 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[0]
                         net (fo=7, routed)           1.617    26.792    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_8
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.299    27.091 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36/O
                         net (fo=1, routed)           0.000    27.091    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.697 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.901    28.598    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.306    28.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.701    29.605    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.155    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.272    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/O[1]
                         net (fo=15, routed)          1.541    32.136    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.306    32.442 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485/O
                         net (fo=1, routed)           0.000    32.442    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.974 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    32.974    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376_n_1
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.088 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    33.088    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_1
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.422 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124/O[1]
                         net (fo=3, routed)           0.810    34.232    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124_n_7
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.303    34.535 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250/O
                         net (fo=2, routed)           0.679    35.214    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250_n_1
    SLICE_X42Y63         LUT5 (Prop_lut5_I4_O)        0.153    35.367 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115/O
                         net (fo=2, routed)           0.996    36.363    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115_n_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.331    36.694 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119/O
                         net (fo=1, routed)           0.000    36.694    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.095 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.095    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.429 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[1]
                         net (fo=3, routed)           1.111    38.540    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_7
    SLICE_X42Y62         LUT4 (Prop_lut4_I0_O)        0.303    38.843 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33/O
                         net (fo=1, routed)           0.621    39.464    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    39.909 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.991    40.900    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X46Y65         LUT4 (Prop_lut4_I3_O)        0.355    41.255 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.976    42.231    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X46Y66         LUT5 (Prop_lut5_I1_O)        0.328    42.559 r  signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_6/O
                         net (fo=1, routed)           0.670    43.229    signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_6_n_1
    SLICE_X46Y66         LUT6 (Prop_lut6_I3_O)        0.124    43.353 r  signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_2/O
                         net (fo=1, routed)           0.717    44.071    signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_2_n_1
    SLICE_X49Y69         LUT6 (Prop_lut6_I1_O)        0.124    44.195 r  signal_generator/single_signal_generator/triangle/signal_val_reg[4]_i_1/O
                         net (fo=1, routed)           0.190    44.384    signal_generator/single_signal_generator/triangle_n_8
    SLICE_X48Y69         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.860ns  (logic 17.386ns (39.640%)  route 26.474ns (60.360%))
  Logic Levels:           42  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=6 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y55         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.503     2.330    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y50         LUT1 (Prop_lut1_I0_O)        0.152     2.482 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.558     3.040    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[17])
                                                      4.065     7.105 r  signal_generator/single_signal_generator/triangle/multOp/P[17]
                         net (fo=20, routed)          1.493     8.598    signal_generator/single_signal_generator/triangle/multOp_n_89
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.722 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432/O
                         net (fo=18, routed)          1.753    10.475    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432_n_1
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527/O
                         net (fo=1, routed)           0.000    10.599    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.023 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.992    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.303    12.295 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.887    13.182    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X16Y48         LUT4 (Prop_lut4_I3_O)        0.124    13.306 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.306    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.856 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.856    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.190 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.837    15.027    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.303    15.330 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.330    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.880 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           0.977    16.857    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.981 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.150    17.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           0.857    18.451    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.356    18.807 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.800    20.607    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.360    20.967 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.712    21.679    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.005 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    22.005    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.583 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.726    23.309    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.301    23.610 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.818    24.427    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.551 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.551    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.952 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.952    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.174 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[0]
                         net (fo=7, routed)           1.617    26.792    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_8
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.299    27.091 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36/O
                         net (fo=1, routed)           0.000    27.091    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.697 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.901    28.598    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.306    28.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.701    29.605    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.155    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.272    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/O[1]
                         net (fo=15, routed)          1.541    32.136    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.306    32.442 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485/O
                         net (fo=1, routed)           0.000    32.442    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.974 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    32.974    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376_n_1
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.088 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    33.088    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_1
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.422 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124/O[1]
                         net (fo=3, routed)           0.810    34.232    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124_n_7
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.303    34.535 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250/O
                         net (fo=2, routed)           0.679    35.214    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250_n_1
    SLICE_X42Y63         LUT5 (Prop_lut5_I4_O)        0.153    35.367 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115/O
                         net (fo=2, routed)           0.996    36.363    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115_n_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.331    36.694 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119/O
                         net (fo=1, routed)           0.000    36.694    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.095 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.095    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.429 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[1]
                         net (fo=3, routed)           1.111    38.540    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_7
    SLICE_X42Y62         LUT4 (Prop_lut4_I0_O)        0.303    38.843 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33/O
                         net (fo=1, routed)           0.621    39.464    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    39.909 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.991    40.900    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X46Y65         LUT4 (Prop_lut4_I3_O)        0.355    41.255 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.785    42.040    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X47Y66         LUT6 (Prop_lut6_I2_O)        0.328    42.368 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_3/O
                         net (fo=1, routed)           0.560    42.928    signal_generator/single_signal_generator/saw/signal_val0[2]
    SLICE_X48Y68         LUT6 (Prop_lut6_I1_O)        0.124    43.052 r  signal_generator/single_signal_generator/saw/signal_val_reg[3]_i_1/O
                         net (fo=1, routed)           0.807    43.860    signal_generator/single_signal_generator/saw_n_5
    SLICE_X42Y68         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.754ns  (logic 17.386ns (39.736%)  route 26.368ns (60.264%))
  Logic Levels:           42  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=7 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y55         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.503     2.330    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y50         LUT1 (Prop_lut1_I0_O)        0.152     2.482 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.558     3.040    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[17])
                                                      4.065     7.105 r  signal_generator/single_signal_generator/triangle/multOp/P[17]
                         net (fo=20, routed)          1.493     8.598    signal_generator/single_signal_generator/triangle/multOp_n_89
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.722 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432/O
                         net (fo=18, routed)          1.753    10.475    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432_n_1
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527/O
                         net (fo=1, routed)           0.000    10.599    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.023 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.992    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.303    12.295 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.887    13.182    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X16Y48         LUT4 (Prop_lut4_I3_O)        0.124    13.306 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.306    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.856 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.856    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.190 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.837    15.027    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.303    15.330 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.330    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.880 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           0.977    16.857    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.981 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.150    17.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           0.857    18.451    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.356    18.807 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.800    20.607    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.360    20.967 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.712    21.679    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.005 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    22.005    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.583 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.726    23.309    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.301    23.610 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.818    24.427    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.551 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.551    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.952 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.952    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.174 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[0]
                         net (fo=7, routed)           1.617    26.792    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_8
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.299    27.091 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36/O
                         net (fo=1, routed)           0.000    27.091    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.697 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.901    28.598    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.306    28.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.701    29.605    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.155    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.272    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/O[1]
                         net (fo=15, routed)          1.541    32.136    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.306    32.442 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485/O
                         net (fo=1, routed)           0.000    32.442    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.974 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    32.974    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376_n_1
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.088 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    33.088    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_1
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.422 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124/O[1]
                         net (fo=3, routed)           0.810    34.232    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124_n_7
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.303    34.535 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250/O
                         net (fo=2, routed)           0.679    35.214    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250_n_1
    SLICE_X42Y63         LUT5 (Prop_lut5_I4_O)        0.153    35.367 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115/O
                         net (fo=2, routed)           0.996    36.363    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115_n_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.331    36.694 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119/O
                         net (fo=1, routed)           0.000    36.694    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.095 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.095    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.429 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[1]
                         net (fo=3, routed)           1.111    38.540    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_7
    SLICE_X42Y62         LUT4 (Prop_lut4_I0_O)        0.303    38.843 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33/O
                         net (fo=1, routed)           0.621    39.464    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    39.909 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.991    40.900    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X46Y65         LUT4 (Prop_lut4_I3_O)        0.355    41.255 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.562    41.817    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X46Y66         LUT4 (Prop_lut4_I2_O)        0.328    42.145 r  signal_generator/single_signal_generator/triangle/signal_val_reg[1]_i_3/O
                         net (fo=1, routed)           1.100    43.245    signal_generator/single_signal_generator/saw/signal_val0[0]
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.124    43.369 r  signal_generator/single_signal_generator/saw/signal_val_reg[1]_i_1/O
                         net (fo=1, routed)           0.385    43.754    signal_generator/single_signal_generator/saw_n_7
    SLICE_X48Y69         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.658ns  (logic 17.582ns (40.272%)  route 26.076ns (59.728%))
  Logic Levels:           42  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y55         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.503     2.330    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y50         LUT1 (Prop_lut1_I0_O)        0.152     2.482 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.558     3.040    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[17])
                                                      4.065     7.105 r  signal_generator/single_signal_generator/triangle/multOp/P[17]
                         net (fo=20, routed)          1.493     8.598    signal_generator/single_signal_generator/triangle/multOp_n_89
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.722 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432/O
                         net (fo=18, routed)          1.753    10.475    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432_n_1
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527/O
                         net (fo=1, routed)           0.000    10.599    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.023 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.992    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.303    12.295 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.887    13.182    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X16Y48         LUT4 (Prop_lut4_I3_O)        0.124    13.306 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.306    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.856 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.856    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.190 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.837    15.027    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.303    15.330 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.330    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.880 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           0.977    16.857    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.981 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.150    17.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           0.857    18.451    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.356    18.807 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.800    20.607    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.360    20.967 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.712    21.679    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.005 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    22.005    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.583 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.726    23.309    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.301    23.610 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.818    24.427    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.551 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.551    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.952 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.952    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.174 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[0]
                         net (fo=7, routed)           1.617    26.792    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_8
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.299    27.091 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36/O
                         net (fo=1, routed)           0.000    27.091    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.697 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.901    28.598    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.306    28.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.701    29.605    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.155    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.272    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/O[1]
                         net (fo=15, routed)          1.541    32.136    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.306    32.442 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485/O
                         net (fo=1, routed)           0.000    32.442    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.974 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    32.974    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376_n_1
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.088 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    33.088    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_1
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.422 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124/O[1]
                         net (fo=3, routed)           0.810    34.232    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124_n_7
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.303    34.535 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250/O
                         net (fo=2, routed)           0.679    35.214    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250_n_1
    SLICE_X42Y63         LUT5 (Prop_lut5_I4_O)        0.153    35.367 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115/O
                         net (fo=2, routed)           0.996    36.363    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115_n_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.331    36.694 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119/O
                         net (fo=1, routed)           0.000    36.694    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.095 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.095    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.429 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[1]
                         net (fo=3, routed)           1.111    38.540    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_7
    SLICE_X42Y62         LUT4 (Prop_lut4_I0_O)        0.303    38.843 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33/O
                         net (fo=1, routed)           0.621    39.464    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    39.909 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.991    40.900    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X46Y65         LUT4 (Prop_lut4_I3_O)        0.355    41.255 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14/O
                         net (fo=11, routed)          0.562    41.817    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_14_n_1
    SLICE_X46Y66         LUT5 (Prop_lut5_I2_O)        0.320    42.137 r  signal_generator/single_signal_generator/triangle/signal_val_reg[2]_i_3/O
                         net (fo=1, routed)           0.454    42.591    signal_generator/single_signal_generator/saw/signal_val0[1]
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.328    42.919 r  signal_generator/single_signal_generator/saw/signal_val_reg[2]_i_1/O
                         net (fo=1, routed)           0.738    43.658    signal_generator/single_signal_generator/saw_n_6
    SLICE_X42Y69         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/triangle_in_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/signal_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.575ns  (logic 17.032ns (40.005%)  route 25.543ns (59.995%))
  Logic Levels:           41  (CARRY4=17 DSP48E1=1 LDCE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=5 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/triangle_in_reg[12]/G
    SLICE_X14Y55         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 f  signal_generator/single_signal_generator/triangle_in_reg[12]/Q
                         net (fo=10, routed)          1.503     2.330    signal_generator/single_signal_generator/triangle/Q[12]
    SLICE_X14Y50         LUT1 (Prop_lut1_I0_O)        0.152     2.482 r  signal_generator/single_signal_generator/triangle/multOp_i_1/O
                         net (fo=1, routed)           0.558     3.040    signal_generator/single_signal_generator/triangle/val1
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[12]_P[17])
                                                      4.065     7.105 r  signal_generator/single_signal_generator/triangle/multOp/P[17]
                         net (fo=20, routed)          1.493     8.598    signal_generator/single_signal_generator/triangle/multOp_n_89
    SLICE_X18Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.722 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432/O
                         net (fo=18, routed)          1.753    10.475    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_432_n_1
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.124    10.599 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527/O
                         net (fo=1, routed)           0.000    10.599    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_527_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.023 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420/O[1]
                         net (fo=2, routed)           0.969    11.992    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_420_n_7
    SLICE_X17Y48         LUT3 (Prop_lut3_I2_O)        0.303    12.295 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332/O
                         net (fo=2, routed)           0.887    13.182    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_332_n_1
    SLICE_X16Y48         LUT4 (Prop_lut4_I3_O)        0.124    13.306 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336/O
                         net (fo=1, routed)           0.000    13.306    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_336_n_1
    SLICE_X16Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.856 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268/CO[3]
                         net (fo=1, routed)           0.000    13.856    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_268_n_1
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.190 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243/O[1]
                         net (fo=3, routed)           0.837    15.027    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_243_n_7
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.303    15.330 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282/O
                         net (fo=1, routed)           0.000    15.330    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_282_n_1
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.880 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244/CO[3]
                         net (fo=4, routed)           0.977    16.857    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_244_n_1
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.981 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241/O
                         net (fo=2, routed)           0.464    17.445    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_241_n_1
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.150    17.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220/O
                         net (fo=4, routed)           0.857    18.451    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_220_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.356    18.807 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_181/O
                         net (fo=17, routed)          1.800    20.607    signal_generator/single_signal_generator/triangle/triangle_out[5]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.360    20.967 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237/O
                         net (fo=1, routed)           0.712    21.679    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_237_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.326    22.005 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    22.005    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_212_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.583 r  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158/O[2]
                         net (fo=2, routed)           0.726    23.309    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_158_n_6
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.301    23.610 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78/O
                         net (fo=2, routed)           0.818    24.427    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_78_n_1
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.124    24.551 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82/O
                         net (fo=1, routed)           0.000    24.551    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_82_n_1
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.952 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.952    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_44_n_1
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.174 f  signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60/O[0]
                         net (fo=7, routed)           1.617    26.792    signal_generator/single_signal_generator/triangle/signal_val_reg[8]_i_60_n_8
    SLICE_X44Y58         LUT1 (Prop_lut1_I0_O)        0.299    27.091 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36/O
                         net (fo=1, routed)           0.000    27.091    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_36_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.697 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_27/O[3]
                         net (fo=5, routed)           0.901    28.598    signal_generator/single_signal_generator/triangle/aD2M4dsP[11]
    SLICE_X42Y61         LUT3 (Prop_lut3_I0_O)        0.306    28.904 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39/O
                         net (fo=2, routed)           0.701    29.605    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_39_n_1
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.155 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.155    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_16_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.272 r  signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.272    signal_generator/single_signal_generator/triangle/signal_val_reg[3]_i_7_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.595 r  signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10/O[1]
                         net (fo=15, routed)          1.541    32.136    signal_generator/single_signal_generator/triangle/signal_val_reg[6]_i_10_n_7
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.306    32.442 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485/O
                         net (fo=1, routed)           0.000    32.442    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_485_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.974 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    32.974    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_376_n_1
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.088 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    33.088    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_251_n_1
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.422 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124/O[1]
                         net (fo=3, routed)           0.810    34.232    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_124_n_7
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.303    34.535 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250/O
                         net (fo=2, routed)           0.679    35.214    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_250_n_1
    SLICE_X42Y63         LUT5 (Prop_lut5_I4_O)        0.153    35.367 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115/O
                         net (fo=2, routed)           0.996    36.363    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_115_n_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.331    36.694 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119/O
                         net (fo=1, routed)           0.000    36.694    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_119_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.095 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    37.095    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_37_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.429 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10/O[1]
                         net (fo=3, routed)           1.111    38.540    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_10_n_7
    SLICE_X42Y62         LUT4 (Prop_lut4_I0_O)        0.303    38.843 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33/O
                         net (fo=1, routed)           0.621    39.464    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_33_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    39.909 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9/CO[1]
                         net (fo=2, routed)           0.991    40.900    signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_9_n_3
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.329    41.229 r  signal_generator/single_signal_generator/triangle/signal_val_reg[0]_i_3/O
                         net (fo=1, routed)           0.664    41.893    signal_generator/single_signal_generator/saw/signal_val_reg[0]
    SLICE_X46Y67         LUT6 (Prop_lut6_I1_O)        0.124    42.017 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_1/O
                         net (fo=1, routed)           0.558    42.575    signal_generator/single_signal_generator/saw_n_8
    SLICE_X43Y66         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.997ns  (logic 5.173ns (30.437%)  route 11.824ns (69.563%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         2.362     3.869    CPU_RESETN_IBUF
    SLICE_X10Y119        LUT1 (Prop_lut1_I0_O)        0.124     3.993 r  SD_RESET_OBUF_inst_i_1/O
                         net (fo=153, routed)         9.462    13.455    SD_RESET_OBUF
    E2                   OBUF (Prop_obuf_I_O)         3.542    16.997 r  SD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000    16.997    SD_RESET
    E2                                                                r  SD_RESET (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/triangle_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.158ns (57.972%)  route 0.115ns (42.028%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[3]/G
    SLICE_X13Y54         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[3]/Q
                         net (fo=3, routed)           0.115     0.273    signal_generator/single_signal_generator/sine_addr[3]
    SLICE_X14Y53         LDCE                                         r  signal_generator/single_signal_generator/triangle_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/triangle_in_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.158ns (55.723%)  route 0.126ns (44.277%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[11]/G
    SLICE_X13Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[11]/Q
                         net (fo=3, routed)           0.126     0.284    signal_generator/single_signal_generator/sine_addr[11]
    SLICE_X12Y57         LDCE                                         r  signal_generator/single_signal_generator/triangle_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/signal_val_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/sine_signal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.178ns (60.086%)  route 0.118ns (39.914%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/signal_val_reg[3]/G
    SLICE_X42Y68         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/single_signal_generator/signal_val_reg[3]/Q
                         net (fo=1, routed)           0.118     0.296    signal_generator/single_signal_generator/signal_val[3]
    SLICE_X38Y68         LDCE                                         r  signal_generator/single_signal_generator/sine_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/triangle_in_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.158ns (48.945%)  route 0.165ns (51.055%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[12]/G
    SLICE_X13Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[12]/Q
                         net (fo=5, routed)           0.165     0.323    signal_generator/single_signal_generator/sine_addr[12]
    SLICE_X14Y55         LDCE                                         r  signal_generator/single_signal_generator/triangle_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/triangle_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.158ns (48.907%)  route 0.165ns (51.093%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[0]/G
    SLICE_X13Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[0]/Q
                         net (fo=3, routed)           0.165     0.323    signal_generator/single_signal_generator/sine_addr[0]
    SLICE_X14Y53         LDCE                                         r  signal_generator/single_signal_generator/triangle_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/triangle_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.158ns (48.907%)  route 0.165ns (51.093%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[1]/G
    SLICE_X13Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[1]/Q
                         net (fo=3, routed)           0.165     0.323    signal_generator/single_signal_generator/sine_addr[1]
    SLICE_X14Y53         LDCE                                         r  signal_generator/single_signal_generator/triangle_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/triangle_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.158ns (47.818%)  route 0.172ns (52.182%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[4]/G
    SLICE_X13Y54         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[4]/Q
                         net (fo=3, routed)           0.172     0.330    signal_generator/single_signal_generator/sine_addr[4]
    SLICE_X14Y53         LDCE                                         r  signal_generator/single_signal_generator/triangle_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/triangle_in_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.158ns (47.356%)  route 0.176ns (52.644%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[10]/G
    SLICE_X13Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[10]/Q
                         net (fo=3, routed)           0.176     0.334    signal_generator/single_signal_generator/sine_addr[10]
    SLICE_X14Y54         LDCE                                         r  signal_generator/single_signal_generator/triangle_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/triangle_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.158ns (46.560%)  route 0.181ns (53.440%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[6]/G
    SLICE_X13Y54         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[6]/Q
                         net (fo=3, routed)           0.181     0.339    signal_generator/single_signal_generator/sine_addr[6]
    SLICE_X12Y57         LDCE                                         r  signal_generator/single_signal_generator/triangle_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/single_signal_generator/triangle_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.158ns (46.560%)  route 0.181ns (53.440%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_addr_reg[7]/G
    SLICE_X13Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_addr_reg[7]/Q
                         net (fo=3, routed)           0.181     0.339    signal_generator/single_signal_generator/sine_addr[7]
    SLICE_X13Y52         LDCE                                         r  signal_generator/single_signal_generator/triangle_in_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 recorder/recording_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.918ns  (logic 8.667ns (34.784%)  route 16.251ns (65.216%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=2 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.618     5.221    recorder/CLK_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  recorder/recording_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  recorder/recording_length_reg[8]/Q
                         net (fo=30, routed)          2.419     8.096    recorder/recording_length_out[4]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.220 r  recorder/CA_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.670     8.890    recorder/CA_OBUF[6]_inst_i_346_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.014 r  recorder/CA_OBUF[6]_inst_i_223/O
                         net (fo=2, routed)           0.603     9.618    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_0[1]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.742 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227/O
                         net (fo=1, routed)           0.000     9.742    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227_n_1
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.122 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.122    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125_n_1
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.239 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.239    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.554 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[3]
                         net (fo=14, routed)          1.044    11.598    seven_seg_display/value_to_digit/recording_length_reg[14]_0[0]
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.307    11.905 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443/O
                         net (fo=1, routed)           0.549    12.454    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443_n_1
    SLICE_X56Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.850 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    12.850    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.173 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           0.955    14.128    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X57Y79         LUT4 (Prop_lut4_I2_O)        0.306    14.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.434    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.835 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.835    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.063 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           0.857    15.920    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.335    16.255 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           0.632    16.887    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X52Y78         LUT5 (Prop_lut5_I2_O)        0.328    17.215 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           1.109    18.324    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.448 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           0.668    19.116    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X52Y79         LUT5 (Prop_lut5_I1_O)        0.124    19.240 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.989    20.230    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4_5
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.354 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.853    21.207    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18_n_1
    SLICE_X52Y76         LUT6 (Prop_lut6_I0_O)        0.124    21.331 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.323    22.654    seven_seg_display/anode_select/digit[2]
    SLICE_X51Y73         LUT4 (Prop_lut4_I1_O)        0.150    22.804 r  seven_seg_display/anode_select/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.577    26.381    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    30.139 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.139    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.777ns  (logic 8.664ns (34.970%)  route 16.112ns (65.030%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.618     5.221    recorder/CLK_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  recorder/recording_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  recorder/recording_length_reg[8]/Q
                         net (fo=30, routed)          2.419     8.096    recorder/recording_length_out[4]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.220 r  recorder/CA_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.670     8.890    recorder/CA_OBUF[6]_inst_i_346_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.014 r  recorder/CA_OBUF[6]_inst_i_223/O
                         net (fo=2, routed)           0.603     9.618    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_0[1]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.742 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227/O
                         net (fo=1, routed)           0.000     9.742    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227_n_1
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.122 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.122    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125_n_1
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.239 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.239    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.554 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[3]
                         net (fo=14, routed)          1.044    11.598    seven_seg_display/value_to_digit/recording_length_reg[14]_0[0]
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.307    11.905 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443/O
                         net (fo=1, routed)           0.549    12.454    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443_n_1
    SLICE_X56Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.850 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    12.850    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.173 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           0.955    14.128    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X57Y79         LUT4 (Prop_lut4_I2_O)        0.306    14.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.434    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.835 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.835    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.063 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           0.857    15.920    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.335    16.255 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           0.632    16.887    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X52Y78         LUT5 (Prop_lut5_I2_O)        0.328    17.215 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           1.109    18.324    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.448 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           0.905    19.353    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X53Y78         LUT6 (Prop_lut6_I2_O)        0.124    19.477 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.804    20.281    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_5
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.405 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.851    21.256    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_6_n_1
    SLICE_X52Y76         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.821    22.201    seven_seg_display/anode_select/digit[3]
    SLICE_X51Y76         LUT4 (Prop_lut4_I0_O)        0.152    22.353 r  seven_seg_display/anode_select/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.892    26.245    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    29.997 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.997    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.627ns  (logic 8.657ns (35.153%)  route 15.970ns (64.847%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.618     5.221    recorder/CLK_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  recorder/recording_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  recorder/recording_length_reg[8]/Q
                         net (fo=30, routed)          2.419     8.096    recorder/recording_length_out[4]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.220 r  recorder/CA_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.670     8.890    recorder/CA_OBUF[6]_inst_i_346_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.014 r  recorder/CA_OBUF[6]_inst_i_223/O
                         net (fo=2, routed)           0.603     9.618    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_0[1]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.742 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227/O
                         net (fo=1, routed)           0.000     9.742    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227_n_1
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.122 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.122    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125_n_1
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.239 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.239    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.554 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[3]
                         net (fo=14, routed)          1.044    11.598    seven_seg_display/value_to_digit/recording_length_reg[14]_0[0]
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.307    11.905 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443/O
                         net (fo=1, routed)           0.549    12.454    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443_n_1
    SLICE_X56Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.850 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    12.850    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.173 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           0.955    14.128    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X57Y79         LUT4 (Prop_lut4_I2_O)        0.306    14.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.434    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.835 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.835    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.063 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           0.857    15.920    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.335    16.255 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           0.632    16.887    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X52Y78         LUT5 (Prop_lut5_I2_O)        0.328    17.215 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           1.109    18.324    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.448 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           0.905    19.353    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X53Y78         LUT6 (Prop_lut6_I2_O)        0.124    19.477 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.804    20.281    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_5
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.405 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.851    21.256    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_6_n_1
    SLICE_X52Y76         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.172    22.552    seven_seg_display/anode_select/digit[3]
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.152    22.704 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.399    26.103    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    29.848 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.848    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.308ns  (logic 8.461ns (34.807%)  route 15.847ns (65.193%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=2 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.618     5.221    recorder/CLK_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  recorder/recording_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  recorder/recording_length_reg[8]/Q
                         net (fo=30, routed)          2.419     8.096    recorder/recording_length_out[4]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.220 r  recorder/CA_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.670     8.890    recorder/CA_OBUF[6]_inst_i_346_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.014 r  recorder/CA_OBUF[6]_inst_i_223/O
                         net (fo=2, routed)           0.603     9.618    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_0[1]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.742 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227/O
                         net (fo=1, routed)           0.000     9.742    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227_n_1
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.122 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.122    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125_n_1
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.239 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.239    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.554 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[3]
                         net (fo=14, routed)          1.044    11.598    seven_seg_display/value_to_digit/recording_length_reg[14]_0[0]
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.307    11.905 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443/O
                         net (fo=1, routed)           0.549    12.454    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443_n_1
    SLICE_X56Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.850 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    12.850    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.173 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           0.955    14.128    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X57Y79         LUT4 (Prop_lut4_I2_O)        0.306    14.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.434    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.835 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.835    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.063 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           0.857    15.920    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.335    16.255 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           0.632    16.887    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X52Y78         LUT5 (Prop_lut5_I2_O)        0.328    17.215 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           1.109    18.324    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.448 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           0.668    19.116    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X52Y79         LUT5 (Prop_lut5_I1_O)        0.124    19.240 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.989    20.230    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4_5
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.354 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.853    21.207    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_18_n_1
    SLICE_X52Y76         LUT6 (Prop_lut6_I0_O)        0.124    21.331 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.323    22.654    seven_seg_display/anode_select/digit[2]
    SLICE_X51Y73         LUT4 (Prop_lut4_I1_O)        0.124    22.778 r  seven_seg_display/anode_select/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.174    25.952    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    29.529 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.529    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.048ns  (logic 8.418ns (35.002%)  route 15.631ns (64.998%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.618     5.221    recorder/CLK_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  recorder/recording_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  recorder/recording_length_reg[8]/Q
                         net (fo=30, routed)          2.419     8.096    recorder/recording_length_out[4]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.220 r  recorder/CA_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.670     8.890    recorder/CA_OBUF[6]_inst_i_346_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.014 r  recorder/CA_OBUF[6]_inst_i_223/O
                         net (fo=2, routed)           0.603     9.618    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_0[1]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.742 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227/O
                         net (fo=1, routed)           0.000     9.742    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227_n_1
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.122 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.122    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125_n_1
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.239 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.239    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.554 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[3]
                         net (fo=14, routed)          1.044    11.598    seven_seg_display/value_to_digit/recording_length_reg[14]_0[0]
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.307    11.905 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443/O
                         net (fo=1, routed)           0.549    12.454    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443_n_1
    SLICE_X56Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.850 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    12.850    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.173 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           0.955    14.128    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X57Y79         LUT4 (Prop_lut4_I2_O)        0.306    14.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.434    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.835 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.835    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.063 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           0.857    15.920    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.335    16.255 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           0.632    16.887    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X52Y78         LUT5 (Prop_lut5_I2_O)        0.328    17.215 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           1.109    18.324    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.448 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           0.905    19.353    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X53Y78         LUT6 (Prop_lut6_I2_O)        0.124    19.477 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.804    20.281    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_5
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.405 f  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.851    21.256    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_6_n_1
    SLICE_X52Y76         LUT6 (Prop_lut6_I0_O)        0.124    21.380 f  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.172    22.552    seven_seg_display/anode_select/digit[3]
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.124    22.676 r  seven_seg_display/anode_select/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.060    25.736    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    29.269 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.269    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.029ns  (logic 8.377ns (34.863%)  route 15.652ns (65.137%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.618     5.221    recorder/CLK_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  recorder/recording_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  recorder/recording_length_reg[8]/Q
                         net (fo=30, routed)          2.419     8.096    recorder/recording_length_out[4]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.220 r  recorder/CA_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.670     8.890    recorder/CA_OBUF[6]_inst_i_346_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.014 r  recorder/CA_OBUF[6]_inst_i_223/O
                         net (fo=2, routed)           0.603     9.618    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_0[1]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.742 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227/O
                         net (fo=1, routed)           0.000     9.742    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227_n_1
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.122 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.122    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125_n_1
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.239 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.239    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.554 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[3]
                         net (fo=14, routed)          1.044    11.598    seven_seg_display/value_to_digit/recording_length_reg[14]_0[0]
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.307    11.905 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443/O
                         net (fo=1, routed)           0.549    12.454    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443_n_1
    SLICE_X56Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.850 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    12.850    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.173 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           0.955    14.128    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X57Y79         LUT4 (Prop_lut4_I2_O)        0.306    14.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.434    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.835 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.835    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.063 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           0.857    15.920    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.335    16.255 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           0.632    16.887    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X52Y78         LUT5 (Prop_lut5_I2_O)        0.328    17.215 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           1.109    18.324    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.448 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           0.905    19.353    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X53Y78         LUT6 (Prop_lut6_I2_O)        0.124    19.477 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.804    20.281    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_5
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    20.405 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.851    21.256    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_6_n_1
    SLICE_X52Y76         LUT6 (Prop_lut6_I0_O)        0.124    21.380 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.821    22.201    seven_seg_display/anode_select/digit[3]
    SLICE_X51Y76         LUT4 (Prop_lut4_I0_O)        0.124    22.325 r  seven_seg_display/anode_select/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.432    25.756    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    29.250 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.250    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/recording_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.954ns  (logic 8.445ns (35.254%)  route 15.509ns (64.746%))
  Logic Levels:           20  (CARRY4=7 LUT3=3 LUT4=2 LUT5=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.618     5.221    recorder/CLK_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  recorder/recording_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  recorder/recording_length_reg[8]/Q
                         net (fo=30, routed)          2.419     8.096    recorder/recording_length_out[4]
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.220 r  recorder/CA_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.670     8.890    recorder/CA_OBUF[6]_inst_i_346_n_1
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.014 r  recorder/CA_OBUF[6]_inst_i_223/O
                         net (fo=2, routed)           0.603     9.618    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_0[1]
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.742 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227/O
                         net (fo=1, routed)           0.000     9.742    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_227_n_1
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.122 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000    10.122    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_125_n_1
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.239 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.239    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_53_n_1
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.554 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_82/O[3]
                         net (fo=14, routed)          1.044    11.598    seven_seg_display/value_to_digit/recording_length_reg[14]_0[0]
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.307    11.905 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443/O
                         net (fo=1, routed)           0.549    12.454    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_443_n_1
    SLICE_X56Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.850 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351/CO[3]
                         net (fo=1, routed)           0.000    12.850    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_351_n_1
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.173 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236/O[1]
                         net (fo=3, routed)           0.955    14.128    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_236_n_7
    SLICE_X57Y79         LUT4 (Prop_lut4_I2_O)        0.306    14.434 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365/O
                         net (fo=1, routed)           0.000    14.434    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_365_n_1
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.835 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000    14.835    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_238_n_1
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.063 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135/CO[2]
                         net (fo=7, routed)           0.857    15.920    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_135_n_2
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.335    16.255 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54/O
                         net (fo=6, routed)           0.632    16.887    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_54_n_1
    SLICE_X52Y78         LUT5 (Prop_lut5_I2_O)        0.328    17.215 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85/O
                         net (fo=6, routed)           1.109    18.324    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_85_n_1
    SLICE_X54Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.448 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55/O
                         net (fo=8, routed)           0.831    19.280    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_55_n_1
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124    19.404 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.810    20.213    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_58_n_1
    SLICE_X53Y77         LUT5 (Prop_lut5_I2_O)        0.124    20.337 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.805    21.142    seven_seg_display/anode_select/CA_OBUF[3]_inst_i_1_9
    SLICE_X52Y76         LUT6 (Prop_lut6_I5_O)        0.124    21.266 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.055    22.321    seven_seg_display/anode_select/digit[0]
    SLICE_X51Y73         LUT4 (Prop_lut4_I3_O)        0.124    22.445 r  seven_seg_display/anode_select/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.169    25.614    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    29.175 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.175    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recording_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.541ns  (logic 4.368ns (41.440%)  route 6.173ns (58.560%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.623     5.226    CLK_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  recording_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  recording_reg/Q
                         net (fo=19, routed)          2.339     8.021    seven_seg_display/anode_select/recording
    SLICE_X49Y76         LUT3 (Prop_lut3_I1_O)        0.152     8.173 r  seven_seg_display/anode_select/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.833    12.006    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    15.766 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.766    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/sd_card_controller/enable_SCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SD_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.440ns  (logic 4.129ns (39.549%)  route 6.311ns (60.451%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.634     5.237    recorder/sd_card_controller/CLK_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  recorder/sd_card_controller/enable_SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  recorder/sd_card_controller/enable_SCLK_reg/Q
                         net (fo=2, routed)           1.010     6.703    recorder/sd_card_controller/SCLK_clock_divider/enable_SCLK
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.827 r  recorder/sd_card_controller/SCLK_clock_divider/SD_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.301    12.128    SD_SCLK_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.549    15.676 r  SD_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    15.676    SD_SCLK
    B1                                                                r  SD_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recording_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.032ns  (logic 4.098ns (40.844%)  route 5.935ns (59.156%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.623     5.226    CLK_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  recording_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  recording_reg/Q
                         net (fo=19, routed)          1.944     7.626    seven_seg_display/anode_select/recording
    SLICE_X49Y75         LUT3 (Prop_lut3_I1_O)        0.124     7.750 r  seven_seg_display/anode_select/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.990    11.740    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.258 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.258    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/active_freq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.164ns (44.112%)  route 0.208ns (55.888%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.567     1.486    signal_generator/CLK_IBUF_BUFG
    SLICE_X14Y69         FDRE                                         r  signal_generator/active_freq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  signal_generator/active_freq_reg[5]/Q
                         net (fo=16, routed)          0.208     1.858    signal_generator/single_signal_generator/Q[5]
    SLICE_X13Y66         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.141ns (36.399%)  route 0.246ns (63.601%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.567     1.486    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  signal_generator/active_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  signal_generator/active_freq_reg[0]/Q
                         net (fo=21, routed)          0.246     1.874    signal_generator/single_signal_generator/Q[0]
    SLICE_X12Y67         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.128ns (29.184%)  route 0.311ns (70.816%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.567     1.486    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=20, routed)          0.311     1.925    signal_generator/single_signal_generator/Q[1]
    SLICE_X12Y67         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.164ns (36.521%)  route 0.285ns (63.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.567     1.486    signal_generator/CLK_IBUF_BUFG
    SLICE_X14Y69         FDRE                                         r  signal_generator/active_freq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  signal_generator/active_freq_reg[4]/Q
                         net (fo=15, routed)          0.285     1.935    signal_generator/single_signal_generator/Q[4]
    SLICE_X13Y66         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.128ns (28.234%)  route 0.325ns (71.766%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.567     1.486    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  signal_generator/active_freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  signal_generator/active_freq_reg[3]/Q
                         net (fo=14, routed)          0.325     1.940    signal_generator/single_signal_generator/Q[3]
    SLICE_X13Y66         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/freq_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.141ns (27.508%)  route 0.372ns (72.492%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.567     1.486    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  signal_generator/active_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  signal_generator/active_freq_reg[2]/Q
                         net (fo=17, routed)          0.372     1.999    signal_generator/single_signal_generator/Q[2]
    SLICE_X13Y66         LDCE                                         r  signal_generator/single_signal_generator/freq_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/signal_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.773ns  (logic 0.209ns (27.050%)  route 0.564ns (72.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.560     1.479    CLK_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  waveform_reg[0]/Q
                         net (fo=22, routed)          0.378     2.021    signal_generator/single_signal_generator/saw/signal_val_reg[4]_i_2_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.066 r  signal_generator/single_signal_generator/saw/signal_val_reg[0]_i_1/O
                         net (fo=1, routed)           0.186     2.252    signal_generator/single_signal_generator/saw_n_8
    SLICE_X43Y66         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/signal_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.899ns  (logic 0.209ns (23.258%)  route 0.690ns (76.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.560     1.479    CLK_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  waveform_reg[0]/Q
                         net (fo=22, routed)          0.568     2.211    signal_generator/single_signal_generator/saw/signal_val_reg[4]_i_2_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I4_O)        0.045     2.256 r  signal_generator/single_signal_generator/saw/signal_val_reg[1]_i_1/O
                         net (fo=1, routed)           0.122     2.378    signal_generator/single_signal_generator/saw_n_7
    SLICE_X48Y69         LDCE                                         r  signal_generator/single_signal_generator/signal_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/sine_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.630ns (77.036%)  route 0.188ns (22.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.665     1.585    signal_generator/single_signal_generator/CLK_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  signal_generator/single_signal_generator/sine_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.630     2.215 r  signal_generator/single_signal_generator/sine_addr2/P[15]
                         net (fo=1, routed)           0.188     2.403    signal_generator/single_signal_generator/sine_addr2_n_91
    SLICE_X13Y53         LDCE                                         r  signal_generator/single_signal_generator/sine_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/single_signal_generator/sine_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.630ns (76.942%)  route 0.189ns (23.058%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.665     1.585    signal_generator/single_signal_generator/CLK_IBUF_BUFG
    DSP48_X0Y20          DSP48E1                                      r  signal_generator/single_signal_generator/sine_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.630     2.215 r  signal_generator/single_signal_generator/sine_addr2/P[14]
                         net (fo=1, routed)           0.189     2.404    signal_generator/single_signal_generator/sine_addr2_n_92
    SLICE_X13Y54         LDCE                                         r  signal_generator/single_signal_generator/sine_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         17282 Endpoints
Min Delay         17282 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[650][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.347ns  (logic 1.879ns (9.235%)  route 18.468ns (90.765%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         8.910    10.417    recorder/signal_buffer_out/lopt
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.823    16.363    recorder/signal_buffer_out/b_out_rst1
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124    16.487 r  recorder/signal_buffer_out/buffer_array[651][7]_i_3/O
                         net (fo=133, routed)         3.097    19.584    recorder/signal_buffer_out/buffer_array[651][7]_i_3_n_1
    SLICE_X19Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.708 r  recorder/signal_buffer_out/buffer_array[650][7]_i_1/O
                         net (fo=8, routed)           0.639    20.347    recorder/signal_buffer_out/buffer_array[650][7]_i_1_n_1
    SLICE_X19Y6          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[650][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.689     5.111    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X19Y6          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[650][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[437][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.289ns  (logic 1.879ns (9.261%)  route 18.410ns (90.739%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         8.910    10.417    recorder/signal_buffer_out/lopt
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.566    16.106    recorder/signal_buffer_out/b_out_rst1
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124    16.230 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         3.223    19.454    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.578 r  recorder/signal_buffer_out/buffer_array[437][7]_i_1/O
                         net (fo=8, routed)           0.712    20.289    recorder/signal_buffer_out/buffer_array[437][7]_i_1_n_1
    SLICE_X22Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[437][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.690     5.112    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X22Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[437][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[437][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.289ns  (logic 1.879ns (9.261%)  route 18.410ns (90.739%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         8.910    10.417    recorder/signal_buffer_out/lopt
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.566    16.106    recorder/signal_buffer_out/b_out_rst1
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124    16.230 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         3.223    19.454    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.578 r  recorder/signal_buffer_out/buffer_array[437][7]_i_1/O
                         net (fo=8, routed)           0.712    20.289    recorder/signal_buffer_out/buffer_array[437][7]_i_1_n_1
    SLICE_X22Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[437][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.690     5.112    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X22Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[437][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[437][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.289ns  (logic 1.879ns (9.261%)  route 18.410ns (90.739%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         8.910    10.417    recorder/signal_buffer_out/lopt
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.566    16.106    recorder/signal_buffer_out/b_out_rst1
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124    16.230 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         3.223    19.454    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.578 r  recorder/signal_buffer_out/buffer_array[437][7]_i_1/O
                         net (fo=8, routed)           0.712    20.289    recorder/signal_buffer_out/buffer_array[437][7]_i_1_n_1
    SLICE_X22Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[437][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.690     5.112    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X22Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[437][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[437][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.289ns  (logic 1.879ns (9.261%)  route 18.410ns (90.739%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         8.910    10.417    recorder/signal_buffer_out/lopt
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.566    16.106    recorder/signal_buffer_out/b_out_rst1
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124    16.230 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         3.223    19.454    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.578 r  recorder/signal_buffer_out/buffer_array[437][7]_i_1/O
                         net (fo=8, routed)           0.712    20.289    recorder/signal_buffer_out/buffer_array[437][7]_i_1_n_1
    SLICE_X22Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[437][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.690     5.112    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X22Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[437][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[256][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.278ns  (logic 1.879ns (9.266%)  route 18.399ns (90.734%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         8.910    10.417    recorder/signal_buffer_out/lopt
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.180    16.721    recorder/signal_buffer_out/b_out_rst1
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.845 r  recorder/signal_buffer_out/buffer_array[12][7]_i_3/O
                         net (fo=92, routed)          2.132    18.977    recorder/signal_buffer_out/buffer_array[12][7]_i_3_n_1
    SLICE_X38Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.101 r  recorder/signal_buffer_out/buffer_array[256][7]_i_1/O
                         net (fo=8, routed)           1.177    20.278    recorder/signal_buffer_out/buffer_array[256][7]_i_1_n_1
    SLICE_X39Y36         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[256][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.678     5.100    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[256][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[256][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.278ns  (logic 1.879ns (9.266%)  route 18.399ns (90.734%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         8.910    10.417    recorder/signal_buffer_out/lopt
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.180    16.721    recorder/signal_buffer_out/b_out_rst1
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.845 r  recorder/signal_buffer_out/buffer_array[12][7]_i_3/O
                         net (fo=92, routed)          2.132    18.977    recorder/signal_buffer_out/buffer_array[12][7]_i_3_n_1
    SLICE_X38Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.101 r  recorder/signal_buffer_out/buffer_array[256][7]_i_1/O
                         net (fo=8, routed)           1.177    20.278    recorder/signal_buffer_out/buffer_array[256][7]_i_1_n_1
    SLICE_X39Y36         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[256][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.678     5.100    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[256][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[256][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.278ns  (logic 1.879ns (9.266%)  route 18.399ns (90.734%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         8.910    10.417    recorder/signal_buffer_out/lopt
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.180    16.721    recorder/signal_buffer_out/b_out_rst1
    SLICE_X55Y38         LUT2 (Prop_lut2_I0_O)        0.124    16.845 r  recorder/signal_buffer_out/buffer_array[12][7]_i_3/O
                         net (fo=92, routed)          2.132    18.977    recorder/signal_buffer_out/buffer_array[12][7]_i_3_n_1
    SLICE_X38Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.101 r  recorder/signal_buffer_out/buffer_array[256][7]_i_1/O
                         net (fo=8, routed)           1.177    20.278    recorder/signal_buffer_out/buffer_array[256][7]_i_1_n_1
    SLICE_X39Y36         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[256][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.678     5.100    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[256][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[439][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.223ns  (logic 1.879ns (9.292%)  route 18.344ns (90.708%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         8.910    10.417    recorder/signal_buffer_out/lopt
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.566    16.106    recorder/signal_buffer_out/b_out_rst1
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124    16.230 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         3.223    19.453    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X23Y3          LUT5 (Prop_lut5_I0_O)        0.124    19.577 r  recorder/signal_buffer_out/buffer_array[439][7]_i_1/O
                         net (fo=8, routed)           0.645    20.223    recorder/signal_buffer_out/buffer_array[439][7]_i_1_n_1
    SLICE_X25Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[439][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.689     5.111    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X25Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[439][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[439][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.223ns  (logic 1.879ns (9.292%)  route 18.344ns (90.708%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=115, routed)         8.910    10.417    recorder/signal_buffer_out/lopt
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          5.566    16.106    recorder/signal_buffer_out/b_out_rst1
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124    16.230 r  recorder/signal_buffer_out/buffer_array[60][7]_i_3/O
                         net (fo=156, routed)         3.223    19.453    recorder/signal_buffer_out/buffer_array[60][7]_i_3_n_1
    SLICE_X23Y3          LUT5 (Prop_lut5_I0_O)        0.124    19.577 r  recorder/signal_buffer_out/buffer_array[439][7]_i_1/O
                         net (fo=8, routed)           0.645    20.223    recorder/signal_buffer_out/buffer_array[439][7]_i_1_n_1
    SLICE_X25Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[439][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       1.689     5.111    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X25Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[439][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.273ns (45.381%)  route 0.329ns (54.619%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X32Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.098     0.256    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X31Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.301 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.301    signal_generator/single_signal_generator_n_9
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.371 r  signal_generator/combined_signal0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.231     0.602    signal_generator/combined_signal0_inferred__0/i__carry_n_8
    SLICE_X28Y71         FDRE                                         r  signal_generator/combined_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.830     1.995    signal_generator/CLK_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  signal_generator/combined_signal_reg[0]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.268ns (40.142%)  route 0.400ns (59.858%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[1]/G
    SLICE_X32Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[1]/Q
                         net (fo=1, routed)           0.130     0.288    signal_generator/single_signal_generator/sine_signal[1]
    SLICE_X31Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.333 r  signal_generator/single_signal_generator/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.333    signal_generator/single_signal_generator_n_8
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.398 r  signal_generator/combined_signal0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.270     0.668    signal_generator/combined_signal0_inferred__0/i__carry_n_7
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.829     1.994    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[1]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.266ns (37.212%)  route 0.449ns (62.788%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[7]/G
    SLICE_X32Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[7]/Q
                         net (fo=1, routed)           0.206     0.364    signal_generator/single_signal_generator/sine_signal[7]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  signal_generator/single_signal_generator/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.409    signal_generator/single_signal_generator_n_10
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.472 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.243     0.715    signal_generator/combined_signal0_inferred__0/i__carry__0_n_5
    SLICE_X33Y73         FDRE                                         r  signal_generator/combined_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.827     1.992    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  signal_generator/combined_signal_reg[7]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.369ns (50.031%)  route 0.369ns (49.969%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X32Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.098     0.256    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X31Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.301 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.301    signal_generator/single_signal_generator_n_9
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.467 r  signal_generator/combined_signal0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.271     0.738    signal_generator/combined_signal0_inferred__0/i__carry_n_5
    SLICE_X32Y72         FDRE                                         r  signal_generator/combined_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.829     1.994    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y72         FDRE                                         r  signal_generator/combined_signal_reg[3]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.282ns (38.139%)  route 0.457ns (61.861%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[8]/G
    SLICE_X36Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.239     0.397    signal_generator/sine_signal[8]
    SLICE_X31Y70         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.521 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.218     0.739    signal_generator/combined_signal0_inferred__0/i__carry__1_n_7
    SLICE_X33Y74         FDRE                                         r  signal_generator/combined_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.826     1.991    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y74         FDRE                                         r  signal_generator/combined_signal_reg[9]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.487ns (65.020%)  route 0.262ns (34.980%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X32Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.098     0.256    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X31Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.301 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.301    signal_generator/single_signal_generator_n_9
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.453 r  signal_generator/combined_signal0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.453    signal_generator/combined_signal0_inferred__0/i__carry_n_1
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.492 r  signal_generator/combined_signal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.492    signal_generator/combined_signal0_inferred__0/i__carry__0_n_1
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.531 r  signal_generator/combined_signal0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.531    signal_generator/combined_signal0_inferred__0/i__carry__1_n_1
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.585 r  signal_generator/combined_signal0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.164     0.749    signal_generator/combined_signal0_inferred__0/i__carry__2_n_8
    SLICE_X33Y74         FDRE                                         r  signal_generator/combined_signal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.826     1.991    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y74         FDRE                                         r  signal_generator/combined_signal_reg[12]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.273ns (36.048%)  route 0.484ns (63.952%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[4]/G
    SLICE_X32Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[4]/Q
                         net (fo=1, routed)           0.156     0.314    signal_generator/single_signal_generator/sine_signal[4]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  signal_generator/single_signal_generator/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     0.359    signal_generator/single_signal_generator_n_13
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.328     0.757    signal_generator/combined_signal0_inferred__0/i__carry__0_n_8
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.829     1.994    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[4]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.309ns (38.584%)  route 0.492ns (61.416%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[4]/G
    SLICE_X32Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[4]/Q
                         net (fo=1, routed)           0.156     0.314    signal_generator/single_signal_generator/sine_signal[4]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  signal_generator/single_signal_generator/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     0.359    signal_generator/single_signal_generator_n_13
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.465 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.336     0.801    signal_generator/combined_signal0_inferred__0/i__carry__0_n_7
    SLICE_X33Y73         FDRE                                         r  signal_generator/combined_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.827     1.992    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  signal_generator/combined_signal_reg[5]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.349ns (42.964%)  route 0.463ns (57.036%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[0]/G
    SLICE_X32Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.098     0.256    signal_generator/single_signal_generator/sine_signal[0]
    SLICE_X31Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.301 r  signal_generator/single_signal_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.301    signal_generator/single_signal_generator_n_9
    SLICE_X31Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.447 r  signal_generator/combined_signal0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.365     0.812    signal_generator/combined_signal0_inferred__0/i__carry_n_6
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.829     1.994    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  signal_generator/combined_signal_reg[2]/C

Slack:                    inf
  Source:                 signal_generator/single_signal_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.336ns (41.067%)  route 0.482ns (58.933%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         LDCE                         0.000     0.000 r  signal_generator/single_signal_generator/sine_signal_reg[8]/G
    SLICE_X36Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/single_signal_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.239     0.397    signal_generator/sine_signal[8]
    SLICE_X31Y70         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.178     0.575 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.243     0.818    signal_generator/combined_signal0_inferred__0/i__carry__1_n_5
    SLICE_X33Y74         FDRE                                         r  signal_generator/combined_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17049, routed)       0.826     1.991    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y74         FDRE                                         r  signal_generator/combined_signal_reg[11]/C





