{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 12:08:48 2013 " "Info: Processing started: Wed Jun 12 12:08:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LoginCircuit -c LoginCircuit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LoginCircuit -c LoginCircuit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50MHZ " "Info: Assuming node \"CLK_50MHZ\" is an undefined clock" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK1 " "Info: Detected ripple clock \"CLK1\" as buffer" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50MHZ register CLK2\[2\] register SUB\[0\] 80.35 MHz 12.446 ns Internal " "Info: Clock \"CLK_50MHZ\" has Internal fmax of 80.35 MHz between source register \"CLK2\[2\]\" and destination register \"SUB\[0\]\" (period= 12.446 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.232 ns + Longest register register " "Info: + Longest register to register delay is 12.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK2\[2\] 1 REG LCFF_X46_Y17_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y17_N9; Fanout = 3; REG Node = 'CLK2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK2[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.414 ns) 1.244 ns Add1~5 2 COMB LCCOMB_X47_Y20_N4 2 " "Info: 2: + IC(0.830 ns) + CELL(0.414 ns) = 1.244 ns; Loc. = LCCOMB_X47_Y20_N4; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { CLK2[2] Add1~5 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.315 ns Add1~7 3 COMB LCCOMB_X47_Y20_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.315 ns; Loc. = LCCOMB_X47_Y20_N6; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.386 ns Add1~9 4 COMB LCCOMB_X47_Y20_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.386 ns; Loc. = LCCOMB_X47_Y20_N8; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.457 ns Add1~11 5 COMB LCCOMB_X47_Y20_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.457 ns; Loc. = LCCOMB_X47_Y20_N10; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.528 ns Add1~13 6 COMB LCCOMB_X47_Y20_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.528 ns; Loc. = LCCOMB_X47_Y20_N12; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.687 ns Add1~15 7 COMB LCCOMB_X47_Y20_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.687 ns; Loc. = LCCOMB_X47_Y20_N14; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~13 Add1~15 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.758 ns Add1~17 8 COMB LCCOMB_X47_Y20_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.758 ns; Loc. = LCCOMB_X47_Y20_N16; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.829 ns Add1~19 9 COMB LCCOMB_X47_Y20_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.829 ns; Loc. = LCCOMB_X47_Y20_N18; Fanout = 2; COMB Node = 'Add1~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~17 Add1~19 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.900 ns Add1~21 10 COMB LCCOMB_X47_Y20_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.900 ns; Loc. = LCCOMB_X47_Y20_N20; Fanout = 2; COMB Node = 'Add1~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~19 Add1~21 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.971 ns Add1~23 11 COMB LCCOMB_X47_Y20_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.971 ns; Loc. = LCCOMB_X47_Y20_N22; Fanout = 2; COMB Node = 'Add1~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~21 Add1~23 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.042 ns Add1~25 12 COMB LCCOMB_X47_Y20_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.042 ns; Loc. = LCCOMB_X47_Y20_N24; Fanout = 2; COMB Node = 'Add1~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~23 Add1~25 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.113 ns Add1~27 13 COMB LCCOMB_X47_Y20_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.113 ns; Loc. = LCCOMB_X47_Y20_N26; Fanout = 2; COMB Node = 'Add1~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~25 Add1~27 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.184 ns Add1~29 14 COMB LCCOMB_X47_Y20_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.184 ns; Loc. = LCCOMB_X47_Y20_N28; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~27 Add1~29 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.330 ns Add1~31 15 COMB LCCOMB_X47_Y20_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.146 ns) = 2.330 ns; Loc. = LCCOMB_X47_Y20_N30; Fanout = 2; COMB Node = 'Add1~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~29 Add1~31 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.401 ns Add1~33 16 COMB LCCOMB_X47_Y19_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.401 ns; Loc. = LCCOMB_X47_Y19_N0; Fanout = 2; COMB Node = 'Add1~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~31 Add1~33 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.472 ns Add1~35 17 COMB LCCOMB_X47_Y19_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.472 ns; Loc. = LCCOMB_X47_Y19_N2; Fanout = 2; COMB Node = 'Add1~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~33 Add1~35 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.543 ns Add1~37 18 COMB LCCOMB_X47_Y19_N4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.543 ns; Loc. = LCCOMB_X47_Y19_N4; Fanout = 2; COMB Node = 'Add1~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~35 Add1~37 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.614 ns Add1~39 19 COMB LCCOMB_X47_Y19_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.614 ns; Loc. = LCCOMB_X47_Y19_N6; Fanout = 2; COMB Node = 'Add1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~37 Add1~39 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.685 ns Add1~41 20 COMB LCCOMB_X47_Y19_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.685 ns; Loc. = LCCOMB_X47_Y19_N8; Fanout = 2; COMB Node = 'Add1~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~39 Add1~41 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.756 ns Add1~43 21 COMB LCCOMB_X47_Y19_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.756 ns; Loc. = LCCOMB_X47_Y19_N10; Fanout = 2; COMB Node = 'Add1~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~41 Add1~43 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.827 ns Add1~45 22 COMB LCCOMB_X47_Y19_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.827 ns; Loc. = LCCOMB_X47_Y19_N12; Fanout = 2; COMB Node = 'Add1~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~43 Add1~45 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.986 ns Add1~47 23 COMB LCCOMB_X47_Y19_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.159 ns) = 2.986 ns; Loc. = LCCOMB_X47_Y19_N14; Fanout = 2; COMB Node = 'Add1~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~45 Add1~47 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.057 ns Add1~49 24 COMB LCCOMB_X47_Y19_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.057 ns; Loc. = LCCOMB_X47_Y19_N16; Fanout = 2; COMB Node = 'Add1~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~47 Add1~49 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.128 ns Add1~51 25 COMB LCCOMB_X47_Y19_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.128 ns; Loc. = LCCOMB_X47_Y19_N18; Fanout = 2; COMB Node = 'Add1~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~49 Add1~51 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.199 ns Add1~53 26 COMB LCCOMB_X47_Y19_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.199 ns; Loc. = LCCOMB_X47_Y19_N20; Fanout = 2; COMB Node = 'Add1~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~51 Add1~53 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.270 ns Add1~55 27 COMB LCCOMB_X47_Y19_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.270 ns; Loc. = LCCOMB_X47_Y19_N22; Fanout = 2; COMB Node = 'Add1~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~53 Add1~55 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.341 ns Add1~57 28 COMB LCCOMB_X47_Y19_N24 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.341 ns; Loc. = LCCOMB_X47_Y19_N24; Fanout = 2; COMB Node = 'Add1~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~55 Add1~57 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.751 ns Add1~58 29 COMB LCCOMB_X47_Y19_N26 2 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 3.751 ns; Loc. = LCCOMB_X47_Y19_N26; Fanout = 2; COMB Node = 'Add1~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~57 Add1~58 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.438 ns) 4.652 ns LessThan2~6 30 COMB LCCOMB_X46_Y19_N14 1 " "Info: 30: + IC(0.463 ns) + CELL(0.438 ns) = 4.652 ns; Loc. = LCCOMB_X46_Y19_N14; Fanout = 1; COMB Node = 'LessThan2~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { Add1~58 LessThan2~6 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.416 ns) 5.317 ns LessThan2~10 31 COMB LCCOMB_X46_Y19_N6 10 " "Info: 31: + IC(0.249 ns) + CELL(0.416 ns) = 5.317 ns; Loc. = LCCOMB_X46_Y19_N6; Fanout = 10; COMB Node = 'LessThan2~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { LessThan2~6 LessThan2~10 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.150 ns) 6.252 ns CLK2~391 32 COMB LCCOMB_X46_Y17_N4 2 " "Info: 32: + IC(0.785 ns) + CELL(0.150 ns) = 6.252 ns; Loc. = LCCOMB_X46_Y17_N4; Fanout = 2; COMB Node = 'CLK2~391'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { LessThan2~10 CLK2~391 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.371 ns) 6.886 ns LessThan3~0 33 COMB LCCOMB_X46_Y17_N10 2 " "Info: 33: + IC(0.263 ns) + CELL(0.371 ns) = 6.886 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 2; COMB Node = 'LessThan3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { CLK2~391 LessThan3~0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.150 ns) 8.014 ns LessThan3~12 34 COMB LCCOMB_X45_Y20_N26 1 " "Info: 34: + IC(0.978 ns) + CELL(0.150 ns) = 8.014 ns; Loc. = LCCOMB_X45_Y20_N26; Fanout = 1; COMB Node = 'LessThan3~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { LessThan3~0 LessThan3~12 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 8.407 ns LessThan3~13 35 COMB LCCOMB_X45_Y20_N20 2 " "Info: 35: + IC(0.243 ns) + CELL(0.150 ns) = 8.407 ns; Loc. = LCCOMB_X45_Y20_N20; Fanout = 2; COMB Node = 'LessThan3~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { LessThan3~12 LessThan3~13 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 8.943 ns SUB\[1\]~528 36 COMB LCCOMB_X45_Y20_N18 3 " "Info: 36: + IC(0.261 ns) + CELL(0.275 ns) = 8.943 ns; Loc. = LCCOMB_X45_Y20_N18; Fanout = 3; COMB Node = 'SUB\[1\]~528'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { LessThan3~13 SUB[1]~528 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.420 ns) 9.813 ns SUB\[1\]~529 37 COMB LCCOMB_X46_Y20_N6 2 " "Info: 37: + IC(0.450 ns) + CELL(0.420 ns) = 9.813 ns; Loc. = LCCOMB_X46_Y20_N6; Fanout = 2; COMB Node = 'SUB\[1\]~529'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { SUB[1]~528 SUB[1]~529 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 10.628 ns SUB\[1\]~534 38 COMB LCCOMB_X43_Y20_N28 7 " "Info: 38: + IC(0.665 ns) + CELL(0.150 ns) = 10.628 ns; Loc. = LCCOMB_X43_Y20_N28; Fanout = 7; COMB Node = 'SUB\[1\]~534'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { SUB[1]~529 SUB[1]~534 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.150 ns) 11.067 ns SUB\[0\]~536 39 COMB LCCOMB_X43_Y20_N22 1 " "Info: 39: + IC(0.289 ns) + CELL(0.150 ns) = 11.067 ns; Loc. = LCCOMB_X43_Y20_N22; Fanout = 1; COMB Node = 'SUB\[0\]~536'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { SUB[1]~534 SUB[0]~536 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 11.467 ns SUB\[0\]~537 40 COMB LCCOMB_X43_Y20_N0 1 " "Info: 40: + IC(0.250 ns) + CELL(0.150 ns) = 11.467 ns; Loc. = LCCOMB_X43_Y20_N0; Fanout = 1; COMB Node = 'SUB\[0\]~537'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { SUB[0]~536 SUB[0]~537 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 12.148 ns SUB\[0\]~543 41 COMB LCCOMB_X43_Y20_N16 1 " "Info: 41: + IC(0.261 ns) + CELL(0.420 ns) = 12.148 ns; Loc. = LCCOMB_X43_Y20_N16; Fanout = 1; COMB Node = 'SUB\[0\]~543'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { SUB[0]~537 SUB[0]~543 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.232 ns SUB\[0\] 42 REG LCFF_X43_Y20_N17 36 " "Info: 42: + IC(0.000 ns) + CELL(0.084 ns) = 12.232 ns; Loc. = LCFF_X43_Y20_N17; Fanout = 36; REG Node = 'SUB\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SUB[0]~543 SUB[0] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.245 ns ( 51.05 % ) " "Info: Total cell delay = 6.245 ns ( 51.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.987 ns ( 48.95 % ) " "Info: Total interconnect delay = 5.987 ns ( 48.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.232 ns" { CLK2[2] Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~35 Add1~37 Add1~39 Add1~41 Add1~43 Add1~45 Add1~47 Add1~49 Add1~51 Add1~53 Add1~55 Add1~57 Add1~58 LessThan2~6 LessThan2~10 CLK2~391 LessThan3~0 LessThan3~12 LessThan3~13 SUB[1]~528 SUB[1]~529 SUB[1]~534 SUB[0]~536 SUB[0]~537 SUB[0]~543 SUB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.232 ns" { CLK2[2] {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~25 {} Add1~27 {} Add1~29 {} Add1~31 {} Add1~33 {} Add1~35 {} Add1~37 {} Add1~39 {} Add1~41 {} Add1~43 {} Add1~45 {} Add1~47 {} Add1~49 {} Add1~51 {} Add1~53 {} Add1~55 {} Add1~57 {} Add1~58 {} LessThan2~6 {} LessThan2~10 {} CLK2~391 {} LessThan3~0 {} LessThan3~12 {} LessThan3~13 {} SUB[1]~528 {} SUB[1]~529 {} SUB[1]~534 {} SUB[0]~536 {} SUB[0]~537 {} SUB[0]~543 {} SUB[0] {} } { 0.000ns 0.830ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.463ns 0.249ns 0.785ns 0.263ns 0.978ns 0.243ns 0.261ns 0.450ns 0.665ns 0.289ns 0.250ns 0.261ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.416ns 0.150ns 0.371ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ destination 6.540 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50MHZ\" to destination register is 6.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHZ 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.787 ns) 3.111 ns CLK1 2 REG LCFF_X11_Y12_N19 2 " "Info: 2: + IC(1.325 ns) + CELL(0.787 ns) = 3.111 ns; Loc. = LCFF_X11_Y12_N19; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 4.974 ns CLK1~clkctrl 3 COMB CLKCTRL_G0 144 " "Info: 3: + IC(1.863 ns) + CELL(0.000 ns) = 4.974 ns; Loc. = CLKCTRL_G0; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 6.540 ns SUB\[0\] 4 REG LCFF_X43_Y20_N17 36 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 6.540 ns; Loc. = LCFF_X43_Y20_N17; Fanout = 36; REG Node = 'SUB\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLK1~clkctrl SUB[0] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.52 % ) " "Info: Total cell delay = 2.323 ns ( 35.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.217 ns ( 64.48 % ) " "Info: Total interconnect delay = 4.217 ns ( 64.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { CLK_50MHZ CLK1 CLK1~clkctrl SUB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} SUB[0] {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ source 6.540 ns - Longest register " "Info: - Longest clock path from clock \"CLK_50MHZ\" to source register is 6.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHZ 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.787 ns) 3.111 ns CLK1 2 REG LCFF_X11_Y12_N19 2 " "Info: 2: + IC(1.325 ns) + CELL(0.787 ns) = 3.111 ns; Loc. = LCFF_X11_Y12_N19; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 4.974 ns CLK1~clkctrl 3 COMB CLKCTRL_G0 144 " "Info: 3: + IC(1.863 ns) + CELL(0.000 ns) = 4.974 ns; Loc. = CLKCTRL_G0; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 6.540 ns CLK2\[2\] 4 REG LCFF_X46_Y17_N9 3 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 6.540 ns; Loc. = LCFF_X46_Y17_N9; Fanout = 3; REG Node = 'CLK2\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLK1~clkctrl CLK2[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.52 % ) " "Info: Total cell delay = 2.323 ns ( 35.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.217 ns ( 64.48 % ) " "Info: Total interconnect delay = 4.217 ns ( 64.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { CLK_50MHZ CLK1 CLK1~clkctrl CLK2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} CLK2[2] {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { CLK_50MHZ CLK1 CLK1~clkctrl SUB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} SUB[0] {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { CLK_50MHZ CLK1 CLK1~clkctrl CLK2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} CLK2[2] {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.232 ns" { CLK2[2] Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~35 Add1~37 Add1~39 Add1~41 Add1~43 Add1~45 Add1~47 Add1~49 Add1~51 Add1~53 Add1~55 Add1~57 Add1~58 LessThan2~6 LessThan2~10 CLK2~391 LessThan3~0 LessThan3~12 LessThan3~13 SUB[1]~528 SUB[1]~529 SUB[1]~534 SUB[0]~536 SUB[0]~537 SUB[0]~543 SUB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.232 ns" { CLK2[2] {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~25 {} Add1~27 {} Add1~29 {} Add1~31 {} Add1~33 {} Add1~35 {} Add1~37 {} Add1~39 {} Add1~41 {} Add1~43 {} Add1~45 {} Add1~47 {} Add1~49 {} Add1~51 {} Add1~53 {} Add1~55 {} Add1~57 {} Add1~58 {} LessThan2~6 {} LessThan2~10 {} CLK2~391 {} LessThan3~0 {} LessThan3~12 {} LessThan3~13 {} SUB[1]~528 {} SUB[1]~529 {} SUB[1]~534 {} SUB[0]~536 {} SUB[0]~537 {} SUB[0]~543 {} SUB[0] {} } { 0.000ns 0.830ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.463ns 0.249ns 0.785ns 0.263ns 0.978ns 0.243ns 0.261ns 0.450ns 0.665ns 0.289ns 0.250ns 0.261ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.416ns 0.150ns 0.371ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { CLK_50MHZ CLK1 CLK1~clkctrl SUB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} SUB[0] {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { CLK_50MHZ CLK1 CLK1~clkctrl CLK2[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} CLK2[2] {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SUB\[0\] KEY0 CLK_50MHZ 6.419 ns register " "Info: tsu for register \"SUB\[0\]\" (data pin = \"KEY0\", clock pin = \"CLK_50MHZ\") is 6.419 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.995 ns + Longest pin register " "Info: + Longest pin to register delay is 12.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY0 1 PIN PIN_G26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 12; PIN Node = 'KEY0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.412 ns) + CELL(0.150 ns) 7.424 ns SUB\[1\]~524 2 COMB LCCOMB_X47_Y18_N16 1 " "Info: 2: + IC(6.412 ns) + CELL(0.150 ns) = 7.424 ns; Loc. = LCCOMB_X47_Y18_N16; Fanout = 1; COMB Node = 'SUB\[1\]~524'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.562 ns" { KEY0 SUB[1]~524 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.437 ns) 8.540 ns SUB\[1\]~525 3 COMB LCCOMB_X44_Y18_N0 2 " "Info: 3: + IC(0.679 ns) + CELL(0.437 ns) = 8.540 ns; Loc. = LCCOMB_X44_Y18_N0; Fanout = 2; COMB Node = 'SUB\[1\]~525'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { SUB[1]~524 SUB[1]~525 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.416 ns) 10.167 ns SUB\[1\]~526 4 COMB LCCOMB_X46_Y20_N28 3 " "Info: 4: + IC(1.211 ns) + CELL(0.416 ns) = 10.167 ns; Loc. = LCCOMB_X46_Y20_N28; Fanout = 3; COMB Node = 'SUB\[1\]~526'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { SUB[1]~525 SUB[1]~526 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.149 ns) 10.576 ns SUB\[1\]~529 5 COMB LCCOMB_X46_Y20_N6 2 " "Info: 5: + IC(0.260 ns) + CELL(0.149 ns) = 10.576 ns; Loc. = LCCOMB_X46_Y20_N6; Fanout = 2; COMB Node = 'SUB\[1\]~529'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { SUB[1]~526 SUB[1]~529 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 11.391 ns SUB\[1\]~534 6 COMB LCCOMB_X43_Y20_N28 7 " "Info: 6: + IC(0.665 ns) + CELL(0.150 ns) = 11.391 ns; Loc. = LCCOMB_X43_Y20_N28; Fanout = 7; COMB Node = 'SUB\[1\]~534'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { SUB[1]~529 SUB[1]~534 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.150 ns) 11.830 ns SUB\[0\]~536 7 COMB LCCOMB_X43_Y20_N22 1 " "Info: 7: + IC(0.289 ns) + CELL(0.150 ns) = 11.830 ns; Loc. = LCCOMB_X43_Y20_N22; Fanout = 1; COMB Node = 'SUB\[0\]~536'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { SUB[1]~534 SUB[0]~536 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 12.230 ns SUB\[0\]~537 8 COMB LCCOMB_X43_Y20_N0 1 " "Info: 8: + IC(0.250 ns) + CELL(0.150 ns) = 12.230 ns; Loc. = LCCOMB_X43_Y20_N0; Fanout = 1; COMB Node = 'SUB\[0\]~537'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { SUB[0]~536 SUB[0]~537 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 12.911 ns SUB\[0\]~543 9 COMB LCCOMB_X43_Y20_N16 1 " "Info: 9: + IC(0.261 ns) + CELL(0.420 ns) = 12.911 ns; Loc. = LCCOMB_X43_Y20_N16; Fanout = 1; COMB Node = 'SUB\[0\]~543'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { SUB[0]~537 SUB[0]~543 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.995 ns SUB\[0\] 10 REG LCFF_X43_Y20_N17 36 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 12.995 ns; Loc. = LCFF_X43_Y20_N17; Fanout = 36; REG Node = 'SUB\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SUB[0]~543 SUB[0] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.968 ns ( 22.84 % ) " "Info: Total cell delay = 2.968 ns ( 22.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.027 ns ( 77.16 % ) " "Info: Total interconnect delay = 10.027 ns ( 77.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.995 ns" { KEY0 SUB[1]~524 SUB[1]~525 SUB[1]~526 SUB[1]~529 SUB[1]~534 SUB[0]~536 SUB[0]~537 SUB[0]~543 SUB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.995 ns" { KEY0 {} KEY0~combout {} SUB[1]~524 {} SUB[1]~525 {} SUB[1]~526 {} SUB[1]~529 {} SUB[1]~534 {} SUB[0]~536 {} SUB[0]~537 {} SUB[0]~543 {} SUB[0] {} } { 0.000ns 0.000ns 6.412ns 0.679ns 1.211ns 0.260ns 0.665ns 0.289ns 0.250ns 0.261ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.437ns 0.416ns 0.149ns 0.150ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ destination 6.540 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50MHZ\" to destination register is 6.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHZ 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.787 ns) 3.111 ns CLK1 2 REG LCFF_X11_Y12_N19 2 " "Info: 2: + IC(1.325 ns) + CELL(0.787 ns) = 3.111 ns; Loc. = LCFF_X11_Y12_N19; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 4.974 ns CLK1~clkctrl 3 COMB CLKCTRL_G0 144 " "Info: 3: + IC(1.863 ns) + CELL(0.000 ns) = 4.974 ns; Loc. = CLKCTRL_G0; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 6.540 ns SUB\[0\] 4 REG LCFF_X43_Y20_N17 36 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 6.540 ns; Loc. = LCFF_X43_Y20_N17; Fanout = 36; REG Node = 'SUB\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLK1~clkctrl SUB[0] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.52 % ) " "Info: Total cell delay = 2.323 ns ( 35.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.217 ns ( 64.48 % ) " "Info: Total interconnect delay = 4.217 ns ( 64.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { CLK_50MHZ CLK1 CLK1~clkctrl SUB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} SUB[0] {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.995 ns" { KEY0 SUB[1]~524 SUB[1]~525 SUB[1]~526 SUB[1]~529 SUB[1]~534 SUB[0]~536 SUB[0]~537 SUB[0]~543 SUB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.995 ns" { KEY0 {} KEY0~combout {} SUB[1]~524 {} SUB[1]~525 {} SUB[1]~526 {} SUB[1]~529 {} SUB[1]~534 {} SUB[0]~536 {} SUB[0]~537 {} SUB[0]~543 {} SUB[0] {} } { 0.000ns 0.000ns 6.412ns 0.679ns 1.211ns 0.260ns 0.665ns 0.289ns 0.250ns 0.261ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.437ns 0.416ns 0.149ns 0.150ns 0.150ns 0.150ns 0.420ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { CLK_50MHZ CLK1 CLK1~clkctrl SUB[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} SUB[0] {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50MHZ LCD_E LCD_E~reg0 13.418 ns register " "Info: tco from clock \"CLK_50MHZ\" to destination pin \"LCD_E\" through register \"LCD_E~reg0\" is 13.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ source 6.538 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHZ\" to source register is 6.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHZ 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.787 ns) 3.111 ns CLK1 2 REG LCFF_X11_Y12_N19 2 " "Info: 2: + IC(1.325 ns) + CELL(0.787 ns) = 3.111 ns; Loc. = LCFF_X11_Y12_N19; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 4.974 ns CLK1~clkctrl 3 COMB CLKCTRL_G0 144 " "Info: 3: + IC(1.863 ns) + CELL(0.000 ns) = 4.974 ns; Loc. = CLKCTRL_G0; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 6.538 ns LCD_E~reg0 4 REG LCFF_X45_Y21_N1 2 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 6.538 ns; Loc. = LCFF_X45_Y21_N1; Fanout = 2; REG Node = 'LCD_E~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK1~clkctrl LCD_E~reg0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.53 % ) " "Info: Total cell delay = 2.323 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.215 ns ( 64.47 % ) " "Info: Total interconnect delay = 4.215 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.538 ns" { CLK_50MHZ CLK1 CLK1~clkctrl LCD_E~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.538 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} LCD_E~reg0 {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.630 ns + Longest register pin " "Info: + Longest register to pin delay is 6.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_E~reg0 1 REG LCFF_X45_Y21_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y21_N1; Fanout = 2; REG Node = 'LCD_E~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_E~reg0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.998 ns) + CELL(2.632 ns) 6.630 ns LCD_E 2 PIN PIN_K3 0 " "Info: 2: + IC(3.998 ns) + CELL(2.632 ns) = 6.630 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'LCD_E'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { LCD_E~reg0 LCD_E } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 39.70 % ) " "Info: Total cell delay = 2.632 ns ( 39.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.998 ns ( 60.30 % ) " "Info: Total interconnect delay = 3.998 ns ( 60.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { LCD_E~reg0 LCD_E } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { LCD_E~reg0 {} LCD_E {} } { 0.000ns 3.998ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.538 ns" { CLK_50MHZ CLK1 CLK1~clkctrl LCD_E~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.538 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} LCD_E~reg0 {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.630 ns" { LCD_E~reg0 LCD_E } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.630 ns" { LCD_E~reg0 {} LCD_E {} } { 0.000ns 3.998ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY0 LEDG0 10.202 ns Longest " "Info: Longest tpd from source pin \"KEY0\" to destination pin \"LEDG0\" is 10.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY0 1 PIN PIN_G26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 12; PIN Node = 'KEY0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.552 ns) + CELL(2.788 ns) 10.202 ns LEDG0 2 PIN PIN_W19 0 " "Info: 2: + IC(6.552 ns) + CELL(2.788 ns) = 10.202 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'LEDG0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.340 ns" { KEY0 LEDG0 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 35.78 % ) " "Info: Total cell delay = 3.650 ns ( 35.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.552 ns ( 64.22 % ) " "Info: Total interconnect delay = 6.552 ns ( 64.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.202 ns" { KEY0 LEDG0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.202 ns" { KEY0 {} KEY0~combout {} LEDG0 {} } { 0.000ns 0.000ns 6.552ns } { 0.000ns 0.862ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PASS\[2\] SW\[2\] CLK_50MHZ 4.498 ns register " "Info: th for register \"PASS\[2\]\" (data pin = \"SW\[2\]\", clock pin = \"CLK_50MHZ\") is 4.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHZ destination 6.543 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHZ\" to destination register is 6.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHZ 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHZ'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.787 ns) 3.111 ns CLK1 2 REG LCFF_X11_Y12_N19 2 " "Info: 2: + IC(1.325 ns) + CELL(0.787 ns) = 3.111 ns; Loc. = LCFF_X11_Y12_N19; Fanout = 2; REG Node = 'CLK1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK_50MHZ CLK1 } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 4.974 ns CLK1~clkctrl 3 COMB CLKCTRL_G0 144 " "Info: 3: + IC(1.863 ns) + CELL(0.000 ns) = 4.974 ns; Loc. = CLKCTRL_G0; Fanout = 144; COMB Node = 'CLK1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { CLK1 CLK1~clkctrl } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 6.543 ns PASS\[2\] 4 REG LCFF_X48_Y18_N11 1 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 6.543 ns; Loc. = LCFF_X48_Y18_N11; Fanout = 1; REG Node = 'PASS\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK1~clkctrl PASS[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.50 % ) " "Info: Total cell delay = 2.323 ns ( 35.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.220 ns ( 64.50 % ) " "Info: Total interconnect delay = 4.220 ns ( 64.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.543 ns" { CLK_50MHZ CLK1 CLK1~clkctrl PASS[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.543 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} PASS[2] {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.311 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.149 ns) 2.227 ns PASS\[2\]~feeder 2 COMB LCCOMB_X48_Y18_N10 1 " "Info: 2: + IC(1.079 ns) + CELL(0.149 ns) = 2.227 ns; Loc. = LCCOMB_X48_Y18_N10; Fanout = 1; COMB Node = 'PASS\[2\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { SW[2] PASS[2]~feeder } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.311 ns PASS\[2\] 3 REG LCFF_X48_Y18_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.311 ns; Loc. = LCFF_X48_Y18_N11; Fanout = 1; REG Node = 'PASS\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PASS[2]~feeder PASS[2] } "NODE_NAME" } } { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 53.31 % ) " "Info: Total cell delay = 1.232 ns ( 53.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 46.69 % ) " "Info: Total interconnect delay = 1.079 ns ( 46.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { SW[2] PASS[2]~feeder PASS[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.311 ns" { SW[2] {} SW[2]~combout {} PASS[2]~feeder {} PASS[2] {} } { 0.000ns 0.000ns 1.079ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.543 ns" { CLK_50MHZ CLK1 CLK1~clkctrl PASS[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.543 ns" { CLK_50MHZ {} CLK_50MHZ~combout {} CLK1 {} CLK1~clkctrl {} PASS[2] {} } { 0.000ns 0.000ns 1.325ns 1.863ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { SW[2] PASS[2]~feeder PASS[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.311 ns" { SW[2] {} SW[2]~combout {} PASS[2]~feeder {} PASS[2] {} } { 0.000ns 0.000ns 1.079ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 12:08:48 2013 " "Info: Processing ended: Wed Jun 12 12:08:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
