{"Source Block": ["oh/emmu/hdl/emmu.v@76:86@HdlIdDef", "   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n   wire \t      write_in;\n\n   /*****************************/\n   /*MMU WRITE LOGIC            */\n   /*****************************/\n\n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@73:83", "   reg [PW-1:0]       emesh_packet_reg;\n\n   wire [63:0] \t      emesh_dstaddr_out;   \n   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n   wire \t      write_in;\n\n   /*****************************/\n"], ["oh/emmu/hdl/emmu.v@74:84", "\n   wire [63:0] \t      emesh_dstaddr_out;   \n   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n   wire \t      write_in;\n\n   /*****************************/\n   /*MMU WRITE LOGIC            */\n"], ["oh/emmu/hdl/emmu.v@75:85", "   wire [63:0] \t      emesh_dstaddr_out;   \n   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n   wire \t      write_in;\n\n   /*****************************/\n   /*MMU WRITE LOGIC            */\n   /*****************************/\n"]], "Diff Content": {"Delete": [[81, "   wire \t      write_in;\n"]], "Add": [[81, "   wire [MW-1:0]      mem_wem;\n"], [81, "   wire [MW-1:0]      mem_data;   \n"], [81, "   wire [AW-1:0]      emesh_dstaddr_in;\n"], [81, "   /*AUTOWIRE*/\n"], [81, "   wire [4:0]\t\treg_ctrlmode;\t\t// From pe2 of packet2emesh.v\n"], [81, "   wire [AW-1:0]\treg_data;\t\t// From pe2 of packet2emesh.v\n"], [81, "   wire [1:0]\t\treg_datamode;\t\t// From pe2 of packet2emesh.v\n"], [81, "   wire [AW-1:0]\treg_dstaddr;\t\t// From pe2 of packet2emesh.v\n"], [81, "   wire [AW-1:0]\treg_srcaddr;\t\t// From pe2 of packet2emesh.v\n"], [81, "   wire\t\t\treg_write;\t\t// From pe2 of packet2emesh.v\n"]]}}