# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/generics/test/wordToByteRegisterTestbench/wordToByteRegisterTestbench.mdo}
# Loading project wordToByteRegisterTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:03:33 on Dec 23,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generics/source" -work work C:/Users/Duncan/git/ForthCPU/generics/source/wordToByteRegister.v 
# -- Compiling module wordToByteRegister
# 
# Top level modules:
# 	wordToByteRegister
# End time: 18:03:33 on Dec 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 18:03:33 on Dec 23,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generics/test" -work work C:/Users/Duncan/git/ForthCPU/generics/test/wordToByteRegisterTests.v 
# -- Compiling module wordToByteRegisterTests
# 
# Top level modules:
# 	wordToByteRegisterTests
# End time: 18:03:33 on Dec 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l wordToByteRegisterTests 
# Start time: 18:03:33 on Dec 23,2023
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.wordToByteRegisterTests
# Loading work.wordToByteRegister
# .main_pane.wave.interior.cs.body.pw.wf
# [T=300] FAILED in wordToByteRegisterTests: Q expected 00000000 != actual 01011010
# [T=500]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=600]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=700] FAILED in wordToByteRegisterTests: Q expected 10100101 != actual 00100101
# Compile of wordToByteRegister.v was successful.
# Compile of wordToByteRegisterTests.v was successful.
# 2 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wordToByteRegisterTests
# Loading work.wordToByteRegister
# [T=300] FAILED in wordToByteRegisterTests: Q expected 00000000 != actual 01011010
# [T=400] FAILED in wordToByteRegisterTests: Q expected 00000000 != actual 01011010
# [T=600]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=700]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=800]                                             passed in wordToByteRegisterTests: Q expected 10100101 actual 10100101
# Compile of wordToByteRegister.v was successful.
# Compile of wordToByteRegisterTests.v was successful.
# 2 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wordToByteRegisterTests
# Loading work.wordToByteRegister
# [T=300] FAILED in wordToByteRegisterTests: Q expected 00000000 != actual 01011010
# [T=400] FAILED in wordToByteRegisterTests: Q expected 00000000 != actual 01011010
# [T=500] FAILED in wordToByteRegisterTests: Q expected 00000000 != actual 01011010
# [T=700]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=800]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=900]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=1000]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=1100]                                             passed in wordToByteRegisterTests: Q expected 10100101 actual 10100101
# [T=1200]                                             passed in wordToByteRegisterTests: Q expected 10100101 actual 10100101
# [T=1300]                                             passed in wordToByteRegisterTests: Q expected 10100101 actual 10100101
# Compile of wordToByteRegister.v was successful.
# Compile of wordToByteRegisterTests.v was successful.
# 2 compiles, 0 failed with no errors.
restart; run 10us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.wordToByteRegisterTests
# Loading work.wordToByteRegister
# [T=300]                                             passed in wordToByteRegisterTests: Q expected 00000000 actual 00000000
# [T=400]                                             passed in wordToByteRegisterTests: Q expected 00000000 actual 00000000
# [T=500]                                             passed in wordToByteRegisterTests: Q expected 00000000 actual 00000000
# [T=700]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=800]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=900]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=1000]                                             passed in wordToByteRegisterTests: Q expected 01011010 actual 01011010
# [T=1100]                                             passed in wordToByteRegisterTests: Q expected 10100101 actual 10100101
# [T=1200]                                             passed in wordToByteRegisterTests: Q expected 10100101 actual 10100101
# [T=1300]                                             passed in wordToByteRegisterTests: Q expected 10100101 actual 10100101
# End time: 18:07:24 on Dec 23,2023, Elapsed time: 0:03:51
# Errors: 0, Warnings: 1
