/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SPIM */
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL3
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL3
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK3
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK3
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST3
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set SPIM_BSPIM_RxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK
.set SPIM_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set SPIM_BSPIM_RxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK0
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST0
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set SPIM_BSPIM_sR16_Dp_u0__A0_REG, CYREG_UDB_W8_A02
.set SPIM_BSPIM_sR16_Dp_u0__A1_REG, CYREG_UDB_W8_A12
.set SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set SPIM_BSPIM_sR16_Dp_u0__D0_REG, CYREG_UDB_W8_D02
.set SPIM_BSPIM_sR16_Dp_u0__D1_REG, CYREG_UDB_W8_D12
.set SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set SPIM_BSPIM_sR16_Dp_u0__F0_REG, CYREG_UDB_W8_F02
.set SPIM_BSPIM_sR16_Dp_u0__F1_REG, CYREG_UDB_W8_F12
.set SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_UDB_CAT16_A3
.set SPIM_BSPIM_sR16_Dp_u1__A0_REG, CYREG_UDB_W8_A03
.set SPIM_BSPIM_sR16_Dp_u1__A1_REG, CYREG_UDB_W8_A13
.set SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_UDB_CAT16_D3
.set SPIM_BSPIM_sR16_Dp_u1__D0_REG, CYREG_UDB_W8_D03
.set SPIM_BSPIM_sR16_Dp_u1__D1_REG, CYREG_UDB_W8_D13
.set SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_UDB_CAT16_F3
.set SPIM_BSPIM_sR16_Dp_u1__F0_REG, CYREG_UDB_W8_F03
.set SPIM_BSPIM_sR16_Dp_u1__F1_REG, CYREG_UDB_W8_F13
.set SPIM_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK1
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST1
.set SPIM_IntClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set SPIM_IntClock__DIV_ID, 0x00000041
.set SPIM_IntClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set SPIM_IntClock__PA_DIV_ID, 0x000000FF

/* UART */
.set UART_rx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SDA, 14
.set UART_rx__0__HSIOM_MASK, 0x000F0000
.set UART_rx__0__HSIOM_SHIFT, 16
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_rx__0__MASK, 0x10
.set UART_rx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_rx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_rx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_rx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_rx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_rx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_rx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_rx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_rx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_rx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_rx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_rx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_rx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_rx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_rx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_rx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_rx__0__PORT, 1
.set UART_rx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_rx__0__SHIFT, 4
.set UART_rx__DR, CYREG_GPIO_PRT1_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_rx__MASK, 0x10
.set UART_rx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_rx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_rx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_rx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_rx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_rx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_rx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_rx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_rx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_rx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_rx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_rx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_rx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_rx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_rx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_rx__PC, CYREG_GPIO_PRT1_PC
.set UART_rx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_rx__PORT, 1
.set UART_rx__PS, CYREG_GPIO_PRT1_PS
.set UART_rx__SHIFT, 4
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set UART_SCBCLK__DIV_ID, 0x00000042
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SCL, 14
.set UART_tx__0__HSIOM_MASK, 0x00F00000
.set UART_tx__0__HSIOM_SHIFT, 20
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_tx__0__MASK, 0x20
.set UART_tx__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set UART_tx__0__OUT_SEL_SHIFT, 10
.set UART_tx__0__OUT_SEL_VAL, -1
.set UART_tx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_tx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_tx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_tx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_tx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_tx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_tx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_tx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_tx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_tx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_tx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_tx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_tx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_tx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_tx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_tx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_tx__0__PORT, 1
.set UART_tx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_tx__0__SHIFT, 5
.set UART_tx__DR, CYREG_GPIO_PRT1_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_tx__MASK, 0x20
.set UART_tx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_tx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_tx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_tx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_tx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_tx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_tx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_tx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_tx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_tx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_tx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_tx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_tx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_tx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_tx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_tx__PC, CYREG_GPIO_PRT1_PC
.set UART_tx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_tx__PORT, 1
.set UART_tx__PS, CYREG_GPIO_PRT1_PS
.set UART_tx__SHIFT, 5

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_1__INTC_MASK, 0x20000
.set isr_1__INTC_NUMBER, 17
.set isr_1__INTC_PRIOR_MASK, 0xC000
.set isr_1__INTC_PRIOR_NUM, 3
.set isr_1__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_B1 */
.set Pin_B1__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_B1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_B1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_B1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_B1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_B1__0__HSIOM_MASK, 0x000000F0
.set Pin_B1__0__HSIOM_SHIFT, 4
.set Pin_B1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B1__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_B1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_B1__0__MASK, 0x02
.set Pin_B1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_B1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_B1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_B1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_B1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_B1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_B1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_B1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_B1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_B1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_B1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_B1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_B1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_B1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_B1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_B1__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_B1__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_B1__0__PORT, 3
.set Pin_B1__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_B1__0__SHIFT, 1
.set Pin_B1__DR, CYREG_GPIO_PRT3_DR
.set Pin_B1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_B1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_B1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_B1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B1__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_B1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_B1__MASK, 0x02
.set Pin_B1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_B1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_B1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_B1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_B1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_B1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_B1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_B1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_B1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_B1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_B1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_B1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_B1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_B1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_B1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_B1__PC, CYREG_GPIO_PRT3_PC
.set Pin_B1__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_B1__PORT, 3
.set Pin_B1__PS, CYREG_GPIO_PRT3_PS
.set Pin_B1__SHIFT, 1

/* Pin_B2 */
.set Pin_B2__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_B2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_B2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_B2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_B2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_B2__0__HSIOM_MASK, 0x00000F00
.set Pin_B2__0__HSIOM_SHIFT, 8
.set Pin_B2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B2__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_B2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_B2__0__MASK, 0x04
.set Pin_B2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_B2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_B2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_B2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_B2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_B2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_B2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_B2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_B2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_B2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_B2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_B2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_B2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_B2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_B2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_B2__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_B2__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_B2__0__PORT, 3
.set Pin_B2__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_B2__0__SHIFT, 2
.set Pin_B2__DR, CYREG_GPIO_PRT3_DR
.set Pin_B2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_B2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_B2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_B2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B2__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_B2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_B2__MASK, 0x04
.set Pin_B2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_B2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_B2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_B2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_B2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_B2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_B2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_B2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_B2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_B2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_B2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_B2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_B2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_B2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_B2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_B2__PC, CYREG_GPIO_PRT3_PC
.set Pin_B2__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_B2__PORT, 3
.set Pin_B2__PS, CYREG_GPIO_PRT3_PS
.set Pin_B2__SHIFT, 2

/* Pin_B3 */
.set Pin_B3__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_B3__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_B3__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_B3__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_B3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_B3__0__HSIOM_MASK, 0x0000F000
.set Pin_B3__0__HSIOM_SHIFT, 12
.set Pin_B3__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B3__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_B3__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B3__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_B3__0__MASK, 0x08
.set Pin_B3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_B3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_B3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_B3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_B3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_B3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_B3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_B3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_B3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_B3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_B3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_B3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_B3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_B3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_B3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_B3__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_B3__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_B3__0__PORT, 3
.set Pin_B3__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_B3__0__SHIFT, 3
.set Pin_B3__DR, CYREG_GPIO_PRT3_DR
.set Pin_B3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_B3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_B3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_B3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B3__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_B3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_B3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_B3__MASK, 0x08
.set Pin_B3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_B3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_B3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_B3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_B3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_B3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_B3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_B3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_B3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_B3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_B3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_B3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_B3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_B3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_B3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_B3__PC, CYREG_GPIO_PRT3_PC
.set Pin_B3__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_B3__PORT, 3
.set Pin_B3__PS, CYREG_GPIO_PRT3_PS
.set Pin_B3__SHIFT, 3

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL14
.set Clock_1__DIV_ID, 0x00000045
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL5
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Clock_2__DIV_ID, 0x00000040
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Clock_3 */
.set Clock_3__CTRL_REGISTER, CYREG_PERI_PCLK_CTL8
.set Clock_3__DIV_ID, 0x00000044
.set Clock_3__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set Clock_3__PA_DIV_ID, 0x000000FF

/* Pin_AIn */
.set Pin_AIn__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_AIn__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_AIn__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_AIn__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_AIn__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_AIn__0__HSIOM_MASK, 0x0000000F
.set Pin_AIn__0__HSIOM_SHIFT, 0
.set Pin_AIn__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_AIn__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_AIn__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_AIn__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_AIn__0__MASK, 0x01
.set Pin_AIn__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_AIn__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_AIn__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_AIn__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_AIn__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_AIn__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_AIn__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_AIn__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_AIn__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_AIn__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_AIn__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_AIn__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_AIn__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_AIn__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_AIn__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_AIn__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_AIn__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_AIn__0__PORT, 3
.set Pin_AIn__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_AIn__0__SHIFT, 0
.set Pin_AIn__DR, CYREG_GPIO_PRT3_DR
.set Pin_AIn__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_AIn__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_AIn__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_AIn__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_AIn__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_AIn__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_AIn__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_AIn__MASK, 0x01
.set Pin_AIn__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_AIn__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_AIn__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_AIn__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_AIn__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_AIn__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_AIn__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_AIn__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_AIn__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_AIn__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_AIn__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_AIn__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_AIn__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_AIn__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_AIn__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_AIn__PC, CYREG_GPIO_PRT3_PC
.set Pin_AIn__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_AIn__PORT, 3
.set Pin_AIn__PS, CYREG_GPIO_PRT3_PS
.set Pin_AIn__SHIFT, 0

/* isr_100Hz */
.set isr_100Hz__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_100Hz__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_100Hz__INTC_MASK, 0x02
.set isr_100Hz__INTC_NUMBER, 1
.set isr_100Hz__INTC_PRIOR_MASK, 0xC000
.set isr_100Hz__INTC_PRIOR_NUM, 3
.set isr_100Hz__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_100Hz__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_100Hz__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_SPI_SS */
.set Pin_SPI_SS__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_SPI_SS__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_SPI_SS__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_SPI_SS__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_SPI_SS__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_SPI_SS__0__HSIOM_MASK, 0x0000F000
.set Pin_SPI_SS__0__HSIOM_SHIFT, 12
.set Pin_SPI_SS__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SS__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SS__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SS__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SS__0__MASK, 0x08
.set Pin_SPI_SS__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SS__0__OUT_SEL_SHIFT, 6
.set Pin_SPI_SS__0__OUT_SEL_VAL, 2
.set Pin_SPI_SS__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_SPI_SS__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_SPI_SS__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SS__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_SPI_SS__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_SPI_SS__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_SPI_SS__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_SPI_SS__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_SPI_SS__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_SPI_SS__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_SPI_SS__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_SPI_SS__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_SPI_SS__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_SPI_SS__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_SPI_SS__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_SPI_SS__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_SPI_SS__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_SPI_SS__0__PORT, 1
.set Pin_SPI_SS__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_SPI_SS__0__SHIFT, 3
.set Pin_SPI_SS__DR, CYREG_GPIO_PRT1_DR
.set Pin_SPI_SS__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_SPI_SS__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_SPI_SS__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_SPI_SS__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SS__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SS__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SS__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SS__MASK, 0x08
.set Pin_SPI_SS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_SPI_SS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_SPI_SS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_SPI_SS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_SPI_SS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_SPI_SS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_SPI_SS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_SPI_SS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_SPI_SS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_SPI_SS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_SPI_SS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_SPI_SS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_SPI_SS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_SPI_SS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_SPI_SS__PC, CYREG_GPIO_PRT1_PC
.set Pin_SPI_SS__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_SPI_SS__PORT, 1
.set Pin_SPI_SS__PS, CYREG_GPIO_PRT1_PS
.set Pin_SPI_SS__SHIFT, 3

/* Second_PWM */
.set Second_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set Second_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set Second_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set Second_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set Second_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set Second_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set Second_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set Second_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set Second_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set Second_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set Second_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set Second_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set Second_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set Second_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set Second_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* ADC_SAR_Seq */
.set ADC_SAR_Seq_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000043
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_SAR_Seq_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set ADC_SAR_Seq_intClock__DIV_ID, 0x00000043
.set ADC_SAR_Seq_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set ADC_SAR_Seq_intClock__PA_DIV_ID, 0x000000FF
.set ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_IRQ__INTC_MASK, 0x8000
.set ADC_SAR_Seq_IRQ__INTC_NUMBER, 15
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Conv_Counter */
.set Conv_Counter_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Conv_Counter_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Conv_Counter_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Conv_Counter_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Conv_Counter_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Conv_Counter_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Conv_Counter_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Conv_Counter_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Conv_Counter_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Conv_Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Conv_Counter_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Conv_Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Conv_Counter_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Conv_Counter_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Conv_Counter_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Pin_SPI_MOSI */
.set Pin_SPI_MOSI__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_SPI_MOSI__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_SPI_MOSI__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_SPI_MOSI__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_SPI_MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_SPI_MOSI__0__HSIOM_MASK, 0x00F00000
.set Pin_SPI_MOSI__0__HSIOM_SHIFT, 20
.set Pin_SPI_MOSI__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_SPI_MOSI__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_SPI_MOSI__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_SPI_MOSI__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_SPI_MOSI__0__MASK, 0x20
.set Pin_SPI_MOSI__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Pin_SPI_MOSI__0__OUT_SEL_SHIFT, 10
.set Pin_SPI_MOSI__0__OUT_SEL_VAL, 0
.set Pin_SPI_MOSI__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_SPI_MOSI__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_SPI_MOSI__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_SPI_MOSI__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_SPI_MOSI__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_SPI_MOSI__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_SPI_MOSI__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_SPI_MOSI__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_SPI_MOSI__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_SPI_MOSI__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_SPI_MOSI__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_SPI_MOSI__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_SPI_MOSI__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_SPI_MOSI__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_SPI_MOSI__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_SPI_MOSI__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_SPI_MOSI__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_SPI_MOSI__0__PORT, 0
.set Pin_SPI_MOSI__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_SPI_MOSI__0__SHIFT, 5
.set Pin_SPI_MOSI__DR, CYREG_GPIO_PRT0_DR
.set Pin_SPI_MOSI__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_SPI_MOSI__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_SPI_MOSI__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_SPI_MOSI__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_SPI_MOSI__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_SPI_MOSI__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_SPI_MOSI__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_SPI_MOSI__MASK, 0x20
.set Pin_SPI_MOSI__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_SPI_MOSI__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_SPI_MOSI__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_SPI_MOSI__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_SPI_MOSI__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_SPI_MOSI__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_SPI_MOSI__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_SPI_MOSI__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_SPI_MOSI__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_SPI_MOSI__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_SPI_MOSI__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_SPI_MOSI__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_SPI_MOSI__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_SPI_MOSI__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_SPI_MOSI__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_SPI_MOSI__PC, CYREG_GPIO_PRT0_PC
.set Pin_SPI_MOSI__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_SPI_MOSI__PORT, 0
.set Pin_SPI_MOSI__PS, CYREG_GPIO_PRT0_PS
.set Pin_SPI_MOSI__SHIFT, 5

/* Pin_SPI_SCLK */
.set Pin_SPI_SCLK__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_SPI_SCLK__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_SPI_SCLK__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_SPI_SCLK__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_SPI_SCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_SPI_SCLK__0__HSIOM_MASK, 0x0000000F
.set Pin_SPI_SCLK__0__HSIOM_SHIFT, 0
.set Pin_SPI_SCLK__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SCLK__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SCLK__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SCLK__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SCLK__0__MASK, 0x01
.set Pin_SPI_SCLK__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SCLK__0__OUT_SEL_SHIFT, 0
.set Pin_SPI_SCLK__0__OUT_SEL_VAL, 1
.set Pin_SPI_SCLK__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_SPI_SCLK__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_SPI_SCLK__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SCLK__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_SPI_SCLK__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_SPI_SCLK__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_SPI_SCLK__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_SPI_SCLK__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_SPI_SCLK__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_SPI_SCLK__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_SPI_SCLK__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_SPI_SCLK__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_SPI_SCLK__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_SPI_SCLK__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_SPI_SCLK__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_SPI_SCLK__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_SPI_SCLK__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_SPI_SCLK__0__PORT, 1
.set Pin_SPI_SCLK__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_SPI_SCLK__0__SHIFT, 0
.set Pin_SPI_SCLK__DR, CYREG_GPIO_PRT1_DR
.set Pin_SPI_SCLK__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_SPI_SCLK__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_SPI_SCLK__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_SPI_SCLK__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SCLK__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SCLK__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_SPI_SCLK__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_SPI_SCLK__MASK, 0x01
.set Pin_SPI_SCLK__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_SPI_SCLK__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_SPI_SCLK__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_SPI_SCLK__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_SPI_SCLK__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_SPI_SCLK__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_SPI_SCLK__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_SPI_SCLK__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_SPI_SCLK__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_SPI_SCLK__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_SPI_SCLK__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_SPI_SCLK__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_SPI_SCLK__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_SPI_SCLK__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_SPI_SCLK__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_SPI_SCLK__PC, CYREG_GPIO_PRT1_PC
.set Pin_SPI_SCLK__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_SPI_SCLK__PORT, 1
.set Pin_SPI_SCLK__PS, CYREG_GPIO_PRT1_PS
.set Pin_SPI_SCLK__SHIFT, 0

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1A1711AA
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 21
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDR_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 2
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
