INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/final/project_3/project_3.srcs/sources_1/imports/src/ascii_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/final/project_3/project_3.srcs/sources_1/imports/src/ascii_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/final/project_3/project_3.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/final/project_3/project_3.srcs/sources_1/imports/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/final/project_3/project_3.srcs/sources_1/imports/src/vga_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/final/project_3/project_3.srcs/sim_1/imports/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
