{
  "module_name": "core.h",
  "hash_id": "2b45c380e23eb2b4984f0d87bc9b6a767577c18b62d7ecd1a0d63ef2671299e1",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/mt6357/core.h",
  "human_readable_source": " \n \n\n#ifndef __MFD_MT6357_CORE_H__\n#define __MFD_MT6357_CORE_H__\n\nenum mt6357_irq_top_status_shift {\n\tMT6357_BUCK_TOP = 0,\n\tMT6357_LDO_TOP,\n\tMT6357_PSC_TOP,\n\tMT6357_SCK_TOP,\n\tMT6357_BM_TOP,\n\tMT6357_HK_TOP,\n\tMT6357_XPP_TOP,\n\tMT6357_AUD_TOP,\n\tMT6357_MISC_TOP,\n};\n\nenum mt6357_irq_numbers {\n\tMT6357_IRQ_VPROC_OC = 0,\n\tMT6357_IRQ_VCORE_OC,\n\tMT6357_IRQ_VMODEM_OC,\n\tMT6357_IRQ_VS1_OC,\n\tMT6357_IRQ_VPA_OC,\n\tMT6357_IRQ_VCORE_PREOC,\n\tMT6357_IRQ_VFE28_OC = 16,\n\tMT6357_IRQ_VXO22_OC,\n\tMT6357_IRQ_VRF18_OC,\n\tMT6357_IRQ_VRF12_OC,\n\tMT6357_IRQ_VEFUSE_OC,\n\tMT6357_IRQ_VCN33_OC,\n\tMT6357_IRQ_VCN28_OC,\n\tMT6357_IRQ_VCN18_OC,\n\tMT6357_IRQ_VCAMA_OC,\n\tMT6357_IRQ_VCAMD_OC,\n\tMT6357_IRQ_VCAMIO_OC,\n\tMT6357_IRQ_VLDO28_OC,\n\tMT6357_IRQ_VUSB33_OC,\n\tMT6357_IRQ_VAUX18_OC,\n\tMT6357_IRQ_VAUD28_OC,\n\tMT6357_IRQ_VIO28_OC,\n\tMT6357_IRQ_VIO18_OC,\n\tMT6357_IRQ_VSRAM_PROC_OC,\n\tMT6357_IRQ_VSRAM_OTHERS_OC,\n\tMT6357_IRQ_VIBR_OC,\n\tMT6357_IRQ_VDRAM_OC,\n\tMT6357_IRQ_VMC_OC,\n\tMT6357_IRQ_VMCH_OC,\n\tMT6357_IRQ_VEMC_OC,\n\tMT6357_IRQ_VSIM1_OC,\n\tMT6357_IRQ_VSIM2_OC,\n\tMT6357_IRQ_PWRKEY = 48,\n\tMT6357_IRQ_HOMEKEY,\n\tMT6357_IRQ_PWRKEY_R,\n\tMT6357_IRQ_HOMEKEY_R,\n\tMT6357_IRQ_NI_LBAT_INT,\n\tMT6357_IRQ_CHRDET,\n\tMT6357_IRQ_CHRDET_EDGE,\n\tMT6357_IRQ_VCDT_HV_DET,\n\tMT6357_IRQ_WATCHDOG,\n\tMT6357_IRQ_VBATON_UNDET,\n\tMT6357_IRQ_BVALID_DET,\n\tMT6357_IRQ_OV,\n\tMT6357_IRQ_RTC = 64,\n\tMT6357_IRQ_FG_BAT0_H = 80,\n\tMT6357_IRQ_FG_BAT0_L,\n\tMT6357_IRQ_FG_CUR_H,\n\tMT6357_IRQ_FG_CUR_L,\n\tMT6357_IRQ_FG_ZCV,\n\tMT6357_IRQ_BATON_LV = 96,\n\tMT6357_IRQ_BATON_HT,\n\tMT6357_IRQ_BAT_H = 112,\n\tMT6357_IRQ_BAT_L,\n\tMT6357_IRQ_AUXADC_IMP,\n\tMT6357_IRQ_NAG_C_DLTV,\n\tMT6357_IRQ_AUDIO = 128,\n\tMT6357_IRQ_ACCDET = 133,\n\tMT6357_IRQ_ACCDET_EINT0,\n\tMT6357_IRQ_ACCDET_EINT1,\n\tMT6357_IRQ_SPI_CMD_ALERT = 144,\n\tMT6357_IRQ_NR,\n};\n\n#define MT6357_IRQ_BUCK_BASE\tMT6357_IRQ_VPROC_OC\n#define MT6357_IRQ_LDO_BASE\tMT6357_IRQ_VFE28_OC\n#define MT6357_IRQ_PSC_BASE\tMT6357_IRQ_PWRKEY\n#define MT6357_IRQ_SCK_BASE\tMT6357_IRQ_RTC\n#define MT6357_IRQ_BM_BASE\tMT6357_IRQ_FG_BAT0_H\n#define MT6357_IRQ_HK_BASE\tMT6357_IRQ_BAT_H\n#define MT6357_IRQ_AUD_BASE\tMT6357_IRQ_AUDIO\n#define MT6357_IRQ_MISC_BASE\tMT6357_IRQ_SPI_CMD_ALERT\n\n#define MT6357_IRQ_BUCK_BITS (MT6357_IRQ_VCORE_PREOC - MT6357_IRQ_BUCK_BASE + 1)\n#define MT6357_IRQ_LDO_BITS (MT6357_IRQ_VSIM2_OC - MT6357_IRQ_LDO_BASE + 1)\n#define MT6357_IRQ_PSC_BITS (MT6357_IRQ_VCDT_HV_DET - MT6357_IRQ_PSC_BASE + 1)\n#define MT6357_IRQ_SCK_BITS (MT6357_IRQ_RTC - MT6357_IRQ_SCK_BASE + 1)\n#define MT6357_IRQ_BM_BITS (MT6357_IRQ_BATON_HT - MT6357_IRQ_BM_BASE + 1)\n#define MT6357_IRQ_HK_BITS (MT6357_IRQ_NAG_C_DLTV - MT6357_IRQ_HK_BASE + 1)\n#define MT6357_IRQ_AUD_BITS (MT6357_IRQ_ACCDET_EINT1 - MT6357_IRQ_AUD_BASE + 1)\n#define MT6357_IRQ_MISC_BITS\t\\\n\t(MT6357_IRQ_SPI_CMD_ALERT - MT6357_IRQ_MISC_BASE + 1)\n\n#define MT6357_TOP_GEN(sp)\t\\\n{\t\\\n\t.hwirq_base = MT6357_IRQ_##sp##_BASE,\t\\\n\t.num_int_regs =\t\\\n\t\t((MT6357_IRQ_##sp##_BITS - 1) /\t\\\n\t\tMTK_PMIC_REG_WIDTH) + 1,\t\\\n\t.en_reg = MT6357_##sp##_TOP_INT_CON0,\t\\\n\t.en_reg_shift = 0x6,\t\\\n\t.sta_reg = MT6357_##sp##_TOP_INT_STATUS0,\t\\\n\t.sta_reg_shift = 0x2,\t\\\n\t.top_offset = MT6357_##sp##_TOP,\t\\\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}