<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMSubtarget.h source code [llvm/llvm/lib/Target/ARM/ARMSubtarget.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ARMSubtarget "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMSubtarget.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMSubtarget.h.html'>ARMSubtarget.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMSubtarget.h - Define Subtarget for the ARM ----------*- C++ -*--===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file declares the ARM specific subclass of TargetSubtargetInfo.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMSUBTARGET_H">LLVM_LIB_TARGET_ARM_ARMSUBTARGET_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_ARM_ARMSUBTARGET_H" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMSUBTARGET_H">LLVM_LIB_TARGET_ARM_ARMSUBTARGET_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARMConstantPoolValue.h.html">"ARMConstantPoolValue.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="ARMFrameLowering.h.html">"ARMFrameLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="ARMISelLowering.h.html">"ARMISelLowering.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="ARMSelectionDAGInfo.h.html">"ARMSelectionDAGInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html">"llvm/CodeGen/GlobalISel/CallLowering.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html">"llvm/CodeGen/GlobalISel/LegalizerInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/MC/MCSchedule.h.html">"llvm/MC/MCSchedule.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_HEADER" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</dfn></u></td></tr>
<tr><th id="36">36</th><td><u>#include <span class='error' title="&apos;ARMGenSubtargetInfo.inc&apos; file not found">"ARMGenSubtargetInfo.inc"</span></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="ARM.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine" id="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" id="llvm::GlobalValue">GlobalValue</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>class</b> <dfn class="type def" id="llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</dfn> : <b>public</b> ARMGenSubtargetInfo {</td></tr>
<tr><th id="45">45</th><td><b>protected</b>:</td></tr>
<tr><th id="46">46</th><td>  <b>enum</b> <dfn class="type def" id="llvm::ARMSubtarget::ARMProcFamilyEnum" title='llvm::ARMSubtarget::ARMProcFamilyEnum' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum">ARMProcFamilyEnum</dfn> {</td></tr>
<tr><th id="47">47</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::Others" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Others' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Others">Others</dfn>,</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA12" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA12' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA12">CortexA12</dfn>,</td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA15" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA15' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA15">CortexA15</dfn>,</td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA17" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA17' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA17">CortexA17</dfn>,</td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA32" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA32' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA32">CortexA32</dfn>,</td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA35" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA35' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA35">CortexA35</dfn>,</td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA5" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA5' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA5">CortexA5</dfn>,</td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA53" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA53' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA53">CortexA53</dfn>,</td></tr>
<tr><th id="56">56</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA55" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA55' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA55">CortexA55</dfn>,</td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA57" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA57' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA57">CortexA57</dfn>,</td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA7" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA7' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA7">CortexA7</dfn>,</td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA72" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA72' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA72">CortexA72</dfn>,</td></tr>
<tr><th id="60">60</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA73" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA73' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA73">CortexA73</dfn>,</td></tr>
<tr><th id="61">61</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA75" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA75' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA75">CortexA75</dfn>,</td></tr>
<tr><th id="62">62</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA76" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA76' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA76">CortexA76</dfn>,</td></tr>
<tr><th id="63">63</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA8" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA8' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA8">CortexA8</dfn>,</td></tr>
<tr><th id="64">64</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA9" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA9' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA9">CortexA9</dfn>,</td></tr>
<tr><th id="65">65</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexM3" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexM3' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexM3">CortexM3</dfn>,</td></tr>
<tr><th id="66">66</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4">CortexR4</dfn>,</td></tr>
<tr><th id="67">67</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4F" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4F' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR4F">CortexR4F</dfn>,</td></tr>
<tr><th id="68">68</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR5" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR5' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR5">CortexR5</dfn>,</td></tr>
<tr><th id="69">69</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR52" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR52' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR52">CortexR52</dfn>,</td></tr>
<tr><th id="70">70</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR7" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR7' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR7">CortexR7</dfn>,</td></tr>
<tr><th id="71">71</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::Exynos" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Exynos' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Exynos">Exynos</dfn>,</td></tr>
<tr><th id="72">72</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::Krait" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Krait' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Krait">Krait</dfn>,</td></tr>
<tr><th id="73">73</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::Kryo" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Kryo' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Kryo">Kryo</dfn>,</td></tr>
<tr><th id="74">74</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcFamilyEnum::Swift" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Swift' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Swift">Swift</dfn></td></tr>
<tr><th id="75">75</th><td>  };</td></tr>
<tr><th id="76">76</th><td>  <b>enum</b> <dfn class="type def" id="llvm::ARMSubtarget::ARMProcClassEnum" title='llvm::ARMSubtarget::ARMProcClassEnum' data-ref="llvm::ARMSubtarget::ARMProcClassEnum">ARMProcClassEnum</dfn> {</td></tr>
<tr><th id="77">77</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcClassEnum::None" title='llvm::ARMSubtarget::ARMProcClassEnum::None' data-ref="llvm::ARMSubtarget::ARMProcClassEnum::None">None</dfn>,</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcClassEnum::AClass" title='llvm::ARMSubtarget::ARMProcClassEnum::AClass' data-ref="llvm::ARMSubtarget::ARMProcClassEnum::AClass">AClass</dfn>,</td></tr>
<tr><th id="80">80</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcClassEnum::MClass" title='llvm::ARMSubtarget::ARMProcClassEnum::MClass' data-ref="llvm::ARMSubtarget::ARMProcClassEnum::MClass">MClass</dfn>,</td></tr>
<tr><th id="81">81</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMProcClassEnum::RClass" title='llvm::ARMSubtarget::ARMProcClassEnum::RClass' data-ref="llvm::ARMSubtarget::ARMProcClassEnum::RClass">RClass</dfn></td></tr>
<tr><th id="82">82</th><td>  };</td></tr>
<tr><th id="83">83</th><td>  <b>enum</b> <dfn class="type def" id="llvm::ARMSubtarget::ARMArchEnum" title='llvm::ARMSubtarget::ARMArchEnum' data-ref="llvm::ARMSubtarget::ARMArchEnum">ARMArchEnum</dfn> {</td></tr>
<tr><th id="84">84</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv2" title='llvm::ARMSubtarget::ARMArchEnum::ARMv2' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv2">ARMv2</dfn>,</td></tr>
<tr><th id="85">85</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv2a" title='llvm::ARMSubtarget::ARMArchEnum::ARMv2a' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv2a">ARMv2a</dfn>,</td></tr>
<tr><th id="86">86</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv3" title='llvm::ARMSubtarget::ARMArchEnum::ARMv3' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv3">ARMv3</dfn>,</td></tr>
<tr><th id="87">87</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv3m" title='llvm::ARMSubtarget::ARMArchEnum::ARMv3m' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv3m">ARMv3m</dfn>,</td></tr>
<tr><th id="88">88</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv4" title='llvm::ARMSubtarget::ARMArchEnum::ARMv4' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv4">ARMv4</dfn>,</td></tr>
<tr><th id="89">89</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv4t" title='llvm::ARMSubtarget::ARMArchEnum::ARMv4t' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv4t">ARMv4t</dfn>,</td></tr>
<tr><th id="90">90</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv5" title='llvm::ARMSubtarget::ARMArchEnum::ARMv5' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv5">ARMv5</dfn>,</td></tr>
<tr><th id="91">91</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv5t" title='llvm::ARMSubtarget::ARMArchEnum::ARMv5t' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv5t">ARMv5t</dfn>,</td></tr>
<tr><th id="92">92</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv5te" title='llvm::ARMSubtarget::ARMArchEnum::ARMv5te' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv5te">ARMv5te</dfn>,</td></tr>
<tr><th id="93">93</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv5tej" title='llvm::ARMSubtarget::ARMArchEnum::ARMv5tej' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv5tej">ARMv5tej</dfn>,</td></tr>
<tr><th id="94">94</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv6" title='llvm::ARMSubtarget::ARMArchEnum::ARMv6' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv6">ARMv6</dfn>,</td></tr>
<tr><th id="95">95</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv6k" title='llvm::ARMSubtarget::ARMArchEnum::ARMv6k' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv6k">ARMv6k</dfn>,</td></tr>
<tr><th id="96">96</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv6kz" title='llvm::ARMSubtarget::ARMArchEnum::ARMv6kz' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv6kz">ARMv6kz</dfn>,</td></tr>
<tr><th id="97">97</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv6m" title='llvm::ARMSubtarget::ARMArchEnum::ARMv6m' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv6m">ARMv6m</dfn>,</td></tr>
<tr><th id="98">98</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv6sm" title='llvm::ARMSubtarget::ARMArchEnum::ARMv6sm' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv6sm">ARMv6sm</dfn>,</td></tr>
<tr><th id="99">99</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv6t2" title='llvm::ARMSubtarget::ARMArchEnum::ARMv6t2' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv6t2">ARMv6t2</dfn>,</td></tr>
<tr><th id="100">100</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv7a" title='llvm::ARMSubtarget::ARMArchEnum::ARMv7a' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv7a">ARMv7a</dfn>,</td></tr>
<tr><th id="101">101</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv7em" title='llvm::ARMSubtarget::ARMArchEnum::ARMv7em' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv7em">ARMv7em</dfn>,</td></tr>
<tr><th id="102">102</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv7m" title='llvm::ARMSubtarget::ARMArchEnum::ARMv7m' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv7m">ARMv7m</dfn>,</td></tr>
<tr><th id="103">103</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv7r" title='llvm::ARMSubtarget::ARMArchEnum::ARMv7r' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv7r">ARMv7r</dfn>,</td></tr>
<tr><th id="104">104</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv7ve" title='llvm::ARMSubtarget::ARMArchEnum::ARMv7ve' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv7ve">ARMv7ve</dfn>,</td></tr>
<tr><th id="105">105</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv81a" title='llvm::ARMSubtarget::ARMArchEnum::ARMv81a' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv81a">ARMv81a</dfn>,</td></tr>
<tr><th id="106">106</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv82a" title='llvm::ARMSubtarget::ARMArchEnum::ARMv82a' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv82a">ARMv82a</dfn>,</td></tr>
<tr><th id="107">107</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv83a" title='llvm::ARMSubtarget::ARMArchEnum::ARMv83a' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv83a">ARMv83a</dfn>,</td></tr>
<tr><th id="108">108</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv84a" title='llvm::ARMSubtarget::ARMArchEnum::ARMv84a' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv84a">ARMv84a</dfn>,</td></tr>
<tr><th id="109">109</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv85a" title='llvm::ARMSubtarget::ARMArchEnum::ARMv85a' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv85a">ARMv85a</dfn>,</td></tr>
<tr><th id="110">110</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv8a" title='llvm::ARMSubtarget::ARMArchEnum::ARMv8a' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv8a">ARMv8a</dfn>,</td></tr>
<tr><th id="111">111</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv8mBaseline" title='llvm::ARMSubtarget::ARMArchEnum::ARMv8mBaseline' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv8mBaseline">ARMv8mBaseline</dfn>,</td></tr>
<tr><th id="112">112</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv8mMainline" title='llvm::ARMSubtarget::ARMArchEnum::ARMv8mMainline' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv8mMainline">ARMv8mMainline</dfn>,</td></tr>
<tr><th id="113">113</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv8r" title='llvm::ARMSubtarget::ARMArchEnum::ARMv8r' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv8r">ARMv8r</dfn>,</td></tr>
<tr><th id="114">114</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMArchEnum::ARMv81mMainline" title='llvm::ARMSubtarget::ARMArchEnum::ARMv81mMainline' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv81mMainline">ARMv81mMainline</dfn>,</td></tr>
<tr><th id="115">115</th><td>  };</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><b>public</b>:</td></tr>
<tr><th id="118">118</th><td>  <i class="doc">/// What kind of timing do load multiple/store multiple instructions have.</i></td></tr>
<tr><th id="119">119</th><td>  <b>enum</b> <dfn class="type def" id="llvm::ARMSubtarget::ARMLdStMultipleTiming" title='llvm::ARMSubtarget::ARMLdStMultipleTiming' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming">ARMLdStMultipleTiming</dfn> {</td></tr>
<tr><th id="120">120</th><td>    <i class="doc">/// Can load/store 2 registers/cycle.</i></td></tr>
<tr><th id="121">121</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssue" title='llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssue' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssue">DoubleIssue</dfn>,</td></tr>
<tr><th id="122">122</th><td>    <i class="doc">/// Can load/store 2 registers/cycle, but needs an extra cycle if the access</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">    /// is not 64-bit aligned.</i></td></tr>
<tr><th id="124">124</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssueCheckUnalignedAccess" title='llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssueCheckUnalignedAccess' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming::DoubleIssueCheckUnalignedAccess">DoubleIssueCheckUnalignedAccess</dfn>,</td></tr>
<tr><th id="125">125</th><td>    <i class="doc">/// Can load/store 1 register/cycle.</i></td></tr>
<tr><th id="126">126</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssue" title='llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssue' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssue">SingleIssue</dfn>,</td></tr>
<tr><th id="127">127</th><td>    <i class="doc">/// Can load/store 1 register/cycle, but needs an extra cycle for address</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">    /// computation and potentially also for register writeback.</i></td></tr>
<tr><th id="129">129</th><td>    <dfn class="enum" id="llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssuePlusExtras" title='llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssuePlusExtras' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssuePlusExtras">SingleIssuePlusExtras</dfn>,</td></tr>
<tr><th id="130">130</th><td>  };</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><b>protected</b>:</td></tr>
<tr><th id="133">133</th><td>  <i class="doc">/// ARMProcFamily - ARM processor family: Cortex-A8, Cortex-A9, and others.</i></td></tr>
<tr><th id="134">134</th><td>  <a class="type" href="#llvm::ARMSubtarget::ARMProcFamilyEnum" title='llvm::ARMSubtarget::ARMProcFamilyEnum' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum">ARMProcFamilyEnum</a> <dfn class="decl" id="llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</dfn> = <a class="enum" href="#llvm::ARMSubtarget::ARMProcFamilyEnum::Others" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Others' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Others">Others</a>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <i class="doc">/// ARMProcClass - ARM processor class: None, AClass, RClass or MClass.</i></td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="#llvm::ARMSubtarget::ARMProcClassEnum" title='llvm::ARMSubtarget::ARMProcClassEnum' data-ref="llvm::ARMSubtarget::ARMProcClassEnum">ARMProcClassEnum</a> <dfn class="decl" id="llvm::ARMSubtarget::ARMProcClass" title='llvm::ARMSubtarget::ARMProcClass' data-ref="llvm::ARMSubtarget::ARMProcClass">ARMProcClass</dfn> = <a class="enum" href="#llvm::ARMSubtarget::ARMProcClassEnum::None" title='llvm::ARMSubtarget::ARMProcClassEnum::None' data-ref="llvm::ARMSubtarget::ARMProcClassEnum::None">None</a>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i class="doc">/// ARMArch - ARM architecture</i></td></tr>
<tr><th id="140">140</th><td>  <a class="type" href="#llvm::ARMSubtarget::ARMArchEnum" title='llvm::ARMSubtarget::ARMArchEnum' data-ref="llvm::ARMSubtarget::ARMArchEnum">ARMArchEnum</a> <dfn class="decl" id="llvm::ARMSubtarget::ARMArch" title='llvm::ARMSubtarget::ARMArch' data-ref="llvm::ARMSubtarget::ARMArch">ARMArch</dfn> = <a class="enum" href="#llvm::ARMSubtarget::ARMArchEnum::ARMv4t" title='llvm::ARMSubtarget::ARMArchEnum::ARMv4t' data-ref="llvm::ARMSubtarget::ARMArchEnum::ARMv4t">ARMv4t</a>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i class="doc">/// HasV4TOps, HasV5TOps, HasV5TEOps,</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">  /// HasV6Ops, HasV6MOps, HasV6KOps, HasV6T2Ops, HasV7Ops, HasV8Ops -</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  /// Specify whether target support specific ARM ISA variants.</i></td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV4TOps" title='llvm::ARMSubtarget::HasV4TOps' data-ref="llvm::ARMSubtarget::HasV4TOps">HasV4TOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV5TOps" title='llvm::ARMSubtarget::HasV5TOps' data-ref="llvm::ARMSubtarget::HasV5TOps">HasV5TOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="147">147</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV5TEOps" title='llvm::ARMSubtarget::HasV5TEOps' data-ref="llvm::ARMSubtarget::HasV5TEOps">HasV5TEOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="148">148</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV6Ops" title='llvm::ARMSubtarget::HasV6Ops' data-ref="llvm::ARMSubtarget::HasV6Ops">HasV6Ops</dfn> = <b>false</b>;</td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV6MOps" title='llvm::ARMSubtarget::HasV6MOps' data-ref="llvm::ARMSubtarget::HasV6MOps">HasV6MOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="150">150</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV6KOps" title='llvm::ARMSubtarget::HasV6KOps' data-ref="llvm::ARMSubtarget::HasV6KOps">HasV6KOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV6T2Ops" title='llvm::ARMSubtarget::HasV6T2Ops' data-ref="llvm::ARMSubtarget::HasV6T2Ops">HasV6T2Ops</dfn> = <b>false</b>;</td></tr>
<tr><th id="152">152</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV7Ops" title='llvm::ARMSubtarget::HasV7Ops' data-ref="llvm::ARMSubtarget::HasV7Ops">HasV7Ops</dfn> = <b>false</b>;</td></tr>
<tr><th id="153">153</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV8Ops" title='llvm::ARMSubtarget::HasV8Ops' data-ref="llvm::ARMSubtarget::HasV8Ops">HasV8Ops</dfn> = <b>false</b>;</td></tr>
<tr><th id="154">154</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV8_1aOps" title='llvm::ARMSubtarget::HasV8_1aOps' data-ref="llvm::ARMSubtarget::HasV8_1aOps">HasV8_1aOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV8_2aOps" title='llvm::ARMSubtarget::HasV8_2aOps' data-ref="llvm::ARMSubtarget::HasV8_2aOps">HasV8_2aOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="156">156</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV8_3aOps" title='llvm::ARMSubtarget::HasV8_3aOps' data-ref="llvm::ARMSubtarget::HasV8_3aOps">HasV8_3aOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV8_4aOps" title='llvm::ARMSubtarget::HasV8_4aOps' data-ref="llvm::ARMSubtarget::HasV8_4aOps">HasV8_4aOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV8_5aOps" title='llvm::ARMSubtarget::HasV8_5aOps' data-ref="llvm::ARMSubtarget::HasV8_5aOps">HasV8_5aOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV8MBaselineOps" title='llvm::ARMSubtarget::HasV8MBaselineOps' data-ref="llvm::ARMSubtarget::HasV8MBaselineOps">HasV8MBaselineOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="160">160</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV8MMainlineOps" title='llvm::ARMSubtarget::HasV8MMainlineOps' data-ref="llvm::ARMSubtarget::HasV8MMainlineOps">HasV8MMainlineOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="161">161</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV8_1MMainlineOps" title='llvm::ARMSubtarget::HasV8_1MMainlineOps' data-ref="llvm::ARMSubtarget::HasV8_1MMainlineOps">HasV8_1MMainlineOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasMVEIntegerOps" title='llvm::ARMSubtarget::HasMVEIntegerOps' data-ref="llvm::ARMSubtarget::HasMVEIntegerOps">HasMVEIntegerOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="163">163</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasMVEFloatOps" title='llvm::ARMSubtarget::HasMVEFloatOps' data-ref="llvm::ARMSubtarget::HasMVEFloatOps">HasMVEFloatOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i class="doc">/// HasVFPv2, HasVFPv3, HasVFPv4, HasFPARMv8, HasNEON - Specify what</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">  /// floating point ISAs are supported.</i></td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv2" title='llvm::ARMSubtarget::HasVFPv2' data-ref="llvm::ARMSubtarget::HasVFPv2">HasVFPv2</dfn> = <b>false</b>;</td></tr>
<tr><th id="168">168</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv3" title='llvm::ARMSubtarget::HasVFPv3' data-ref="llvm::ARMSubtarget::HasVFPv3">HasVFPv3</dfn> = <b>false</b>;</td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv4" title='llvm::ARMSubtarget::HasVFPv4' data-ref="llvm::ARMSubtarget::HasVFPv4">HasVFPv4</dfn> = <b>false</b>;</td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFPARMv8" title='llvm::ARMSubtarget::HasFPARMv8' data-ref="llvm::ARMSubtarget::HasFPARMv8">HasFPARMv8</dfn> = <b>false</b>;</td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasNEON" title='llvm::ARMSubtarget::HasNEON' data-ref="llvm::ARMSubtarget::HasNEON">HasNEON</dfn> = <b>false</b>;</td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFPRegs" title='llvm::ARMSubtarget::HasFPRegs' data-ref="llvm::ARMSubtarget::HasFPRegs">HasFPRegs</dfn> = <b>false</b>;</td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFPRegs16" title='llvm::ARMSubtarget::HasFPRegs16' data-ref="llvm::ARMSubtarget::HasFPRegs16">HasFPRegs16</dfn> = <b>false</b>;</td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFPRegs64" title='llvm::ARMSubtarget::HasFPRegs64' data-ref="llvm::ARMSubtarget::HasFPRegs64">HasFPRegs64</dfn> = <b>false</b>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <i class="doc">/// Versions of the VFP flags restricted to single precision, or to</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  /// 16 d-registers, or both.</i></td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv2SP" title='llvm::ARMSubtarget::HasVFPv2SP' data-ref="llvm::ARMSubtarget::HasVFPv2SP">HasVFPv2SP</dfn> = <b>false</b>;</td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv3SP" title='llvm::ARMSubtarget::HasVFPv3SP' data-ref="llvm::ARMSubtarget::HasVFPv3SP">HasVFPv3SP</dfn> = <b>false</b>;</td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv4SP" title='llvm::ARMSubtarget::HasVFPv4SP' data-ref="llvm::ARMSubtarget::HasVFPv4SP">HasVFPv4SP</dfn> = <b>false</b>;</td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFPARMv8SP" title='llvm::ARMSubtarget::HasFPARMv8SP' data-ref="llvm::ARMSubtarget::HasFPARMv8SP">HasFPARMv8SP</dfn> = <b>false</b>;</td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv2D16" title='llvm::ARMSubtarget::HasVFPv2D16' data-ref="llvm::ARMSubtarget::HasVFPv2D16">HasVFPv2D16</dfn> = <b>false</b>;</td></tr>
<tr><th id="183">183</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv3D16" title='llvm::ARMSubtarget::HasVFPv3D16' data-ref="llvm::ARMSubtarget::HasVFPv3D16">HasVFPv3D16</dfn> = <b>false</b>;</td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv4D16" title='llvm::ARMSubtarget::HasVFPv4D16' data-ref="llvm::ARMSubtarget::HasVFPv4D16">HasVFPv4D16</dfn> = <b>false</b>;</td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFPARMv8D16" title='llvm::ARMSubtarget::HasFPARMv8D16' data-ref="llvm::ARMSubtarget::HasFPARMv8D16">HasFPARMv8D16</dfn> = <b>false</b>;</td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv2D16SP" title='llvm::ARMSubtarget::HasVFPv2D16SP' data-ref="llvm::ARMSubtarget::HasVFPv2D16SP">HasVFPv2D16SP</dfn> = <b>false</b>;</td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv3D16SP" title='llvm::ARMSubtarget::HasVFPv3D16SP' data-ref="llvm::ARMSubtarget::HasVFPv3D16SP">HasVFPv3D16SP</dfn> = <b>false</b>;</td></tr>
<tr><th id="188">188</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVFPv4D16SP" title='llvm::ARMSubtarget::HasVFPv4D16SP' data-ref="llvm::ARMSubtarget::HasVFPv4D16SP">HasVFPv4D16SP</dfn> = <b>false</b>;</td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFPARMv8D16SP" title='llvm::ARMSubtarget::HasFPARMv8D16SP' data-ref="llvm::ARMSubtarget::HasFPARMv8D16SP">HasFPARMv8D16SP</dfn> = <b>false</b>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i class="doc">/// HasDotProd - True if the ARMv8.2A dot product instructions are supported.</i></td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasDotProd" title='llvm::ARMSubtarget::HasDotProd' data-ref="llvm::ARMSubtarget::HasDotProd">HasDotProd</dfn> = <b>false</b>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i class="doc">/// UseNEONForSinglePrecisionFP - if the NEONFP attribute has been</i></td></tr>
<tr><th id="195">195</th><td><i class="doc">  /// specified. Use the method useNEONForSinglePrecisionFP() to</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">  /// determine if NEON should actually be used.</i></td></tr>
<tr><th id="197">197</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::UseNEONForSinglePrecisionFP" title='llvm::ARMSubtarget::UseNEONForSinglePrecisionFP' data-ref="llvm::ARMSubtarget::UseNEONForSinglePrecisionFP">UseNEONForSinglePrecisionFP</dfn> = <b>false</b>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <i class="doc">/// UseMulOps - True if non-microcoded fused integer multiply-add and</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">  /// multiply-subtract instructions should be used.</i></td></tr>
<tr><th id="201">201</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::UseMulOps" title='llvm::ARMSubtarget::UseMulOps' data-ref="llvm::ARMSubtarget::UseMulOps">UseMulOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i class="doc">/// SlowFPVMLx - If the VFP2 / NEON instructions are available, indicates</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">  /// whether the FP VML[AS] instructions are slow (if so, don't use them).</i></td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::SlowFPVMLx" title='llvm::ARMSubtarget::SlowFPVMLx' data-ref="llvm::ARMSubtarget::SlowFPVMLx">SlowFPVMLx</dfn> = <b>false</b>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <i class="doc">/// HasVMLxForwarding - If true, NEON has special multiplier accumulator</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">  /// forwarding to allow mul + mla being issued back to back.</i></td></tr>
<tr><th id="209">209</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVMLxForwarding" title='llvm::ARMSubtarget::HasVMLxForwarding' data-ref="llvm::ARMSubtarget::HasVMLxForwarding">HasVMLxForwarding</dfn> = <b>false</b>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i class="doc">/// SlowFPBrcc - True if floating point compare + branch is slow.</i></td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::SlowFPBrcc" title='llvm::ARMSubtarget::SlowFPBrcc' data-ref="llvm::ARMSubtarget::SlowFPBrcc">SlowFPBrcc</dfn> = <b>false</b>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i class="doc">/// InThumbMode - True if compiling for Thumb, false for ARM.</i></td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::InThumbMode" title='llvm::ARMSubtarget::InThumbMode' data-ref="llvm::ARMSubtarget::InThumbMode">InThumbMode</dfn> = <b>false</b>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i class="doc">/// UseSoftFloat - True if we're using software floating point features.</i></td></tr>
<tr><th id="218">218</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::UseSoftFloat" title='llvm::ARMSubtarget::UseSoftFloat' data-ref="llvm::ARMSubtarget::UseSoftFloat">UseSoftFloat</dfn> = <b>false</b>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i class="doc">/// UseMISched - True if MachineScheduler should be used for this subtarget.</i></td></tr>
<tr><th id="221">221</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::UseMISched" title='llvm::ARMSubtarget::UseMISched' data-ref="llvm::ARMSubtarget::UseMISched">UseMISched</dfn> = <b>false</b>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i class="doc">/// DisablePostRAScheduler - False if scheduling should happen again after</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">  /// register allocation.</i></td></tr>
<tr><th id="225">225</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::DisablePostRAScheduler" title='llvm::ARMSubtarget::DisablePostRAScheduler' data-ref="llvm::ARMSubtarget::DisablePostRAScheduler">DisablePostRAScheduler</dfn> = <b>false</b>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <i class="doc">/// UseAA - True if using AA during codegen (DAGCombine, MISched, etc)</i></td></tr>
<tr><th id="228">228</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::UseAA" title='llvm::ARMSubtarget::UseAA' data-ref="llvm::ARMSubtarget::UseAA">UseAA</dfn> = <b>false</b>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <i class="doc">/// HasThumb2 - True if Thumb2 instructions are supported.</i></td></tr>
<tr><th id="231">231</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasThumb2" title='llvm::ARMSubtarget::HasThumb2' data-ref="llvm::ARMSubtarget::HasThumb2">HasThumb2</dfn> = <b>false</b>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i class="doc">/// NoARM - True if subtarget does not support ARM mode execution.</i></td></tr>
<tr><th id="234">234</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::NoARM" title='llvm::ARMSubtarget::NoARM' data-ref="llvm::ARMSubtarget::NoARM">NoARM</dfn> = <b>false</b>;</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i class="doc">/// ReserveR9 - True if R9 is not available as a general purpose register.</i></td></tr>
<tr><th id="237">237</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::ReserveR9" title='llvm::ARMSubtarget::ReserveR9' data-ref="llvm::ARMSubtarget::ReserveR9">ReserveR9</dfn> = <b>false</b>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <i class="doc">/// NoMovt - True if MOVT / MOVW pairs are not used for materialization of</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">  /// 32-bit imms (including global addresses).</i></td></tr>
<tr><th id="241">241</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::NoMovt" title='llvm::ARMSubtarget::NoMovt' data-ref="llvm::ARMSubtarget::NoMovt">NoMovt</dfn> = <b>false</b>;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i class="doc">/// SupportsTailCall - True if the OS supports tail call. The dynamic linker</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">  /// must be able to synthesize call stubs for interworking between ARM and</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// Thumb.</i></td></tr>
<tr><th id="246">246</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::SupportsTailCall" title='llvm::ARMSubtarget::SupportsTailCall' data-ref="llvm::ARMSubtarget::SupportsTailCall">SupportsTailCall</dfn> = <b>false</b>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i class="doc">/// HasFP16 - True if subtarget supports half-precision FP conversions</i></td></tr>
<tr><th id="249">249</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFP16" title='llvm::ARMSubtarget::HasFP16' data-ref="llvm::ARMSubtarget::HasFP16">HasFP16</dfn> = <b>false</b>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i class="doc">/// HasFullFP16 - True if subtarget supports half-precision FP operations</i></td></tr>
<tr><th id="252">252</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFullFP16" title='llvm::ARMSubtarget::HasFullFP16' data-ref="llvm::ARMSubtarget::HasFullFP16">HasFullFP16</dfn> = <b>false</b>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i class="doc">/// HasFP16FML - True if subtarget supports half-precision FP fml operations</i></td></tr>
<tr><th id="255">255</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFP16FML" title='llvm::ARMSubtarget::HasFP16FML' data-ref="llvm::ARMSubtarget::HasFP16FML">HasFP16FML</dfn> = <b>false</b>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i class="doc">/// HasD32 - True if subtarget has the full 32 double precision</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">  /// FP registers for VFPv3.</i></td></tr>
<tr><th id="259">259</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasD32" title='llvm::ARMSubtarget::HasD32' data-ref="llvm::ARMSubtarget::HasD32">HasD32</dfn> = <b>false</b>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <i class="doc">/// HasHardwareDivide - True if subtarget supports [su]div in Thumb mode</i></td></tr>
<tr><th id="262">262</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasHardwareDivideInThumb" title='llvm::ARMSubtarget::HasHardwareDivideInThumb' data-ref="llvm::ARMSubtarget::HasHardwareDivideInThumb">HasHardwareDivideInThumb</dfn> = <b>false</b>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <i class="doc">/// HasHardwareDivideInARM - True if subtarget supports [su]div in ARM mode</i></td></tr>
<tr><th id="265">265</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasHardwareDivideInARM" title='llvm::ARMSubtarget::HasHardwareDivideInARM' data-ref="llvm::ARMSubtarget::HasHardwareDivideInARM">HasHardwareDivideInARM</dfn> = <b>false</b>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i class="doc">/// HasDataBarrier - True if the subtarget supports DMB / DSB data barrier</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">  /// instructions.</i></td></tr>
<tr><th id="269">269</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasDataBarrier" title='llvm::ARMSubtarget::HasDataBarrier' data-ref="llvm::ARMSubtarget::HasDataBarrier">HasDataBarrier</dfn> = <b>false</b>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i class="doc">/// HasFullDataBarrier - True if the subtarget supports DFB data barrier</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="273">273</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFullDataBarrier" title='llvm::ARMSubtarget::HasFullDataBarrier' data-ref="llvm::ARMSubtarget::HasFullDataBarrier">HasFullDataBarrier</dfn> = <b>false</b>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i class="doc">/// HasV7Clrex - True if the subtarget supports CLREX instructions</i></td></tr>
<tr><th id="276">276</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasV7Clrex" title='llvm::ARMSubtarget::HasV7Clrex' data-ref="llvm::ARMSubtarget::HasV7Clrex">HasV7Clrex</dfn> = <b>false</b>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <i class="doc">/// HasAcquireRelease - True if the subtarget supports v8 atomics (LDA/LDAEX etc)</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">  /// instructions</i></td></tr>
<tr><th id="280">280</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasAcquireRelease" title='llvm::ARMSubtarget::HasAcquireRelease' data-ref="llvm::ARMSubtarget::HasAcquireRelease">HasAcquireRelease</dfn> = <b>false</b>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <i class="doc">/// Pref32BitThumb - If true, codegen would prefer 32-bit Thumb instructions</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">  /// over 16-bit ones.</i></td></tr>
<tr><th id="284">284</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::Pref32BitThumb" title='llvm::ARMSubtarget::Pref32BitThumb' data-ref="llvm::ARMSubtarget::Pref32BitThumb">Pref32BitThumb</dfn> = <b>false</b>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i class="doc">/// AvoidCPSRPartialUpdate - If true, codegen would avoid using instructions</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">  /// that partially update CPSR and add false dependency on the previous</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  /// CPSR setting instruction.</i></td></tr>
<tr><th id="289">289</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::AvoidCPSRPartialUpdate" title='llvm::ARMSubtarget::AvoidCPSRPartialUpdate' data-ref="llvm::ARMSubtarget::AvoidCPSRPartialUpdate">AvoidCPSRPartialUpdate</dfn> = <b>false</b>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i class="doc">/// CheapPredicableCPSRDef - If true, disable +1 predication cost</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">  /// for instructions updating CPSR. Enabled for Cortex-A57.</i></td></tr>
<tr><th id="293">293</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::CheapPredicableCPSRDef" title='llvm::ARMSubtarget::CheapPredicableCPSRDef' data-ref="llvm::ARMSubtarget::CheapPredicableCPSRDef">CheapPredicableCPSRDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <i class="doc">/// AvoidMOVsShifterOperand - If true, codegen should avoid using flag setting</i></td></tr>
<tr><th id="296">296</th><td><i class="doc">  /// movs with shifter operand (i.e. asr, lsl, lsr).</i></td></tr>
<tr><th id="297">297</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::AvoidMOVsShifterOperand" title='llvm::ARMSubtarget::AvoidMOVsShifterOperand' data-ref="llvm::ARMSubtarget::AvoidMOVsShifterOperand">AvoidMOVsShifterOperand</dfn> = <b>false</b>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <i class="doc">/// HasRetAddrStack - Some processors perform return stack prediction. CodeGen should</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">  /// avoid issue "normal" call instructions to callees which do not return.</i></td></tr>
<tr><th id="301">301</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasRetAddrStack" title='llvm::ARMSubtarget::HasRetAddrStack' data-ref="llvm::ARMSubtarget::HasRetAddrStack">HasRetAddrStack</dfn> = <b>false</b>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <i class="doc">/// HasBranchPredictor - True if the subtarget has a branch predictor. Having</i></td></tr>
<tr><th id="304">304</th><td><i class="doc">  /// a branch predictor or not changes the expected cost of taking a branch</i></td></tr>
<tr><th id="305">305</th><td><i class="doc">  /// which affects the choice of whether to use predicated instructions.</i></td></tr>
<tr><th id="306">306</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasBranchPredictor" title='llvm::ARMSubtarget::HasBranchPredictor' data-ref="llvm::ARMSubtarget::HasBranchPredictor">HasBranchPredictor</dfn> = <b>true</b>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <i class="doc">/// HasMPExtension - True if the subtarget supports Multiprocessing</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">  /// extension (ARMv7 only).</i></td></tr>
<tr><th id="310">310</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasMPExtension" title='llvm::ARMSubtarget::HasMPExtension' data-ref="llvm::ARMSubtarget::HasMPExtension">HasMPExtension</dfn> = <b>false</b>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <i class="doc">/// HasVirtualization - True if the subtarget supports the Virtualization</i></td></tr>
<tr><th id="313">313</th><td><i class="doc">  /// extension.</i></td></tr>
<tr><th id="314">314</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVirtualization" title='llvm::ARMSubtarget::HasVirtualization' data-ref="llvm::ARMSubtarget::HasVirtualization">HasVirtualization</dfn> = <b>false</b>;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <i class="doc">/// HasFP64 - If true, the floating point unit supports double</i></td></tr>
<tr><th id="317">317</th><td><i class="doc">  /// precision.</i></td></tr>
<tr><th id="318">318</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFP64" title='llvm::ARMSubtarget::HasFP64' data-ref="llvm::ARMSubtarget::HasFP64">HasFP64</dfn> = <b>false</b>;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <i class="doc">/// If true, the processor supports the Performance Monitor Extensions. These</i></td></tr>
<tr><th id="321">321</th><td><i class="doc">  /// include a generic cycle-counter as well as more fine-grained (often</i></td></tr>
<tr><th id="322">322</th><td><i class="doc">  /// implementation-specific) events.</i></td></tr>
<tr><th id="323">323</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasPerfMon" title='llvm::ARMSubtarget::HasPerfMon' data-ref="llvm::ARMSubtarget::HasPerfMon">HasPerfMon</dfn> = <b>false</b>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i class="doc">/// HasTrustZone - if true, processor supports TrustZone security extensions</i></td></tr>
<tr><th id="326">326</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasTrustZone" title='llvm::ARMSubtarget::HasTrustZone' data-ref="llvm::ARMSubtarget::HasTrustZone">HasTrustZone</dfn> = <b>false</b>;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <i class="doc">/// Has8MSecExt - if true, processor supports ARMv8-M Security Extensions</i></td></tr>
<tr><th id="329">329</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::Has8MSecExt" title='llvm::ARMSubtarget::Has8MSecExt' data-ref="llvm::ARMSubtarget::Has8MSecExt">Has8MSecExt</dfn> = <b>false</b>;</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <i class="doc">/// HasSHA2 - if true, processor supports SHA1 and SHA256</i></td></tr>
<tr><th id="332">332</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasSHA2" title='llvm::ARMSubtarget::HasSHA2' data-ref="llvm::ARMSubtarget::HasSHA2">HasSHA2</dfn> = <b>false</b>;</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <i class="doc">/// HasAES - if true, processor supports AES</i></td></tr>
<tr><th id="335">335</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasAES" title='llvm::ARMSubtarget::HasAES' data-ref="llvm::ARMSubtarget::HasAES">HasAES</dfn> = <b>false</b>;</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <i class="doc">/// HasCrypto - if true, processor supports Cryptography extensions</i></td></tr>
<tr><th id="338">338</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasCrypto" title='llvm::ARMSubtarget::HasCrypto' data-ref="llvm::ARMSubtarget::HasCrypto">HasCrypto</dfn> = <b>false</b>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <i class="doc">/// HasCRC - if true, processor supports CRC instructions</i></td></tr>
<tr><th id="341">341</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasCRC" title='llvm::ARMSubtarget::HasCRC' data-ref="llvm::ARMSubtarget::HasCRC">HasCRC</dfn> = <b>false</b>;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <i class="doc">/// HasRAS - if true, the processor supports RAS extensions</i></td></tr>
<tr><th id="344">344</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasRAS" title='llvm::ARMSubtarget::HasRAS' data-ref="llvm::ARMSubtarget::HasRAS">HasRAS</dfn> = <b>false</b>;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <i class="doc">/// HasLOB - if true, the processor supports the Low Overhead Branch extension</i></td></tr>
<tr><th id="347">347</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasLOB" title='llvm::ARMSubtarget::HasLOB' data-ref="llvm::ARMSubtarget::HasLOB">HasLOB</dfn> = <b>false</b>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <i class="doc">/// If true, the instructions "vmov.i32 d0, #0" and "vmov.i32 q0, #0" are</i></td></tr>
<tr><th id="350">350</th><td><i class="doc">  /// particularly effective at zeroing a VFP register.</i></td></tr>
<tr><th id="351">351</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasZeroCycleZeroing" title='llvm::ARMSubtarget::HasZeroCycleZeroing' data-ref="llvm::ARMSubtarget::HasZeroCycleZeroing">HasZeroCycleZeroing</dfn> = <b>false</b>;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <i class="doc">/// HasFPAO - if true, processor  does positive address offset computation faster</i></td></tr>
<tr><th id="354">354</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFPAO" title='llvm::ARMSubtarget::HasFPAO' data-ref="llvm::ARMSubtarget::HasFPAO">HasFPAO</dfn> = <b>false</b>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <i class="doc">/// HasFuseAES - if true, processor executes back to back AES instruction</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">  /// pairs faster.</i></td></tr>
<tr><th id="358">358</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFuseAES" title='llvm::ARMSubtarget::HasFuseAES' data-ref="llvm::ARMSubtarget::HasFuseAES">HasFuseAES</dfn> = <b>false</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i class="doc">/// HasFuseLiterals - if true, processor executes back to back</i></td></tr>
<tr><th id="361">361</th><td><i class="doc">  /// bottom and top halves of literal generation faster.</i></td></tr>
<tr><th id="362">362</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasFuseLiterals" title='llvm::ARMSubtarget::HasFuseLiterals' data-ref="llvm::ARMSubtarget::HasFuseLiterals">HasFuseLiterals</dfn> = <b>false</b>;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <i class="doc">/// If true, if conversion may decide to leave some instructions unpredicated.</i></td></tr>
<tr><th id="365">365</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::IsProfitableToUnpredicate" title='llvm::ARMSubtarget::IsProfitableToUnpredicate' data-ref="llvm::ARMSubtarget::IsProfitableToUnpredicate">IsProfitableToUnpredicate</dfn> = <b>false</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <i class="doc">/// If true, VMOV will be favored over VGETLNi32.</i></td></tr>
<tr><th id="368">368</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasSlowVGETLNi32" title='llvm::ARMSubtarget::HasSlowVGETLNi32' data-ref="llvm::ARMSubtarget::HasSlowVGETLNi32">HasSlowVGETLNi32</dfn> = <b>false</b>;</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <i class="doc">/// If true, VMOV will be favored over VDUP.</i></td></tr>
<tr><th id="371">371</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasSlowVDUP32" title='llvm::ARMSubtarget::HasSlowVDUP32' data-ref="llvm::ARMSubtarget::HasSlowVDUP32">HasSlowVDUP32</dfn> = <b>false</b>;</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <i class="doc">/// If true, VMOVSR will be favored over VMOVDRR.</i></td></tr>
<tr><th id="374">374</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::PreferVMOVSR" title='llvm::ARMSubtarget::PreferVMOVSR' data-ref="llvm::ARMSubtarget::PreferVMOVSR">PreferVMOVSR</dfn> = <b>false</b>;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <i class="doc">/// If true, ISHST barriers will be used for Release semantics.</i></td></tr>
<tr><th id="377">377</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::PreferISHST" title='llvm::ARMSubtarget::PreferISHST' data-ref="llvm::ARMSubtarget::PreferISHST">PreferISHST</dfn> = <b>false</b>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <i class="doc">/// If true, a VLDM/VSTM starting with an odd register number is considered to</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">  /// take more microops than single VLDRS/VSTRS.</i></td></tr>
<tr><th id="381">381</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::SlowOddRegister" title='llvm::ARMSubtarget::SlowOddRegister' data-ref="llvm::ARMSubtarget::SlowOddRegister">SlowOddRegister</dfn> = <b>false</b>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i class="doc">/// If true, loading into a D subregister will be penalized.</i></td></tr>
<tr><th id="384">384</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::SlowLoadDSubregister" title='llvm::ARMSubtarget::SlowLoadDSubregister' data-ref="llvm::ARMSubtarget::SlowLoadDSubregister">SlowLoadDSubregister</dfn> = <b>false</b>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <i class="doc">/// If true, use a wider stride when allocating VFP registers.</i></td></tr>
<tr><th id="387">387</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::UseWideStrideVFP" title='llvm::ARMSubtarget::UseWideStrideVFP' data-ref="llvm::ARMSubtarget::UseWideStrideVFP">UseWideStrideVFP</dfn> = <b>false</b>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <i class="doc">/// If true, the AGU and NEON/FPU units are multiplexed.</i></td></tr>
<tr><th id="390">390</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasMuxedUnits" title='llvm::ARMSubtarget::HasMuxedUnits' data-ref="llvm::ARMSubtarget::HasMuxedUnits">HasMuxedUnits</dfn> = <b>false</b>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i class="doc">/// If true, VMOVS will never be widened to VMOVD.</i></td></tr>
<tr><th id="393">393</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::DontWidenVMOVS" title='llvm::ARMSubtarget::DontWidenVMOVS' data-ref="llvm::ARMSubtarget::DontWidenVMOVS">DontWidenVMOVS</dfn> = <b>false</b>;</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <i class="doc">/// If true, splat a register between VFP and NEON instructions.</i></td></tr>
<tr><th id="396">396</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::SplatVFPToNeon" title='llvm::ARMSubtarget::SplatVFPToNeon' data-ref="llvm::ARMSubtarget::SplatVFPToNeon">SplatVFPToNeon</dfn> = <b>false</b>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <i class="doc">/// If true, run the MLx expansion pass.</i></td></tr>
<tr><th id="399">399</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::ExpandMLx" title='llvm::ARMSubtarget::ExpandMLx' data-ref="llvm::ARMSubtarget::ExpandMLx">ExpandMLx</dfn> = <b>false</b>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i class="doc">/// If true, VFP/NEON VMLA/VMLS have special RAW hazards.</i></td></tr>
<tr><th id="402">402</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasVMLxHazards" title='llvm::ARMSubtarget::HasVMLxHazards' data-ref="llvm::ARMSubtarget::HasVMLxHazards">HasVMLxHazards</dfn> = <b>false</b>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <i>// If true, read thread pointer from coprocessor register.</i></td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::ReadTPHard" title='llvm::ARMSubtarget::ReadTPHard' data-ref="llvm::ARMSubtarget::ReadTPHard">ReadTPHard</dfn> = <b>false</b>;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i class="doc">/// If true, VMOVRS, VMOVSR and VMOVS will be converted from VFP to NEON.</i></td></tr>
<tr><th id="408">408</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::UseNEONForFPMovs" title='llvm::ARMSubtarget::UseNEONForFPMovs' data-ref="llvm::ARMSubtarget::UseNEONForFPMovs">UseNEONForFPMovs</dfn> = <b>false</b>;</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <i class="doc">/// If true, VLDn instructions take an extra cycle for unaligned accesses.</i></td></tr>
<tr><th id="411">411</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::CheckVLDnAlign" title='llvm::ARMSubtarget::CheckVLDnAlign' data-ref="llvm::ARMSubtarget::CheckVLDnAlign">CheckVLDnAlign</dfn> = <b>false</b>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i class="doc">/// If true, VFP instructions are not pipelined.</i></td></tr>
<tr><th id="414">414</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::NonpipelinedVFP" title='llvm::ARMSubtarget::NonpipelinedVFP' data-ref="llvm::ARMSubtarget::NonpipelinedVFP">NonpipelinedVFP</dfn> = <b>false</b>;</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <i class="doc">/// StrictAlign - If true, the subtarget disallows unaligned memory</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">  /// accesses for some types.  For details, see</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">  /// ARMTargetLowering::allowsMisalignedMemoryAccesses().</i></td></tr>
<tr><th id="419">419</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::StrictAlign" title='llvm::ARMSubtarget::StrictAlign' data-ref="llvm::ARMSubtarget::StrictAlign">StrictAlign</dfn> = <b>false</b>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <i class="doc">/// RestrictIT - If true, the subtarget disallows generation of deprecated IT</i></td></tr>
<tr><th id="422">422</th><td><i class="doc">  ///  blocks to conform to ARMv8 rule.</i></td></tr>
<tr><th id="423">423</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::RestrictIT" title='llvm::ARMSubtarget::RestrictIT' data-ref="llvm::ARMSubtarget::RestrictIT">RestrictIT</dfn> = <b>false</b>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <i class="doc">/// HasDSP - If true, the subtarget supports the DSP (saturating arith</i></td></tr>
<tr><th id="426">426</th><td><i class="doc">  /// and such) instructions.</i></td></tr>
<tr><th id="427">427</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasDSP" title='llvm::ARMSubtarget::HasDSP' data-ref="llvm::ARMSubtarget::HasDSP">HasDSP</dfn> = <b>false</b>;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <i class="doc">/// NaCl TRAP instruction is generated instead of the regular TRAP.</i></td></tr>
<tr><th id="430">430</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::UseNaClTrap" title='llvm::ARMSubtarget::UseNaClTrap' data-ref="llvm::ARMSubtarget::UseNaClTrap">UseNaClTrap</dfn> = <b>false</b>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <i class="doc">/// Generate calls via indirect call instructions.</i></td></tr>
<tr><th id="433">433</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::GenLongCalls" title='llvm::ARMSubtarget::GenLongCalls' data-ref="llvm::ARMSubtarget::GenLongCalls">GenLongCalls</dfn> = <b>false</b>;</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i class="doc">/// Generate code that does not contain data access to code sections.</i></td></tr>
<tr><th id="436">436</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::GenExecuteOnly" title='llvm::ARMSubtarget::GenExecuteOnly' data-ref="llvm::ARMSubtarget::GenExecuteOnly">GenExecuteOnly</dfn> = <b>false</b>;</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <i class="doc">/// Target machine allowed unsafe FP math (such as use of NEON fp)</i></td></tr>
<tr><th id="439">439</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::UnsafeFPMath" title='llvm::ARMSubtarget::UnsafeFPMath' data-ref="llvm::ARMSubtarget::UnsafeFPMath">UnsafeFPMath</dfn> = <b>false</b>;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <i class="doc">/// UseSjLjEH - If true, the target uses SjLj exception handling (e.g. iOS).</i></td></tr>
<tr><th id="442">442</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::UseSjLjEH" title='llvm::ARMSubtarget::UseSjLjEH' data-ref="llvm::ARMSubtarget::UseSjLjEH">UseSjLjEH</dfn> = <b>false</b>;</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i class="doc">/// Has speculation barrier</i></td></tr>
<tr><th id="445">445</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::HasSB" title='llvm::ARMSubtarget::HasSB' data-ref="llvm::ARMSubtarget::HasSB">HasSB</dfn> = <b>false</b>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i class="doc">/// Implicitly convert an instruction to a different one if its immediates</i></td></tr>
<tr><th id="448">448</th><td><i class="doc">  /// cannot be encoded. For example, ADD r0, r1, #FFFFFFFF -&gt; SUB r0, r1, #1.</i></td></tr>
<tr><th id="449">449</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::NegativeImmediates" title='llvm::ARMSubtarget::NegativeImmediates' data-ref="llvm::ARMSubtarget::NegativeImmediates">NegativeImmediates</dfn> = <b>true</b>;</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <i class="doc">/// stackAlignment - The minimum alignment known to hold of the stack frame on</i></td></tr>
<tr><th id="452">452</th><td><i class="doc">  /// entry to the function and which must be maintained by every function.</i></td></tr>
<tr><th id="453">453</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ARMSubtarget::stackAlignment" title='llvm::ARMSubtarget::stackAlignment' data-ref="llvm::ARMSubtarget::stackAlignment">stackAlignment</dfn> = <var>4</var>;</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <i class="doc">/// CPUString - String name of used CPU.</i></td></tr>
<tr><th id="456">456</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="llvm::ARMSubtarget::CPUString" title='llvm::ARMSubtarget::CPUString' data-ref="llvm::ARMSubtarget::CPUString">CPUString</dfn>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ARMSubtarget::MaxInterleaveFactor" title='llvm::ARMSubtarget::MaxInterleaveFactor' data-ref="llvm::ARMSubtarget::MaxInterleaveFactor">MaxInterleaveFactor</dfn> = <var>1</var>;</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <i class="doc">/// Clearance before partial register updates (in number of instructions)</i></td></tr>
<tr><th id="461">461</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ARMSubtarget::PartialUpdateClearance" title='llvm::ARMSubtarget::PartialUpdateClearance' data-ref="llvm::ARMSubtarget::PartialUpdateClearance">PartialUpdateClearance</dfn> = <var>0</var>;</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <i class="doc">/// What kind of timing do load multiple/store multiple have (double issue,</i></td></tr>
<tr><th id="464">464</th><td><i class="doc">  /// single issue etc).</i></td></tr>
<tr><th id="465">465</th><td>  <a class="type" href="#llvm::ARMSubtarget::ARMLdStMultipleTiming" title='llvm::ARMSubtarget::ARMLdStMultipleTiming' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming">ARMLdStMultipleTiming</a> <dfn class="decl" id="llvm::ARMSubtarget::LdStMultipleTiming" title='llvm::ARMSubtarget::LdStMultipleTiming' data-ref="llvm::ARMSubtarget::LdStMultipleTiming">LdStMultipleTiming</dfn> = <a class="enum" href="#llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssue" title='llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssue' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming::SingleIssue">SingleIssue</a>;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <i class="doc">/// The adjustment that we need to apply to get the operand latency from the</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// operand cycle returned by the itinerary data for pre-ISel operands.</i></td></tr>
<tr><th id="469">469</th><td>  <em>int</em> <dfn class="decl" id="llvm::ARMSubtarget::PreISelOperandLatencyAdjustment" title='llvm::ARMSubtarget::PreISelOperandLatencyAdjustment' data-ref="llvm::ARMSubtarget::PreISelOperandLatencyAdjustment">PreISelOperandLatencyAdjustment</dfn> = <var>2</var>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <i class="doc">/// What alignment is preferred for loop bodies, in log2(bytes).</i></td></tr>
<tr><th id="472">472</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ARMSubtarget::PrefLoopAlignment" title='llvm::ARMSubtarget::PrefLoopAlignment' data-ref="llvm::ARMSubtarget::PrefLoopAlignment">PrefLoopAlignment</dfn> = <var>0</var>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <i class="doc">/// OptMinSize - True if we're optimising for minimum code size, equal to</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">  /// the function attribute.</i></td></tr>
<tr><th id="476">476</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::OptMinSize" title='llvm::ARMSubtarget::OptMinSize' data-ref="llvm::ARMSubtarget::OptMinSize">OptMinSize</dfn> = <b>false</b>;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <i class="doc">/// IsLittle - The target is Little Endian</i></td></tr>
<tr><th id="479">479</th><td>  <em>bool</em> <dfn class="decl" id="llvm::ARMSubtarget::IsLittle" title='llvm::ARMSubtarget::IsLittle' data-ref="llvm::ARMSubtarget::IsLittle">IsLittle</dfn>;</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <i class="doc">/// TargetTriple - What processor and OS we're targeting.</i></td></tr>
<tr><th id="482">482</th><td>  <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> <dfn class="decl" id="llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</dfn>;</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <i class="doc">/// SchedModel - Processor specific instruction costs.</i></td></tr>
<tr><th id="485">485</th><td>  <a class="type" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a> <dfn class="decl" id="llvm::ARMSubtarget::SchedModel" title='llvm::ARMSubtarget::SchedModel' data-ref="llvm::ARMSubtarget::SchedModel">SchedModel</dfn>;</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <i class="doc">/// Selected instruction itineraries (one entry per itinerary class.)</i></td></tr>
<tr><th id="488">488</th><td>  <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> <dfn class="decl" id="llvm::ARMSubtarget::InstrItins" title='llvm::ARMSubtarget::InstrItins' data-ref="llvm::ARMSubtarget::InstrItins">InstrItins</dfn>;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <i class="doc">/// Options passed via command line that could influence the target</i></td></tr>
<tr><th id="491">491</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> &amp;<dfn class="decl" id="llvm::ARMSubtarget::Options" title='llvm::ARMSubtarget::Options' data-ref="llvm::ARMSubtarget::Options">Options</dfn>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <em>const</em> <a class="type" href="ARM.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="decl" id="llvm::ARMSubtarget::TM" title='llvm::ARMSubtarget::TM' data-ref="llvm::ARMSubtarget::TM">TM</dfn>;</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><b>public</b>:</td></tr>
<tr><th id="496">496</th><td>  <i class="doc">/// This constructor initializes the data members to match that</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">  /// of the specified triple.</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="499">499</th><td>  <dfn class="decl" id="_ZN4llvm12ARMSubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_20ARMBaseTargetMachineEbb" title='llvm::ARMSubtarget::ARMSubtarget' data-ref="_ZN4llvm12ARMSubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_20ARMBaseTargetMachineEbb">ARMSubtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col8 decl" id="1208TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1208TT">TT</dfn>, <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col9 decl" id="1209CPU" title='CPU' data-type='const std::string &amp;' data-ref="1209CPU">CPU</dfn>, <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col0 decl" id="1210FS" title='FS' data-type='const std::string &amp;' data-ref="1210FS">FS</dfn>,</td></tr>
<tr><th id="500">500</th><td>               <em>const</em> <a class="type" href="ARM.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="local col1 decl" id="1211TM" title='TM' data-type='const llvm::ARMBaseTargetMachine &amp;' data-ref="1211TM">TM</dfn>, <em>bool</em> <dfn class="local col2 decl" id="1212IsLittle" title='IsLittle' data-type='bool' data-ref="1212IsLittle">IsLittle</dfn>,</td></tr>
<tr><th id="501">501</th><td>               <em>bool</em> <dfn class="local col3 decl" id="1213MinSize" title='MinSize' data-type='bool' data-ref="1213MinSize">MinSize</dfn> = <b>false</b>);</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <i class="doc">/// getMaxInlineSizeThreshold - Returns the maximum memset / memcpy size</i></td></tr>
<tr><th id="504">504</th><td><i class="doc">  /// that still makes it profitable to inline the call.</i></td></tr>
<tr><th id="505">505</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget25getMaxInlineSizeThresholdEv" title='llvm::ARMSubtarget::getMaxInlineSizeThreshold' data-ref="_ZNK4llvm12ARMSubtarget25getMaxInlineSizeThresholdEv">getMaxInlineSizeThreshold</dfn>() <em>const</em> {</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> <var>64</var>;</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <i class="doc">/// ParseSubtargetFeatures - Parses features string setting specified</i></td></tr>
<tr><th id="510">510</th><td><i class="doc">  /// subtarget options.  Definition of function is auto generated by tblgen.</i></td></tr>
<tr><th id="511">511</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12ARMSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_" title='llvm::ARMSubtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm12ARMSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_">ParseSubtargetFeatures</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="1214CPU" title='CPU' data-type='llvm::StringRef' data-ref="1214CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="1215FS" title='FS' data-type='llvm::StringRef' data-ref="1215FS">FS</dfn>);</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <i class="doc">/// initializeSubtargetDependencies - Initializes using a CPU and feature string</i></td></tr>
<tr><th id="514">514</th><td><i class="doc">  /// so that we can use initializer lists for subtarget initialization.</i></td></tr>
<tr><th id="515">515</th><td>  <a class="type" href="#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="decl" id="_ZN4llvm12ARMSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_" title='llvm::ARMSubtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm12ARMSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_">initializeSubtargetDependencies</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="1216CPU" title='CPU' data-type='llvm::StringRef' data-ref="1216CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="1217FS" title='FS' data-type='llvm::StringRef' data-ref="1217FS">FS</dfn>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <em>const</em> <a class="type" href="ARMSelectionDAGInfo.h.html#llvm::ARMSelectionDAGInfo" title='llvm::ARMSelectionDAGInfo' data-ref="llvm::ARMSelectionDAGInfo">ARMSelectionDAGInfo</a> *<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget19getSelectionDAGInfoEv" title='llvm::ARMSubtarget::getSelectionDAGInfo' data-ref="_ZNK4llvm12ARMSubtarget19getSelectionDAGInfoEv">getSelectionDAGInfo</dfn>() <em>const</em> override {</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::ARMSubtarget::TSInfo" title='llvm::ARMSubtarget::TSInfo' data-ref="llvm::ARMSubtarget::TSInfo">TSInfo</a>;</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> *<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</dfn>() <em>const</em> override {</td></tr>
<tr><th id="522">522</th><td>    <b>return</b> InstrInfo.get();</td></tr>
<tr><th id="523">523</th><td>  }</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <em>const</em> <a class="type" href="ARMISelLowering.h.html#llvm::ARMTargetLowering" title='llvm::ARMTargetLowering' data-ref="llvm::ARMTargetLowering">ARMTargetLowering</a> *<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17getTargetLoweringEv" title='llvm::ARMSubtarget::getTargetLowering' data-ref="_ZNK4llvm12ARMSubtarget17getTargetLoweringEv">getTargetLowering</dfn>() <em>const</em> override {</td></tr>
<tr><th id="526">526</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::ARMSubtarget::TLInfo" title='llvm::ARMSubtarget::TLInfo' data-ref="llvm::ARMSubtarget::TLInfo">TLInfo</a>;</td></tr>
<tr><th id="527">527</th><td>  }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <em>const</em> <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget16getFrameLoweringEv" title='llvm::ARMSubtarget::getFrameLowering' data-ref="_ZNK4llvm12ARMSubtarget16getFrameLoweringEv">getFrameLowering</dfn>() <em>const</em> override {</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> FrameLowering.get();</td></tr>
<tr><th id="531">531</th><td>  }</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> *<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> override {</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> &amp;InstrInfo-&gt;getRegisterInfo();</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a> *<dfn class="decl" id="_ZNK4llvm12ARMSubtarget15getCallLoweringEv" title='llvm::ARMSubtarget::getCallLowering' data-ref="_ZNK4llvm12ARMSubtarget15getCallLoweringEv">getCallLowering</dfn>() <em>const</em> override;</td></tr>
<tr><th id="538">538</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *<dfn class="decl" id="_ZNK4llvm12ARMSubtarget22getInstructionSelectorEv" title='llvm::ARMSubtarget::getInstructionSelector' data-ref="_ZNK4llvm12ARMSubtarget22getInstructionSelectorEv">getInstructionSelector</dfn>() <em>const</em> override;</td></tr>
<tr><th id="539">539</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo">LegalizerInfo</a> *<dfn class="decl" id="_ZNK4llvm12ARMSubtarget16getLegalizerInfoEv" title='llvm::ARMSubtarget::getLegalizerInfo' data-ref="_ZNK4llvm12ARMSubtarget16getLegalizerInfoEv">getLegalizerInfo</dfn>() <em>const</em> override;</td></tr>
<tr><th id="540">540</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> *<dfn class="decl" id="_ZNK4llvm12ARMSubtarget14getRegBankInfoEv" title='llvm::ARMSubtarget::getRegBankInfo' data-ref="_ZNK4llvm12ARMSubtarget14getRegBankInfoEv">getRegBankInfo</dfn>() <em>const</em> override;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><b>private</b>:</td></tr>
<tr><th id="543">543</th><td>  <a class="type" href="ARMSelectionDAGInfo.h.html#llvm::ARMSelectionDAGInfo" title='llvm::ARMSelectionDAGInfo' data-ref="llvm::ARMSelectionDAGInfo">ARMSelectionDAGInfo</a> <dfn class="decl" id="llvm::ARMSubtarget::TSInfo" title='llvm::ARMSubtarget::TSInfo' data-ref="llvm::ARMSubtarget::TSInfo">TSInfo</dfn>;</td></tr>
<tr><th id="544">544</th><td>  <i>// Either Thumb1FrameLowering or ARMFrameLowering.</i></td></tr>
<tr><th id="545">545</th><td>  std::unique_ptr&lt;ARMFrameLowering&gt; <dfn class="decl" id="llvm::ARMSubtarget::FrameLowering" title='llvm::ARMSubtarget::FrameLowering' data-ref="llvm::ARMSubtarget::FrameLowering">FrameLowering</dfn>;</td></tr>
<tr><th id="546">546</th><td>  <i>// Either Thumb1InstrInfo or Thumb2InstrInfo.</i></td></tr>
<tr><th id="547">547</th><td>  std::unique_ptr&lt;ARMBaseInstrInfo&gt; <dfn class="decl" id="llvm::ARMSubtarget::InstrInfo" title='llvm::ARMSubtarget::InstrInfo' data-ref="llvm::ARMSubtarget::InstrInfo">InstrInfo</dfn>;</td></tr>
<tr><th id="548">548</th><td>  <a class="type" href="ARMISelLowering.h.html#llvm::ARMTargetLowering" title='llvm::ARMTargetLowering' data-ref="llvm::ARMTargetLowering">ARMTargetLowering</a>   <dfn class="decl" id="llvm::ARMSubtarget::TLInfo" title='llvm::ARMSubtarget::TLInfo' data-ref="llvm::ARMSubtarget::TLInfo">TLInfo</dfn>;</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <i class="doc">/// GlobalISel related APIs.</i></td></tr>
<tr><th id="551">551</th><td>  std::unique_ptr&lt;CallLowering&gt; <dfn class="decl" id="llvm::ARMSubtarget::CallLoweringInfo" title='llvm::ARMSubtarget::CallLoweringInfo' data-ref="llvm::ARMSubtarget::CallLoweringInfo">CallLoweringInfo</dfn>;</td></tr>
<tr><th id="552">552</th><td>  std::unique_ptr&lt;InstructionSelector&gt; <dfn class="decl" id="llvm::ARMSubtarget::InstSelector" title='llvm::ARMSubtarget::InstSelector' data-ref="llvm::ARMSubtarget::InstSelector">InstSelector</dfn>;</td></tr>
<tr><th id="553">553</th><td>  std::unique_ptr&lt;LegalizerInfo&gt; <dfn class="decl" id="llvm::ARMSubtarget::Legalizer" title='llvm::ARMSubtarget::Legalizer' data-ref="llvm::ARMSubtarget::Legalizer">Legalizer</dfn>;</td></tr>
<tr><th id="554">554</th><td>  std::unique_ptr&lt;RegisterBankInfo&gt; <dfn class="decl" id="llvm::ARMSubtarget::RegBankInfo" title='llvm::ARMSubtarget::RegBankInfo' data-ref="llvm::ARMSubtarget::RegBankInfo">RegBankInfo</dfn>;</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12ARMSubtarget21initializeEnvironmentEv" title='llvm::ARMSubtarget::initializeEnvironment' data-ref="_ZN4llvm12ARMSubtarget21initializeEnvironmentEv">initializeEnvironment</dfn>();</td></tr>
<tr><th id="557">557</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_" title='llvm::ARMSubtarget::initSubtargetFeatures' data-ref="_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_">initSubtargetFeatures</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="1218CPU" title='CPU' data-type='llvm::StringRef' data-ref="1218CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="1219FS" title='FS' data-type='llvm::StringRef' data-ref="1219FS">FS</dfn>);</td></tr>
<tr><th id="558">558</th><td>  <a class="type" href="ARMFrameLowering.h.html#llvm::ARMFrameLowering" title='llvm::ARMFrameLowering' data-ref="llvm::ARMFrameLowering">ARMFrameLowering</a> *<dfn class="decl" id="_ZN4llvm12ARMSubtarget23initializeFrameLoweringENS_9StringRefES1_" title='llvm::ARMSubtarget::initializeFrameLowering' data-ref="_ZN4llvm12ARMSubtarget23initializeFrameLoweringENS_9StringRefES1_">initializeFrameLowering</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="1220CPU" title='CPU' data-type='llvm::StringRef' data-ref="1220CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="1221FS" title='FS' data-type='llvm::StringRef' data-ref="1221FS">FS</dfn>);</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><b>public</b>:</td></tr>
<tr><th id="561">561</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12ARMSubtarget17computeIssueWidthEv" title='llvm::ARMSubtarget::computeIssueWidth' data-ref="_ZN4llvm12ARMSubtarget17computeIssueWidthEv">computeIssueWidth</dfn>();</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9hasV4TOpsEv" title='llvm::ARMSubtarget::hasV4TOps' data-ref="_ZNK4llvm12ARMSubtarget9hasV4TOpsEv">hasV4TOps</dfn>()  <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV4TOps" title='llvm::ARMSubtarget::HasV4TOps' data-ref="llvm::ARMSubtarget::HasV4TOps">HasV4TOps</a>;  }</td></tr>
<tr><th id="564">564</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9hasV5TOpsEv" title='llvm::ARMSubtarget::hasV5TOps' data-ref="_ZNK4llvm12ARMSubtarget9hasV5TOpsEv">hasV5TOps</dfn>()  <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV5TOps" title='llvm::ARMSubtarget::HasV5TOps' data-ref="llvm::ARMSubtarget::HasV5TOps">HasV5TOps</a>;  }</td></tr>
<tr><th id="565">565</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv" title='llvm::ARMSubtarget::hasV5TEOps' data-ref="_ZNK4llvm12ARMSubtarget10hasV5TEOpsEv">hasV5TEOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV5TEOps" title='llvm::ARMSubtarget::HasV5TEOps' data-ref="llvm::ARMSubtarget::HasV5TEOps">HasV5TEOps</a>; }</td></tr>
<tr><th id="566">566</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget8hasV6OpsEv" title='llvm::ARMSubtarget::hasV6Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV6OpsEv">hasV6Ops</dfn>()   <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV6Ops" title='llvm::ARMSubtarget::HasV6Ops' data-ref="llvm::ARMSubtarget::HasV6Ops">HasV6Ops</a>;   }</td></tr>
<tr><th id="567">567</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9hasV6MOpsEv" title='llvm::ARMSubtarget::hasV6MOps' data-ref="_ZNK4llvm12ARMSubtarget9hasV6MOpsEv">hasV6MOps</dfn>()  <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV6MOps" title='llvm::ARMSubtarget::HasV6MOps' data-ref="llvm::ARMSubtarget::HasV6MOps">HasV6MOps</a>;  }</td></tr>
<tr><th id="568">568</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9hasV6KOpsEv" title='llvm::ARMSubtarget::hasV6KOps' data-ref="_ZNK4llvm12ARMSubtarget9hasV6KOpsEv">hasV6KOps</dfn>()  <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV6KOps" title='llvm::ARMSubtarget::HasV6KOps' data-ref="llvm::ARMSubtarget::HasV6KOps">HasV6KOps</a>; }</td></tr>
<tr><th id="569">569</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV6T2Ops" title='llvm::ARMSubtarget::HasV6T2Ops' data-ref="llvm::ARMSubtarget::HasV6T2Ops">HasV6T2Ops</a>; }</td></tr>
<tr><th id="570">570</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget8hasV7OpsEv" title='llvm::ARMSubtarget::hasV7Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV7OpsEv">hasV7Ops</dfn>()   <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV7Ops" title='llvm::ARMSubtarget::HasV7Ops' data-ref="llvm::ARMSubtarget::HasV7Ops">HasV7Ops</a>;  }</td></tr>
<tr><th id="571">571</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget8hasV8OpsEv" title='llvm::ARMSubtarget::hasV8Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV8OpsEv">hasV8Ops</dfn>()   <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV8Ops" title='llvm::ARMSubtarget::HasV8Ops' data-ref="llvm::ARMSubtarget::HasV8Ops">HasV8Ops</a>;  }</td></tr>
<tr><th id="572">572</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasV8_1aOpsEv" title='llvm::ARMSubtarget::hasV8_1aOps' data-ref="_ZNK4llvm12ARMSubtarget11hasV8_1aOpsEv">hasV8_1aOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV8_1aOps" title='llvm::ARMSubtarget::HasV8_1aOps' data-ref="llvm::ARMSubtarget::HasV8_1aOps">HasV8_1aOps</a>; }</td></tr>
<tr><th id="573">573</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasV8_2aOpsEv" title='llvm::ARMSubtarget::hasV8_2aOps' data-ref="_ZNK4llvm12ARMSubtarget11hasV8_2aOpsEv">hasV8_2aOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV8_2aOps" title='llvm::ARMSubtarget::HasV8_2aOps' data-ref="llvm::ARMSubtarget::HasV8_2aOps">HasV8_2aOps</a>; }</td></tr>
<tr><th id="574">574</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasV8_3aOpsEv" title='llvm::ARMSubtarget::hasV8_3aOps' data-ref="_ZNK4llvm12ARMSubtarget11hasV8_3aOpsEv">hasV8_3aOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV8_3aOps" title='llvm::ARMSubtarget::HasV8_3aOps' data-ref="llvm::ARMSubtarget::HasV8_3aOps">HasV8_3aOps</a>; }</td></tr>
<tr><th id="575">575</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasV8_4aOpsEv" title='llvm::ARMSubtarget::hasV8_4aOps' data-ref="_ZNK4llvm12ARMSubtarget11hasV8_4aOpsEv">hasV8_4aOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV8_4aOps" title='llvm::ARMSubtarget::HasV8_4aOps' data-ref="llvm::ARMSubtarget::HasV8_4aOps">HasV8_4aOps</a>; }</td></tr>
<tr><th id="576">576</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasV8_5aOpsEv" title='llvm::ARMSubtarget::hasV8_5aOps' data-ref="_ZNK4llvm12ARMSubtarget11hasV8_5aOpsEv">hasV8_5aOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV8_5aOps" title='llvm::ARMSubtarget::HasV8_5aOps' data-ref="llvm::ARMSubtarget::HasV8_5aOps">HasV8_5aOps</a>; }</td></tr>
<tr><th id="577">577</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17hasV8MBaselineOpsEv" title='llvm::ARMSubtarget::hasV8MBaselineOps' data-ref="_ZNK4llvm12ARMSubtarget17hasV8MBaselineOpsEv">hasV8MBaselineOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV8MBaselineOps" title='llvm::ARMSubtarget::HasV8MBaselineOps' data-ref="llvm::ARMSubtarget::HasV8MBaselineOps">HasV8MBaselineOps</a>; }</td></tr>
<tr><th id="578">578</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17hasV8MMainlineOpsEv" title='llvm::ARMSubtarget::hasV8MMainlineOps' data-ref="_ZNK4llvm12ARMSubtarget17hasV8MMainlineOpsEv">hasV8MMainlineOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV8MMainlineOps" title='llvm::ARMSubtarget::HasV8MMainlineOps' data-ref="llvm::ARMSubtarget::HasV8MMainlineOps">HasV8MMainlineOps</a>; }</td></tr>
<tr><th id="579">579</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" title='llvm::ARMSubtarget::hasV8_1MMainlineOps' data-ref="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv">hasV8_1MMainlineOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV8_1MMainlineOps" title='llvm::ARMSubtarget::HasV8_1MMainlineOps' data-ref="llvm::ARMSubtarget::HasV8_1MMainlineOps">HasV8_1MMainlineOps</a>; }</td></tr>
<tr><th id="580">580</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget16hasMVEIntegerOpsEv" title='llvm::ARMSubtarget::hasMVEIntegerOps' data-ref="_ZNK4llvm12ARMSubtarget16hasMVEIntegerOpsEv">hasMVEIntegerOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasMVEIntegerOps" title='llvm::ARMSubtarget::HasMVEIntegerOps' data-ref="llvm::ARMSubtarget::HasMVEIntegerOps">HasMVEIntegerOps</a>; }</td></tr>
<tr><th id="581">581</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14hasMVEFloatOpsEv" title='llvm::ARMSubtarget::hasMVEFloatOps' data-ref="_ZNK4llvm12ARMSubtarget14hasMVEFloatOpsEv">hasMVEFloatOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasMVEFloatOps" title='llvm::ARMSubtarget::HasMVEFloatOps' data-ref="llvm::ARMSubtarget::HasMVEFloatOps">HasMVEFloatOps</a>; }</td></tr>
<tr><th id="582">582</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9hasFPRegsEv" title='llvm::ARMSubtarget::hasFPRegs' data-ref="_ZNK4llvm12ARMSubtarget9hasFPRegsEv">hasFPRegs</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFPRegs" title='llvm::ARMSubtarget::HasFPRegs' data-ref="llvm::ARMSubtarget::HasFPRegs">HasFPRegs</a>; }</td></tr>
<tr><th id="583">583</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasFPRegs16Ev" title='llvm::ARMSubtarget::hasFPRegs16' data-ref="_ZNK4llvm12ARMSubtarget11hasFPRegs16Ev">hasFPRegs16</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFPRegs16" title='llvm::ARMSubtarget::HasFPRegs16' data-ref="llvm::ARMSubtarget::HasFPRegs16">HasFPRegs16</a>; }</td></tr>
<tr><th id="584">584</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasFPRegs64Ev" title='llvm::ARMSubtarget::hasFPRegs64' data-ref="_ZNK4llvm12ARMSubtarget11hasFPRegs64Ev">hasFPRegs64</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFPRegs64" title='llvm::ARMSubtarget::HasFPRegs64' data-ref="llvm::ARMSubtarget::HasFPRegs64">HasFPRegs64</a>; }</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <i class="doc">/// @{</i></td></tr>
<tr><th id="587">587</th><td><i class="doc">  /// These functions are obsolete, please consider adding subtarget features</i></td></tr>
<tr><th id="588">588</th><td><i class="doc">  /// or properties instead of calling them.</i></td></tr>
<tr><th id="589">589</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10isCortexA5Ev" title='llvm::ARMSubtarget::isCortexA5' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA5Ev">isCortexA5</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA5" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA5' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA5">CortexA5</a>; }</td></tr>
<tr><th id="590">590</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10isCortexA7Ev" title='llvm::ARMSubtarget::isCortexA7' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA7Ev">isCortexA7</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA7" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA7' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA7">CortexA7</a>; }</td></tr>
<tr><th id="591">591</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10isCortexA8Ev" title='llvm::ARMSubtarget::isCortexA8' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA8Ev">isCortexA8</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA8" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA8' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA8">CortexA8</a>; }</td></tr>
<tr><th id="592">592</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10isCortexA9Ev" title='llvm::ARMSubtarget::isCortexA9' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA9Ev">isCortexA9</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA9" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA9' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA9">CortexA9</a>; }</td></tr>
<tr><th id="593">593</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11isCortexA15Ev" title='llvm::ARMSubtarget::isCortexA15' data-ref="_ZNK4llvm12ARMSubtarget11isCortexA15Ev">isCortexA15</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA15" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA15' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexA15">CortexA15</a>; }</td></tr>
<tr><th id="594">594</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget7isSwiftEv" title='llvm::ARMSubtarget::isSwift' data-ref="_ZNK4llvm12ARMSubtarget7isSwiftEv">isSwift</dfn>()    <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcFamilyEnum::Swift" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Swift' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Swift">Swift</a>; }</td></tr>
<tr><th id="595">595</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10isCortexM3Ev" title='llvm::ARMSubtarget::isCortexM3' data-ref="_ZNK4llvm12ARMSubtarget10isCortexM3Ev">isCortexM3</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexM3" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexM3' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexM3">CortexM3</a>; }</td></tr>
<tr><th id="596">596</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget8isLikeA9Ev" title='llvm::ARMSubtarget::isLikeA9' data-ref="_ZNK4llvm12ARMSubtarget8isLikeA9Ev">isLikeA9</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12ARMSubtarget10isCortexA9Ev" title='llvm::ARMSubtarget::isCortexA9' data-ref="_ZNK4llvm12ARMSubtarget10isCortexA9Ev">isCortexA9</a>() || <a class="member" href="#_ZNK4llvm12ARMSubtarget11isCortexA15Ev" title='llvm::ARMSubtarget::isCortexA15' data-ref="_ZNK4llvm12ARMSubtarget11isCortexA15Ev">isCortexA15</a>() || <a class="member" href="#_ZNK4llvm12ARMSubtarget7isKraitEv" title='llvm::ARMSubtarget::isKrait' data-ref="_ZNK4llvm12ARMSubtarget7isKraitEv">isKrait</a>(); }</td></tr>
<tr><th id="597">597</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10isCortexR5Ev" title='llvm::ARMSubtarget::isCortexR5' data-ref="_ZNK4llvm12ARMSubtarget10isCortexR5Ev">isCortexR5</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR5" title='llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR5' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::CortexR5">CortexR5</a>; }</td></tr>
<tr><th id="598">598</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget7isKraitEv" title='llvm::ARMSubtarget::isKrait' data-ref="_ZNK4llvm12ARMSubtarget7isKraitEv">isKrait</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcFamily" title='llvm::ARMSubtarget::ARMProcFamily' data-ref="llvm::ARMSubtarget::ARMProcFamily">ARMProcFamily</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcFamilyEnum::Krait" title='llvm::ARMSubtarget::ARMProcFamilyEnum::Krait' data-ref="llvm::ARMSubtarget::ARMProcFamilyEnum::Krait">Krait</a>; }</td></tr>
<tr><th id="599">599</th><td>  <i class="doc">/// @}</i></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9hasARMOpsEv" title='llvm::ARMSubtarget::hasARMOps' data-ref="_ZNK4llvm12ARMSubtarget9hasARMOpsEv">hasARMOps</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::ARMSubtarget::NoARM" title='llvm::ARMSubtarget::NoARM' data-ref="llvm::ARMSubtarget::NoARM">NoARM</a>; }</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasVFPv2D16SP" title='llvm::ARMSubtarget::HasVFPv2D16SP' data-ref="llvm::ARMSubtarget::HasVFPv2D16SP">HasVFPv2D16SP</a>; }</td></tr>
<tr><th id="604">604</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasVFP3BaseEv" title='llvm::ARMSubtarget::hasVFP3Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP3BaseEv">hasVFP3Base</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasVFPv3D16SP" title='llvm::ARMSubtarget::HasVFPv3D16SP' data-ref="llvm::ARMSubtarget::HasVFPv3D16SP">HasVFPv3D16SP</a>; }</td></tr>
<tr><th id="605">605</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasVFP4BaseEv" title='llvm::ARMSubtarget::hasVFP4Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP4BaseEv">hasVFP4Base</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasVFPv4D16SP" title='llvm::ARMSubtarget::HasVFPv4D16SP' data-ref="llvm::ARMSubtarget::HasVFPv4D16SP">HasVFPv4D16SP</a>; }</td></tr>
<tr><th id="606">606</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14hasFPARMv8BaseEv" title='llvm::ARMSubtarget::hasFPARMv8Base' data-ref="_ZNK4llvm12ARMSubtarget14hasFPARMv8BaseEv">hasFPARMv8Base</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFPARMv8D16SP" title='llvm::ARMSubtarget::HasFPARMv8D16SP' data-ref="llvm::ARMSubtarget::HasFPARMv8D16SP">HasFPARMv8D16SP</a>; }</td></tr>
<tr><th id="607">607</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasNEON" title='llvm::ARMSubtarget::HasNEON' data-ref="llvm::ARMSubtarget::HasNEON">HasNEON</a>;  }</td></tr>
<tr><th id="608">608</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget7hasSHA2Ev" title='llvm::ARMSubtarget::hasSHA2' data-ref="_ZNK4llvm12ARMSubtarget7hasSHA2Ev">hasSHA2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasSHA2" title='llvm::ARMSubtarget::HasSHA2' data-ref="llvm::ARMSubtarget::HasSHA2">HasSHA2</a>; }</td></tr>
<tr><th id="609">609</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget6hasAESEv" title='llvm::ARMSubtarget::hasAES' data-ref="_ZNK4llvm12ARMSubtarget6hasAESEv">hasAES</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasAES" title='llvm::ARMSubtarget::HasAES' data-ref="llvm::ARMSubtarget::HasAES">HasAES</a>; }</td></tr>
<tr><th id="610">610</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9hasCryptoEv" title='llvm::ARMSubtarget::hasCrypto' data-ref="_ZNK4llvm12ARMSubtarget9hasCryptoEv">hasCrypto</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasCrypto" title='llvm::ARMSubtarget::HasCrypto' data-ref="llvm::ARMSubtarget::HasCrypto">HasCrypto</a>; }</td></tr>
<tr><th id="611">611</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10hasDotProdEv" title='llvm::ARMSubtarget::hasDotProd' data-ref="_ZNK4llvm12ARMSubtarget10hasDotProdEv">hasDotProd</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasDotProd" title='llvm::ARMSubtarget::HasDotProd' data-ref="llvm::ARMSubtarget::HasDotProd">HasDotProd</a>; }</td></tr>
<tr><th id="612">612</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget6hasCRCEv" title='llvm::ARMSubtarget::hasCRC' data-ref="_ZNK4llvm12ARMSubtarget6hasCRCEv">hasCRC</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasCRC" title='llvm::ARMSubtarget::HasCRC' data-ref="llvm::ARMSubtarget::HasCRC">HasCRC</a>; }</td></tr>
<tr><th id="613">613</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget6hasRASEv" title='llvm::ARMSubtarget::hasRAS' data-ref="_ZNK4llvm12ARMSubtarget6hasRASEv">hasRAS</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasRAS" title='llvm::ARMSubtarget::HasRAS' data-ref="llvm::ARMSubtarget::HasRAS">HasRAS</a>; }</td></tr>
<tr><th id="614">614</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget6hasLOBEv" title='llvm::ARMSubtarget::hasLOB' data-ref="_ZNK4llvm12ARMSubtarget6hasLOBEv">hasLOB</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasLOB" title='llvm::ARMSubtarget::HasLOB' data-ref="llvm::ARMSubtarget::HasLOB">HasLOB</a>; }</td></tr>
<tr><th id="615">615</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17hasVirtualizationEv" title='llvm::ARMSubtarget::hasVirtualization' data-ref="_ZNK4llvm12ARMSubtarget17hasVirtualizationEv">hasVirtualization</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasVirtualization" title='llvm::ARMSubtarget::HasVirtualization' data-ref="llvm::ARMSubtarget::HasVirtualization">HasVirtualization</a>; }</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget27useNEONForSinglePrecisionFPEv" title='llvm::ARMSubtarget::useNEONForSinglePrecisionFP' data-ref="_ZNK4llvm12ARMSubtarget27useNEONForSinglePrecisionFPEv">useNEONForSinglePrecisionFP</dfn>() <em>const</em> {</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12ARMSubtarget7hasNEONEv" title='llvm::ARMSubtarget::hasNEON' data-ref="_ZNK4llvm12ARMSubtarget7hasNEONEv">hasNEON</a>() &amp;&amp; <a class="member" href="#llvm::ARMSubtarget::UseNEONForSinglePrecisionFP" title='llvm::ARMSubtarget::UseNEONForSinglePrecisionFP' data-ref="llvm::ARMSubtarget::UseNEONForSinglePrecisionFP">UseNEONForSinglePrecisionFP</a>;</td></tr>
<tr><th id="619">619</th><td>  }</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget20hasDivideInThumbModeEv" title='llvm::ARMSubtarget::hasDivideInThumbMode' data-ref="_ZNK4llvm12ARMSubtarget20hasDivideInThumbModeEv">hasDivideInThumbMode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasHardwareDivideInThumb" title='llvm::ARMSubtarget::HasHardwareDivideInThumb' data-ref="llvm::ARMSubtarget::HasHardwareDivideInThumb">HasHardwareDivideInThumb</a>; }</td></tr>
<tr><th id="622">622</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget18hasDivideInARMModeEv" title='llvm::ARMSubtarget::hasDivideInARMMode' data-ref="_ZNK4llvm12ARMSubtarget18hasDivideInARMModeEv">hasDivideInARMMode</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasHardwareDivideInARM" title='llvm::ARMSubtarget::HasHardwareDivideInARM' data-ref="llvm::ARMSubtarget::HasHardwareDivideInARM">HasHardwareDivideInARM</a>; }</td></tr>
<tr><th id="623">623</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14hasDataBarrierEv" title='llvm::ARMSubtarget::hasDataBarrier' data-ref="_ZNK4llvm12ARMSubtarget14hasDataBarrierEv">hasDataBarrier</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasDataBarrier" title='llvm::ARMSubtarget::HasDataBarrier' data-ref="llvm::ARMSubtarget::HasDataBarrier">HasDataBarrier</a>; }</td></tr>
<tr><th id="624">624</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget18hasFullDataBarrierEv" title='llvm::ARMSubtarget::hasFullDataBarrier' data-ref="_ZNK4llvm12ARMSubtarget18hasFullDataBarrierEv">hasFullDataBarrier</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFullDataBarrier" title='llvm::ARMSubtarget::HasFullDataBarrier' data-ref="llvm::ARMSubtarget::HasFullDataBarrier">HasFullDataBarrier</a>; }</td></tr>
<tr><th id="625">625</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10hasV7ClrexEv" title='llvm::ARMSubtarget::hasV7Clrex' data-ref="_ZNK4llvm12ARMSubtarget10hasV7ClrexEv">hasV7Clrex</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasV7Clrex" title='llvm::ARMSubtarget::HasV7Clrex' data-ref="llvm::ARMSubtarget::HasV7Clrex">HasV7Clrex</a>; }</td></tr>
<tr><th id="626">626</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17hasAcquireReleaseEv" title='llvm::ARMSubtarget::hasAcquireRelease' data-ref="_ZNK4llvm12ARMSubtarget17hasAcquireReleaseEv">hasAcquireRelease</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasAcquireRelease" title='llvm::ARMSubtarget::HasAcquireRelease' data-ref="llvm::ARMSubtarget::HasAcquireRelease">HasAcquireRelease</a>; }</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17hasAnyDataBarrierEv" title='llvm::ARMSubtarget::hasAnyDataBarrier' data-ref="_ZNK4llvm12ARMSubtarget17hasAnyDataBarrierEv">hasAnyDataBarrier</dfn>() <em>const</em> {</td></tr>
<tr><th id="629">629</th><td>    <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasDataBarrier" title='llvm::ARMSubtarget::HasDataBarrier' data-ref="llvm::ARMSubtarget::HasDataBarrier">HasDataBarrier</a> || (<a class="member" href="#_ZNK4llvm12ARMSubtarget8hasV6OpsEv" title='llvm::ARMSubtarget::hasV6Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV6OpsEv">hasV6Ops</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>());</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9useMulOpsEv" title='llvm::ARMSubtarget::useMulOps' data-ref="_ZNK4llvm12ARMSubtarget9useMulOpsEv">useMulOps</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::UseMulOps" title='llvm::ARMSubtarget::UseMulOps' data-ref="llvm::ARMSubtarget::UseMulOps">UseMulOps</a>; }</td></tr>
<tr><th id="633">633</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9useFPVMLxEv" title='llvm::ARMSubtarget::useFPVMLx' data-ref="_ZNK4llvm12ARMSubtarget9useFPVMLxEv">useFPVMLx</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::ARMSubtarget::SlowFPVMLx" title='llvm::ARMSubtarget::SlowFPVMLx' data-ref="llvm::ARMSubtarget::SlowFPVMLx">SlowFPVMLx</a>; }</td></tr>
<tr><th id="634">634</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17hasVMLxForwardingEv" title='llvm::ARMSubtarget::hasVMLxForwarding' data-ref="_ZNK4llvm12ARMSubtarget17hasVMLxForwardingEv">hasVMLxForwarding</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasVMLxForwarding" title='llvm::ARMSubtarget::HasVMLxForwarding' data-ref="llvm::ARMSubtarget::HasVMLxForwarding">HasVMLxForwarding</a>; }</td></tr>
<tr><th id="635">635</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12isFPBrccSlowEv" title='llvm::ARMSubtarget::isFPBrccSlow' data-ref="_ZNK4llvm12ARMSubtarget12isFPBrccSlowEv">isFPBrccSlow</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::SlowFPBrcc" title='llvm::ARMSubtarget::SlowFPBrcc' data-ref="llvm::ARMSubtarget::SlowFPBrcc">SlowFPBrcc</a>; }</td></tr>
<tr><th id="636">636</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFP64" title='llvm::ARMSubtarget::HasFP64' data-ref="llvm::ARMSubtarget::HasFP64">HasFP64</a>; }</td></tr>
<tr><th id="637">637</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10hasPerfMonEv" title='llvm::ARMSubtarget::hasPerfMon' data-ref="_ZNK4llvm12ARMSubtarget10hasPerfMonEv">hasPerfMon</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasPerfMon" title='llvm::ARMSubtarget::HasPerfMon' data-ref="llvm::ARMSubtarget::HasPerfMon">HasPerfMon</a>; }</td></tr>
<tr><th id="638">638</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12hasTrustZoneEv" title='llvm::ARMSubtarget::hasTrustZone' data-ref="_ZNK4llvm12ARMSubtarget12hasTrustZoneEv">hasTrustZone</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasTrustZone" title='llvm::ARMSubtarget::HasTrustZone' data-ref="llvm::ARMSubtarget::HasTrustZone">HasTrustZone</a>; }</td></tr>
<tr><th id="639">639</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11has8MSecExtEv" title='llvm::ARMSubtarget::has8MSecExt' data-ref="_ZNK4llvm12ARMSubtarget11has8MSecExtEv">has8MSecExt</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::Has8MSecExt" title='llvm::ARMSubtarget::Has8MSecExt' data-ref="llvm::ARMSubtarget::Has8MSecExt">Has8MSecExt</a>; }</td></tr>
<tr><th id="640">640</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget19hasZeroCycleZeroingEv" title='llvm::ARMSubtarget::hasZeroCycleZeroing' data-ref="_ZNK4llvm12ARMSubtarget19hasZeroCycleZeroingEv">hasZeroCycleZeroing</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasZeroCycleZeroing" title='llvm::ARMSubtarget::HasZeroCycleZeroing' data-ref="llvm::ARMSubtarget::HasZeroCycleZeroing">HasZeroCycleZeroing</a>; }</td></tr>
<tr><th id="641">641</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget7hasFPAOEv" title='llvm::ARMSubtarget::hasFPAO' data-ref="_ZNK4llvm12ARMSubtarget7hasFPAOEv">hasFPAO</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFPAO" title='llvm::ARMSubtarget::HasFPAO' data-ref="llvm::ARMSubtarget::HasFPAO">HasFPAO</a>; }</td></tr>
<tr><th id="642">642</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget25isProfitableToUnpredicateEv" title='llvm::ARMSubtarget::isProfitableToUnpredicate' data-ref="_ZNK4llvm12ARMSubtarget25isProfitableToUnpredicateEv">isProfitableToUnpredicate</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::IsProfitableToUnpredicate" title='llvm::ARMSubtarget::IsProfitableToUnpredicate' data-ref="llvm::ARMSubtarget::IsProfitableToUnpredicate">IsProfitableToUnpredicate</a>; }</td></tr>
<tr><th id="643">643</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget16hasSlowVGETLNi32Ev" title='llvm::ARMSubtarget::hasSlowVGETLNi32' data-ref="_ZNK4llvm12ARMSubtarget16hasSlowVGETLNi32Ev">hasSlowVGETLNi32</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasSlowVGETLNi32" title='llvm::ARMSubtarget::HasSlowVGETLNi32' data-ref="llvm::ARMSubtarget::HasSlowVGETLNi32">HasSlowVGETLNi32</a>; }</td></tr>
<tr><th id="644">644</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget13hasSlowVDUP32Ev" title='llvm::ARMSubtarget::hasSlowVDUP32' data-ref="_ZNK4llvm12ARMSubtarget13hasSlowVDUP32Ev">hasSlowVDUP32</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasSlowVDUP32" title='llvm::ARMSubtarget::HasSlowVDUP32' data-ref="llvm::ARMSubtarget::HasSlowVDUP32">HasSlowVDUP32</a>; }</td></tr>
<tr><th id="645">645</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12preferVMOVSREv" title='llvm::ARMSubtarget::preferVMOVSR' data-ref="_ZNK4llvm12ARMSubtarget12preferVMOVSREv">preferVMOVSR</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::PreferVMOVSR" title='llvm::ARMSubtarget::PreferVMOVSR' data-ref="llvm::ARMSubtarget::PreferVMOVSR">PreferVMOVSR</a>; }</td></tr>
<tr><th id="646">646</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget19preferISHSTBarriersEv" title='llvm::ARMSubtarget::preferISHSTBarriers' data-ref="_ZNK4llvm12ARMSubtarget19preferISHSTBarriersEv">preferISHSTBarriers</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::PreferISHST" title='llvm::ARMSubtarget::PreferISHST' data-ref="llvm::ARMSubtarget::PreferISHST">PreferISHST</a>; }</td></tr>
<tr><th id="647">647</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9expandMLxEv" title='llvm::ARMSubtarget::expandMLx' data-ref="_ZNK4llvm12ARMSubtarget9expandMLxEv">expandMLx</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ExpandMLx" title='llvm::ARMSubtarget::ExpandMLx' data-ref="llvm::ARMSubtarget::ExpandMLx">ExpandMLx</a>; }</td></tr>
<tr><th id="648">648</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14hasVMLxHazardsEv" title='llvm::ARMSubtarget::hasVMLxHazards' data-ref="_ZNK4llvm12ARMSubtarget14hasVMLxHazardsEv">hasVMLxHazards</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasVMLxHazards" title='llvm::ARMSubtarget::HasVMLxHazards' data-ref="llvm::ARMSubtarget::HasVMLxHazards">HasVMLxHazards</a>; }</td></tr>
<tr><th id="649">649</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget18hasSlowOddRegisterEv" title='llvm::ARMSubtarget::hasSlowOddRegister' data-ref="_ZNK4llvm12ARMSubtarget18hasSlowOddRegisterEv">hasSlowOddRegister</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::SlowOddRegister" title='llvm::ARMSubtarget::SlowOddRegister' data-ref="llvm::ARMSubtarget::SlowOddRegister">SlowOddRegister</a>; }</td></tr>
<tr><th id="650">650</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget23hasSlowLoadDSubregisterEv" title='llvm::ARMSubtarget::hasSlowLoadDSubregister' data-ref="_ZNK4llvm12ARMSubtarget23hasSlowLoadDSubregisterEv">hasSlowLoadDSubregister</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::SlowLoadDSubregister" title='llvm::ARMSubtarget::SlowLoadDSubregister' data-ref="llvm::ARMSubtarget::SlowLoadDSubregister">SlowLoadDSubregister</a>; }</td></tr>
<tr><th id="651">651</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget16useWideStrideVFPEv" title='llvm::ARMSubtarget::useWideStrideVFP' data-ref="_ZNK4llvm12ARMSubtarget16useWideStrideVFPEv">useWideStrideVFP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::UseWideStrideVFP" title='llvm::ARMSubtarget::UseWideStrideVFP' data-ref="llvm::ARMSubtarget::UseWideStrideVFP">UseWideStrideVFP</a>; }</td></tr>
<tr><th id="652">652</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget13hasMuxedUnitsEv" title='llvm::ARMSubtarget::hasMuxedUnits' data-ref="_ZNK4llvm12ARMSubtarget13hasMuxedUnitsEv">hasMuxedUnits</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasMuxedUnits" title='llvm::ARMSubtarget::HasMuxedUnits' data-ref="llvm::ARMSubtarget::HasMuxedUnits">HasMuxedUnits</a>; }</td></tr>
<tr><th id="653">653</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14dontWidenVMOVSEv" title='llvm::ARMSubtarget::dontWidenVMOVS' data-ref="_ZNK4llvm12ARMSubtarget14dontWidenVMOVSEv">dontWidenVMOVS</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::DontWidenVMOVS" title='llvm::ARMSubtarget::DontWidenVMOVS' data-ref="llvm::ARMSubtarget::DontWidenVMOVS">DontWidenVMOVS</a>; }</td></tr>
<tr><th id="654">654</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17useSplatVFPToNeonEv" title='llvm::ARMSubtarget::useSplatVFPToNeon' data-ref="_ZNK4llvm12ARMSubtarget17useSplatVFPToNeonEv">useSplatVFPToNeon</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::SplatVFPToNeon" title='llvm::ARMSubtarget::SplatVFPToNeon' data-ref="llvm::ARMSubtarget::SplatVFPToNeon">SplatVFPToNeon</a>; }</td></tr>
<tr><th id="655">655</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget16useNEONForFPMovsEv" title='llvm::ARMSubtarget::useNEONForFPMovs' data-ref="_ZNK4llvm12ARMSubtarget16useNEONForFPMovsEv">useNEONForFPMovs</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::UseNEONForFPMovs" title='llvm::ARMSubtarget::UseNEONForFPMovs' data-ref="llvm::ARMSubtarget::UseNEONForFPMovs">UseNEONForFPMovs</a>; }</td></tr>
<tr><th id="656">656</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv" title='llvm::ARMSubtarget::checkVLDnAccessAlignment' data-ref="_ZNK4llvm12ARMSubtarget24checkVLDnAccessAlignmentEv">checkVLDnAccessAlignment</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::CheckVLDnAlign" title='llvm::ARMSubtarget::CheckVLDnAlign' data-ref="llvm::ARMSubtarget::CheckVLDnAlign">CheckVLDnAlign</a>; }</td></tr>
<tr><th id="657">657</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15nonpipelinedVFPEv" title='llvm::ARMSubtarget::nonpipelinedVFP' data-ref="_ZNK4llvm12ARMSubtarget15nonpipelinedVFPEv">nonpipelinedVFP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::NonpipelinedVFP" title='llvm::ARMSubtarget::NonpipelinedVFP' data-ref="llvm::ARMSubtarget::NonpipelinedVFP">NonpipelinedVFP</a>; }</td></tr>
<tr><th id="658">658</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17prefers32BitThumbEv" title='llvm::ARMSubtarget::prefers32BitThumb' data-ref="_ZNK4llvm12ARMSubtarget17prefers32BitThumbEv">prefers32BitThumb</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::Pref32BitThumb" title='llvm::ARMSubtarget::Pref32BitThumb' data-ref="llvm::ARMSubtarget::Pref32BitThumb">Pref32BitThumb</a>; }</td></tr>
<tr><th id="659">659</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget22avoidCPSRPartialUpdateEv" title='llvm::ARMSubtarget::avoidCPSRPartialUpdate' data-ref="_ZNK4llvm12ARMSubtarget22avoidCPSRPartialUpdateEv">avoidCPSRPartialUpdate</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::AvoidCPSRPartialUpdate" title='llvm::ARMSubtarget::AvoidCPSRPartialUpdate' data-ref="llvm::ARMSubtarget::AvoidCPSRPartialUpdate">AvoidCPSRPartialUpdate</a>; }</td></tr>
<tr><th id="660">660</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget22cheapPredicableCPSRDefEv" title='llvm::ARMSubtarget::cheapPredicableCPSRDef' data-ref="_ZNK4llvm12ARMSubtarget22cheapPredicableCPSRDefEv">cheapPredicableCPSRDef</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::CheapPredicableCPSRDef" title='llvm::ARMSubtarget::CheapPredicableCPSRDef' data-ref="llvm::ARMSubtarget::CheapPredicableCPSRDef">CheapPredicableCPSRDef</a>; }</td></tr>
<tr><th id="661">661</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget23avoidMOVsShifterOperandEv" title='llvm::ARMSubtarget::avoidMOVsShifterOperand' data-ref="_ZNK4llvm12ARMSubtarget23avoidMOVsShifterOperandEv">avoidMOVsShifterOperand</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::AvoidMOVsShifterOperand" title='llvm::ARMSubtarget::AvoidMOVsShifterOperand' data-ref="llvm::ARMSubtarget::AvoidMOVsShifterOperand">AvoidMOVsShifterOperand</a>; }</td></tr>
<tr><th id="662">662</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15hasRetAddrStackEv" title='llvm::ARMSubtarget::hasRetAddrStack' data-ref="_ZNK4llvm12ARMSubtarget15hasRetAddrStackEv">hasRetAddrStack</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasRetAddrStack" title='llvm::ARMSubtarget::HasRetAddrStack' data-ref="llvm::ARMSubtarget::HasRetAddrStack">HasRetAddrStack</a>; }</td></tr>
<tr><th id="663">663</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget18hasBranchPredictorEv" title='llvm::ARMSubtarget::hasBranchPredictor' data-ref="_ZNK4llvm12ARMSubtarget18hasBranchPredictorEv">hasBranchPredictor</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasBranchPredictor" title='llvm::ARMSubtarget::HasBranchPredictor' data-ref="llvm::ARMSubtarget::HasBranchPredictor">HasBranchPredictor</a>; }</td></tr>
<tr><th id="664">664</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14hasMPExtensionEv" title='llvm::ARMSubtarget::hasMPExtension' data-ref="_ZNK4llvm12ARMSubtarget14hasMPExtensionEv">hasMPExtension</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasMPExtension" title='llvm::ARMSubtarget::HasMPExtension' data-ref="llvm::ARMSubtarget::HasMPExtension">HasMPExtension</a>; }</td></tr>
<tr><th id="665">665</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget6hasDSPEv" title='llvm::ARMSubtarget::hasDSP' data-ref="_ZNK4llvm12ARMSubtarget6hasDSPEv">hasDSP</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasDSP" title='llvm::ARMSubtarget::HasDSP' data-ref="llvm::ARMSubtarget::HasDSP">HasDSP</a>; }</td></tr>
<tr><th id="666">666</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11useNaClTrapEv" title='llvm::ARMSubtarget::useNaClTrap' data-ref="_ZNK4llvm12ARMSubtarget11useNaClTrapEv">useNaClTrap</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::UseNaClTrap" title='llvm::ARMSubtarget::UseNaClTrap' data-ref="llvm::ARMSubtarget::UseNaClTrap">UseNaClTrap</a>; }</td></tr>
<tr><th id="667">667</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9useSjLjEHEv" title='llvm::ARMSubtarget::useSjLjEH' data-ref="_ZNK4llvm12ARMSubtarget9useSjLjEHEv">useSjLjEH</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::UseSjLjEH" title='llvm::ARMSubtarget::UseSjLjEH' data-ref="llvm::ARMSubtarget::UseSjLjEH">UseSjLjEH</a>; }</td></tr>
<tr><th id="668">668</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget5hasSBEv" title='llvm::ARMSubtarget::hasSB' data-ref="_ZNK4llvm12ARMSubtarget5hasSBEv">hasSB</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasSB" title='llvm::ARMSubtarget::HasSB' data-ref="llvm::ARMSubtarget::HasSB">HasSB</a>; }</td></tr>
<tr><th id="669">669</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12genLongCallsEv" title='llvm::ARMSubtarget::genLongCalls' data-ref="_ZNK4llvm12ARMSubtarget12genLongCallsEv">genLongCalls</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::GenLongCalls" title='llvm::ARMSubtarget::GenLongCalls' data-ref="llvm::ARMSubtarget::GenLongCalls">GenLongCalls</a>; }</td></tr>
<tr><th id="670">670</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14genExecuteOnlyEv" title='llvm::ARMSubtarget::genExecuteOnly' data-ref="_ZNK4llvm12ARMSubtarget14genExecuteOnlyEv">genExecuteOnly</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::GenExecuteOnly" title='llvm::ARMSubtarget::GenExecuteOnly' data-ref="llvm::ARMSubtarget::GenExecuteOnly">GenExecuteOnly</a>; }</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget7hasFP16Ev" title='llvm::ARMSubtarget::hasFP16' data-ref="_ZNK4llvm12ARMSubtarget7hasFP16Ev">hasFP16</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFP16" title='llvm::ARMSubtarget::HasFP16' data-ref="llvm::ARMSubtarget::HasFP16">HasFP16</a>; }</td></tr>
<tr><th id="673">673</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget6hasD32Ev" title='llvm::ARMSubtarget::hasD32' data-ref="_ZNK4llvm12ARMSubtarget6hasD32Ev">hasD32</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasD32" title='llvm::ARMSubtarget::HasD32' data-ref="llvm::ARMSubtarget::HasD32">HasD32</a>; }</td></tr>
<tr><th id="674">674</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11hasFullFP16Ev" title='llvm::ARMSubtarget::hasFullFP16' data-ref="_ZNK4llvm12ARMSubtarget11hasFullFP16Ev">hasFullFP16</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFullFP16" title='llvm::ARMSubtarget::HasFullFP16' data-ref="llvm::ARMSubtarget::HasFullFP16">HasFullFP16</a>; }</td></tr>
<tr><th id="675">675</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10hasFP16FMLEv" title='llvm::ARMSubtarget::hasFP16FML' data-ref="_ZNK4llvm12ARMSubtarget10hasFP16FMLEv">hasFP16FML</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFP16FML" title='llvm::ARMSubtarget::HasFP16FML' data-ref="llvm::ARMSubtarget::HasFP16FML">HasFP16FML</a>; }</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10hasFuseAESEv" title='llvm::ARMSubtarget::hasFuseAES' data-ref="_ZNK4llvm12ARMSubtarget10hasFuseAESEv">hasFuseAES</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFuseAES" title='llvm::ARMSubtarget::HasFuseAES' data-ref="llvm::ARMSubtarget::HasFuseAES">HasFuseAES</a>; }</td></tr>
<tr><th id="678">678</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15hasFuseLiteralsEv" title='llvm::ARMSubtarget::hasFuseLiterals' data-ref="_ZNK4llvm12ARMSubtarget15hasFuseLiteralsEv">hasFuseLiterals</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasFuseLiterals" title='llvm::ARMSubtarget::HasFuseLiterals' data-ref="llvm::ARMSubtarget::HasFuseLiterals">HasFuseLiterals</a>; }</td></tr>
<tr><th id="679">679</th><td>  <i class="doc">/// Return true if the CPU supports any kind of instruction fusion.</i></td></tr>
<tr><th id="680">680</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9hasFusionEv" title='llvm::ARMSubtarget::hasFusion' data-ref="_ZNK4llvm12ARMSubtarget9hasFusionEv">hasFusion</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm12ARMSubtarget10hasFuseAESEv" title='llvm::ARMSubtarget::hasFuseAES' data-ref="_ZNK4llvm12ARMSubtarget10hasFuseAESEv">hasFuseAES</a>() || <a class="member" href="#_ZNK4llvm12ARMSubtarget15hasFuseLiteralsEv" title='llvm::ARMSubtarget::hasFuseLiterals' data-ref="_ZNK4llvm12ARMSubtarget15hasFuseLiteralsEv">hasFuseLiterals</a>(); }</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15getTargetTripleEv" title='llvm::ARMSubtarget::getTargetTriple' data-ref="_ZNK4llvm12ARMSubtarget15getTargetTripleEv">getTargetTriple</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>; }</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv" title='llvm::ARMSubtarget::isTargetDarwin' data-ref="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv">isTargetDarwin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSDarwinEv" title='llvm::Triple::isOSDarwin' data-ref="_ZNK4llvm6Triple10isOSDarwinEv">isOSDarwin</a>(); }</td></tr>
<tr><th id="685">685</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11isTargetIOSEv" title='llvm::ARMSubtarget::isTargetIOS' data-ref="_ZNK4llvm12ARMSubtarget11isTargetIOSEv">isTargetIOS</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5isiOSEv" title='llvm::Triple::isiOS' data-ref="_ZNK4llvm6Triple5isiOSEv">isiOS</a>(); }</td></tr>
<tr><th id="686">686</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15isTargetWatchOSEv" title='llvm::ARMSubtarget::isTargetWatchOS' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWatchOSEv">isTargetWatchOS</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9isWatchOSEv" title='llvm::Triple::isWatchOS' data-ref="_ZNK4llvm6Triple9isWatchOSEv">isWatchOS</a>(); }</td></tr>
<tr><th id="687">687</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget16isTargetWatchABIEv" title='llvm::ARMSubtarget::isTargetWatchABI' data-ref="_ZNK4llvm12ARMSubtarget16isTargetWatchABIEv">isTargetWatchABI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isWatchABIEv" title='llvm::Triple::isWatchABI' data-ref="_ZNK4llvm6Triple10isWatchABIEv">isWatchABI</a>(); }</td></tr>
<tr><th id="688">688</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget13isTargetLinuxEv" title='llvm::ARMSubtarget::isTargetLinux' data-ref="_ZNK4llvm12ARMSubtarget13isTargetLinuxEv">isTargetLinux</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9isOSLinuxEv" title='llvm::Triple::isOSLinux' data-ref="_ZNK4llvm6Triple9isOSLinuxEv">isOSLinux</a>(); }</td></tr>
<tr><th id="689">689</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12isTargetNaClEv" title='llvm::ARMSubtarget::isTargetNaCl' data-ref="_ZNK4llvm12ARMSubtarget12isTargetNaClEv">isTargetNaCl</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple8isOSNaClEv" title='llvm::Triple::isOSNaCl' data-ref="_ZNK4llvm6Triple8isOSNaClEv">isOSNaCl</a>(); }</td></tr>
<tr><th id="690">690</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget14isTargetNetBSDEv" title='llvm::ARMSubtarget::isTargetNetBSD' data-ref="_ZNK4llvm12ARMSubtarget14isTargetNetBSDEv">isTargetNetBSD</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSNetBSDEv" title='llvm::Triple::isOSNetBSD' data-ref="_ZNK4llvm6Triple10isOSNetBSDEv">isOSNetBSD</a>(); }</td></tr>
<tr><th id="691">691</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSWindowsEv" title='llvm::Triple::isOSWindows' data-ref="_ZNK4llvm6Triple11isOSWindowsEv">isOSWindows</a>(); }</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12isTargetCOFFEv" title='llvm::ARMSubtarget::isTargetCOFF' data-ref="_ZNK4llvm12ARMSubtarget12isTargetCOFFEv">isTargetCOFF</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple17isOSBinFormatCOFFEv" title='llvm::Triple::isOSBinFormatCOFF' data-ref="_ZNK4llvm6Triple17isOSBinFormatCOFFEv">isOSBinFormatCOFF</a>(); }</td></tr>
<tr><th id="694">694</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget11isTargetELFEv" title='llvm::ARMSubtarget::isTargetELF' data-ref="_ZNK4llvm12ARMSubtarget11isTargetELFEv">isTargetELF</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple16isOSBinFormatELFEv" title='llvm::Triple::isOSBinFormatELF' data-ref="_ZNK4llvm6Triple16isOSBinFormatELFEv">isOSBinFormatELF</a>(); }</td></tr>
<tr><th id="695">695</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>(); }</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <i>// ARM EABI is the bare-metal EABI described in ARM ABI documents and</i></td></tr>
<tr><th id="698">698</th><td><i>  // can be accessed via -target arm-none-eabi. This is NOT GNUEABI.</i></td></tr>
<tr><th id="699">699</th><td><i>  // FIXME: Add a flag for bare-metal for that target and set Triple::EABI</i></td></tr>
<tr><th id="700">700</th><td><i>  // even for GNUEABI, so we can make a distinction here and still conform to</i></td></tr>
<tr><th id="701">701</th><td><i>  // the EABI on GNU (and Android) mode. This requires change in Clang, too.</i></td></tr>
<tr><th id="702">702</th><td><i>  // FIXME: The Darwin exception is temporary, while we move users to</i></td></tr>
<tr><th id="703">703</th><td><i>  // "*-*-*-macho" triples as quickly as possible.</i></td></tr>
<tr><th id="704">704</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget13isTargetAEABIEv" title='llvm::ARMSubtarget::isTargetAEABI' data-ref="_ZNK4llvm12ARMSubtarget13isTargetAEABIEv">isTargetAEABI</dfn>() <em>const</em> {</td></tr>
<tr><th id="705">705</th><td>    <b>return</b> (<a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::EABI" title='llvm::Triple::EnvironmentType::EABI' data-ref="llvm::Triple::EnvironmentType::EABI">EABI</a> ||</td></tr>
<tr><th id="706">706</th><td>            <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::EABIHF" title='llvm::Triple::EnvironmentType::EABIHF' data-ref="llvm::Triple::EnvironmentType::EABIHF">EABIHF</a>) &amp;&amp;</td></tr>
<tr><th id="707">707</th><td>           !<a class="member" href="#_ZNK4llvm12ARMSubtarget14isTargetDarwinEv" title='llvm::ARMSubtarget::isTargetDarwin' data-ref="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv">isTargetDarwin</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>();</td></tr>
<tr><th id="708">708</th><td>  }</td></tr>
<tr><th id="709">709</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget16isTargetGNUAEABIEv" title='llvm::ARMSubtarget::isTargetGNUAEABI' data-ref="_ZNK4llvm12ARMSubtarget16isTargetGNUAEABIEv">isTargetGNUAEABI</dfn>() <em>const</em> {</td></tr>
<tr><th id="710">710</th><td>    <b>return</b> (<a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::GNUEABI" title='llvm::Triple::EnvironmentType::GNUEABI' data-ref="llvm::Triple::EnvironmentType::GNUEABI">GNUEABI</a> ||</td></tr>
<tr><th id="711">711</th><td>            <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::GNUEABIHF" title='llvm::Triple::EnvironmentType::GNUEABIHF' data-ref="llvm::Triple::EnvironmentType::GNUEABIHF">GNUEABIHF</a>) &amp;&amp;</td></tr>
<tr><th id="712">712</th><td>           !<a class="member" href="#_ZNK4llvm12ARMSubtarget14isTargetDarwinEv" title='llvm::ARMSubtarget::isTargetDarwin' data-ref="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv">isTargetDarwin</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>();</td></tr>
<tr><th id="713">713</th><td>  }</td></tr>
<tr><th id="714">714</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17isTargetMuslAEABIEv" title='llvm::ARMSubtarget::isTargetMuslAEABI' data-ref="_ZNK4llvm12ARMSubtarget17isTargetMuslAEABIEv">isTargetMuslAEABI</dfn>() <em>const</em> {</td></tr>
<tr><th id="715">715</th><td>    <b>return</b> (<a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::MuslEABI" title='llvm::Triple::EnvironmentType::MuslEABI' data-ref="llvm::Triple::EnvironmentType::MuslEABI">MuslEABI</a> ||</td></tr>
<tr><th id="716">716</th><td>            <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::MuslEABIHF" title='llvm::Triple::EnvironmentType::MuslEABIHF' data-ref="llvm::Triple::EnvironmentType::MuslEABIHF">MuslEABIHF</a>) &amp;&amp;</td></tr>
<tr><th id="717">717</th><td>           !<a class="member" href="#_ZNK4llvm12ARMSubtarget14isTargetDarwinEv" title='llvm::ARMSubtarget::isTargetDarwin' data-ref="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv">isTargetDarwin</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>();</td></tr>
<tr><th id="718">718</th><td>  }</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>  <i>// ARM Targets that support EHABI exception handling standard</i></td></tr>
<tr><th id="721">721</th><td><i>  // Darwin uses SjLj. Other targets might need more checks.</i></td></tr>
<tr><th id="722">722</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget23isTargetEHABICompatibleEv" title='llvm::ARMSubtarget::isTargetEHABICompatible' data-ref="_ZNK4llvm12ARMSubtarget23isTargetEHABICompatibleEv">isTargetEHABICompatible</dfn>() <em>const</em> {</td></tr>
<tr><th id="723">723</th><td>    <b>return</b> (<a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::EABI" title='llvm::Triple::EnvironmentType::EABI' data-ref="llvm::Triple::EnvironmentType::EABI">EABI</a> ||</td></tr>
<tr><th id="724">724</th><td>            <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::GNUEABI" title='llvm::Triple::EnvironmentType::GNUEABI' data-ref="llvm::Triple::EnvironmentType::GNUEABI">GNUEABI</a> ||</td></tr>
<tr><th id="725">725</th><td>            <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::MuslEABI" title='llvm::Triple::EnvironmentType::MuslEABI' data-ref="llvm::Triple::EnvironmentType::MuslEABI">MuslEABI</a> ||</td></tr>
<tr><th id="726">726</th><td>            <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::EABIHF" title='llvm::Triple::EnvironmentType::EABIHF' data-ref="llvm::Triple::EnvironmentType::EABIHF">EABIHF</a> ||</td></tr>
<tr><th id="727">727</th><td>            <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::GNUEABIHF" title='llvm::Triple::EnvironmentType::GNUEABIHF' data-ref="llvm::Triple::EnvironmentType::GNUEABIHF">GNUEABIHF</a> ||</td></tr>
<tr><th id="728">728</th><td>            <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::MuslEABIHF" title='llvm::Triple::EnvironmentType::MuslEABIHF' data-ref="llvm::Triple::EnvironmentType::MuslEABIHF">MuslEABIHF</a> ||</td></tr>
<tr><th id="729">729</th><td>            <a class="member" href="#_ZNK4llvm12ARMSubtarget15isTargetAndroidEv" title='llvm::ARMSubtarget::isTargetAndroid' data-ref="_ZNK4llvm12ARMSubtarget15isTargetAndroidEv">isTargetAndroid</a>()) &amp;&amp;</td></tr>
<tr><th id="730">730</th><td>           !<a class="member" href="#_ZNK4llvm12ARMSubtarget14isTargetDarwinEv" title='llvm::ARMSubtarget::isTargetDarwin' data-ref="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv">isTargetDarwin</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>();</td></tr>
<tr><th id="731">731</th><td>  }</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget17isTargetHardFloatEv" title='llvm::ARMSubtarget::isTargetHardFloat' data-ref="_ZNK4llvm12ARMSubtarget17isTargetHardFloatEv">isTargetHardFloat</dfn>() <em>const</em>;</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15isTargetAndroidEv" title='llvm::ARMSubtarget::isTargetAndroid' data-ref="_ZNK4llvm12ARMSubtarget15isTargetAndroidEv">isTargetAndroid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::TargetTriple" title='llvm::ARMSubtarget::TargetTriple' data-ref="llvm::ARMSubtarget::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9isAndroidEv" title='llvm::Triple::isAndroid' data-ref="_ZNK4llvm6Triple9isAndroidEv">isAndroid</a>(); }</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget15isXRaySupportedEv" title='llvm::ARMSubtarget::isXRaySupported' data-ref="_ZNK4llvm12ARMSubtarget15isXRaySupportedEv">isXRaySupported</dfn>() <em>const</em> override;</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget10isAPCS_ABIEv" title='llvm::ARMSubtarget::isAPCS_ABI' data-ref="_ZNK4llvm12ARMSubtarget10isAPCS_ABIEv">isAPCS_ABI</dfn>() <em>const</em>;</td></tr>
<tr><th id="740">740</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget11isAAPCS_ABIEv" title='llvm::ARMSubtarget::isAAPCS_ABI' data-ref="_ZNK4llvm12ARMSubtarget11isAAPCS_ABIEv">isAAPCS_ABI</dfn>() <em>const</em>;</td></tr>
<tr><th id="741">741</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget13isAAPCS16_ABIEv" title='llvm::ARMSubtarget::isAAPCS16_ABI' data-ref="_ZNK4llvm12ARMSubtarget13isAAPCS16_ABIEv">isAAPCS16_ABI</dfn>() <em>const</em>;</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget6isROPIEv" title='llvm::ARMSubtarget::isROPI' data-ref="_ZNK4llvm12ARMSubtarget6isROPIEv">isROPI</dfn>() <em>const</em>;</td></tr>
<tr><th id="744">744</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget6isRWPIEv" title='llvm::ARMSubtarget::isRWPI' data-ref="_ZNK4llvm12ARMSubtarget6isRWPIEv">isRWPI</dfn>() <em>const</em>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget19useMachineSchedulerEv" title='llvm::ARMSubtarget::useMachineScheduler' data-ref="_ZNK4llvm12ARMSubtarget19useMachineSchedulerEv">useMachineScheduler</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::UseMISched" title='llvm::ARMSubtarget::UseMISched' data-ref="llvm::ARMSubtarget::UseMISched">UseMISched</a>; }</td></tr>
<tr><th id="747">747</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget22disablePostRASchedulerEv" title='llvm::ARMSubtarget::disablePostRAScheduler' data-ref="_ZNK4llvm12ARMSubtarget22disablePostRASchedulerEv">disablePostRAScheduler</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::DisablePostRAScheduler" title='llvm::ARMSubtarget::DisablePostRAScheduler' data-ref="llvm::ARMSubtarget::DisablePostRAScheduler">DisablePostRAScheduler</a>; }</td></tr>
<tr><th id="748">748</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12useSoftFloatEv" title='llvm::ARMSubtarget::useSoftFloat' data-ref="_ZNK4llvm12ARMSubtarget12useSoftFloatEv">useSoftFloat</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::UseSoftFloat" title='llvm::ARMSubtarget::UseSoftFloat' data-ref="llvm::ARMSubtarget::UseSoftFloat">UseSoftFloat</a>; }</td></tr>
<tr><th id="749">749</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::InThumbMode" title='llvm::ARMSubtarget::InThumbMode' data-ref="llvm::ARMSubtarget::InThumbMode">InThumbMode</a>; }</td></tr>
<tr><th id="750">750</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10hasMinSizeEv" title='llvm::ARMSubtarget::hasMinSize' data-ref="_ZNK4llvm12ARMSubtarget10hasMinSizeEv">hasMinSize</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::OptMinSize" title='llvm::ARMSubtarget::OptMinSize' data-ref="llvm::ARMSubtarget::OptMinSize">OptMinSize</a>; }</td></tr>
<tr><th id="751">751</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::InThumbMode" title='llvm::ARMSubtarget::InThumbMode' data-ref="llvm::ARMSubtarget::InThumbMode">InThumbMode</a> &amp;&amp; !<a class="member" href="#llvm::ARMSubtarget::HasThumb2" title='llvm::ARMSubtarget::HasThumb2' data-ref="llvm::ARMSubtarget::HasThumb2">HasThumb2</a>; }</td></tr>
<tr><th id="752">752</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::InThumbMode" title='llvm::ARMSubtarget::InThumbMode' data-ref="llvm::ARMSubtarget::InThumbMode">InThumbMode</a> &amp;&amp; <a class="member" href="#llvm::ARMSubtarget::HasThumb2" title='llvm::ARMSubtarget::HasThumb2' data-ref="llvm::ARMSubtarget::HasThumb2">HasThumb2</a>; }</td></tr>
<tr><th id="753">753</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget9hasThumb2Ev" title='llvm::ARMSubtarget::hasThumb2' data-ref="_ZNK4llvm12ARMSubtarget9hasThumb2Ev">hasThumb2</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::HasThumb2" title='llvm::ARMSubtarget::HasThumb2' data-ref="llvm::ARMSubtarget::HasThumb2">HasThumb2</a>; }</td></tr>
<tr><th id="754">754</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget8isMClassEv" title='llvm::ARMSubtarget::isMClass' data-ref="_ZNK4llvm12ARMSubtarget8isMClassEv">isMClass</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcClass" title='llvm::ARMSubtarget::ARMProcClass' data-ref="llvm::ARMSubtarget::ARMProcClass">ARMProcClass</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcClassEnum::MClass" title='llvm::ARMSubtarget::ARMProcClassEnum::MClass' data-ref="llvm::ARMSubtarget::ARMProcClassEnum::MClass">MClass</a>; }</td></tr>
<tr><th id="755">755</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget8isRClassEv" title='llvm::ARMSubtarget::isRClass' data-ref="_ZNK4llvm12ARMSubtarget8isRClassEv">isRClass</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcClass" title='llvm::ARMSubtarget::ARMProcClass' data-ref="llvm::ARMSubtarget::ARMProcClass">ARMProcClass</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcClassEnum::RClass" title='llvm::ARMSubtarget::ARMProcClassEnum::RClass' data-ref="llvm::ARMSubtarget::ARMProcClassEnum::RClass">RClass</a>; }</td></tr>
<tr><th id="756">756</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget8isAClassEv" title='llvm::ARMSubtarget::isAClass' data-ref="_ZNK4llvm12ARMSubtarget8isAClassEv">isAClass</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ARMProcClass" title='llvm::ARMSubtarget::ARMProcClass' data-ref="llvm::ARMSubtarget::ARMProcClass">ARMProcClass</a> == <a class="enum" href="#llvm::ARMSubtarget::ARMProcClassEnum::AClass" title='llvm::ARMSubtarget::ARMProcClassEnum::AClass' data-ref="llvm::ARMSubtarget::ARMProcClassEnum::AClass">AClass</a>; }</td></tr>
<tr><th id="757">757</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12isReadTPHardEv" title='llvm::ARMSubtarget::isReadTPHard' data-ref="_ZNK4llvm12ARMSubtarget12isReadTPHardEv">isReadTPHard</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::ReadTPHard" title='llvm::ARMSubtarget::ReadTPHard' data-ref="llvm::ARMSubtarget::ReadTPHard">ReadTPHard</a>; }</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12isR9ReservedEv" title='llvm::ARMSubtarget::isR9Reserved' data-ref="_ZNK4llvm12ARMSubtarget12isR9ReservedEv">isR9Reserved</dfn>() <em>const</em> {</td></tr>
<tr><th id="760">760</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>() ? (<a class="member" href="#llvm::ARMSubtarget::ReserveR9" title='llvm::ARMSubtarget::ReserveR9' data-ref="llvm::ARMSubtarget::ReserveR9">ReserveR9</a> || !<a class="member" href="#llvm::ARMSubtarget::HasV6Ops" title='llvm::ARMSubtarget::HasV6Ops' data-ref="llvm::ARMSubtarget::HasV6Ops">HasV6Ops</a>) : <a class="member" href="#llvm::ARMSubtarget::ReserveR9" title='llvm::ARMSubtarget::ReserveR9' data-ref="llvm::ARMSubtarget::ReserveR9">ReserveR9</a>;</td></tr>
<tr><th id="761">761</th><td>  }</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget19useR7AsFramePointerEv" title='llvm::ARMSubtarget::useR7AsFramePointer' data-ref="_ZNK4llvm12ARMSubtarget19useR7AsFramePointerEv">useR7AsFramePointer</dfn>() <em>const</em> {</td></tr>
<tr><th id="764">764</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12ARMSubtarget14isTargetDarwinEv" title='llvm::ARMSubtarget::isTargetDarwin' data-ref="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv">isTargetDarwin</a>() || (!<a class="member" href="#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>());</td></tr>
<tr><th id="765">765</th><td>  }</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <i class="doc">/// Returns true if the frame setup is split into two separate pushes (first</i></td></tr>
<tr><th id="768">768</th><td><i class="doc">  /// r0-r7,lr then r8-r11), principally so that the frame pointer is adjacent</i></td></tr>
<tr><th id="769">769</th><td><i class="doc">  /// to lr. This is always required on Thumb1-only targets, as the push and</i></td></tr>
<tr><th id="770">770</th><td><i class="doc">  /// pop instructions can't access the high registers.</i></td></tr>
<tr><th id="771">771</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE" title='llvm::ARMSubtarget::splitFramePushPop' data-ref="_ZNK4llvm12ARMSubtarget17splitFramePushPopERKNS_15MachineFunctionE">splitFramePushPop</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="1222MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1222MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="772">772</th><td>    <b>return</b> (<a class="member" href="#_ZNK4llvm12ARMSubtarget19useR7AsFramePointerEv" title='llvm::ARMSubtarget::useR7AsFramePointer' data-ref="_ZNK4llvm12ARMSubtarget19useR7AsFramePointerEv">useR7AsFramePointer</a>() &amp;&amp;</td></tr>
<tr><th id="773">773</th><td>            <a class="local col2 ref" href="#1222MF" title='MF' data-ref="1222MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" title='llvm::TargetOptions::DisableFramePointerElim' data-ref="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE">DisableFramePointerElim</a>(<a class="local col2 ref" href="#1222MF" title='MF' data-ref="1222MF">MF</a>)) ||</td></tr>
<tr><th id="774">774</th><td>           <a class="member" href="#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>();</td></tr>
<tr><th id="775">775</th><td>  }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget14useStride4VFPsEv" title='llvm::ARMSubtarget::useStride4VFPs' data-ref="_ZNK4llvm12ARMSubtarget14useStride4VFPsEv">useStride4VFPs</dfn>() <em>const</em>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget7useMovtEv" title='llvm::ARMSubtarget::useMovt' data-ref="_ZNK4llvm12ARMSubtarget7useMovtEv">useMovt</dfn>() <em>const</em>;</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget16supportsTailCallEv" title='llvm::ARMSubtarget::supportsTailCall' data-ref="_ZNK4llvm12ARMSubtarget16supportsTailCallEv">supportsTailCall</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::SupportsTailCall" title='llvm::ARMSubtarget::SupportsTailCall' data-ref="llvm::ARMSubtarget::SupportsTailCall">SupportsTailCall</a>; }</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget18allowsUnalignedMemEv" title='llvm::ARMSubtarget::allowsUnalignedMem' data-ref="_ZNK4llvm12ARMSubtarget18allowsUnalignedMemEv">allowsUnalignedMem</dfn>() <em>const</em> { <b>return</b> !<a class="member" href="#llvm::ARMSubtarget::StrictAlign" title='llvm::ARMSubtarget::StrictAlign' data-ref="llvm::ARMSubtarget::StrictAlign">StrictAlign</a>; }</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget10restrictITEv" title='llvm::ARMSubtarget::restrictIT' data-ref="_ZNK4llvm12ARMSubtarget10restrictITEv">restrictIT</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::RestrictIT" title='llvm::ARMSubtarget::RestrictIT' data-ref="llvm::ARMSubtarget::RestrictIT">RestrictIT</a>; }</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp; <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget12getCPUStringEv" title='llvm::ARMSubtarget::getCPUString' data-ref="_ZNK4llvm12ARMSubtarget12getCPUStringEv">getCPUString</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::CPUString" title='llvm::ARMSubtarget::CPUString' data-ref="llvm::ARMSubtarget::CPUString">CPUString</a>; }</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget8isLittleEv" title='llvm::ARMSubtarget::isLittle' data-ref="_ZNK4llvm12ARMSubtarget8isLittleEv">isLittle</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::IsLittle" title='llvm::ARMSubtarget::IsLittle' data-ref="llvm::ARMSubtarget::IsLittle">IsLittle</a>; }</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv" title='llvm::ARMSubtarget::getMispredictionPenalty' data-ref="_ZNK4llvm12ARMSubtarget23getMispredictionPenaltyEv">getMispredictionPenalty</dfn>() <em>const</em>;</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>  <i class="doc">/// Returns true if machine scheduler should be enabled.</i></td></tr>
<tr><th id="794">794</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget22enableMachineSchedulerEv" title='llvm::ARMSubtarget::enableMachineScheduler' data-ref="_ZNK4llvm12ARMSubtarget22enableMachineSchedulerEv">enableMachineScheduler</dfn>() <em>const</em> override;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <i class="doc">/// True for some subtargets at &gt; -O0.</i></td></tr>
<tr><th id="797">797</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget21enablePostRASchedulerEv" title='llvm::ARMSubtarget::enablePostRAScheduler' data-ref="_ZNK4llvm12ARMSubtarget21enablePostRASchedulerEv">enablePostRAScheduler</dfn>() <em>const</em> override;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>  <i class="doc">/// Enable use of alias analysis during code generation (during MI</i></td></tr>
<tr><th id="800">800</th><td><i class="doc">  /// scheduling, DAGCombine, etc.).</i></td></tr>
<tr><th id="801">801</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget5useAAEv" title='llvm::ARMSubtarget::useAA' data-ref="_ZNK4llvm12ARMSubtarget5useAAEv">useAA</dfn>() <em>const</em> override { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::UseAA" title='llvm::ARMSubtarget::UseAA' data-ref="llvm::ARMSubtarget::UseAA">UseAA</a>; }</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <i>// enableAtomicExpand- True if we need to expand our atomics.</i></td></tr>
<tr><th id="804">804</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget18enableAtomicExpandEv" title='llvm::ARMSubtarget::enableAtomicExpand' data-ref="_ZNK4llvm12ARMSubtarget18enableAtomicExpandEv">enableAtomicExpand</dfn>() <em>const</em> override;</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <i class="doc">/// getInstrItins - Return the instruction itineraries based on subtarget</i></td></tr>
<tr><th id="807">807</th><td><i class="doc">  /// selection.</i></td></tr>
<tr><th id="808">808</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="decl def" id="_ZNK4llvm12ARMSubtarget21getInstrItineraryDataEv" title='llvm::ARMSubtarget::getInstrItineraryData' data-ref="_ZNK4llvm12ARMSubtarget21getInstrItineraryDataEv">getInstrItineraryData</dfn>() <em>const</em> override {</td></tr>
<tr><th id="809">809</th><td>    <b>return</b> &amp;<a class="member" href="#llvm::ARMSubtarget::InstrItins" title='llvm::ARMSubtarget::InstrItins' data-ref="llvm::ARMSubtarget::InstrItins">InstrItins</a>;</td></tr>
<tr><th id="810">810</th><td>  }</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <i class="doc">/// getStackAlignment - Returns the minimum alignment known to hold of the</i></td></tr>
<tr><th id="813">813</th><td><i class="doc">  /// stack frame on entry to the function and which must be maintained by every</i></td></tr>
<tr><th id="814">814</th><td><i class="doc">  /// function for this subtarget.</i></td></tr>
<tr><th id="815">815</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv" title='llvm::ARMSubtarget::getStackAlignment' data-ref="_ZNK4llvm12ARMSubtarget17getStackAlignmentEv">getStackAlignment</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::stackAlignment" title='llvm::ARMSubtarget::stackAlignment' data-ref="llvm::ARMSubtarget::stackAlignment">stackAlignment</a>; }</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget22getMaxInterleaveFactorEv" title='llvm::ARMSubtarget::getMaxInterleaveFactor' data-ref="_ZNK4llvm12ARMSubtarget22getMaxInterleaveFactorEv">getMaxInterleaveFactor</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::MaxInterleaveFactor" title='llvm::ARMSubtarget::MaxInterleaveFactor' data-ref="llvm::ARMSubtarget::MaxInterleaveFactor">MaxInterleaveFactor</a>; }</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget25getPartialUpdateClearanceEv" title='llvm::ARMSubtarget::getPartialUpdateClearance' data-ref="_ZNK4llvm12ARMSubtarget25getPartialUpdateClearanceEv">getPartialUpdateClearance</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::ARMSubtarget::PartialUpdateClearance" title='llvm::ARMSubtarget::PartialUpdateClearance' data-ref="llvm::ARMSubtarget::PartialUpdateClearance">PartialUpdateClearance</a>; }</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>  <a class="type" href="#llvm::ARMSubtarget::ARMLdStMultipleTiming" title='llvm::ARMSubtarget::ARMLdStMultipleTiming' data-ref="llvm::ARMSubtarget::ARMLdStMultipleTiming">ARMLdStMultipleTiming</a> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget21getLdStMultipleTimingEv" title='llvm::ARMSubtarget::getLdStMultipleTiming' data-ref="_ZNK4llvm12ARMSubtarget21getLdStMultipleTimingEv">getLdStMultipleTiming</dfn>() <em>const</em> {</td></tr>
<tr><th id="822">822</th><td>    <b>return</b> <a class="member" href="#llvm::ARMSubtarget::LdStMultipleTiming" title='llvm::ARMSubtarget::LdStMultipleTiming' data-ref="llvm::ARMSubtarget::LdStMultipleTiming">LdStMultipleTiming</a>;</td></tr>
<tr><th id="823">823</th><td>  }</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget34getPreISelOperandLatencyAdjustmentEv" title='llvm::ARMSubtarget::getPreISelOperandLatencyAdjustment' data-ref="_ZNK4llvm12ARMSubtarget34getPreISelOperandLatencyAdjustmentEv">getPreISelOperandLatencyAdjustment</dfn>() <em>const</em> {</td></tr>
<tr><th id="826">826</th><td>    <b>return</b> <a class="member" href="#llvm::ARMSubtarget::PreISelOperandLatencyAdjustment" title='llvm::ARMSubtarget::PreISelOperandLatencyAdjustment' data-ref="llvm::ARMSubtarget::PreISelOperandLatencyAdjustment">PreISelOperandLatencyAdjustment</a>;</td></tr>
<tr><th id="827">827</th><td>  }</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <i class="doc">/// True if the GV will be accessed via an indirect symbol.</i></td></tr>
<tr><th id="830">830</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE" title='llvm::ARMSubtarget::isGVIndirectSymbol' data-ref="_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE">isGVIndirectSymbol</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col3 decl" id="1223GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1223GV">GV</dfn>) <em>const</em>;</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>  <i class="doc">/// Returns the constant pool modifier needed to access the GV.</i></td></tr>
<tr><th id="833">833</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget9isGVInGOTEPKNS_11GlobalValueE" title='llvm::ARMSubtarget::isGVInGOT' data-ref="_ZNK4llvm12ARMSubtarget9isGVInGOTEPKNS_11GlobalValueE">isGVInGOT</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col4 decl" id="1224GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="1224GV">GV</dfn>) <em>const</em>;</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <i class="doc">/// True if fast-isel is used.</i></td></tr>
<tr><th id="836">836</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12ARMSubtarget11useFastISelEv" title='llvm::ARMSubtarget::useFastISel' data-ref="_ZNK4llvm12ARMSubtarget11useFastISelEv">useFastISel</dfn>() <em>const</em>;</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>  <i class="doc">/// Returns the correct return opcode for the current feature set.</i></td></tr>
<tr><th id="839">839</th><td><i class="doc">  /// Use BX if available to allow mixing thumb/arm code, but fall back</i></td></tr>
<tr><th id="840">840</th><td><i class="doc">  /// to plain mov pc,lr on ARMv4.</i></td></tr>
<tr><th id="841">841</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget15getReturnOpcodeEv" title='llvm::ARMSubtarget::getReturnOpcode' data-ref="_ZNK4llvm12ARMSubtarget15getReturnOpcodeEv">getReturnOpcode</dfn>() <em>const</em> {</td></tr>
<tr><th id="842">842</th><td>    <b>if</b> (isThumb())</td></tr>
<tr><th id="843">843</th><td>      <b>return</b> ARM::tBX_RET;</td></tr>
<tr><th id="844">844</th><td>    <b>if</b> (hasV4TOps())</td></tr>
<tr><th id="845">845</th><td>      <b>return</b> ARM::BX_RET;</td></tr>
<tr><th id="846">846</th><td>    <b>return</b> ARM::MOVPCLR;</td></tr>
<tr><th id="847">847</th><td>  }</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <i class="doc">/// Allow movt+movw for PIC global address calculation.</i></td></tr>
<tr><th id="850">850</th><td><i class="doc">  /// ELF does not have GOT relocations for movt+movw.</i></td></tr>
<tr><th id="851">851</th><td><i class="doc">  /// ROPI does not use GOT.</i></td></tr>
<tr><th id="852">852</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget28allowPositionIndependentMovtEv" title='llvm::ARMSubtarget::allowPositionIndependentMovt' data-ref="_ZNK4llvm12ARMSubtarget28allowPositionIndependentMovtEv">allowPositionIndependentMovt</dfn>() <em>const</em> {</td></tr>
<tr><th id="853">853</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm12ARMSubtarget6isROPIEv" title='llvm::ARMSubtarget::isROPI' data-ref="_ZNK4llvm12ARMSubtarget6isROPIEv">isROPI</a>() || !<a class="member" href="#_ZNK4llvm12ARMSubtarget11isTargetELFEv" title='llvm::ARMSubtarget::isTargetELF' data-ref="_ZNK4llvm12ARMSubtarget11isTargetELFEv">isTargetELF</a>();</td></tr>
<tr><th id="854">854</th><td>  }</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12ARMSubtarget20getPrefLoopAlignmentEv" title='llvm::ARMSubtarget::getPrefLoopAlignment' data-ref="_ZNK4llvm12ARMSubtarget20getPrefLoopAlignmentEv">getPrefLoopAlignment</dfn>() <em>const</em> {</td></tr>
<tr><th id="857">857</th><td>    <b>return</b> <a class="member" href="#llvm::ARMSubtarget::PrefLoopAlignment" title='llvm::ARMSubtarget::PrefLoopAlignment' data-ref="llvm::ARMSubtarget::PrefLoopAlignment">PrefLoopAlignment</a>;</td></tr>
<tr><th id="858">858</th><td>  }</td></tr>
<tr><th id="859">859</th><td>};</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td><u>#<span data-ppcond="13">endif</span>  // LLVM_LIB_TARGET_ARM_ARMSUBTARGET_H</u></td></tr>
<tr><th id="864">864</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='A15SDOptimizer.cpp.html'>llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
