
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tms (input port clocked by core_clock)
Endpoint: tap_state[2]$_DFF_PN0_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.20    0.20 v input external delay
     1    1.83    0.00    0.00    0.20 v tms (in)
                                         tms (net)
                  0.00    0.00    0.20 v _394_/A (BUF_X2)
     9   15.93    0.01    0.03    0.23 v _394_/Z (BUF_X2)
                                         _145_ (net)
                  0.01    0.00    0.23 v _410_/A2 (AND2_X1)
     2    3.12    0.01    0.03    0.27 v _410_/ZN (AND2_X1)
                                         _159_ (net)
                  0.01    0.00    0.27 v _411_/B1 (AOI21_X1)
     1    1.72    0.02    0.03    0.29 ^ _411_/ZN (AOI21_X1)
                                         _160_ (net)
                  0.02    0.00    0.29 ^ _412_/A2 (NOR2_X1)
     1    1.59    0.01    0.01    0.30 v _412_/ZN (NOR2_X1)
                                         _161_ (net)
                  0.01    0.00    0.30 v _415_/A (AOI221_X1)
     1    1.38    0.04    0.07    0.37 ^ _415_/ZN (AOI221_X1)
                                         next_tap_state[2] (net)
                  0.04    0.00    0.37 ^ tap_state[2]$_DFF_PN0_/D (DFFR_X2)
                                  0.37   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.15939369797706604

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8028

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.42722225189209

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8999

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.09e-04   1.53e-04   6.78e-06   7.68e-04  63.2%
Combinational          3.24e-04   1.13e-04   9.05e-06   4.47e-04  36.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.33e-04   2.66e-04   1.58e-05   1.21e-03 100.0%
                          76.8%      21.9%       1.3%
