// Seed: 1101124178
module module_0 ();
  parameter id_1 = -1;
  bit [-1 : -1] id_2;
  final begin : LABEL_0
    $unsigned(3);
    ;
    id_2 = 1;
  end
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    output supply0 id_8
    , id_17,
    output wire id_9,
    input tri1 id_10,
    input wor id_11,
    input tri1 id_12,
    input supply0 id_13,
    input wand id_14,
    input uwire id_15
);
  wire id_18;
  assign id_0 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
