GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v'
Analyzing included file 'top_define.vh'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":1)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":1)
Analyzing included file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\static_macro_define.vh'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":2)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":2)
Analyzing included file 'dds_ii_top_defines.vh'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":3)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":3)
Undeclared symbol 'phase_valid_i', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":249)
Undeclared symbol 'phase_i', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":250)
Undeclared symbol 'phase_tlast_i', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":251)
Undeclared symbol 'phase_resync_i', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":252)
Undeclared symbol 'phase_inc_i', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":253)
Undeclared symbol 'phase_off_i', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":254)
Undeclared symbol 'phase_tlast_missing_o', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":255)
Undeclared symbol 'phase_tlast_unexpected_o', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":256)
Undeclared symbol 'config_valid_i', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":257)
Undeclared symbol 'config_tlast_i', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":258)
Undeclared symbol 'config_inc_i', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":259)
Undeclared symbol 'config_off_i', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":260)
Undeclared symbol 'config_tlast_missing_o', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":261)
Undeclared symbol 'config_tlast_unexpected_o', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":262)
Undeclared symbol 'phase_out_o', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":264)
Undeclared symbol 'cosine_o', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":265)
Undeclared symbol 'chan_id_o', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":267)
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v'
Analyzing included file 'top_define.vh'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Analyzing included file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\static_macro_define.vh'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Back to file 'E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX2478) : Non-net output port 'o_chan_id' cannot be initialized at declaration in SystemVerilog mode("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Undeclared symbol 'o_ch_config', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Undeclared symbol 'o_ch_phase', assumed default net type 'wire'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX3801) : Parameter 'NEW_TRUNC_WIDTH' becomes localparam in '~dds_taylor_corr.DDS_II_DA' with formal parameter declaration list("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Compiling module 'DDS_II_DA'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":30)
Compiling module '**'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX1998) : Net '**' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX3670) : Actual bit length ** differs from formal bit length *** for port '**'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
Extracting RAM for identifier '**'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_core_encryption.v":1011)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 28 for port 'i_phase'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":250)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 28 for port 'i_phase_inc'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":253)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 28 for port 'i_phase_off'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":254)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 28 for port 'i_config_inc'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":259)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 28 for port 'i_config_off'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":260)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 28 for port 'o_phase_out'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":264)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 14 for port 'o_cosine'("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":265)
WARN  (EX1998) : Net 'phase_valid_i' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":249)
WARN  (EX1998) : Net 'phase_i' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":250)
WARN  (EX1998) : Net 'phase_tlast_i' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":251)
WARN  (EX1998) : Net 'phase_resync_i' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":252)
WARN  (EX1998) : Net 'phase_inc_i' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":253)
WARN  (EX1998) : Net 'phase_off_i' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":254)
WARN  (EX1998) : Net 'config_valid_i' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":257)
WARN  (EX1998) : Net 'config_tlast_i' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":258)
WARN  (EX1998) : Net 'config_inc_i' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":259)
WARN  (EX1998) : Net 'config_off_i' does not have a driver("E:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\DDS_II\data\dds_ii_top.v":260)
NOTE  (EX0101) : Current top module is "DDS_II_DA"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\Gowin\Project_Contest\AD_DA_test\src\dds_ii\temp\dds_ii\dds_ii.vg" completed
Generate template file "E:\Gowin\Project_Contest\AD_DA_test\src\dds_ii\temp\dds_ii\dds_ii_tmp.v" completed
[100%] Generate report file "E:\Gowin\Project_Contest\AD_DA_test\src\dds_ii\temp\dds_ii\dds_ii_syn.rpt.html" completed
GowinSynthesis finish
