{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572965497629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572965497636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 09:51:37 2019 " "Processing started: Tue Nov 05 09:51:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572965497636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572965497636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_6_7_str -c q_6_7_str " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_6_7_str -c q_6_7_str" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572965497636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572965498563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572965498563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_6_7_str.v 3 3 " "Found 3 design units, including 3 entities, in source file q_6_7_str.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_6_7_str " "Found entity 1: q_6_7_str" {  } { { "q_6_7_str.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572965512455 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff " "Found entity 2: d_ff" {  } { { "q_6_7_str.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572965512455 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_by_one_mux " "Found entity 3: four_by_one_mux" {  } { { "q_6_7_str.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572965512455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572965512455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_6_7_str " "Elaborating entity \"q_6_7_str\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572965512518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_by_one_mux four_by_one_mux:mux_3 " "Elaborating entity \"four_by_one_mux\" for hierarchy \"four_by_one_mux:mux_3\"" {  } { { "q_6_7_str.v" "mux_3" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965512542 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "I q_6_7_str.v(84) " "Verilog HDL Always Construct warning at q_6_7_str.v(84): variable \"I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "q_6_7_str.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572965512543 "|q_6_7_str|four_by_one_mux:mux_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "I q_6_7_str.v(85) " "Verilog HDL Always Construct warning at q_6_7_str.v(85): variable \"I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "q_6_7_str.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572965512544 "|q_6_7_str|four_by_one_mux:mux_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "I q_6_7_str.v(86) " "Verilog HDL Always Construct warning at q_6_7_str.v(86): variable \"I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "q_6_7_str.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572965512544 "|q_6_7_str|four_by_one_mux:mux_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "I q_6_7_str.v(87) " "Verilog HDL Always Construct warning at q_6_7_str.v(87): variable \"I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "q_6_7_str.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572965512544 "|q_6_7_str|four_by_one_mux:mux_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff d_ff:dff_3 " "Elaborating entity \"d_ff\" for hierarchy \"d_ff:dff_3\"" {  } { { "q_6_7_str.v" "dff_3" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_str/q_6_7_str.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965512564 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572965513336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572965513882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572965513882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572965514083 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572965514083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572965514083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572965514083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572965514134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 09:51:54 2019 " "Processing ended: Tue Nov 05 09:51:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572965514134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572965514134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572965514134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572965514134 ""}
