# do pwla_sigmoid_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/daniel/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/daniel/Documents/GitHub/pwla_sigmoid {/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:34 on Mar 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+/home/daniel/Documents/GitHub/pwla_sigmoid" /home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv 
# -- Compiling module pwla_sigmoid
# ** Error: /home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv(14): (vlog-2110) Illegal reference to net "f_x".
# ** Error: /home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv(16): (vlog-2110) Illegal reference to net "f_x".
# End time: 21:24:34 on Mar 01,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/daniel/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./pwla_sigmoid_run_msim_rtl_verilog.do line 8
# /home/daniel/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+/home/daniel/Documents/GitHub/pwla_sigmoid {/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv}"
# 
# stdin: <EOF>
# Loading project pwla_sigmoid
