

================================================================
== Vivado HLS Report for 'acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit'
================================================================
* Date:           Mon May 13 02:32:55 2019

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        soc_proj_hls_deneme_1_dec
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.22|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  605|  605|  605|  605|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  584|  584|         2|          -|          -|   292|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    277|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    109|
|Register         |        -|      -|     198|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     198|    386|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_432_p2          |     +    |      0|  0|   9|           9|           1|
    |tmp_1_i_fu_416_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_1_i_i_fu_400_p2    |    and   |      0|  0|   8|           8|           8|
    |tmp_1_i_i_i_fu_357_p2  |    and   |      0|  0|   8|           8|           8|
    |tmp_2_i_fu_421_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_2_i_i_fu_406_p2    |    and   |      0|  0|   8|           8|           8|
    |tmp_2_i_i_i_fu_362_p2  |    and   |      0|  0|   8|           8|           8|
    |tmp_5_i_i_i_fu_330_p2  |    and   |      0|  0|   8|           8|           8|
    |tmp_i9_i_i_fu_321_p2   |    and   |      0|  0|   8|           8|           8|
    |exitcond_fu_426_p2     |   icmp   |      0|  0|   9|           9|           9|
    |grp_fu_268_p2          |    xor   |      0|  0|   8|           8|           8|
    |tmp10_fu_443_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp11_fu_447_p2        |    xor   |      0|  0|   1|           1|           1|
    |tmp12_fu_455_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp13_fu_461_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp14_fu_465_p2        |    xor   |      0|  0|   8|           8|           1|
    |tmp15_fu_471_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp16_fu_476_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp1_fu_278_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp3_fu_295_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp4_fu_301_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp5_fu_311_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp7_fu_335_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp8_fu_380_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp9_fu_374_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp_3_fu_306_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp_4_fu_482_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp_4_i_i_i_fu_325_p2  |    xor   |      0|  0|   8|           8|           1|
    |tmp_5_fu_316_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp_fu_368_p2          |    xor   |      0|  0|   8|           8|           8|
    |tmp_i_i_2_fu_394_p2    |    xor   |      0|  0|   8|           8|           8|
    |tmp_i_i_fu_384_p2      |    xor   |      0|  0|   8|           8|           8|
    |tmp_i_i_i_fu_351_p2    |    xor   |      0|  0|   8|           8|           8|
    |tmp_s_fu_283_p2        |    xor   |      0|  0|   8|           8|           8|
    |x_assign_1_fu_289_p2   |    xor   |      0|  0|   8|           8|           8|
    |y_assign_fu_346_p2     |    xor   |      0|  0|   8|           8|           8|
    |z_assign_fu_341_p2     |    xor   |      0|  0|   8|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 277|         277|         255|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|         24|    1|         24|
    |j_reg_243       |   9|          2|    9|         18|
    |state_address0  |  63|         25|    9|        225|
    |state_d0        |  16|          9|    8|         72|
    +----------------+----+-----------+-----+-----------+
    |Total           | 109|         60|   27|        339|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  23|   0|   23|          0|
    |ciphertextbit_cast_reg_667  |   1|   0|    8|          7|
    |j_1_reg_685                 |   9|   0|    9|          0|
    |j_reg_243                   |   9|   0|    9|          0|
    |reg_256                     |   8|   0|    8|          0|
    |reg_260                     |   8|   0|    8|          0|
    |reg_264                     |   8|   0|    8|          0|
    |state_addr_11_reg_585       |   0|   0|    9|          9|
    |state_addr_2_reg_505        |   0|   0|    9|          9|
    |state_addr_3_reg_510        |   0|   0|    9|          9|
    |state_addr_5_reg_525        |   0|   0|    9|          9|
    |state_addr_7_reg_547        |   0|   0|    9|          9|
    |state_addr_9_reg_563        |   0|   0|    9|          9|
    |state_load_7_reg_557        |   8|   0|    8|          0|
    |state_load_8_reg_568        |   8|   0|    8|          0|
    |state_load_9_reg_579        |   8|   0|    8|          0|
    |state_load_reg_499          |   8|   0|    8|          0|
    |tmp3_reg_590                |   8|   0|    8|          0|
    |tmp6_reg_622                |   8|   0|    8|          0|
    |tmp7_reg_612                |   8|   0|    8|          0|
    |tmp_1_i_i_reg_657           |   8|   0|    8|          0|
    |tmp_1_i_reg_672             |   1|   0|    1|          0|
    |tmp_24_reg_520              |   1|   0|    1|          0|
    |tmp_25_reg_647              |   1|   0|    1|          0|
    |tmp_2_i_i_reg_662           |   8|   0|    8|          0|
    |tmp_2_i_reg_677             |   1|   0|    1|          0|
    |tmp_3_reg_595               |   8|   0|    8|          0|
    |tmp_5_reg_601               |   8|   0|    8|          0|
    |tmp_i_i_reg_642             |   8|   0|    8|          0|
    |tmp_s_reg_530               |   8|   0|    8|          0|
    |x_assign_1_reg_535          |   8|   0|    8|          0|
    |y_assign_reg_637            |   8|   0|    8|          0|
    |z_assign_reg_632            |   8|   0|    8|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 198|   0|  259|         61|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|ap_start        |  in |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|ap_done         | out |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|ap_idle         | out |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|ap_ready        | out |    1| ap_ctrl_hs | acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit | return value |
|state_address0  | out |    9|  ap_memory |                       state                      |     array    |
|state_ce0       | out |    1|  ap_memory |                       state                      |     array    |
|state_we0       | out |    1|  ap_memory |                       state                      |     array    |
|state_d0        | out |    8|  ap_memory |                       state                      |     array    |
|state_q0        |  in |    8|  ap_memory |                       state                      |     array    |
|ciphertextbit   |  in |    1|   ap_none  |                   ciphertextbit                  |    scalar    |
|ca              |  in |    1|   ap_none  |                        ca                        |    scalar    |
|cb              |  in |    1|   ap_none  |                        cb                        |    scalar    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / (!exitcond)
23 --> 
	22  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: state_addr_1 [1/1] 0.00ns
:6  %state_addr_1 = getelementptr [293 x i8]* %state, i64 0, i64 235

ST_1: state_load [2/2] 2.39ns
:7  %state_load = load i8* %state_addr_1, align 1


 <State 2>: 2.39ns
ST_2: state_load [1/2] 2.39ns
:7  %state_load = load i8* %state_addr_1, align 1

ST_2: state_addr_2 [1/1] 0.00ns
:8  %state_addr_2 = getelementptr [293 x i8]* %state, i64 0, i64 230

ST_2: state_load_1 [2/2] 2.39ns
:9  %state_load_1 = load i8* %state_addr_2, align 1


 <State 3>: 2.39ns
ST_3: state_load_1 [1/2] 2.39ns
:9  %state_load_1 = load i8* %state_addr_2, align 1

ST_3: state_addr_3 [1/1] 0.00ns
:10  %state_addr_3 = getelementptr [293 x i8]* %state, i64 0, i64 289

ST_3: state_load_2 [2/2] 2.39ns
:11  %state_load_2 = load i8* %state_addr_3, align 1


 <State 4>: 2.39ns
ST_4: state_load_2 [1/2] 2.39ns
:11  %state_load_2 = load i8* %state_addr_3, align 1

ST_4: state_addr_4 [1/1] 0.00ns
:15  %state_addr_4 = getelementptr [293 x i8]* %state, i64 0, i64 196

ST_4: state_load_3 [2/2] 2.39ns
:16  %state_load_3 = load i8* %state_addr_4, align 1


 <State 5>: 2.39ns
ST_5: state_load_3 [1/2] 2.39ns
:16  %state_load_3 = load i8* %state_addr_4, align 1

ST_5: tmp_24 [1/1] 0.00ns
:17  %tmp_24 = trunc i8 %state_load_3 to i1

ST_5: state_addr_5 [1/1] 0.00ns
:18  %state_addr_5 = getelementptr [293 x i8]* %state, i64 0, i64 193

ST_5: state_load_4 [2/2] 2.39ns
:19  %state_load_4 = load i8* %state_addr_5, align 1


 <State 6>: 5.13ns
ST_6: tmp1 [1/1] 1.37ns
:12  %tmp1 = xor i8 %state_load, %state_load_2

ST_6: tmp_s [1/1] 1.37ns
:13  %tmp_s = xor i8 %tmp1, %state_load_1

ST_6: state_load_4 [1/2] 2.39ns
:19  %state_load_4 = load i8* %state_addr_5, align 1

ST_6: tmp2 [1/1] 1.37ns
:20  %tmp2 = xor i8 %state_load_1, %state_load_4

ST_6: x_assign_1 [1/1] 1.37ns
:21  %x_assign_1 = xor i8 %tmp2, %state_load_3

ST_6: state_addr_6 [1/1] 0.00ns
:23  %state_addr_6 = getelementptr [293 x i8]* %state, i64 0, i64 160

ST_6: state_load_5 [2/2] 2.39ns
:24  %state_load_5 = load i8* %state_addr_6, align 1


 <State 7>: 2.39ns
ST_7: state_load_5 [1/2] 2.39ns
:24  %state_load_5 = load i8* %state_addr_6, align 1

ST_7: state_addr_7 [1/1] 0.00ns
:25  %state_addr_7 = getelementptr [293 x i8]* %state, i64 0, i64 154

ST_7: state_load_6 [2/2] 2.39ns
:26  %state_load_6 = load i8* %state_addr_7, align 1


 <State 8>: 2.39ns
ST_8: state_load_6 [1/2] 2.39ns
:26  %state_load_6 = load i8* %state_addr_7, align 1

ST_8: state_addr_8 [1/1] 0.00ns
:30  %state_addr_8 = getelementptr [293 x i8]* %state, i64 0, i64 111

ST_8: state_load_7 [2/2] 2.39ns
:31  %state_load_7 = load i8* %state_addr_8, align 1


 <State 9>: 2.39ns
ST_9: state_load_7 [1/2] 2.39ns
:31  %state_load_7 = load i8* %state_addr_8, align 1

ST_9: state_addr_9 [1/1] 0.00ns
:32  %state_addr_9 = getelementptr [293 x i8]* %state, i64 0, i64 107

ST_9: state_load_8 [2/2] 2.39ns
:33  %state_load_8 = load i8* %state_addr_9, align 1


 <State 10>: 2.39ns
ST_10: state_load_8 [1/2] 2.39ns
:33  %state_load_8 = load i8* %state_addr_9, align 1

ST_10: state_addr_10 [1/1] 0.00ns
:37  %state_addr_10 = getelementptr [293 x i8]* %state, i64 0, i64 66

ST_10: state_load_9 [2/2] 2.39ns
:38  %state_load_9 = load i8* %state_addr_10, align 1


 <State 11>: 2.39ns
ST_11: state_load_9 [1/2] 2.39ns
:38  %state_load_9 = load i8* %state_addr_10, align 1

ST_11: state_addr_11 [1/1] 0.00ns
:39  %state_addr_11 = getelementptr [293 x i8]* %state, i64 0, i64 61

ST_11: state_load_10 [2/2] 2.39ns
:40  %state_load_10 = load i8* %state_addr_11, align 1


 <State 12>: 5.13ns
ST_12: tmp3 [1/1] 1.37ns
:27  %tmp3 = xor i8 %state_load_4, %state_load_6

ST_12: tmp4 [1/1] 1.37ns
:34  %tmp4 = xor i8 %state_load_6, %state_load_8

ST_12: tmp_3 [1/1] 1.37ns
:35  %tmp_3 = xor i8 %tmp4, %state_load_7

ST_12: state_load_10 [1/2] 2.39ns
:40  %state_load_10 = load i8* %state_addr_11, align 1

ST_12: tmp5 [1/1] 1.37ns
:41  %tmp5 = xor i8 %state_load_8, %state_load_10

ST_12: tmp_5 [1/1] 1.37ns
:42  %tmp_5 = xor i8 %tmp5, %state_load_9

ST_12: state_addr_12 [1/1] 0.00ns
:44  %state_addr_12 = getelementptr [293 x i8]* %state, i64 0, i64 23

ST_12: state_load_11 [2/2] 2.39ns
:45  %state_load_11 = load i8* %state_addr_12, align 1

ST_12: tmp_i9_i_i [1/1] 1.37ns
:55  %tmp_i9_i_i = and i8 %state_load_7, %x_assign_1

ST_12: tmp_4_i_i_i [1/1] 1.37ns
:56  %tmp_4_i_i_i = xor i8 %x_assign_1, 1

ST_12: tmp_5_i_i_i [1/1] 1.37ns
:57  %tmp_5_i_i_i = and i8 %tmp_4_i_i_i, %state_load_9

ST_12: tmp7 [1/1] 1.37ns
:60  %tmp7 = xor i8 %tmp_i9_i_i, %tmp_5_i_i_i


 <State 13>: 2.39ns
ST_13: state_addr [1/1] 0.00ns
:5  %state_addr = getelementptr [293 x i8]* %state, i64 0, i64 0

ST_13: state_load_11 [1/2] 2.39ns
:45  %state_load_11 = load i8* %state_addr_12, align 1

ST_13: state_load_12 [2/2] 2.39ns
:46  %state_load_12 = load i8* %state_addr, align 1


 <State 14>: 3.76ns
ST_14: state_load_12 [1/2] 2.39ns
:46  %state_load_12 = load i8* %state_addr, align 1

ST_14: tmp6 [1/1] 1.37ns
:47  %tmp6 = xor i8 %state_load_10, %state_load_12

ST_14: state_addr_16 [1/1] 0.00ns
:50  %state_addr_16 = getelementptr [293 x i8]* %state, i64 0, i64 12

ST_14: state_load_14 [2/2] 2.39ns
:51  %state_load_14 = load i8* %state_addr_16, align 1


 <State 15>: 8.22ns
ST_15: z_assign [1/1] 1.37ns
:28  %z_assign = xor i8 %tmp3, %state_load_5

ST_15: y_assign [1/1] 1.37ns
:48  %y_assign = xor i8 %tmp6, %state_load_11

ST_15: state_load_14 [1/2] 2.39ns
:51  %state_load_14 = load i8* %state_addr_16, align 1

ST_15: tmp_i_i_i [1/1] 1.37ns
:52  %tmp_i_i_i = xor i8 %z_assign, %y_assign

ST_15: tmp_1_i_i_i [1/1] 1.37ns
:53  %tmp_1_i_i_i = and i8 %tmp_i_i_i, %state_load

ST_15: tmp_2_i_i_i [1/1] 1.37ns
:54  %tmp_2_i_i_i = and i8 %z_assign, %y_assign

ST_15: tmp [1/1] 1.37ns
:58  %tmp = xor i8 %tmp_1_i_i_i, %state_load_14

ST_15: tmp9 [1/1] 1.37ns
:59  %tmp9 = xor i8 %tmp, %tmp_2_i_i_i

ST_15: tmp8 [1/1] 1.37ns
:61  %tmp8 = xor i8 %tmp7, %tmp_3

ST_15: tmp_i_i [1/1] 1.37ns
:62  %tmp_i_i = xor i8 %tmp8, %tmp9

ST_15: tmp_25 [1/1] 0.00ns
:63  %tmp_25 = trunc i8 %tmp_i_i to i1

ST_15: state_addr_17 [1/1] 0.00ns
:64  %state_addr_17 = getelementptr [293 x i8]* %state, i64 0, i64 244

ST_15: state_load_15 [2/2] 2.39ns
:65  %state_load_15 = load i8* %state_addr_17, align 1


 <State 16>: 3.76ns
ST_16: stg_93 [1/1] 2.39ns
:14  store i8 %tmp_s, i8* %state_addr_3, align 1

ST_16: state_load_15 [1/2] 2.39ns
:65  %state_load_15 = load i8* %state_addr_17, align 1

ST_16: tmp_i_i_2 [1/1] 1.37ns
:66  %tmp_i_i_2 = xor i8 %state_load_5, %state_load_11

ST_16: tmp_1_i_i [1/1] 1.37ns
:67  %tmp_1_i_i = and i8 %tmp_i_i_2, %state_load_15

ST_16: tmp_2_i_i [1/1] 1.37ns
:68  %tmp_2_i_i = and i8 %state_load_5, %state_load_11


 <State 17>: 2.39ns
ST_17: stg_98 [1/1] 2.39ns
:22  store i8 %x_assign_1, i8* %state_addr_2, align 1


 <State 18>: 2.39ns
ST_18: stg_99 [1/1] 2.39ns
:29  store i8 %z_assign, i8* %state_addr_5, align 1


 <State 19>: 2.39ns
ST_19: stg_100 [1/1] 2.39ns
:36  store i8 %tmp_3, i8* %state_addr_7, align 1


 <State 20>: 2.39ns
ST_20: stg_101 [1/1] 2.39ns
:43  store i8 %tmp_5, i8* %state_addr_9, align 1


 <State 21>: 2.65ns
ST_21: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([293 x i8]* %state, [1 x i8]* @str4, [7 x i8]* @str3, [1 x i8]* @str4, i32 -1, [1 x i8]* @str4, [1 x i8]* @str4, [1 x i8]* @str4)

ST_21: cb_read [1/1] 1.28ns
:1  %cb_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %cb)

ST_21: ca_read [1/1] 1.28ns
:2  %ca_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %ca)

ST_21: ciphertextbit_read [1/1] 1.28ns
:3  %ciphertextbit_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %ciphertextbit)

ST_21: ciphertextbit_cast [1/1] 0.00ns
:4  %ciphertextbit_cast = zext i1 %ciphertextbit_read to i8

ST_21: stg_107 [1/1] 2.39ns
:49  store i8 %y_assign, i8* %state_addr_11, align 1

ST_21: tmp_1_i [1/1] 1.37ns
:69  %tmp_1_i = and i1 %tmp_24, %ca_read

ST_21: tmp_2_i [1/1] 1.37ns
:70  %tmp_2_i = and i1 %tmp_25, %cb_read

ST_21: stg_110 [1/1] 1.57ns
:71  br label %1


 <State 22>: 7.87ns
ST_22: j [1/1] 0.00ns
:0  %j = phi i9 [ 0, %0 ], [ %j_1, %2 ]

ST_22: exitcond [1/1] 2.03ns
:1  %exitcond = icmp eq i9 %j, -220

ST_22: empty_3 [1/1] 0.00ns
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 292, i64 292, i64 292)

ST_22: j_1 [1/1] 1.84ns
:3  %j_1 = add i9 %j, 1

ST_22: stg_115 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_22: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = zext i9 %j_1 to i64

ST_22: state_addr_14 [1/1] 0.00ns
:1  %state_addr_14 = getelementptr [293 x i8]* %state, i64 0, i64 %tmp_6

ST_22: state_load_13 [2/2] 2.39ns
:2  %state_load_13 = load i8* %state_addr_14, align 1

ST_22: tmp10 [1/1] 1.37ns
:0  %tmp10 = xor i8 %tmp_i_i, %ciphertextbit_cast

ST_22: tmp11 [1/1] 1.37ns
:1  %tmp11 = xor i1 %tmp_2_i, %tmp_1_i

ST_22: tmp15_cast [1/1] 0.00ns
:2  %tmp15_cast = zext i1 %tmp11 to i8

ST_22: tmp12 [1/1] 1.37ns
:3  %tmp12 = xor i8 %tmp15_cast, %tmp10

ST_22: tmp13 [1/1] 1.37ns
:4  %tmp13 = xor i8 %tmp_2_i_i, %tmp_1_i_i

ST_22: tmp14 [1/1] 1.37ns
:5  %tmp14 = xor i8 %state_load_12, 1

ST_22: tmp15 [1/1] 1.37ns
:6  %tmp15 = xor i8 %tmp14, %tmp_5

ST_22: tmp16 [1/1] 1.37ns
:7  %tmp16 = xor i8 %tmp15, %tmp13

ST_22: tmp_4 [1/1] 1.37ns
:8  %tmp_4 = xor i8 %tmp16, %tmp12

ST_22: state_addr_13 [1/1] 0.00ns
:9  %state_addr_13 = getelementptr [293 x i8]* %state, i64 0, i64 292

ST_22: stg_129 [1/1] 2.39ns
:10  store i8 %tmp_4, i8* %state_addr_13, align 1

ST_22: stg_130 [1/1] 0.00ns
:11  ret void


 <State 23>: 4.78ns
ST_23: state_load_13 [1/2] 2.39ns
:2  %state_load_13 = load i8* %state_addr_14, align 1

ST_23: tmp_7 [1/1] 0.00ns
:3  %tmp_7 = zext i9 %j to i64

ST_23: state_addr_15 [1/1] 0.00ns
:4  %state_addr_15 = getelementptr [293 x i8]* %state, i64 0, i64 %tmp_7

ST_23: stg_134 [1/1] 2.39ns
:5  store i8 %state_load_13, i8* %state_addr_15, align 1

ST_23: stg_135 [1/1] 0.00ns
:6  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x1c4acd166f0; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ ciphertextbit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1c4acd17230; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ca]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1c4acd17590; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1c4acd17860; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr_1       (getelementptr    ) [ 001000000000000000000000]
state_load         (load             ) [ 000111111111111100000000]
state_addr_2       (getelementptr    ) [ 000111111111111111000000]
state_load_1       (load             ) [ 000011100000000000000000]
state_addr_3       (getelementptr    ) [ 000011111111111110000000]
state_load_2       (load             ) [ 000001100000000000000000]
state_addr_4       (getelementptr    ) [ 000001000000000000000000]
state_load_3       (load             ) [ 000000100000000000000000]
tmp_24             (trunc            ) [ 000000111111111111111100]
state_addr_5       (getelementptr    ) [ 000000111111111111100000]
tmp1               (xor              ) [ 000000000000000000000000]
tmp_s              (xor              ) [ 000000011111111110000000]
state_load_4       (load             ) [ 000000011111100000000000]
tmp2               (xor              ) [ 000000000000000000000000]
x_assign_1         (xor              ) [ 000000011111111111000000]
state_addr_6       (getelementptr    ) [ 000000010000000000000000]
state_load_5       (load             ) [ 000000001111111110000000]
state_addr_7       (getelementptr    ) [ 000000001111111111110000]
state_load_6       (load             ) [ 000000000111100000000000]
state_addr_8       (getelementptr    ) [ 000000000100000000000000]
state_load_7       (load             ) [ 000000000011100000000000]
state_addr_9       (getelementptr    ) [ 000000000011111111111000]
state_load_8       (load             ) [ 000000000001100000000000]
state_addr_10      (getelementptr    ) [ 000000000001000000000000]
state_load_9       (load             ) [ 000000000000100000000000]
state_addr_11      (getelementptr    ) [ 000000000000111111111100]
tmp3               (xor              ) [ 000000000000011100000000]
tmp4               (xor              ) [ 000000000000000000000000]
tmp_3              (xor              ) [ 000000000000011111110000]
state_load_10      (load             ) [ 000000000000011000000000]
tmp5               (xor              ) [ 000000000000000000000000]
tmp_5              (xor              ) [ 000000000000011111111111]
state_addr_12      (getelementptr    ) [ 000000000000010000000000]
tmp_i9_i_i         (and              ) [ 000000000000000000000000]
tmp_4_i_i_i        (xor              ) [ 000000000000000000000000]
tmp_5_i_i_i        (and              ) [ 000000000000000000000000]
tmp7               (xor              ) [ 000000000000011100000000]
state_addr         (getelementptr    ) [ 000000000000001000000000]
state_load_11      (load             ) [ 000000000000001110000000]
state_load_12      (load             ) [ 000000000000000111111111]
tmp6               (xor              ) [ 000000000000000100000000]
state_addr_16      (getelementptr    ) [ 000000000000000100000000]
z_assign           (xor              ) [ 000000000000000011100000]
y_assign           (xor              ) [ 000000000000000011111100]
state_load_14      (load             ) [ 000000000000000000000000]
tmp_i_i_i          (xor              ) [ 000000000000000000000000]
tmp_1_i_i_i        (and              ) [ 000000000000000000000000]
tmp_2_i_i_i        (and              ) [ 000000000000000000000000]
tmp                (xor              ) [ 000000000000000000000000]
tmp9               (xor              ) [ 000000000000000000000000]
tmp8               (xor              ) [ 000000000000000000000000]
tmp_i_i            (xor              ) [ 000000000000000011111111]
tmp_25             (trunc            ) [ 000000000000000011111100]
state_addr_17      (getelementptr    ) [ 000000000000000010000000]
stg_93             (store            ) [ 000000000000000000000000]
state_load_15      (load             ) [ 000000000000000000000000]
tmp_i_i_2          (xor              ) [ 000000000000000000000000]
tmp_1_i_i          (and              ) [ 000000000000000001111111]
tmp_2_i_i          (and              ) [ 000000000000000001111111]
stg_98             (store            ) [ 000000000000000000000000]
stg_99             (store            ) [ 000000000000000000000000]
stg_100            (store            ) [ 000000000000000000000000]
stg_101            (store            ) [ 000000000000000000000000]
empty              (specmemcore      ) [ 000000000000000000000000]
cb_read            (read             ) [ 000000000000000000000000]
ca_read            (read             ) [ 000000000000000000000000]
ciphertextbit_read (read             ) [ 000000000000000000000000]
ciphertextbit_cast (zext             ) [ 000000000000000000000011]
stg_107            (store            ) [ 000000000000000000000000]
tmp_1_i            (and              ) [ 000000000000000000000011]
tmp_2_i            (and              ) [ 000000000000000000000011]
stg_110            (br               ) [ 000000000000000000000111]
j                  (phi              ) [ 000000000000000000000011]
exitcond           (icmp             ) [ 000000000000000000000011]
empty_3            (speclooptripcount) [ 000000000000000000000000]
j_1                (add              ) [ 000000000000000000000111]
stg_115            (br               ) [ 000000000000000000000000]
tmp_6              (zext             ) [ 000000000000000000000000]
state_addr_14      (getelementptr    ) [ 000000000000000000000001]
tmp10              (xor              ) [ 000000000000000000000000]
tmp11              (xor              ) [ 000000000000000000000000]
tmp15_cast         (zext             ) [ 000000000000000000000000]
tmp12              (xor              ) [ 000000000000000000000000]
tmp13              (xor              ) [ 000000000000000000000000]
tmp14              (xor              ) [ 000000000000000000000000]
tmp15              (xor              ) [ 000000000000000000000000]
tmp16              (xor              ) [ 000000000000000000000000]
tmp_4              (xor              ) [ 000000000000000000000000]
state_addr_13      (getelementptr    ) [ 000000000000000000000000]
stg_129            (store            ) [ 000000000000000000000000]
stg_130            (ret              ) [ 000000000000000000000000]
state_load_13      (load             ) [ 000000000000000000000000]
tmp_7              (zext             ) [ 000000000000000000000000]
state_addr_15      (getelementptr    ) [ 000000000000000000000000]
stg_134            (store            ) [ 000000000000000000000000]
stg_135            (br               ) [ 000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ciphertextbit">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertextbit"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ca">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ca"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cb"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="cb_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cb_read/21 "/>
</bind>
</comp>

<comp id="66" class="1004" name="ca_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ca_read/21 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ciphertextbit_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertextbit_read/21 "/>
</bind>
</comp>

<comp id="78" class="1004" name="state_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="9" slack="0"/>
<pin id="82" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 state_load_1/2 state_load_2/3 state_load_3/4 state_load_4/5 state_load_5/6 state_load_6/7 state_load_7/8 state_load_8/9 state_load_9/10 state_load_10/11 state_load_11/12 state_load_12/13 state_load_14/14 state_load_15/15 stg_93/16 stg_98/17 stg_99/18 stg_100/19 stg_101/20 stg_107/21 state_load_13/22 stg_129/22 stg_134/23 "/>
</bind>
</comp>

<comp id="91" class="1004" name="state_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="9" slack="0"/>
<pin id="95" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="state_addr_3_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="state_addr_4_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="9" slack="0"/>
<pin id="113" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="state_addr_5_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="state_addr_6_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="state_addr_7_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_7/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="state_addr_8_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_8/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="state_addr_9_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_9/9 "/>
</bind>
</comp>

<comp id="163" class="1004" name="state_addr_10_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_10/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="state_addr_11_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_11/11 "/>
</bind>
</comp>

<comp id="181" class="1004" name="state_addr_12_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_12/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="state_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/13 "/>
</bind>
</comp>

<comp id="199" class="1004" name="state_addr_16_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_16/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="state_addr_17_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="9" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_17/15 "/>
</bind>
</comp>

<comp id="217" class="1004" name="state_addr_14_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_14/22 "/>
</bind>
</comp>

<comp id="225" class="1004" name="state_addr_13_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_13/22 "/>
</bind>
</comp>

<comp id="234" class="1004" name="state_addr_15_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_15/23 "/>
</bind>
</comp>

<comp id="243" class="1005" name="j_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="1"/>
<pin id="245" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="j_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="9" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/22 "/>
</bind>
</comp>

<comp id="256" class="1005" name="reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="2"/>
<pin id="258" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_1 state_load_4 state_load_10 state_load_12 "/>
</bind>
</comp>

<comp id="260" class="1005" name="reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="2"/>
<pin id="262" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_2 state_load_5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_3 state_load_6 state_load_11 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="2"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/6 tmp6/14 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_24_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="4"/>
<pin id="280" dir="0" index="1" bw="8" slack="2"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="3"/>
<pin id="286" dir="1" index="2" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="x_assign_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="1"/>
<pin id="292" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_assign_1/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="6"/>
<pin id="297" dir="0" index="1" bw="8" slack="4"/>
<pin id="298" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/12 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="4"/>
<pin id="303" dir="0" index="1" bw="8" slack="2"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="3"/>
<pin id="309" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="2"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/12 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_5_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="1"/>
<pin id="319" dir="1" index="2" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_i9_i_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="3"/>
<pin id="323" dir="0" index="1" bw="8" slack="6"/>
<pin id="324" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_i9_i_i/12 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_4_i_i_i_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="6"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4_i_i_i/12 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_5_i_i_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="1"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5_i_i_i/12 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp7_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp7/12 "/>
</bind>
</comp>

<comp id="341" class="1004" name="z_assign_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="3"/>
<pin id="343" dir="0" index="1" bw="8" slack="8"/>
<pin id="344" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="z_assign/15 "/>
</bind>
</comp>

<comp id="346" class="1004" name="y_assign_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="0" index="1" bw="8" slack="2"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_assign/15 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_i_i_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i_i/15 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_1_i_i_i_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="13"/>
<pin id="360" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1_i_i_i/15 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_2_i_i_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2_i_i_i/15 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp9_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp9/15 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp8_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="3"/>
<pin id="382" dir="0" index="1" bw="8" slack="3"/>
<pin id="383" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp8/15 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_i_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/15 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_25_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/15 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_i_i_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="9"/>
<pin id="396" dir="0" index="1" bw="8" slack="3"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i_2/16 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_1_i_i_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1_i_i/16 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_2_i_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="9"/>
<pin id="408" dir="0" index="1" bw="8" slack="3"/>
<pin id="409" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2_i_i/16 "/>
</bind>
</comp>

<comp id="412" class="1004" name="ciphertextbit_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ciphertextbit_cast/21 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_1_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="16"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1_i/21 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_2_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="6"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2_i/21 "/>
</bind>
</comp>

<comp id="426" class="1004" name="exitcond_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/22 "/>
</bind>
</comp>

<comp id="432" class="1004" name="j_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="9" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/22 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_6_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/22 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp10_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="7"/>
<pin id="445" dir="0" index="1" bw="8" slack="1"/>
<pin id="446" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp10/22 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp11_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="1" slack="1"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp11/22 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp15_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp15_cast/22 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp12_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp12/22 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp13_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="6"/>
<pin id="463" dir="0" index="1" bw="8" slack="6"/>
<pin id="464" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp13/22 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp14_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="8"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp14/22 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp15_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="10"/>
<pin id="474" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp15/22 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp16_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp16/22 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4/22 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_7_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="1"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/23 "/>
</bind>
</comp>

<comp id="494" class="1005" name="state_addr_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="1"/>
<pin id="496" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="state_load_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="4"/>
<pin id="501" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="505" class="1005" name="state_addr_2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="1"/>
<pin id="507" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="state_addr_3_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="1"/>
<pin id="512" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_3 "/>
</bind>
</comp>

<comp id="515" class="1005" name="state_addr_4_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="1"/>
<pin id="517" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_4 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_24_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="16"/>
<pin id="522" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="525" class="1005" name="state_addr_5_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="1"/>
<pin id="527" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_5 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_s_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="10"/>
<pin id="532" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="535" class="1005" name="x_assign_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="6"/>
<pin id="537" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="state_addr_6_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="1"/>
<pin id="544" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="547" class="1005" name="state_addr_7_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="1"/>
<pin id="549" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_7 "/>
</bind>
</comp>

<comp id="552" class="1005" name="state_addr_8_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="1"/>
<pin id="554" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_8 "/>
</bind>
</comp>

<comp id="557" class="1005" name="state_load_7_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="3"/>
<pin id="559" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_load_7 "/>
</bind>
</comp>

<comp id="563" class="1005" name="state_addr_9_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="1"/>
<pin id="565" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_9 "/>
</bind>
</comp>

<comp id="568" class="1005" name="state_load_8_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="2"/>
<pin id="570" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_8 "/>
</bind>
</comp>

<comp id="574" class="1005" name="state_addr_10_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="1"/>
<pin id="576" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_10 "/>
</bind>
</comp>

<comp id="579" class="1005" name="state_load_9_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_9 "/>
</bind>
</comp>

<comp id="585" class="1005" name="state_addr_11_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="1"/>
<pin id="587" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_11 "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp3_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="3"/>
<pin id="592" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="595" class="1005" name="tmp_3_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="3"/>
<pin id="597" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_5_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="8"/>
<pin id="603" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="607" class="1005" name="state_addr_12_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="9" slack="1"/>
<pin id="609" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_12 "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp7_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="3"/>
<pin id="614" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="617" class="1005" name="state_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="1"/>
<pin id="619" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp6_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="627" class="1005" name="state_addr_16_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="1"/>
<pin id="629" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_16 "/>
</bind>
</comp>

<comp id="632" class="1005" name="z_assign_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="3"/>
<pin id="634" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_assign "/>
</bind>
</comp>

<comp id="637" class="1005" name="y_assign_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="6"/>
<pin id="639" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_i_i_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="7"/>
<pin id="644" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="647" class="1005" name="tmp_25_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="6"/>
<pin id="649" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="652" class="1005" name="state_addr_17_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="1"/>
<pin id="654" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_17 "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_1_i_i_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="6"/>
<pin id="659" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1_i_i "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_2_i_i_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="6"/>
<pin id="664" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2_i_i "/>
</bind>
</comp>

<comp id="667" class="1005" name="ciphertextbit_cast_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ciphertextbit_cast "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_1_i_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="677" class="1005" name="tmp_2_i_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="685" class="1005" name="j_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="9" slack="0"/>
<pin id="687" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="state_addr_14_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="1"/>
<pin id="692" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="48" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="99"><net_src comp="91" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="126"><net_src comp="118" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="135"><net_src comp="127" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="145" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="162"><net_src comp="154" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="171"><net_src comp="163" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="225" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="86" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="242"><net_src comp="234" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="259"><net_src comp="86" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="86" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="86" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="256" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="86" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="86" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="260" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="256" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="268" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="264" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="256" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="264" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="264" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="86" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="321" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="260" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="264" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="341" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="341" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="346" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="357" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="86" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="362" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="374" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="260" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="264" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="86" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="260" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="264" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="72" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="66" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="60" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="247" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="247" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="454"><net_src comp="447" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="443" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="469"><net_src comp="256" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="34" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="461" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="455" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="482" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="492"><net_src comp="243" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="497"><net_src comp="78" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="502"><net_src comp="86" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="508"><net_src comp="91" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="513"><net_src comp="100" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="518"><net_src comp="109" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="523"><net_src comp="274" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="528"><net_src comp="118" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="533"><net_src comp="283" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="538"><net_src comp="289" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="545"><net_src comp="127" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="550"><net_src comp="136" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="555"><net_src comp="145" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="560"><net_src comp="86" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="566"><net_src comp="154" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="571"><net_src comp="86" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="577"><net_src comp="163" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="582"><net_src comp="86" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="588"><net_src comp="172" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="593"><net_src comp="295" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="598"><net_src comp="306" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="604"><net_src comp="316" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="610"><net_src comp="181" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="615"><net_src comp="335" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="620"><net_src comp="190" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="625"><net_src comp="268" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="630"><net_src comp="199" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="635"><net_src comp="341" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="640"><net_src comp="346" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="645"><net_src comp="384" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="650"><net_src comp="390" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="655"><net_src comp="208" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="660"><net_src comp="400" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="665"><net_src comp="406" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="670"><net_src comp="412" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="675"><net_src comp="416" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="680"><net_src comp="421" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="688"><net_src comp="432" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="693"><net_src comp="217" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {}
  - Chain level:
	State 1
		state_load : 1
	State 2
		state_load_1 : 1
	State 3
		state_load_2 : 1
	State 4
		state_load_3 : 1
	State 5
		tmp_24 : 1
		state_load_4 : 1
	State 6
		tmp2 : 1
		x_assign_1 : 1
		state_load_5 : 1
	State 7
		state_load_6 : 1
	State 8
		state_load_7 : 1
	State 9
		state_load_8 : 1
	State 10
		state_load_9 : 1
	State 11
		state_load_10 : 1
	State 12
		tmp5 : 1
		tmp_5 : 1
		state_load_11 : 1
	State 13
		state_load_12 : 1
	State 14
		tmp6 : 1
		state_load_14 : 1
	State 15
		state_load_15 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		exitcond : 1
		j_1 : 1
		stg_115 : 2
		tmp_6 : 2
		state_addr_14 : 3
		state_load_13 : 4
		tmp12 : 1
	State 23
		state_addr_15 : 1
		stg_134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_268          |    0    |    8    |
|          |          tmp1_fu_278          |    0    |    8    |
|          |          tmp_s_fu_283         |    0    |    8    |
|          |       x_assign_1_fu_289       |    0    |    8    |
|          |          tmp3_fu_295          |    0    |    8    |
|          |          tmp4_fu_301          |    0    |    8    |
|          |          tmp_3_fu_306         |    0    |    8    |
|          |          tmp5_fu_311          |    0    |    8    |
|          |          tmp_5_fu_316         |    0    |    8    |
|          |       tmp_4_i_i_i_fu_325      |    0    |    8    |
|          |          tmp7_fu_335          |    0    |    8    |
|          |        z_assign_fu_341        |    0    |    8    |
|          |        y_assign_fu_346        |    0    |    8    |
|    xor   |        tmp_i_i_i_fu_351       |    0    |    8    |
|          |           tmp_fu_368          |    0    |    8    |
|          |          tmp9_fu_374          |    0    |    8    |
|          |          tmp8_fu_380          |    0    |    8    |
|          |         tmp_i_i_fu_384        |    0    |    8    |
|          |        tmp_i_i_2_fu_394       |    0    |    8    |
|          |          tmp10_fu_443         |    0    |    8    |
|          |          tmp11_fu_447         |    0    |    1    |
|          |          tmp12_fu_455         |    0    |    8    |
|          |          tmp13_fu_461         |    0    |    8    |
|          |          tmp14_fu_465         |    0    |    8    |
|          |          tmp15_fu_471         |    0    |    8    |
|          |          tmp16_fu_476         |    0    |    8    |
|          |          tmp_4_fu_482         |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |       tmp_i9_i_i_fu_321       |    0    |    8    |
|          |       tmp_5_i_i_i_fu_330      |    0    |    8    |
|          |       tmp_1_i_i_i_fu_357      |    0    |    8    |
|    and   |       tmp_2_i_i_i_fu_362      |    0    |    8    |
|          |        tmp_1_i_i_fu_400       |    0    |    8    |
|          |        tmp_2_i_i_fu_406       |    0    |    8    |
|          |         tmp_1_i_fu_416        |    0    |    1    |
|          |         tmp_2_i_fu_421        |    0    |    1    |
|----------|-------------------------------|---------|---------|
|   icmp   |        exitcond_fu_426        |    0    |    9    |
|----------|-------------------------------|---------|---------|
|    add   |           j_1_fu_432          |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |       cb_read_read_fu_60      |    0    |    0    |
|   read   |       ca_read_read_fu_66      |    0    |    0    |
|          | ciphertextbit_read_read_fu_72 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |         tmp_24_fu_274         |    0    |    0    |
|          |         tmp_25_fu_390         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |   ciphertextbit_cast_fu_412   |    0    |    0    |
|   zext   |          tmp_6_fu_438         |    0    |    0    |
|          |       tmp15_cast_fu_451       |    0    |    0    |
|          |          tmp_7_fu_489         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   277   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|ciphertextbit_cast_reg_667|    8   |
|        j_1_reg_685       |    9   |
|         j_reg_243        |    9   |
|          reg_256         |    8   |
|          reg_260         |    8   |
|          reg_264         |    8   |
|   state_addr_10_reg_574  |    9   |
|   state_addr_11_reg_585  |    9   |
|   state_addr_12_reg_607  |    9   |
|   state_addr_14_reg_690  |    9   |
|   state_addr_16_reg_627  |    9   |
|   state_addr_17_reg_652  |    9   |
|   state_addr_1_reg_494   |    9   |
|   state_addr_2_reg_505   |    9   |
|   state_addr_3_reg_510   |    9   |
|   state_addr_4_reg_515   |    9   |
|   state_addr_5_reg_525   |    9   |
|   state_addr_6_reg_542   |    9   |
|   state_addr_7_reg_547   |    9   |
|   state_addr_8_reg_552   |    9   |
|   state_addr_9_reg_563   |    9   |
|    state_addr_reg_617    |    9   |
|   state_load_7_reg_557   |    8   |
|   state_load_8_reg_568   |    8   |
|   state_load_9_reg_579   |    8   |
|    state_load_reg_499    |    8   |
|       tmp3_reg_590       |    8   |
|       tmp6_reg_622       |    8   |
|       tmp7_reg_612       |    8   |
|     tmp_1_i_i_reg_657    |    8   |
|      tmp_1_i_reg_672     |    1   |
|      tmp_24_reg_520      |    1   |
|      tmp_25_reg_647      |    1   |
|     tmp_2_i_i_reg_662    |    8   |
|      tmp_2_i_reg_677     |    1   |
|       tmp_3_reg_595      |    8   |
|       tmp_5_reg_601      |    8   |
|      tmp_i_i_reg_642     |    8   |
|       tmp_s_reg_530      |    8   |
|    x_assign_1_reg_535    |    8   |
|     y_assign_reg_637     |    8   |
|     z_assign_reg_632     |    8   |
+--------------------------+--------+
|           Total          |   326  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p0  |  34  |   9  |   306  ||    90   |
| grp_access_fu_86 |  p1  |   8  |   8  |   64   ||    16   |
|     j_reg_243    |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   388  ||  6.881  ||   115   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   277  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   115  |
|  Register |    -   |   326  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   326  |   392  |
+-----------+--------+--------+--------+
