// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "10/09/2022 21:02:25"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module regfile (
	clock,
	ctrl_writeEnable,
	ctrl_reset,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB);
input 	clock;
input 	ctrl_writeEnable;
input 	ctrl_reset;
input 	[4:0] ctrl_writeReg;
input 	[4:0] ctrl_readRegA;
input 	[4:0] ctrl_readRegB;
input 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;

// Design Ports Information
// data_readRegA[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("regfile_v.sdo");
// synopsys translate_on

wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \ctrl_readRegA[3]~input_o ;
wire \ctrl_readRegA[4]~input_o ;
wire \Mux1~1_combout ;
wire \ctrl_readRegA[2]~input_o ;
wire \Mux1~0_combout ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \data_writeReg[0]~input_o ;
wire \ctrl_reset~input_o ;
wire \ctrl_reset~inputclkctrl_outclk ;
wire \ctrl_writeReg[3]~input_o ;
wire \ctrl_writeReg[1]~input_o ;
wire \ctrl_writeReg[4]~input_o ;
wire \ctrl_writeEnable~input_o ;
wire \decoder_0|OUT[10]~22_combout ;
wire \ctrl_writeReg[2]~input_o ;
wire \ctrl_writeReg[0]~input_o ;
wire \decoder_0|OUT[11]~25_combout ;
wire \ctrl_readRegA[1]~input_o ;
wire \ctrl_readRegA[0]~input_o ;
wire \decoder_0|OUT[10]~23_combout ;
wire \decoder_0|OUT[8]~20_combout ;
wire \decoder_0|OUT[8]~24_combout ;
wire \Mux31~10_combout ;
wire \decoder_0|OUT[9]~21_combout ;
wire \Mux31~11_combout ;
wire \Mux1~3_combout ;
wire \decoder_0|OUT[5]~30_combout ;
wire \decoder_0|OUT[5]~31_combout ;
wire \decoder_0|OUT[4]~32_combout ;
wire \Mux31~12_combout ;
wire \decoder_0|OUT[7]~33_combout ;
wire \decoder_0|OUT[6]~29_combout ;
wire \Mux31~13_combout ;
wire \decoder_0|OUT[1]~28_combout ;
wire \Mux1~4_combout ;
wire \Mux31~14_combout ;
wire \decoder_0|OUT[3]~27_combout ;
wire \decoder_0|OUT[2]~26_combout ;
wire \Mux1~2_combout ;
wire \Mux31~15_combout ;
wire \Mux31~16_combout ;
wire \decoder_0|OUT[15]~37_combout ;
wire \decoder_0|OUT[14]~34_combout ;
wire \decoder_0|OUT[12]~36_combout ;
wire \decoder_0|OUT[13]~35_combout ;
wire \Mux31~17_combout ;
wire \Mux31~18_combout ;
wire \decoder_0|OUT[27]~15_combout ;
wire \decoder_0|OUT[31]~19_combout ;
wire \decoder_0|OUT[19]~18_combout ;
wire \decoder_0|OUT[23]~17_combout ;
wire \Mux31~7_combout ;
wire \decoder_0|OUT[27]~16_combout ;
wire \Mux31~8_combout ;
wire \decoder_0|OUT[25]~5_combout ;
wire \decoder_0|OUT[29]~9_combout ;
wire \decoder_0|OUT[21]~6_combout ;
wire \decoder_0|OUT[17]~8_combout ;
wire \decoder_0|OUT[25]~7_combout ;
wire \Mux31~2_combout ;
wire \Mux31~3_combout ;
wire \decoder_0|OUT[16]~10_combout ;
wire \decoder_0|OUT[16]~13_combout ;
wire \decoder_0|OUT[20]~12_combout ;
wire \Mux31~4_combout ;
wire \decoder_0|OUT[24]~11_combout ;
wire \decoder_0|OUT[28]~14_combout ;
wire \Mux31~5_combout ;
wire \Mux31~6_combout ;
wire \decoder_0|OUT[26]~0_combout ;
wire \decoder_0|OUT[18]~3_combout ;
wire \decoder_0|OUT[22]~2_combout ;
wire \Mux31~0_combout ;
wire \decoder_0|OUT[30]~4_combout ;
wire \decoder_0|OUT[26]~1_combout ;
wire \Mux31~1_combout ;
wire \Mux31~9_combout ;
wire \Mux31~19_combout ;
wire \data_writeReg[1]~input_o ;
wire \Mux30~17_combout ;
wire \Mux30~18_combout ;
wire \Mux30~0_combout ;
wire \Mux30~1_combout ;
wire \Mux30~2_combout ;
wire \Mux30~3_combout ;
wire \Mux30~9_combout ;
wire \Mux30~10_combout ;
wire \Mux30~4_combout ;
wire \Mux30~5_combout ;
wire \Mux30~6_combout ;
wire \Mux30~7_combout ;
wire \Mux30~8_combout ;
wire \Mux30~11_combout ;
wire \Mux30~12_combout ;
wire \Mux30~13_combout ;
wire \Mux30~14_combout ;
wire \Mux30~15_combout ;
wire \Mux30~16_combout ;
wire \Mux30~19_combout ;
wire \data_writeReg[2]~input_o ;
wire \Mux29~2_combout ;
wire \Mux29~3_combout ;
wire \Mux29~4_combout ;
wire \Mux29~5_combout ;
wire \Mux29~6_combout ;
wire \Mux29~0_combout ;
wire \Mux29~1_combout ;
wire \Mux29~7_combout ;
wire \Mux29~8_combout ;
wire \Mux29~9_combout ;
wire \Mux29~17_combout ;
wire \Mux29~18_combout ;
wire \Mux29~10_combout ;
wire \Mux29~11_combout ;
wire \Mux29~12_combout ;
wire \Mux29~13_combout ;
wire \Mux29~14_combout ;
wire \Mux29~15_combout ;
wire \Mux29~16_combout ;
wire \Mux29~19_combout ;
wire \data_writeReg[3]~input_o ;
wire \Mux28~12_combout ;
wire \Mux28~13_combout ;
wire \Mux28~14_combout ;
wire \Mux28~15_combout ;
wire \Mux28~4_combout ;
wire \Mux28~5_combout ;
wire \Mux28~6_combout ;
wire \Mux28~7_combout ;
wire \Mux28~8_combout ;
wire \Mux28~9_combout ;
wire \Mux28~10_combout ;
wire \Mux28~2_combout ;
wire \Mux28~3_combout ;
wire \Mux28~11_combout ;
wire \Mux28~16_combout ;
wire \Mux28~17_combout ;
wire \Mux28~18_combout ;
wire \Mux28~0_combout ;
wire \Mux28~1_combout ;
wire \Mux28~19_combout ;
wire \data_writeReg[4]~input_o ;
wire \Mux27~7_combout ;
wire \Mux27~8_combout ;
wire \Mux27~0_combout ;
wire \Mux27~1_combout ;
wire \Mux27~4_combout ;
wire \Mux27~5_combout ;
wire \Mux27~2_combout ;
wire \Mux27~3_combout ;
wire \Mux27~6_combout ;
wire \Mux27~9_combout ;
wire \Mux27~17_combout ;
wire \Mux27~18_combout ;
wire \Mux27~12_combout ;
wire \Mux27~13_combout ;
wire \Mux27~14_combout ;
wire \Mux27~15_combout ;
wire \Mux27~10_combout ;
wire \Mux27~11_combout ;
wire \Mux27~16_combout ;
wire \Mux27~19_combout ;
wire \data_writeReg[5]~input_o ;
wire \Mux26~12_combout ;
wire \Mux26~13_combout ;
wire \Mux26~14_combout ;
wire \Mux26~15_combout ;
wire \Mux26~9_combout ;
wire \Mux26~10_combout ;
wire \Mux26~6_combout ;
wire \Mux26~7_combout ;
wire \Mux26~4_combout ;
wire \Mux26~5_combout ;
wire \Mux26~8_combout ;
wire \Mux26~2_combout ;
wire \Mux26~3_combout ;
wire \Mux26~11_combout ;
wire \Mux26~16_combout ;
wire \Mux26~17_combout ;
wire \Mux26~18_combout ;
wire \Mux26~0_combout ;
wire \Mux26~1_combout ;
wire \Mux26~19_combout ;
wire \data_writeReg[6]~input_o ;
wire \Mux25~12_combout ;
wire \Mux25~13_combout ;
wire \Mux25~14_combout ;
wire \Mux25~15_combout ;
wire \Mux25~10_combout ;
wire \Mux25~11_combout ;
wire \Mux25~16_combout ;
wire \Mux25~0_combout ;
wire \Mux25~1_combout ;
wire \Mux25~7_combout ;
wire \Mux25~8_combout ;
wire \Mux25~2_combout ;
wire \Mux25~3_combout ;
wire \Mux25~4_combout ;
wire \Mux25~5_combout ;
wire \Mux25~6_combout ;
wire \Mux25~9_combout ;
wire \Mux25~17_combout ;
wire \Mux25~18_combout ;
wire \Mux25~19_combout ;
wire \data_writeReg[7]~input_o ;
wire \Mux24~12_combout ;
wire \Mux24~13_combout ;
wire \Mux24~14_combout ;
wire \Mux24~15_combout ;
wire \Mux24~9_combout ;
wire \Mux24~10_combout ;
wire \Mux24~4_combout ;
wire \Mux24~5_combout ;
wire \Mux24~6_combout ;
wire \Mux24~7_combout ;
wire \Mux24~8_combout ;
wire \Mux24~2_combout ;
wire \Mux24~3_combout ;
wire \Mux24~11_combout ;
wire \Mux24~16_combout ;
wire \Mux24~17_combout ;
wire \Mux24~18_combout ;
wire \Mux24~0_combout ;
wire \Mux24~1_combout ;
wire \Mux24~19_combout ;
wire \data_writeReg[8]~input_o ;
wire \Mux23~17_combout ;
wire \Mux23~18_combout ;
wire \Mux23~0_combout ;
wire \Mux23~1_combout ;
wire \Mux23~7_combout ;
wire \Mux23~8_combout ;
wire \Mux23~2_combout ;
wire \Mux23~3_combout ;
wire \Mux23~4_combout ;
wire \Mux23~5_combout ;
wire \Mux23~6_combout ;
wire \Mux23~9_combout ;
wire \Mux23~12_combout ;
wire \Mux23~13_combout ;
wire \Mux23~14_combout ;
wire \Mux23~15_combout ;
wire \Mux23~10_combout ;
wire \Mux23~11_combout ;
wire \Mux23~16_combout ;
wire \Mux23~19_combout ;
wire \data_writeReg[9]~input_o ;
wire \Mux22~4_combout ;
wire \Mux22~5_combout ;
wire \Mux22~6_combout ;
wire \Mux22~7_combout ;
wire \Mux22~8_combout ;
wire \Mux22~2_combout ;
wire \Mux22~3_combout ;
wire \Mux22~9_combout ;
wire \Mux22~10_combout ;
wire \Mux22~11_combout ;
wire \Mux22~12_combout ;
wire \Mux22~13_combout ;
wire \Mux22~14_combout ;
wire \Mux22~15_combout ;
wire \Mux22~16_combout ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \Mux22~17_combout ;
wire \Mux22~18_combout ;
wire \Mux22~19_combout ;
wire \data_writeReg[10]~input_o ;
wire \Mux21~7_combout ;
wire \Mux21~8_combout ;
wire \Mux21~2_combout ;
wire \Mux21~3_combout ;
wire \Mux21~4_combout ;
wire \Mux21~5_combout ;
wire \Mux21~6_combout ;
wire \Mux21~0_combout ;
wire \Mux21~1_combout ;
wire \Mux21~9_combout ;
wire \Mux21~17_combout ;
wire \Mux21~18_combout ;
wire \Mux21~12_combout ;
wire \Mux21~13_combout ;
wire \Mux21~14_combout ;
wire \Mux21~15_combout ;
wire \Mux21~10_combout ;
wire \Mux21~11_combout ;
wire \Mux21~16_combout ;
wire \Mux21~19_combout ;
wire \data_writeReg[11]~input_o ;
wire \Mux20~0_combout ;
wire \Mux20~1_combout ;
wire \Mux20~17_combout ;
wire \Mux20~18_combout ;
wire \Mux20~12_combout ;
wire \Mux20~13_combout ;
wire \Mux20~14_combout ;
wire \Mux20~15_combout ;
wire \Mux20~2_combout ;
wire \Mux20~3_combout ;
wire \Mux20~9_combout ;
wire \Mux20~10_combout ;
wire \Mux20~4_combout ;
wire \Mux20~5_combout ;
wire \Mux20~6_combout ;
wire \Mux20~7_combout ;
wire \Mux20~8_combout ;
wire \Mux20~11_combout ;
wire \Mux20~16_combout ;
wire \Mux20~19_combout ;
wire \data_writeReg[12]~input_o ;
wire \Mux19~17_combout ;
wire \Mux19~18_combout ;
wire \Mux19~12_combout ;
wire \Mux19~13_combout ;
wire \Mux19~14_combout ;
wire \Mux19~15_combout ;
wire \Mux19~10_combout ;
wire \Mux19~11_combout ;
wire \Mux19~16_combout ;
wire \Mux19~2_combout ;
wire \Mux19~3_combout ;
wire \Mux19~4_combout ;
wire \Mux19~5_combout ;
wire \Mux19~6_combout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \Mux19~7_combout ;
wire \Mux19~8_combout ;
wire \Mux19~9_combout ;
wire \Mux19~19_combout ;
wire \data_writeReg[13]~input_o ;
wire \Mux18~17_combout ;
wire \Mux18~18_combout ;
wire \Mux18~12_combout ;
wire \Mux18~13_combout ;
wire \Mux18~14_combout ;
wire \Mux18~15_combout ;
wire \Mux18~6_combout ;
wire \Mux18~7_combout ;
wire \Mux18~4_combout ;
wire \Mux18~5_combout ;
wire \Mux18~8_combout ;
wire \Mux18~9_combout ;
wire \Mux18~10_combout ;
wire \Mux18~2_combout ;
wire \Mux18~3_combout ;
wire \Mux18~11_combout ;
wire \Mux18~16_combout ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \Mux18~19_combout ;
wire \data_writeReg[14]~input_o ;
wire \Mux17~17_combout ;
wire \Mux17~18_combout ;
wire \Mux17~12_combout ;
wire \Mux17~13_combout ;
wire \Mux17~14_combout ;
wire \Mux17~15_combout ;
wire \Mux17~10_combout ;
wire \Mux17~11_combout ;
wire \Mux17~16_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \Mux17~7_combout ;
wire \Mux17~8_combout ;
wire \Mux17~4_combout ;
wire \Mux17~5_combout ;
wire \Mux17~2_combout ;
wire \Mux17~3_combout ;
wire \Mux17~6_combout ;
wire \Mux17~9_combout ;
wire \Mux17~19_combout ;
wire \data_writeReg[15]~input_o ;
wire \Mux16~4_combout ;
wire \Mux16~5_combout ;
wire \Mux16~6_combout ;
wire \Mux16~7_combout ;
wire \Mux16~8_combout ;
wire \Mux16~9_combout ;
wire \Mux16~10_combout ;
wire \Mux16~2_combout ;
wire \Mux16~3_combout ;
wire \Mux16~11_combout ;
wire \Mux16~12_combout ;
wire \Mux16~13_combout ;
wire \Mux16~14_combout ;
wire \Mux16~15_combout ;
wire \Mux16~16_combout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \Mux16~17_combout ;
wire \Mux16~18_combout ;
wire \Mux16~19_combout ;
wire \data_writeReg[16]~input_o ;
wire \Mux15~17_combout ;
wire \Mux15~18_combout ;
wire \Mux15~12_combout ;
wire \Mux15~13_combout ;
wire \Mux15~14_combout ;
wire \Mux15~15_combout ;
wire \Mux15~10_combout ;
wire \Mux15~11_combout ;
wire \Mux15~16_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Mux15~7_combout ;
wire \Mux15~8_combout ;
wire \Mux15~4_combout ;
wire \Mux15~5_combout ;
wire \Mux15~2_combout ;
wire \Mux15~3_combout ;
wire \Mux15~6_combout ;
wire \Mux15~9_combout ;
wire \Mux15~19_combout ;
wire \data_writeReg[17]~input_o ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \Mux14~17_combout ;
wire \Mux14~18_combout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \Mux14~9_combout ;
wire \Mux14~10_combout ;
wire \Mux14~6_combout ;
wire \Mux14~7_combout ;
wire \Mux14~4_combout ;
wire \Mux14~5_combout ;
wire \Mux14~8_combout ;
wire \Mux14~11_combout ;
wire \Mux14~12_combout ;
wire \Mux14~13_combout ;
wire \Mux14~14_combout ;
wire \Mux14~15_combout ;
wire \Mux14~16_combout ;
wire \Mux14~19_combout ;
wire \data_writeReg[18]~input_o ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \Mux13~4_combout ;
wire \Mux13~5_combout ;
wire \Mux13~6_combout ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \Mux13~7_combout ;
wire \Mux13~8_combout ;
wire \Mux13~9_combout ;
wire \Mux13~12_combout ;
wire \Mux13~13_combout ;
wire \Mux13~14_combout ;
wire \Mux13~15_combout ;
wire \Mux13~10_combout ;
wire \Mux13~11_combout ;
wire \Mux13~16_combout ;
wire \Mux13~17_combout ;
wire \Mux13~18_combout ;
wire \Mux13~19_combout ;
wire \data_writeReg[19]~input_o ;
wire \Mux12~17_combout ;
wire \Mux12~18_combout ;
wire \Mux12~12_combout ;
wire \Mux12~13_combout ;
wire \Mux12~14_combout ;
wire \Mux12~15_combout ;
wire \Mux12~6_combout ;
wire \Mux12~7_combout ;
wire \Mux12~4_combout ;
wire \Mux12~5_combout ;
wire \Mux12~8_combout ;
wire \Mux12~9_combout ;
wire \Mux12~10_combout ;
wire \Mux12~2_combout ;
wire \Mux12~3_combout ;
wire \Mux12~11_combout ;
wire \Mux12~16_combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux12~19_combout ;
wire \data_writeReg[20]~input_o ;
wire \Mux11~7_combout ;
wire \Mux11~8_combout ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \Mux11~4_combout ;
wire \Mux11~5_combout ;
wire \Mux11~2_combout ;
wire \Mux11~3_combout ;
wire \Mux11~6_combout ;
wire \Mux11~9_combout ;
wire \Mux11~17_combout ;
wire \Mux11~18_combout ;
wire \Mux11~10_combout ;
wire \Mux11~11_combout ;
wire \Mux11~12_combout ;
wire \Mux11~13_combout ;
wire \Mux11~14_combout ;
wire \Mux11~15_combout ;
wire \Mux11~16_combout ;
wire \Mux11~19_combout ;
wire \data_writeReg[21]~input_o ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \Mux10~17_combout ;
wire \Mux10~18_combout ;
wire \Mux10~12_combout ;
wire \Mux10~13_combout ;
wire \Mux10~14_combout ;
wire \Mux10~15_combout ;
wire \Mux10~9_combout ;
wire \Mux10~10_combout ;
wire \Mux10~4_combout ;
wire \Mux10~5_combout ;
wire \Mux10~6_combout ;
wire \Mux10~7_combout ;
wire \Mux10~8_combout ;
wire \Mux10~2_combout ;
wire \Mux10~3_combout ;
wire \Mux10~11_combout ;
wire \Mux10~16_combout ;
wire \Mux10~19_combout ;
wire \data_writeReg[22]~input_o ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Mux9~7_combout ;
wire \Mux9~8_combout ;
wire \Mux9~4_combout ;
wire \Mux9~5_combout ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \Mux9~6_combout ;
wire \Mux9~9_combout ;
wire \Mux9~12_combout ;
wire \Mux9~13_combout ;
wire \Mux9~14_combout ;
wire \Mux9~15_combout ;
wire \Mux9~10_combout ;
wire \Mux9~11_combout ;
wire \Mux9~16_combout ;
wire \Mux9~17_combout ;
wire \Mux9~18_combout ;
wire \Mux9~19_combout ;
wire \data_writeReg[23]~input_o ;
wire \Mux8~17_combout ;
wire \Mux8~18_combout ;
wire \Mux8~12_combout ;
wire \Mux8~13_combout ;
wire \Mux8~14_combout ;
wire \Mux8~15_combout ;
wire \Mux8~2_combout ;
wire \Mux8~3_combout ;
wire \Mux8~6_combout ;
wire \Mux8~7_combout ;
wire \Mux8~4_combout ;
wire \Mux8~5_combout ;
wire \Mux8~8_combout ;
wire \Mux8~9_combout ;
wire \Mux8~10_combout ;
wire \Mux8~11_combout ;
wire \Mux8~16_combout ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \Mux8~19_combout ;
wire \data_writeReg[24]~input_o ;
wire \Mux7~17_combout ;
wire \Mux7~18_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Mux7~4_combout ;
wire \Mux7~5_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \Mux7~6_combout ;
wire \Mux7~7_combout ;
wire \Mux7~8_combout ;
wire \Mux7~9_combout ;
wire \Mux7~12_combout ;
wire \Mux7~13_combout ;
wire \Mux7~14_combout ;
wire \Mux7~15_combout ;
wire \Mux7~10_combout ;
wire \Mux7~11_combout ;
wire \Mux7~16_combout ;
wire \Mux7~19_combout ;
wire \data_writeReg[25]~input_o ;
wire \Mux6~17_combout ;
wire \Mux6~18_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~6_combout ;
wire \Mux6~7_combout ;
wire \Mux6~4_combout ;
wire \Mux6~5_combout ;
wire \Mux6~8_combout ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \Mux6~9_combout ;
wire \Mux6~10_combout ;
wire \Mux6~11_combout ;
wire \Mux6~12_combout ;
wire \Mux6~13_combout ;
wire \Mux6~14_combout ;
wire \Mux6~15_combout ;
wire \Mux6~16_combout ;
wire \Mux6~19_combout ;
wire \data_writeReg[26]~input_o ;
wire \Mux5~17_combout ;
wire \Mux5~18_combout ;
wire \Mux5~12_combout ;
wire \Mux5~13_combout ;
wire \Mux5~14_combout ;
wire \Mux5~15_combout ;
wire \Mux5~10_combout ;
wire \Mux5~11_combout ;
wire \Mux5~16_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mux5~7_combout ;
wire \Mux5~8_combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \Mux5~4_combout ;
wire \Mux5~5_combout ;
wire \Mux5~6_combout ;
wire \Mux5~9_combout ;
wire \Mux5~19_combout ;
wire \data_writeReg[27]~input_o ;
wire \Mux4~17_combout ;
wire \Mux4~18_combout ;
wire \Mux4~9_combout ;
wire \Mux4~10_combout ;
wire \Mux4~6_combout ;
wire \Mux4~7_combout ;
wire \Mux4~4_combout ;
wire \Mux4~5_combout ;
wire \Mux4~8_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mux4~11_combout ;
wire \Mux4~12_combout ;
wire \Mux4~13_combout ;
wire \Mux4~14_combout ;
wire \Mux4~15_combout ;
wire \Mux4~16_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Mux4~19_combout ;
wire \data_writeReg[28]~input_o ;
wire \Mux3~17_combout ;
wire \Mux3~18_combout ;
wire \Mux3~12_combout ;
wire \Mux3~13_combout ;
wire \Mux3~14_combout ;
wire \Mux3~15_combout ;
wire \Mux3~10_combout ;
wire \Mux3~11_combout ;
wire \Mux3~16_combout ;
wire \Mux3~4_combout ;
wire \Mux3~5_combout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \Mux3~6_combout ;
wire \Mux3~7_combout ;
wire \Mux3~8_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~9_combout ;
wire \Mux3~19_combout ;
wire \data_writeReg[29]~input_o ;
wire \Mux2~17_combout ;
wire \Mux2~18_combout ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \Mux2~9_combout ;
wire \Mux2~10_combout ;
wire \Mux2~6_combout ;
wire \Mux2~7_combout ;
wire \Mux2~4_combout ;
wire \Mux2~5_combout ;
wire \Mux2~8_combout ;
wire \Mux2~11_combout ;
wire \Mux2~12_combout ;
wire \Mux2~13_combout ;
wire \Mux2~14_combout ;
wire \Mux2~15_combout ;
wire \Mux2~16_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mux2~19_combout ;
wire \data_writeReg[30]~input_o ;
wire \Mux1~5_combout ;
wire \Mux1~6_combout ;
wire \Mux1~12_combout ;
wire \Mux1~13_combout ;
wire \Mux1~9_combout ;
wire \Mux1~10_combout ;
wire \Mux1~7_combout ;
wire \Mux1~8_combout ;
wire \Mux1~11_combout ;
wire \Mux1~14_combout ;
wire \Mux1~17_combout ;
wire \Mux1~18_combout ;
wire \Mux1~19_combout ;
wire \Mux1~20_combout ;
wire \Mux1~15_combout ;
wire \Mux1~16_combout ;
wire \Mux1~21_combout ;
wire \Mux1~22_combout ;
wire \Mux1~23_combout ;
wire \Mux1~24_combout ;
wire \data_writeReg[31]~input_o ;
wire \Mux0~12_combout ;
wire \Mux0~13_combout ;
wire \Mux0~14_combout ;
wire \Mux0~15_combout ;
wire \Mux0~9_combout ;
wire \Mux0~10_combout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \Mux0~6_combout ;
wire \Mux0~7_combout ;
wire \Mux0~8_combout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \Mux0~11_combout ;
wire \Mux0~16_combout ;
wire \Mux0~17_combout ;
wire \Mux0~18_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~19_combout ;
wire \ctrl_readRegB[0]~input_o ;
wire \ctrl_readRegB[1]~input_o ;
wire \Mux63~17_combout ;
wire \Mux63~18_combout ;
wire \ctrl_readRegB[4]~input_o ;
wire \ctrl_readRegB[2]~input_o ;
wire \ctrl_readRegB[3]~input_o ;
wire \Mux62~0_combout ;
wire \Mux62~1_combout ;
wire \Mux62~4_combout ;
wire \Mux62~3_combout ;
wire \Mux63~12_combout ;
wire \Mux63~13_combout ;
wire \Mux63~14_combout ;
wire \Mux62~2_combout ;
wire \Mux63~15_combout ;
wire \Mux63~10_combout ;
wire \Mux63~11_combout ;
wire \Mux63~16_combout ;
wire \Mux63~0_combout ;
wire \Mux63~1_combout ;
wire \Mux63~2_combout ;
wire \Mux63~3_combout ;
wire \Mux63~4_combout ;
wire \Mux63~5_combout ;
wire \Mux63~6_combout ;
wire \Mux63~7_combout ;
wire \Mux63~8_combout ;
wire \Mux63~9_combout ;
wire \Mux63~19_combout ;
wire \Mux62~7_combout ;
wire \Mux62~8_combout ;
wire \Mux62~9_combout ;
wire \Mux62~10_combout ;
wire \Mux62~11_combout ;
wire \Mux62~12_combout ;
wire \Mux62~13_combout ;
wire \Mux62~14_combout ;
wire \Mux62~15_combout ;
wire \Mux62~16_combout ;
wire \Mux62~17_combout ;
wire \Mux62~18_combout ;
wire \Mux62~19_combout ;
wire \Mux62~20_combout ;
wire \Mux62~21_combout ;
wire \Mux62~22_combout ;
wire \Mux62~23_combout ;
wire \Mux62~5_combout ;
wire \Mux62~6_combout ;
wire \Mux62~24_combout ;
wire \Mux61~10_combout ;
wire \Mux61~11_combout ;
wire \Mux61~12_combout ;
wire \Mux61~13_combout ;
wire \Mux61~14_combout ;
wire \Mux61~15_combout ;
wire \Mux61~16_combout ;
wire \Mux61~17_combout ;
wire \Mux61~18_combout ;
wire \Mux61~0_combout ;
wire \Mux61~1_combout ;
wire \Mux61~7_combout ;
wire \Mux61~8_combout ;
wire \Mux61~4_combout ;
wire \Mux61~5_combout ;
wire \Mux61~2_combout ;
wire \Mux61~3_combout ;
wire \Mux61~6_combout ;
wire \Mux61~9_combout ;
wire \Mux61~19_combout ;
wire \Mux60~0_combout ;
wire \Mux60~1_combout ;
wire \Mux60~12_combout ;
wire \Mux60~13_combout ;
wire \Mux60~14_combout ;
wire \Mux60~15_combout ;
wire \Mux60~2_combout ;
wire \Mux60~3_combout ;
wire \Mux60~6_combout ;
wire \Mux60~7_combout ;
wire \Mux60~4_combout ;
wire \Mux60~5_combout ;
wire \Mux60~8_combout ;
wire \Mux60~9_combout ;
wire \Mux60~10_combout ;
wire \Mux60~11_combout ;
wire \Mux60~16_combout ;
wire \Mux60~17_combout ;
wire \Mux60~18_combout ;
wire \Mux60~19_combout ;
wire \Mux59~17_combout ;
wire \Mux59~18_combout ;
wire \Mux59~4_combout ;
wire \Mux59~5_combout ;
wire \Mux59~2_combout ;
wire \Mux59~3_combout ;
wire \Mux59~6_combout ;
wire \Mux59~7_combout ;
wire \Mux59~8_combout ;
wire \Mux59~0_combout ;
wire \Mux59~1_combout ;
wire \Mux59~9_combout ;
wire \Mux59~10_combout ;
wire \Mux59~11_combout ;
wire \Mux59~12_combout ;
wire \Mux59~13_combout ;
wire \Mux59~14_combout ;
wire \Mux59~15_combout ;
wire \Mux59~16_combout ;
wire \Mux59~19_combout ;
wire \Mux58~0_combout ;
wire \Mux58~1_combout ;
wire \Mux58~12_combout ;
wire \Mux58~13_combout ;
wire \Mux58~14_combout ;
wire \Mux58~15_combout ;
wire \Mux58~6_combout ;
wire \Mux58~7_combout ;
wire \Mux58~4_combout ;
wire \Mux58~5_combout ;
wire \Mux58~8_combout ;
wire \Mux58~2_combout ;
wire \Mux58~3_combout ;
wire \Mux58~9_combout ;
wire \Mux58~10_combout ;
wire \Mux58~11_combout ;
wire \Mux58~16_combout ;
wire \Mux58~17_combout ;
wire \Mux58~18_combout ;
wire \Mux58~19_combout ;
wire \Mux57~17_combout ;
wire \Mux57~18_combout ;
wire \Mux57~12_combout ;
wire \Mux57~13_combout ;
wire \Mux57~14_combout ;
wire \Mux57~15_combout ;
wire \Mux57~10_combout ;
wire \Mux57~11_combout ;
wire \Mux57~16_combout ;
wire \Mux57~7_combout ;
wire \Mux57~8_combout ;
wire \Mux57~0_combout ;
wire \Mux57~1_combout ;
wire \Mux57~4_combout ;
wire \Mux57~5_combout ;
wire \Mux57~2_combout ;
wire \Mux57~3_combout ;
wire \Mux57~6_combout ;
wire \Mux57~9_combout ;
wire \Mux57~19_combout ;
wire \Mux56~12_combout ;
wire \Mux56~13_combout ;
wire \Mux56~14_combout ;
wire \Mux56~15_combout ;
wire \Mux56~2_combout ;
wire \Mux56~3_combout ;
wire \Mux56~9_combout ;
wire \Mux56~10_combout ;
wire \Mux56~4_combout ;
wire \Mux56~5_combout ;
wire \Mux56~6_combout ;
wire \Mux56~7_combout ;
wire \Mux56~8_combout ;
wire \Mux56~11_combout ;
wire \Mux56~16_combout ;
wire \Mux56~17_combout ;
wire \Mux56~18_combout ;
wire \Mux56~0_combout ;
wire \Mux56~1_combout ;
wire \Mux56~19_combout ;
wire \Mux55~12_combout ;
wire \Mux55~13_combout ;
wire \Mux55~14_combout ;
wire \Mux55~15_combout ;
wire \Mux55~10_combout ;
wire \Mux55~11_combout ;
wire \Mux55~16_combout ;
wire \Mux55~0_combout ;
wire \Mux55~1_combout ;
wire \Mux55~7_combout ;
wire \Mux55~8_combout ;
wire \Mux55~2_combout ;
wire \Mux55~3_combout ;
wire \Mux55~4_combout ;
wire \Mux55~5_combout ;
wire \Mux55~6_combout ;
wire \Mux55~9_combout ;
wire \Mux55~17_combout ;
wire \Mux55~18_combout ;
wire \Mux55~19_combout ;
wire \Mux54~17_combout ;
wire \Mux54~18_combout ;
wire \Mux54~12_combout ;
wire \Mux54~13_combout ;
wire \Mux54~14_combout ;
wire \Mux54~15_combout ;
wire \Mux54~4_combout ;
wire \Mux54~5_combout ;
wire \Mux54~6_combout ;
wire \Mux54~7_combout ;
wire \Mux54~8_combout ;
wire \Mux54~2_combout ;
wire \Mux54~3_combout ;
wire \Mux54~9_combout ;
wire \Mux54~10_combout ;
wire \Mux54~11_combout ;
wire \Mux54~16_combout ;
wire \Mux54~0_combout ;
wire \Mux54~1_combout ;
wire \Mux54~19_combout ;
wire \Mux53~12_combout ;
wire \Mux53~13_combout ;
wire \Mux53~14_combout ;
wire \Mux53~15_combout ;
wire \Mux53~10_combout ;
wire \Mux53~11_combout ;
wire \Mux53~16_combout ;
wire \Mux53~17_combout ;
wire \Mux53~18_combout ;
wire \Mux53~7_combout ;
wire \Mux53~8_combout ;
wire \Mux53~0_combout ;
wire \Mux53~1_combout ;
wire \Mux53~2_combout ;
wire \Mux53~3_combout ;
wire \Mux53~4_combout ;
wire \Mux53~5_combout ;
wire \Mux53~6_combout ;
wire \Mux53~9_combout ;
wire \Mux53~19_combout ;
wire \Mux52~17_combout ;
wire \Mux52~18_combout ;
wire \Mux52~9_combout ;
wire \Mux52~10_combout ;
wire \Mux52~2_combout ;
wire \Mux52~3_combout ;
wire \Mux52~6_combout ;
wire \Mux52~7_combout ;
wire \Mux52~4_combout ;
wire \Mux52~5_combout ;
wire \Mux52~8_combout ;
wire \Mux52~11_combout ;
wire \Mux52~12_combout ;
wire \Mux52~13_combout ;
wire \Mux52~14_combout ;
wire \Mux52~15_combout ;
wire \Mux52~16_combout ;
wire \Mux52~0_combout ;
wire \Mux52~1_combout ;
wire \Mux52~19_combout ;
wire \Mux51~17_combout ;
wire \Mux51~18_combout ;
wire \Mux51~10_combout ;
wire \Mux51~11_combout ;
wire \Mux51~12_combout ;
wire \Mux51~13_combout ;
wire \Mux51~14_combout ;
wire \Mux51~15_combout ;
wire \Mux51~16_combout ;
wire \Mux51~0_combout ;
wire \Mux51~1_combout ;
wire \Mux51~2_combout ;
wire \Mux51~3_combout ;
wire \Mux51~4_combout ;
wire \Mux51~5_combout ;
wire \Mux51~6_combout ;
wire \Mux51~7_combout ;
wire \Mux51~8_combout ;
wire \Mux51~9_combout ;
wire \Mux51~19_combout ;
wire \Mux50~0_combout ;
wire \Mux50~1_combout ;
wire \Mux50~12_combout ;
wire \Mux50~13_combout ;
wire \Mux50~14_combout ;
wire \Mux50~15_combout ;
wire \Mux50~6_combout ;
wire \Mux50~7_combout ;
wire \Mux50~4_combout ;
wire \Mux50~5_combout ;
wire \Mux50~8_combout ;
wire \Mux50~9_combout ;
wire \Mux50~10_combout ;
wire \Mux50~2_combout ;
wire \Mux50~3_combout ;
wire \Mux50~11_combout ;
wire \Mux50~16_combout ;
wire \Mux50~17_combout ;
wire \Mux50~18_combout ;
wire \Mux50~19_combout ;
wire \Mux49~7_combout ;
wire \Mux49~8_combout ;
wire \Mux49~0_combout ;
wire \Mux49~1_combout ;
wire \Mux49~4_combout ;
wire \Mux49~5_combout ;
wire \Mux49~2_combout ;
wire \Mux49~3_combout ;
wire \Mux49~6_combout ;
wire \Mux49~9_combout ;
wire \Mux49~17_combout ;
wire \Mux49~18_combout ;
wire \Mux49~10_combout ;
wire \Mux49~11_combout ;
wire \Mux49~12_combout ;
wire \Mux49~13_combout ;
wire \Mux49~14_combout ;
wire \Mux49~15_combout ;
wire \Mux49~16_combout ;
wire \Mux49~19_combout ;
wire \Mux48~17_combout ;
wire \Mux48~18_combout ;
wire \Mux48~9_combout ;
wire \Mux48~10_combout ;
wire \Mux48~4_combout ;
wire \Mux48~5_combout ;
wire \Mux48~6_combout ;
wire \Mux48~7_combout ;
wire \Mux48~8_combout ;
wire \Mux48~2_combout ;
wire \Mux48~3_combout ;
wire \Mux48~11_combout ;
wire \Mux48~12_combout ;
wire \Mux48~13_combout ;
wire \Mux48~14_combout ;
wire \Mux48~15_combout ;
wire \Mux48~16_combout ;
wire \Mux48~0_combout ;
wire \Mux48~1_combout ;
wire \Mux48~19_combout ;
wire \Mux47~0_combout ;
wire \Mux47~1_combout ;
wire \Mux47~2_combout ;
wire \Mux47~3_combout ;
wire \Mux47~4_combout ;
wire \Mux47~5_combout ;
wire \Mux47~6_combout ;
wire \Mux47~7_combout ;
wire \Mux47~8_combout ;
wire \Mux47~9_combout ;
wire \Mux47~17_combout ;
wire \Mux47~18_combout ;
wire \Mux47~12_combout ;
wire \Mux47~13_combout ;
wire \Mux47~14_combout ;
wire \Mux47~15_combout ;
wire \Mux47~10_combout ;
wire \Mux47~11_combout ;
wire \Mux47~16_combout ;
wire \Mux47~19_combout ;
wire \Mux46~0_combout ;
wire \Mux46~1_combout ;
wire \Mux46~17_combout ;
wire \Mux46~18_combout ;
wire \Mux46~12_combout ;
wire \Mux46~13_combout ;
wire \Mux46~14_combout ;
wire \Mux46~15_combout ;
wire \Mux46~2_combout ;
wire \Mux46~3_combout ;
wire \Mux46~6_combout ;
wire \Mux46~7_combout ;
wire \Mux46~4_combout ;
wire \Mux46~5_combout ;
wire \Mux46~8_combout ;
wire \Mux46~9_combout ;
wire \Mux46~10_combout ;
wire \Mux46~11_combout ;
wire \Mux46~16_combout ;
wire \Mux46~19_combout ;
wire \Mux45~17_combout ;
wire \Mux45~18_combout ;
wire \Mux45~10_combout ;
wire \Mux45~11_combout ;
wire \Mux45~12_combout ;
wire \Mux45~13_combout ;
wire \Mux45~14_combout ;
wire \Mux45~15_combout ;
wire \Mux45~16_combout ;
wire \Mux45~7_combout ;
wire \Mux45~8_combout ;
wire \Mux45~0_combout ;
wire \Mux45~1_combout ;
wire \Mux45~4_combout ;
wire \Mux45~5_combout ;
wire \Mux45~2_combout ;
wire \Mux45~3_combout ;
wire \Mux45~6_combout ;
wire \Mux45~9_combout ;
wire \Mux45~19_combout ;
wire \Mux44~0_combout ;
wire \Mux44~1_combout ;
wire \Mux44~2_combout ;
wire \Mux44~3_combout ;
wire \Mux44~6_combout ;
wire \Mux44~7_combout ;
wire \Mux44~4_combout ;
wire \Mux44~5_combout ;
wire \Mux44~8_combout ;
wire \Mux44~9_combout ;
wire \Mux44~10_combout ;
wire \Mux44~11_combout ;
wire \Mux44~12_combout ;
wire \Mux44~13_combout ;
wire \Mux44~14_combout ;
wire \Mux44~15_combout ;
wire \Mux44~16_combout ;
wire \Mux44~17_combout ;
wire \Mux44~18_combout ;
wire \Mux44~19_combout ;
wire \Mux43~17_combout ;
wire \Mux43~18_combout ;
wire \Mux43~10_combout ;
wire \Mux43~11_combout ;
wire \Mux43~12_combout ;
wire \Mux43~13_combout ;
wire \Mux43~14_combout ;
wire \Mux43~15_combout ;
wire \Mux43~16_combout ;
wire \Mux43~7_combout ;
wire \Mux43~8_combout ;
wire \Mux43~2_combout ;
wire \Mux43~3_combout ;
wire \Mux43~4_combout ;
wire \Mux43~5_combout ;
wire \Mux43~6_combout ;
wire \Mux43~0_combout ;
wire \Mux43~1_combout ;
wire \Mux43~9_combout ;
wire \Mux43~19_combout ;
wire \Mux42~17_combout ;
wire \Mux42~18_combout ;
wire \Mux42~9_combout ;
wire \Mux42~10_combout ;
wire \Mux42~6_combout ;
wire \Mux42~7_combout ;
wire \Mux42~4_combout ;
wire \Mux42~5_combout ;
wire \Mux42~8_combout ;
wire \Mux42~2_combout ;
wire \Mux42~3_combout ;
wire \Mux42~11_combout ;
wire \Mux42~12_combout ;
wire \Mux42~13_combout ;
wire \Mux42~14_combout ;
wire \Mux42~15_combout ;
wire \Mux42~16_combout ;
wire \Mux42~0_combout ;
wire \Mux42~1_combout ;
wire \Mux42~19_combout ;
wire \Mux41~17_combout ;
wire \Mux41~18_combout ;
wire \Mux41~7_combout ;
wire \Mux41~8_combout ;
wire \Mux41~4_combout ;
wire \Mux41~5_combout ;
wire \Mux41~2_combout ;
wire \Mux41~3_combout ;
wire \Mux41~6_combout ;
wire \Mux41~0_combout ;
wire \Mux41~1_combout ;
wire \Mux41~9_combout ;
wire \Mux41~12_combout ;
wire \Mux41~13_combout ;
wire \Mux41~14_combout ;
wire \Mux41~15_combout ;
wire \Mux41~10_combout ;
wire \Mux41~11_combout ;
wire \Mux41~16_combout ;
wire \Mux41~19_combout ;
wire \Mux40~17_combout ;
wire \Mux40~18_combout ;
wire \Mux40~0_combout ;
wire \Mux40~1_combout ;
wire \Mux40~12_combout ;
wire \Mux40~13_combout ;
wire \Mux40~14_combout ;
wire \Mux40~15_combout ;
wire \Mux40~6_combout ;
wire \Mux40~7_combout ;
wire \Mux40~4_combout ;
wire \Mux40~5_combout ;
wire \Mux40~8_combout ;
wire \Mux40~9_combout ;
wire \Mux40~10_combout ;
wire \Mux40~2_combout ;
wire \Mux40~3_combout ;
wire \Mux40~11_combout ;
wire \Mux40~16_combout ;
wire \Mux40~19_combout ;
wire \Mux39~7_combout ;
wire \Mux39~8_combout ;
wire \Mux39~2_combout ;
wire \Mux39~3_combout ;
wire \Mux39~4_combout ;
wire \Mux39~5_combout ;
wire \Mux39~6_combout ;
wire \Mux39~0_combout ;
wire \Mux39~1_combout ;
wire \Mux39~9_combout ;
wire \Mux39~17_combout ;
wire \Mux39~18_combout ;
wire \Mux39~12_combout ;
wire \Mux39~13_combout ;
wire \Mux39~14_combout ;
wire \Mux39~15_combout ;
wire \Mux39~10_combout ;
wire \Mux39~11_combout ;
wire \Mux39~16_combout ;
wire \Mux39~19_combout ;
wire \Mux38~12_combout ;
wire \Mux38~13_combout ;
wire \Mux38~14_combout ;
wire \Mux38~15_combout ;
wire \Mux38~4_combout ;
wire \Mux38~5_combout ;
wire \Mux38~6_combout ;
wire \Mux38~7_combout ;
wire \Mux38~8_combout ;
wire \Mux38~2_combout ;
wire \Mux38~3_combout ;
wire \Mux38~9_combout ;
wire \Mux38~10_combout ;
wire \Mux38~11_combout ;
wire \Mux38~16_combout ;
wire \Mux38~17_combout ;
wire \Mux38~18_combout ;
wire \Mux38~0_combout ;
wire \Mux38~1_combout ;
wire \Mux38~19_combout ;
wire \Mux37~10_combout ;
wire \Mux37~11_combout ;
wire \Mux37~12_combout ;
wire \Mux37~13_combout ;
wire \Mux37~14_combout ;
wire \Mux37~15_combout ;
wire \Mux37~16_combout ;
wire \Mux37~17_combout ;
wire \Mux37~18_combout ;
wire \Mux37~0_combout ;
wire \Mux37~1_combout ;
wire \Mux37~2_combout ;
wire \Mux37~3_combout ;
wire \Mux37~4_combout ;
wire \Mux37~5_combout ;
wire \Mux37~6_combout ;
wire \Mux37~7_combout ;
wire \Mux37~8_combout ;
wire \Mux37~9_combout ;
wire \Mux37~19_combout ;
wire \Mux36~12_combout ;
wire \Mux36~13_combout ;
wire \Mux36~14_combout ;
wire \Mux36~15_combout ;
wire \Mux36~6_combout ;
wire \Mux36~7_combout ;
wire \Mux36~4_combout ;
wire \Mux36~5_combout ;
wire \Mux36~8_combout ;
wire \Mux36~9_combout ;
wire \Mux36~10_combout ;
wire \Mux36~2_combout ;
wire \Mux36~3_combout ;
wire \Mux36~11_combout ;
wire \Mux36~16_combout ;
wire \Mux36~17_combout ;
wire \Mux36~18_combout ;
wire \Mux36~0_combout ;
wire \Mux36~1_combout ;
wire \Mux36~19_combout ;
wire \Mux35~12_combout ;
wire \Mux35~13_combout ;
wire \Mux35~14_combout ;
wire \Mux35~15_combout ;
wire \Mux35~10_combout ;
wire \Mux35~11_combout ;
wire \Mux35~16_combout ;
wire \Mux35~17_combout ;
wire \Mux35~18_combout ;
wire \Mux35~0_combout ;
wire \Mux35~1_combout ;
wire \Mux35~7_combout ;
wire \Mux35~8_combout ;
wire \Mux35~2_combout ;
wire \Mux35~3_combout ;
wire \Mux35~4_combout ;
wire \Mux35~5_combout ;
wire \Mux35~6_combout ;
wire \Mux35~9_combout ;
wire \Mux35~19_combout ;
wire \Mux34~9_combout ;
wire \Mux34~10_combout ;
wire \Mux34~4_combout ;
wire \Mux34~5_combout ;
wire \Mux34~6_combout ;
wire \Mux34~7_combout ;
wire \Mux34~8_combout ;
wire \Mux34~2_combout ;
wire \Mux34~3_combout ;
wire \Mux34~11_combout ;
wire \Mux34~12_combout ;
wire \Mux34~13_combout ;
wire \Mux34~14_combout ;
wire \Mux34~15_combout ;
wire \Mux34~16_combout ;
wire \Mux34~0_combout ;
wire \Mux34~1_combout ;
wire \Mux34~17_combout ;
wire \Mux34~18_combout ;
wire \Mux34~19_combout ;
wire \Mux33~7_combout ;
wire \Mux33~8_combout ;
wire \Mux33~4_combout ;
wire \Mux33~5_combout ;
wire \Mux33~2_combout ;
wire \Mux33~3_combout ;
wire \Mux33~6_combout ;
wire \Mux33~0_combout ;
wire \Mux33~1_combout ;
wire \Mux33~9_combout ;
wire \Mux33~17_combout ;
wire \Mux33~18_combout ;
wire \Mux33~12_combout ;
wire \Mux33~13_combout ;
wire \Mux33~14_combout ;
wire \Mux33~15_combout ;
wire \Mux33~10_combout ;
wire \Mux33~11_combout ;
wire \Mux33~16_combout ;
wire \Mux33~19_combout ;
wire \Mux32~17_combout ;
wire \Mux32~18_combout ;
wire \Mux32~2_combout ;
wire \Mux32~3_combout ;
wire \Mux32~9_combout ;
wire \Mux32~10_combout ;
wire \Mux32~4_combout ;
wire \Mux32~5_combout ;
wire \Mux32~6_combout ;
wire \Mux32~7_combout ;
wire \Mux32~8_combout ;
wire \Mux32~11_combout ;
wire \Mux32~12_combout ;
wire \Mux32~13_combout ;
wire \Mux32~14_combout ;
wire \Mux32~15_combout ;
wire \Mux32~16_combout ;
wire \Mux32~0_combout ;
wire \Mux32~1_combout ;
wire \Mux32~19_combout ;
wire [31:0] \REG_WRITE[18].DREG|q ;
wire [31:0] \REG_WRITE[26].DREG|q ;
wire [31:0] \REG_WRITE[30].DREG|q ;
wire [31:0] \REG_WRITE[22].DREG|q ;
wire [31:0] \REG_WRITE[29].DREG|q ;
wire [31:0] \REG_WRITE[21].DREG|q ;
wire [31:0] \REG_WRITE[17].DREG|q ;
wire [31:0] \REG_WRITE[25].DREG|q ;
wire [31:0] \REG_WRITE[24].DREG|q ;
wire [31:0] \REG_WRITE[20].DREG|q ;
wire [31:0] \REG_WRITE[16].DREG|q ;
wire [31:0] \REG_WRITE[28].DREG|q ;
wire [31:0] \REG_WRITE[27].DREG|q ;
wire [31:0] \REG_WRITE[23].DREG|q ;
wire [31:0] \REG_WRITE[19].DREG|q ;
wire [31:0] \REG_WRITE[31].DREG|q ;
wire [31:0] \REG_WRITE[9].DREG|q ;
wire [31:0] \REG_WRITE[10].DREG|q ;
wire [31:0] \REG_WRITE[8].DREG|q ;
wire [31:0] \REG_WRITE[11].DREG|q ;
wire [31:0] \REG_WRITE[2].DREG|q ;
wire [31:0] \REG_WRITE[3].DREG|q ;
wire [31:0] \REG_WRITE[1].DREG|q ;
wire [31:0] \REG_WRITE[6].DREG|q ;
wire [31:0] \REG_WRITE[5].DREG|q ;
wire [31:0] \REG_WRITE[4].DREG|q ;
wire [31:0] \REG_WRITE[7].DREG|q ;
wire [31:0] \REG_WRITE[14].DREG|q ;
wire [31:0] \REG_WRITE[13].DREG|q ;
wire [31:0] \REG_WRITE[12].DREG|q ;
wire [31:0] \REG_WRITE[15].DREG|q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\Mux31~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\Mux30~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\Mux29~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\Mux28~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\Mux27~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\Mux26~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\Mux25~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\Mux24~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\Mux23~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\Mux22~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\Mux21~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\Mux20~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\Mux19~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\Mux18~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\Mux17~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\Mux16~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\Mux15~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\Mux14~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\Mux13~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\Mux12~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\Mux11~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\Mux10~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\Mux9~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\Mux8~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\Mux7~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\Mux6~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\Mux5~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\Mux4~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\Mux3~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\Mux2~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\Mux1~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\Mux0~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\Mux63~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\Mux62~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\Mux61~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\Mux60~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\Mux59~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\Mux58~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\Mux57~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\Mux56~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\Mux55~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\Mux54~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\Mux53~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\Mux52~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\Mux51~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\Mux50~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\Mux49~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\Mux48~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\Mux47~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\Mux46~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\Mux45~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\Mux44~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\Mux43~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\Mux42~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\Mux41~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\Mux40~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\Mux39~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\Mux38~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\Mux37~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\Mux36~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\Mux35~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\Mux34~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\Mux33~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\Mux32~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \ctrl_readRegA[3]~input (
	.i(ctrl_readRegA[3]),
	.ibar(gnd),
	.o(\ctrl_readRegA[3]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[3]~input .bus_hold = "false";
defparam \ctrl_readRegA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N22
cycloneive_io_ibuf \ctrl_readRegA[4]~input (
	.i(ctrl_readRegA[4]),
	.ibar(gnd),
	.o(\ctrl_readRegA[4]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[4]~input .bus_hold = "false";
defparam \ctrl_readRegA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N30
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\ctrl_readRegA[3]~input_o  & !\ctrl_readRegA[4]~input_o )

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(gnd),
	.datac(\ctrl_readRegA[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'h0A0A;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \ctrl_readRegA[2]~input (
	.i(ctrl_readRegA[2]),
	.ibar(gnd),
	.o(\ctrl_readRegA[2]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[2]~input .bus_hold = "false";
defparam \ctrl_readRegA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N4
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\ctrl_readRegA[4]~input_o ) # ((\ctrl_readRegA[3]~input_o  & \ctrl_readRegA[2]~input_o ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(gnd),
	.datac(\ctrl_readRegA[4]~input_o ),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hFAF0;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N8
cycloneive_io_ibuf \data_writeReg[0]~input (
	.i(data_writeReg[0]),
	.ibar(gnd),
	.o(\data_writeReg[0]~input_o ));
// synopsys translate_off
defparam \data_writeReg[0]~input .bus_hold = "false";
defparam \data_writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \ctrl_reset~input (
	.i(ctrl_reset),
	.ibar(gnd),
	.o(\ctrl_reset~input_o ));
// synopsys translate_off
defparam \ctrl_reset~input .bus_hold = "false";
defparam \ctrl_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \ctrl_reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ctrl_reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl_reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ctrl_reset~inputclkctrl .clock_type = "global clock";
defparam \ctrl_reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N8
cycloneive_io_ibuf \ctrl_writeReg[3]~input (
	.i(ctrl_writeReg[3]),
	.ibar(gnd),
	.o(\ctrl_writeReg[3]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[3]~input .bus_hold = "false";
defparam \ctrl_writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \ctrl_writeReg[1]~input (
	.i(ctrl_writeReg[1]),
	.ibar(gnd),
	.o(\ctrl_writeReg[1]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[1]~input .bus_hold = "false";
defparam \ctrl_writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \ctrl_writeReg[4]~input (
	.i(ctrl_writeReg[4]),
	.ibar(gnd),
	.o(\ctrl_writeReg[4]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[4]~input .bus_hold = "false";
defparam \ctrl_writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \ctrl_writeEnable~input (
	.i(ctrl_writeEnable),
	.ibar(gnd),
	.o(\ctrl_writeEnable~input_o ));
// synopsys translate_off
defparam \ctrl_writeEnable~input .bus_hold = "false";
defparam \ctrl_writeEnable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N8
cycloneive_lcell_comb \decoder_0|OUT[10]~22 (
// Equation(s):
// \decoder_0|OUT[10]~22_combout  = (\ctrl_writeReg[1]~input_o  & (!\ctrl_writeReg[4]~input_o  & \ctrl_writeEnable~input_o ))

	.dataa(\ctrl_writeReg[1]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeEnable~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decoder_0|OUT[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[10]~22 .lut_mask = 16'h2020;
defparam \decoder_0|OUT[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \ctrl_writeReg[2]~input (
	.i(ctrl_writeReg[2]),
	.ibar(gnd),
	.o(\ctrl_writeReg[2]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[2]~input .bus_hold = "false";
defparam \ctrl_writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \ctrl_writeReg[0]~input (
	.i(ctrl_writeReg[0]),
	.ibar(gnd),
	.o(\ctrl_writeReg[0]~input_o ));
// synopsys translate_off
defparam \ctrl_writeReg[0]~input .bus_hold = "false";
defparam \ctrl_writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N10
cycloneive_lcell_comb \decoder_0|OUT[11]~25 (
// Equation(s):
// \decoder_0|OUT[11]~25_combout  = (\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[10]~22_combout  & (!\ctrl_writeReg[2]~input_o  & \ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[10]~22_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[11]~25 .lut_mask = 16'h0800;
defparam \decoder_0|OUT[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N11
dffeas \REG_WRITE[11].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \ctrl_readRegA[1]~input (
	.i(ctrl_readRegA[1]),
	.ibar(gnd),
	.o(\ctrl_readRegA[1]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[1]~input .bus_hold = "false";
defparam \ctrl_readRegA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \ctrl_readRegA[0]~input (
	.i(ctrl_readRegA[0]),
	.ibar(gnd),
	.o(\ctrl_readRegA[0]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegA[0]~input .bus_hold = "false";
defparam \ctrl_readRegA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N16
cycloneive_lcell_comb \decoder_0|OUT[10]~23 (
// Equation(s):
// \decoder_0|OUT[10]~23_combout  = (\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[10]~22_combout  & (!\ctrl_writeReg[2]~input_o  & !\ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[10]~22_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[10]~23 .lut_mask = 16'h0008;
defparam \decoder_0|OUT[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N25
dffeas \REG_WRITE[10].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N28
cycloneive_lcell_comb \decoder_0|OUT[8]~20 (
// Equation(s):
// \decoder_0|OUT[8]~20_combout  = (!\ctrl_writeReg[1]~input_o  & (!\ctrl_writeReg[2]~input_o  & (\ctrl_writeEnable~input_o  & !\ctrl_writeReg[4]~input_o )))

	.dataa(\ctrl_writeReg[1]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeEnable~input_o ),
	.datad(\ctrl_writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[8]~20 .lut_mask = 16'h0010;
defparam \decoder_0|OUT[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N26
cycloneive_lcell_comb \decoder_0|OUT[8]~24 (
// Equation(s):
// \decoder_0|OUT[8]~24_combout  = (\decoder_0|OUT[8]~20_combout  & (\ctrl_writeReg[3]~input_o  & !\ctrl_writeReg[0]~input_o ))

	.dataa(gnd),
	.datab(\decoder_0|OUT[8]~20_combout ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[8]~24 .lut_mask = 16'h00C0;
defparam \decoder_0|OUT[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N3
dffeas \REG_WRITE[8].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N24
cycloneive_lcell_comb \Mux31~10 (
// Equation(s):
// \Mux31~10_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[10].DREG|q [0])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [0]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [0]),
	.datad(\REG_WRITE[8].DREG|q [0]),
	.cin(gnd),
	.combout(\Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~10 .lut_mask = 16'hB9A8;
defparam \Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N22
cycloneive_lcell_comb \decoder_0|OUT[9]~21 (
// Equation(s):
// \decoder_0|OUT[9]~21_combout  = (\decoder_0|OUT[8]~20_combout  & (\ctrl_writeReg[3]~input_o  & \ctrl_writeReg[0]~input_o ))

	.dataa(gnd),
	.datab(\decoder_0|OUT[8]~20_combout ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[9]~21 .lut_mask = 16'hC000;
defparam \decoder_0|OUT[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N25
dffeas \REG_WRITE[9].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N24
cycloneive_lcell_comb \Mux31~11 (
// Equation(s):
// \Mux31~11_combout  = (\Mux31~10_combout  & ((\REG_WRITE[11].DREG|q [0]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux31~10_combout  & (((\REG_WRITE[9].DREG|q [0] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[11].DREG|q [0]),
	.datab(\Mux31~10_combout ),
	.datac(\REG_WRITE[9].DREG|q [0]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~11 .lut_mask = 16'hB8CC;
defparam \Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N24
cycloneive_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\ctrl_readRegA[2]~input_o ) # ((!\ctrl_readRegA[1]~input_o  & \ctrl_readRegA[0]~input_o ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(gnd),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hFF50;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N6
cycloneive_lcell_comb \decoder_0|OUT[5]~30 (
// Equation(s):
// \decoder_0|OUT[5]~30_combout  = (!\ctrl_writeReg[1]~input_o  & (\ctrl_writeReg[2]~input_o  & (\ctrl_writeEnable~input_o  & !\ctrl_writeReg[4]~input_o )))

	.dataa(\ctrl_writeReg[1]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeEnable~input_o ),
	.datad(\ctrl_writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[5]~30 .lut_mask = 16'h0040;
defparam \decoder_0|OUT[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N24
cycloneive_lcell_comb \decoder_0|OUT[5]~31 (
// Equation(s):
// \decoder_0|OUT[5]~31_combout  = (\decoder_0|OUT[5]~30_combout  & (!\ctrl_writeReg[3]~input_o  & \ctrl_writeReg[0]~input_o ))

	.dataa(\decoder_0|OUT[5]~30_combout ),
	.datab(gnd),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[5]~31 .lut_mask = 16'h0A00;
defparam \decoder_0|OUT[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y56_N1
dffeas \REG_WRITE[5].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N2
cycloneive_lcell_comb \decoder_0|OUT[4]~32 (
// Equation(s):
// \decoder_0|OUT[4]~32_combout  = (\decoder_0|OUT[5]~30_combout  & (!\ctrl_writeReg[3]~input_o  & !\ctrl_writeReg[0]~input_o ))

	.dataa(\decoder_0|OUT[5]~30_combout ),
	.datab(gnd),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[4]~32 .lut_mask = 16'h000A;
defparam \decoder_0|OUT[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y56_N11
dffeas \REG_WRITE[4].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N0
cycloneive_lcell_comb \Mux31~12 (
// Equation(s):
// \Mux31~12_combout  = (\ctrl_readRegA[1]~input_o  & (\ctrl_readRegA[0]~input_o )) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\REG_WRITE[5].DREG|q [0])) # (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[4].DREG|q [0])))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [0]),
	.datad(\REG_WRITE[4].DREG|q [0]),
	.cin(gnd),
	.combout(\Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~12 .lut_mask = 16'hD9C8;
defparam \Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N2
cycloneive_lcell_comb \decoder_0|OUT[7]~33 (
// Equation(s):
// \decoder_0|OUT[7]~33_combout  = (!\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[10]~22_combout  & (\ctrl_writeReg[2]~input_o  & \ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[10]~22_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[7]~33 .lut_mask = 16'h4000;
defparam \decoder_0|OUT[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y56_N19
dffeas \REG_WRITE[7].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N8
cycloneive_lcell_comb \decoder_0|OUT[6]~29 (
// Equation(s):
// \decoder_0|OUT[6]~29_combout  = (!\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[10]~22_combout  & (\ctrl_writeReg[2]~input_o  & !\ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[10]~22_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[6]~29 .lut_mask = 16'h0040;
defparam \decoder_0|OUT[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y56_N9
dffeas \REG_WRITE[6].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N8
cycloneive_lcell_comb \Mux31~13 (
// Equation(s):
// \Mux31~13_combout  = (\Mux31~12_combout  & ((\REG_WRITE[7].DREG|q [0]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux31~12_combout  & (((\REG_WRITE[6].DREG|q [0] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux31~12_combout ),
	.datab(\REG_WRITE[7].DREG|q [0]),
	.datac(\REG_WRITE[6].DREG|q [0]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~13 .lut_mask = 16'hD8AA;
defparam \Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N12
cycloneive_lcell_comb \decoder_0|OUT[1]~28 (
// Equation(s):
// \decoder_0|OUT[1]~28_combout  = (\decoder_0|OUT[8]~20_combout  & (!\ctrl_writeReg[3]~input_o  & \ctrl_writeReg[0]~input_o ))

	.dataa(gnd),
	.datab(\decoder_0|OUT[8]~20_combout ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[1]~28 .lut_mask = 16'h0C00;
defparam \decoder_0|OUT[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y56_N11
dffeas \REG_WRITE[1].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N26
cycloneive_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = (\ctrl_readRegA[2]~input_o ) # ((\ctrl_readRegA[1]~input_o  & \ctrl_readRegA[0]~input_o ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(gnd),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = 16'hFFA0;
defparam \Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N12
cycloneive_lcell_comb \Mux31~14 (
// Equation(s):
// \Mux31~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux31~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [0]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux1~3_combout ),
	.datab(\Mux31~13_combout ),
	.datac(\REG_WRITE[1].DREG|q [0]),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~14 .lut_mask = 16'hDDA0;
defparam \Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N22
cycloneive_lcell_comb \decoder_0|OUT[3]~27 (
// Equation(s):
// \decoder_0|OUT[3]~27_combout  = (!\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[10]~22_combout  & (!\ctrl_writeReg[2]~input_o  & \ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[10]~22_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[3]~27 .lut_mask = 16'h0400;
defparam \decoder_0|OUT[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y56_N9
dffeas \REG_WRITE[3].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N4
cycloneive_lcell_comb \decoder_0|OUT[2]~26 (
// Equation(s):
// \decoder_0|OUT[2]~26_combout  = (!\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[10]~22_combout  & (!\ctrl_writeReg[2]~input_o  & !\ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[10]~22_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[2]~26 .lut_mask = 16'h0004;
defparam \decoder_0|OUT[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y56_N25
dffeas \REG_WRITE[2].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N8
cycloneive_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (!\ctrl_readRegA[2]~input_o  & \ctrl_readRegA[1]~input_o )

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(gnd),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'h5050;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y56_N24
cycloneive_lcell_comb \Mux31~15 (
// Equation(s):
// \Mux31~15_combout  = (\Mux31~14_combout  & ((\REG_WRITE[3].DREG|q [0]) # ((!\Mux1~2_combout )))) # (!\Mux31~14_combout  & (((\REG_WRITE[2].DREG|q [0] & \Mux1~2_combout ))))

	.dataa(\Mux31~14_combout ),
	.datab(\REG_WRITE[3].DREG|q [0]),
	.datac(\REG_WRITE[2].DREG|q [0]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~15 .lut_mask = 16'hD8AA;
defparam \Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N10
cycloneive_lcell_comb \Mux31~16 (
// Equation(s):
// \Mux31~16_combout  = (\Mux1~1_combout  & ((\Mux1~0_combout ) # ((\Mux31~11_combout )))) # (!\Mux1~1_combout  & (!\Mux1~0_combout  & ((\Mux31~15_combout ))))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux31~11_combout ),
	.datad(\Mux31~15_combout ),
	.cin(gnd),
	.combout(\Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~16 .lut_mask = 16'hB9A8;
defparam \Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N30
cycloneive_lcell_comb \decoder_0|OUT[15]~37 (
// Equation(s):
// \decoder_0|OUT[15]~37_combout  = (\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[10]~22_combout  & (\ctrl_writeReg[2]~input_o  & \ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[10]~22_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[15]~37 .lut_mask = 16'h8000;
defparam \decoder_0|OUT[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y53_N17
dffeas \REG_WRITE[15].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N20
cycloneive_lcell_comb \decoder_0|OUT[14]~34 (
// Equation(s):
// \decoder_0|OUT[14]~34_combout  = (\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[10]~22_combout  & (\ctrl_writeReg[2]~input_o  & !\ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[10]~22_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[14]~34 .lut_mask = 16'h0080;
defparam \decoder_0|OUT[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N21
dffeas \REG_WRITE[14].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N30
cycloneive_lcell_comb \decoder_0|OUT[12]~36 (
// Equation(s):
// \decoder_0|OUT[12]~36_combout  = (\decoder_0|OUT[5]~30_combout  & (\ctrl_writeReg[3]~input_o  & !\ctrl_writeReg[0]~input_o ))

	.dataa(\decoder_0|OUT[5]~30_combout ),
	.datab(gnd),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[12]~36 .lut_mask = 16'h00A0;
defparam \decoder_0|OUT[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N5
dffeas \REG_WRITE[12].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N4
cycloneive_lcell_comb \decoder_0|OUT[13]~35 (
// Equation(s):
// \decoder_0|OUT[13]~35_combout  = (\decoder_0|OUT[5]~30_combout  & (\ctrl_writeReg[3]~input_o  & \ctrl_writeReg[0]~input_o ))

	.dataa(\decoder_0|OUT[5]~30_combout ),
	.datab(gnd),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[13]~35 .lut_mask = 16'hA000;
defparam \decoder_0|OUT[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N3
dffeas \REG_WRITE[13].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N2
cycloneive_lcell_comb \Mux31~17 (
// Equation(s):
// \Mux31~17_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[13].DREG|q [0]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [0] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [0]),
	.datac(\REG_WRITE[13].DREG|q [0]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~17 .lut_mask = 16'hAAE4;
defparam \Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N20
cycloneive_lcell_comb \Mux31~18 (
// Equation(s):
// \Mux31~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux31~17_combout  & (\REG_WRITE[15].DREG|q [0])) # (!\Mux31~17_combout  & ((\REG_WRITE[14].DREG|q [0]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux31~17_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[15].DREG|q [0]),
	.datac(\REG_WRITE[14].DREG|q [0]),
	.datad(\Mux31~17_combout ),
	.cin(gnd),
	.combout(\Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~18 .lut_mask = 16'hDDA0;
defparam \Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N10
cycloneive_lcell_comb \decoder_0|OUT[27]~15 (
// Equation(s):
// \decoder_0|OUT[27]~15_combout  = (\ctrl_writeReg[1]~input_o  & (\ctrl_writeReg[4]~input_o  & \ctrl_writeEnable~input_o ))

	.dataa(\ctrl_writeReg[1]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeEnable~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decoder_0|OUT[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[27]~15 .lut_mask = 16'h8080;
defparam \decoder_0|OUT[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N6
cycloneive_lcell_comb \decoder_0|OUT[31]~19 (
// Equation(s):
// \decoder_0|OUT[31]~19_combout  = (\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[0]~input_o  & (\ctrl_writeReg[2]~input_o  & \decoder_0|OUT[27]~15_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[0]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\decoder_0|OUT[27]~15_combout ),
	.cin(gnd),
	.combout(\decoder_0|OUT[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[31]~19 .lut_mask = 16'h8000;
defparam \decoder_0|OUT[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N11
dffeas \REG_WRITE[31].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N28
cycloneive_lcell_comb \decoder_0|OUT[19]~18 (
// Equation(s):
// \decoder_0|OUT[19]~18_combout  = (!\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[0]~input_o  & (!\ctrl_writeReg[2]~input_o  & \decoder_0|OUT[27]~15_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[0]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\decoder_0|OUT[27]~15_combout ),
	.cin(gnd),
	.combout(\decoder_0|OUT[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[19]~18 .lut_mask = 16'h0400;
defparam \decoder_0|OUT[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N19
dffeas \REG_WRITE[19].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N18
cycloneive_lcell_comb \decoder_0|OUT[23]~17 (
// Equation(s):
// \decoder_0|OUT[23]~17_combout  = (!\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[0]~input_o  & (\ctrl_writeReg[2]~input_o  & \decoder_0|OUT[27]~15_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[0]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\decoder_0|OUT[27]~15_combout ),
	.cin(gnd),
	.combout(\decoder_0|OUT[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[23]~17 .lut_mask = 16'h4000;
defparam \decoder_0|OUT[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N25
dffeas \REG_WRITE[23].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N24
cycloneive_lcell_comb \Mux31~7 (
// Equation(s):
// \Mux31~7_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [0]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [0] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [0]),
	.datac(\REG_WRITE[23].DREG|q [0]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~7 .lut_mask = 16'hAAE4;
defparam \Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N24
cycloneive_lcell_comb \decoder_0|OUT[27]~16 (
// Equation(s):
// \decoder_0|OUT[27]~16_combout  = (\ctrl_writeReg[3]~input_o  & (\ctrl_writeReg[0]~input_o  & (!\ctrl_writeReg[2]~input_o  & \decoder_0|OUT[27]~15_combout )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\ctrl_writeReg[0]~input_o ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\decoder_0|OUT[27]~15_combout ),
	.cin(gnd),
	.combout(\decoder_0|OUT[27]~16_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[27]~16 .lut_mask = 16'h0800;
defparam \decoder_0|OUT[27]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N25
dffeas \REG_WRITE[27].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N24
cycloneive_lcell_comb \Mux31~8 (
// Equation(s):
// \Mux31~8_combout  = (\Mux31~7_combout  & ((\REG_WRITE[31].DREG|q [0]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux31~7_combout  & (((\REG_WRITE[27].DREG|q [0] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[31].DREG|q [0]),
	.datab(\Mux31~7_combout ),
	.datac(\REG_WRITE[27].DREG|q [0]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~8 .lut_mask = 16'hB8CC;
defparam \Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N20
cycloneive_lcell_comb \decoder_0|OUT[25]~5 (
// Equation(s):
// \decoder_0|OUT[25]~5_combout  = (!\ctrl_writeReg[1]~input_o  & (\ctrl_writeReg[4]~input_o  & \ctrl_writeEnable~input_o ))

	.dataa(\ctrl_writeReg[1]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeEnable~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decoder_0|OUT[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[25]~5 .lut_mask = 16'h4040;
defparam \decoder_0|OUT[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N14
cycloneive_lcell_comb \decoder_0|OUT[29]~9 (
// Equation(s):
// \decoder_0|OUT[29]~9_combout  = (\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[25]~5_combout  & (\ctrl_writeReg[2]~input_o  & \ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[25]~5_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[29]~9 .lut_mask = 16'h8000;
defparam \decoder_0|OUT[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y57_N19
dffeas \REG_WRITE[29].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N26
cycloneive_lcell_comb \decoder_0|OUT[21]~6 (
// Equation(s):
// \decoder_0|OUT[21]~6_combout  = (!\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[25]~5_combout  & (\ctrl_writeReg[2]~input_o  & \ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[25]~5_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[21]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[21]~6 .lut_mask = 16'h4000;
defparam \decoder_0|OUT[21]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y57_N17
dffeas \REG_WRITE[21].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N14
cycloneive_lcell_comb \decoder_0|OUT[17]~8 (
// Equation(s):
// \decoder_0|OUT[17]~8_combout  = (\ctrl_writeReg[0]~input_o  & (!\ctrl_writeReg[2]~input_o  & (!\ctrl_writeReg[3]~input_o  & \decoder_0|OUT[25]~5_combout )))

	.dataa(\ctrl_writeReg[0]~input_o ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\decoder_0|OUT[25]~5_combout ),
	.cin(gnd),
	.combout(\decoder_0|OUT[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[17]~8 .lut_mask = 16'h0200;
defparam \decoder_0|OUT[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y57_N27
dffeas \REG_WRITE[17].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N12
cycloneive_lcell_comb \decoder_0|OUT[25]~7 (
// Equation(s):
// \decoder_0|OUT[25]~7_combout  = (\ctrl_writeReg[3]~input_o  & (\decoder_0|OUT[25]~5_combout  & (!\ctrl_writeReg[2]~input_o  & \ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[3]~input_o ),
	.datab(\decoder_0|OUT[25]~5_combout ),
	.datac(\ctrl_writeReg[2]~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[25]~7 .lut_mask = 16'h0800;
defparam \decoder_0|OUT[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y57_N9
dffeas \REG_WRITE[25].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N8
cycloneive_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [0]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [0]))))

	.dataa(\REG_WRITE[17].DREG|q [0]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [0]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = 16'hFC22;
defparam \Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N16
cycloneive_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux31~2_combout  & (\REG_WRITE[29].DREG|q [0])) # (!\Mux31~2_combout  & ((\REG_WRITE[21].DREG|q [0]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux31~2_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[29].DREG|q [0]),
	.datac(\REG_WRITE[21].DREG|q [0]),
	.datad(\Mux31~2_combout ),
	.cin(gnd),
	.combout(\Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~3 .lut_mask = 16'hDDA0;
defparam \Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N16
cycloneive_lcell_comb \decoder_0|OUT[16]~10 (
// Equation(s):
// \decoder_0|OUT[16]~10_combout  = (!\ctrl_writeReg[1]~input_o  & (\ctrl_writeReg[4]~input_o  & (\ctrl_writeEnable~input_o  & !\ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[1]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeEnable~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[16]~10_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[16]~10 .lut_mask = 16'h0040;
defparam \decoder_0|OUT[16]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N18
cycloneive_lcell_comb \decoder_0|OUT[16]~13 (
// Equation(s):
// \decoder_0|OUT[16]~13_combout  = (\decoder_0|OUT[16]~10_combout  & (!\ctrl_writeReg[2]~input_o  & !\ctrl_writeReg[3]~input_o ))

	.dataa(\decoder_0|OUT[16]~10_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decoder_0|OUT[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[16]~13 .lut_mask = 16'h0202;
defparam \decoder_0|OUT[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N11
dffeas \REG_WRITE[16].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N24
cycloneive_lcell_comb \decoder_0|OUT[20]~12 (
// Equation(s):
// \decoder_0|OUT[20]~12_combout  = (\decoder_0|OUT[16]~10_combout  & (\ctrl_writeReg[2]~input_o  & !\ctrl_writeReg[3]~input_o ))

	.dataa(\decoder_0|OUT[16]~10_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decoder_0|OUT[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[20]~12 .lut_mask = 16'h0808;
defparam \decoder_0|OUT[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y52_N17
dffeas \REG_WRITE[20].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N16
cycloneive_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[20].DREG|q [0]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[16].DREG|q [0] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[16].DREG|q [0]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[20].DREG|q [0]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~4 .lut_mask = 16'hCCE2;
defparam \Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N14
cycloneive_lcell_comb \decoder_0|OUT[24]~11 (
// Equation(s):
// \decoder_0|OUT[24]~11_combout  = (\decoder_0|OUT[16]~10_combout  & (!\ctrl_writeReg[2]~input_o  & \ctrl_writeReg[3]~input_o ))

	.dataa(\decoder_0|OUT[16]~10_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decoder_0|OUT[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[24]~11 .lut_mask = 16'h2020;
defparam \decoder_0|OUT[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y48_N1
dffeas \REG_WRITE[24].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N28
cycloneive_lcell_comb \decoder_0|OUT[28]~14 (
// Equation(s):
// \decoder_0|OUT[28]~14_combout  = (\decoder_0|OUT[16]~10_combout  & (\ctrl_writeReg[2]~input_o  & \ctrl_writeReg[3]~input_o ))

	.dataa(\decoder_0|OUT[16]~10_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decoder_0|OUT[28]~14_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[28]~14 .lut_mask = 16'h8080;
defparam \decoder_0|OUT[28]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N9
dffeas \REG_WRITE[28].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N0
cycloneive_lcell_comb \Mux31~5 (
// Equation(s):
// \Mux31~5_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux31~4_combout  & ((\REG_WRITE[28].DREG|q [0]))) # (!\Mux31~4_combout  & (\REG_WRITE[24].DREG|q [0])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux31~4_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux31~4_combout ),
	.datac(\REG_WRITE[24].DREG|q [0]),
	.datad(\REG_WRITE[28].DREG|q [0]),
	.cin(gnd),
	.combout(\Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~5 .lut_mask = 16'hEC64;
defparam \Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N16
cycloneive_lcell_comb \Mux31~6 (
// Equation(s):
// \Mux31~6_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\Mux31~3_combout )) # (!\ctrl_readRegA[0]~input_o  & ((\Mux31~5_combout )))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux31~3_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux31~5_combout ),
	.cin(gnd),
	.combout(\Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~6 .lut_mask = 16'hE5E0;
defparam \Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N0
cycloneive_lcell_comb \decoder_0|OUT[26]~0 (
// Equation(s):
// \decoder_0|OUT[26]~0_combout  = (\ctrl_writeReg[1]~input_o  & (\ctrl_writeReg[4]~input_o  & (\ctrl_writeEnable~input_o  & !\ctrl_writeReg[0]~input_o )))

	.dataa(\ctrl_writeReg[1]~input_o ),
	.datab(\ctrl_writeReg[4]~input_o ),
	.datac(\ctrl_writeEnable~input_o ),
	.datad(\ctrl_writeReg[0]~input_o ),
	.cin(gnd),
	.combout(\decoder_0|OUT[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[26]~0 .lut_mask = 16'h0080;
defparam \decoder_0|OUT[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N26
cycloneive_lcell_comb \decoder_0|OUT[18]~3 (
// Equation(s):
// \decoder_0|OUT[18]~3_combout  = (\decoder_0|OUT[26]~0_combout  & (!\ctrl_writeReg[2]~input_o  & !\ctrl_writeReg[3]~input_o ))

	.dataa(\decoder_0|OUT[26]~0_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decoder_0|OUT[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[18]~3 .lut_mask = 16'h0202;
defparam \decoder_0|OUT[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N3
dffeas \REG_WRITE[18].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N0
cycloneive_lcell_comb \decoder_0|OUT[22]~2 (
// Equation(s):
// \decoder_0|OUT[22]~2_combout  = (\decoder_0|OUT[26]~0_combout  & (\ctrl_writeReg[2]~input_o  & !\ctrl_writeReg[3]~input_o ))

	.dataa(\decoder_0|OUT[26]~0_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decoder_0|OUT[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[22]~2 .lut_mask = 16'h0808;
defparam \decoder_0|OUT[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y53_N1
dffeas \REG_WRITE[22].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N0
cycloneive_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\ctrl_readRegA[3]~input_o  & (((\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[22].DREG|q [0]))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [0]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[18].DREG|q [0]),
	.datac(\REG_WRITE[22].DREG|q [0]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hFA44;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N12
cycloneive_lcell_comb \decoder_0|OUT[30]~4 (
// Equation(s):
// \decoder_0|OUT[30]~4_combout  = (\decoder_0|OUT[26]~0_combout  & (\ctrl_writeReg[2]~input_o  & \ctrl_writeReg[3]~input_o ))

	.dataa(\decoder_0|OUT[26]~0_combout ),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decoder_0|OUT[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[30]~4 .lut_mask = 16'h8080;
defparam \decoder_0|OUT[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N19
dffeas \REG_WRITE[30].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N18
cycloneive_lcell_comb \decoder_0|OUT[26]~1 (
// Equation(s):
// \decoder_0|OUT[26]~1_combout  = (!\ctrl_writeReg[2]~input_o  & (\ctrl_writeReg[3]~input_o  & \decoder_0|OUT[26]~0_combout ))

	.dataa(gnd),
	.datab(\ctrl_writeReg[2]~input_o ),
	.datac(\ctrl_writeReg[3]~input_o ),
	.datad(\decoder_0|OUT[26]~0_combout ),
	.cin(gnd),
	.combout(\decoder_0|OUT[26]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decoder_0|OUT[26]~1 .lut_mask = 16'h3000;
defparam \decoder_0|OUT[26]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N17
dffeas \REG_WRITE[26].DREG|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[0]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[0] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N16
cycloneive_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\Mux31~0_combout  & ((\REG_WRITE[30].DREG|q [0]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux31~0_combout  & (((\REG_WRITE[26].DREG|q [0] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux31~0_combout ),
	.datab(\REG_WRITE[30].DREG|q [0]),
	.datac(\REG_WRITE[26].DREG|q [0]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = 16'hD8AA;
defparam \Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N24
cycloneive_lcell_comb \Mux31~9 (
// Equation(s):
// \Mux31~9_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux31~6_combout  & (\Mux31~8_combout )) # (!\Mux31~6_combout  & ((\Mux31~1_combout ))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux31~6_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux31~8_combout ),
	.datac(\Mux31~6_combout ),
	.datad(\Mux31~1_combout ),
	.cin(gnd),
	.combout(\Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~9 .lut_mask = 16'hDAD0;
defparam \Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N22
cycloneive_lcell_comb \Mux31~19 (
// Equation(s):
// \Mux31~19_combout  = (\Mux31~16_combout  & ((\Mux31~18_combout ) # ((!\Mux1~0_combout )))) # (!\Mux31~16_combout  & (((\Mux1~0_combout  & \Mux31~9_combout ))))

	.dataa(\Mux31~16_combout ),
	.datab(\Mux31~18_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux31~9_combout ),
	.cin(gnd),
	.combout(\Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~19 .lut_mask = 16'hDA8A;
defparam \Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \data_writeReg[1]~input (
	.i(data_writeReg[1]),
	.ibar(gnd),
	.o(\data_writeReg[1]~input_o ));
// synopsys translate_off
defparam \data_writeReg[1]~input .bus_hold = "false";
defparam \data_writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y53_N9
dffeas \REG_WRITE[15].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y53_N23
dffeas \REG_WRITE[13].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y53_N19
dffeas \REG_WRITE[12].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y53_N17
dffeas \REG_WRITE[14].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N16
cycloneive_lcell_comb \Mux30~17 (
// Equation(s):
// \Mux30~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [1]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [1] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [1]),
	.datac(\REG_WRITE[14].DREG|q [1]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~17 .lut_mask = 16'hAAE4;
defparam \Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N22
cycloneive_lcell_comb \Mux30~18 (
// Equation(s):
// \Mux30~18_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux30~17_combout  & (\REG_WRITE[15].DREG|q [1])) # (!\Mux30~17_combout  & ((\REG_WRITE[13].DREG|q [1]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux30~17_combout ))))

	.dataa(\REG_WRITE[15].DREG|q [1]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [1]),
	.datad(\Mux30~17_combout ),
	.cin(gnd),
	.combout(\Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~18 .lut_mask = 16'hBBC0;
defparam \Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N15
dffeas \REG_WRITE[8].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y53_N21
dffeas \REG_WRITE[9].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N20
cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[9].DREG|q [1]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [1]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[8].DREG|q [1]),
	.datac(\REG_WRITE[9].DREG|q [1]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hFA44;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N13
dffeas \REG_WRITE[10].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y53_N23
dffeas \REG_WRITE[11].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N12
cycloneive_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\Mux30~0_combout  & (((\REG_WRITE[11].DREG|q [1])) # (!\ctrl_readRegA[1]~input_o ))) # (!\Mux30~0_combout  & (\ctrl_readRegA[1]~input_o  & (\REG_WRITE[10].DREG|q [1])))

	.dataa(\Mux30~0_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [1]),
	.datad(\REG_WRITE[11].DREG|q [1]),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'hEA62;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y57_N15
dffeas \REG_WRITE[29].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y57_N13
dffeas \REG_WRITE[21].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y57_N21
dffeas \REG_WRITE[25].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y57_N31
dffeas \REG_WRITE[17].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N20
cycloneive_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[25].DREG|q [1])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[17].DREG|q [1]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [1]),
	.datad(\REG_WRITE[17].DREG|q [1]),
	.cin(gnd),
	.combout(\Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = 16'hB9A8;
defparam \Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N12
cycloneive_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux30~2_combout  & (\REG_WRITE[29].DREG|q [1])) # (!\Mux30~2_combout  & ((\REG_WRITE[21].DREG|q [1]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux30~2_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[29].DREG|q [1]),
	.datac(\REG_WRITE[21].DREG|q [1]),
	.datad(\Mux30~2_combout ),
	.cin(gnd),
	.combout(\Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~3 .lut_mask = 16'hDDA0;
defparam \Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N7
dffeas \REG_WRITE[31].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N21
dffeas \REG_WRITE[27].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N23
dffeas \REG_WRITE[19].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N5
dffeas \REG_WRITE[23].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N4
cycloneive_lcell_comb \Mux30~9 (
// Equation(s):
// \Mux30~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [1]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [1] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [1]),
	.datac(\REG_WRITE[23].DREG|q [1]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~9 .lut_mask = 16'hAAE4;
defparam \Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N20
cycloneive_lcell_comb \Mux30~10 (
// Equation(s):
// \Mux30~10_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux30~9_combout  & (\REG_WRITE[31].DREG|q [1])) # (!\Mux30~9_combout  & ((\REG_WRITE[27].DREG|q [1]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux30~9_combout ))))

	.dataa(\REG_WRITE[31].DREG|q [1]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[27].DREG|q [1]),
	.datad(\Mux30~9_combout ),
	.cin(gnd),
	.combout(\Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~10 .lut_mask = 16'hBBC0;
defparam \Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N7
dffeas \REG_WRITE[30].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N19
dffeas \REG_WRITE[18].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N1
dffeas \REG_WRITE[22].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N0
cycloneive_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [1]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [1] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [1]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [1]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~4 .lut_mask = 16'hCCE2;
defparam \Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N5
dffeas \REG_WRITE[26].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N4
cycloneive_lcell_comb \Mux30~5 (
// Equation(s):
// \Mux30~5_combout  = (\Mux30~4_combout  & ((\REG_WRITE[30].DREG|q [1]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux30~4_combout  & (((\REG_WRITE[26].DREG|q [1] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [1]),
	.datab(\Mux30~4_combout ),
	.datac(\REG_WRITE[26].DREG|q [1]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~5 .lut_mask = 16'hB8CC;
defparam \Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N21
dffeas \REG_WRITE[28].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y49_N27
dffeas \REG_WRITE[20].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N19
dffeas \REG_WRITE[16].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N1
dffeas \REG_WRITE[24].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N0
cycloneive_lcell_comb \Mux30~6 (
// Equation(s):
// \Mux30~6_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [1]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [1]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [1]),
	.datac(\REG_WRITE[24].DREG|q [1]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~6 .lut_mask = 16'hFA44;
defparam \Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N26
cycloneive_lcell_comb \Mux30~7 (
// Equation(s):
// \Mux30~7_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux30~6_combout  & (\REG_WRITE[28].DREG|q [1])) # (!\Mux30~6_combout  & ((\REG_WRITE[20].DREG|q [1]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux30~6_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[28].DREG|q [1]),
	.datac(\REG_WRITE[20].DREG|q [1]),
	.datad(\Mux30~6_combout ),
	.cin(gnd),
	.combout(\Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~7 .lut_mask = 16'hDDA0;
defparam \Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N18
cycloneive_lcell_comb \Mux30~8 (
// Equation(s):
// \Mux30~8_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux30~5_combout ) # ((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux30~7_combout  & !\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux30~5_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux30~7_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~8 .lut_mask = 16'hCCB8;
defparam \Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N16
cycloneive_lcell_comb \Mux30~11 (
// Equation(s):
// \Mux30~11_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux30~8_combout  & ((\Mux30~10_combout ))) # (!\Mux30~8_combout  & (\Mux30~3_combout )))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux30~8_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Mux30~3_combout ),
	.datac(\Mux30~10_combout ),
	.datad(\Mux30~8_combout ),
	.cin(gnd),
	.combout(\Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~11 .lut_mask = 16'hF588;
defparam \Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y55_N3
dffeas \REG_WRITE[4].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N17
dffeas \REG_WRITE[6].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N16
cycloneive_lcell_comb \Mux30~12 (
// Equation(s):
// \Mux30~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [1]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [1] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [1]),
	.datac(\REG_WRITE[6].DREG|q [1]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~12 .lut_mask = 16'hAAE4;
defparam \Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y53_N3
dffeas \REG_WRITE[7].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y53_N1
dffeas \REG_WRITE[5].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N0
cycloneive_lcell_comb \Mux30~13 (
// Equation(s):
// \Mux30~13_combout  = (\Mux30~12_combout  & ((\REG_WRITE[7].DREG|q [1]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux30~12_combout  & (((\REG_WRITE[5].DREG|q [1] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux30~12_combout ),
	.datab(\REG_WRITE[7].DREG|q [1]),
	.datac(\REG_WRITE[5].DREG|q [1]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~13 .lut_mask = 16'hD8AA;
defparam \Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y56_N23
dffeas \REG_WRITE[1].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N24
cycloneive_lcell_comb \Mux30~14 (
// Equation(s):
// \Mux30~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux30~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [1]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux30~13_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [1]),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~14 .lut_mask = 16'hBBC0;
defparam \Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y56_N9
dffeas \REG_WRITE[2].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y56_N5
dffeas \REG_WRITE[3].DREG|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[1]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[1] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N8
cycloneive_lcell_comb \Mux30~15 (
// Equation(s):
// \Mux30~15_combout  = (\Mux1~2_combout  & ((\Mux30~14_combout  & ((\REG_WRITE[3].DREG|q [1]))) # (!\Mux30~14_combout  & (\REG_WRITE[2].DREG|q [1])))) # (!\Mux1~2_combout  & (\Mux30~14_combout ))

	.dataa(\Mux1~2_combout ),
	.datab(\Mux30~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [1]),
	.datad(\REG_WRITE[3].DREG|q [1]),
	.cin(gnd),
	.combout(\Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~15 .lut_mask = 16'hEC64;
defparam \Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N26
cycloneive_lcell_comb \Mux30~16 (
// Equation(s):
// \Mux30~16_combout  = (\Mux1~1_combout  & (((\Mux1~0_combout )))) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & (\Mux30~11_combout )) # (!\Mux1~0_combout  & ((\Mux30~15_combout )))))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux30~11_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux30~15_combout ),
	.cin(gnd),
	.combout(\Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~16 .lut_mask = 16'hE5E0;
defparam \Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N8
cycloneive_lcell_comb \Mux30~19 (
// Equation(s):
// \Mux30~19_combout  = (\Mux1~1_combout  & ((\Mux30~16_combout  & (\Mux30~18_combout )) # (!\Mux30~16_combout  & ((\Mux30~1_combout ))))) # (!\Mux1~1_combout  & (((\Mux30~16_combout ))))

	.dataa(\Mux30~18_combout ),
	.datab(\Mux30~1_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux30~16_combout ),
	.cin(gnd),
	.combout(\Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~19 .lut_mask = 16'hAFC0;
defparam \Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N8
cycloneive_io_ibuf \data_writeReg[2]~input (
	.i(data_writeReg[2]),
	.ibar(gnd),
	.o(\data_writeReg[2]~input_o ));
// synopsys translate_off
defparam \data_writeReg[2]~input .bus_hold = "false";
defparam \data_writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y57_N17
dffeas \REG_WRITE[25].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y57_N3
dffeas \REG_WRITE[17].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N16
cycloneive_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[25].DREG|q [2])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[17].DREG|q [2]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [2]),
	.datad(\REG_WRITE[17].DREG|q [2]),
	.cin(gnd),
	.combout(\Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~2 .lut_mask = 16'hB9A8;
defparam \Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y57_N9
dffeas \REG_WRITE[21].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y57_N11
dffeas \REG_WRITE[29].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N8
cycloneive_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux29~2_combout  & ((\REG_WRITE[29].DREG|q [2]))) # (!\Mux29~2_combout  & (\REG_WRITE[21].DREG|q [2])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux29~2_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux29~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [2]),
	.datad(\REG_WRITE[29].DREG|q [2]),
	.cin(gnd),
	.combout(\Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~3 .lut_mask = 16'hEC64;
defparam \Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N27
dffeas \REG_WRITE[28].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N23
dffeas \REG_WRITE[16].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N29
dffeas \REG_WRITE[24].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N28
cycloneive_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [2]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [2] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[16].DREG|q [2]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [2]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~4 .lut_mask = 16'hCCE2;
defparam \Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N17
dffeas \REG_WRITE[20].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N16
cycloneive_lcell_comb \Mux29~5 (
// Equation(s):
// \Mux29~5_combout  = (\Mux29~4_combout  & ((\REG_WRITE[28].DREG|q [2]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux29~4_combout  & (((\REG_WRITE[20].DREG|q [2] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[28].DREG|q [2]),
	.datab(\Mux29~4_combout ),
	.datac(\REG_WRITE[20].DREG|q [2]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~5 .lut_mask = 16'hB8CC;
defparam \Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N28
cycloneive_lcell_comb \Mux29~6 (
// Equation(s):
// \Mux29~6_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\Mux29~3_combout )) # (!\ctrl_readRegA[0]~input_o  & ((\Mux29~5_combout )))))

	.dataa(\Mux29~3_combout ),
	.datab(\Mux29~5_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~6 .lut_mask = 16'hFA0C;
defparam \Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N11
dffeas \REG_WRITE[30].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N7
dffeas \REG_WRITE[18].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N13
dffeas \REG_WRITE[22].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N12
cycloneive_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [2]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [2] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [2]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [2]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hCCE2;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N25
dffeas \REG_WRITE[26].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N24
cycloneive_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\Mux29~0_combout  & ((\REG_WRITE[30].DREG|q [2]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux29~0_combout  & (((\REG_WRITE[26].DREG|q [2] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [2]),
	.datab(\Mux29~0_combout ),
	.datac(\REG_WRITE[26].DREG|q [2]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = 16'hB8CC;
defparam \Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N11
dffeas \REG_WRITE[19].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N9
dffeas \REG_WRITE[23].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N8
cycloneive_lcell_comb \Mux29~7 (
// Equation(s):
// \Mux29~7_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [2]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [2] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [2]),
	.datac(\REG_WRITE[23].DREG|q [2]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~7 .lut_mask = 16'hAAE4;
defparam \Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N3
dffeas \REG_WRITE[31].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N9
dffeas \REG_WRITE[27].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N8
cycloneive_lcell_comb \Mux29~8 (
// Equation(s):
// \Mux29~8_combout  = (\Mux29~7_combout  & ((\REG_WRITE[31].DREG|q [2]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux29~7_combout  & (((\REG_WRITE[27].DREG|q [2] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux29~7_combout ),
	.datab(\REG_WRITE[31].DREG|q [2]),
	.datac(\REG_WRITE[27].DREG|q [2]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~8 .lut_mask = 16'hD8AA;
defparam \Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N6
cycloneive_lcell_comb \Mux29~9 (
// Equation(s):
// \Mux29~9_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux29~6_combout  & ((\Mux29~8_combout ))) # (!\Mux29~6_combout  & (\Mux29~1_combout )))) # (!\ctrl_readRegA[1]~input_o  & (\Mux29~6_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux29~6_combout ),
	.datac(\Mux29~1_combout ),
	.datad(\Mux29~8_combout ),
	.cin(gnd),
	.combout(\Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~9 .lut_mask = 16'hEC64;
defparam \Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y53_N19
dffeas \REG_WRITE[15].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y53_N1
dffeas \REG_WRITE[14].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y53_N11
dffeas \REG_WRITE[13].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y53_N21
dffeas \REG_WRITE[12].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N10
cycloneive_lcell_comb \Mux29~17 (
// Equation(s):
// \Mux29~17_combout  = (\ctrl_readRegA[1]~input_o  & (\ctrl_readRegA[0]~input_o )) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\REG_WRITE[13].DREG|q [2])) # (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[12].DREG|q [2])))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [2]),
	.datad(\REG_WRITE[12].DREG|q [2]),
	.cin(gnd),
	.combout(\Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~17 .lut_mask = 16'hD9C8;
defparam \Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N0
cycloneive_lcell_comb \Mux29~18 (
// Equation(s):
// \Mux29~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux29~17_combout  & (\REG_WRITE[15].DREG|q [2])) # (!\Mux29~17_combout  & ((\REG_WRITE[14].DREG|q [2]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux29~17_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[15].DREG|q [2]),
	.datac(\REG_WRITE[14].DREG|q [2]),
	.datad(\Mux29~17_combout ),
	.cin(gnd),
	.combout(\Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~18 .lut_mask = 16'hDDA0;
defparam \Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N27
dffeas \REG_WRITE[8].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N1
dffeas \REG_WRITE[10].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N0
cycloneive_lcell_comb \Mux29~10 (
// Equation(s):
// \Mux29~10_combout  = (\ctrl_readRegA[0]~input_o  & (((\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[10].DREG|q [2]))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[8].DREG|q [2]))))

	.dataa(\REG_WRITE[8].DREG|q [2]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [2]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~10 .lut_mask = 16'hFC22;
defparam \Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N17
dffeas \REG_WRITE[11].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y56_N9
dffeas \REG_WRITE[9].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N8
cycloneive_lcell_comb \Mux29~11 (
// Equation(s):
// \Mux29~11_combout  = (\Mux29~10_combout  & ((\REG_WRITE[11].DREG|q [2]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux29~10_combout  & (((\REG_WRITE[9].DREG|q [2] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux29~10_combout ),
	.datab(\REG_WRITE[11].DREG|q [2]),
	.datac(\REG_WRITE[9].DREG|q [2]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~11 .lut_mask = 16'hD8AA;
defparam \Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y56_N1
dffeas \REG_WRITE[3].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y56_N3
dffeas \REG_WRITE[2].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y56_N19
dffeas \REG_WRITE[1].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N23
dffeas \REG_WRITE[4].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N5
dffeas \REG_WRITE[5].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N4
cycloneive_lcell_comb \Mux29~12 (
// Equation(s):
// \Mux29~12_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[5].DREG|q [2]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [2] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[4].DREG|q [2]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [2]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~12 .lut_mask = 16'hCCE2;
defparam \Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y56_N1
dffeas \REG_WRITE[7].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y56_N23
dffeas \REG_WRITE[6].DREG|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[2]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[2] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N22
cycloneive_lcell_comb \Mux29~13 (
// Equation(s):
// \Mux29~13_combout  = (\Mux29~12_combout  & ((\REG_WRITE[7].DREG|q [2]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux29~12_combout  & (((\REG_WRITE[6].DREG|q [2] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux29~12_combout ),
	.datab(\REG_WRITE[7].DREG|q [2]),
	.datac(\REG_WRITE[6].DREG|q [2]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~13 .lut_mask = 16'hD8AA;
defparam \Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N26
cycloneive_lcell_comb \Mux29~14 (
// Equation(s):
// \Mux29~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & ((\Mux29~13_combout ))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [2])))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux1~3_combout ),
	.datab(\REG_WRITE[1].DREG|q [2]),
	.datac(\Mux29~13_combout ),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~14 .lut_mask = 16'hF588;
defparam \Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N2
cycloneive_lcell_comb \Mux29~15 (
// Equation(s):
// \Mux29~15_combout  = (\Mux1~2_combout  & ((\Mux29~14_combout  & (\REG_WRITE[3].DREG|q [2])) # (!\Mux29~14_combout  & ((\REG_WRITE[2].DREG|q [2]))))) # (!\Mux1~2_combout  & (((\Mux29~14_combout ))))

	.dataa(\Mux1~2_combout ),
	.datab(\REG_WRITE[3].DREG|q [2]),
	.datac(\REG_WRITE[2].DREG|q [2]),
	.datad(\Mux29~14_combout ),
	.cin(gnd),
	.combout(\Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~15 .lut_mask = 16'hDDA0;
defparam \Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N2
cycloneive_lcell_comb \Mux29~16 (
// Equation(s):
// \Mux29~16_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout )))) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & (\Mux29~11_combout )) # (!\Mux1~1_combout  & ((\Mux29~15_combout )))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux29~11_combout ),
	.datac(\Mux29~15_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~16 .lut_mask = 16'hEE50;
defparam \Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N26
cycloneive_lcell_comb \Mux29~19 (
// Equation(s):
// \Mux29~19_combout  = (\Mux1~0_combout  & ((\Mux29~16_combout  & ((\Mux29~18_combout ))) # (!\Mux29~16_combout  & (\Mux29~9_combout )))) # (!\Mux1~0_combout  & (((\Mux29~16_combout ))))

	.dataa(\Mux29~9_combout ),
	.datab(\Mux29~18_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux29~16_combout ),
	.cin(gnd),
	.combout(\Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~19 .lut_mask = 16'hCFA0;
defparam \Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \data_writeReg[3]~input (
	.i(data_writeReg[3]),
	.ibar(gnd),
	.o(\data_writeReg[3]~input_o ));
// synopsys translate_off
defparam \data_writeReg[3]~input .bus_hold = "false";
defparam \data_writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y53_N31
dffeas \REG_WRITE[7].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N19
dffeas \REG_WRITE[4].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N1
dffeas \REG_WRITE[6].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N0
cycloneive_lcell_comb \Mux28~12 (
// Equation(s):
// \Mux28~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [3]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [3] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [3]),
	.datac(\REG_WRITE[6].DREG|q [3]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~12 .lut_mask = 16'hAAE4;
defparam \Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y53_N13
dffeas \REG_WRITE[5].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N12
cycloneive_lcell_comb \Mux28~13 (
// Equation(s):
// \Mux28~13_combout  = (\Mux28~12_combout  & ((\REG_WRITE[7].DREG|q [3]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux28~12_combout  & (((\REG_WRITE[5].DREG|q [3] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[7].DREG|q [3]),
	.datab(\Mux28~12_combout ),
	.datac(\REG_WRITE[5].DREG|q [3]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~13 .lut_mask = 16'hB8CC;
defparam \Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y56_N31
dffeas \REG_WRITE[1].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N26
cycloneive_lcell_comb \Mux28~14 (
// Equation(s):
// \Mux28~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux28~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [3]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux28~13_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [3]),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~14 .lut_mask = 16'hBBC0;
defparam \Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y56_N13
dffeas \REG_WRITE[2].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y56_N29
dffeas \REG_WRITE[3].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N12
cycloneive_lcell_comb \Mux28~15 (
// Equation(s):
// \Mux28~15_combout  = (\Mux1~2_combout  & ((\Mux28~14_combout  & ((\REG_WRITE[3].DREG|q [3]))) # (!\Mux28~14_combout  & (\REG_WRITE[2].DREG|q [3])))) # (!\Mux1~2_combout  & (\Mux28~14_combout ))

	.dataa(\Mux1~2_combout ),
	.datab(\Mux28~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [3]),
	.datad(\REG_WRITE[3].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~15 .lut_mask = 16'hEC64;
defparam \Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N15
dffeas \REG_WRITE[30].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N21
dffeas \REG_WRITE[26].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N3
dffeas \REG_WRITE[18].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N25
dffeas \REG_WRITE[22].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N24
cycloneive_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [3]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [3] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [3]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [3]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~4 .lut_mask = 16'hCCE2;
defparam \Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N20
cycloneive_lcell_comb \Mux28~5 (
// Equation(s):
// \Mux28~5_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux28~4_combout  & (\REG_WRITE[30].DREG|q [3])) # (!\Mux28~4_combout  & ((\REG_WRITE[26].DREG|q [3]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux28~4_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[30].DREG|q [3]),
	.datac(\REG_WRITE[26].DREG|q [3]),
	.datad(\Mux28~4_combout ),
	.cin(gnd),
	.combout(\Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~5 .lut_mask = 16'hDDA0;
defparam \Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N31
dffeas \REG_WRITE[28].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N3
dffeas \REG_WRITE[16].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N25
dffeas \REG_WRITE[24].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N24
cycloneive_lcell_comb \Mux28~6 (
// Equation(s):
// \Mux28~6_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [3]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [3]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [3]),
	.datac(\REG_WRITE[24].DREG|q [3]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~6 .lut_mask = 16'hFA44;
defparam \Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N13
dffeas \REG_WRITE[20].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N12
cycloneive_lcell_comb \Mux28~7 (
// Equation(s):
// \Mux28~7_combout  = (\Mux28~6_combout  & ((\REG_WRITE[28].DREG|q [3]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux28~6_combout  & (((\REG_WRITE[20].DREG|q [3] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[28].DREG|q [3]),
	.datab(\Mux28~6_combout ),
	.datac(\REG_WRITE[20].DREG|q [3]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~7 .lut_mask = 16'hB8CC;
defparam \Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N4
cycloneive_lcell_comb \Mux28~8 (
// Equation(s):
// \Mux28~8_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux28~5_combout ) # ((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux28~7_combout  & !\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux28~5_combout ),
	.datac(\Mux28~7_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~8 .lut_mask = 16'hAAD8;
defparam \Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N23
dffeas \REG_WRITE[31].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N13
dffeas \REG_WRITE[23].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N7
dffeas \REG_WRITE[19].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N12
cycloneive_lcell_comb \Mux28~9 (
// Equation(s):
// \Mux28~9_combout  = (\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o ) # ((\REG_WRITE[23].DREG|q [3])))) # (!\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[19].DREG|q [3]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [3]),
	.datad(\REG_WRITE[19].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~9 .lut_mask = 16'hB9A8;
defparam \Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N29
dffeas \REG_WRITE[27].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N28
cycloneive_lcell_comb \Mux28~10 (
// Equation(s):
// \Mux28~10_combout  = (\Mux28~9_combout  & ((\REG_WRITE[31].DREG|q [3]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux28~9_combout  & (((\REG_WRITE[27].DREG|q [3] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[31].DREG|q [3]),
	.datab(\Mux28~9_combout ),
	.datac(\REG_WRITE[27].DREG|q [3]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~10 .lut_mask = 16'hB8CC;
defparam \Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y57_N5
dffeas \REG_WRITE[25].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y57_N7
dffeas \REG_WRITE[17].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N4
cycloneive_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[25].DREG|q [3])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[17].DREG|q [3]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [3]),
	.datad(\REG_WRITE[17].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~2 .lut_mask = 16'hB9A8;
defparam \Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y57_N21
dffeas \REG_WRITE[21].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y57_N31
dffeas \REG_WRITE[29].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N20
cycloneive_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux28~2_combout  & ((\REG_WRITE[29].DREG|q [3]))) # (!\Mux28~2_combout  & (\REG_WRITE[21].DREG|q [3])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux28~2_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux28~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [3]),
	.datad(\REG_WRITE[29].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~3 .lut_mask = 16'hEC64;
defparam \Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
cycloneive_lcell_comb \Mux28~11 (
// Equation(s):
// \Mux28~11_combout  = (\Mux28~8_combout  & ((\Mux28~10_combout ) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux28~8_combout  & (((\Mux28~3_combout  & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux28~8_combout ),
	.datab(\Mux28~10_combout ),
	.datac(\Mux28~3_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~11 .lut_mask = 16'hD8AA;
defparam \Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N0
cycloneive_lcell_comb \Mux28~16 (
// Equation(s):
// \Mux28~16_combout  = (\Mux1~1_combout  & (\Mux1~0_combout )) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & ((\Mux28~11_combout ))) # (!\Mux1~0_combout  & (\Mux28~15_combout ))))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux28~15_combout ),
	.datad(\Mux28~11_combout ),
	.cin(gnd),
	.combout(\Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~16 .lut_mask = 16'hDC98;
defparam \Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y55_N17
dffeas \REG_WRITE[14].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y53_N1
dffeas \REG_WRITE[12].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N16
cycloneive_lcell_comb \Mux28~17 (
// Equation(s):
// \Mux28~17_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[14].DREG|q [3])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[12].DREG|q [3]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[14].DREG|q [3]),
	.datad(\REG_WRITE[12].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~17 .lut_mask = 16'hB9A8;
defparam \Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N15
dffeas \REG_WRITE[13].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y53_N3
dffeas \REG_WRITE[15].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N14
cycloneive_lcell_comb \Mux28~18 (
// Equation(s):
// \Mux28~18_combout  = (\Mux28~17_combout  & (((\REG_WRITE[15].DREG|q [3])) # (!\ctrl_readRegA[0]~input_o ))) # (!\Mux28~17_combout  & (\ctrl_readRegA[0]~input_o  & (\REG_WRITE[13].DREG|q [3])))

	.dataa(\Mux28~17_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [3]),
	.datad(\REG_WRITE[15].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~18 .lut_mask = 16'hEA62;
defparam \Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N7
dffeas \REG_WRITE[8].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y56_N29
dffeas \REG_WRITE[9].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N28
cycloneive_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[9].DREG|q [3]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [3]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[8].DREG|q [3]),
	.datac(\REG_WRITE[9].DREG|q [3]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hFA44;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N5
dffeas \REG_WRITE[10].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N9
dffeas \REG_WRITE[11].DREG|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[3]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[3] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N4
cycloneive_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (\Mux28~0_combout  & (((\REG_WRITE[11].DREG|q [3])) # (!\ctrl_readRegA[1]~input_o ))) # (!\Mux28~0_combout  & (\ctrl_readRegA[1]~input_o  & (\REG_WRITE[10].DREG|q [3])))

	.dataa(\Mux28~0_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [3]),
	.datad(\REG_WRITE[11].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = 16'hEA62;
defparam \Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N26
cycloneive_lcell_comb \Mux28~19 (
// Equation(s):
// \Mux28~19_combout  = (\Mux28~16_combout  & ((\Mux28~18_combout ) # ((!\Mux1~1_combout )))) # (!\Mux28~16_combout  & (((\Mux1~1_combout  & \Mux28~1_combout ))))

	.dataa(\Mux28~16_combout ),
	.datab(\Mux28~18_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux28~1_combout ),
	.cin(gnd),
	.combout(\Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~19 .lut_mask = 16'hDA8A;
defparam \Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \data_writeReg[4]~input (
	.i(data_writeReg[4]),
	.ibar(gnd),
	.o(\data_writeReg[4]~input_o ));
// synopsys translate_off
defparam \data_writeReg[4]~input .bus_hold = "false";
defparam \data_writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y50_N27
dffeas \REG_WRITE[31].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N27
dffeas \REG_WRITE[19].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N1
dffeas \REG_WRITE[23].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N0
cycloneive_lcell_comb \Mux27~7 (
// Equation(s):
// \Mux27~7_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [4]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [4] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[19].DREG|q [4]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [4]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~7 .lut_mask = 16'hCCE2;
defparam \Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N17
dffeas \REG_WRITE[27].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N16
cycloneive_lcell_comb \Mux27~8 (
// Equation(s):
// \Mux27~8_combout  = (\Mux27~7_combout  & ((\REG_WRITE[31].DREG|q [4]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux27~7_combout  & (((\REG_WRITE[27].DREG|q [4] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[31].DREG|q [4]),
	.datab(\Mux27~7_combout ),
	.datac(\REG_WRITE[27].DREG|q [4]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~8 .lut_mask = 16'hB8CC;
defparam \Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N27
dffeas \REG_WRITE[30].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N15
dffeas \REG_WRITE[18].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N5
dffeas \REG_WRITE[22].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N4
cycloneive_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [4]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [4] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [4]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [4]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hCCE2;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N1
dffeas \REG_WRITE[26].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N0
cycloneive_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\Mux27~0_combout  & ((\REG_WRITE[30].DREG|q [4]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux27~0_combout  & (((\REG_WRITE[26].DREG|q [4] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [4]),
	.datab(\Mux27~0_combout ),
	.datac(\REG_WRITE[26].DREG|q [4]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hB8CC;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N15
dffeas \REG_WRITE[16].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N13
dffeas \REG_WRITE[24].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N12
cycloneive_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [4]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [4]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [4]),
	.datac(\REG_WRITE[24].DREG|q [4]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~4 .lut_mask = 16'hFA44;
defparam \Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N19
dffeas \REG_WRITE[28].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y50_N9
dffeas \REG_WRITE[20].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N8
cycloneive_lcell_comb \Mux27~5 (
// Equation(s):
// \Mux27~5_combout  = (\Mux27~4_combout  & ((\REG_WRITE[28].DREG|q [4]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux27~4_combout  & (((\REG_WRITE[20].DREG|q [4] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\Mux27~4_combout ),
	.datab(\REG_WRITE[28].DREG|q [4]),
	.datac(\REG_WRITE[20].DREG|q [4]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~5 .lut_mask = 16'hD8AA;
defparam \Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y57_N25
dffeas \REG_WRITE[25].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y57_N19
dffeas \REG_WRITE[17].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N24
cycloneive_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[25].DREG|q [4])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[17].DREG|q [4]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [4]),
	.datad(\REG_WRITE[17].DREG|q [4]),
	.cin(gnd),
	.combout(\Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = 16'hB9A8;
defparam \Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y57_N25
dffeas \REG_WRITE[21].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y57_N27
dffeas \REG_WRITE[29].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N24
cycloneive_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux27~2_combout  & ((\REG_WRITE[29].DREG|q [4]))) # (!\Mux27~2_combout  & (\REG_WRITE[21].DREG|q [4])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux27~2_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux27~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [4]),
	.datad(\REG_WRITE[29].DREG|q [4]),
	.cin(gnd),
	.combout(\Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~3 .lut_mask = 16'hEC64;
defparam \Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N16
cycloneive_lcell_comb \Mux27~6 (
// Equation(s):
// \Mux27~6_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\Mux27~3_combout ))) # (!\ctrl_readRegA[0]~input_o  & (\Mux27~5_combout ))))

	.dataa(\Mux27~5_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux27~3_combout ),
	.cin(gnd),
	.combout(\Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~6 .lut_mask = 16'hF2C2;
defparam \Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N2
cycloneive_lcell_comb \Mux27~9 (
// Equation(s):
// \Mux27~9_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux27~6_combout  & (\Mux27~8_combout )) # (!\Mux27~6_combout  & ((\Mux27~1_combout ))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux27~6_combout ))))

	.dataa(\Mux27~8_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux27~1_combout ),
	.datad(\Mux27~6_combout ),
	.cin(gnd),
	.combout(\Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~9 .lut_mask = 16'hBBC0;
defparam \Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N7
dffeas \REG_WRITE[12].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y53_N29
dffeas \REG_WRITE[13].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N28
cycloneive_lcell_comb \Mux27~17 (
// Equation(s):
// \Mux27~17_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[13].DREG|q [4]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [4] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[12].DREG|q [4]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [4]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~17 .lut_mask = 16'hCCE2;
defparam \Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N1
dffeas \REG_WRITE[15].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N31
dffeas \REG_WRITE[14].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N30
cycloneive_lcell_comb \Mux27~18 (
// Equation(s):
// \Mux27~18_combout  = (\Mux27~17_combout  & ((\REG_WRITE[15].DREG|q [4]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux27~17_combout  & (((\REG_WRITE[14].DREG|q [4] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux27~17_combout ),
	.datab(\REG_WRITE[15].DREG|q [4]),
	.datac(\REG_WRITE[14].DREG|q [4]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~18 .lut_mask = 16'hD8AA;
defparam \Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y56_N17
dffeas \REG_WRITE[3].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y56_N23
dffeas \REG_WRITE[2].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y56_N27
dffeas \REG_WRITE[1].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y56_N31
dffeas \REG_WRITE[7].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N27
dffeas \REG_WRITE[4].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N9
dffeas \REG_WRITE[5].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N8
cycloneive_lcell_comb \Mux27~12 (
// Equation(s):
// \Mux27~12_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[5].DREG|q [4]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [4] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[4].DREG|q [4]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [4]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~12 .lut_mask = 16'hCCE2;
defparam \Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y56_N5
dffeas \REG_WRITE[6].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N4
cycloneive_lcell_comb \Mux27~13 (
// Equation(s):
// \Mux27~13_combout  = (\Mux27~12_combout  & ((\REG_WRITE[7].DREG|q [4]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux27~12_combout  & (((\REG_WRITE[6].DREG|q [4] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[7].DREG|q [4]),
	.datab(\Mux27~12_combout ),
	.datac(\REG_WRITE[6].DREG|q [4]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~13 .lut_mask = 16'hB8CC;
defparam \Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N16
cycloneive_lcell_comb \Mux27~14 (
// Equation(s):
// \Mux27~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & ((\Mux27~13_combout ))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [4])))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux1~3_combout ),
	.datab(\REG_WRITE[1].DREG|q [4]),
	.datac(\Mux27~13_combout ),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~14 .lut_mask = 16'hF588;
defparam \Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N22
cycloneive_lcell_comb \Mux27~15 (
// Equation(s):
// \Mux27~15_combout  = (\Mux1~2_combout  & ((\Mux27~14_combout  & (\REG_WRITE[3].DREG|q [4])) # (!\Mux27~14_combout  & ((\REG_WRITE[2].DREG|q [4]))))) # (!\Mux1~2_combout  & (((\Mux27~14_combout ))))

	.dataa(\Mux1~2_combout ),
	.datab(\REG_WRITE[3].DREG|q [4]),
	.datac(\REG_WRITE[2].DREG|q [4]),
	.datad(\Mux27~14_combout ),
	.cin(gnd),
	.combout(\Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~15 .lut_mask = 16'hDDA0;
defparam \Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N9
dffeas \REG_WRITE[10].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N19
dffeas \REG_WRITE[8].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N8
cycloneive_lcell_comb \Mux27~10 (
// Equation(s):
// \Mux27~10_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[10].DREG|q [4])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [4]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [4]),
	.datad(\REG_WRITE[8].DREG|q [4]),
	.cin(gnd),
	.combout(\Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~10 .lut_mask = 16'hB9A8;
defparam \Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N3
dffeas \REG_WRITE[11].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N1
dffeas \REG_WRITE[9].DREG|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[4]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[4] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N0
cycloneive_lcell_comb \Mux27~11 (
// Equation(s):
// \Mux27~11_combout  = (\Mux27~10_combout  & ((\REG_WRITE[11].DREG|q [4]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux27~10_combout  & (((\REG_WRITE[9].DREG|q [4] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux27~10_combout ),
	.datab(\REG_WRITE[11].DREG|q [4]),
	.datac(\REG_WRITE[9].DREG|q [4]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~11 .lut_mask = 16'hD8AA;
defparam \Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N12
cycloneive_lcell_comb \Mux27~16 (
// Equation(s):
// \Mux27~16_combout  = (\Mux1~0_combout  & (\Mux1~1_combout )) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux27~11_combout ))) # (!\Mux1~1_combout  & (\Mux27~15_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux27~15_combout ),
	.datad(\Mux27~11_combout ),
	.cin(gnd),
	.combout(\Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~16 .lut_mask = 16'hDC98;
defparam \Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N26
cycloneive_lcell_comb \Mux27~19 (
// Equation(s):
// \Mux27~19_combout  = (\Mux1~0_combout  & ((\Mux27~16_combout  & ((\Mux27~18_combout ))) # (!\Mux27~16_combout  & (\Mux27~9_combout )))) # (!\Mux1~0_combout  & (((\Mux27~16_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux27~9_combout ),
	.datac(\Mux27~18_combout ),
	.datad(\Mux27~16_combout ),
	.cin(gnd),
	.combout(\Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~19 .lut_mask = 16'hF588;
defparam \Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N8
cycloneive_io_ibuf \data_writeReg[5]~input (
	.i(data_writeReg[5]),
	.ibar(gnd),
	.o(\data_writeReg[5]~input_o ));
// synopsys translate_off
defparam \data_writeReg[5]~input .bus_hold = "false";
defparam \data_writeReg[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y53_N17
dffeas \REG_WRITE[7].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y55_N17
dffeas \REG_WRITE[5].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y55_N19
dffeas \REG_WRITE[4].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N21
dffeas \REG_WRITE[6].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N20
cycloneive_lcell_comb \Mux26~12 (
// Equation(s):
// \Mux26~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [5]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [5] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [5]),
	.datac(\REG_WRITE[6].DREG|q [5]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~12 .lut_mask = 16'hAAE4;
defparam \Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N16
cycloneive_lcell_comb \Mux26~13 (
// Equation(s):
// \Mux26~13_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux26~12_combout  & (\REG_WRITE[7].DREG|q [5])) # (!\Mux26~12_combout  & ((\REG_WRITE[5].DREG|q [5]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux26~12_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\REG_WRITE[7].DREG|q [5]),
	.datac(\REG_WRITE[5].DREG|q [5]),
	.datad(\Mux26~12_combout ),
	.cin(gnd),
	.combout(\Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~13 .lut_mask = 16'hDDA0;
defparam \Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y56_N13
dffeas \REG_WRITE[1].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N0
cycloneive_lcell_comb \Mux26~14 (
// Equation(s):
// \Mux26~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux26~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [5]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux26~13_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\Mux1~4_combout ),
	.datad(\REG_WRITE[1].DREG|q [5]),
	.cin(gnd),
	.combout(\Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~14 .lut_mask = 16'hBCB0;
defparam \Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y53_N5
dffeas \REG_WRITE[2].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y56_N21
dffeas \REG_WRITE[3].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N4
cycloneive_lcell_comb \Mux26~15 (
// Equation(s):
// \Mux26~15_combout  = (\Mux26~14_combout  & (((\REG_WRITE[3].DREG|q [5])) # (!\Mux1~2_combout ))) # (!\Mux26~14_combout  & (\Mux1~2_combout  & (\REG_WRITE[2].DREG|q [5])))

	.dataa(\Mux26~14_combout ),
	.datab(\Mux1~2_combout ),
	.datac(\REG_WRITE[2].DREG|q [5]),
	.datad(\REG_WRITE[3].DREG|q [5]),
	.cin(gnd),
	.combout(\Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~15 .lut_mask = 16'hEA62;
defparam \Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N31
dffeas \REG_WRITE[31].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N31
dffeas \REG_WRITE[19].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N29
dffeas \REG_WRITE[23].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N28
cycloneive_lcell_comb \Mux26~9 (
// Equation(s):
// \Mux26~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [5]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [5] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [5]),
	.datac(\REG_WRITE[23].DREG|q [5]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~9 .lut_mask = 16'hAAE4;
defparam \Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N5
dffeas \REG_WRITE[27].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N4
cycloneive_lcell_comb \Mux26~10 (
// Equation(s):
// \Mux26~10_combout  = (\Mux26~9_combout  & ((\REG_WRITE[31].DREG|q [5]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux26~9_combout  & (((\REG_WRITE[27].DREG|q [5] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[31].DREG|q [5]),
	.datab(\Mux26~9_combout ),
	.datac(\REG_WRITE[27].DREG|q [5]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~10 .lut_mask = 16'hB8CC;
defparam \Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N27
dffeas \REG_WRITE[16].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N9
dffeas \REG_WRITE[24].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N8
cycloneive_lcell_comb \Mux26~6 (
// Equation(s):
// \Mux26~6_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [5]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [5] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[16].DREG|q [5]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [5]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~6 .lut_mask = 16'hCCE2;
defparam \Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N5
dffeas \REG_WRITE[20].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y50_N7
dffeas \REG_WRITE[28].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N4
cycloneive_lcell_comb \Mux26~7 (
// Equation(s):
// \Mux26~7_combout  = (\Mux26~6_combout  & (((\REG_WRITE[28].DREG|q [5])) # (!\ctrl_readRegA[2]~input_o ))) # (!\Mux26~6_combout  & (\ctrl_readRegA[2]~input_o  & (\REG_WRITE[20].DREG|q [5])))

	.dataa(\Mux26~6_combout ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[20].DREG|q [5]),
	.datad(\REG_WRITE[28].DREG|q [5]),
	.cin(gnd),
	.combout(\Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~7 .lut_mask = 16'hEA62;
defparam \Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N9
dffeas \REG_WRITE[22].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N11
dffeas \REG_WRITE[18].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N8
cycloneive_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = (\ctrl_readRegA[3]~input_o  & (\ctrl_readRegA[2]~input_o )) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & (\REG_WRITE[22].DREG|q [5])) # (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[18].DREG|q [5])))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [5]),
	.datad(\REG_WRITE[18].DREG|q [5]),
	.cin(gnd),
	.combout(\Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~4 .lut_mask = 16'hD9C8;
defparam \Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N13
dffeas \REG_WRITE[26].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N31
dffeas \REG_WRITE[30].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N12
cycloneive_lcell_comb \Mux26~5 (
// Equation(s):
// \Mux26~5_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux26~4_combout  & ((\REG_WRITE[30].DREG|q [5]))) # (!\Mux26~4_combout  & (\REG_WRITE[26].DREG|q [5])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux26~4_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux26~4_combout ),
	.datac(\REG_WRITE[26].DREG|q [5]),
	.datad(\REG_WRITE[30].DREG|q [5]),
	.cin(gnd),
	.combout(\Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~5 .lut_mask = 16'hEC64;
defparam \Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N20
cycloneive_lcell_comb \Mux26~8 (
// Equation(s):
// \Mux26~8_combout  = (\ctrl_readRegA[1]~input_o  & (((\Mux26~5_combout ) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\Mux26~7_combout  & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux26~7_combout ),
	.datab(\Mux26~5_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~8 .lut_mask = 16'hF0CA;
defparam \Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y57_N13
dffeas \REG_WRITE[25].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y57_N15
dffeas \REG_WRITE[17].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N12
cycloneive_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[25].DREG|q [5])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[17].DREG|q [5]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [5]),
	.datad(\REG_WRITE[17].DREG|q [5]),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hB9A8;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y57_N29
dffeas \REG_WRITE[21].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y57_N7
dffeas \REG_WRITE[29].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N28
cycloneive_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux26~2_combout  & ((\REG_WRITE[29].DREG|q [5]))) # (!\Mux26~2_combout  & (\REG_WRITE[21].DREG|q [5])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux26~2_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux26~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [5]),
	.datad(\REG_WRITE[29].DREG|q [5]),
	.cin(gnd),
	.combout(\Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~3 .lut_mask = 16'hEC64;
defparam \Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N6
cycloneive_lcell_comb \Mux26~11 (
// Equation(s):
// \Mux26~11_combout  = (\Mux26~8_combout  & ((\Mux26~10_combout ) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux26~8_combout  & (((\Mux26~3_combout  & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux26~10_combout ),
	.datab(\Mux26~8_combout ),
	.datac(\Mux26~3_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~11 .lut_mask = 16'hB8CC;
defparam \Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N24
cycloneive_lcell_comb \Mux26~16 (
// Equation(s):
// \Mux26~16_combout  = (\Mux1~1_combout  & (((\Mux1~0_combout )))) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & ((\Mux26~11_combout ))) # (!\Mux1~0_combout  & (\Mux26~15_combout ))))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux26~15_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux26~11_combout ),
	.cin(gnd),
	.combout(\Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~16 .lut_mask = 16'hF4A4;
defparam \Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y53_N23
dffeas \REG_WRITE[15].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N25
dffeas \REG_WRITE[12].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y55_N27
dffeas \REG_WRITE[14].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N26
cycloneive_lcell_comb \Mux26~17 (
// Equation(s):
// \Mux26~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [5]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [5] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [5]),
	.datac(\REG_WRITE[14].DREG|q [5]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~17 .lut_mask = 16'hAAE4;
defparam \Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y53_N5
dffeas \REG_WRITE[13].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N4
cycloneive_lcell_comb \Mux26~18 (
// Equation(s):
// \Mux26~18_combout  = (\Mux26~17_combout  & ((\REG_WRITE[15].DREG|q [5]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux26~17_combout  & (((\REG_WRITE[13].DREG|q [5] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[15].DREG|q [5]),
	.datab(\Mux26~17_combout ),
	.datac(\REG_WRITE[13].DREG|q [5]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~18 .lut_mask = 16'hB8CC;
defparam \Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N7
dffeas \REG_WRITE[11].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N29
dffeas \REG_WRITE[10].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N31
dffeas \REG_WRITE[8].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N21
dffeas \REG_WRITE[9].DREG|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[5]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[5] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N20
cycloneive_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[9].DREG|q [5]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [5]))))

	.dataa(\REG_WRITE[8].DREG|q [5]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[9].DREG|q [5]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hFC22;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N28
cycloneive_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux26~0_combout  & (\REG_WRITE[11].DREG|q [5])) # (!\Mux26~0_combout  & ((\REG_WRITE[10].DREG|q [5]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux26~0_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[11].DREG|q [5]),
	.datac(\REG_WRITE[10].DREG|q [5]),
	.datad(\Mux26~0_combout ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hDDA0;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N16
cycloneive_lcell_comb \Mux26~19 (
// Equation(s):
// \Mux26~19_combout  = (\Mux26~16_combout  & (((\Mux26~18_combout )) # (!\Mux1~1_combout ))) # (!\Mux26~16_combout  & (\Mux1~1_combout  & ((\Mux26~1_combout ))))

	.dataa(\Mux26~16_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux26~18_combout ),
	.datad(\Mux26~1_combout ),
	.cin(gnd),
	.combout(\Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~19 .lut_mask = 16'hE6A2;
defparam \Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N8
cycloneive_io_ibuf \data_writeReg[6]~input (
	.i(data_writeReg[6]),
	.ibar(gnd),
	.o(\data_writeReg[6]~input_o ));
// synopsys translate_off
defparam \data_writeReg[6]~input .bus_hold = "false";
defparam \data_writeReg[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y56_N25
dffeas \REG_WRITE[1].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N9
dffeas \REG_WRITE[4].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y55_N9
dffeas \REG_WRITE[5].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N8
cycloneive_lcell_comb \Mux25~12 (
// Equation(s):
// \Mux25~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[5].DREG|q [6]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [6]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [6]),
	.datac(\REG_WRITE[5].DREG|q [6]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~12 .lut_mask = 16'hFA44;
defparam \Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y56_N11
dffeas \REG_WRITE[6].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y56_N21
dffeas \REG_WRITE[7].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N10
cycloneive_lcell_comb \Mux25~13 (
// Equation(s):
// \Mux25~13_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux25~12_combout  & ((\REG_WRITE[7].DREG|q [6]))) # (!\Mux25~12_combout  & (\REG_WRITE[6].DREG|q [6])))) # (!\ctrl_readRegA[1]~input_o  & (\Mux25~12_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux25~12_combout ),
	.datac(\REG_WRITE[6].DREG|q [6]),
	.datad(\REG_WRITE[7].DREG|q [6]),
	.cin(gnd),
	.combout(\Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~13 .lut_mask = 16'hEC64;
defparam \Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N6
cycloneive_lcell_comb \Mux25~14 (
// Equation(s):
// \Mux25~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & ((\Mux25~13_combout ))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [6])))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux1~3_combout ),
	.datab(\REG_WRITE[1].DREG|q [6]),
	.datac(\Mux25~13_combout ),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~14 .lut_mask = 16'hF588;
defparam \Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y56_N7
dffeas \REG_WRITE[3].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y56_N27
dffeas \REG_WRITE[2].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y56_N26
cycloneive_lcell_comb \Mux25~15 (
// Equation(s):
// \Mux25~15_combout  = (\Mux25~14_combout  & ((\REG_WRITE[3].DREG|q [6]) # ((!\Mux1~2_combout )))) # (!\Mux25~14_combout  & (((\REG_WRITE[2].DREG|q [6] & \Mux1~2_combout ))))

	.dataa(\Mux25~14_combout ),
	.datab(\REG_WRITE[3].DREG|q [6]),
	.datac(\REG_WRITE[2].DREG|q [6]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~15 .lut_mask = 16'hD8AA;
defparam \Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N27
dffeas \REG_WRITE[11].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N1
dffeas \REG_WRITE[10].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N25
dffeas \REG_WRITE[8].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
cycloneive_lcell_comb \Mux25~10 (
// Equation(s):
// \Mux25~10_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[10].DREG|q [6])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [6]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [6]),
	.datad(\REG_WRITE[8].DREG|q [6]),
	.cin(gnd),
	.combout(\Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~10 .lut_mask = 16'hB9A8;
defparam \Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N9
dffeas \REG_WRITE[9].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N8
cycloneive_lcell_comb \Mux25~11 (
// Equation(s):
// \Mux25~11_combout  = (\Mux25~10_combout  & ((\REG_WRITE[11].DREG|q [6]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux25~10_combout  & (((\REG_WRITE[9].DREG|q [6] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[11].DREG|q [6]),
	.datab(\Mux25~10_combout ),
	.datac(\REG_WRITE[9].DREG|q [6]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~11 .lut_mask = 16'hB8CC;
defparam \Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N28
cycloneive_lcell_comb \Mux25~16 (
// Equation(s):
// \Mux25~16_combout  = (\Mux1~0_combout  & (\Mux1~1_combout )) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux25~11_combout ))) # (!\Mux1~1_combout  & (\Mux25~15_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux25~15_combout ),
	.datad(\Mux25~11_combout ),
	.cin(gnd),
	.combout(\Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~16 .lut_mask = 16'hDC98;
defparam \Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N27
dffeas \REG_WRITE[30].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N25
dffeas \REG_WRITE[26].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N31
dffeas \REG_WRITE[18].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N21
dffeas \REG_WRITE[22].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N20
cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [6]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [6] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [6]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [6]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hCCE2;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N24
cycloneive_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux25~0_combout  & (\REG_WRITE[30].DREG|q [6])) # (!\Mux25~0_combout  & ((\REG_WRITE[26].DREG|q [6]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux25~0_combout ))))

	.dataa(\REG_WRITE[30].DREG|q [6]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[26].DREG|q [6]),
	.datad(\Mux25~0_combout ),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hBBC0;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N19
dffeas \REG_WRITE[31].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N1
dffeas \REG_WRITE[27].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N17
dffeas \REG_WRITE[23].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N3
dffeas \REG_WRITE[19].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N16
cycloneive_lcell_comb \Mux25~7 (
// Equation(s):
// \Mux25~7_combout  = (\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o ) # ((\REG_WRITE[23].DREG|q [6])))) # (!\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[19].DREG|q [6]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [6]),
	.datad(\REG_WRITE[19].DREG|q [6]),
	.cin(gnd),
	.combout(\Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~7 .lut_mask = 16'hB9A8;
defparam \Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N0
cycloneive_lcell_comb \Mux25~8 (
// Equation(s):
// \Mux25~8_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux25~7_combout  & (\REG_WRITE[31].DREG|q [6])) # (!\Mux25~7_combout  & ((\REG_WRITE[27].DREG|q [6]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux25~7_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[31].DREG|q [6]),
	.datac(\REG_WRITE[27].DREG|q [6]),
	.datad(\Mux25~7_combout ),
	.cin(gnd),
	.combout(\Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~8 .lut_mask = 16'hDDA0;
defparam \Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y57_N3
dffeas \REG_WRITE[29].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y57_N1
dffeas \REG_WRITE[21].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y57_N11
dffeas \REG_WRITE[17].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y57_N1
dffeas \REG_WRITE[25].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N0
cycloneive_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[25].DREG|q [6]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [6] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[17].DREG|q [6]),
	.datac(\REG_WRITE[25].DREG|q [6]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = 16'hAAE4;
defparam \Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N0
cycloneive_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux25~2_combout  & (\REG_WRITE[29].DREG|q [6])) # (!\Mux25~2_combout  & ((\REG_WRITE[21].DREG|q [6]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux25~2_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[29].DREG|q [6]),
	.datac(\REG_WRITE[21].DREG|q [6]),
	.datad(\Mux25~2_combout ),
	.cin(gnd),
	.combout(\Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~3 .lut_mask = 16'hDDA0;
defparam \Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y52_N23
dffeas \REG_WRITE[28].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y52_N13
dffeas \REG_WRITE[20].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N31
dffeas \REG_WRITE[16].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N5
dffeas \REG_WRITE[24].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N4
cycloneive_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [6]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [6] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[16].DREG|q [6]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [6]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~4 .lut_mask = 16'hCCE2;
defparam \Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N12
cycloneive_lcell_comb \Mux25~5 (
// Equation(s):
// \Mux25~5_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux25~4_combout  & (\REG_WRITE[28].DREG|q [6])) # (!\Mux25~4_combout  & ((\REG_WRITE[20].DREG|q [6]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux25~4_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[28].DREG|q [6]),
	.datac(\REG_WRITE[20].DREG|q [6]),
	.datad(\Mux25~4_combout ),
	.cin(gnd),
	.combout(\Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~5 .lut_mask = 16'hDDA0;
defparam \Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N16
cycloneive_lcell_comb \Mux25~6 (
// Equation(s):
// \Mux25~6_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\Mux25~3_combout )) # (!\ctrl_readRegA[0]~input_o  & ((\Mux25~5_combout )))))

	.dataa(\Mux25~3_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux25~5_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~6 .lut_mask = 16'hEE30;
defparam \Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N26
cycloneive_lcell_comb \Mux25~9 (
// Equation(s):
// \Mux25~9_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux25~6_combout  & ((\Mux25~8_combout ))) # (!\Mux25~6_combout  & (\Mux25~1_combout )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux25~6_combout ))))

	.dataa(\Mux25~1_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux25~8_combout ),
	.datad(\Mux25~6_combout ),
	.cin(gnd),
	.combout(\Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~9 .lut_mask = 16'hF388;
defparam \Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y54_N11
dffeas \REG_WRITE[15].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y54_N17
dffeas \REG_WRITE[14].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N19
dffeas \REG_WRITE[13].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N13
dffeas \REG_WRITE[12].DREG|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[6]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[6] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N18
cycloneive_lcell_comb \Mux25~17 (
// Equation(s):
// \Mux25~17_combout  = (\ctrl_readRegA[1]~input_o  & (\ctrl_readRegA[0]~input_o )) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\REG_WRITE[13].DREG|q [6])) # (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[12].DREG|q [6])))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [6]),
	.datad(\REG_WRITE[12].DREG|q [6]),
	.cin(gnd),
	.combout(\Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~17 .lut_mask = 16'hD9C8;
defparam \Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N16
cycloneive_lcell_comb \Mux25~18 (
// Equation(s):
// \Mux25~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux25~17_combout  & (\REG_WRITE[15].DREG|q [6])) # (!\Mux25~17_combout  & ((\REG_WRITE[14].DREG|q [6]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux25~17_combout ))))

	.dataa(\REG_WRITE[15].DREG|q [6]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[14].DREG|q [6]),
	.datad(\Mux25~17_combout ),
	.cin(gnd),
	.combout(\Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~18 .lut_mask = 16'hBBC0;
defparam \Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N14
cycloneive_lcell_comb \Mux25~19 (
// Equation(s):
// \Mux25~19_combout  = (\Mux1~0_combout  & ((\Mux25~16_combout  & ((\Mux25~18_combout ))) # (!\Mux25~16_combout  & (\Mux25~9_combout )))) # (!\Mux1~0_combout  & (\Mux25~16_combout ))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux25~16_combout ),
	.datac(\Mux25~9_combout ),
	.datad(\Mux25~18_combout ),
	.cin(gnd),
	.combout(\Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~19 .lut_mask = 16'hEC64;
defparam \Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \data_writeReg[7]~input (
	.i(data_writeReg[7]),
	.ibar(gnd),
	.o(\data_writeReg[7]~input_o ));
// synopsys translate_off
defparam \data_writeReg[7]~input .bus_hold = "false";
defparam \data_writeReg[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y52_N3
dffeas \REG_WRITE[1].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y53_N5
dffeas \REG_WRITE[7].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y53_N27
dffeas \REG_WRITE[5].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N19
dffeas \REG_WRITE[6].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N13
dffeas \REG_WRITE[4].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N18
cycloneive_lcell_comb \Mux24~12 (
// Equation(s):
// \Mux24~12_combout  = (\ctrl_readRegA[0]~input_o  & (\ctrl_readRegA[1]~input_o )) # (!\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o  & (\REG_WRITE[6].DREG|q [7])) # (!\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[4].DREG|q [7])))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[6].DREG|q [7]),
	.datad(\REG_WRITE[4].DREG|q [7]),
	.cin(gnd),
	.combout(\Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~12 .lut_mask = 16'hD9C8;
defparam \Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N26
cycloneive_lcell_comb \Mux24~13 (
// Equation(s):
// \Mux24~13_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux24~12_combout  & (\REG_WRITE[7].DREG|q [7])) # (!\Mux24~12_combout  & ((\REG_WRITE[5].DREG|q [7]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux24~12_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\REG_WRITE[7].DREG|q [7]),
	.datac(\REG_WRITE[5].DREG|q [7]),
	.datad(\Mux24~12_combout ),
	.cin(gnd),
	.combout(\Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~13 .lut_mask = 16'hDDA0;
defparam \Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N12
cycloneive_lcell_comb \Mux24~14 (
// Equation(s):
// \Mux24~14_combout  = (\Mux1~4_combout  & (((\Mux24~13_combout ) # (!\Mux1~3_combout )))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [7] & ((\Mux1~3_combout ))))

	.dataa(\Mux1~4_combout ),
	.datab(\REG_WRITE[1].DREG|q [7]),
	.datac(\Mux24~13_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~14 .lut_mask = 16'hE4AA;
defparam \Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y52_N17
dffeas \REG_WRITE[2].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y52_N11
dffeas \REG_WRITE[3].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N16
cycloneive_lcell_comb \Mux24~15 (
// Equation(s):
// \Mux24~15_combout  = (\Mux24~14_combout  & (((\REG_WRITE[3].DREG|q [7])) # (!\Mux1~2_combout ))) # (!\Mux24~14_combout  & (\Mux1~2_combout  & (\REG_WRITE[2].DREG|q [7])))

	.dataa(\Mux24~14_combout ),
	.datab(\Mux1~2_combout ),
	.datac(\REG_WRITE[2].DREG|q [7]),
	.datad(\REG_WRITE[3].DREG|q [7]),
	.cin(gnd),
	.combout(\Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~15 .lut_mask = 16'hEA62;
defparam \Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N15
dffeas \REG_WRITE[19].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N21
dffeas \REG_WRITE[23].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N20
cycloneive_lcell_comb \Mux24~9 (
// Equation(s):
// \Mux24~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [7]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [7] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [7]),
	.datac(\REG_WRITE[23].DREG|q [7]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~9 .lut_mask = 16'hAAE4;
defparam \Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N25
dffeas \REG_WRITE[27].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N11
dffeas \REG_WRITE[31].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N24
cycloneive_lcell_comb \Mux24~10 (
// Equation(s):
// \Mux24~10_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux24~9_combout  & ((\REG_WRITE[31].DREG|q [7]))) # (!\Mux24~9_combout  & (\REG_WRITE[27].DREG|q [7])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux24~9_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux24~9_combout ),
	.datac(\REG_WRITE[27].DREG|q [7]),
	.datad(\REG_WRITE[31].DREG|q [7]),
	.cin(gnd),
	.combout(\Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~10 .lut_mask = 16'hEC64;
defparam \Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N27
dffeas \REG_WRITE[18].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N17
dffeas \REG_WRITE[22].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N16
cycloneive_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [7]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [7] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [7]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [7]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~4 .lut_mask = 16'hCCE2;
defparam \Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N19
dffeas \REG_WRITE[30].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N25
dffeas \REG_WRITE[26].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N24
cycloneive_lcell_comb \Mux24~5 (
// Equation(s):
// \Mux24~5_combout  = (\Mux24~4_combout  & ((\REG_WRITE[30].DREG|q [7]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux24~4_combout  & (((\REG_WRITE[26].DREG|q [7] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux24~4_combout ),
	.datab(\REG_WRITE[30].DREG|q [7]),
	.datac(\REG_WRITE[26].DREG|q [7]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~5 .lut_mask = 16'hD8AA;
defparam \Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N11
dffeas \REG_WRITE[16].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N17
dffeas \REG_WRITE[24].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N16
cycloneive_lcell_comb \Mux24~6 (
// Equation(s):
// \Mux24~6_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [7]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [7] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[16].DREG|q [7]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [7]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~6 .lut_mask = 16'hCCE2;
defparam \Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N3
dffeas \REG_WRITE[28].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y50_N25
dffeas \REG_WRITE[20].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N24
cycloneive_lcell_comb \Mux24~7 (
// Equation(s):
// \Mux24~7_combout  = (\Mux24~6_combout  & ((\REG_WRITE[28].DREG|q [7]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux24~6_combout  & (((\REG_WRITE[20].DREG|q [7] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\Mux24~6_combout ),
	.datab(\REG_WRITE[28].DREG|q [7]),
	.datac(\REG_WRITE[20].DREG|q [7]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~7 .lut_mask = 16'hD8AA;
defparam \Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N26
cycloneive_lcell_comb \Mux24~8 (
// Equation(s):
// \Mux24~8_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux24~5_combout ) # ((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (((!\ctrl_readRegA[0]~input_o  & \Mux24~7_combout ))))

	.dataa(\Mux24~5_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux24~7_combout ),
	.cin(gnd),
	.combout(\Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~8 .lut_mask = 16'hCBC8;
defparam \Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N3
dffeas \REG_WRITE[29].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N25
dffeas \REG_WRITE[21].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y57_N29
dffeas \REG_WRITE[25].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y57_N23
dffeas \REG_WRITE[17].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N28
cycloneive_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[25].DREG|q [7])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[17].DREG|q [7]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [7]),
	.datad(\REG_WRITE[17].DREG|q [7]),
	.cin(gnd),
	.combout(\Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~2 .lut_mask = 16'hB9A8;
defparam \Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N24
cycloneive_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux24~2_combout  & (\REG_WRITE[29].DREG|q [7])) # (!\Mux24~2_combout  & ((\REG_WRITE[21].DREG|q [7]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux24~2_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[29].DREG|q [7]),
	.datac(\REG_WRITE[21].DREG|q [7]),
	.datad(\Mux24~2_combout ),
	.cin(gnd),
	.combout(\Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~3 .lut_mask = 16'hDDA0;
defparam \Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N28
cycloneive_lcell_comb \Mux24~11 (
// Equation(s):
// \Mux24~11_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux24~8_combout  & (\Mux24~10_combout )) # (!\Mux24~8_combout  & ((\Mux24~3_combout ))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux24~8_combout ))))

	.dataa(\Mux24~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Mux24~8_combout ),
	.datad(\Mux24~3_combout ),
	.cin(gnd),
	.combout(\Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~11 .lut_mask = 16'hBCB0;
defparam \Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N6
cycloneive_lcell_comb \Mux24~16 (
// Equation(s):
// \Mux24~16_combout  = (\Mux1~1_combout  & (\Mux1~0_combout )) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & ((\Mux24~11_combout ))) # (!\Mux1~0_combout  & (\Mux24~15_combout ))))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux24~15_combout ),
	.datad(\Mux24~11_combout ),
	.cin(gnd),
	.combout(\Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~16 .lut_mask = 16'hDC98;
defparam \Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y54_N13
dffeas \REG_WRITE[14].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N7
dffeas \REG_WRITE[12].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N12
cycloneive_lcell_comb \Mux24~17 (
// Equation(s):
// \Mux24~17_combout  = (\ctrl_readRegA[0]~input_o  & (\ctrl_readRegA[1]~input_o )) # (!\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o  & (\REG_WRITE[14].DREG|q [7])) # (!\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[12].DREG|q [7])))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[14].DREG|q [7]),
	.datad(\REG_WRITE[12].DREG|q [7]),
	.cin(gnd),
	.combout(\Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~17 .lut_mask = 16'hD9C8;
defparam \Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y54_N19
dffeas \REG_WRITE[15].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y54_N25
dffeas \REG_WRITE[13].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N24
cycloneive_lcell_comb \Mux24~18 (
// Equation(s):
// \Mux24~18_combout  = (\Mux24~17_combout  & ((\REG_WRITE[15].DREG|q [7]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux24~17_combout  & (((\REG_WRITE[13].DREG|q [7] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux24~17_combout ),
	.datab(\REG_WRITE[15].DREG|q [7]),
	.datac(\REG_WRITE[13].DREG|q [7]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~18 .lut_mask = 16'hD8AA;
defparam \Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N13
dffeas \REG_WRITE[8].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N19
dffeas \REG_WRITE[9].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N18
cycloneive_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[9].DREG|q [7]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [7] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[8].DREG|q [7]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[9].DREG|q [7]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hCCE2;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y54_N1
dffeas \REG_WRITE[10].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N13
dffeas \REG_WRITE[11].DREG|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[7]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[7] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N0
cycloneive_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\Mux24~0_combout  & (((\REG_WRITE[11].DREG|q [7])) # (!\ctrl_readRegA[1]~input_o ))) # (!\Mux24~0_combout  & (\ctrl_readRegA[1]~input_o  & (\REG_WRITE[10].DREG|q [7])))

	.dataa(\Mux24~0_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [7]),
	.datad(\REG_WRITE[11].DREG|q [7]),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hEA62;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N16
cycloneive_lcell_comb \Mux24~19 (
// Equation(s):
// \Mux24~19_combout  = (\Mux24~16_combout  & ((\Mux24~18_combout ) # ((!\Mux1~1_combout )))) # (!\Mux24~16_combout  & (((\Mux1~1_combout  & \Mux24~1_combout ))))

	.dataa(\Mux24~16_combout ),
	.datab(\Mux24~18_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux24~1_combout ),
	.cin(gnd),
	.combout(\Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~19 .lut_mask = 16'hDA8A;
defparam \Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \data_writeReg[8]~input (
	.i(data_writeReg[8]),
	.ibar(gnd),
	.o(\data_writeReg[8]~input_o ));
// synopsys translate_off
defparam \data_writeReg[8]~input .bus_hold = "false";
defparam \data_writeReg[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y54_N25
dffeas \REG_WRITE[12].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N9
dffeas \REG_WRITE[13].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N8
cycloneive_lcell_comb \Mux23~17 (
// Equation(s):
// \Mux23~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[13].DREG|q [8]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [8]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [8]),
	.datac(\REG_WRITE[13].DREG|q [8]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~17 .lut_mask = 16'hFA44;
defparam \Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y54_N1
dffeas \REG_WRITE[15].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y54_N7
dffeas \REG_WRITE[14].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N6
cycloneive_lcell_comb \Mux23~18 (
// Equation(s):
// \Mux23~18_combout  = (\Mux23~17_combout  & ((\REG_WRITE[15].DREG|q [8]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux23~17_combout  & (((\REG_WRITE[14].DREG|q [8] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux23~17_combout ),
	.datab(\REG_WRITE[15].DREG|q [8]),
	.datac(\REG_WRITE[14].DREG|q [8]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~18 .lut_mask = 16'hD8AA;
defparam \Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N31
dffeas \REG_WRITE[30].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N21
dffeas \REG_WRITE[26].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N3
dffeas \REG_WRITE[18].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N9
dffeas \REG_WRITE[22].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N8
cycloneive_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [8]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [8] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [8]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [8]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hCCE2;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N20
cycloneive_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux23~0_combout  & (\REG_WRITE[30].DREG|q [8])) # (!\Mux23~0_combout  & ((\REG_WRITE[26].DREG|q [8]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux23~0_combout ))))

	.dataa(\REG_WRITE[30].DREG|q [8]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[26].DREG|q [8]),
	.datad(\Mux23~0_combout ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hBBC0;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N15
dffeas \REG_WRITE[31].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N13
dffeas \REG_WRITE[27].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N25
dffeas \REG_WRITE[23].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N11
dffeas \REG_WRITE[19].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N24
cycloneive_lcell_comb \Mux23~7 (
// Equation(s):
// \Mux23~7_combout  = (\ctrl_readRegA[3]~input_o  & (\ctrl_readRegA[2]~input_o )) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & (\REG_WRITE[23].DREG|q [8])) # (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[19].DREG|q [8])))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [8]),
	.datad(\REG_WRITE[19].DREG|q [8]),
	.cin(gnd),
	.combout(\Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~7 .lut_mask = 16'hD9C8;
defparam \Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N12
cycloneive_lcell_comb \Mux23~8 (
// Equation(s):
// \Mux23~8_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux23~7_combout  & (\REG_WRITE[31].DREG|q [8])) # (!\Mux23~7_combout  & ((\REG_WRITE[27].DREG|q [8]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux23~7_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[31].DREG|q [8]),
	.datac(\REG_WRITE[27].DREG|q [8]),
	.datad(\Mux23~7_combout ),
	.cin(gnd),
	.combout(\Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~8 .lut_mask = 16'hDDA0;
defparam \Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N15
dffeas \REG_WRITE[29].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N5
dffeas \REG_WRITE[21].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N25
dffeas \REG_WRITE[25].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N3
dffeas \REG_WRITE[17].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N24
cycloneive_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[25].DREG|q [8])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[17].DREG|q [8]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [8]),
	.datad(\REG_WRITE[17].DREG|q [8]),
	.cin(gnd),
	.combout(\Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = 16'hB9A8;
defparam \Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N4
cycloneive_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux23~2_combout  & (\REG_WRITE[29].DREG|q [8])) # (!\Mux23~2_combout  & ((\REG_WRITE[21].DREG|q [8]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux23~2_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[29].DREG|q [8]),
	.datac(\REG_WRITE[21].DREG|q [8]),
	.datad(\Mux23~2_combout ),
	.cin(gnd),
	.combout(\Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~3 .lut_mask = 16'hDDA0;
defparam \Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N23
dffeas \REG_WRITE[28].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N27
dffeas \REG_WRITE[16].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N1
dffeas \REG_WRITE[24].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N0
cycloneive_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [8]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [8]))))

	.dataa(\REG_WRITE[16].DREG|q [8]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [8]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~4 .lut_mask = 16'hFC22;
defparam \Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N21
dffeas \REG_WRITE[20].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N20
cycloneive_lcell_comb \Mux23~5 (
// Equation(s):
// \Mux23~5_combout  = (\Mux23~4_combout  & ((\REG_WRITE[28].DREG|q [8]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux23~4_combout  & (((\REG_WRITE[20].DREG|q [8] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[28].DREG|q [8]),
	.datab(\Mux23~4_combout ),
	.datac(\REG_WRITE[20].DREG|q [8]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~5 .lut_mask = 16'hB8CC;
defparam \Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
cycloneive_lcell_comb \Mux23~6 (
// Equation(s):
// \Mux23~6_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\Mux23~3_combout )) # (!\ctrl_readRegA[0]~input_o  & ((\Mux23~5_combout )))))

	.dataa(\Mux23~3_combout ),
	.datab(\Mux23~5_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~6 .lut_mask = 16'hFA0C;
defparam \Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
cycloneive_lcell_comb \Mux23~9 (
// Equation(s):
// \Mux23~9_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux23~6_combout  & ((\Mux23~8_combout ))) # (!\Mux23~6_combout  & (\Mux23~1_combout )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux23~6_combout ))))

	.dataa(\Mux23~1_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux23~8_combout ),
	.datad(\Mux23~6_combout ),
	.cin(gnd),
	.combout(\Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~9 .lut_mask = 16'hF388;
defparam \Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y52_N23
dffeas \REG_WRITE[3].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y55_N11
dffeas \REG_WRITE[5].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N17
dffeas \REG_WRITE[4].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N10
cycloneive_lcell_comb \Mux23~12 (
// Equation(s):
// \Mux23~12_combout  = (\ctrl_readRegA[1]~input_o  & (\ctrl_readRegA[0]~input_o )) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\REG_WRITE[5].DREG|q [8])) # (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[4].DREG|q [8])))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [8]),
	.datad(\REG_WRITE[4].DREG|q [8]),
	.cin(gnd),
	.combout(\Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~12 .lut_mask = 16'hD9C8;
defparam \Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y53_N31
dffeas \REG_WRITE[6].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y54_N19
dffeas \REG_WRITE[7].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N30
cycloneive_lcell_comb \Mux23~13 (
// Equation(s):
// \Mux23~13_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux23~12_combout  & ((\REG_WRITE[7].DREG|q [8]))) # (!\Mux23~12_combout  & (\REG_WRITE[6].DREG|q [8])))) # (!\ctrl_readRegA[1]~input_o  & (\Mux23~12_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux23~12_combout ),
	.datac(\REG_WRITE[6].DREG|q [8]),
	.datad(\REG_WRITE[7].DREG|q [8]),
	.cin(gnd),
	.combout(\Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~13 .lut_mask = 16'hEC64;
defparam \Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y54_N25
dffeas \REG_WRITE[1].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N10
cycloneive_lcell_comb \Mux23~14 (
// Equation(s):
// \Mux23~14_combout  = (\Mux1~4_combout  & ((\Mux23~13_combout ) # ((!\Mux1~3_combout )))) # (!\Mux1~4_combout  & (((\REG_WRITE[1].DREG|q [8] & \Mux1~3_combout ))))

	.dataa(\Mux23~13_combout ),
	.datab(\REG_WRITE[1].DREG|q [8]),
	.datac(\Mux1~4_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~14 .lut_mask = 16'hACF0;
defparam \Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y52_N29
dffeas \REG_WRITE[2].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N28
cycloneive_lcell_comb \Mux23~15 (
// Equation(s):
// \Mux23~15_combout  = (\Mux23~14_combout  & ((\REG_WRITE[3].DREG|q [8]) # ((!\Mux1~2_combout )))) # (!\Mux23~14_combout  & (((\REG_WRITE[2].DREG|q [8] & \Mux1~2_combout ))))

	.dataa(\REG_WRITE[3].DREG|q [8]),
	.datab(\Mux23~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [8]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~15 .lut_mask = 16'hB8CC;
defparam \Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N19
dffeas \REG_WRITE[10].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N31
dffeas \REG_WRITE[8].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N18
cycloneive_lcell_comb \Mux23~10 (
// Equation(s):
// \Mux23~10_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[10].DREG|q [8])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [8]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [8]),
	.datad(\REG_WRITE[8].DREG|q [8]),
	.cin(gnd),
	.combout(\Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~10 .lut_mask = 16'hB9A8;
defparam \Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N11
dffeas \REG_WRITE[11].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N17
dffeas \REG_WRITE[9].DREG|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[8]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[8] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
cycloneive_lcell_comb \Mux23~11 (
// Equation(s):
// \Mux23~11_combout  = (\Mux23~10_combout  & ((\REG_WRITE[11].DREG|q [8]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux23~10_combout  & (((\REG_WRITE[9].DREG|q [8] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux23~10_combout ),
	.datab(\REG_WRITE[11].DREG|q [8]),
	.datac(\REG_WRITE[9].DREG|q [8]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~11 .lut_mask = 16'hD8AA;
defparam \Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
cycloneive_lcell_comb \Mux23~16 (
// Equation(s):
// \Mux23~16_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout )))) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux23~11_combout ))) # (!\Mux1~1_combout  & (\Mux23~15_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux23~15_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux23~11_combout ),
	.cin(gnd),
	.combout(\Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~16 .lut_mask = 16'hF4A4;
defparam \Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
cycloneive_lcell_comb \Mux23~19 (
// Equation(s):
// \Mux23~19_combout  = (\Mux1~0_combout  & ((\Mux23~16_combout  & (\Mux23~18_combout )) # (!\Mux23~16_combout  & ((\Mux23~9_combout ))))) # (!\Mux1~0_combout  & (((\Mux23~16_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux23~18_combout ),
	.datac(\Mux23~9_combout ),
	.datad(\Mux23~16_combout ),
	.cin(gnd),
	.combout(\Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~19 .lut_mask = 16'hDDA0;
defparam \Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \data_writeReg[9]~input (
	.i(data_writeReg[9]),
	.ibar(gnd),
	.o(\data_writeReg[9]~input_o ));
// synopsys translate_off
defparam \data_writeReg[9]~input .bus_hold = "false";
defparam \data_writeReg[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y48_N23
dffeas \REG_WRITE[30].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N5
dffeas \REG_WRITE[26].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N7
dffeas \REG_WRITE[18].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N13
dffeas \REG_WRITE[22].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N12
cycloneive_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [9]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [9] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [9]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [9]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~4 .lut_mask = 16'hCCE2;
defparam \Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N4
cycloneive_lcell_comb \Mux22~5 (
// Equation(s):
// \Mux22~5_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux22~4_combout  & (\REG_WRITE[30].DREG|q [9])) # (!\Mux22~4_combout  & ((\REG_WRITE[26].DREG|q [9]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux22~4_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[30].DREG|q [9]),
	.datac(\REG_WRITE[26].DREG|q [9]),
	.datad(\Mux22~4_combout ),
	.cin(gnd),
	.combout(\Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~5 .lut_mask = 16'hDDA0;
defparam \Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N31
dffeas \REG_WRITE[16].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N5
dffeas \REG_WRITE[24].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N4
cycloneive_lcell_comb \Mux22~6 (
// Equation(s):
// \Mux22~6_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [9]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [9]))))

	.dataa(\REG_WRITE[16].DREG|q [9]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [9]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~6 .lut_mask = 16'hFC22;
defparam \Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N23
dffeas \REG_WRITE[20].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y49_N25
dffeas \REG_WRITE[28].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N22
cycloneive_lcell_comb \Mux22~7 (
// Equation(s):
// \Mux22~7_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux22~6_combout  & ((\REG_WRITE[28].DREG|q [9]))) # (!\Mux22~6_combout  & (\REG_WRITE[20].DREG|q [9])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux22~6_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux22~6_combout ),
	.datac(\REG_WRITE[20].DREG|q [9]),
	.datad(\REG_WRITE[28].DREG|q [9]),
	.cin(gnd),
	.combout(\Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~7 .lut_mask = 16'hEC64;
defparam \Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N10
cycloneive_lcell_comb \Mux22~8 (
// Equation(s):
// \Mux22~8_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux22~5_combout ) # ((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux22~7_combout  & !\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux22~5_combout ),
	.datab(\Mux22~7_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~8 .lut_mask = 16'hF0AC;
defparam \Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N7
dffeas \REG_WRITE[17].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N13
dffeas \REG_WRITE[25].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N12
cycloneive_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [9]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [9]))))

	.dataa(\REG_WRITE[17].DREG|q [9]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [9]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = 16'hFC22;
defparam \Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N17
dffeas \REG_WRITE[21].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N19
dffeas \REG_WRITE[29].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N16
cycloneive_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux22~2_combout  & ((\REG_WRITE[29].DREG|q [9]))) # (!\Mux22~2_combout  & (\REG_WRITE[21].DREG|q [9])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux22~2_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux22~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [9]),
	.datad(\REG_WRITE[29].DREG|q [9]),
	.cin(gnd),
	.combout(\Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~3 .lut_mask = 16'hEC64;
defparam \Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N15
dffeas \REG_WRITE[19].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N13
dffeas \REG_WRITE[23].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N12
cycloneive_lcell_comb \Mux22~9 (
// Equation(s):
// \Mux22~9_combout  = (\ctrl_readRegA[3]~input_o  & (((\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[23].DREG|q [9]))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [9]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [9]),
	.datac(\REG_WRITE[23].DREG|q [9]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~9 .lut_mask = 16'hFA44;
defparam \Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N9
dffeas \REG_WRITE[27].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N3
dffeas \REG_WRITE[31].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N8
cycloneive_lcell_comb \Mux22~10 (
// Equation(s):
// \Mux22~10_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux22~9_combout  & ((\REG_WRITE[31].DREG|q [9]))) # (!\Mux22~9_combout  & (\REG_WRITE[27].DREG|q [9])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux22~9_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux22~9_combout ),
	.datac(\REG_WRITE[27].DREG|q [9]),
	.datad(\REG_WRITE[31].DREG|q [9]),
	.cin(gnd),
	.combout(\Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~10 .lut_mask = 16'hEC64;
defparam \Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N12
cycloneive_lcell_comb \Mux22~11 (
// Equation(s):
// \Mux22~11_combout  = (\Mux22~8_combout  & (((\Mux22~10_combout ) # (!\ctrl_readRegA[0]~input_o )))) # (!\Mux22~8_combout  & (\Mux22~3_combout  & ((\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux22~8_combout ),
	.datab(\Mux22~3_combout ),
	.datac(\Mux22~10_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~11 .lut_mask = 16'hE4AA;
defparam \Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y52_N31
dffeas \REG_WRITE[1].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y53_N9
dffeas \REG_WRITE[7].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y53_N7
dffeas \REG_WRITE[5].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N23
dffeas \REG_WRITE[4].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N29
dffeas \REG_WRITE[6].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N28
cycloneive_lcell_comb \Mux22~12 (
// Equation(s):
// \Mux22~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [9]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [9] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[4].DREG|q [9]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[6].DREG|q [9]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~12 .lut_mask = 16'hCCE2;
defparam \Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N6
cycloneive_lcell_comb \Mux22~13 (
// Equation(s):
// \Mux22~13_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux22~12_combout  & (\REG_WRITE[7].DREG|q [9])) # (!\Mux22~12_combout  & ((\REG_WRITE[5].DREG|q [9]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux22~12_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\REG_WRITE[7].DREG|q [9]),
	.datac(\REG_WRITE[5].DREG|q [9]),
	.datad(\Mux22~12_combout ),
	.cin(gnd),
	.combout(\Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~13 .lut_mask = 16'hDDA0;
defparam \Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N16
cycloneive_lcell_comb \Mux22~14 (
// Equation(s):
// \Mux22~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & ((\Mux22~13_combout ))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [9])))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\REG_WRITE[1].DREG|q [9]),
	.datab(\Mux1~3_combout ),
	.datac(\Mux1~4_combout ),
	.datad(\Mux22~13_combout ),
	.cin(gnd),
	.combout(\Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~14 .lut_mask = 16'hF838;
defparam \Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y52_N3
dffeas \REG_WRITE[3].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y52_N1
dffeas \REG_WRITE[2].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N0
cycloneive_lcell_comb \Mux22~15 (
// Equation(s):
// \Mux22~15_combout  = (\Mux22~14_combout  & ((\REG_WRITE[3].DREG|q [9]) # ((!\Mux1~2_combout )))) # (!\Mux22~14_combout  & (((\REG_WRITE[2].DREG|q [9] & \Mux1~2_combout ))))

	.dataa(\Mux22~14_combout ),
	.datab(\REG_WRITE[3].DREG|q [9]),
	.datac(\REG_WRITE[2].DREG|q [9]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~15 .lut_mask = 16'hD8AA;
defparam \Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N14
cycloneive_lcell_comb \Mux22~16 (
// Equation(s):
// \Mux22~16_combout  = (\Mux1~0_combout  & ((\Mux22~11_combout ) # ((\Mux1~1_combout )))) # (!\Mux1~0_combout  & (((!\Mux1~1_combout  & \Mux22~15_combout ))))

	.dataa(\Mux22~11_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux22~15_combout ),
	.cin(gnd),
	.combout(\Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~16 .lut_mask = 16'hCBC8;
defparam \Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N11
dffeas \REG_WRITE[8].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N1
dffeas \REG_WRITE[9].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N0
cycloneive_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[9].DREG|q [9]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [9] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[8].DREG|q [9]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[9].DREG|q [9]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hCCE2;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N23
dffeas \REG_WRITE[11].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y54_N11
dffeas \REG_WRITE[10].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N10
cycloneive_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\Mux22~0_combout  & ((\REG_WRITE[11].DREG|q [9]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux22~0_combout  & (((\REG_WRITE[10].DREG|q [9] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux22~0_combout ),
	.datab(\REG_WRITE[11].DREG|q [9]),
	.datac(\REG_WRITE[10].DREG|q [9]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hD8AA;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N9
dffeas \REG_WRITE[12].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y53_N31
dffeas \REG_WRITE[14].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N30
cycloneive_lcell_comb \Mux22~17 (
// Equation(s):
// \Mux22~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [9]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [9] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [9]),
	.datac(\REG_WRITE[14].DREG|q [9]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~17 .lut_mask = 16'hAAE4;
defparam \Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y53_N19
dffeas \REG_WRITE[13].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y53_N13
dffeas \REG_WRITE[15].DREG|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[9]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[9] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N18
cycloneive_lcell_comb \Mux22~18 (
// Equation(s):
// \Mux22~18_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux22~17_combout  & ((\REG_WRITE[15].DREG|q [9]))) # (!\Mux22~17_combout  & (\REG_WRITE[13].DREG|q [9])))) # (!\ctrl_readRegA[0]~input_o  & (\Mux22~17_combout ))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Mux22~17_combout ),
	.datac(\REG_WRITE[13].DREG|q [9]),
	.datad(\REG_WRITE[15].DREG|q [9]),
	.cin(gnd),
	.combout(\Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~18 .lut_mask = 16'hEC64;
defparam \Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N30
cycloneive_lcell_comb \Mux22~19 (
// Equation(s):
// \Mux22~19_combout  = (\Mux22~16_combout  & (((\Mux22~18_combout )) # (!\Mux1~1_combout ))) # (!\Mux22~16_combout  & (\Mux1~1_combout  & (\Mux22~1_combout )))

	.dataa(\Mux22~16_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux22~1_combout ),
	.datad(\Mux22~18_combout ),
	.cin(gnd),
	.combout(\Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~19 .lut_mask = 16'hEA62;
defparam \Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \data_writeReg[10]~input (
	.i(data_writeReg[10]),
	.ibar(gnd),
	.o(\data_writeReg[10]~input_o ));
// synopsys translate_off
defparam \data_writeReg[10]~input .bus_hold = "false";
defparam \data_writeReg[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y50_N19
dffeas \REG_WRITE[19].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N1
dffeas \REG_WRITE[23].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N0
cycloneive_lcell_comb \Mux21~7 (
// Equation(s):
// \Mux21~7_combout  = (\ctrl_readRegA[3]~input_o  & (((\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[23].DREG|q [10]))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [10]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [10]),
	.datac(\REG_WRITE[23].DREG|q [10]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~7 .lut_mask = 16'hFA44;
defparam \Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N29
dffeas \REG_WRITE[27].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N7
dffeas \REG_WRITE[31].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N28
cycloneive_lcell_comb \Mux21~8 (
// Equation(s):
// \Mux21~8_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux21~7_combout  & ((\REG_WRITE[31].DREG|q [10]))) # (!\Mux21~7_combout  & (\REG_WRITE[27].DREG|q [10])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux21~7_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux21~7_combout ),
	.datac(\REG_WRITE[27].DREG|q [10]),
	.datad(\REG_WRITE[31].DREG|q [10]),
	.cin(gnd),
	.combout(\Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~8 .lut_mask = 16'hEC64;
defparam \Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N23
dffeas \REG_WRITE[29].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N29
dffeas \REG_WRITE[21].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N27
dffeas \REG_WRITE[17].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N9
dffeas \REG_WRITE[25].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N8
cycloneive_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [10]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [10]))))

	.dataa(\REG_WRITE[17].DREG|q [10]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [10]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~2 .lut_mask = 16'hFC22;
defparam \Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N28
cycloneive_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux21~2_combout  & (\REG_WRITE[29].DREG|q [10])) # (!\Mux21~2_combout  & ((\REG_WRITE[21].DREG|q [10]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux21~2_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[29].DREG|q [10]),
	.datac(\REG_WRITE[21].DREG|q [10]),
	.datad(\Mux21~2_combout ),
	.cin(gnd),
	.combout(\Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~3 .lut_mask = 16'hDDA0;
defparam \Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N5
dffeas \REG_WRITE[28].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y49_N19
dffeas \REG_WRITE[20].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N9
dffeas \REG_WRITE[24].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N3
dffeas \REG_WRITE[16].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N8
cycloneive_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[24].DREG|q [10])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[16].DREG|q [10]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [10]),
	.datad(\REG_WRITE[16].DREG|q [10]),
	.cin(gnd),
	.combout(\Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~4 .lut_mask = 16'hB9A8;
defparam \Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N18
cycloneive_lcell_comb \Mux21~5 (
// Equation(s):
// \Mux21~5_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux21~4_combout  & (\REG_WRITE[28].DREG|q [10])) # (!\Mux21~4_combout  & ((\REG_WRITE[20].DREG|q [10]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux21~4_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[28].DREG|q [10]),
	.datac(\REG_WRITE[20].DREG|q [10]),
	.datad(\Mux21~4_combout ),
	.cin(gnd),
	.combout(\Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~5 .lut_mask = 16'hDDA0;
defparam \Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N8
cycloneive_lcell_comb \Mux21~6 (
// Equation(s):
// \Mux21~6_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux21~3_combout ) # ((\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (((!\ctrl_readRegA[1]~input_o  & \Mux21~5_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Mux21~3_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\Mux21~5_combout ),
	.cin(gnd),
	.combout(\Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~6 .lut_mask = 16'hADA8;
defparam \Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N27
dffeas \REG_WRITE[18].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N25
dffeas \REG_WRITE[22].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N24
cycloneive_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [10]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [10] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [10]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [10]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hCCE2;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N9
dffeas \REG_WRITE[26].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N11
dffeas \REG_WRITE[30].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N8
cycloneive_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux21~0_combout  & ((\REG_WRITE[30].DREG|q [10]))) # (!\Mux21~0_combout  & (\REG_WRITE[26].DREG|q [10])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux21~0_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux21~0_combout ),
	.datac(\REG_WRITE[26].DREG|q [10]),
	.datad(\REG_WRITE[30].DREG|q [10]),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hEC64;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N26
cycloneive_lcell_comb \Mux21~9 (
// Equation(s):
// \Mux21~9_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux21~6_combout  & (\Mux21~8_combout )) # (!\Mux21~6_combout  & ((\Mux21~1_combout ))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux21~6_combout ))))

	.dataa(\Mux21~8_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux21~6_combout ),
	.datad(\Mux21~1_combout ),
	.cin(gnd),
	.combout(\Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~9 .lut_mask = 16'hBCB0;
defparam \Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y54_N5
dffeas \REG_WRITE[12].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N11
dffeas \REG_WRITE[13].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N10
cycloneive_lcell_comb \Mux21~17 (
// Equation(s):
// \Mux21~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[13].DREG|q [10]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [10]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [10]),
	.datac(\REG_WRITE[13].DREG|q [10]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~17 .lut_mask = 16'hFA44;
defparam \Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y54_N21
dffeas \REG_WRITE[15].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y54_N27
dffeas \REG_WRITE[14].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N26
cycloneive_lcell_comb \Mux21~18 (
// Equation(s):
// \Mux21~18_combout  = (\Mux21~17_combout  & ((\REG_WRITE[15].DREG|q [10]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux21~17_combout  & (((\REG_WRITE[14].DREG|q [10] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux21~17_combout ),
	.datab(\REG_WRITE[15].DREG|q [10]),
	.datac(\REG_WRITE[14].DREG|q [10]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~18 .lut_mask = 16'hD8AA;
defparam \Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y54_N13
dffeas \REG_WRITE[1].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y54_N7
dffeas \REG_WRITE[7].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N3
dffeas \REG_WRITE[4].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y55_N29
dffeas \REG_WRITE[5].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N28
cycloneive_lcell_comb \Mux21~12 (
// Equation(s):
// \Mux21~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[5].DREG|q [10]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [10]))))

	.dataa(\REG_WRITE[4].DREG|q [10]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [10]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~12 .lut_mask = 16'hFC22;
defparam \Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y53_N1
dffeas \REG_WRITE[6].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N0
cycloneive_lcell_comb \Mux21~13 (
// Equation(s):
// \Mux21~13_combout  = (\Mux21~12_combout  & ((\REG_WRITE[7].DREG|q [10]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux21~12_combout  & (((\REG_WRITE[6].DREG|q [10] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[7].DREG|q [10]),
	.datab(\Mux21~12_combout ),
	.datac(\REG_WRITE[6].DREG|q [10]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~13 .lut_mask = 16'hB8CC;
defparam \Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N4
cycloneive_lcell_comb \Mux21~14 (
// Equation(s):
// \Mux21~14_combout  = (\Mux1~4_combout  & (((\Mux21~13_combout ) # (!\Mux1~3_combout )))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [10] & ((\Mux1~3_combout ))))

	.dataa(\REG_WRITE[1].DREG|q [10]),
	.datab(\Mux21~13_combout ),
	.datac(\Mux1~4_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~14 .lut_mask = 16'hCAF0;
defparam \Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y52_N15
dffeas \REG_WRITE[3].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y52_N13
dffeas \REG_WRITE[2].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N12
cycloneive_lcell_comb \Mux21~15 (
// Equation(s):
// \Mux21~15_combout  = (\Mux21~14_combout  & ((\REG_WRITE[3].DREG|q [10]) # ((!\Mux1~2_combout )))) # (!\Mux21~14_combout  & (((\REG_WRITE[2].DREG|q [10] & \Mux1~2_combout ))))

	.dataa(\Mux21~14_combout ),
	.datab(\REG_WRITE[3].DREG|q [10]),
	.datac(\REG_WRITE[2].DREG|q [10]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~15 .lut_mask = 16'hD8AA;
defparam \Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N21
dffeas \REG_WRITE[10].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N7
dffeas \REG_WRITE[8].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N20
cycloneive_lcell_comb \Mux21~10 (
// Equation(s):
// \Mux21~10_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[10].DREG|q [10])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [10]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [10]),
	.datad(\REG_WRITE[8].DREG|q [10]),
	.cin(gnd),
	.combout(\Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~10 .lut_mask = 16'hB9A8;
defparam \Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N25
dffeas \REG_WRITE[11].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N29
dffeas \REG_WRITE[9].DREG|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[10]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[10] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N28
cycloneive_lcell_comb \Mux21~11 (
// Equation(s):
// \Mux21~11_combout  = (\Mux21~10_combout  & ((\REG_WRITE[11].DREG|q [10]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux21~10_combout  & (((\REG_WRITE[9].DREG|q [10] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux21~10_combout ),
	.datab(\REG_WRITE[11].DREG|q [10]),
	.datac(\REG_WRITE[9].DREG|q [10]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~11 .lut_mask = 16'hD8AA;
defparam \Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N20
cycloneive_lcell_comb \Mux21~16 (
// Equation(s):
// \Mux21~16_combout  = (\Mux1~1_combout  & ((\Mux1~0_combout ) # ((\Mux21~11_combout )))) # (!\Mux1~1_combout  & (!\Mux1~0_combout  & (\Mux21~15_combout )))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux21~15_combout ),
	.datad(\Mux21~11_combout ),
	.cin(gnd),
	.combout(\Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~16 .lut_mask = 16'hBA98;
defparam \Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N30
cycloneive_lcell_comb \Mux21~19 (
// Equation(s):
// \Mux21~19_combout  = (\Mux1~0_combout  & ((\Mux21~16_combout  & ((\Mux21~18_combout ))) # (!\Mux21~16_combout  & (\Mux21~9_combout )))) # (!\Mux1~0_combout  & (((\Mux21~16_combout ))))

	.dataa(\Mux21~9_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux21~18_combout ),
	.datad(\Mux21~16_combout ),
	.cin(gnd),
	.combout(\Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~19 .lut_mask = 16'hF388;
defparam \Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \data_writeReg[11]~input (
	.i(data_writeReg[11]),
	.ibar(gnd),
	.o(\data_writeReg[11]~input_o ));
// synopsys translate_off
defparam \data_writeReg[11]~input .bus_hold = "false";
defparam \data_writeReg[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y50_N27
dffeas \REG_WRITE[8].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N17
dffeas \REG_WRITE[9].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N16
cycloneive_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[9].DREG|q [11]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [11]))))

	.dataa(\REG_WRITE[8].DREG|q [11]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[9].DREG|q [11]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hFC22;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N17
dffeas \REG_WRITE[10].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y48_N11
dffeas \REG_WRITE[11].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N16
cycloneive_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux20~0_combout  & ((\REG_WRITE[11].DREG|q [11]))) # (!\Mux20~0_combout  & (\REG_WRITE[10].DREG|q [11])))) # (!\ctrl_readRegA[1]~input_o  & (\Mux20~0_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux20~0_combout ),
	.datac(\REG_WRITE[10].DREG|q [11]),
	.datad(\REG_WRITE[11].DREG|q [11]),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hEC64;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N19
dffeas \REG_WRITE[12].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N9
dffeas \REG_WRITE[14].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N8
cycloneive_lcell_comb \Mux20~17 (
// Equation(s):
// \Mux20~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [11]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [11] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [11]),
	.datac(\REG_WRITE[14].DREG|q [11]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~17 .lut_mask = 16'hAAE4;
defparam \Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y51_N17
dffeas \REG_WRITE[13].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y51_N3
dffeas \REG_WRITE[15].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N16
cycloneive_lcell_comb \Mux20~18 (
// Equation(s):
// \Mux20~18_combout  = (\Mux20~17_combout  & (((\REG_WRITE[15].DREG|q [11])) # (!\ctrl_readRegA[0]~input_o ))) # (!\Mux20~17_combout  & (\ctrl_readRegA[0]~input_o  & (\REG_WRITE[13].DREG|q [11])))

	.dataa(\Mux20~17_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [11]),
	.datad(\REG_WRITE[15].DREG|q [11]),
	.cin(gnd),
	.combout(\Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~18 .lut_mask = 16'hEA62;
defparam \Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y52_N27
dffeas \REG_WRITE[3].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y53_N29
dffeas \REG_WRITE[7].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y53_N19
dffeas \REG_WRITE[5].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N25
dffeas \REG_WRITE[4].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N15
dffeas \REG_WRITE[6].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N14
cycloneive_lcell_comb \Mux20~12 (
// Equation(s):
// \Mux20~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [11]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [11] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [11]),
	.datac(\REG_WRITE[6].DREG|q [11]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~12 .lut_mask = 16'hAAE4;
defparam \Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N18
cycloneive_lcell_comb \Mux20~13 (
// Equation(s):
// \Mux20~13_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux20~12_combout  & (\REG_WRITE[7].DREG|q [11])) # (!\Mux20~12_combout  & ((\REG_WRITE[5].DREG|q [11]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux20~12_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\REG_WRITE[7].DREG|q [11]),
	.datac(\REG_WRITE[5].DREG|q [11]),
	.datad(\Mux20~12_combout ),
	.cin(gnd),
	.combout(\Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~13 .lut_mask = 16'hDDA0;
defparam \Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y52_N19
dffeas \REG_WRITE[1].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N20
cycloneive_lcell_comb \Mux20~14 (
// Equation(s):
// \Mux20~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux20~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [11]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux20~13_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\Mux1~4_combout ),
	.datad(\REG_WRITE[1].DREG|q [11]),
	.cin(gnd),
	.combout(\Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~14 .lut_mask = 16'hBCB0;
defparam \Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y52_N9
dffeas \REG_WRITE[2].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N8
cycloneive_lcell_comb \Mux20~15 (
// Equation(s):
// \Mux20~15_combout  = (\Mux20~14_combout  & ((\REG_WRITE[3].DREG|q [11]) # ((!\Mux1~2_combout )))) # (!\Mux20~14_combout  & (((\REG_WRITE[2].DREG|q [11] & \Mux1~2_combout ))))

	.dataa(\REG_WRITE[3].DREG|q [11]),
	.datab(\Mux20~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [11]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~15 .lut_mask = 16'hB8CC;
defparam \Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N31
dffeas \REG_WRITE[17].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N21
dffeas \REG_WRITE[25].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N20
cycloneive_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [11]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [11]))))

	.dataa(\REG_WRITE[17].DREG|q [11]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [11]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~2 .lut_mask = 16'hFC22;
defparam \Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N11
dffeas \REG_WRITE[21].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N21
dffeas \REG_WRITE[29].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N10
cycloneive_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux20~2_combout  & ((\REG_WRITE[29].DREG|q [11]))) # (!\Mux20~2_combout  & (\REG_WRITE[21].DREG|q [11])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux20~2_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux20~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [11]),
	.datad(\REG_WRITE[29].DREG|q [11]),
	.cin(gnd),
	.combout(\Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~3 .lut_mask = 16'hEC64;
defparam \Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N27
dffeas \REG_WRITE[31].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N29
dffeas \REG_WRITE[23].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N7
dffeas \REG_WRITE[19].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
cycloneive_lcell_comb \Mux20~9 (
// Equation(s):
// \Mux20~9_combout  = (\ctrl_readRegA[3]~input_o  & (\ctrl_readRegA[2]~input_o )) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & (\REG_WRITE[23].DREG|q [11])) # (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[19].DREG|q [11])))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [11]),
	.datad(\REG_WRITE[19].DREG|q [11]),
	.cin(gnd),
	.combout(\Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~9 .lut_mask = 16'hD9C8;
defparam \Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N1
dffeas \REG_WRITE[27].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N0
cycloneive_lcell_comb \Mux20~10 (
// Equation(s):
// \Mux20~10_combout  = (\Mux20~9_combout  & ((\REG_WRITE[31].DREG|q [11]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux20~9_combout  & (((\REG_WRITE[27].DREG|q [11] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[31].DREG|q [11]),
	.datab(\Mux20~9_combout ),
	.datac(\REG_WRITE[27].DREG|q [11]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~10 .lut_mask = 16'hB8CC;
defparam \Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N27
dffeas \REG_WRITE[30].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N15
dffeas \REG_WRITE[18].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N5
dffeas \REG_WRITE[22].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N4
cycloneive_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [11]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [11] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [11]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [11]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~4 .lut_mask = 16'hCCE2;
defparam \Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N1
dffeas \REG_WRITE[26].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N0
cycloneive_lcell_comb \Mux20~5 (
// Equation(s):
// \Mux20~5_combout  = (\Mux20~4_combout  & ((\REG_WRITE[30].DREG|q [11]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux20~4_combout  & (((\REG_WRITE[26].DREG|q [11] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [11]),
	.datab(\Mux20~4_combout ),
	.datac(\REG_WRITE[26].DREG|q [11]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~5 .lut_mask = 16'hB8CC;
defparam \Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y52_N3
dffeas \REG_WRITE[28].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y52_N1
dffeas \REG_WRITE[20].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N7
dffeas \REG_WRITE[16].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N13
dffeas \REG_WRITE[24].DREG|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[11]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[11] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N12
cycloneive_lcell_comb \Mux20~6 (
// Equation(s):
// \Mux20~6_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [11]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [11]))))

	.dataa(\REG_WRITE[16].DREG|q [11]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [11]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~6 .lut_mask = 16'hFC22;
defparam \Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N0
cycloneive_lcell_comb \Mux20~7 (
// Equation(s):
// \Mux20~7_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux20~6_combout  & (\REG_WRITE[28].DREG|q [11])) # (!\Mux20~6_combout  & ((\REG_WRITE[20].DREG|q [11]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux20~6_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[28].DREG|q [11]),
	.datac(\REG_WRITE[20].DREG|q [11]),
	.datad(\Mux20~6_combout ),
	.cin(gnd),
	.combout(\Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~7 .lut_mask = 16'hDDA0;
defparam \Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N4
cycloneive_lcell_comb \Mux20~8 (
// Equation(s):
// \Mux20~8_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux20~5_combout ) # ((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux20~7_combout  & !\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux20~5_combout ),
	.datab(\Mux20~7_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~8 .lut_mask = 16'hF0AC;
defparam \Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N30
cycloneive_lcell_comb \Mux20~11 (
// Equation(s):
// \Mux20~11_combout  = (\Mux20~8_combout  & (((\Mux20~10_combout ) # (!\ctrl_readRegA[0]~input_o )))) # (!\Mux20~8_combout  & (\Mux20~3_combout  & ((\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux20~3_combout ),
	.datab(\Mux20~10_combout ),
	.datac(\Mux20~8_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~11 .lut_mask = 16'hCAF0;
defparam \Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
cycloneive_lcell_comb \Mux20~16 (
// Equation(s):
// \Mux20~16_combout  = (\Mux1~1_combout  & (((\Mux1~0_combout )))) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & ((\Mux20~11_combout ))) # (!\Mux1~0_combout  & (\Mux20~15_combout ))))

	.dataa(\Mux20~15_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux20~11_combout ),
	.cin(gnd),
	.combout(\Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~16 .lut_mask = 16'hF2C2;
defparam \Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
cycloneive_lcell_comb \Mux20~19 (
// Equation(s):
// \Mux20~19_combout  = (\Mux1~1_combout  & ((\Mux20~16_combout  & ((\Mux20~18_combout ))) # (!\Mux20~16_combout  & (\Mux20~1_combout )))) # (!\Mux1~1_combout  & (((\Mux20~16_combout ))))

	.dataa(\Mux20~1_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux20~18_combout ),
	.datad(\Mux20~16_combout ),
	.cin(gnd),
	.combout(\Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~19 .lut_mask = 16'hF388;
defparam \Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \data_writeReg[12]~input (
	.i(data_writeReg[12]),
	.ibar(gnd),
	.o(\data_writeReg[12]~input_o ));
// synopsys translate_off
defparam \data_writeReg[12]~input .bus_hold = "false";
defparam \data_writeReg[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y53_N31
dffeas \REG_WRITE[15].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N23
dffeas \REG_WRITE[14].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N17
dffeas \REG_WRITE[12].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N17
dffeas \REG_WRITE[13].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N16
cycloneive_lcell_comb \Mux19~17 (
// Equation(s):
// \Mux19~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[13].DREG|q [12]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [12]))))

	.dataa(\REG_WRITE[12].DREG|q [12]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [12]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~17 .lut_mask = 16'hFC22;
defparam \Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N22
cycloneive_lcell_comb \Mux19~18 (
// Equation(s):
// \Mux19~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux19~17_combout  & (\REG_WRITE[15].DREG|q [12])) # (!\Mux19~17_combout  & ((\REG_WRITE[14].DREG|q [12]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux19~17_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[15].DREG|q [12]),
	.datac(\REG_WRITE[14].DREG|q [12]),
	.datad(\Mux19~17_combout ),
	.cin(gnd),
	.combout(\Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~18 .lut_mask = 16'hDDA0;
defparam \Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y52_N15
dffeas \REG_WRITE[1].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N27
dffeas \REG_WRITE[4].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y55_N31
dffeas \REG_WRITE[5].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N30
cycloneive_lcell_comb \Mux19~12 (
// Equation(s):
// \Mux19~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[5].DREG|q [12]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [12]))))

	.dataa(\REG_WRITE[4].DREG|q [12]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [12]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~12 .lut_mask = 16'hFC22;
defparam \Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y52_N25
dffeas \REG_WRITE[7].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N15
dffeas \REG_WRITE[6].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N14
cycloneive_lcell_comb \Mux19~13 (
// Equation(s):
// \Mux19~13_combout  = (\Mux19~12_combout  & ((\REG_WRITE[7].DREG|q [12]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux19~12_combout  & (((\REG_WRITE[6].DREG|q [12] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux19~12_combout ),
	.datab(\REG_WRITE[7].DREG|q [12]),
	.datac(\REG_WRITE[6].DREG|q [12]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~13 .lut_mask = 16'hD8AA;
defparam \Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N26
cycloneive_lcell_comb \Mux19~14 (
// Equation(s):
// \Mux19~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & ((\Mux19~13_combout ))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [12])))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\REG_WRITE[1].DREG|q [12]),
	.datab(\Mux1~3_combout ),
	.datac(\Mux1~4_combout ),
	.datad(\Mux19~13_combout ),
	.cin(gnd),
	.combout(\Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~14 .lut_mask = 16'hF838;
defparam \Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y52_N7
dffeas \REG_WRITE[3].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y52_N5
dffeas \REG_WRITE[2].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N4
cycloneive_lcell_comb \Mux19~15 (
// Equation(s):
// \Mux19~15_combout  = (\Mux19~14_combout  & ((\REG_WRITE[3].DREG|q [12]) # ((!\Mux1~2_combout )))) # (!\Mux19~14_combout  & (((\REG_WRITE[2].DREG|q [12] & \Mux1~2_combout ))))

	.dataa(\Mux19~14_combout ),
	.datab(\REG_WRITE[3].DREG|q [12]),
	.datac(\REG_WRITE[2].DREG|q [12]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~15 .lut_mask = 16'hD8AA;
defparam \Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N7
dffeas \REG_WRITE[10].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N25
dffeas \REG_WRITE[8].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
cycloneive_lcell_comb \Mux19~10 (
// Equation(s):
// \Mux19~10_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[10].DREG|q [12])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [12]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [12]),
	.datad(\REG_WRITE[8].DREG|q [12]),
	.cin(gnd),
	.combout(\Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~10 .lut_mask = 16'hB9A8;
defparam \Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N29
dffeas \REG_WRITE[11].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N11
dffeas \REG_WRITE[9].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N10
cycloneive_lcell_comb \Mux19~11 (
// Equation(s):
// \Mux19~11_combout  = (\Mux19~10_combout  & ((\REG_WRITE[11].DREG|q [12]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux19~10_combout  & (((\REG_WRITE[9].DREG|q [12] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux19~10_combout ),
	.datab(\REG_WRITE[11].DREG|q [12]),
	.datac(\REG_WRITE[9].DREG|q [12]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~11 .lut_mask = 16'hD8AA;
defparam \Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N28
cycloneive_lcell_comb \Mux19~16 (
// Equation(s):
// \Mux19~16_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout )))) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux19~11_combout ))) # (!\Mux1~1_combout  & (\Mux19~15_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux19~15_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux19~11_combout ),
	.cin(gnd),
	.combout(\Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~16 .lut_mask = 16'hF4A4;
defparam \Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N11
dffeas \REG_WRITE[17].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N17
dffeas \REG_WRITE[25].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N16
cycloneive_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [12]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [12]))))

	.dataa(\REG_WRITE[17].DREG|q [12]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [12]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~2 .lut_mask = 16'hFC22;
defparam \Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N31
dffeas \REG_WRITE[21].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N1
dffeas \REG_WRITE[29].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N30
cycloneive_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux19~2_combout  & ((\REG_WRITE[29].DREG|q [12]))) # (!\Mux19~2_combout  & (\REG_WRITE[21].DREG|q [12])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux19~2_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux19~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [12]),
	.datad(\REG_WRITE[29].DREG|q [12]),
	.cin(gnd),
	.combout(\Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~3 .lut_mask = 16'hEC64;
defparam \Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N17
dffeas \REG_WRITE[28].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y49_N31
dffeas \REG_WRITE[20].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N19
dffeas \REG_WRITE[16].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N25
dffeas \REG_WRITE[24].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N24
cycloneive_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [12]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [12]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [12]),
	.datac(\REG_WRITE[24].DREG|q [12]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~4 .lut_mask = 16'hFA44;
defparam \Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N30
cycloneive_lcell_comb \Mux19~5 (
// Equation(s):
// \Mux19~5_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux19~4_combout  & (\REG_WRITE[28].DREG|q [12])) # (!\Mux19~4_combout  & ((\REG_WRITE[20].DREG|q [12]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux19~4_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[28].DREG|q [12]),
	.datac(\REG_WRITE[20].DREG|q [12]),
	.datad(\Mux19~4_combout ),
	.cin(gnd),
	.combout(\Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~5 .lut_mask = 16'hDDA0;
defparam \Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N26
cycloneive_lcell_comb \Mux19~6 (
// Equation(s):
// \Mux19~6_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\Mux19~3_combout )) # (!\ctrl_readRegA[0]~input_o  & ((\Mux19~5_combout )))))

	.dataa(\Mux19~3_combout ),
	.datab(\Mux19~5_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~6 .lut_mask = 16'hFA0C;
defparam \Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N7
dffeas \REG_WRITE[30].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N19
dffeas \REG_WRITE[18].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N1
dffeas \REG_WRITE[22].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N0
cycloneive_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [12]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [12] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [12]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [12]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hCCE2;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N29
dffeas \REG_WRITE[26].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N28
cycloneive_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Mux19~0_combout  & ((\REG_WRITE[30].DREG|q [12]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux19~0_combout  & (((\REG_WRITE[26].DREG|q [12] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [12]),
	.datab(\Mux19~0_combout ),
	.datac(\REG_WRITE[26].DREG|q [12]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hB8CC;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N9
dffeas \REG_WRITE[23].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N27
dffeas \REG_WRITE[19].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N8
cycloneive_lcell_comb \Mux19~7 (
// Equation(s):
// \Mux19~7_combout  = (\ctrl_readRegA[3]~input_o  & (\ctrl_readRegA[2]~input_o )) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & (\REG_WRITE[23].DREG|q [12])) # (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[19].DREG|q [12])))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [12]),
	.datad(\REG_WRITE[19].DREG|q [12]),
	.cin(gnd),
	.combout(\Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~7 .lut_mask = 16'hD9C8;
defparam \Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N5
dffeas \REG_WRITE[27].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N23
dffeas \REG_WRITE[31].DREG|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[12]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[12] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N4
cycloneive_lcell_comb \Mux19~8 (
// Equation(s):
// \Mux19~8_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux19~7_combout  & ((\REG_WRITE[31].DREG|q [12]))) # (!\Mux19~7_combout  & (\REG_WRITE[27].DREG|q [12])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux19~7_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux19~7_combout ),
	.datac(\REG_WRITE[27].DREG|q [12]),
	.datad(\REG_WRITE[31].DREG|q [12]),
	.cin(gnd),
	.combout(\Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~8 .lut_mask = 16'hEC64;
defparam \Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N12
cycloneive_lcell_comb \Mux19~9 (
// Equation(s):
// \Mux19~9_combout  = (\Mux19~6_combout  & (((\Mux19~8_combout )) # (!\ctrl_readRegA[1]~input_o ))) # (!\Mux19~6_combout  & (\ctrl_readRegA[1]~input_o  & (\Mux19~1_combout )))

	.dataa(\Mux19~6_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux19~1_combout ),
	.datad(\Mux19~8_combout ),
	.cin(gnd),
	.combout(\Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~9 .lut_mask = 16'hEA62;
defparam \Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N26
cycloneive_lcell_comb \Mux19~19 (
// Equation(s):
// \Mux19~19_combout  = (\Mux19~16_combout  & ((\Mux19~18_combout ) # ((!\Mux1~0_combout )))) # (!\Mux19~16_combout  & (((\Mux19~9_combout  & \Mux1~0_combout ))))

	.dataa(\Mux19~18_combout ),
	.datab(\Mux19~16_combout ),
	.datac(\Mux19~9_combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~19 .lut_mask = 16'hB8CC;
defparam \Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \data_writeReg[13]~input (
	.i(data_writeReg[13]),
	.ibar(gnd),
	.o(\data_writeReg[13]~input_o ));
// synopsys translate_off
defparam \data_writeReg[13]~input .bus_hold = "false";
defparam \data_writeReg[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y51_N13
dffeas \REG_WRITE[14].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N7
dffeas \REG_WRITE[12].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N12
cycloneive_lcell_comb \Mux18~17 (
// Equation(s):
// \Mux18~17_combout  = (\ctrl_readRegA[0]~input_o  & (\ctrl_readRegA[1]~input_o )) # (!\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o  & (\REG_WRITE[14].DREG|q [13])) # (!\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[12].DREG|q [13])))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[14].DREG|q [13]),
	.datad(\REG_WRITE[12].DREG|q [13]),
	.cin(gnd),
	.combout(\Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~17 .lut_mask = 16'hD9C8;
defparam \Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y53_N11
dffeas \REG_WRITE[15].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N19
dffeas \REG_WRITE[13].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N18
cycloneive_lcell_comb \Mux18~18 (
// Equation(s):
// \Mux18~18_combout  = (\Mux18~17_combout  & ((\REG_WRITE[15].DREG|q [13]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux18~17_combout  & (((\REG_WRITE[13].DREG|q [13] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux18~17_combout ),
	.datab(\REG_WRITE[15].DREG|q [13]),
	.datac(\REG_WRITE[13].DREG|q [13]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~18 .lut_mask = 16'hD8AA;
defparam \Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y56_N15
dffeas \REG_WRITE[3].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y53_N25
dffeas \REG_WRITE[2].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N15
dffeas \REG_WRITE[4].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N21
dffeas \REG_WRITE[6].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N20
cycloneive_lcell_comb \Mux18~12 (
// Equation(s):
// \Mux18~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [13]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [13] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [13]),
	.datac(\REG_WRITE[6].DREG|q [13]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~12 .lut_mask = 16'hAAE4;
defparam \Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y53_N25
dffeas \REG_WRITE[7].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y53_N23
dffeas \REG_WRITE[5].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N22
cycloneive_lcell_comb \Mux18~13 (
// Equation(s):
// \Mux18~13_combout  = (\Mux18~12_combout  & ((\REG_WRITE[7].DREG|q [13]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux18~12_combout  & (((\REG_WRITE[5].DREG|q [13] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux18~12_combout ),
	.datab(\REG_WRITE[7].DREG|q [13]),
	.datac(\REG_WRITE[5].DREG|q [13]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~13 .lut_mask = 16'hD8AA;
defparam \Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y52_N29
dffeas \REG_WRITE[1].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N22
cycloneive_lcell_comb \Mux18~14 (
// Equation(s):
// \Mux18~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux18~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [13]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux18~13_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\Mux1~4_combout ),
	.datad(\REG_WRITE[1].DREG|q [13]),
	.cin(gnd),
	.combout(\Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~14 .lut_mask = 16'hBCB0;
defparam \Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N24
cycloneive_lcell_comb \Mux18~15 (
// Equation(s):
// \Mux18~15_combout  = (\Mux1~2_combout  & ((\Mux18~14_combout  & (\REG_WRITE[3].DREG|q [13])) # (!\Mux18~14_combout  & ((\REG_WRITE[2].DREG|q [13]))))) # (!\Mux1~2_combout  & (((\Mux18~14_combout ))))

	.dataa(\REG_WRITE[3].DREG|q [13]),
	.datab(\Mux1~2_combout ),
	.datac(\REG_WRITE[2].DREG|q [13]),
	.datad(\Mux18~14_combout ),
	.cin(gnd),
	.combout(\Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~15 .lut_mask = 16'hBBC0;
defparam \Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N23
dffeas \REG_WRITE[16].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N29
dffeas \REG_WRITE[24].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N28
cycloneive_lcell_comb \Mux18~6 (
// Equation(s):
// \Mux18~6_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [13]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [13]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [13]),
	.datac(\REG_WRITE[24].DREG|q [13]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~6 .lut_mask = 16'hFA44;
defparam \Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N3
dffeas \REG_WRITE[20].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y49_N29
dffeas \REG_WRITE[28].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N2
cycloneive_lcell_comb \Mux18~7 (
// Equation(s):
// \Mux18~7_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux18~6_combout  & ((\REG_WRITE[28].DREG|q [13]))) # (!\Mux18~6_combout  & (\REG_WRITE[20].DREG|q [13])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux18~6_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux18~6_combout ),
	.datac(\REG_WRITE[20].DREG|q [13]),
	.datad(\REG_WRITE[28].DREG|q [13]),
	.cin(gnd),
	.combout(\Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~7 .lut_mask = 16'hEC64;
defparam \Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N23
dffeas \REG_WRITE[18].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N29
dffeas \REG_WRITE[22].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N28
cycloneive_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [13]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [13] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [13]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [13]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~4 .lut_mask = 16'hCCE2;
defparam \Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N21
dffeas \REG_WRITE[26].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N7
dffeas \REG_WRITE[30].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N20
cycloneive_lcell_comb \Mux18~5 (
// Equation(s):
// \Mux18~5_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux18~4_combout  & ((\REG_WRITE[30].DREG|q [13]))) # (!\Mux18~4_combout  & (\REG_WRITE[26].DREG|q [13])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux18~4_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux18~4_combout ),
	.datac(\REG_WRITE[26].DREG|q [13]),
	.datad(\REG_WRITE[30].DREG|q [13]),
	.cin(gnd),
	.combout(\Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~5 .lut_mask = 16'hEC64;
defparam \Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N8
cycloneive_lcell_comb \Mux18~8 (
// Equation(s):
// \Mux18~8_combout  = (\ctrl_readRegA[1]~input_o  & (((\Mux18~5_combout ) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\Mux18~7_combout  & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux18~7_combout ),
	.datab(\Mux18~5_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~8 .lut_mask = 16'hF0CA;
defparam \Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N21
dffeas \REG_WRITE[23].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N23
dffeas \REG_WRITE[19].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
cycloneive_lcell_comb \Mux18~9 (
// Equation(s):
// \Mux18~9_combout  = (\ctrl_readRegA[3]~input_o  & (\ctrl_readRegA[2]~input_o )) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & (\REG_WRITE[23].DREG|q [13])) # (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[19].DREG|q [13])))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [13]),
	.datad(\REG_WRITE[19].DREG|q [13]),
	.cin(gnd),
	.combout(\Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~9 .lut_mask = 16'hD9C8;
defparam \Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N17
dffeas \REG_WRITE[27].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N19
dffeas \REG_WRITE[31].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N16
cycloneive_lcell_comb \Mux18~10 (
// Equation(s):
// \Mux18~10_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux18~9_combout  & ((\REG_WRITE[31].DREG|q [13]))) # (!\Mux18~9_combout  & (\REG_WRITE[27].DREG|q [13])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux18~9_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux18~9_combout ),
	.datac(\REG_WRITE[27].DREG|q [13]),
	.datad(\REG_WRITE[31].DREG|q [13]),
	.cin(gnd),
	.combout(\Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~10 .lut_mask = 16'hEC64;
defparam \Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N23
dffeas \REG_WRITE[17].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N5
dffeas \REG_WRITE[25].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N4
cycloneive_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [13]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [13]))))

	.dataa(\REG_WRITE[17].DREG|q [13]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [13]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~2 .lut_mask = 16'hFC22;
defparam \Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N19
dffeas \REG_WRITE[29].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N9
dffeas \REG_WRITE[21].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N8
cycloneive_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = (\Mux18~2_combout  & ((\REG_WRITE[29].DREG|q [13]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux18~2_combout  & (((\REG_WRITE[21].DREG|q [13] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\Mux18~2_combout ),
	.datab(\REG_WRITE[29].DREG|q [13]),
	.datac(\REG_WRITE[21].DREG|q [13]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~3 .lut_mask = 16'hD8AA;
defparam \Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N24
cycloneive_lcell_comb \Mux18~11 (
// Equation(s):
// \Mux18~11_combout  = (\Mux18~8_combout  & ((\Mux18~10_combout ) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux18~8_combout  & (((\Mux18~3_combout  & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux18~8_combout ),
	.datab(\Mux18~10_combout ),
	.datac(\Mux18~3_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~11 .lut_mask = 16'hD8AA;
defparam \Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N18
cycloneive_lcell_comb \Mux18~16 (
// Equation(s):
// \Mux18~16_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout ) # (\Mux18~11_combout )))) # (!\Mux1~0_combout  & (\Mux18~15_combout  & (!\Mux1~1_combout )))

	.dataa(\Mux18~15_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux18~11_combout ),
	.cin(gnd),
	.combout(\Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~16 .lut_mask = 16'hCEC2;
defparam \Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N13
dffeas \REG_WRITE[8].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N11
dffeas \REG_WRITE[9].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N10
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[9].DREG|q [13]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [13]))))

	.dataa(\REG_WRITE[8].DREG|q [13]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[9].DREG|q [13]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hFC22;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y56_N27
dffeas \REG_WRITE[11].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y56_N17
dffeas \REG_WRITE[10].DREG|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[13]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[13] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y56_N16
cycloneive_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Mux18~0_combout  & ((\REG_WRITE[11].DREG|q [13]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux18~0_combout  & (((\REG_WRITE[10].DREG|q [13] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux18~0_combout ),
	.datab(\REG_WRITE[11].DREG|q [13]),
	.datac(\REG_WRITE[10].DREG|q [13]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hD8AA;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N28
cycloneive_lcell_comb \Mux18~19 (
// Equation(s):
// \Mux18~19_combout  = (\Mux18~16_combout  & ((\Mux18~18_combout ) # ((!\Mux1~1_combout )))) # (!\Mux18~16_combout  & (((\Mux1~1_combout  & \Mux18~1_combout ))))

	.dataa(\Mux18~18_combout ),
	.datab(\Mux18~16_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux18~1_combout ),
	.cin(gnd),
	.combout(\Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~19 .lut_mask = 16'hBC8C;
defparam \Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \data_writeReg[14]~input (
	.i(data_writeReg[14]),
	.ibar(gnd),
	.o(\data_writeReg[14]~input_o ));
// synopsys translate_off
defparam \data_writeReg[14]~input .bus_hold = "false";
defparam \data_writeReg[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y53_N29
dffeas \REG_WRITE[15].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N25
dffeas \REG_WRITE[14].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N3
dffeas \REG_WRITE[12].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N21
dffeas \REG_WRITE[13].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N20
cycloneive_lcell_comb \Mux17~17 (
// Equation(s):
// \Mux17~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[13].DREG|q [14]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [14]))))

	.dataa(\REG_WRITE[12].DREG|q [14]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [14]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~17 .lut_mask = 16'hFC22;
defparam \Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N24
cycloneive_lcell_comb \Mux17~18 (
// Equation(s):
// \Mux17~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux17~17_combout  & (\REG_WRITE[15].DREG|q [14])) # (!\Mux17~17_combout  & ((\REG_WRITE[14].DREG|q [14]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux17~17_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[15].DREG|q [14]),
	.datac(\REG_WRITE[14].DREG|q [14]),
	.datad(\Mux17~17_combout ),
	.cin(gnd),
	.combout(\Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~18 .lut_mask = 16'hDDA0;
defparam \Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y57_N23
dffeas \REG_WRITE[7].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N17
dffeas \REG_WRITE[6].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y55_N25
dffeas \REG_WRITE[5].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y55_N13
dffeas \REG_WRITE[4].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N24
cycloneive_lcell_comb \Mux17~12 (
// Equation(s):
// \Mux17~12_combout  = (\ctrl_readRegA[1]~input_o  & (\ctrl_readRegA[0]~input_o )) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\REG_WRITE[5].DREG|q [14])) # (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[4].DREG|q [14])))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [14]),
	.datad(\REG_WRITE[4].DREG|q [14]),
	.cin(gnd),
	.combout(\Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~12 .lut_mask = 16'hD9C8;
defparam \Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N16
cycloneive_lcell_comb \Mux17~13 (
// Equation(s):
// \Mux17~13_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux17~12_combout  & (\REG_WRITE[7].DREG|q [14])) # (!\Mux17~12_combout  & ((\REG_WRITE[6].DREG|q [14]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux17~12_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[7].DREG|q [14]),
	.datac(\REG_WRITE[6].DREG|q [14]),
	.datad(\Mux17~12_combout ),
	.cin(gnd),
	.combout(\Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~13 .lut_mask = 16'hDDA0;
defparam \Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y57_N5
dffeas \REG_WRITE[1].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N8
cycloneive_lcell_comb \Mux17~14 (
// Equation(s):
// \Mux17~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux17~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [14]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux17~13_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [14]),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~14 .lut_mask = 16'hBBC0;
defparam \Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y56_N17
dffeas \REG_WRITE[3].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y56_N13
dffeas \REG_WRITE[2].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y56_N12
cycloneive_lcell_comb \Mux17~15 (
// Equation(s):
// \Mux17~15_combout  = (\Mux17~14_combout  & ((\REG_WRITE[3].DREG|q [14]) # ((!\Mux1~2_combout )))) # (!\Mux17~14_combout  & (((\REG_WRITE[2].DREG|q [14] & \Mux1~2_combout ))))

	.dataa(\Mux17~14_combout ),
	.datab(\REG_WRITE[3].DREG|q [14]),
	.datac(\REG_WRITE[2].DREG|q [14]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~15 .lut_mask = 16'hD8AA;
defparam \Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N27
dffeas \REG_WRITE[11].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N25
dffeas \REG_WRITE[10].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N1
dffeas \REG_WRITE[8].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
cycloneive_lcell_comb \Mux17~10 (
// Equation(s):
// \Mux17~10_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[10].DREG|q [14])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [14]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [14]),
	.datad(\REG_WRITE[8].DREG|q [14]),
	.cin(gnd),
	.combout(\Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~10 .lut_mask = 16'hB9A8;
defparam \Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N23
dffeas \REG_WRITE[9].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N22
cycloneive_lcell_comb \Mux17~11 (
// Equation(s):
// \Mux17~11_combout  = (\Mux17~10_combout  & ((\REG_WRITE[11].DREG|q [14]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux17~10_combout  & (((\REG_WRITE[9].DREG|q [14] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[11].DREG|q [14]),
	.datab(\Mux17~10_combout ),
	.datac(\REG_WRITE[9].DREG|q [14]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~11 .lut_mask = 16'hB8CC;
defparam \Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N8
cycloneive_lcell_comb \Mux17~16 (
// Equation(s):
// \Mux17~16_combout  = (\Mux1~0_combout  & (\Mux1~1_combout )) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux17~11_combout ))) # (!\Mux1~1_combout  & (\Mux17~15_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux17~15_combout ),
	.datad(\Mux17~11_combout ),
	.cin(gnd),
	.combout(\Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~16 .lut_mask = 16'hDC98;
defparam \Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N11
dffeas \REG_WRITE[18].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N17
dffeas \REG_WRITE[22].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N16
cycloneive_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [14]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [14] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [14]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [14]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hCCE2;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N3
dffeas \REG_WRITE[30].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N9
dffeas \REG_WRITE[26].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N8
cycloneive_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Mux17~0_combout  & ((\REG_WRITE[30].DREG|q [14]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux17~0_combout  & (((\REG_WRITE[26].DREG|q [14] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux17~0_combout ),
	.datab(\REG_WRITE[30].DREG|q [14]),
	.datac(\REG_WRITE[26].DREG|q [14]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hD8AA;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N11
dffeas \REG_WRITE[31].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N3
dffeas \REG_WRITE[19].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N17
dffeas \REG_WRITE[23].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N16
cycloneive_lcell_comb \Mux17~7 (
// Equation(s):
// \Mux17~7_combout  = (\ctrl_readRegA[3]~input_o  & (((\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[23].DREG|q [14]))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [14]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [14]),
	.datac(\REG_WRITE[23].DREG|q [14]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~7 .lut_mask = 16'hFA44;
defparam \Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N25
dffeas \REG_WRITE[27].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N24
cycloneive_lcell_comb \Mux17~8 (
// Equation(s):
// \Mux17~8_combout  = (\Mux17~7_combout  & ((\REG_WRITE[31].DREG|q [14]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux17~7_combout  & (((\REG_WRITE[27].DREG|q [14] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[31].DREG|q [14]),
	.datab(\Mux17~7_combout ),
	.datac(\REG_WRITE[27].DREG|q [14]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~8 .lut_mask = 16'hB8CC;
defparam \Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N1
dffeas \REG_WRITE[28].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y49_N7
dffeas \REG_WRITE[20].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N11
dffeas \REG_WRITE[16].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N17
dffeas \REG_WRITE[24].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N16
cycloneive_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [14]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [14]))))

	.dataa(\REG_WRITE[16].DREG|q [14]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [14]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = 16'hFC22;
defparam \Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N6
cycloneive_lcell_comb \Mux17~5 (
// Equation(s):
// \Mux17~5_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux17~4_combout  & (\REG_WRITE[28].DREG|q [14])) # (!\Mux17~4_combout  & ((\REG_WRITE[20].DREG|q [14]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux17~4_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[28].DREG|q [14]),
	.datac(\REG_WRITE[20].DREG|q [14]),
	.datad(\Mux17~4_combout ),
	.cin(gnd),
	.combout(\Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~5 .lut_mask = 16'hDDA0;
defparam \Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N7
dffeas \REG_WRITE[29].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N1
dffeas \REG_WRITE[25].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N19
dffeas \REG_WRITE[17].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N0
cycloneive_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[25].DREG|q [14])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[17].DREG|q [14]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [14]),
	.datad(\REG_WRITE[17].DREG|q [14]),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'hB9A8;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N13
dffeas \REG_WRITE[21].DREG|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[14]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[14] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N12
cycloneive_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (\Mux17~2_combout  & ((\REG_WRITE[29].DREG|q [14]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux17~2_combout  & (((\REG_WRITE[21].DREG|q [14] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[29].DREG|q [14]),
	.datab(\Mux17~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [14]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = 16'hB8CC;
defparam \Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N20
cycloneive_lcell_comb \Mux17~6 (
// Equation(s):
// \Mux17~6_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\Mux17~3_combout ))) # (!\ctrl_readRegA[0]~input_o  & (\Mux17~5_combout ))))

	.dataa(\Mux17~5_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux17~3_combout ),
	.cin(gnd),
	.combout(\Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~6 .lut_mask = 16'hF2C2;
defparam \Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N22
cycloneive_lcell_comb \Mux17~9 (
// Equation(s):
// \Mux17~9_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux17~6_combout  & ((\Mux17~8_combout ))) # (!\Mux17~6_combout  & (\Mux17~1_combout )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux17~6_combout ))))

	.dataa(\Mux17~1_combout ),
	.datab(\Mux17~8_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\Mux17~6_combout ),
	.cin(gnd),
	.combout(\Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~9 .lut_mask = 16'hCFA0;
defparam \Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N10
cycloneive_lcell_comb \Mux17~19 (
// Equation(s):
// \Mux17~19_combout  = (\Mux1~0_combout  & ((\Mux17~16_combout  & (\Mux17~18_combout )) # (!\Mux17~16_combout  & ((\Mux17~9_combout ))))) # (!\Mux1~0_combout  & (((\Mux17~16_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux17~18_combout ),
	.datac(\Mux17~16_combout ),
	.datad(\Mux17~9_combout ),
	.cin(gnd),
	.combout(\Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~19 .lut_mask = 16'hDAD0;
defparam \Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N8
cycloneive_io_ibuf \data_writeReg[15]~input (
	.i(data_writeReg[15]),
	.ibar(gnd),
	.o(\data_writeReg[15]~input_o ));
// synopsys translate_off
defparam \data_writeReg[15]~input .bus_hold = "false";
defparam \data_writeReg[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y48_N15
dffeas \REG_WRITE[30].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N5
dffeas \REG_WRITE[26].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N11
dffeas \REG_WRITE[18].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N9
dffeas \REG_WRITE[22].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneive_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [15]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [15] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [15]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [15]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~4 .lut_mask = 16'hCCE2;
defparam \Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N4
cycloneive_lcell_comb \Mux16~5 (
// Equation(s):
// \Mux16~5_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux16~4_combout  & (\REG_WRITE[30].DREG|q [15])) # (!\Mux16~4_combout  & ((\REG_WRITE[26].DREG|q [15]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux16~4_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[30].DREG|q [15]),
	.datac(\REG_WRITE[26].DREG|q [15]),
	.datad(\Mux16~4_combout ),
	.cin(gnd),
	.combout(\Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~5 .lut_mask = 16'hDDA0;
defparam \Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N19
dffeas \REG_WRITE[16].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N25
dffeas \REG_WRITE[24].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N24
cycloneive_lcell_comb \Mux16~6 (
// Equation(s):
// \Mux16~6_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [15]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [15]))))

	.dataa(\REG_WRITE[16].DREG|q [15]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [15]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~6 .lut_mask = 16'hFC22;
defparam \Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y48_N9
dffeas \REG_WRITE[20].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y48_N3
dffeas \REG_WRITE[28].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N8
cycloneive_lcell_comb \Mux16~7 (
// Equation(s):
// \Mux16~7_combout  = (\Mux16~6_combout  & (((\REG_WRITE[28].DREG|q [15])) # (!\ctrl_readRegA[2]~input_o ))) # (!\Mux16~6_combout  & (\ctrl_readRegA[2]~input_o  & (\REG_WRITE[20].DREG|q [15])))

	.dataa(\Mux16~6_combout ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[20].DREG|q [15]),
	.datad(\REG_WRITE[28].DREG|q [15]),
	.cin(gnd),
	.combout(\Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~7 .lut_mask = 16'hEA62;
defparam \Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N28
cycloneive_lcell_comb \Mux16~8 (
// Equation(s):
// \Mux16~8_combout  = (\ctrl_readRegA[0]~input_o  & (((\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o  & (\Mux16~5_combout )) # (!\ctrl_readRegA[1]~input_o  & ((\Mux16~7_combout )))))

	.dataa(\Mux16~5_combout ),
	.datab(\Mux16~7_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~8 .lut_mask = 16'hFA0C;
defparam \Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N11
dffeas \REG_WRITE[19].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N17
dffeas \REG_WRITE[23].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N16
cycloneive_lcell_comb \Mux16~9 (
// Equation(s):
// \Mux16~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [15]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [15] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[19].DREG|q [15]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [15]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~9 .lut_mask = 16'hCCE2;
defparam \Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N15
dffeas \REG_WRITE[31].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N13
dffeas \REG_WRITE[27].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N12
cycloneive_lcell_comb \Mux16~10 (
// Equation(s):
// \Mux16~10_combout  = (\Mux16~9_combout  & ((\REG_WRITE[31].DREG|q [15]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux16~9_combout  & (((\REG_WRITE[27].DREG|q [15] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux16~9_combout ),
	.datab(\REG_WRITE[31].DREG|q [15]),
	.datac(\REG_WRITE[27].DREG|q [15]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~10 .lut_mask = 16'hD8AA;
defparam \Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N3
dffeas \REG_WRITE[29].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N25
dffeas \REG_WRITE[21].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N19
dffeas \REG_WRITE[17].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N25
dffeas \REG_WRITE[25].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N24
cycloneive_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[25].DREG|q [15]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [15] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[17].DREG|q [15]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [15]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~2 .lut_mask = 16'hCCE2;
defparam \Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N24
cycloneive_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux16~2_combout  & (\REG_WRITE[29].DREG|q [15])) # (!\Mux16~2_combout  & ((\REG_WRITE[21].DREG|q [15]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux16~2_combout ))))

	.dataa(\REG_WRITE[29].DREG|q [15]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[21].DREG|q [15]),
	.datad(\Mux16~2_combout ),
	.cin(gnd),
	.combout(\Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~3 .lut_mask = 16'hBBC0;
defparam \Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N30
cycloneive_lcell_comb \Mux16~11 (
// Equation(s):
// \Mux16~11_combout  = (\Mux16~8_combout  & ((\Mux16~10_combout ) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux16~8_combout  & (((\ctrl_readRegA[0]~input_o  & \Mux16~3_combout ))))

	.dataa(\Mux16~8_combout ),
	.datab(\Mux16~10_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux16~3_combout ),
	.cin(gnd),
	.combout(\Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~11 .lut_mask = 16'hDA8A;
defparam \Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y53_N3
dffeas \REG_WRITE[3].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y53_N9
dffeas \REG_WRITE[2].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y54_N27
dffeas \REG_WRITE[7].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y53_N11
dffeas \REG_WRITE[5].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N29
dffeas \REG_WRITE[4].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N27
dffeas \REG_WRITE[6].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N26
cycloneive_lcell_comb \Mux16~12 (
// Equation(s):
// \Mux16~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [15]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [15] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [15]),
	.datac(\REG_WRITE[6].DREG|q [15]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~12 .lut_mask = 16'hAAE4;
defparam \Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N10
cycloneive_lcell_comb \Mux16~13 (
// Equation(s):
// \Mux16~13_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux16~12_combout  & (\REG_WRITE[7].DREG|q [15])) # (!\Mux16~12_combout  & ((\REG_WRITE[5].DREG|q [15]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux16~12_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\REG_WRITE[7].DREG|q [15]),
	.datac(\REG_WRITE[5].DREG|q [15]),
	.datad(\Mux16~12_combout ),
	.cin(gnd),
	.combout(\Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~13 .lut_mask = 16'hDDA0;
defparam \Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y54_N17
dffeas \REG_WRITE[1].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N12
cycloneive_lcell_comb \Mux16~14 (
// Equation(s):
// \Mux16~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux16~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [15]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux16~13_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [15]),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~14 .lut_mask = 16'hBBC0;
defparam \Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N8
cycloneive_lcell_comb \Mux16~15 (
// Equation(s):
// \Mux16~15_combout  = (\Mux1~2_combout  & ((\Mux16~14_combout  & (\REG_WRITE[3].DREG|q [15])) # (!\Mux16~14_combout  & ((\REG_WRITE[2].DREG|q [15]))))) # (!\Mux1~2_combout  & (((\Mux16~14_combout ))))

	.dataa(\Mux1~2_combout ),
	.datab(\REG_WRITE[3].DREG|q [15]),
	.datac(\REG_WRITE[2].DREG|q [15]),
	.datad(\Mux16~14_combout ),
	.cin(gnd),
	.combout(\Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~15 .lut_mask = 16'hDDA0;
defparam \Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N22
cycloneive_lcell_comb \Mux16~16 (
// Equation(s):
// \Mux16~16_combout  = (\Mux1~0_combout  & ((\Mux16~11_combout ) # ((\Mux1~1_combout )))) # (!\Mux1~0_combout  & (((\Mux16~15_combout  & !\Mux1~1_combout ))))

	.dataa(\Mux16~11_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux16~15_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~16 .lut_mask = 16'hCCB8;
defparam \Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y55_N17
dffeas \REG_WRITE[11].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y56_N25
dffeas \REG_WRITE[8].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y56_N15
dffeas \REG_WRITE[9].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N14
cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[9].DREG|q [15]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [15]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[8].DREG|q [15]),
	.datac(\REG_WRITE[9].DREG|q [15]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hFA44;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y54_N21
dffeas \REG_WRITE[10].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N20
cycloneive_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux16~0_combout  & ((\REG_WRITE[11].DREG|q [15]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux16~0_combout  & (((\REG_WRITE[10].DREG|q [15] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[11].DREG|q [15]),
	.datab(\Mux16~0_combout ),
	.datac(\REG_WRITE[10].DREG|q [15]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hB8CC;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y51_N31
dffeas \REG_WRITE[15].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y51_N13
dffeas \REG_WRITE[13].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N31
dffeas \REG_WRITE[12].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N21
dffeas \REG_WRITE[14].DREG|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[15]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[15] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N20
cycloneive_lcell_comb \Mux16~17 (
// Equation(s):
// \Mux16~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [15]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [15] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[12].DREG|q [15]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[14].DREG|q [15]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~17 .lut_mask = 16'hCCE2;
defparam \Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N12
cycloneive_lcell_comb \Mux16~18 (
// Equation(s):
// \Mux16~18_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux16~17_combout  & (\REG_WRITE[15].DREG|q [15])) # (!\Mux16~17_combout  & ((\REG_WRITE[13].DREG|q [15]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux16~17_combout ))))

	.dataa(\REG_WRITE[15].DREG|q [15]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [15]),
	.datad(\Mux16~17_combout ),
	.cin(gnd),
	.combout(\Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~18 .lut_mask = 16'hBBC0;
defparam \Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N24
cycloneive_lcell_comb \Mux16~19 (
// Equation(s):
// \Mux16~19_combout  = (\Mux16~16_combout  & (((\Mux16~18_combout ) # (!\Mux1~1_combout )))) # (!\Mux16~16_combout  & (\Mux16~1_combout  & ((\Mux1~1_combout ))))

	.dataa(\Mux16~16_combout ),
	.datab(\Mux16~1_combout ),
	.datac(\Mux16~18_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~19 .lut_mask = 16'hE4AA;
defparam \Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \data_writeReg[16]~input (
	.i(data_writeReg[16]),
	.ibar(gnd),
	.o(\data_writeReg[16]~input_o ));
// synopsys translate_off
defparam \data_writeReg[16]~input .bus_hold = "false";
defparam \data_writeReg[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y51_N1
dffeas \REG_WRITE[12].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y51_N9
dffeas \REG_WRITE[13].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N8
cycloneive_lcell_comb \Mux15~17 (
// Equation(s):
// \Mux15~17_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[13].DREG|q [16]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [16] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[12].DREG|q [16]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [16]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~17 .lut_mask = 16'hCCE2;
defparam \Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y55_N13
dffeas \REG_WRITE[14].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y55_N19
dffeas \REG_WRITE[15].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N12
cycloneive_lcell_comb \Mux15~18 (
// Equation(s):
// \Mux15~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux15~17_combout  & ((\REG_WRITE[15].DREG|q [16]))) # (!\Mux15~17_combout  & (\REG_WRITE[14].DREG|q [16])))) # (!\ctrl_readRegA[1]~input_o  & (\Mux15~17_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux15~17_combout ),
	.datac(\REG_WRITE[14].DREG|q [16]),
	.datad(\REG_WRITE[15].DREG|q [16]),
	.cin(gnd),
	.combout(\Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~18 .lut_mask = 16'hEC64;
defparam \Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y55_N27
dffeas \REG_WRITE[5].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N25
dffeas \REG_WRITE[4].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N26
cycloneive_lcell_comb \Mux15~12 (
// Equation(s):
// \Mux15~12_combout  = (\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o ) # ((\REG_WRITE[5].DREG|q [16])))) # (!\ctrl_readRegA[0]~input_o  & (!\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[4].DREG|q [16]))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [16]),
	.datad(\REG_WRITE[4].DREG|q [16]),
	.cin(gnd),
	.combout(\Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~12 .lut_mask = 16'hB9A8;
defparam \Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y55_N31
dffeas \REG_WRITE[6].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y54_N15
dffeas \REG_WRITE[7].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N30
cycloneive_lcell_comb \Mux15~13 (
// Equation(s):
// \Mux15~13_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux15~12_combout  & ((\REG_WRITE[7].DREG|q [16]))) # (!\Mux15~12_combout  & (\REG_WRITE[6].DREG|q [16])))) # (!\ctrl_readRegA[1]~input_o  & (\Mux15~12_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux15~12_combout ),
	.datac(\REG_WRITE[6].DREG|q [16]),
	.datad(\REG_WRITE[7].DREG|q [16]),
	.cin(gnd),
	.combout(\Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~13 .lut_mask = 16'hEC64;
defparam \Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y54_N29
dffeas \REG_WRITE[1].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N8
cycloneive_lcell_comb \Mux15~14 (
// Equation(s):
// \Mux15~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux15~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [16]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux15~13_combout ),
	.datab(\REG_WRITE[1].DREG|q [16]),
	.datac(\Mux1~3_combout ),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~14 .lut_mask = 16'hAFC0;
defparam \Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y53_N27
dffeas \REG_WRITE[2].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y53_N21
dffeas \REG_WRITE[3].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N26
cycloneive_lcell_comb \Mux15~15 (
// Equation(s):
// \Mux15~15_combout  = (\Mux1~2_combout  & ((\Mux15~14_combout  & ((\REG_WRITE[3].DREG|q [16]))) # (!\Mux15~14_combout  & (\REG_WRITE[2].DREG|q [16])))) # (!\Mux1~2_combout  & (\Mux15~14_combout ))

	.dataa(\Mux1~2_combout ),
	.datab(\Mux15~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [16]),
	.datad(\REG_WRITE[3].DREG|q [16]),
	.cin(gnd),
	.combout(\Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~15 .lut_mask = 16'hEC64;
defparam \Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N5
dffeas \REG_WRITE[8].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N13
dffeas \REG_WRITE[10].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N12
cycloneive_lcell_comb \Mux15~10 (
// Equation(s):
// \Mux15~10_combout  = (\ctrl_readRegA[0]~input_o  & (((\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[10].DREG|q [16]))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[8].DREG|q [16]))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\REG_WRITE[8].DREG|q [16]),
	.datac(\REG_WRITE[10].DREG|q [16]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~10 .lut_mask = 16'hFA44;
defparam \Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N23
dffeas \REG_WRITE[11].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N19
dffeas \REG_WRITE[9].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N18
cycloneive_lcell_comb \Mux15~11 (
// Equation(s):
// \Mux15~11_combout  = (\Mux15~10_combout  & ((\REG_WRITE[11].DREG|q [16]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux15~10_combout  & (((\REG_WRITE[9].DREG|q [16] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux15~10_combout ),
	.datab(\REG_WRITE[11].DREG|q [16]),
	.datac(\REG_WRITE[9].DREG|q [16]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~11 .lut_mask = 16'hD8AA;
defparam \Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N30
cycloneive_lcell_comb \Mux15~16 (
// Equation(s):
// \Mux15~16_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout )))) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux15~11_combout ))) # (!\Mux1~1_combout  & (\Mux15~15_combout ))))

	.dataa(\Mux15~15_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux15~11_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~16 .lut_mask = 16'hFC22;
defparam \Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N19
dffeas \REG_WRITE[30].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N1
dffeas \REG_WRITE[26].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N23
dffeas \REG_WRITE[18].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N5
dffeas \REG_WRITE[22].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [16]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [16] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [16]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [16]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hCCE2;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N0
cycloneive_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux15~0_combout  & (\REG_WRITE[30].DREG|q [16])) # (!\Mux15~0_combout  & ((\REG_WRITE[26].DREG|q [16]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux15~0_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[30].DREG|q [16]),
	.datac(\REG_WRITE[26].DREG|q [16]),
	.datad(\Mux15~0_combout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hDDA0;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N23
dffeas \REG_WRITE[19].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N29
dffeas \REG_WRITE[23].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N28
cycloneive_lcell_comb \Mux15~7 (
// Equation(s):
// \Mux15~7_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [16]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [16] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[19].DREG|q [16]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [16]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~7 .lut_mask = 16'hCCE2;
defparam \Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N5
dffeas \REG_WRITE[31].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N19
dffeas \REG_WRITE[27].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N18
cycloneive_lcell_comb \Mux15~8 (
// Equation(s):
// \Mux15~8_combout  = (\Mux15~7_combout  & ((\REG_WRITE[31].DREG|q [16]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux15~7_combout  & (((\REG_WRITE[27].DREG|q [16] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux15~7_combout ),
	.datab(\REG_WRITE[31].DREG|q [16]),
	.datac(\REG_WRITE[27].DREG|q [16]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~8 .lut_mask = 16'hD8AA;
defparam \Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N7
dffeas \REG_WRITE[16].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N21
dffeas \REG_WRITE[24].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N20
cycloneive_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [16]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [16]))))

	.dataa(\REG_WRITE[16].DREG|q [16]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [16]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = 16'hFC22;
defparam \Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N3
dffeas \REG_WRITE[28].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y49_N17
dffeas \REG_WRITE[20].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N16
cycloneive_lcell_comb \Mux15~5 (
// Equation(s):
// \Mux15~5_combout  = (\Mux15~4_combout  & ((\REG_WRITE[28].DREG|q [16]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux15~4_combout  & (((\REG_WRITE[20].DREG|q [16] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\Mux15~4_combout ),
	.datab(\REG_WRITE[28].DREG|q [16]),
	.datac(\REG_WRITE[20].DREG|q [16]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~5 .lut_mask = 16'hD8AA;
defparam \Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N31
dffeas \REG_WRITE[29].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N15
dffeas \REG_WRITE[17].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N13
dffeas \REG_WRITE[25].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N12
cycloneive_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[25].DREG|q [16]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [16] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[17].DREG|q [16]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [16]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hCCE2;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N29
dffeas \REG_WRITE[21].DREG|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[16]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[16] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N28
cycloneive_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\Mux15~2_combout  & ((\REG_WRITE[29].DREG|q [16]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux15~2_combout  & (((\REG_WRITE[21].DREG|q [16] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[29].DREG|q [16]),
	.datab(\Mux15~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [16]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hB8CC;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N16
cycloneive_lcell_comb \Mux15~6 (
// Equation(s):
// \Mux15~6_combout  = (\ctrl_readRegA[0]~input_o  & (((\Mux15~3_combout ) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\Mux15~5_combout  & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux15~5_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Mux15~3_combout ),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~6 .lut_mask = 16'hCCE2;
defparam \Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N6
cycloneive_lcell_comb \Mux15~9 (
// Equation(s):
// \Mux15~9_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux15~6_combout  & ((\Mux15~8_combout ))) # (!\Mux15~6_combout  & (\Mux15~1_combout )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux15~6_combout ))))

	.dataa(\Mux15~1_combout ),
	.datab(\Mux15~8_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\Mux15~6_combout ),
	.cin(gnd),
	.combout(\Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~9 .lut_mask = 16'hCFA0;
defparam \Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N0
cycloneive_lcell_comb \Mux15~19 (
// Equation(s):
// \Mux15~19_combout  = (\Mux1~0_combout  & ((\Mux15~16_combout  & (\Mux15~18_combout )) # (!\Mux15~16_combout  & ((\Mux15~9_combout ))))) # (!\Mux1~0_combout  & (((\Mux15~16_combout ))))

	.dataa(\Mux15~18_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux15~16_combout ),
	.datad(\Mux15~9_combout ),
	.cin(gnd),
	.combout(\Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~19 .lut_mask = 16'hBCB0;
defparam \Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N1
cycloneive_io_ibuf \data_writeReg[17]~input (
	.i(data_writeReg[17]),
	.ibar(gnd),
	.o(\data_writeReg[17]~input_o ));
// synopsys translate_off
defparam \data_writeReg[17]~input .bus_hold = "false";
defparam \data_writeReg[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y56_N21
dffeas \REG_WRITE[8].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y56_N19
dffeas \REG_WRITE[9].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N18
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[9].DREG|q [17]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [17]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[8].DREG|q [17]),
	.datac(\REG_WRITE[9].DREG|q [17]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hFA44;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y56_N19
dffeas \REG_WRITE[10].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y56_N13
dffeas \REG_WRITE[11].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N18
cycloneive_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux14~0_combout  & ((\REG_WRITE[11].DREG|q [17]))) # (!\Mux14~0_combout  & (\REG_WRITE[10].DREG|q [17])))) # (!\ctrl_readRegA[1]~input_o  & (\Mux14~0_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux14~0_combout ),
	.datac(\REG_WRITE[10].DREG|q [17]),
	.datad(\REG_WRITE[11].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hEC64;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N17
dffeas \REG_WRITE[15].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N31
dffeas \REG_WRITE[13].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y55_N25
dffeas \REG_WRITE[14].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y53_N25
dffeas \REG_WRITE[12].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N24
cycloneive_lcell_comb \Mux14~17 (
// Equation(s):
// \Mux14~17_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[14].DREG|q [17])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[12].DREG|q [17]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[14].DREG|q [17]),
	.datad(\REG_WRITE[12].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~17 .lut_mask = 16'hB9A8;
defparam \Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
cycloneive_lcell_comb \Mux14~18 (
// Equation(s):
// \Mux14~18_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux14~17_combout  & (\REG_WRITE[15].DREG|q [17])) # (!\Mux14~17_combout  & ((\REG_WRITE[13].DREG|q [17]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux14~17_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\REG_WRITE[15].DREG|q [17]),
	.datac(\REG_WRITE[13].DREG|q [17]),
	.datad(\Mux14~17_combout ),
	.cin(gnd),
	.combout(\Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~18 .lut_mask = 16'hDDA0;
defparam \Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N27
dffeas \REG_WRITE[29].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N11
dffeas \REG_WRITE[17].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N9
dffeas \REG_WRITE[25].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N8
cycloneive_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[25].DREG|q [17]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [17] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[17].DREG|q [17]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [17]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hCCE2;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N17
dffeas \REG_WRITE[21].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N16
cycloneive_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\Mux14~2_combout  & ((\REG_WRITE[29].DREG|q [17]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux14~2_combout  & (((\REG_WRITE[21].DREG|q [17] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[29].DREG|q [17]),
	.datab(\Mux14~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [17]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hB8CC;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N3
dffeas \REG_WRITE[19].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N1
dffeas \REG_WRITE[23].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N0
cycloneive_lcell_comb \Mux14~9 (
// Equation(s):
// \Mux14~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [17]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [17] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[19].DREG|q [17]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [17]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~9 .lut_mask = 16'hCCE2;
defparam \Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N3
dffeas \REG_WRITE[27].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N21
dffeas \REG_WRITE[31].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N2
cycloneive_lcell_comb \Mux14~10 (
// Equation(s):
// \Mux14~10_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux14~9_combout  & ((\REG_WRITE[31].DREG|q [17]))) # (!\Mux14~9_combout  & (\REG_WRITE[27].DREG|q [17])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux14~9_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux14~9_combout ),
	.datac(\REG_WRITE[27].DREG|q [17]),
	.datad(\REG_WRITE[31].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~10 .lut_mask = 16'hEC64;
defparam \Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N31
dffeas \REG_WRITE[28].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N9
dffeas \REG_WRITE[24].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N11
dffeas \REG_WRITE[16].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N8
cycloneive_lcell_comb \Mux14~6 (
// Equation(s):
// \Mux14~6_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[24].DREG|q [17])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[16].DREG|q [17]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [17]),
	.datad(\REG_WRITE[16].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~6 .lut_mask = 16'hB9A8;
defparam \Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N21
dffeas \REG_WRITE[20].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N20
cycloneive_lcell_comb \Mux14~7 (
// Equation(s):
// \Mux14~7_combout  = (\Mux14~6_combout  & ((\REG_WRITE[28].DREG|q [17]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux14~6_combout  & (((\REG_WRITE[20].DREG|q [17] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[28].DREG|q [17]),
	.datab(\Mux14~6_combout ),
	.datac(\REG_WRITE[20].DREG|q [17]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~7 .lut_mask = 16'hB8CC;
defparam \Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N31
dffeas \REG_WRITE[30].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N29
dffeas \REG_WRITE[26].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N25
dffeas \REG_WRITE[22].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N19
dffeas \REG_WRITE[18].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneive_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (\ctrl_readRegA[3]~input_o  & (\ctrl_readRegA[2]~input_o )) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & (\REG_WRITE[22].DREG|q [17])) # (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[18].DREG|q [17])))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [17]),
	.datad(\REG_WRITE[18].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = 16'hD9C8;
defparam \Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N28
cycloneive_lcell_comb \Mux14~5 (
// Equation(s):
// \Mux14~5_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux14~4_combout  & (\REG_WRITE[30].DREG|q [17])) # (!\Mux14~4_combout  & ((\REG_WRITE[26].DREG|q [17]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux14~4_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[30].DREG|q [17]),
	.datac(\REG_WRITE[26].DREG|q [17]),
	.datad(\Mux14~4_combout ),
	.cin(gnd),
	.combout(\Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~5 .lut_mask = 16'hDDA0;
defparam \Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N8
cycloneive_lcell_comb \Mux14~8 (
// Equation(s):
// \Mux14~8_combout  = (\ctrl_readRegA[1]~input_o  & (((\Mux14~5_combout ) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\Mux14~7_combout  & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux14~7_combout ),
	.datab(\Mux14~5_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~8 .lut_mask = 16'hF0CA;
defparam \Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N22
cycloneive_lcell_comb \Mux14~11 (
// Equation(s):
// \Mux14~11_combout  = (\Mux14~8_combout  & (((\Mux14~10_combout ) # (!\ctrl_readRegA[0]~input_o )))) # (!\Mux14~8_combout  & (\Mux14~3_combout  & ((\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux14~3_combout ),
	.datab(\Mux14~10_combout ),
	.datac(\Mux14~8_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~11 .lut_mask = 16'hCAF0;
defparam \Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y56_N5
dffeas \REG_WRITE[3].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y53_N23
dffeas \REG_WRITE[2].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y55_N3
dffeas \REG_WRITE[7].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N11
dffeas \REG_WRITE[6].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N13
dffeas \REG_WRITE[4].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N10
cycloneive_lcell_comb \Mux14~12 (
// Equation(s):
// \Mux14~12_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[6].DREG|q [17])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[4].DREG|q [17]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[6].DREG|q [17]),
	.datad(\REG_WRITE[4].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~12 .lut_mask = 16'hB9A8;
defparam \Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y55_N23
dffeas \REG_WRITE[5].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N22
cycloneive_lcell_comb \Mux14~13 (
// Equation(s):
// \Mux14~13_combout  = (\Mux14~12_combout  & ((\REG_WRITE[7].DREG|q [17]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux14~12_combout  & (((\REG_WRITE[5].DREG|q [17] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[7].DREG|q [17]),
	.datab(\Mux14~12_combout ),
	.datac(\REG_WRITE[5].DREG|q [17]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~13 .lut_mask = 16'hB8CC;
defparam \Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y55_N25
dffeas \REG_WRITE[1].DREG|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[17]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[17] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N20
cycloneive_lcell_comb \Mux14~14 (
// Equation(s):
// \Mux14~14_combout  = (\Mux1~4_combout  & (((\Mux14~13_combout )) # (!\Mux1~3_combout ))) # (!\Mux1~4_combout  & (\Mux1~3_combout  & ((\REG_WRITE[1].DREG|q [17]))))

	.dataa(\Mux1~4_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\Mux14~13_combout ),
	.datad(\REG_WRITE[1].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~14 .lut_mask = 16'hE6A2;
defparam \Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N22
cycloneive_lcell_comb \Mux14~15 (
// Equation(s):
// \Mux14~15_combout  = (\Mux1~2_combout  & ((\Mux14~14_combout  & (\REG_WRITE[3].DREG|q [17])) # (!\Mux14~14_combout  & ((\REG_WRITE[2].DREG|q [17]))))) # (!\Mux1~2_combout  & (((\Mux14~14_combout ))))

	.dataa(\REG_WRITE[3].DREG|q [17]),
	.datab(\Mux1~2_combout ),
	.datac(\REG_WRITE[2].DREG|q [17]),
	.datad(\Mux14~14_combout ),
	.cin(gnd),
	.combout(\Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~15 .lut_mask = 16'hBBC0;
defparam \Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
cycloneive_lcell_comb \Mux14~16 (
// Equation(s):
// \Mux14~16_combout  = (\Mux1~1_combout  & (((\Mux1~0_combout )))) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & (\Mux14~11_combout )) # (!\Mux1~0_combout  & ((\Mux14~15_combout )))))

	.dataa(\Mux14~11_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux14~15_combout ),
	.cin(gnd),
	.combout(\Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~16 .lut_mask = 16'hE3E0;
defparam \Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
cycloneive_lcell_comb \Mux14~19 (
// Equation(s):
// \Mux14~19_combout  = (\Mux1~1_combout  & ((\Mux14~16_combout  & ((\Mux14~18_combout ))) # (!\Mux14~16_combout  & (\Mux14~1_combout )))) # (!\Mux1~1_combout  & (((\Mux14~16_combout ))))

	.dataa(\Mux14~1_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux14~18_combout ),
	.datad(\Mux14~16_combout ),
	.cin(gnd),
	.combout(\Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~19 .lut_mask = 16'hF388;
defparam \Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \data_writeReg[18]~input (
	.i(data_writeReg[18]),
	.ibar(gnd),
	.o(\data_writeReg[18]~input_o ));
// synopsys translate_off
defparam \data_writeReg[18]~input .bus_hold = "false";
defparam \data_writeReg[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y49_N23
dffeas \REG_WRITE[17].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N5
dffeas \REG_WRITE[25].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N4
cycloneive_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[25].DREG|q [18]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [18] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[17].DREG|q [18]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [18]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hCCE2;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N15
dffeas \REG_WRITE[29].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N5
dffeas \REG_WRITE[21].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N4
cycloneive_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (\Mux13~2_combout  & ((\REG_WRITE[29].DREG|q [18]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux13~2_combout  & (((\REG_WRITE[21].DREG|q [18] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\Mux13~2_combout ),
	.datab(\REG_WRITE[29].DREG|q [18]),
	.datac(\REG_WRITE[21].DREG|q [18]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hD8AA;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N11
dffeas \REG_WRITE[28].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N31
dffeas \REG_WRITE[16].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N13
dffeas \REG_WRITE[24].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N12
cycloneive_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [18]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [18]))))

	.dataa(\REG_WRITE[16].DREG|q [18]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [18]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = 16'hFC22;
defparam \Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N9
dffeas \REG_WRITE[20].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N8
cycloneive_lcell_comb \Mux13~5 (
// Equation(s):
// \Mux13~5_combout  = (\Mux13~4_combout  & ((\REG_WRITE[28].DREG|q [18]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux13~4_combout  & (((\REG_WRITE[20].DREG|q [18] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[28].DREG|q [18]),
	.datab(\Mux13~4_combout ),
	.datac(\REG_WRITE[20].DREG|q [18]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~5 .lut_mask = 16'hB8CC;
defparam \Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N10
cycloneive_lcell_comb \Mux13~6 (
// Equation(s):
// \Mux13~6_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux13~3_combout ) # ((\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (((!\ctrl_readRegA[1]~input_o  & \Mux13~5_combout ))))

	.dataa(\Mux13~3_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\Mux13~5_combout ),
	.cin(gnd),
	.combout(\Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~6 .lut_mask = 16'hCBC8;
defparam \Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N7
dffeas \REG_WRITE[18].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N13
dffeas \REG_WRITE[22].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [18]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [18] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [18]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [18]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hCCE2;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N17
dffeas \REG_WRITE[26].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N3
dffeas \REG_WRITE[30].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N16
cycloneive_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux13~0_combout  & ((\REG_WRITE[30].DREG|q [18]))) # (!\Mux13~0_combout  & (\REG_WRITE[26].DREG|q [18])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux13~0_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux13~0_combout ),
	.datac(\REG_WRITE[26].DREG|q [18]),
	.datad(\REG_WRITE[30].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hEC64;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N15
dffeas \REG_WRITE[19].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N21
dffeas \REG_WRITE[23].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N20
cycloneive_lcell_comb \Mux13~7 (
// Equation(s):
// \Mux13~7_combout  = (\ctrl_readRegA[3]~input_o  & (((\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[23].DREG|q [18]))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [18]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [18]),
	.datac(\REG_WRITE[23].DREG|q [18]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~7 .lut_mask = 16'hFA44;
defparam \Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N25
dffeas \REG_WRITE[27].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N11
dffeas \REG_WRITE[31].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N24
cycloneive_lcell_comb \Mux13~8 (
// Equation(s):
// \Mux13~8_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux13~7_combout  & ((\REG_WRITE[31].DREG|q [18]))) # (!\Mux13~7_combout  & (\REG_WRITE[27].DREG|q [18])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux13~7_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux13~7_combout ),
	.datac(\REG_WRITE[27].DREG|q [18]),
	.datad(\REG_WRITE[31].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~8 .lut_mask = 16'hEC64;
defparam \Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N28
cycloneive_lcell_comb \Mux13~9 (
// Equation(s):
// \Mux13~9_combout  = (\Mux13~6_combout  & (((\Mux13~8_combout ) # (!\ctrl_readRegA[1]~input_o )))) # (!\Mux13~6_combout  & (\Mux13~1_combout  & (\ctrl_readRegA[1]~input_o )))

	.dataa(\Mux13~6_combout ),
	.datab(\Mux13~1_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\Mux13~8_combout ),
	.cin(gnd),
	.combout(\Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~9 .lut_mask = 16'hEA4A;
defparam \Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y57_N19
dffeas \REG_WRITE[1].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N15
dffeas \REG_WRITE[4].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N13
dffeas \REG_WRITE[5].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N12
cycloneive_lcell_comb \Mux13~12 (
// Equation(s):
// \Mux13~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[5].DREG|q [18]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [18]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [18]),
	.datac(\REG_WRITE[5].DREG|q [18]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~12 .lut_mask = 16'hFA44;
defparam \Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y57_N29
dffeas \REG_WRITE[7].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y56_N17
dffeas \REG_WRITE[6].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N16
cycloneive_lcell_comb \Mux13~13 (
// Equation(s):
// \Mux13~13_combout  = (\Mux13~12_combout  & ((\REG_WRITE[7].DREG|q [18]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux13~12_combout  & (((\REG_WRITE[6].DREG|q [18] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux13~12_combout ),
	.datab(\REG_WRITE[7].DREG|q [18]),
	.datac(\REG_WRITE[6].DREG|q [18]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~13 .lut_mask = 16'hD8AA;
defparam \Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N30
cycloneive_lcell_comb \Mux13~14 (
// Equation(s):
// \Mux13~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & ((\Mux13~13_combout ))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [18])))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\REG_WRITE[1].DREG|q [18]),
	.datab(\Mux1~3_combout ),
	.datac(\Mux13~13_combout ),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~14 .lut_mask = 16'hF388;
defparam \Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y56_N9
dffeas \REG_WRITE[2].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y56_N11
dffeas \REG_WRITE[3].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N8
cycloneive_lcell_comb \Mux13~15 (
// Equation(s):
// \Mux13~15_combout  = (\Mux1~2_combout  & ((\Mux13~14_combout  & ((\REG_WRITE[3].DREG|q [18]))) # (!\Mux13~14_combout  & (\REG_WRITE[2].DREG|q [18])))) # (!\Mux1~2_combout  & (\Mux13~14_combout ))

	.dataa(\Mux1~2_combout ),
	.datab(\Mux13~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [18]),
	.datad(\REG_WRITE[3].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~15 .lut_mask = 16'hEC64;
defparam \Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N11
dffeas \REG_WRITE[11].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N17
dffeas \REG_WRITE[10].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y56_N17
dffeas \REG_WRITE[8].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N16
cycloneive_lcell_comb \Mux13~10 (
// Equation(s):
// \Mux13~10_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[10].DREG|q [18])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [18]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [18]),
	.datad(\REG_WRITE[8].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~10 .lut_mask = 16'hB9A8;
defparam \Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y56_N23
dffeas \REG_WRITE[9].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N22
cycloneive_lcell_comb \Mux13~11 (
// Equation(s):
// \Mux13~11_combout  = (\Mux13~10_combout  & ((\REG_WRITE[11].DREG|q [18]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux13~10_combout  & (((\REG_WRITE[9].DREG|q [18] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[11].DREG|q [18]),
	.datab(\Mux13~10_combout ),
	.datac(\REG_WRITE[9].DREG|q [18]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~11 .lut_mask = 16'hB8CC;
defparam \Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N28
cycloneive_lcell_comb \Mux13~16 (
// Equation(s):
// \Mux13~16_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout )))) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux13~11_combout ))) # (!\Mux1~1_combout  & (\Mux13~15_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux13~15_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux13~11_combout ),
	.cin(gnd),
	.combout(\Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~16 .lut_mask = 16'hF4A4;
defparam \Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N27
dffeas \REG_WRITE[13].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N21
dffeas \REG_WRITE[12].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
cycloneive_lcell_comb \Mux13~17 (
// Equation(s):
// \Mux13~17_combout  = (\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o ) # ((\REG_WRITE[13].DREG|q [18])))) # (!\ctrl_readRegA[0]~input_o  & (!\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[12].DREG|q [18]))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [18]),
	.datad(\REG_WRITE[12].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~17 .lut_mask = 16'hB9A8;
defparam \Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y55_N7
dffeas \REG_WRITE[14].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y51_N19
dffeas \REG_WRITE[15].DREG|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[18]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[18] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N6
cycloneive_lcell_comb \Mux13~18 (
// Equation(s):
// \Mux13~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux13~17_combout  & ((\REG_WRITE[15].DREG|q [18]))) # (!\Mux13~17_combout  & (\REG_WRITE[14].DREG|q [18])))) # (!\ctrl_readRegA[1]~input_o  & (\Mux13~17_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux13~17_combout ),
	.datac(\REG_WRITE[14].DREG|q [18]),
	.datad(\REG_WRITE[15].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~18 .lut_mask = 16'hEC64;
defparam \Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N0
cycloneive_lcell_comb \Mux13~19 (
// Equation(s):
// \Mux13~19_combout  = (\Mux1~0_combout  & ((\Mux13~16_combout  & ((\Mux13~18_combout ))) # (!\Mux13~16_combout  & (\Mux13~9_combout )))) # (!\Mux1~0_combout  & (((\Mux13~16_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux13~9_combout ),
	.datac(\Mux13~16_combout ),
	.datad(\Mux13~18_combout ),
	.cin(gnd),
	.combout(\Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~19 .lut_mask = 16'hF858;
defparam \Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N1
cycloneive_io_ibuf \data_writeReg[19]~input (
	.i(data_writeReg[19]),
	.ibar(gnd),
	.o(\data_writeReg[19]~input_o ));
// synopsys translate_off
defparam \data_writeReg[19]~input .bus_hold = "false";
defparam \data_writeReg[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y51_N23
dffeas \REG_WRITE[12].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y55_N19
dffeas \REG_WRITE[14].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N18
cycloneive_lcell_comb \Mux12~17 (
// Equation(s):
// \Mux12~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [19]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [19] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [19]),
	.datac(\REG_WRITE[14].DREG|q [19]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~17 .lut_mask = 16'hAAE4;
defparam \Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y51_N29
dffeas \REG_WRITE[13].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y51_N7
dffeas \REG_WRITE[15].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N28
cycloneive_lcell_comb \Mux12~18 (
// Equation(s):
// \Mux12~18_combout  = (\Mux12~17_combout  & (((\REG_WRITE[15].DREG|q [19])) # (!\ctrl_readRegA[0]~input_o ))) # (!\Mux12~17_combout  & (\ctrl_readRegA[0]~input_o  & (\REG_WRITE[13].DREG|q [19])))

	.dataa(\Mux12~17_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [19]),
	.datad(\REG_WRITE[15].DREG|q [19]),
	.cin(gnd),
	.combout(\Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~18 .lut_mask = 16'hEA62;
defparam \Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y55_N15
dffeas \REG_WRITE[1].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y55_N9
dffeas \REG_WRITE[7].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y55_N15
dffeas \REG_WRITE[5].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y55_N1
dffeas \REG_WRITE[4].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N9
dffeas \REG_WRITE[6].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N8
cycloneive_lcell_comb \Mux12~12 (
// Equation(s):
// \Mux12~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [19]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [19] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [19]),
	.datac(\REG_WRITE[6].DREG|q [19]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~12 .lut_mask = 16'hAAE4;
defparam \Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N14
cycloneive_lcell_comb \Mux12~13 (
// Equation(s):
// \Mux12~13_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux12~12_combout  & (\REG_WRITE[7].DREG|q [19])) # (!\Mux12~12_combout  & ((\REG_WRITE[5].DREG|q [19]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux12~12_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\REG_WRITE[7].DREG|q [19]),
	.datac(\REG_WRITE[5].DREG|q [19]),
	.datad(\Mux12~12_combout ),
	.cin(gnd),
	.combout(\Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~13 .lut_mask = 16'hDDA0;
defparam \Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N10
cycloneive_lcell_comb \Mux12~14 (
// Equation(s):
// \Mux12~14_combout  = (\Mux1~4_combout  & (((\Mux12~13_combout ) # (!\Mux1~3_combout )))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [19] & ((\Mux1~3_combout ))))

	.dataa(\Mux1~4_combout ),
	.datab(\REG_WRITE[1].DREG|q [19]),
	.datac(\Mux12~13_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~14 .lut_mask = 16'hE4AA;
defparam \Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y56_N23
dffeas \REG_WRITE[3].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y56_N15
dffeas \REG_WRITE[2].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y56_N14
cycloneive_lcell_comb \Mux12~15 (
// Equation(s):
// \Mux12~15_combout  = (\Mux12~14_combout  & ((\REG_WRITE[3].DREG|q [19]) # ((!\Mux1~2_combout )))) # (!\Mux12~14_combout  & (((\REG_WRITE[2].DREG|q [19] & \Mux1~2_combout ))))

	.dataa(\Mux12~14_combout ),
	.datab(\REG_WRITE[3].DREG|q [19]),
	.datac(\REG_WRITE[2].DREG|q [19]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~15 .lut_mask = 16'hD8AA;
defparam \Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N7
dffeas \REG_WRITE[28].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N3
dffeas \REG_WRITE[16].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N17
dffeas \REG_WRITE[24].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N16
cycloneive_lcell_comb \Mux12~6 (
// Equation(s):
// \Mux12~6_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [19]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [19]))))

	.dataa(\REG_WRITE[16].DREG|q [19]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [19]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~6 .lut_mask = 16'hFC22;
defparam \Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N13
dffeas \REG_WRITE[20].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N12
cycloneive_lcell_comb \Mux12~7 (
// Equation(s):
// \Mux12~7_combout  = (\Mux12~6_combout  & ((\REG_WRITE[28].DREG|q [19]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux12~6_combout  & (((\REG_WRITE[20].DREG|q [19] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[28].DREG|q [19]),
	.datab(\Mux12~6_combout ),
	.datac(\REG_WRITE[20].DREG|q [19]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~7 .lut_mask = 16'hB8CC;
defparam \Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N1
dffeas \REG_WRITE[22].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N3
dffeas \REG_WRITE[18].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneive_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (\ctrl_readRegA[3]~input_o  & (\ctrl_readRegA[2]~input_o )) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & (\REG_WRITE[22].DREG|q [19])) # (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[18].DREG|q [19])))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [19]),
	.datad(\REG_WRITE[18].DREG|q [19]),
	.cin(gnd),
	.combout(\Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = 16'hD9C8;
defparam \Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N3
dffeas \REG_WRITE[30].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N25
dffeas \REG_WRITE[26].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N24
cycloneive_lcell_comb \Mux12~5 (
// Equation(s):
// \Mux12~5_combout  = (\Mux12~4_combout  & ((\REG_WRITE[30].DREG|q [19]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux12~4_combout  & (((\REG_WRITE[26].DREG|q [19] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux12~4_combout ),
	.datab(\REG_WRITE[30].DREG|q [19]),
	.datac(\REG_WRITE[26].DREG|q [19]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~5 .lut_mask = 16'hD8AA;
defparam \Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N22
cycloneive_lcell_comb \Mux12~8 (
// Equation(s):
// \Mux12~8_combout  = (\ctrl_readRegA[1]~input_o  & (((\Mux12~5_combout ) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\Mux12~7_combout  & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux12~7_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux12~5_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~8 .lut_mask = 16'hCCE2;
defparam \Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N31
dffeas \REG_WRITE[31].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N27
dffeas \REG_WRITE[19].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N9
dffeas \REG_WRITE[23].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N8
cycloneive_lcell_comb \Mux12~9 (
// Equation(s):
// \Mux12~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [19]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [19] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[19].DREG|q [19]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [19]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~9 .lut_mask = 16'hCCE2;
defparam \Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N5
dffeas \REG_WRITE[27].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N4
cycloneive_lcell_comb \Mux12~10 (
// Equation(s):
// \Mux12~10_combout  = (\Mux12~9_combout  & ((\REG_WRITE[31].DREG|q [19]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux12~9_combout  & (((\REG_WRITE[27].DREG|q [19] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[31].DREG|q [19]),
	.datab(\Mux12~9_combout ),
	.datac(\REG_WRITE[27].DREG|q [19]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~10 .lut_mask = 16'hB8CC;
defparam \Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N11
dffeas \REG_WRITE[29].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N17
dffeas \REG_WRITE[25].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N3
dffeas \REG_WRITE[17].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N16
cycloneive_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\ctrl_readRegA[2]~input_o  & (\ctrl_readRegA[3]~input_o )) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & (\REG_WRITE[25].DREG|q [19])) # (!\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[17].DREG|q [19])))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [19]),
	.datad(\REG_WRITE[17].DREG|q [19]),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hD9C8;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N1
dffeas \REG_WRITE[21].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N0
cycloneive_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\Mux12~2_combout  & ((\REG_WRITE[29].DREG|q [19]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux12~2_combout  & (((\REG_WRITE[21].DREG|q [19] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[29].DREG|q [19]),
	.datab(\Mux12~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [19]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hB8CC;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N24
cycloneive_lcell_comb \Mux12~11 (
// Equation(s):
// \Mux12~11_combout  = (\Mux12~8_combout  & ((\Mux12~10_combout ) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux12~8_combout  & (((\Mux12~3_combout  & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux12~8_combout ),
	.datab(\Mux12~10_combout ),
	.datac(\Mux12~3_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~11 .lut_mask = 16'hD8AA;
defparam \Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N26
cycloneive_lcell_comb \Mux12~16 (
// Equation(s):
// \Mux12~16_combout  = (\Mux1~1_combout  & (((\Mux1~0_combout )))) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & ((\Mux12~11_combout ))) # (!\Mux1~0_combout  & (\Mux12~15_combout ))))

	.dataa(\Mux12~15_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux12~11_combout ),
	.cin(gnd),
	.combout(\Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~16 .lut_mask = 16'hF2C2;
defparam \Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y56_N15
dffeas \REG_WRITE[11].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y56_N25
dffeas \REG_WRITE[10].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y56_N27
dffeas \REG_WRITE[8].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y56_N11
dffeas \REG_WRITE[9].DREG|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[19]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[19] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N10
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[9].DREG|q [19]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [19]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[8].DREG|q [19]),
	.datac(\REG_WRITE[9].DREG|q [19]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hFA44;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N24
cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux12~0_combout  & (\REG_WRITE[11].DREG|q [19])) # (!\Mux12~0_combout  & ((\REG_WRITE[10].DREG|q [19]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux12~0_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[11].DREG|q [19]),
	.datac(\REG_WRITE[10].DREG|q [19]),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hDDA0;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N28
cycloneive_lcell_comb \Mux12~19 (
// Equation(s):
// \Mux12~19_combout  = (\Mux1~1_combout  & ((\Mux12~16_combout  & (\Mux12~18_combout )) # (!\Mux12~16_combout  & ((\Mux12~1_combout ))))) # (!\Mux1~1_combout  & (((\Mux12~16_combout ))))

	.dataa(\Mux12~18_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux12~16_combout ),
	.datad(\Mux12~1_combout ),
	.cin(gnd),
	.combout(\Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~19 .lut_mask = 16'hBCB0;
defparam \Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N22
cycloneive_io_ibuf \data_writeReg[20]~input (
	.i(data_writeReg[20]),
	.ibar(gnd),
	.o(\data_writeReg[20]~input_o ));
// synopsys translate_off
defparam \data_writeReg[20]~input .bus_hold = "false";
defparam \data_writeReg[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y50_N5
dffeas \REG_WRITE[23].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N31
dffeas \REG_WRITE[19].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N4
cycloneive_lcell_comb \Mux11~7 (
// Equation(s):
// \Mux11~7_combout  = (\ctrl_readRegA[3]~input_o  & (\ctrl_readRegA[2]~input_o )) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & (\REG_WRITE[23].DREG|q [20])) # (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[19].DREG|q [20])))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [20]),
	.datad(\REG_WRITE[19].DREG|q [20]),
	.cin(gnd),
	.combout(\Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~7 .lut_mask = 16'hD9C8;
defparam \Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N15
dffeas \REG_WRITE[31].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N13
dffeas \REG_WRITE[27].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N12
cycloneive_lcell_comb \Mux11~8 (
// Equation(s):
// \Mux11~8_combout  = (\Mux11~7_combout  & ((\REG_WRITE[31].DREG|q [20]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux11~7_combout  & (((\REG_WRITE[27].DREG|q [20] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux11~7_combout ),
	.datab(\REG_WRITE[31].DREG|q [20]),
	.datac(\REG_WRITE[27].DREG|q [20]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~8 .lut_mask = 16'hD8AA;
defparam \Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N3
dffeas \REG_WRITE[30].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N9
dffeas \REG_WRITE[26].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N23
dffeas \REG_WRITE[18].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N29
dffeas \REG_WRITE[22].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N28
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [20]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [20] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [20]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [20]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hCCE2;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N8
cycloneive_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux11~0_combout  & (\REG_WRITE[30].DREG|q [20])) # (!\Mux11~0_combout  & ((\REG_WRITE[26].DREG|q [20]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux11~0_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[30].DREG|q [20]),
	.datac(\REG_WRITE[26].DREG|q [20]),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hDDA0;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N15
dffeas \REG_WRITE[16].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y49_N21
dffeas \REG_WRITE[24].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N20
cycloneive_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [20]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [20]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [20]),
	.datac(\REG_WRITE[24].DREG|q [20]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = 16'hFA44;
defparam \Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y49_N11
dffeas \REG_WRITE[20].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y49_N13
dffeas \REG_WRITE[28].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N10
cycloneive_lcell_comb \Mux11~5 (
// Equation(s):
// \Mux11~5_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux11~4_combout  & ((\REG_WRITE[28].DREG|q [20]))) # (!\Mux11~4_combout  & (\REG_WRITE[20].DREG|q [20])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux11~4_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux11~4_combout ),
	.datac(\REG_WRITE[20].DREG|q [20]),
	.datad(\REG_WRITE[28].DREG|q [20]),
	.cin(gnd),
	.combout(\Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~5 .lut_mask = 16'hEC64;
defparam \Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y57_N23
dffeas \REG_WRITE[29].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y57_N5
dffeas \REG_WRITE[21].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N31
dffeas \REG_WRITE[17].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N21
dffeas \REG_WRITE[25].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N20
cycloneive_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[25].DREG|q [20]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [20] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[17].DREG|q [20]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [20]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'hCCE2;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N4
cycloneive_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux11~2_combout  & (\REG_WRITE[29].DREG|q [20])) # (!\Mux11~2_combout  & ((\REG_WRITE[21].DREG|q [20]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux11~2_combout ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[29].DREG|q [20]),
	.datac(\REG_WRITE[21].DREG|q [20]),
	.datad(\Mux11~2_combout ),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'hDDA0;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N24
cycloneive_lcell_comb \Mux11~6 (
// Equation(s):
// \Mux11~6_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\Mux11~3_combout ))) # (!\ctrl_readRegA[0]~input_o  & (\Mux11~5_combout ))))

	.dataa(\Mux11~5_combout ),
	.datab(\Mux11~3_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~6 .lut_mask = 16'hFC0A;
defparam \Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N10
cycloneive_lcell_comb \Mux11~9 (
// Equation(s):
// \Mux11~9_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux11~6_combout  & (\Mux11~8_combout )) # (!\Mux11~6_combout  & ((\Mux11~1_combout ))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux11~6_combout ))))

	.dataa(\Mux11~8_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux11~1_combout ),
	.datad(\Mux11~6_combout ),
	.cin(gnd),
	.combout(\Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~9 .lut_mask = 16'hBBC0;
defparam \Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y54_N1
dffeas \REG_WRITE[12].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N23
dffeas \REG_WRITE[13].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N22
cycloneive_lcell_comb \Mux11~17 (
// Equation(s):
// \Mux11~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[13].DREG|q [20]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [20]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [20]),
	.datac(\REG_WRITE[13].DREG|q [20]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~17 .lut_mask = 16'hFA44;
defparam \Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y54_N23
dffeas \REG_WRITE[14].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y54_N25
dffeas \REG_WRITE[15].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N22
cycloneive_lcell_comb \Mux11~18 (
// Equation(s):
// \Mux11~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux11~17_combout  & ((\REG_WRITE[15].DREG|q [20]))) # (!\Mux11~17_combout  & (\REG_WRITE[14].DREG|q [20])))) # (!\ctrl_readRegA[1]~input_o  & (\Mux11~17_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux11~17_combout ),
	.datac(\REG_WRITE[14].DREG|q [20]),
	.datad(\REG_WRITE[15].DREG|q [20]),
	.cin(gnd),
	.combout(\Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~18 .lut_mask = 16'hEC64;
defparam \Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N27
dffeas \REG_WRITE[11].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N11
dffeas \REG_WRITE[8].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N17
dffeas \REG_WRITE[10].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N16
cycloneive_lcell_comb \Mux11~10 (
// Equation(s):
// \Mux11~10_combout  = (\ctrl_readRegA[0]~input_o  & (((\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[10].DREG|q [20]))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[8].DREG|q [20]))))

	.dataa(\REG_WRITE[8].DREG|q [20]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [20]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~10 .lut_mask = 16'hFC22;
defparam \Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N25
dffeas \REG_WRITE[9].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
cycloneive_lcell_comb \Mux11~11 (
// Equation(s):
// \Mux11~11_combout  = (\Mux11~10_combout  & ((\REG_WRITE[11].DREG|q [20]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux11~10_combout  & (((\REG_WRITE[9].DREG|q [20] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[11].DREG|q [20]),
	.datab(\Mux11~10_combout ),
	.datac(\REG_WRITE[9].DREG|q [20]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~11 .lut_mask = 16'hB8CC;
defparam \Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y56_N19
dffeas \REG_WRITE[4].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N25
dffeas \REG_WRITE[5].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N24
cycloneive_lcell_comb \Mux11~12 (
// Equation(s):
// \Mux11~12_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[5].DREG|q [20]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [20] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[4].DREG|q [20]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [20]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~12 .lut_mask = 16'hCCE2;
defparam \Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y56_N3
dffeas \REG_WRITE[7].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y56_N25
dffeas \REG_WRITE[6].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N24
cycloneive_lcell_comb \Mux11~13 (
// Equation(s):
// \Mux11~13_combout  = (\Mux11~12_combout  & ((\REG_WRITE[7].DREG|q [20]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux11~12_combout  & (((\REG_WRITE[6].DREG|q [20] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux11~12_combout ),
	.datab(\REG_WRITE[7].DREG|q [20]),
	.datac(\REG_WRITE[6].DREG|q [20]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~13 .lut_mask = 16'hD8AA;
defparam \Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y56_N21
dffeas \REG_WRITE[1].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N28
cycloneive_lcell_comb \Mux11~14 (
// Equation(s):
// \Mux11~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux11~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [20]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux1~3_combout ),
	.datab(\Mux11~13_combout ),
	.datac(\REG_WRITE[1].DREG|q [20]),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~14 .lut_mask = 16'hDDA0;
defparam \Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y56_N11
dffeas \REG_WRITE[2].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y56_N3
dffeas \REG_WRITE[3].DREG|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[20]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[20] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N10
cycloneive_lcell_comb \Mux11~15 (
// Equation(s):
// \Mux11~15_combout  = (\Mux1~2_combout  & ((\Mux11~14_combout  & ((\REG_WRITE[3].DREG|q [20]))) # (!\Mux11~14_combout  & (\REG_WRITE[2].DREG|q [20])))) # (!\Mux1~2_combout  & (\Mux11~14_combout ))

	.dataa(\Mux1~2_combout ),
	.datab(\Mux11~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [20]),
	.datad(\REG_WRITE[3].DREG|q [20]),
	.cin(gnd),
	.combout(\Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~15 .lut_mask = 16'hEC64;
defparam \Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N20
cycloneive_lcell_comb \Mux11~16 (
// Equation(s):
// \Mux11~16_combout  = (\Mux1~0_combout  & (\Mux1~1_combout )) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & (\Mux11~11_combout )) # (!\Mux1~1_combout  & ((\Mux11~15_combout )))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux11~11_combout ),
	.datad(\Mux11~15_combout ),
	.cin(gnd),
	.combout(\Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~16 .lut_mask = 16'hD9C8;
defparam \Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N6
cycloneive_lcell_comb \Mux11~19 (
// Equation(s):
// \Mux11~19_combout  = (\Mux1~0_combout  & ((\Mux11~16_combout  & ((\Mux11~18_combout ))) # (!\Mux11~16_combout  & (\Mux11~9_combout )))) # (!\Mux1~0_combout  & (((\Mux11~16_combout ))))

	.dataa(\Mux11~9_combout ),
	.datab(\Mux11~18_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux11~16_combout ),
	.cin(gnd),
	.combout(\Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~19 .lut_mask = 16'hCFA0;
defparam \Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \data_writeReg[21]~input (
	.i(data_writeReg[21]),
	.ibar(gnd),
	.o(\data_writeReg[21]~input_o ));
// synopsys translate_off
defparam \data_writeReg[21]~input .bus_hold = "false";
defparam \data_writeReg[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y48_N31
dffeas \REG_WRITE[11].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N15
dffeas \REG_WRITE[8].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N21
dffeas \REG_WRITE[9].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N20
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[9].DREG|q [21]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [21] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\REG_WRITE[8].DREG|q [21]),
	.datac(\REG_WRITE[9].DREG|q [21]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hAAE4;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N29
dffeas \REG_WRITE[10].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N28
cycloneive_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\Mux10~0_combout  & ((\REG_WRITE[11].DREG|q [21]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux10~0_combout  & (((\REG_WRITE[10].DREG|q [21] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[11].DREG|q [21]),
	.datab(\Mux10~0_combout ),
	.datac(\REG_WRITE[10].DREG|q [21]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hB8CC;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N11
dffeas \REG_WRITE[12].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y55_N21
dffeas \REG_WRITE[14].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N20
cycloneive_lcell_comb \Mux10~17 (
// Equation(s):
// \Mux10~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [21]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [21] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [21]),
	.datac(\REG_WRITE[14].DREG|q [21]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~17 .lut_mask = 16'hAAE4;
defparam \Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N15
dffeas \REG_WRITE[13].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N1
dffeas \REG_WRITE[15].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N14
cycloneive_lcell_comb \Mux10~18 (
// Equation(s):
// \Mux10~18_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux10~17_combout  & ((\REG_WRITE[15].DREG|q [21]))) # (!\Mux10~17_combout  & (\REG_WRITE[13].DREG|q [21])))) # (!\ctrl_readRegA[0]~input_o  & (\Mux10~17_combout ))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Mux10~17_combout ),
	.datac(\REG_WRITE[13].DREG|q [21]),
	.datad(\REG_WRITE[15].DREG|q [21]),
	.cin(gnd),
	.combout(\Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~18 .lut_mask = 16'hEC64;
defparam \Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y53_N7
dffeas \REG_WRITE[4].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y53_N21
dffeas \REG_WRITE[6].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N20
cycloneive_lcell_comb \Mux10~12 (
// Equation(s):
// \Mux10~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [21]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [21] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[4].DREG|q [21]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[6].DREG|q [21]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~12 .lut_mask = 16'hCCE2;
defparam \Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y53_N15
dffeas \REG_WRITE[7].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y53_N21
dffeas \REG_WRITE[5].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N20
cycloneive_lcell_comb \Mux10~13 (
// Equation(s):
// \Mux10~13_combout  = (\Mux10~12_combout  & ((\REG_WRITE[7].DREG|q [21]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux10~12_combout  & (((\REG_WRITE[5].DREG|q [21] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux10~12_combout ),
	.datab(\REG_WRITE[7].DREG|q [21]),
	.datac(\REG_WRITE[5].DREG|q [21]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~13 .lut_mask = 16'hD8AA;
defparam \Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y52_N9
dffeas \REG_WRITE[1].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N10
cycloneive_lcell_comb \Mux10~14 (
// Equation(s):
// \Mux10~14_combout  = (\Mux1~4_combout  & ((\Mux10~13_combout ) # ((!\Mux1~3_combout )))) # (!\Mux1~4_combout  & (((\REG_WRITE[1].DREG|q [21] & \Mux1~3_combout ))))

	.dataa(\Mux1~4_combout ),
	.datab(\Mux10~13_combout ),
	.datac(\REG_WRITE[1].DREG|q [21]),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~14 .lut_mask = 16'hD8AA;
defparam \Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y52_N19
dffeas \REG_WRITE[3].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y52_N25
dffeas \REG_WRITE[2].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N24
cycloneive_lcell_comb \Mux10~15 (
// Equation(s):
// \Mux10~15_combout  = (\Mux10~14_combout  & ((\REG_WRITE[3].DREG|q [21]) # ((!\Mux1~2_combout )))) # (!\Mux10~14_combout  & (((\REG_WRITE[2].DREG|q [21] & \Mux1~2_combout ))))

	.dataa(\Mux10~14_combout ),
	.datab(\REG_WRITE[3].DREG|q [21]),
	.datac(\REG_WRITE[2].DREG|q [21]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~15 .lut_mask = 16'hD8AA;
defparam \Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N31
dffeas \REG_WRITE[19].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N13
dffeas \REG_WRITE[23].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N12
cycloneive_lcell_comb \Mux10~9 (
// Equation(s):
// \Mux10~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [21]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [21] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[19].DREG|q [21]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [21]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~9 .lut_mask = 16'hCCE2;
defparam \Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N21
dffeas \REG_WRITE[27].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N31
dffeas \REG_WRITE[31].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N20
cycloneive_lcell_comb \Mux10~10 (
// Equation(s):
// \Mux10~10_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux10~9_combout  & ((\REG_WRITE[31].DREG|q [21]))) # (!\Mux10~9_combout  & (\REG_WRITE[27].DREG|q [21])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux10~9_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux10~9_combout ),
	.datac(\REG_WRITE[27].DREG|q [21]),
	.datad(\REG_WRITE[31].DREG|q [21]),
	.cin(gnd),
	.combout(\Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~10 .lut_mask = 16'hEC64;
defparam \Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N11
dffeas \REG_WRITE[30].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N31
dffeas \REG_WRITE[18].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y48_N21
dffeas \REG_WRITE[22].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N20
cycloneive_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [21]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [21] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [21]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [21]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = 16'hCCE2;
defparam \Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N17
dffeas \REG_WRITE[26].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N16
cycloneive_lcell_comb \Mux10~5 (
// Equation(s):
// \Mux10~5_combout  = (\Mux10~4_combout  & ((\REG_WRITE[30].DREG|q [21]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux10~4_combout  & (((\REG_WRITE[26].DREG|q [21] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [21]),
	.datab(\Mux10~4_combout ),
	.datac(\REG_WRITE[26].DREG|q [21]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~5 .lut_mask = 16'hB8CC;
defparam \Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N11
dffeas \REG_WRITE[28].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N7
dffeas \REG_WRITE[16].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N21
dffeas \REG_WRITE[24].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N20
cycloneive_lcell_comb \Mux10~6 (
// Equation(s):
// \Mux10~6_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [21]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [21] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[16].DREG|q [21]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [21]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~6 .lut_mask = 16'hCCE2;
defparam \Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N1
dffeas \REG_WRITE[20].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N0
cycloneive_lcell_comb \Mux10~7 (
// Equation(s):
// \Mux10~7_combout  = (\Mux10~6_combout  & ((\REG_WRITE[28].DREG|q [21]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux10~6_combout  & (((\REG_WRITE[20].DREG|q [21] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[28].DREG|q [21]),
	.datab(\Mux10~6_combout ),
	.datac(\REG_WRITE[20].DREG|q [21]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~7 .lut_mask = 16'hB8CC;
defparam \Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N28
cycloneive_lcell_comb \Mux10~8 (
// Equation(s):
// \Mux10~8_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\Mux10~5_combout )))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\Mux10~7_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Mux10~5_combout ),
	.datad(\Mux10~7_combout ),
	.cin(gnd),
	.combout(\Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~8 .lut_mask = 16'hB9A8;
defparam \Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y48_N15
dffeas \REG_WRITE[17].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y48_N29
dffeas \REG_WRITE[25].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N28
cycloneive_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [21]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [21]))))

	.dataa(\REG_WRITE[17].DREG|q [21]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [21]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'hFC22;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N25
dffeas \REG_WRITE[21].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N11
dffeas \REG_WRITE[29].DREG|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[21]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[21] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N24
cycloneive_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (\Mux10~2_combout  & (((\REG_WRITE[29].DREG|q [21])) # (!\ctrl_readRegA[2]~input_o ))) # (!\Mux10~2_combout  & (\ctrl_readRegA[2]~input_o  & (\REG_WRITE[21].DREG|q [21])))

	.dataa(\Mux10~2_combout ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[21].DREG|q [21]),
	.datad(\REG_WRITE[29].DREG|q [21]),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'hEA62;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N14
cycloneive_lcell_comb \Mux10~11 (
// Equation(s):
// \Mux10~11_combout  = (\Mux10~8_combout  & ((\Mux10~10_combout ) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux10~8_combout  & (((\ctrl_readRegA[0]~input_o  & \Mux10~3_combout ))))

	.dataa(\Mux10~10_combout ),
	.datab(\Mux10~8_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux10~3_combout ),
	.cin(gnd),
	.combout(\Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~11 .lut_mask = 16'hBC8C;
defparam \Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N8
cycloneive_lcell_comb \Mux10~16 (
// Equation(s):
// \Mux10~16_combout  = (\Mux1~1_combout  & (((\Mux1~0_combout )))) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & ((\Mux10~11_combout ))) # (!\Mux1~0_combout  & (\Mux10~15_combout ))))

	.dataa(\Mux10~15_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux10~11_combout ),
	.cin(gnd),
	.combout(\Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~16 .lut_mask = 16'hF2C2;
defparam \Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N10
cycloneive_lcell_comb \Mux10~19 (
// Equation(s):
// \Mux10~19_combout  = (\Mux1~1_combout  & ((\Mux10~16_combout  & ((\Mux10~18_combout ))) # (!\Mux10~16_combout  & (\Mux10~1_combout )))) # (!\Mux1~1_combout  & (((\Mux10~16_combout ))))

	.dataa(\Mux10~1_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux10~18_combout ),
	.datad(\Mux10~16_combout ),
	.cin(gnd),
	.combout(\Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~19 .lut_mask = 16'hF388;
defparam \Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \data_writeReg[22]~input (
	.i(data_writeReg[22]),
	.ibar(gnd),
	.o(\data_writeReg[22]~input_o ));
// synopsys translate_off
defparam \data_writeReg[22]~input .bus_hold = "false";
defparam \data_writeReg[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y47_N23
dffeas \REG_WRITE[30].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N31
dffeas \REG_WRITE[18].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N21
dffeas \REG_WRITE[22].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [22]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [22] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [22]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [22]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hCCE2;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N5
dffeas \REG_WRITE[26].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N4
cycloneive_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\Mux9~0_combout  & ((\REG_WRITE[30].DREG|q [22]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux9~0_combout  & (((\REG_WRITE[26].DREG|q [22] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [22]),
	.datab(\Mux9~0_combout ),
	.datac(\REG_WRITE[26].DREG|q [22]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hB8CC;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N21
dffeas \REG_WRITE[31].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N27
dffeas \REG_WRITE[27].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N25
dffeas \REG_WRITE[23].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N19
dffeas \REG_WRITE[19].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N24
cycloneive_lcell_comb \Mux9~7 (
// Equation(s):
// \Mux9~7_combout  = (\ctrl_readRegA[3]~input_o  & (\ctrl_readRegA[2]~input_o )) # (!\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o  & (\REG_WRITE[23].DREG|q [22])) # (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[19].DREG|q [22])))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [22]),
	.datad(\REG_WRITE[19].DREG|q [22]),
	.cin(gnd),
	.combout(\Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~7 .lut_mask = 16'hD9C8;
defparam \Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N26
cycloneive_lcell_comb \Mux9~8 (
// Equation(s):
// \Mux9~8_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux9~7_combout  & (\REG_WRITE[31].DREG|q [22])) # (!\Mux9~7_combout  & ((\REG_WRITE[27].DREG|q [22]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux9~7_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[31].DREG|q [22]),
	.datac(\REG_WRITE[27].DREG|q [22]),
	.datad(\Mux9~7_combout ),
	.cin(gnd),
	.combout(\Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~8 .lut_mask = 16'hDDA0;
defparam \Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N15
dffeas \REG_WRITE[16].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N29
dffeas \REG_WRITE[24].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N28
cycloneive_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [22]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [22]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [22]),
	.datac(\REG_WRITE[24].DREG|q [22]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = 16'hFA44;
defparam \Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N25
dffeas \REG_WRITE[20].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y49_N19
dffeas \REG_WRITE[28].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N24
cycloneive_lcell_comb \Mux9~5 (
// Equation(s):
// \Mux9~5_combout  = (\Mux9~4_combout  & (((\REG_WRITE[28].DREG|q [22])) # (!\ctrl_readRegA[2]~input_o ))) # (!\Mux9~4_combout  & (\ctrl_readRegA[2]~input_o  & (\REG_WRITE[20].DREG|q [22])))

	.dataa(\Mux9~4_combout ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[20].DREG|q [22]),
	.datad(\REG_WRITE[28].DREG|q [22]),
	.cin(gnd),
	.combout(\Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~5 .lut_mask = 16'hEA62;
defparam \Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N27
dffeas \REG_WRITE[29].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N27
dffeas \REG_WRITE[17].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N1
dffeas \REG_WRITE[25].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N0
cycloneive_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[25].DREG|q [22]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [22] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[17].DREG|q [22]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [22]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hCCE2;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N25
dffeas \REG_WRITE[21].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N24
cycloneive_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\Mux9~2_combout  & ((\REG_WRITE[29].DREG|q [22]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux9~2_combout  & (((\REG_WRITE[21].DREG|q [22] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[29].DREG|q [22]),
	.datab(\Mux9~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [22]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hB8CC;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N16
cycloneive_lcell_comb \Mux9~6 (
// Equation(s):
// \Mux9~6_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\Mux9~3_combout ))) # (!\ctrl_readRegA[0]~input_o  & (\Mux9~5_combout ))))

	.dataa(\Mux9~5_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux9~3_combout ),
	.cin(gnd),
	.combout(\Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~6 .lut_mask = 16'hF2C2;
defparam \Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N6
cycloneive_lcell_comb \Mux9~9 (
// Equation(s):
// \Mux9~9_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux9~6_combout  & ((\Mux9~8_combout ))) # (!\Mux9~6_combout  & (\Mux9~1_combout )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux9~6_combout ))))

	.dataa(\Mux9~1_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux9~8_combout ),
	.datad(\Mux9~6_combout ),
	.cin(gnd),
	.combout(\Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~9 .lut_mask = 16'hF388;
defparam \Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y57_N17
dffeas \REG_WRITE[1].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N7
dffeas \REG_WRITE[4].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N29
dffeas \REG_WRITE[5].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N28
cycloneive_lcell_comb \Mux9~12 (
// Equation(s):
// \Mux9~12_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[5].DREG|q [22]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [22] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[4].DREG|q [22]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [22]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~12 .lut_mask = 16'hCCE2;
defparam \Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y57_N11
dffeas \REG_WRITE[7].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y56_N31
dffeas \REG_WRITE[6].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N30
cycloneive_lcell_comb \Mux9~13 (
// Equation(s):
// \Mux9~13_combout  = (\Mux9~12_combout  & ((\REG_WRITE[7].DREG|q [22]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux9~12_combout  & (((\REG_WRITE[6].DREG|q [22] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux9~12_combout ),
	.datab(\REG_WRITE[7].DREG|q [22]),
	.datac(\REG_WRITE[6].DREG|q [22]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~13 .lut_mask = 16'hD8AA;
defparam \Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N24
cycloneive_lcell_comb \Mux9~14 (
// Equation(s):
// \Mux9~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & ((\Mux9~13_combout ))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [22])))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux1~3_combout ),
	.datab(\REG_WRITE[1].DREG|q [22]),
	.datac(\Mux9~13_combout ),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~14 .lut_mask = 16'hF588;
defparam \Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y56_N21
dffeas \REG_WRITE[2].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y56_N9
dffeas \REG_WRITE[3].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N20
cycloneive_lcell_comb \Mux9~15 (
// Equation(s):
// \Mux9~15_combout  = (\Mux1~2_combout  & ((\Mux9~14_combout  & ((\REG_WRITE[3].DREG|q [22]))) # (!\Mux9~14_combout  & (\REG_WRITE[2].DREG|q [22])))) # (!\Mux1~2_combout  & (\Mux9~14_combout ))

	.dataa(\Mux1~2_combout ),
	.datab(\Mux9~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [22]),
	.datad(\REG_WRITE[3].DREG|q [22]),
	.cin(gnd),
	.combout(\Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~15 .lut_mask = 16'hEC64;
defparam \Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y56_N15
dffeas \REG_WRITE[8].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y56_N13
dffeas \REG_WRITE[10].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N12
cycloneive_lcell_comb \Mux9~10 (
// Equation(s):
// \Mux9~10_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[10].DREG|q [22]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[8].DREG|q [22] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[8].DREG|q [22]),
	.datac(\REG_WRITE[10].DREG|q [22]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~10 .lut_mask = 16'hAAE4;
defparam \Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y55_N25
dffeas \REG_WRITE[9].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y55_N27
dffeas \REG_WRITE[11].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N24
cycloneive_lcell_comb \Mux9~11 (
// Equation(s):
// \Mux9~11_combout  = (\Mux9~10_combout  & (((\REG_WRITE[11].DREG|q [22])) # (!\ctrl_readRegA[0]~input_o ))) # (!\Mux9~10_combout  & (\ctrl_readRegA[0]~input_o  & (\REG_WRITE[9].DREG|q [22])))

	.dataa(\Mux9~10_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[9].DREG|q [22]),
	.datad(\REG_WRITE[11].DREG|q [22]),
	.cin(gnd),
	.combout(\Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~11 .lut_mask = 16'hEA62;
defparam \Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N0
cycloneive_lcell_comb \Mux9~16 (
// Equation(s):
// \Mux9~16_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout )))) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux9~11_combout ))) # (!\Mux1~1_combout  & (\Mux9~15_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux9~15_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux9~11_combout ),
	.cin(gnd),
	.combout(\Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~16 .lut_mask = 16'hF4A4;
defparam \Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N3
dffeas \REG_WRITE[15].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y51_N25
dffeas \REG_WRITE[14].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N7
dffeas \REG_WRITE[12].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N13
dffeas \REG_WRITE[13].DREG|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[22]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[22] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
cycloneive_lcell_comb \Mux9~17 (
// Equation(s):
// \Mux9~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[13].DREG|q [22]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [22]))))

	.dataa(\REG_WRITE[12].DREG|q [22]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [22]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~17 .lut_mask = 16'hFC22;
defparam \Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N24
cycloneive_lcell_comb \Mux9~18 (
// Equation(s):
// \Mux9~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux9~17_combout  & (\REG_WRITE[15].DREG|q [22])) # (!\Mux9~17_combout  & ((\REG_WRITE[14].DREG|q [22]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux9~17_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[15].DREG|q [22]),
	.datac(\REG_WRITE[14].DREG|q [22]),
	.datad(\Mux9~17_combout ),
	.cin(gnd),
	.combout(\Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~18 .lut_mask = 16'hDDA0;
defparam \Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N2
cycloneive_lcell_comb \Mux9~19 (
// Equation(s):
// \Mux9~19_combout  = (\Mux9~16_combout  & (((\Mux9~18_combout ) # (!\Mux1~0_combout )))) # (!\Mux9~16_combout  & (\Mux9~9_combout  & ((\Mux1~0_combout ))))

	.dataa(\Mux9~9_combout ),
	.datab(\Mux9~16_combout ),
	.datac(\Mux9~18_combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~19 .lut_mask = 16'hE2CC;
defparam \Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N22
cycloneive_io_ibuf \data_writeReg[23]~input (
	.i(data_writeReg[23]),
	.ibar(gnd),
	.o(\data_writeReg[23]~input_o ));
// synopsys translate_off
defparam \data_writeReg[23]~input .bus_hold = "false";
defparam \data_writeReg[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y51_N31
dffeas \REG_WRITE[15].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y54_N19
dffeas \REG_WRITE[14].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y54_N21
dffeas \REG_WRITE[12].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N18
cycloneive_lcell_comb \Mux8~17 (
// Equation(s):
// \Mux8~17_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[14].DREG|q [23])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[12].DREG|q [23]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[14].DREG|q [23]),
	.datad(\REG_WRITE[12].DREG|q [23]),
	.cin(gnd),
	.combout(\Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~17 .lut_mask = 16'hB9A8;
defparam \Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N13
dffeas \REG_WRITE[13].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N12
cycloneive_lcell_comb \Mux8~18 (
// Equation(s):
// \Mux8~18_combout  = (\Mux8~17_combout  & ((\REG_WRITE[15].DREG|q [23]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux8~17_combout  & (((\REG_WRITE[13].DREG|q [23] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[15].DREG|q [23]),
	.datab(\Mux8~17_combout ),
	.datac(\REG_WRITE[13].DREG|q [23]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~18 .lut_mask = 16'hB8CC;
defparam \Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y54_N11
dffeas \REG_WRITE[3].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y54_N9
dffeas \REG_WRITE[2].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y55_N31
dffeas \REG_WRITE[7].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N19
dffeas \REG_WRITE[6].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y55_N21
dffeas \REG_WRITE[4].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N18
cycloneive_lcell_comb \Mux8~12 (
// Equation(s):
// \Mux8~12_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[6].DREG|q [23])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[4].DREG|q [23]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[6].DREG|q [23]),
	.datad(\REG_WRITE[4].DREG|q [23]),
	.cin(gnd),
	.combout(\Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~12 .lut_mask = 16'hB9A8;
defparam \Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y55_N27
dffeas \REG_WRITE[5].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N26
cycloneive_lcell_comb \Mux8~13 (
// Equation(s):
// \Mux8~13_combout  = (\Mux8~12_combout  & ((\REG_WRITE[7].DREG|q [23]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux8~12_combout  & (((\REG_WRITE[5].DREG|q [23] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[7].DREG|q [23]),
	.datab(\Mux8~12_combout ),
	.datac(\REG_WRITE[5].DREG|q [23]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~13 .lut_mask = 16'hB8CC;
defparam \Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y55_N29
dffeas \REG_WRITE[1].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N4
cycloneive_lcell_comb \Mux8~14 (
// Equation(s):
// \Mux8~14_combout  = (\Mux1~4_combout  & (((\Mux8~13_combout )) # (!\Mux1~3_combout ))) # (!\Mux1~4_combout  & (\Mux1~3_combout  & ((\REG_WRITE[1].DREG|q [23]))))

	.dataa(\Mux1~4_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\Mux8~13_combout ),
	.datad(\REG_WRITE[1].DREG|q [23]),
	.cin(gnd),
	.combout(\Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~14 .lut_mask = 16'hE6A2;
defparam \Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N8
cycloneive_lcell_comb \Mux8~15 (
// Equation(s):
// \Mux8~15_combout  = (\Mux1~2_combout  & ((\Mux8~14_combout  & (\REG_WRITE[3].DREG|q [23])) # (!\Mux8~14_combout  & ((\REG_WRITE[2].DREG|q [23]))))) # (!\Mux1~2_combout  & (((\Mux8~14_combout ))))

	.dataa(\REG_WRITE[3].DREG|q [23]),
	.datab(\Mux1~2_combout ),
	.datac(\REG_WRITE[2].DREG|q [23]),
	.datad(\Mux8~14_combout ),
	.cin(gnd),
	.combout(\Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~15 .lut_mask = 16'hBBC0;
defparam \Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N27
dffeas \REG_WRITE[29].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N7
dffeas \REG_WRITE[17].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N29
dffeas \REG_WRITE[25].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N28
cycloneive_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[25].DREG|q [23]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [23] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[17].DREG|q [23]),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [23]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hCCE2;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N1
dffeas \REG_WRITE[21].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N0
cycloneive_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (\Mux8~2_combout  & ((\REG_WRITE[29].DREG|q [23]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux8~2_combout  & (((\REG_WRITE[21].DREG|q [23] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[29].DREG|q [23]),
	.datab(\Mux8~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [23]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'hB8CC;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N27
dffeas \REG_WRITE[16].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N1
dffeas \REG_WRITE[24].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N0
cycloneive_lcell_comb \Mux8~6 (
// Equation(s):
// \Mux8~6_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [23]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [23]))))

	.dataa(\REG_WRITE[16].DREG|q [23]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [23]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~6 .lut_mask = 16'hFC22;
defparam \Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N15
dffeas \REG_WRITE[28].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y49_N29
dffeas \REG_WRITE[20].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N28
cycloneive_lcell_comb \Mux8~7 (
// Equation(s):
// \Mux8~7_combout  = (\Mux8~6_combout  & ((\REG_WRITE[28].DREG|q [23]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux8~6_combout  & (((\REG_WRITE[20].DREG|q [23] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\Mux8~6_combout ),
	.datab(\REG_WRITE[28].DREG|q [23]),
	.datac(\REG_WRITE[20].DREG|q [23]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~7 .lut_mask = 16'hD8AA;
defparam \Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N11
dffeas \REG_WRITE[30].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N27
dffeas \REG_WRITE[18].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N17
dffeas \REG_WRITE[22].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N16
cycloneive_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [23]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [23] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [23]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [23]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = 16'hCCE2;
defparam \Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N25
dffeas \REG_WRITE[26].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N24
cycloneive_lcell_comb \Mux8~5 (
// Equation(s):
// \Mux8~5_combout  = (\Mux8~4_combout  & ((\REG_WRITE[30].DREG|q [23]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux8~4_combout  & (((\REG_WRITE[26].DREG|q [23] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [23]),
	.datab(\Mux8~4_combout ),
	.datac(\REG_WRITE[26].DREG|q [23]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~5 .lut_mask = 16'hB8CC;
defparam \Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N4
cycloneive_lcell_comb \Mux8~8 (
// Equation(s):
// \Mux8~8_combout  = (\ctrl_readRegA[0]~input_o  & (((\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o  & ((\Mux8~5_combout ))) # (!\ctrl_readRegA[1]~input_o  & (\Mux8~7_combout ))))

	.dataa(\Mux8~7_combout ),
	.datab(\Mux8~5_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~8 .lut_mask = 16'hFC0A;
defparam \Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N15
dffeas \REG_WRITE[31].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N13
dffeas \REG_WRITE[27].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N7
dffeas \REG_WRITE[19].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y47_N5
dffeas \REG_WRITE[23].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N4
cycloneive_lcell_comb \Mux8~9 (
// Equation(s):
// \Mux8~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [23]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [23] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[19].DREG|q [23]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [23]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~9 .lut_mask = 16'hCCE2;
defparam \Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N12
cycloneive_lcell_comb \Mux8~10 (
// Equation(s):
// \Mux8~10_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux8~9_combout  & (\REG_WRITE[31].DREG|q [23])) # (!\Mux8~9_combout  & ((\REG_WRITE[27].DREG|q [23]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux8~9_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[31].DREG|q [23]),
	.datac(\REG_WRITE[27].DREG|q [23]),
	.datad(\Mux8~9_combout ),
	.cin(gnd),
	.combout(\Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~10 .lut_mask = 16'hDDA0;
defparam \Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N30
cycloneive_lcell_comb \Mux8~11 (
// Equation(s):
// \Mux8~11_combout  = (\Mux8~8_combout  & (((\Mux8~10_combout ) # (!\ctrl_readRegA[0]~input_o )))) # (!\Mux8~8_combout  & (\Mux8~3_combout  & (\ctrl_readRegA[0]~input_o )))

	.dataa(\Mux8~3_combout ),
	.datab(\Mux8~8_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux8~10_combout ),
	.cin(gnd),
	.combout(\Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~11 .lut_mask = 16'hEC2C;
defparam \Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N22
cycloneive_lcell_comb \Mux8~16 (
// Equation(s):
// \Mux8~16_combout  = (\Mux1~0_combout  & (((\Mux8~11_combout ) # (\Mux1~1_combout )))) # (!\Mux1~0_combout  & (\Mux8~15_combout  & ((!\Mux1~1_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux8~15_combout ),
	.datac(\Mux8~11_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~16 .lut_mask = 16'hAAE4;
defparam \Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y56_N9
dffeas \REG_WRITE[11].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y56_N9
dffeas \REG_WRITE[10].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y56_N19
dffeas \REG_WRITE[8].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y56_N13
dffeas \REG_WRITE[9].DREG|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[23]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[23] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N12
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[9].DREG|q [23]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [23]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[8].DREG|q [23]),
	.datac(\REG_WRITE[9].DREG|q [23]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hFA44;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N8
cycloneive_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux8~0_combout  & (\REG_WRITE[11].DREG|q [23])) # (!\Mux8~0_combout  & ((\REG_WRITE[10].DREG|q [23]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux8~0_combout ))))

	.dataa(\REG_WRITE[11].DREG|q [23]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [23]),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hBBC0;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N24
cycloneive_lcell_comb \Mux8~19 (
// Equation(s):
// \Mux8~19_combout  = (\Mux1~1_combout  & ((\Mux8~16_combout  & (\Mux8~18_combout )) # (!\Mux8~16_combout  & ((\Mux8~1_combout ))))) # (!\Mux1~1_combout  & (((\Mux8~16_combout ))))

	.dataa(\Mux8~18_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\Mux8~16_combout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~19 .lut_mask = 16'hBCB0;
defparam \Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \data_writeReg[24]~input (
	.i(data_writeReg[24]),
	.ibar(gnd),
	.o(\data_writeReg[24]~input_o ));
// synopsys translate_off
defparam \data_writeReg[24]~input .bus_hold = "false";
defparam \data_writeReg[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y54_N21
dffeas \REG_WRITE[12].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N27
dffeas \REG_WRITE[13].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N26
cycloneive_lcell_comb \Mux7~17 (
// Equation(s):
// \Mux7~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[13].DREG|q [24]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [24]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [24]),
	.datac(\REG_WRITE[13].DREG|q [24]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~17 .lut_mask = 16'hFA44;
defparam \Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N25
dffeas \REG_WRITE[14].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N19
dffeas \REG_WRITE[15].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N24
cycloneive_lcell_comb \Mux7~18 (
// Equation(s):
// \Mux7~18_combout  = (\Mux7~17_combout  & (((\REG_WRITE[15].DREG|q [24])) # (!\ctrl_readRegA[1]~input_o ))) # (!\Mux7~17_combout  & (\ctrl_readRegA[1]~input_o  & (\REG_WRITE[14].DREG|q [24])))

	.dataa(\Mux7~17_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[14].DREG|q [24]),
	.datad(\REG_WRITE[15].DREG|q [24]),
	.cin(gnd),
	.combout(\Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~18 .lut_mask = 16'hEA62;
defparam \Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N23
dffeas \REG_WRITE[30].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N27
dffeas \REG_WRITE[18].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N1
dffeas \REG_WRITE[22].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N0
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [24]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [24] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[18].DREG|q [24]),
	.datac(\REG_WRITE[22].DREG|q [24]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hAAE4;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N13
dffeas \REG_WRITE[26].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N12
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & ((\REG_WRITE[30].DREG|q [24]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux7~0_combout  & (((\REG_WRITE[26].DREG|q [24] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [24]),
	.datab(\Mux7~0_combout ),
	.datac(\REG_WRITE[26].DREG|q [24]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hB8CC;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N27
dffeas \REG_WRITE[28].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N21
dffeas \REG_WRITE[16].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N3
dffeas \REG_WRITE[24].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N2
cycloneive_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [24]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [24] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [24]),
	.datac(\REG_WRITE[24].DREG|q [24]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'hAAE4;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N1
dffeas \REG_WRITE[20].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N0
cycloneive_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = (\Mux7~4_combout  & ((\REG_WRITE[28].DREG|q [24]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux7~4_combout  & (((\REG_WRITE[20].DREG|q [24] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[28].DREG|q [24]),
	.datab(\Mux7~4_combout ),
	.datac(\REG_WRITE[20].DREG|q [24]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~5 .lut_mask = 16'hB8CC;
defparam \Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N31
dffeas \REG_WRITE[29].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N13
dffeas \REG_WRITE[21].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N11
dffeas \REG_WRITE[17].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N9
dffeas \REG_WRITE[25].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N8
cycloneive_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [24]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [24]))))

	.dataa(\REG_WRITE[17].DREG|q [24]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [24]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hFC22;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N12
cycloneive_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux7~2_combout  & (\REG_WRITE[29].DREG|q [24])) # (!\Mux7~2_combout  & ((\REG_WRITE[21].DREG|q [24]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux7~2_combout ))))

	.dataa(\REG_WRITE[29].DREG|q [24]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[21].DREG|q [24]),
	.datad(\Mux7~2_combout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hBBC0;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N28
cycloneive_lcell_comb \Mux7~6 (
// Equation(s):
// \Mux7~6_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\Mux7~3_combout ))) # (!\ctrl_readRegA[0]~input_o  & (\Mux7~5_combout ))))

	.dataa(\Mux7~5_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux7~3_combout ),
	.cin(gnd),
	.combout(\Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~6 .lut_mask = 16'hF2C2;
defparam \Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N19
dffeas \REG_WRITE[31].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N9
dffeas \REG_WRITE[27].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N27
dffeas \REG_WRITE[19].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N25
dffeas \REG_WRITE[23].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N24
cycloneive_lcell_comb \Mux7~7 (
// Equation(s):
// \Mux7~7_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [24]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [24] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [24]),
	.datac(\REG_WRITE[23].DREG|q [24]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~7 .lut_mask = 16'hAAE4;
defparam \Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N8
cycloneive_lcell_comb \Mux7~8 (
// Equation(s):
// \Mux7~8_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux7~7_combout  & (\REG_WRITE[31].DREG|q [24])) # (!\Mux7~7_combout  & ((\REG_WRITE[27].DREG|q [24]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux7~7_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[31].DREG|q [24]),
	.datac(\REG_WRITE[27].DREG|q [24]),
	.datad(\Mux7~7_combout ),
	.cin(gnd),
	.combout(\Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~8 .lut_mask = 16'hDDA0;
defparam \Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N14
cycloneive_lcell_comb \Mux7~9 (
// Equation(s):
// \Mux7~9_combout  = (\Mux7~6_combout  & (((\Mux7~8_combout ) # (!\ctrl_readRegA[1]~input_o )))) # (!\Mux7~6_combout  & (\Mux7~1_combout  & ((\ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux7~1_combout ),
	.datab(\Mux7~6_combout ),
	.datac(\Mux7~8_combout ),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~9 .lut_mask = 16'hE2CC;
defparam \Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y54_N11
dffeas \REG_WRITE[1].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N3
dffeas \REG_WRITE[4].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N17
dffeas \REG_WRITE[5].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N16
cycloneive_lcell_comb \Mux7~12 (
// Equation(s):
// \Mux7~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[5].DREG|q [24]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [24]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [24]),
	.datac(\REG_WRITE[5].DREG|q [24]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~12 .lut_mask = 16'hFA44;
defparam \Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y54_N5
dffeas \REG_WRITE[7].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y56_N19
dffeas \REG_WRITE[6].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N18
cycloneive_lcell_comb \Mux7~13 (
// Equation(s):
// \Mux7~13_combout  = (\Mux7~12_combout  & ((\REG_WRITE[7].DREG|q [24]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux7~12_combout  & (((\REG_WRITE[6].DREG|q [24] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux7~12_combout ),
	.datab(\REG_WRITE[7].DREG|q [24]),
	.datac(\REG_WRITE[6].DREG|q [24]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~13 .lut_mask = 16'hD8AA;
defparam \Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N30
cycloneive_lcell_comb \Mux7~14 (
// Equation(s):
// \Mux7~14_combout  = (\Mux1~4_combout  & (((\Mux7~13_combout ) # (!\Mux1~3_combout )))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [24] & ((\Mux1~3_combout ))))

	.dataa(\REG_WRITE[1].DREG|q [24]),
	.datab(\Mux7~13_combout ),
	.datac(\Mux1~4_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~14 .lut_mask = 16'hCAF0;
defparam \Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y54_N19
dffeas \REG_WRITE[2].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y54_N13
dffeas \REG_WRITE[3].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N18
cycloneive_lcell_comb \Mux7~15 (
// Equation(s):
// \Mux7~15_combout  = (\Mux7~14_combout  & (((\REG_WRITE[3].DREG|q [24])) # (!\Mux1~2_combout ))) # (!\Mux7~14_combout  & (\Mux1~2_combout  & (\REG_WRITE[2].DREG|q [24])))

	.dataa(\Mux7~14_combout ),
	.datab(\Mux1~2_combout ),
	.datac(\REG_WRITE[2].DREG|q [24]),
	.datad(\REG_WRITE[3].DREG|q [24]),
	.cin(gnd),
	.combout(\Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~15 .lut_mask = 16'hEA62;
defparam \Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y56_N23
dffeas \REG_WRITE[8].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y56_N29
dffeas \REG_WRITE[10].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N28
cycloneive_lcell_comb \Mux7~10 (
// Equation(s):
// \Mux7~10_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[10].DREG|q [24]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[8].DREG|q [24] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[8].DREG|q [24]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [24]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~10 .lut_mask = 16'hCCE2;
defparam \Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y56_N19
dffeas \REG_WRITE[11].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y56_N31
dffeas \REG_WRITE[9].DREG|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[24]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[24] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N30
cycloneive_lcell_comb \Mux7~11 (
// Equation(s):
// \Mux7~11_combout  = (\Mux7~10_combout  & ((\REG_WRITE[11].DREG|q [24]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux7~10_combout  & (((\REG_WRITE[9].DREG|q [24] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux7~10_combout ),
	.datab(\REG_WRITE[11].DREG|q [24]),
	.datac(\REG_WRITE[9].DREG|q [24]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~11 .lut_mask = 16'hD8AA;
defparam \Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N30
cycloneive_lcell_comb \Mux7~16 (
// Equation(s):
// \Mux7~16_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout )))) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux7~11_combout ))) # (!\Mux1~1_combout  & (\Mux7~15_combout ))))

	.dataa(\Mux7~15_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux7~11_combout ),
	.cin(gnd),
	.combout(\Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~16 .lut_mask = 16'hF2C2;
defparam \Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N4
cycloneive_lcell_comb \Mux7~19 (
// Equation(s):
// \Mux7~19_combout  = (\Mux1~0_combout  & ((\Mux7~16_combout  & (\Mux7~18_combout )) # (!\Mux7~16_combout  & ((\Mux7~9_combout ))))) # (!\Mux1~0_combout  & (((\Mux7~16_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux7~18_combout ),
	.datac(\Mux7~9_combout ),
	.datad(\Mux7~16_combout ),
	.cin(gnd),
	.combout(\Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~19 .lut_mask = 16'hDDA0;
defparam \Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \data_writeReg[25]~input (
	.i(data_writeReg[25]),
	.ibar(gnd),
	.o(\data_writeReg[25]~input_o ));
// synopsys translate_off
defparam \data_writeReg[25]~input .bus_hold = "false";
defparam \data_writeReg[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y54_N17
dffeas \REG_WRITE[12].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y54_N31
dffeas \REG_WRITE[14].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N30
cycloneive_lcell_comb \Mux6~17 (
// Equation(s):
// \Mux6~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [25]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [25] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [25]),
	.datac(\REG_WRITE[14].DREG|q [25]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~17 .lut_mask = 16'hAAE4;
defparam \Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N9
dffeas \REG_WRITE[13].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N3
dffeas \REG_WRITE[15].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N8
cycloneive_lcell_comb \Mux6~18 (
// Equation(s):
// \Mux6~18_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux6~17_combout  & ((\REG_WRITE[15].DREG|q [25]))) # (!\Mux6~17_combout  & (\REG_WRITE[13].DREG|q [25])))) # (!\ctrl_readRegA[0]~input_o  & (\Mux6~17_combout ))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Mux6~17_combout ),
	.datac(\REG_WRITE[13].DREG|q [25]),
	.datad(\REG_WRITE[15].DREG|q [25]),
	.cin(gnd),
	.combout(\Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~18 .lut_mask = 16'hEC64;
defparam \Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y56_N21
dffeas \REG_WRITE[11].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y56_N17
dffeas \REG_WRITE[10].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y56_N25
dffeas \REG_WRITE[9].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y56_N3
dffeas \REG_WRITE[8].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y56_N24
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\ctrl_readRegA[1]~input_o  & (\ctrl_readRegA[0]~input_o )) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\REG_WRITE[9].DREG|q [25])) # (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [25])))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[9].DREG|q [25]),
	.datad(\REG_WRITE[8].DREG|q [25]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hD9C8;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N16
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux6~0_combout  & (\REG_WRITE[11].DREG|q [25])) # (!\Mux6~0_combout  & ((\REG_WRITE[10].DREG|q [25]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux6~0_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[11].DREG|q [25]),
	.datac(\REG_WRITE[10].DREG|q [25]),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hDDA0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y48_N9
dffeas \REG_WRITE[16].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N7
dffeas \REG_WRITE[24].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N6
cycloneive_lcell_comb \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [25]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [25] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [25]),
	.datac(\REG_WRITE[24].DREG|q [25]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~6 .lut_mask = 16'hAAE4;
defparam \Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y48_N17
dffeas \REG_WRITE[20].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y48_N19
dffeas \REG_WRITE[28].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N16
cycloneive_lcell_comb \Mux6~7 (
// Equation(s):
// \Mux6~7_combout  = (\Mux6~6_combout  & (((\REG_WRITE[28].DREG|q [25])) # (!\ctrl_readRegA[2]~input_o ))) # (!\Mux6~6_combout  & (\ctrl_readRegA[2]~input_o  & (\REG_WRITE[20].DREG|q [25])))

	.dataa(\Mux6~6_combout ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[20].DREG|q [25]),
	.datad(\REG_WRITE[28].DREG|q [25]),
	.cin(gnd),
	.combout(\Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~7 .lut_mask = 16'hEA62;
defparam \Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N7
dffeas \REG_WRITE[30].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N23
dffeas \REG_WRITE[18].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N29
dffeas \REG_WRITE[22].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N28
cycloneive_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [25]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [25] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[18].DREG|q [25]),
	.datac(\REG_WRITE[22].DREG|q [25]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hAAE4;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N13
dffeas \REG_WRITE[26].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N12
cycloneive_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = (\Mux6~4_combout  & ((\REG_WRITE[30].DREG|q [25]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux6~4_combout  & (((\REG_WRITE[26].DREG|q [25] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [25]),
	.datab(\Mux6~4_combout ),
	.datac(\REG_WRITE[26].DREG|q [25]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~5 .lut_mask = 16'hB8CC;
defparam \Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N24
cycloneive_lcell_comb \Mux6~8 (
// Equation(s):
// \Mux6~8_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o ) # (\Mux6~5_combout )))) # (!\ctrl_readRegA[1]~input_o  & (\Mux6~7_combout  & (!\ctrl_readRegA[0]~input_o )))

	.dataa(\Mux6~7_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux6~5_combout ),
	.cin(gnd),
	.combout(\Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~8 .lut_mask = 16'hCEC2;
defparam \Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N23
dffeas \REG_WRITE[17].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N21
dffeas \REG_WRITE[25].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N20
cycloneive_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [25]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [25]))))

	.dataa(\REG_WRITE[17].DREG|q [25]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [25]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hFC22;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N17
dffeas \REG_WRITE[21].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N19
dffeas \REG_WRITE[29].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N16
cycloneive_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux6~2_combout  & ((\REG_WRITE[29].DREG|q [25]))) # (!\Mux6~2_combout  & (\REG_WRITE[21].DREG|q [25])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux6~2_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux6~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [25]),
	.datad(\REG_WRITE[29].DREG|q [25]),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hEC64;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y54_N11
dffeas \REG_WRITE[31].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N31
dffeas \REG_WRITE[19].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N13
dffeas \REG_WRITE[23].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N12
cycloneive_lcell_comb \Mux6~9 (
// Equation(s):
// \Mux6~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [25]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [25] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [25]),
	.datac(\REG_WRITE[23].DREG|q [25]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~9 .lut_mask = 16'hAAE4;
defparam \Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y54_N9
dffeas \REG_WRITE[27].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N8
cycloneive_lcell_comb \Mux6~10 (
// Equation(s):
// \Mux6~10_combout  = (\Mux6~9_combout  & ((\REG_WRITE[31].DREG|q [25]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux6~9_combout  & (((\REG_WRITE[27].DREG|q [25] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[31].DREG|q [25]),
	.datab(\Mux6~9_combout ),
	.datac(\REG_WRITE[27].DREG|q [25]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~10 .lut_mask = 16'hB8CC;
defparam \Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N4
cycloneive_lcell_comb \Mux6~11 (
// Equation(s):
// \Mux6~11_combout  = (\Mux6~8_combout  & (((\Mux6~10_combout ) # (!\ctrl_readRegA[0]~input_o )))) # (!\Mux6~8_combout  & (\Mux6~3_combout  & ((\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux6~8_combout ),
	.datab(\Mux6~3_combout ),
	.datac(\Mux6~10_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~11 .lut_mask = 16'hE4AA;
defparam \Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y56_N11
dffeas \REG_WRITE[3].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N31
dffeas \REG_WRITE[4].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N5
dffeas \REG_WRITE[6].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N4
cycloneive_lcell_comb \Mux6~12 (
// Equation(s):
// \Mux6~12_combout  = (\ctrl_readRegA[0]~input_o  & (((\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[6].DREG|q [25]))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [25]))))

	.dataa(\REG_WRITE[4].DREG|q [25]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[6].DREG|q [25]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~12 .lut_mask = 16'hFC22;
defparam \Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y55_N23
dffeas \REG_WRITE[5].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y55_N19
dffeas \REG_WRITE[7].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N22
cycloneive_lcell_comb \Mux6~13 (
// Equation(s):
// \Mux6~13_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux6~12_combout  & ((\REG_WRITE[7].DREG|q [25]))) # (!\Mux6~12_combout  & (\REG_WRITE[5].DREG|q [25])))) # (!\ctrl_readRegA[0]~input_o  & (\Mux6~12_combout ))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Mux6~12_combout ),
	.datac(\REG_WRITE[5].DREG|q [25]),
	.datad(\REG_WRITE[7].DREG|q [25]),
	.cin(gnd),
	.combout(\Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~13 .lut_mask = 16'hEC64;
defparam \Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y55_N1
dffeas \REG_WRITE[1].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N12
cycloneive_lcell_comb \Mux6~14 (
// Equation(s):
// \Mux6~14_combout  = (\Mux1~4_combout  & (((\Mux6~13_combout )) # (!\Mux1~3_combout ))) # (!\Mux1~4_combout  & (\Mux1~3_combout  & ((\REG_WRITE[1].DREG|q [25]))))

	.dataa(\Mux1~4_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\Mux6~13_combout ),
	.datad(\REG_WRITE[1].DREG|q [25]),
	.cin(gnd),
	.combout(\Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~14 .lut_mask = 16'hE6A2;
defparam \Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y56_N17
dffeas \REG_WRITE[2].DREG|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[25]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[25] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y56_N16
cycloneive_lcell_comb \Mux6~15 (
// Equation(s):
// \Mux6~15_combout  = (\Mux6~14_combout  & ((\REG_WRITE[3].DREG|q [25]) # ((!\Mux1~2_combout )))) # (!\Mux6~14_combout  & (((\REG_WRITE[2].DREG|q [25] & \Mux1~2_combout ))))

	.dataa(\REG_WRITE[3].DREG|q [25]),
	.datab(\Mux6~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [25]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~15 .lut_mask = 16'hB8CC;
defparam \Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N6
cycloneive_lcell_comb \Mux6~16 (
// Equation(s):
// \Mux6~16_combout  = (\Mux1~0_combout  & ((\Mux6~11_combout ) # ((\Mux1~1_combout )))) # (!\Mux1~0_combout  & (((!\Mux1~1_combout  & \Mux6~15_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux6~11_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux6~15_combout ),
	.cin(gnd),
	.combout(\Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~16 .lut_mask = 16'hADA8;
defparam \Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N0
cycloneive_lcell_comb \Mux6~19 (
// Equation(s):
// \Mux6~19_combout  = (\Mux1~1_combout  & ((\Mux6~16_combout  & (\Mux6~18_combout )) # (!\Mux6~16_combout  & ((\Mux6~1_combout ))))) # (!\Mux1~1_combout  & (((\Mux6~16_combout ))))

	.dataa(\Mux6~18_combout ),
	.datab(\Mux6~1_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux6~16_combout ),
	.cin(gnd),
	.combout(\Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~19 .lut_mask = 16'hAFC0;
defparam \Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \data_writeReg[26]~input (
	.i(data_writeReg[26]),
	.ibar(gnd),
	.o(\data_writeReg[26]~input_o ));
// synopsys translate_off
defparam \data_writeReg[26]~input .bus_hold = "false";
defparam \data_writeReg[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y53_N1
dffeas \REG_WRITE[15].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y54_N11
dffeas \REG_WRITE[14].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y54_N29
dffeas \REG_WRITE[12].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N15
dffeas \REG_WRITE[13].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N14
cycloneive_lcell_comb \Mux5~17 (
// Equation(s):
// \Mux5~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[13].DREG|q [26]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [26]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [26]),
	.datac(\REG_WRITE[13].DREG|q [26]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~17 .lut_mask = 16'hFA44;
defparam \Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N10
cycloneive_lcell_comb \Mux5~18 (
// Equation(s):
// \Mux5~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux5~17_combout  & (\REG_WRITE[15].DREG|q [26])) # (!\Mux5~17_combout  & ((\REG_WRITE[14].DREG|q [26]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux5~17_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[15].DREG|q [26]),
	.datac(\REG_WRITE[14].DREG|q [26]),
	.datad(\Mux5~17_combout ),
	.cin(gnd),
	.combout(\Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~18 .lut_mask = 16'hDDA0;
defparam \Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y56_N31
dffeas \REG_WRITE[3].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y57_N13
dffeas \REG_WRITE[1].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y57_N15
dffeas \REG_WRITE[7].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N11
dffeas \REG_WRITE[4].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y55_N13
dffeas \REG_WRITE[5].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N12
cycloneive_lcell_comb \Mux5~12 (
// Equation(s):
// \Mux5~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[5].DREG|q [26]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [26]))))

	.dataa(\REG_WRITE[4].DREG|q [26]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [26]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~12 .lut_mask = 16'hFC22;
defparam \Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y55_N25
dffeas \REG_WRITE[6].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N24
cycloneive_lcell_comb \Mux5~13 (
// Equation(s):
// \Mux5~13_combout  = (\Mux5~12_combout  & ((\REG_WRITE[7].DREG|q [26]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux5~12_combout  & (((\REG_WRITE[6].DREG|q [26] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[7].DREG|q [26]),
	.datab(\Mux5~12_combout ),
	.datac(\REG_WRITE[6].DREG|q [26]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~13 .lut_mask = 16'hB8CC;
defparam \Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N0
cycloneive_lcell_comb \Mux5~14 (
// Equation(s):
// \Mux5~14_combout  = (\Mux1~4_combout  & (((\Mux5~13_combout ) # (!\Mux1~3_combout )))) # (!\Mux1~4_combout  & (\REG_WRITE[1].DREG|q [26] & ((\Mux1~3_combout ))))

	.dataa(\REG_WRITE[1].DREG|q [26]),
	.datab(\Mux1~4_combout ),
	.datac(\Mux5~13_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~14 .lut_mask = 16'hE2CC;
defparam \Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y56_N29
dffeas \REG_WRITE[2].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y56_N28
cycloneive_lcell_comb \Mux5~15 (
// Equation(s):
// \Mux5~15_combout  = (\Mux5~14_combout  & ((\REG_WRITE[3].DREG|q [26]) # ((!\Mux1~2_combout )))) # (!\Mux5~14_combout  & (((\REG_WRITE[2].DREG|q [26] & \Mux1~2_combout ))))

	.dataa(\REG_WRITE[3].DREG|q [26]),
	.datab(\Mux5~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [26]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~15 .lut_mask = 16'hB8CC;
defparam \Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N29
dffeas \REG_WRITE[10].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N17
dffeas \REG_WRITE[8].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N28
cycloneive_lcell_comb \Mux5~10 (
// Equation(s):
// \Mux5~10_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[10].DREG|q [26])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [26]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [26]),
	.datad(\REG_WRITE[8].DREG|q [26]),
	.cin(gnd),
	.combout(\Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~10 .lut_mask = 16'hB9A8;
defparam \Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N31
dffeas \REG_WRITE[11].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N31
dffeas \REG_WRITE[9].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N30
cycloneive_lcell_comb \Mux5~11 (
// Equation(s):
// \Mux5~11_combout  = (\Mux5~10_combout  & ((\REG_WRITE[11].DREG|q [26]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux5~10_combout  & (((\REG_WRITE[9].DREG|q [26] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux5~10_combout ),
	.datab(\REG_WRITE[11].DREG|q [26]),
	.datac(\REG_WRITE[9].DREG|q [26]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~11 .lut_mask = 16'hD8AA;
defparam \Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N16
cycloneive_lcell_comb \Mux5~16 (
// Equation(s):
// \Mux5~16_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout )))) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux5~11_combout ))) # (!\Mux1~1_combout  & (\Mux5~15_combout ))))

	.dataa(\Mux5~15_combout ),
	.datab(\Mux1~0_combout ),
	.datac(\Mux5~11_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~16 .lut_mask = 16'hFC22;
defparam \Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N19
dffeas \REG_WRITE[18].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N9
dffeas \REG_WRITE[22].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N8
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [26]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [26] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[18].DREG|q [26]),
	.datac(\REG_WRITE[22].DREG|q [26]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hAAE4;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N17
dffeas \REG_WRITE[26].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y47_N19
dffeas \REG_WRITE[30].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N16
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux5~0_combout  & (((\REG_WRITE[30].DREG|q [26])) # (!\ctrl_readRegA[3]~input_o ))) # (!\Mux5~0_combout  & (\ctrl_readRegA[3]~input_o  & (\REG_WRITE[26].DREG|q [26])))

	.dataa(\Mux5~0_combout ),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[26].DREG|q [26]),
	.datad(\REG_WRITE[30].DREG|q [26]),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hEA62;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y54_N23
dffeas \REG_WRITE[31].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N9
dffeas \REG_WRITE[23].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N11
dffeas \REG_WRITE[19].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N8
cycloneive_lcell_comb \Mux5~7 (
// Equation(s):
// \Mux5~7_combout  = (\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o ) # ((\REG_WRITE[23].DREG|q [26])))) # (!\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[19].DREG|q [26]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [26]),
	.datad(\REG_WRITE[19].DREG|q [26]),
	.cin(gnd),
	.combout(\Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~7 .lut_mask = 16'hB9A8;
defparam \Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y54_N29
dffeas \REG_WRITE[27].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N28
cycloneive_lcell_comb \Mux5~8 (
// Equation(s):
// \Mux5~8_combout  = (\Mux5~7_combout  & ((\REG_WRITE[31].DREG|q [26]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux5~7_combout  & (((\REG_WRITE[27].DREG|q [26] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[31].DREG|q [26]),
	.datab(\Mux5~7_combout ),
	.datac(\REG_WRITE[27].DREG|q [26]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~8 .lut_mask = 16'hB8CC;
defparam \Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N3
dffeas \REG_WRITE[17].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N17
dffeas \REG_WRITE[25].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N16
cycloneive_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [26]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [26]))))

	.dataa(\REG_WRITE[17].DREG|q [26]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [26]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hFC22;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N19
dffeas \REG_WRITE[29].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N9
dffeas \REG_WRITE[21].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N8
cycloneive_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\Mux5~2_combout  & ((\REG_WRITE[29].DREG|q [26]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux5~2_combout  & (((\REG_WRITE[21].DREG|q [26] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\Mux5~2_combout ),
	.datab(\REG_WRITE[29].DREG|q [26]),
	.datac(\REG_WRITE[21].DREG|q [26]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hD8AA;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y48_N23
dffeas \REG_WRITE[28].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y48_N13
dffeas \REG_WRITE[20].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N13
dffeas \REG_WRITE[16].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N19
dffeas \REG_WRITE[24].DREG|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[26]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[26] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N18
cycloneive_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [26]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [26] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [26]),
	.datac(\REG_WRITE[24].DREG|q [26]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'hAAE4;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N12
cycloneive_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux5~4_combout  & (\REG_WRITE[28].DREG|q [26])) # (!\Mux5~4_combout  & ((\REG_WRITE[20].DREG|q [26]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux5~4_combout ))))

	.dataa(\REG_WRITE[28].DREG|q [26]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[20].DREG|q [26]),
	.datad(\Mux5~4_combout ),
	.cin(gnd),
	.combout(\Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~5 .lut_mask = 16'hBBC0;
defparam \Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N20
cycloneive_lcell_comb \Mux5~6 (
// Equation(s):
// \Mux5~6_combout  = (\ctrl_readRegA[1]~input_o  & (\ctrl_readRegA[0]~input_o )) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & (\Mux5~3_combout )) # (!\ctrl_readRegA[0]~input_o  & ((\Mux5~5_combout )))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Mux5~3_combout ),
	.datad(\Mux5~5_combout ),
	.cin(gnd),
	.combout(\Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~6 .lut_mask = 16'hD9C8;
defparam \Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N22
cycloneive_lcell_comb \Mux5~9 (
// Equation(s):
// \Mux5~9_combout  = (\Mux5~6_combout  & (((\Mux5~8_combout ) # (!\ctrl_readRegA[1]~input_o )))) # (!\Mux5~6_combout  & (\Mux5~1_combout  & ((\ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux5~1_combout ),
	.datab(\Mux5~8_combout ),
	.datac(\Mux5~6_combout ),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~9 .lut_mask = 16'hCAF0;
defparam \Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N26
cycloneive_lcell_comb \Mux5~19 (
// Equation(s):
// \Mux5~19_combout  = (\Mux5~16_combout  & ((\Mux5~18_combout ) # ((!\Mux1~0_combout )))) # (!\Mux5~16_combout  & (((\Mux1~0_combout  & \Mux5~9_combout ))))

	.dataa(\Mux5~18_combout ),
	.datab(\Mux5~16_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux5~9_combout ),
	.cin(gnd),
	.combout(\Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~19 .lut_mask = 16'hBC8C;
defparam \Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N1
cycloneive_io_ibuf \data_writeReg[27]~input (
	.i(data_writeReg[27]),
	.ibar(gnd),
	.o(\data_writeReg[27]~input_o ));
// synopsys translate_off
defparam \data_writeReg[27]~input .bus_hold = "false";
defparam \data_writeReg[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y54_N1
dffeas \REG_WRITE[12].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y54_N23
dffeas \REG_WRITE[14].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N22
cycloneive_lcell_comb \Mux4~17 (
// Equation(s):
// \Mux4~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [27]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [27] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [27]),
	.datac(\REG_WRITE[14].DREG|q [27]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~17 .lut_mask = 16'hAAE4;
defparam \Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y54_N27
dffeas \REG_WRITE[15].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N17
dffeas \REG_WRITE[13].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N16
cycloneive_lcell_comb \Mux4~18 (
// Equation(s):
// \Mux4~18_combout  = (\Mux4~17_combout  & ((\REG_WRITE[15].DREG|q [27]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux4~17_combout  & (((\REG_WRITE[13].DREG|q [27] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux4~17_combout ),
	.datab(\REG_WRITE[15].DREG|q [27]),
	.datac(\REG_WRITE[13].DREG|q [27]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~18 .lut_mask = 16'hD8AA;
defparam \Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y55_N23
dffeas \REG_WRITE[19].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N21
dffeas \REG_WRITE[23].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N20
cycloneive_lcell_comb \Mux4~9 (
// Equation(s):
// \Mux4~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [27]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [27] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [27]),
	.datac(\REG_WRITE[23].DREG|q [27]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~9 .lut_mask = 16'hAAE4;
defparam \Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y54_N19
dffeas \REG_WRITE[31].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y54_N17
dffeas \REG_WRITE[27].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N16
cycloneive_lcell_comb \Mux4~10 (
// Equation(s):
// \Mux4~10_combout  = (\Mux4~9_combout  & ((\REG_WRITE[31].DREG|q [27]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux4~9_combout  & (((\REG_WRITE[27].DREG|q [27] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux4~9_combout ),
	.datab(\REG_WRITE[31].DREG|q [27]),
	.datac(\REG_WRITE[27].DREG|q [27]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~10 .lut_mask = 16'hD8AA;
defparam \Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y48_N27
dffeas \REG_WRITE[28].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y48_N1
dffeas \REG_WRITE[20].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N25
dffeas \REG_WRITE[16].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N23
dffeas \REG_WRITE[24].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N22
cycloneive_lcell_comb \Mux4~6 (
// Equation(s):
// \Mux4~6_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [27]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [27] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [27]),
	.datac(\REG_WRITE[24].DREG|q [27]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~6 .lut_mask = 16'hAAE4;
defparam \Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N0
cycloneive_lcell_comb \Mux4~7 (
// Equation(s):
// \Mux4~7_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux4~6_combout  & (\REG_WRITE[28].DREG|q [27])) # (!\Mux4~6_combout  & ((\REG_WRITE[20].DREG|q [27]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux4~6_combout ))))

	.dataa(\REG_WRITE[28].DREG|q [27]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[20].DREG|q [27]),
	.datad(\Mux4~6_combout ),
	.cin(gnd),
	.combout(\Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~7 .lut_mask = 16'hBBC0;
defparam \Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N27
dffeas \REG_WRITE[30].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N15
dffeas \REG_WRITE[18].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N21
dffeas \REG_WRITE[22].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N20
cycloneive_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [27]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [27] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[18].DREG|q [27]),
	.datac(\REG_WRITE[22].DREG|q [27]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hAAE4;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N9
dffeas \REG_WRITE[26].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneive_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = (\Mux4~4_combout  & ((\REG_WRITE[30].DREG|q [27]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux4~4_combout  & (((\REG_WRITE[26].DREG|q [27] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [27]),
	.datab(\Mux4~4_combout ),
	.datac(\REG_WRITE[26].DREG|q [27]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~5 .lut_mask = 16'hB8CC;
defparam \Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneive_lcell_comb \Mux4~8 (
// Equation(s):
// \Mux4~8_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o ) # (\Mux4~5_combout )))) # (!\ctrl_readRegA[1]~input_o  & (\Mux4~7_combout  & (!\ctrl_readRegA[0]~input_o )))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux4~7_combout ),
	.datac(\ctrl_readRegA[0]~input_o ),
	.datad(\Mux4~5_combout ),
	.cin(gnd),
	.combout(\Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~8 .lut_mask = 16'hAEA4;
defparam \Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N23
dffeas \REG_WRITE[29].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N15
dffeas \REG_WRITE[17].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N13
dffeas \REG_WRITE[25].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N12
cycloneive_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [27]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [27]))))

	.dataa(\REG_WRITE[17].DREG|q [27]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [27]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hFC22;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N21
dffeas \REG_WRITE[21].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N20
cycloneive_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\Mux4~2_combout  & ((\REG_WRITE[29].DREG|q [27]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux4~2_combout  & (((\REG_WRITE[21].DREG|q [27] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[29].DREG|q [27]),
	.datab(\Mux4~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [27]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hB8CC;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N4
cycloneive_lcell_comb \Mux4~11 (
// Equation(s):
// \Mux4~11_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux4~8_combout  & (\Mux4~10_combout )) # (!\Mux4~8_combout  & ((\Mux4~3_combout ))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux4~8_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Mux4~10_combout ),
	.datac(\Mux4~8_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~11 .lut_mask = 16'hDAD0;
defparam \Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y55_N17
dffeas \REG_WRITE[7].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y55_N25
dffeas \REG_WRITE[4].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N13
dffeas \REG_WRITE[6].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N12
cycloneive_lcell_comb \Mux4~12 (
// Equation(s):
// \Mux4~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [27]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [27] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [27]),
	.datac(\REG_WRITE[6].DREG|q [27]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~12 .lut_mask = 16'hAAE4;
defparam \Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y55_N31
dffeas \REG_WRITE[5].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N30
cycloneive_lcell_comb \Mux4~13 (
// Equation(s):
// \Mux4~13_combout  = (\Mux4~12_combout  & ((\REG_WRITE[7].DREG|q [27]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux4~12_combout  & (((\REG_WRITE[5].DREG|q [27] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[7].DREG|q [27]),
	.datab(\Mux4~12_combout ),
	.datac(\REG_WRITE[5].DREG|q [27]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~13 .lut_mask = 16'hB8CC;
defparam \Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y55_N23
dffeas \REG_WRITE[1].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N26
cycloneive_lcell_comb \Mux4~14 (
// Equation(s):
// \Mux4~14_combout  = (\Mux1~4_combout  & ((\Mux4~13_combout ) # ((!\Mux1~3_combout )))) # (!\Mux1~4_combout  & (((\REG_WRITE[1].DREG|q [27] & \Mux1~3_combout ))))

	.dataa(\Mux1~4_combout ),
	.datab(\Mux4~13_combout ),
	.datac(\REG_WRITE[1].DREG|q [27]),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~14 .lut_mask = 16'hD8AA;
defparam \Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y56_N7
dffeas \REG_WRITE[2].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y56_N25
dffeas \REG_WRITE[3].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N6
cycloneive_lcell_comb \Mux4~15 (
// Equation(s):
// \Mux4~15_combout  = (\Mux1~2_combout  & ((\Mux4~14_combout  & ((\REG_WRITE[3].DREG|q [27]))) # (!\Mux4~14_combout  & (\REG_WRITE[2].DREG|q [27])))) # (!\Mux1~2_combout  & (\Mux4~14_combout ))

	.dataa(\Mux1~2_combout ),
	.datab(\Mux4~14_combout ),
	.datac(\REG_WRITE[2].DREG|q [27]),
	.datad(\REG_WRITE[3].DREG|q [27]),
	.cin(gnd),
	.combout(\Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~15 .lut_mask = 16'hEC64;
defparam \Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N26
cycloneive_lcell_comb \Mux4~16 (
// Equation(s):
// \Mux4~16_combout  = (\Mux1~1_combout  & (((\Mux1~0_combout )))) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & (\Mux4~11_combout )) # (!\Mux1~0_combout  & ((\Mux4~15_combout )))))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux4~11_combout ),
	.datac(\Mux4~15_combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~16 .lut_mask = 16'hEE50;
defparam \Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y54_N1
dffeas \REG_WRITE[11].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y55_N1
dffeas \REG_WRITE[10].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N3
dffeas \REG_WRITE[9].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N29
dffeas \REG_WRITE[8].DREG|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[27]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[27] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N2
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o ) # ((\REG_WRITE[9].DREG|q [27])))) # (!\ctrl_readRegA[0]~input_o  & (!\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[8].DREG|q [27]))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[9].DREG|q [27]),
	.datad(\REG_WRITE[8].DREG|q [27]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hB9A8;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N0
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux4~0_combout  & (\REG_WRITE[11].DREG|q [27])) # (!\Mux4~0_combout  & ((\REG_WRITE[10].DREG|q [27]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux4~0_combout ))))

	.dataa(\REG_WRITE[11].DREG|q [27]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [27]),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hBBC0;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y56_N22
cycloneive_lcell_comb \Mux4~19 (
// Equation(s):
// \Mux4~19_combout  = (\Mux1~1_combout  & ((\Mux4~16_combout  & (\Mux4~18_combout )) # (!\Mux4~16_combout  & ((\Mux4~1_combout ))))) # (!\Mux1~1_combout  & (((\Mux4~16_combout ))))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux4~18_combout ),
	.datac(\Mux4~16_combout ),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~19 .lut_mask = 16'hDAD0;
defparam \Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \data_writeReg[28]~input (
	.i(data_writeReg[28]),
	.ibar(gnd),
	.o(\data_writeReg[28]~input_o ));
// synopsys translate_off
defparam \data_writeReg[28]~input .bus_hold = "false";
defparam \data_writeReg[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y54_N31
dffeas \REG_WRITE[15].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y54_N27
dffeas \REG_WRITE[14].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N29
dffeas \REG_WRITE[12].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y54_N3
dffeas \REG_WRITE[13].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N2
cycloneive_lcell_comb \Mux3~17 (
// Equation(s):
// \Mux3~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[13].DREG|q [28]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[12].DREG|q [28]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [28]),
	.datac(\REG_WRITE[13].DREG|q [28]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~17 .lut_mask = 16'hFA44;
defparam \Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N26
cycloneive_lcell_comb \Mux3~18 (
// Equation(s):
// \Mux3~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux3~17_combout  & (\REG_WRITE[15].DREG|q [28])) # (!\Mux3~17_combout  & ((\REG_WRITE[14].DREG|q [28]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux3~17_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[15].DREG|q [28]),
	.datac(\REG_WRITE[14].DREG|q [28]),
	.datad(\Mux3~17_combout ),
	.cin(gnd),
	.combout(\Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~18 .lut_mask = 16'hDDA0;
defparam \Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y56_N15
dffeas \REG_WRITE[3].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y56_N13
dffeas \REG_WRITE[2].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y57_N21
dffeas \REG_WRITE[7].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N23
dffeas \REG_WRITE[6].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N1
dffeas \REG_WRITE[4].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y55_N15
dffeas \REG_WRITE[5].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N14
cycloneive_lcell_comb \Mux3~12 (
// Equation(s):
// \Mux3~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[5].DREG|q [28]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [28]))))

	.dataa(\REG_WRITE[4].DREG|q [28]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [28]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~12 .lut_mask = 16'hFC22;
defparam \Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N22
cycloneive_lcell_comb \Mux3~13 (
// Equation(s):
// \Mux3~13_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux3~12_combout  & (\REG_WRITE[7].DREG|q [28])) # (!\Mux3~12_combout  & ((\REG_WRITE[6].DREG|q [28]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux3~12_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[7].DREG|q [28]),
	.datac(\REG_WRITE[6].DREG|q [28]),
	.datad(\Mux3~12_combout ),
	.cin(gnd),
	.combout(\Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~13 .lut_mask = 16'hDDA0;
defparam \Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y57_N3
dffeas \REG_WRITE[1].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N2
cycloneive_lcell_comb \Mux3~14 (
// Equation(s):
// \Mux3~14_combout  = (\Mux1~3_combout  & ((\Mux1~4_combout  & (\Mux3~13_combout )) # (!\Mux1~4_combout  & ((\REG_WRITE[1].DREG|q [28]))))) # (!\Mux1~3_combout  & (((\Mux1~4_combout ))))

	.dataa(\Mux3~13_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\Mux1~4_combout ),
	.datad(\REG_WRITE[1].DREG|q [28]),
	.cin(gnd),
	.combout(\Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~14 .lut_mask = 16'hBCB0;
defparam \Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N12
cycloneive_lcell_comb \Mux3~15 (
// Equation(s):
// \Mux3~15_combout  = (\Mux1~2_combout  & ((\Mux3~14_combout  & (\REG_WRITE[3].DREG|q [28])) # (!\Mux3~14_combout  & ((\REG_WRITE[2].DREG|q [28]))))) # (!\Mux1~2_combout  & (((\Mux3~14_combout ))))

	.dataa(\Mux1~2_combout ),
	.datab(\REG_WRITE[3].DREG|q [28]),
	.datac(\REG_WRITE[2].DREG|q [28]),
	.datad(\Mux3~14_combout ),
	.cin(gnd),
	.combout(\Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~15 .lut_mask = 16'hDDA0;
defparam \Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N9
dffeas \REG_WRITE[10].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N9
dffeas \REG_WRITE[8].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
cycloneive_lcell_comb \Mux3~10 (
// Equation(s):
// \Mux3~10_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\REG_WRITE[10].DREG|q [28])))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[8].DREG|q [28]))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [28]),
	.datad(\REG_WRITE[8].DREG|q [28]),
	.cin(gnd),
	.combout(\Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~10 .lut_mask = 16'hB9A8;
defparam \Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y54_N13
dffeas \REG_WRITE[11].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N15
dffeas \REG_WRITE[9].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N14
cycloneive_lcell_comb \Mux3~11 (
// Equation(s):
// \Mux3~11_combout  = (\Mux3~10_combout  & ((\REG_WRITE[11].DREG|q [28]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux3~10_combout  & (((\REG_WRITE[9].DREG|q [28] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux3~10_combout ),
	.datab(\REG_WRITE[11].DREG|q [28]),
	.datac(\REG_WRITE[9].DREG|q [28]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~11 .lut_mask = 16'hD8AA;
defparam \Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N16
cycloneive_lcell_comb \Mux3~16 (
// Equation(s):
// \Mux3~16_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout )))) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux3~11_combout ))) # (!\Mux1~1_combout  & (\Mux3~15_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux3~15_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux3~11_combout ),
	.cin(gnd),
	.combout(\Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~16 .lut_mask = 16'hF4A4;
defparam \Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y48_N15
dffeas \REG_WRITE[28].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y48_N21
dffeas \REG_WRITE[20].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N5
dffeas \REG_WRITE[16].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N11
dffeas \REG_WRITE[24].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N10
cycloneive_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [28]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [28] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [28]),
	.datac(\REG_WRITE[24].DREG|q [28]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hAAE4;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N20
cycloneive_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux3~4_combout  & (\REG_WRITE[28].DREG|q [28])) # (!\Mux3~4_combout  & ((\REG_WRITE[20].DREG|q [28]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux3~4_combout ))))

	.dataa(\REG_WRITE[28].DREG|q [28]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[20].DREG|q [28]),
	.datad(\Mux3~4_combout ),
	.cin(gnd),
	.combout(\Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~5 .lut_mask = 16'hBBC0;
defparam \Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N27
dffeas \REG_WRITE[17].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N1
dffeas \REG_WRITE[25].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N0
cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [28]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [28]))))

	.dataa(\REG_WRITE[17].DREG|q [28]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [28]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hFC22;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N17
dffeas \REG_WRITE[21].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N3
dffeas \REG_WRITE[29].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N16
cycloneive_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux3~2_combout  & ((\REG_WRITE[29].DREG|q [28]))) # (!\Mux3~2_combout  & (\REG_WRITE[21].DREG|q [28])))) # (!\ctrl_readRegA[2]~input_o  & (\Mux3~2_combout ))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\Mux3~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [28]),
	.datad(\REG_WRITE[29].DREG|q [28]),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hEC64;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N12
cycloneive_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (\ctrl_readRegA[1]~input_o  & (\ctrl_readRegA[0]~input_o )) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\Mux3~3_combout ))) # (!\ctrl_readRegA[0]~input_o  & (\Mux3~5_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Mux3~5_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = 16'hDC98;
defparam \Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y55_N3
dffeas \REG_WRITE[19].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N1
dffeas \REG_WRITE[23].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N0
cycloneive_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [28]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [28] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [28]),
	.datac(\REG_WRITE[23].DREG|q [28]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~7 .lut_mask = 16'hAAE4;
defparam \Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y54_N25
dffeas \REG_WRITE[31].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y54_N31
dffeas \REG_WRITE[27].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N30
cycloneive_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = (\Mux3~7_combout  & ((\REG_WRITE[31].DREG|q [28]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux3~7_combout  & (((\REG_WRITE[27].DREG|q [28] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux3~7_combout ),
	.datab(\REG_WRITE[31].DREG|q [28]),
	.datac(\REG_WRITE[27].DREG|q [28]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~8 .lut_mask = 16'hD8AA;
defparam \Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N1
dffeas \REG_WRITE[30].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N7
dffeas \REG_WRITE[26].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N11
dffeas \REG_WRITE[18].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N25
dffeas \REG_WRITE[22].DREG|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[28]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[28] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N24
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [28]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [28] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[18].DREG|q [28]),
	.datac(\REG_WRITE[22].DREG|q [28]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hAAE4;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux3~0_combout  & (\REG_WRITE[30].DREG|q [28])) # (!\Mux3~0_combout  & ((\REG_WRITE[26].DREG|q [28]))))) # (!\ctrl_readRegA[3]~input_o  & (((\Mux3~0_combout ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[30].DREG|q [28]),
	.datac(\REG_WRITE[26].DREG|q [28]),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hDDA0;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N8
cycloneive_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = (\Mux3~6_combout  & (((\Mux3~8_combout )) # (!\ctrl_readRegA[1]~input_o ))) # (!\Mux3~6_combout  & (\ctrl_readRegA[1]~input_o  & ((\Mux3~1_combout ))))

	.dataa(\Mux3~6_combout ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\Mux3~8_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~9 .lut_mask = 16'hE6A2;
defparam \Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N4
cycloneive_lcell_comb \Mux3~19 (
// Equation(s):
// \Mux3~19_combout  = (\Mux3~16_combout  & ((\Mux3~18_combout ) # ((!\Mux1~0_combout )))) # (!\Mux3~16_combout  & (((\Mux1~0_combout  & \Mux3~9_combout ))))

	.dataa(\Mux3~18_combout ),
	.datab(\Mux3~16_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux3~9_combout ),
	.cin(gnd),
	.combout(\Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~19 .lut_mask = 16'hBC8C;
defparam \Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N1
cycloneive_io_ibuf \data_writeReg[29]~input (
	.i(data_writeReg[29]),
	.ibar(gnd),
	.o(\data_writeReg[29]~input_o ));
// synopsys translate_off
defparam \data_writeReg[29]~input .bus_hold = "false";
defparam \data_writeReg[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y54_N9
dffeas \REG_WRITE[12].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y54_N15
dffeas \REG_WRITE[14].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N14
cycloneive_lcell_comb \Mux2~17 (
// Equation(s):
// \Mux2~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [29]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [29] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [29]),
	.datac(\REG_WRITE[14].DREG|q [29]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~17 .lut_mask = 16'hAAE4;
defparam \Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y54_N19
dffeas \REG_WRITE[13].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y54_N19
dffeas \REG_WRITE[15].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N18
cycloneive_lcell_comb \Mux2~18 (
// Equation(s):
// \Mux2~18_combout  = (\Mux2~17_combout  & (((\REG_WRITE[15].DREG|q [29])) # (!\ctrl_readRegA[0]~input_o ))) # (!\Mux2~17_combout  & (\ctrl_readRegA[0]~input_o  & (\REG_WRITE[13].DREG|q [29])))

	.dataa(\Mux2~17_combout ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [29]),
	.datad(\REG_WRITE[15].DREG|q [29]),
	.cin(gnd),
	.combout(\Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~18 .lut_mask = 16'hEA62;
defparam \Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N31
dffeas \REG_WRITE[17].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N5
dffeas \REG_WRITE[25].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [29]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [29]))))

	.dataa(\REG_WRITE[17].DREG|q [29]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [29]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hFC22;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N1
dffeas \REG_WRITE[21].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N11
dffeas \REG_WRITE[29].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N0
cycloneive_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\Mux2~2_combout  & (((\REG_WRITE[29].DREG|q [29])) # (!\ctrl_readRegA[2]~input_o ))) # (!\Mux2~2_combout  & (\ctrl_readRegA[2]~input_o  & (\REG_WRITE[21].DREG|q [29])))

	.dataa(\Mux2~2_combout ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[21].DREG|q [29]),
	.datad(\REG_WRITE[29].DREG|q [29]),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hEA62;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y55_N5
dffeas \REG_WRITE[23].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N7
dffeas \REG_WRITE[19].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N4
cycloneive_lcell_comb \Mux2~9 (
// Equation(s):
// \Mux2~9_combout  = (\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o ) # ((\REG_WRITE[23].DREG|q [29])))) # (!\ctrl_readRegA[2]~input_o  & (!\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[19].DREG|q [29]))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\ctrl_readRegA[3]~input_o ),
	.datac(\REG_WRITE[23].DREG|q [29]),
	.datad(\REG_WRITE[19].DREG|q [29]),
	.cin(gnd),
	.combout(\Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~9 .lut_mask = 16'hB9A8;
defparam \Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y54_N21
dffeas \REG_WRITE[31].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y54_N27
dffeas \REG_WRITE[27].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N26
cycloneive_lcell_comb \Mux2~10 (
// Equation(s):
// \Mux2~10_combout  = (\Mux2~9_combout  & ((\REG_WRITE[31].DREG|q [29]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux2~9_combout  & (((\REG_WRITE[27].DREG|q [29] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux2~9_combout ),
	.datab(\REG_WRITE[31].DREG|q [29]),
	.datac(\REG_WRITE[27].DREG|q [29]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~10 .lut_mask = 16'hD8AA;
defparam \Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y48_N11
dffeas \REG_WRITE[28].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y48_N25
dffeas \REG_WRITE[20].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N17
dffeas \REG_WRITE[16].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N31
dffeas \REG_WRITE[24].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N30
cycloneive_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [29]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [29] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [29]),
	.datac(\REG_WRITE[24].DREG|q [29]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~6 .lut_mask = 16'hAAE4;
defparam \Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N24
cycloneive_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = (\ctrl_readRegA[2]~input_o  & ((\Mux2~6_combout  & (\REG_WRITE[28].DREG|q [29])) # (!\Mux2~6_combout  & ((\REG_WRITE[20].DREG|q [29]))))) # (!\ctrl_readRegA[2]~input_o  & (((\Mux2~6_combout ))))

	.dataa(\REG_WRITE[28].DREG|q [29]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[20].DREG|q [29]),
	.datad(\Mux2~6_combout ),
	.cin(gnd),
	.combout(\Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~7 .lut_mask = 16'hBBC0;
defparam \Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N31
dffeas \REG_WRITE[18].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N13
dffeas \REG_WRITE[22].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N12
cycloneive_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [29]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [29] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[18].DREG|q [29]),
	.datac(\REG_WRITE[22].DREG|q [29]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'hAAE4;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N11
dffeas \REG_WRITE[26].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N13
dffeas \REG_WRITE[30].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N10
cycloneive_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux2~4_combout  & ((\REG_WRITE[30].DREG|q [29]))) # (!\Mux2~4_combout  & (\REG_WRITE[26].DREG|q [29])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux2~4_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux2~4_combout ),
	.datac(\REG_WRITE[26].DREG|q [29]),
	.datad(\REG_WRITE[30].DREG|q [29]),
	.cin(gnd),
	.combout(\Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~5 .lut_mask = 16'hEC64;
defparam \Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N6
cycloneive_lcell_comb \Mux2~8 (
// Equation(s):
// \Mux2~8_combout  = (\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o ) # ((\Mux2~5_combout )))) # (!\ctrl_readRegA[1]~input_o  & (!\ctrl_readRegA[0]~input_o  & (\Mux2~7_combout )))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Mux2~7_combout ),
	.datad(\Mux2~5_combout ),
	.cin(gnd),
	.combout(\Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~8 .lut_mask = 16'hBA98;
defparam \Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N14
cycloneive_lcell_comb \Mux2~11 (
// Equation(s):
// \Mux2~11_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux2~8_combout  & ((\Mux2~10_combout ))) # (!\Mux2~8_combout  & (\Mux2~3_combout )))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux2~8_combout ))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\Mux2~3_combout ),
	.datac(\Mux2~10_combout ),
	.datad(\Mux2~8_combout ),
	.cin(gnd),
	.combout(\Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~11 .lut_mask = 16'hF588;
defparam \Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y56_N21
dffeas \REG_WRITE[3].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y56_N19
dffeas \REG_WRITE[2].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y54_N23
dffeas \REG_WRITE[1].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y54_N1
dffeas \REG_WRITE[7].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y55_N9
dffeas \REG_WRITE[5].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N29
dffeas \REG_WRITE[4].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y55_N27
dffeas \REG_WRITE[6].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N26
cycloneive_lcell_comb \Mux2~12 (
// Equation(s):
// \Mux2~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [29]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [29] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [29]),
	.datac(\REG_WRITE[6].DREG|q [29]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~12 .lut_mask = 16'hAAE4;
defparam \Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N8
cycloneive_lcell_comb \Mux2~13 (
// Equation(s):
// \Mux2~13_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux2~12_combout  & (\REG_WRITE[7].DREG|q [29])) # (!\Mux2~12_combout  & ((\REG_WRITE[5].DREG|q [29]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux2~12_combout ))))

	.dataa(\REG_WRITE[7].DREG|q [29]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [29]),
	.datad(\Mux2~12_combout ),
	.cin(gnd),
	.combout(\Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~13 .lut_mask = 16'hBBC0;
defparam \Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N4
cycloneive_lcell_comb \Mux2~14 (
// Equation(s):
// \Mux2~14_combout  = (\Mux1~4_combout  & (((\Mux2~13_combout )) # (!\Mux1~3_combout ))) # (!\Mux1~4_combout  & (\Mux1~3_combout  & (\REG_WRITE[1].DREG|q [29])))

	.dataa(\Mux1~4_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [29]),
	.datad(\Mux2~13_combout ),
	.cin(gnd),
	.combout(\Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~14 .lut_mask = 16'hEA62;
defparam \Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N18
cycloneive_lcell_comb \Mux2~15 (
// Equation(s):
// \Mux2~15_combout  = (\Mux1~2_combout  & ((\Mux2~14_combout  & (\REG_WRITE[3].DREG|q [29])) # (!\Mux2~14_combout  & ((\REG_WRITE[2].DREG|q [29]))))) # (!\Mux1~2_combout  & (((\Mux2~14_combout ))))

	.dataa(\Mux1~2_combout ),
	.datab(\REG_WRITE[3].DREG|q [29]),
	.datac(\REG_WRITE[2].DREG|q [29]),
	.datad(\Mux2~14_combout ),
	.cin(gnd),
	.combout(\Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~15 .lut_mask = 16'hDDA0;
defparam \Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N30
cycloneive_lcell_comb \Mux2~16 (
// Equation(s):
// \Mux2~16_combout  = (\Mux1~1_combout  & (((\Mux1~0_combout )))) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & (\Mux2~11_combout )) # (!\Mux1~0_combout  & ((\Mux2~15_combout )))))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux2~11_combout ),
	.datac(\Mux2~15_combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~16 .lut_mask = 16'hEE50;
defparam \Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y54_N9
dffeas \REG_WRITE[11].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y54_N25
dffeas \REG_WRITE[10].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N27
dffeas \REG_WRITE[9].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N21
dffeas \REG_WRITE[8].DREG|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[29]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[29] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N26
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o ) # ((\REG_WRITE[9].DREG|q [29])))) # (!\ctrl_readRegA[0]~input_o  & (!\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[8].DREG|q [29]))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[9].DREG|q [29]),
	.datad(\REG_WRITE[8].DREG|q [29]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hB9A8;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N24
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux2~0_combout  & (\REG_WRITE[11].DREG|q [29])) # (!\Mux2~0_combout  & ((\REG_WRITE[10].DREG|q [29]))))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux2~0_combout ))))

	.dataa(\REG_WRITE[11].DREG|q [29]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[10].DREG|q [29]),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hBBC0;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N0
cycloneive_lcell_comb \Mux2~19 (
// Equation(s):
// \Mux2~19_combout  = (\Mux2~16_combout  & ((\Mux2~18_combout ) # ((!\Mux1~1_combout )))) # (!\Mux2~16_combout  & (((\Mux1~1_combout  & \Mux2~1_combout ))))

	.dataa(\Mux2~18_combout ),
	.datab(\Mux2~16_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~19 .lut_mask = 16'hBC8C;
defparam \Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \data_writeReg[30]~input (
	.i(data_writeReg[30]),
	.ibar(gnd),
	.o(\data_writeReg[30]~input_o ));
// synopsys translate_off
defparam \data_writeReg[30]~input .bus_hold = "false";
defparam \data_writeReg[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y47_N23
dffeas \REG_WRITE[30].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N3
dffeas \REG_WRITE[18].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N17
dffeas \REG_WRITE[22].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N16
cycloneive_lcell_comb \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [30]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [30] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[18].DREG|q [30]),
	.datac(\REG_WRITE[22].DREG|q [30]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~5 .lut_mask = 16'hAAE4;
defparam \Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N29
dffeas \REG_WRITE[26].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N28
cycloneive_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = (\Mux1~5_combout  & ((\REG_WRITE[30].DREG|q [30]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux1~5_combout  & (((\REG_WRITE[26].DREG|q [30] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[30].DREG|q [30]),
	.datab(\Mux1~5_combout ),
	.datac(\REG_WRITE[26].DREG|q [30]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~6 .lut_mask = 16'hB8CC;
defparam \Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y55_N19
dffeas \REG_WRITE[19].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N17
dffeas \REG_WRITE[23].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N16
cycloneive_lcell_comb \Mux1~12 (
// Equation(s):
// \Mux1~12_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [30]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [30] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [30]),
	.datac(\REG_WRITE[23].DREG|q [30]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~12 .lut_mask = 16'hAAE4;
defparam \Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N29
dffeas \REG_WRITE[27].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N23
dffeas \REG_WRITE[31].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N28
cycloneive_lcell_comb \Mux1~13 (
// Equation(s):
// \Mux1~13_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux1~12_combout  & ((\REG_WRITE[31].DREG|q [30]))) # (!\Mux1~12_combout  & (\REG_WRITE[27].DREG|q [30])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux1~12_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux1~12_combout ),
	.datac(\REG_WRITE[27].DREG|q [30]),
	.datad(\REG_WRITE[31].DREG|q [30]),
	.cin(gnd),
	.combout(\Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~13 .lut_mask = 16'hEC64;
defparam \Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N23
dffeas \REG_WRITE[28].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N29
dffeas \REG_WRITE[16].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N27
dffeas \REG_WRITE[24].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N26
cycloneive_lcell_comb \Mux1~9 (
// Equation(s):
// \Mux1~9_combout  = (\ctrl_readRegA[3]~input_o  & (((\REG_WRITE[24].DREG|q [30]) # (\ctrl_readRegA[2]~input_o )))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [30] & ((!\ctrl_readRegA[2]~input_o ))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\REG_WRITE[16].DREG|q [30]),
	.datac(\REG_WRITE[24].DREG|q [30]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~9 .lut_mask = 16'hAAE4;
defparam \Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y49_N5
dffeas \REG_WRITE[20].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N4
cycloneive_lcell_comb \Mux1~10 (
// Equation(s):
// \Mux1~10_combout  = (\Mux1~9_combout  & ((\REG_WRITE[28].DREG|q [30]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux1~9_combout  & (((\REG_WRITE[20].DREG|q [30] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[28].DREG|q [30]),
	.datab(\Mux1~9_combout ),
	.datac(\REG_WRITE[20].DREG|q [30]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~10 .lut_mask = 16'hB8CC;
defparam \Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N25
dffeas \REG_WRITE[25].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N19
dffeas \REG_WRITE[17].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneive_lcell_comb \Mux1~7 (
// Equation(s):
// \Mux1~7_combout  = (\ctrl_readRegA[3]~input_o  & ((\ctrl_readRegA[2]~input_o ) # ((\REG_WRITE[25].DREG|q [30])))) # (!\ctrl_readRegA[3]~input_o  & (!\ctrl_readRegA[2]~input_o  & ((\REG_WRITE[17].DREG|q [30]))))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [30]),
	.datad(\REG_WRITE[17].DREG|q [30]),
	.cin(gnd),
	.combout(\Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~7 .lut_mask = 16'hB9A8;
defparam \Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N15
dffeas \REG_WRITE[29].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N29
dffeas \REG_WRITE[21].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N28
cycloneive_lcell_comb \Mux1~8 (
// Equation(s):
// \Mux1~8_combout  = (\Mux1~7_combout  & ((\REG_WRITE[29].DREG|q [30]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux1~7_combout  & (((\REG_WRITE[21].DREG|q [30] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\Mux1~7_combout ),
	.datab(\REG_WRITE[29].DREG|q [30]),
	.datac(\REG_WRITE[21].DREG|q [30]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~8 .lut_mask = 16'hD8AA;
defparam \Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N12
cycloneive_lcell_comb \Mux1~11 (
// Equation(s):
// \Mux1~11_combout  = (\ctrl_readRegA[1]~input_o  & (\ctrl_readRegA[0]~input_o )) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\Mux1~8_combout ))) # (!\ctrl_readRegA[0]~input_o  & (\Mux1~10_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\Mux1~10_combout ),
	.datad(\Mux1~8_combout ),
	.cin(gnd),
	.combout(\Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~11 .lut_mask = 16'hDC98;
defparam \Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N30
cycloneive_lcell_comb \Mux1~14 (
// Equation(s):
// \Mux1~14_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux1~11_combout  & ((\Mux1~13_combout ))) # (!\Mux1~11_combout  & (\Mux1~6_combout )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux1~11_combout ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux1~6_combout ),
	.datac(\Mux1~13_combout ),
	.datad(\Mux1~11_combout ),
	.cin(gnd),
	.combout(\Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~14 .lut_mask = 16'hF588;
defparam \Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y54_N7
dffeas \REG_WRITE[3].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y54_N29
dffeas \REG_WRITE[2].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N31
dffeas \REG_WRITE[4].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y56_N21
dffeas \REG_WRITE[5].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N20
cycloneive_lcell_comb \Mux1~17 (
// Equation(s):
// \Mux1~17_combout  = (\ctrl_readRegA[0]~input_o  & (((\REG_WRITE[5].DREG|q [30]) # (\ctrl_readRegA[1]~input_o )))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[4].DREG|q [30] & ((!\ctrl_readRegA[1]~input_o ))))

	.dataa(\REG_WRITE[4].DREG|q [30]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[5].DREG|q [30]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~17 .lut_mask = 16'hCCE2;
defparam \Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y56_N29
dffeas \REG_WRITE[6].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y54_N21
dffeas \REG_WRITE[7].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y56_N28
cycloneive_lcell_comb \Mux1~18 (
// Equation(s):
// \Mux1~18_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux1~17_combout  & ((\REG_WRITE[7].DREG|q [30]))) # (!\Mux1~17_combout  & (\REG_WRITE[6].DREG|q [30])))) # (!\ctrl_readRegA[1]~input_o  & (\Mux1~17_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux1~17_combout ),
	.datac(\REG_WRITE[6].DREG|q [30]),
	.datad(\REG_WRITE[7].DREG|q [30]),
	.cin(gnd),
	.combout(\Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~18 .lut_mask = 16'hEC64;
defparam \Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y54_N3
dffeas \REG_WRITE[1].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N30
cycloneive_lcell_comb \Mux1~19 (
// Equation(s):
// \Mux1~19_combout  = (\Mux1~4_combout  & ((\Mux1~18_combout ) # ((!\Mux1~3_combout )))) # (!\Mux1~4_combout  & (((\Mux1~3_combout  & \REG_WRITE[1].DREG|q [30]))))

	.dataa(\Mux1~18_combout ),
	.datab(\Mux1~4_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\REG_WRITE[1].DREG|q [30]),
	.cin(gnd),
	.combout(\Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~19 .lut_mask = 16'hBC8C;
defparam \Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N28
cycloneive_lcell_comb \Mux1~20 (
// Equation(s):
// \Mux1~20_combout  = (\Mux1~2_combout  & ((\Mux1~19_combout  & (\REG_WRITE[3].DREG|q [30])) # (!\Mux1~19_combout  & ((\REG_WRITE[2].DREG|q [30]))))) # (!\Mux1~2_combout  & (((\Mux1~19_combout ))))

	.dataa(\REG_WRITE[3].DREG|q [30]),
	.datab(\Mux1~2_combout ),
	.datac(\REG_WRITE[2].DREG|q [30]),
	.datad(\Mux1~19_combout ),
	.cin(gnd),
	.combout(\Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~20 .lut_mask = 16'hBBC0;
defparam \Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y56_N21
dffeas \REG_WRITE[8].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y56_N11
dffeas \REG_WRITE[10].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N10
cycloneive_lcell_comb \Mux1~15 (
// Equation(s):
// \Mux1~15_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[10].DREG|q [30]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[8].DREG|q [30] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[8].DREG|q [30]),
	.datac(\REG_WRITE[10].DREG|q [30]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~15 .lut_mask = 16'hAAE4;
defparam \Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N17
dffeas \REG_WRITE[11].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N31
dffeas \REG_WRITE[9].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N30
cycloneive_lcell_comb \Mux1~16 (
// Equation(s):
// \Mux1~16_combout  = (\Mux1~15_combout  & ((\REG_WRITE[11].DREG|q [30]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux1~15_combout  & (((\REG_WRITE[9].DREG|q [30] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux1~15_combout ),
	.datab(\REG_WRITE[11].DREG|q [30]),
	.datac(\REG_WRITE[9].DREG|q [30]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~16 .lut_mask = 16'hD8AA;
defparam \Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N8
cycloneive_lcell_comb \Mux1~21 (
// Equation(s):
// \Mux1~21_combout  = (\Mux1~0_combout  & (((\Mux1~1_combout )))) # (!\Mux1~0_combout  & ((\Mux1~1_combout  & ((\Mux1~16_combout ))) # (!\Mux1~1_combout  & (\Mux1~20_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux1~20_combout ),
	.datac(\Mux1~16_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux1~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~21 .lut_mask = 16'hFA44;
defparam \Mux1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N17
dffeas \REG_WRITE[13].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N3
dffeas \REG_WRITE[12].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
cycloneive_lcell_comb \Mux1~22 (
// Equation(s):
// \Mux1~22_combout  = (\ctrl_readRegA[0]~input_o  & ((\ctrl_readRegA[1]~input_o ) # ((\REG_WRITE[13].DREG|q [30])))) # (!\ctrl_readRegA[0]~input_o  & (!\ctrl_readRegA[1]~input_o  & ((\REG_WRITE[12].DREG|q [30]))))

	.dataa(\ctrl_readRegA[0]~input_o ),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [30]),
	.datad(\REG_WRITE[12].DREG|q [30]),
	.cin(gnd),
	.combout(\Mux1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~22 .lut_mask = 16'hB9A8;
defparam \Mux1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y51_N21
dffeas \REG_WRITE[15].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y51_N27
dffeas \REG_WRITE[14].DREG|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[30]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[30] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N26
cycloneive_lcell_comb \Mux1~23 (
// Equation(s):
// \Mux1~23_combout  = (\Mux1~22_combout  & ((\REG_WRITE[15].DREG|q [30]) # ((!\ctrl_readRegA[1]~input_o )))) # (!\Mux1~22_combout  & (((\REG_WRITE[14].DREG|q [30] & \ctrl_readRegA[1]~input_o ))))

	.dataa(\Mux1~22_combout ),
	.datab(\REG_WRITE[15].DREG|q [30]),
	.datac(\REG_WRITE[14].DREG|q [30]),
	.datad(\ctrl_readRegA[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~23 .lut_mask = 16'hD8AA;
defparam \Mux1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N14
cycloneive_lcell_comb \Mux1~24 (
// Equation(s):
// \Mux1~24_combout  = (\Mux1~21_combout  & (((\Mux1~23_combout ) # (!\Mux1~0_combout )))) # (!\Mux1~21_combout  & (\Mux1~14_combout  & ((\Mux1~0_combout ))))

	.dataa(\Mux1~14_combout ),
	.datab(\Mux1~21_combout ),
	.datac(\Mux1~23_combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~24 .lut_mask = 16'hE2CC;
defparam \Mux1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \data_writeReg[31]~input (
	.i(data_writeReg[31]),
	.ibar(gnd),
	.o(\data_writeReg[31]~input_o ));
// synopsys translate_off
defparam \data_writeReg[31]~input .bus_hold = "false";
defparam \data_writeReg[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y55_N19
dffeas \REG_WRITE[7].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[7].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[7].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[7].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N9
dffeas \REG_WRITE[4].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[4].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[4].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[4].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y55_N23
dffeas \REG_WRITE[6].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[6]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[6].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[6].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[6].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N22
cycloneive_lcell_comb \Mux0~12 (
// Equation(s):
// \Mux0~12_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[6].DREG|q [31]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[4].DREG|q [31] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[4].DREG|q [31]),
	.datac(\REG_WRITE[6].DREG|q [31]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~12 .lut_mask = 16'hAAE4;
defparam \Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y55_N17
dffeas \REG_WRITE[5].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[5]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[5].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[5].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[5].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N16
cycloneive_lcell_comb \Mux0~13 (
// Equation(s):
// \Mux0~13_combout  = (\Mux0~12_combout  & ((\REG_WRITE[7].DREG|q [31]) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux0~12_combout  & (((\REG_WRITE[5].DREG|q [31] & \ctrl_readRegA[0]~input_o ))))

	.dataa(\REG_WRITE[7].DREG|q [31]),
	.datab(\Mux0~12_combout ),
	.datac(\REG_WRITE[5].DREG|q [31]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~13 .lut_mask = 16'hB8CC;
defparam \Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y55_N5
dffeas \REG_WRITE[1].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[1].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[1].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[1].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N6
cycloneive_lcell_comb \Mux0~14 (
// Equation(s):
// \Mux0~14_combout  = (\Mux1~4_combout  & ((\Mux0~13_combout ) # ((!\Mux1~3_combout )))) # (!\Mux1~4_combout  & (((\REG_WRITE[1].DREG|q [31] & \Mux1~3_combout ))))

	.dataa(\Mux1~4_combout ),
	.datab(\Mux0~13_combout ),
	.datac(\REG_WRITE[1].DREG|q [31]),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~14 .lut_mask = 16'hD8AA;
defparam \Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y53_N29
dffeas \REG_WRITE[3].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[3]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[3].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[3].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[3].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y53_N19
dffeas \REG_WRITE[2].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[2]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[2].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[2].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[2].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N18
cycloneive_lcell_comb \Mux0~15 (
// Equation(s):
// \Mux0~15_combout  = (\Mux0~14_combout  & ((\REG_WRITE[3].DREG|q [31]) # ((!\Mux1~2_combout )))) # (!\Mux0~14_combout  & (((\REG_WRITE[2].DREG|q [31] & \Mux1~2_combout ))))

	.dataa(\Mux0~14_combout ),
	.datab(\REG_WRITE[3].DREG|q [31]),
	.datac(\REG_WRITE[2].DREG|q [31]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~15 .lut_mask = 16'hD8AA;
defparam \Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y55_N15
dffeas \REG_WRITE[19].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[19].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[19].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[19].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y55_N29
dffeas \REG_WRITE[23].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[23]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[23].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[23].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[23].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N28
cycloneive_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[23].DREG|q [31]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[19].DREG|q [31] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\ctrl_readRegA[2]~input_o ),
	.datab(\REG_WRITE[19].DREG|q [31]),
	.datac(\REG_WRITE[23].DREG|q [31]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~9 .lut_mask = 16'hAAE4;
defparam \Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N29
dffeas \REG_WRITE[31].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[31]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[31].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[31].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[31].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N27
dffeas \REG_WRITE[27].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[27]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[27].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[27].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[27].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
cycloneive_lcell_comb \Mux0~10 (
// Equation(s):
// \Mux0~10_combout  = (\Mux0~9_combout  & ((\REG_WRITE[31].DREG|q [31]) # ((!\ctrl_readRegA[3]~input_o )))) # (!\Mux0~9_combout  & (((\REG_WRITE[27].DREG|q [31] & \ctrl_readRegA[3]~input_o ))))

	.dataa(\Mux0~9_combout ),
	.datab(\REG_WRITE[31].DREG|q [31]),
	.datac(\REG_WRITE[27].DREG|q [31]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~10 .lut_mask = 16'hD8AA;
defparam \Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N15
dffeas \REG_WRITE[18].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[18]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[18].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[18].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[18].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N29
dffeas \REG_WRITE[22].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[22]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[22].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[22].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[22].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneive_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\ctrl_readRegA[2]~input_o  & (((\REG_WRITE[22].DREG|q [31]) # (\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & (\REG_WRITE[18].DREG|q [31] & ((!\ctrl_readRegA[3]~input_o ))))

	.dataa(\REG_WRITE[18].DREG|q [31]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[22].DREG|q [31]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hCCE2;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N13
dffeas \REG_WRITE[26].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[26]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[26].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[26].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[26].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N15
dffeas \REG_WRITE[30].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[30]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[30].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[30].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[30].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N12
cycloneive_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (\ctrl_readRegA[3]~input_o  & ((\Mux0~4_combout  & ((\REG_WRITE[30].DREG|q [31]))) # (!\Mux0~4_combout  & (\REG_WRITE[26].DREG|q [31])))) # (!\ctrl_readRegA[3]~input_o  & (\Mux0~4_combout ))

	.dataa(\ctrl_readRegA[3]~input_o ),
	.datab(\Mux0~4_combout ),
	.datac(\REG_WRITE[26].DREG|q [31]),
	.datad(\REG_WRITE[30].DREG|q [31]),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'hEC64;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y49_N23
dffeas \REG_WRITE[16].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[16]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[16].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[16].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[16].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y49_N5
dffeas \REG_WRITE[24].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[24].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[24].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[24].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N4
cycloneive_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[24].DREG|q [31]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[16].DREG|q [31]))))

	.dataa(\REG_WRITE[16].DREG|q [31]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[24].DREG|q [31]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'hFC22;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N15
dffeas \REG_WRITE[28].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[28]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[28].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[28].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[28].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y50_N29
dffeas \REG_WRITE[20].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[20]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[20].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[20].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[20].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N28
cycloneive_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = (\Mux0~6_combout  & ((\REG_WRITE[28].DREG|q [31]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux0~6_combout  & (((\REG_WRITE[20].DREG|q [31] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\Mux0~6_combout ),
	.datab(\REG_WRITE[28].DREG|q [31]),
	.datac(\REG_WRITE[20].DREG|q [31]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~7 .lut_mask = 16'hD8AA;
defparam \Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N0
cycloneive_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux0~5_combout ) # ((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (((\Mux0~7_combout  & !\ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux0~5_combout ),
	.datab(\Mux0~7_combout ),
	.datac(\ctrl_readRegA[1]~input_o ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~8 .lut_mask = 16'hF0AC;
defparam \Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N23
dffeas \REG_WRITE[29].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[29]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[29].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[29].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[29].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N7
dffeas \REG_WRITE[17].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[17]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[17].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[17].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[17].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N29
dffeas \REG_WRITE[25].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[25]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[25].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[25].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[25].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\ctrl_readRegA[2]~input_o  & (((\ctrl_readRegA[3]~input_o )))) # (!\ctrl_readRegA[2]~input_o  & ((\ctrl_readRegA[3]~input_o  & ((\REG_WRITE[25].DREG|q [31]))) # (!\ctrl_readRegA[3]~input_o  & (\REG_WRITE[17].DREG|q [31]))))

	.dataa(\REG_WRITE[17].DREG|q [31]),
	.datab(\ctrl_readRegA[2]~input_o ),
	.datac(\REG_WRITE[25].DREG|q [31]),
	.datad(\ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hFC22;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N21
dffeas \REG_WRITE[21].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[21]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[21].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[21].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[21].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N20
cycloneive_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\Mux0~2_combout  & ((\REG_WRITE[29].DREG|q [31]) # ((!\ctrl_readRegA[2]~input_o )))) # (!\Mux0~2_combout  & (((\REG_WRITE[21].DREG|q [31] & \ctrl_readRegA[2]~input_o ))))

	.dataa(\REG_WRITE[29].DREG|q [31]),
	.datab(\Mux0~2_combout ),
	.datac(\REG_WRITE[21].DREG|q [31]),
	.datad(\ctrl_readRegA[2]~input_o ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hB8CC;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N30
cycloneive_lcell_comb \Mux0~11 (
// Equation(s):
// \Mux0~11_combout  = (\Mux0~8_combout  & ((\Mux0~10_combout ) # ((!\ctrl_readRegA[0]~input_o )))) # (!\Mux0~8_combout  & (((\Mux0~3_combout  & \ctrl_readRegA[0]~input_o ))))

	.dataa(\Mux0~10_combout ),
	.datab(\Mux0~8_combout ),
	.datac(\Mux0~3_combout ),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~11 .lut_mask = 16'hB8CC;
defparam \Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N14
cycloneive_lcell_comb \Mux0~16 (
// Equation(s):
// \Mux0~16_combout  = (\Mux1~1_combout  & (((\Mux1~0_combout )))) # (!\Mux1~1_combout  & ((\Mux1~0_combout  & ((\Mux0~11_combout ))) # (!\Mux1~0_combout  & (\Mux0~15_combout ))))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux0~15_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\Mux0~11_combout ),
	.cin(gnd),
	.combout(\Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~16 .lut_mask = 16'hF4A4;
defparam \Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y55_N31
dffeas \REG_WRITE[15].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[15]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[15].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[15].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[15].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y54_N15
dffeas \REG_WRITE[13].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[13]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[13].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[13].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[13].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N5
dffeas \REG_WRITE[12].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[12].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[12].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[12].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y51_N11
dffeas \REG_WRITE[14].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[14]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[14].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[14].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[14].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N10
cycloneive_lcell_comb \Mux0~17 (
// Equation(s):
// \Mux0~17_combout  = (\ctrl_readRegA[1]~input_o  & (((\REG_WRITE[14].DREG|q [31]) # (\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & (\REG_WRITE[12].DREG|q [31] & ((!\ctrl_readRegA[0]~input_o ))))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\REG_WRITE[12].DREG|q [31]),
	.datac(\REG_WRITE[14].DREG|q [31]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~17 .lut_mask = 16'hAAE4;
defparam \Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N14
cycloneive_lcell_comb \Mux0~18 (
// Equation(s):
// \Mux0~18_combout  = (\ctrl_readRegA[0]~input_o  & ((\Mux0~17_combout  & (\REG_WRITE[15].DREG|q [31])) # (!\Mux0~17_combout  & ((\REG_WRITE[13].DREG|q [31]))))) # (!\ctrl_readRegA[0]~input_o  & (((\Mux0~17_combout ))))

	.dataa(\REG_WRITE[15].DREG|q [31]),
	.datab(\ctrl_readRegA[0]~input_o ),
	.datac(\REG_WRITE[13].DREG|q [31]),
	.datad(\Mux0~17_combout ),
	.cin(gnd),
	.combout(\Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~18 .lut_mask = 16'hBBC0;
defparam \Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y56_N27
dffeas \REG_WRITE[8].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[8].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[8].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[8].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y56_N1
dffeas \REG_WRITE[9].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[9]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[9].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[9].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[9].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N0
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\ctrl_readRegA[1]~input_o  & (((\ctrl_readRegA[0]~input_o )))) # (!\ctrl_readRegA[1]~input_o  & ((\ctrl_readRegA[0]~input_o  & ((\REG_WRITE[9].DREG|q [31]))) # (!\ctrl_readRegA[0]~input_o  & (\REG_WRITE[8].DREG|q [31]))))

	.dataa(\REG_WRITE[8].DREG|q [31]),
	.datab(\ctrl_readRegA[1]~input_o ),
	.datac(\REG_WRITE[9].DREG|q [31]),
	.datad(\ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hFC22;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y54_N13
dffeas \REG_WRITE[10].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[10]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[10].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[10].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[10].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y55_N5
dffeas \REG_WRITE[11].DREG|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_writeReg[31]~input_o ),
	.clrn(!\ctrl_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decoder_0|OUT[11]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_WRITE[11].DREG|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_WRITE[11].DREG|q[31] .is_wysiwyg = "true";
defparam \REG_WRITE[11].DREG|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N12
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\ctrl_readRegA[1]~input_o  & ((\Mux0~0_combout  & ((\REG_WRITE[11].DREG|q [31]))) # (!\Mux0~0_combout  & (\REG_WRITE[10].DREG|q [31])))) # (!\ctrl_readRegA[1]~input_o  & (\Mux0~0_combout ))

	.dataa(\ctrl_readRegA[1]~input_o ),
	.datab(\Mux0~0_combout ),
	.datac(\REG_WRITE[10].DREG|q [31]),
	.datad(\REG_WRITE[11].DREG|q [31]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hEC64;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N8
cycloneive_lcell_comb \Mux0~19 (
// Equation(s):
// \Mux0~19_combout  = (\Mux1~1_combout  & ((\Mux0~16_combout  & (\Mux0~18_combout )) # (!\Mux0~16_combout  & ((\Mux0~1_combout ))))) # (!\Mux1~1_combout  & (\Mux0~16_combout ))

	.dataa(\Mux1~1_combout ),
	.datab(\Mux0~16_combout ),
	.datac(\Mux0~18_combout ),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~19 .lut_mask = 16'hE6C4;
defparam \Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \ctrl_readRegB[0]~input (
	.i(ctrl_readRegB[0]),
	.ibar(gnd),
	.o(\ctrl_readRegB[0]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[0]~input .bus_hold = "false";
defparam \ctrl_readRegB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \ctrl_readRegB[1]~input (
	.i(ctrl_readRegB[1]),
	.ibar(gnd),
	.o(\ctrl_readRegB[1]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[1]~input .bus_hold = "false";
defparam \ctrl_readRegB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N4
cycloneive_lcell_comb \Mux63~17 (
// Equation(s):
// \Mux63~17_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [0]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[12].DREG|q [0] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[13].DREG|q [0]),
	.datac(\REG_WRITE[12].DREG|q [0]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~17 .lut_mask = 16'hAAD8;
defparam \Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N16
cycloneive_lcell_comb \Mux63~18 (
// Equation(s):
// \Mux63~18_combout  = (\Mux63~17_combout  & (((\REG_WRITE[15].DREG|q [0])) # (!\ctrl_readRegB[1]~input_o ))) # (!\Mux63~17_combout  & (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[14].DREG|q [0]))))

	.dataa(\Mux63~17_combout ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [0]),
	.datad(\REG_WRITE[14].DREG|q [0]),
	.cin(gnd),
	.combout(\Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~18 .lut_mask = 16'hE6A2;
defparam \Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \ctrl_readRegB[4]~input (
	.i(ctrl_readRegB[4]),
	.ibar(gnd),
	.o(\ctrl_readRegB[4]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[4]~input .bus_hold = "false";
defparam \ctrl_readRegB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \ctrl_readRegB[2]~input (
	.i(ctrl_readRegB[2]),
	.ibar(gnd),
	.o(\ctrl_readRegB[2]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[2]~input .bus_hold = "false";
defparam \ctrl_readRegB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \ctrl_readRegB[3]~input (
	.i(ctrl_readRegB[3]),
	.ibar(gnd),
	.o(\ctrl_readRegB[3]~input_o ));
// synopsys translate_off
defparam \ctrl_readRegB[3]~input .bus_hold = "false";
defparam \ctrl_readRegB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N12
cycloneive_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = (\ctrl_readRegB[4]~input_o ) # ((\ctrl_readRegB[2]~input_o  & \ctrl_readRegB[3]~input_o ))

	.dataa(\ctrl_readRegB[4]~input_o ),
	.datab(gnd),
	.datac(\ctrl_readRegB[2]~input_o ),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~0 .lut_mask = 16'hFAAA;
defparam \Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N18
cycloneive_lcell_comb \Mux62~1 (
// Equation(s):
// \Mux62~1_combout  = (\ctrl_readRegB[3]~input_o  & !\ctrl_readRegB[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_readRegB[3]~input_o ),
	.datad(\ctrl_readRegB[4]~input_o ),
	.cin(gnd),
	.combout(\Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~1 .lut_mask = 16'h00F0;
defparam \Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N0
cycloneive_lcell_comb \Mux62~4 (
// Equation(s):
// \Mux62~4_combout  = (\ctrl_readRegB[2]~input_o ) # ((\ctrl_readRegB[0]~input_o  & \ctrl_readRegB[1]~input_o ))

	.dataa(gnd),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\ctrl_readRegB[1]~input_o ),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~4 .lut_mask = 16'hFFC0;
defparam \Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N6
cycloneive_lcell_comb \Mux62~3 (
// Equation(s):
// \Mux62~3_combout  = (\ctrl_readRegB[2]~input_o ) # ((\ctrl_readRegB[0]~input_o  & !\ctrl_readRegB[1]~input_o ))

	.dataa(gnd),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\ctrl_readRegB[1]~input_o ),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~3 .lut_mask = 16'hFF0C;
defparam \Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N10
cycloneive_lcell_comb \Mux63~12 (
// Equation(s):
// \Mux63~12_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [0]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[4].DREG|q [0]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [0]),
	.datad(\REG_WRITE[5].DREG|q [0]),
	.cin(gnd),
	.combout(\Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~12 .lut_mask = 16'hDC98;
defparam \Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N18
cycloneive_lcell_comb \Mux63~13 (
// Equation(s):
// \Mux63~13_combout  = (\Mux63~12_combout  & (((\REG_WRITE[7].DREG|q [0]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux63~12_combout  & (\REG_WRITE[6].DREG|q [0] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[6].DREG|q [0]),
	.datab(\Mux63~12_combout ),
	.datac(\REG_WRITE[7].DREG|q [0]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~13 .lut_mask = 16'hE2CC;
defparam \Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N10
cycloneive_lcell_comb \Mux63~14 (
// Equation(s):
// \Mux63~14_combout  = (\Mux62~4_combout  & (((\Mux63~13_combout )) # (!\Mux62~3_combout ))) # (!\Mux62~4_combout  & (\Mux62~3_combout  & (\REG_WRITE[1].DREG|q [0])))

	.dataa(\Mux62~4_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [0]),
	.datad(\Mux63~13_combout ),
	.cin(gnd),
	.combout(\Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~14 .lut_mask = 16'hEA62;
defparam \Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N28
cycloneive_lcell_comb \Mux62~2 (
// Equation(s):
// \Mux62~2_combout  = (\ctrl_readRegB[1]~input_o  & !\ctrl_readRegB[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctrl_readRegB[1]~input_o ),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~2 .lut_mask = 16'h00F0;
defparam \Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N8
cycloneive_lcell_comb \Mux63~15 (
// Equation(s):
// \Mux63~15_combout  = (\Mux63~14_combout  & (((\REG_WRITE[3].DREG|q [0]) # (!\Mux62~2_combout )))) # (!\Mux63~14_combout  & (\REG_WRITE[2].DREG|q [0] & ((\Mux62~2_combout ))))

	.dataa(\Mux63~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [0]),
	.datac(\REG_WRITE[3].DREG|q [0]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~15 .lut_mask = 16'hE4AA;
defparam \Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N2
cycloneive_lcell_comb \Mux63~10 (
// Equation(s):
// \Mux63~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[10].DREG|q [0]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[8].DREG|q [0] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[10].DREG|q [0]),
	.datac(\REG_WRITE[8].DREG|q [0]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~10 .lut_mask = 16'hAAD8;
defparam \Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N10
cycloneive_lcell_comb \Mux63~11 (
// Equation(s):
// \Mux63~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux63~10_combout  & (\REG_WRITE[11].DREG|q [0])) # (!\Mux63~10_combout  & ((\REG_WRITE[9].DREG|q [0]))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux63~10_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux63~10_combout ),
	.datac(\REG_WRITE[11].DREG|q [0]),
	.datad(\REG_WRITE[9].DREG|q [0]),
	.cin(gnd),
	.combout(\Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~11 .lut_mask = 16'hE6C4;
defparam \Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N30
cycloneive_lcell_comb \Mux63~16 (
// Equation(s):
// \Mux63~16_combout  = (\Mux62~1_combout  & (((\Mux62~0_combout ) # (\Mux63~11_combout )))) # (!\Mux62~1_combout  & (\Mux63~15_combout  & (!\Mux62~0_combout )))

	.dataa(\Mux62~1_combout ),
	.datab(\Mux63~15_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux63~11_combout ),
	.cin(gnd),
	.combout(\Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~16 .lut_mask = 16'hAEA4;
defparam \Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N2
cycloneive_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [0]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [0] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [0]),
	.datac(\REG_WRITE[18].DREG|q [0]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~0 .lut_mask = 16'hAAD8;
defparam \Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N18
cycloneive_lcell_comb \Mux63~1 (
// Equation(s):
// \Mux63~1_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux63~0_combout  & ((\REG_WRITE[30].DREG|q [0]))) # (!\Mux63~0_combout  & (\REG_WRITE[26].DREG|q [0])))) # (!\ctrl_readRegB[3]~input_o  & (((\Mux63~0_combout ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[26].DREG|q [0]),
	.datac(\REG_WRITE[30].DREG|q [0]),
	.datad(\Mux63~0_combout ),
	.cin(gnd),
	.combout(\Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~1 .lut_mask = 16'hF588;
defparam \Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N26
cycloneive_lcell_comb \Mux63~2 (
// Equation(s):
// \Mux63~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [0]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [0] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[25].DREG|q [0]),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [0]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~2 .lut_mask = 16'hCCB8;
defparam \Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N18
cycloneive_lcell_comb \Mux63~3 (
// Equation(s):
// \Mux63~3_combout  = (\Mux63~2_combout  & (((\REG_WRITE[29].DREG|q [0]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux63~2_combout  & (\REG_WRITE[21].DREG|q [0] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux63~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [0]),
	.datac(\REG_WRITE[29].DREG|q [0]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~3 .lut_mask = 16'hE4AA;
defparam \Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N10
cycloneive_lcell_comb \Mux63~4 (
// Equation(s):
// \Mux63~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[20].DREG|q [0]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[16].DREG|q [0] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[20].DREG|q [0]),
	.datac(\REG_WRITE[16].DREG|q [0]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~4 .lut_mask = 16'hAAD8;
defparam \Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N8
cycloneive_lcell_comb \Mux63~5 (
// Equation(s):
// \Mux63~5_combout  = (\Mux63~4_combout  & (((\REG_WRITE[28].DREG|q [0]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux63~4_combout  & (\REG_WRITE[24].DREG|q [0] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux63~4_combout ),
	.datab(\REG_WRITE[24].DREG|q [0]),
	.datac(\REG_WRITE[28].DREG|q [0]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~5 .lut_mask = 16'hE4AA;
defparam \Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N26
cycloneive_lcell_comb \Mux63~6 (
// Equation(s):
// \Mux63~6_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\Mux63~3_combout )) # (!\ctrl_readRegB[0]~input_o  & ((\Mux63~5_combout )))))

	.dataa(\Mux63~3_combout ),
	.datab(\Mux63~5_combout ),
	.datac(\ctrl_readRegB[1]~input_o ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~6 .lut_mask = 16'hFA0C;
defparam \Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N18
cycloneive_lcell_comb \Mux63~7 (
// Equation(s):
// \Mux63~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [0]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [0] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [0]),
	.datac(\REG_WRITE[19].DREG|q [0]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~7 .lut_mask = 16'hAAD8;
defparam \Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N10
cycloneive_lcell_comb \Mux63~8 (
// Equation(s):
// \Mux63~8_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux63~7_combout  & (\REG_WRITE[31].DREG|q [0])) # (!\Mux63~7_combout  & ((\REG_WRITE[27].DREG|q [0]))))) # (!\ctrl_readRegB[3]~input_o  & (\Mux63~7_combout ))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\Mux63~7_combout ),
	.datac(\REG_WRITE[31].DREG|q [0]),
	.datad(\REG_WRITE[27].DREG|q [0]),
	.cin(gnd),
	.combout(\Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~8 .lut_mask = 16'hE6C4;
defparam \Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N28
cycloneive_lcell_comb \Mux63~9 (
// Equation(s):
// \Mux63~9_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux63~6_combout  & ((\Mux63~8_combout ))) # (!\Mux63~6_combout  & (\Mux63~1_combout )))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux63~6_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux63~1_combout ),
	.datac(\Mux63~6_combout ),
	.datad(\Mux63~8_combout ),
	.cin(gnd),
	.combout(\Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~9 .lut_mask = 16'hF858;
defparam \Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N8
cycloneive_lcell_comb \Mux63~19 (
// Equation(s):
// \Mux63~19_combout  = (\Mux62~0_combout  & ((\Mux63~16_combout  & (\Mux63~18_combout )) # (!\Mux63~16_combout  & ((\Mux63~9_combout ))))) # (!\Mux62~0_combout  & (((\Mux63~16_combout ))))

	.dataa(\Mux63~18_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux63~16_combout ),
	.datad(\Mux63~9_combout ),
	.cin(gnd),
	.combout(\Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~19 .lut_mask = 16'hBCB0;
defparam \Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N30
cycloneive_lcell_comb \Mux62~7 (
// Equation(s):
// \Mux62~7_combout  = (\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o ) # ((\REG_WRITE[25].DREG|q [1])))) # (!\ctrl_readRegB[3]~input_o  & (!\ctrl_readRegB[2]~input_o  & (\REG_WRITE[17].DREG|q [1])))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [1]),
	.datad(\REG_WRITE[25].DREG|q [1]),
	.cin(gnd),
	.combout(\Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~7 .lut_mask = 16'hBA98;
defparam \Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N14
cycloneive_lcell_comb \Mux62~8 (
// Equation(s):
// \Mux62~8_combout  = (\Mux62~7_combout  & (((\REG_WRITE[29].DREG|q [1]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux62~7_combout  & (\REG_WRITE[21].DREG|q [1] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[21].DREG|q [1]),
	.datab(\Mux62~7_combout ),
	.datac(\REG_WRITE[29].DREG|q [1]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~8 .lut_mask = 16'hE2CC;
defparam \Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N18
cycloneive_lcell_comb \Mux62~9 (
// Equation(s):
// \Mux62~9_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [1]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [1] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [1]),
	.datac(\REG_WRITE[18].DREG|q [1]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~9 .lut_mask = 16'hAAD8;
defparam \Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N6
cycloneive_lcell_comb \Mux62~10 (
// Equation(s):
// \Mux62~10_combout  = (\Mux62~9_combout  & (((\REG_WRITE[30].DREG|q [1]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux62~9_combout  & (\REG_WRITE[26].DREG|q [1] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux62~9_combout ),
	.datab(\REG_WRITE[26].DREG|q [1]),
	.datac(\REG_WRITE[30].DREG|q [1]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~10 .lut_mask = 16'hE4AA;
defparam \Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N18
cycloneive_lcell_comb \Mux62~11 (
// Equation(s):
// \Mux62~11_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [1])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [1])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [1]),
	.datac(\REG_WRITE[16].DREG|q [1]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~11 .lut_mask = 16'hEE50;
defparam \Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N20
cycloneive_lcell_comb \Mux62~12 (
// Equation(s):
// \Mux62~12_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux62~11_combout  & ((\REG_WRITE[28].DREG|q [1]))) # (!\Mux62~11_combout  & (\REG_WRITE[20].DREG|q [1])))) # (!\ctrl_readRegB[2]~input_o  & (((\Mux62~11_combout ))))

	.dataa(\REG_WRITE[20].DREG|q [1]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[28].DREG|q [1]),
	.datad(\Mux62~11_combout ),
	.cin(gnd),
	.combout(\Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~12 .lut_mask = 16'hF388;
defparam \Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N28
cycloneive_lcell_comb \Mux62~13 (
// Equation(s):
// \Mux62~13_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\Mux62~10_combout )) # (!\ctrl_readRegB[1]~input_o  & ((\Mux62~12_combout )))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux62~10_combout ),
	.datac(\Mux62~12_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~13 .lut_mask = 16'hEE50;
defparam \Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N22
cycloneive_lcell_comb \Mux62~14 (
// Equation(s):
// \Mux62~14_combout  = (\ctrl_readRegB[3]~input_o  & (((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & (\REG_WRITE[23].DREG|q [1])) # (!\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[19].DREG|q [1])))))

	.dataa(\REG_WRITE[23].DREG|q [1]),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [1]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~14 .lut_mask = 16'hEE30;
defparam \Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N6
cycloneive_lcell_comb \Mux62~15 (
// Equation(s):
// \Mux62~15_combout  = (\Mux62~14_combout  & (((\REG_WRITE[31].DREG|q [1]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux62~14_combout  & (\REG_WRITE[27].DREG|q [1] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux62~14_combout ),
	.datab(\REG_WRITE[27].DREG|q [1]),
	.datac(\REG_WRITE[31].DREG|q [1]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~15 .lut_mask = 16'hE4AA;
defparam \Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N6
cycloneive_lcell_comb \Mux62~16 (
// Equation(s):
// \Mux62~16_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux62~13_combout  & ((\Mux62~15_combout ))) # (!\Mux62~13_combout  & (\Mux62~8_combout )))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux62~13_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux62~8_combout ),
	.datac(\Mux62~13_combout ),
	.datad(\Mux62~15_combout ),
	.cin(gnd),
	.combout(\Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~16 .lut_mask = 16'hF858;
defparam \Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N2
cycloneive_lcell_comb \Mux62~17 (
// Equation(s):
// \Mux62~17_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[6].DREG|q [1])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[4].DREG|q [1])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [1]),
	.datad(\REG_WRITE[6].DREG|q [1]),
	.cin(gnd),
	.combout(\Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~17 .lut_mask = 16'hBA98;
defparam \Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N2
cycloneive_lcell_comb \Mux62~18 (
// Equation(s):
// \Mux62~18_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux62~17_combout  & ((\REG_WRITE[7].DREG|q [1]))) # (!\Mux62~17_combout  & (\REG_WRITE[5].DREG|q [1])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux62~17_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[5].DREG|q [1]),
	.datac(\REG_WRITE[7].DREG|q [1]),
	.datad(\Mux62~17_combout ),
	.cin(gnd),
	.combout(\Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~18 .lut_mask = 16'hF588;
defparam \Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N22
cycloneive_lcell_comb \Mux62~19 (
// Equation(s):
// \Mux62~19_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux62~18_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [1]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux62~18_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [1]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~19 .lut_mask = 16'hBBC0;
defparam \Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N4
cycloneive_lcell_comb \Mux62~20 (
// Equation(s):
// \Mux62~20_combout  = (\Mux62~19_combout  & (((\REG_WRITE[3].DREG|q [1])) # (!\Mux62~2_combout ))) # (!\Mux62~19_combout  & (\Mux62~2_combout  & ((\REG_WRITE[2].DREG|q [1]))))

	.dataa(\Mux62~19_combout ),
	.datab(\Mux62~2_combout ),
	.datac(\REG_WRITE[3].DREG|q [1]),
	.datad(\REG_WRITE[2].DREG|q [1]),
	.cin(gnd),
	.combout(\Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~20 .lut_mask = 16'hE6A2;
defparam \Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N0
cycloneive_lcell_comb \Mux62~21 (
// Equation(s):
// \Mux62~21_combout  = (\Mux62~1_combout  & (((\Mux62~0_combout )))) # (!\Mux62~1_combout  & ((\Mux62~0_combout  & (\Mux62~16_combout )) # (!\Mux62~0_combout  & ((\Mux62~20_combout )))))

	.dataa(\Mux62~16_combout ),
	.datab(\Mux62~20_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux62~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~21 .lut_mask = 16'hFA0C;
defparam \Mux62~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N18
cycloneive_lcell_comb \Mux62~22 (
// Equation(s):
// \Mux62~22_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[14].DREG|q [1]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[12].DREG|q [1] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[14].DREG|q [1]),
	.datac(\REG_WRITE[12].DREG|q [1]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux62~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~22 .lut_mask = 16'hAAD8;
defparam \Mux62~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N8
cycloneive_lcell_comb \Mux62~23 (
// Equation(s):
// \Mux62~23_combout  = (\Mux62~22_combout  & (((\REG_WRITE[15].DREG|q [1]) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux62~22_combout  & (\REG_WRITE[13].DREG|q [1] & ((\ctrl_readRegB[0]~input_o ))))

	.dataa(\Mux62~22_combout ),
	.datab(\REG_WRITE[13].DREG|q [1]),
	.datac(\REG_WRITE[15].DREG|q [1]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux62~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~23 .lut_mask = 16'hE4AA;
defparam \Mux62~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N14
cycloneive_lcell_comb \Mux62~5 (
// Equation(s):
// \Mux62~5_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[9].DREG|q [1])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[8].DREG|q [1])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [1]),
	.datac(\REG_WRITE[8].DREG|q [1]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~5 .lut_mask = 16'hEE50;
defparam \Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N22
cycloneive_lcell_comb \Mux62~6 (
// Equation(s):
// \Mux62~6_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux62~5_combout  & ((\REG_WRITE[11].DREG|q [1]))) # (!\Mux62~5_combout  & (\REG_WRITE[10].DREG|q [1])))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux62~5_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[10].DREG|q [1]),
	.datac(\REG_WRITE[11].DREG|q [1]),
	.datad(\Mux62~5_combout ),
	.cin(gnd),
	.combout(\Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~6 .lut_mask = 16'hF588;
defparam \Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y53_N22
cycloneive_lcell_comb \Mux62~24 (
// Equation(s):
// \Mux62~24_combout  = (\Mux62~1_combout  & ((\Mux62~21_combout  & (\Mux62~23_combout )) # (!\Mux62~21_combout  & ((\Mux62~6_combout ))))) # (!\Mux62~1_combout  & (\Mux62~21_combout ))

	.dataa(\Mux62~1_combout ),
	.datab(\Mux62~21_combout ),
	.datac(\Mux62~23_combout ),
	.datad(\Mux62~6_combout ),
	.cin(gnd),
	.combout(\Mux62~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~24 .lut_mask = 16'hE6C4;
defparam \Mux62~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N26
cycloneive_lcell_comb \Mux61~10 (
// Equation(s):
// \Mux61~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[10].DREG|q [2]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[8].DREG|q [2] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[10].DREG|q [2]),
	.datac(\REG_WRITE[8].DREG|q [2]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~10 .lut_mask = 16'hAAD8;
defparam \Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N16
cycloneive_lcell_comb \Mux61~11 (
// Equation(s):
// \Mux61~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux61~10_combout  & ((\REG_WRITE[11].DREG|q [2]))) # (!\Mux61~10_combout  & (\REG_WRITE[9].DREG|q [2])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux61~10_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [2]),
	.datac(\REG_WRITE[11].DREG|q [2]),
	.datad(\Mux61~10_combout ),
	.cin(gnd),
	.combout(\Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~11 .lut_mask = 16'hF588;
defparam \Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N22
cycloneive_lcell_comb \Mux61~12 (
// Equation(s):
// \Mux61~12_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[5].DREG|q [2])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[4].DREG|q [2])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[5].DREG|q [2]),
	.datac(\REG_WRITE[4].DREG|q [2]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~12 .lut_mask = 16'hEE50;
defparam \Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N0
cycloneive_lcell_comb \Mux61~13 (
// Equation(s):
// \Mux61~13_combout  = (\Mux61~12_combout  & (((\REG_WRITE[7].DREG|q [2]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux61~12_combout  & (\REG_WRITE[6].DREG|q [2] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[6].DREG|q [2]),
	.datab(\Mux61~12_combout ),
	.datac(\REG_WRITE[7].DREG|q [2]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~13 .lut_mask = 16'hE2CC;
defparam \Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N18
cycloneive_lcell_comb \Mux61~14 (
// Equation(s):
// \Mux61~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux61~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [2]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux61~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [2]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~14 .lut_mask = 16'hBBC0;
defparam \Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N0
cycloneive_lcell_comb \Mux61~15 (
// Equation(s):
// \Mux61~15_combout  = (\Mux61~14_combout  & (((\REG_WRITE[3].DREG|q [2]) # (!\Mux62~2_combout )))) # (!\Mux61~14_combout  & (\REG_WRITE[2].DREG|q [2] & ((\Mux62~2_combout ))))

	.dataa(\REG_WRITE[2].DREG|q [2]),
	.datab(\Mux61~14_combout ),
	.datac(\REG_WRITE[3].DREG|q [2]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~15 .lut_mask = 16'hE2CC;
defparam \Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N6
cycloneive_lcell_comb \Mux61~16 (
// Equation(s):
// \Mux61~16_combout  = (\Mux62~1_combout  & ((\Mux61~11_combout ) # ((\Mux62~0_combout )))) # (!\Mux62~1_combout  & (((!\Mux62~0_combout  & \Mux61~15_combout ))))

	.dataa(\Mux62~1_combout ),
	.datab(\Mux61~11_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux61~15_combout ),
	.cin(gnd),
	.combout(\Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~16 .lut_mask = 16'hADA8;
defparam \Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N20
cycloneive_lcell_comb \Mux61~17 (
// Equation(s):
// \Mux61~17_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [2]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[12].DREG|q [2] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [2]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [2]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~17 .lut_mask = 16'hCCB8;
defparam \Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N18
cycloneive_lcell_comb \Mux61~18 (
// Equation(s):
// \Mux61~18_combout  = (\Mux61~17_combout  & (((\REG_WRITE[15].DREG|q [2])) # (!\ctrl_readRegB[1]~input_o ))) # (!\Mux61~17_combout  & (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[14].DREG|q [2]))))

	.dataa(\Mux61~17_combout ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [2]),
	.datad(\REG_WRITE[14].DREG|q [2]),
	.cin(gnd),
	.combout(\Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~18 .lut_mask = 16'hE6A2;
defparam \Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N6
cycloneive_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [2]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [2] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [2]),
	.datac(\REG_WRITE[18].DREG|q [2]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~0 .lut_mask = 16'hAAD8;
defparam \Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N10
cycloneive_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = (\Mux61~0_combout  & (((\REG_WRITE[30].DREG|q [2]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux61~0_combout  & (\REG_WRITE[26].DREG|q [2] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux61~0_combout ),
	.datab(\REG_WRITE[26].DREG|q [2]),
	.datac(\REG_WRITE[30].DREG|q [2]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~1 .lut_mask = 16'hE4AA;
defparam \Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N10
cycloneive_lcell_comb \Mux61~7 (
// Equation(s):
// \Mux61~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [2]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [2] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [2]),
	.datac(\REG_WRITE[19].DREG|q [2]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~7 .lut_mask = 16'hAAD8;
defparam \Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N2
cycloneive_lcell_comb \Mux61~8 (
// Equation(s):
// \Mux61~8_combout  = (\Mux61~7_combout  & (((\REG_WRITE[31].DREG|q [2]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux61~7_combout  & (\REG_WRITE[27].DREG|q [2] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux61~7_combout ),
	.datab(\REG_WRITE[27].DREG|q [2]),
	.datac(\REG_WRITE[31].DREG|q [2]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~8 .lut_mask = 16'hE4AA;
defparam \Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N22
cycloneive_lcell_comb \Mux61~4 (
// Equation(s):
// \Mux61~4_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [2])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [2])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [2]),
	.datac(\REG_WRITE[16].DREG|q [2]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~4 .lut_mask = 16'hEE50;
defparam \Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N26
cycloneive_lcell_comb \Mux61~5 (
// Equation(s):
// \Mux61~5_combout  = (\Mux61~4_combout  & (((\REG_WRITE[28].DREG|q [2]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux61~4_combout  & (\REG_WRITE[20].DREG|q [2] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux61~4_combout ),
	.datab(\REG_WRITE[20].DREG|q [2]),
	.datac(\REG_WRITE[28].DREG|q [2]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~5 .lut_mask = 16'hE4AA;
defparam \Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N2
cycloneive_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [2]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [2] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [2]),
	.datac(\REG_WRITE[17].DREG|q [2]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~2 .lut_mask = 16'hAAD8;
defparam \Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N10
cycloneive_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = (\Mux61~2_combout  & (((\REG_WRITE[29].DREG|q [2]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux61~2_combout  & (\REG_WRITE[21].DREG|q [2] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux61~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [2]),
	.datac(\REG_WRITE[29].DREG|q [2]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~3 .lut_mask = 16'hE4AA;
defparam \Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N18
cycloneive_lcell_comb \Mux61~6 (
// Equation(s):
// \Mux61~6_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o ) # (\Mux61~3_combout )))) # (!\ctrl_readRegB[0]~input_o  & (\Mux61~5_combout  & (!\ctrl_readRegB[1]~input_o )))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux61~5_combout ),
	.datac(\ctrl_readRegB[1]~input_o ),
	.datad(\Mux61~3_combout ),
	.cin(gnd),
	.combout(\Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~6 .lut_mask = 16'hAEA4;
defparam \Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N12
cycloneive_lcell_comb \Mux61~9 (
// Equation(s):
// \Mux61~9_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux61~6_combout  & ((\Mux61~8_combout ))) # (!\Mux61~6_combout  & (\Mux61~1_combout )))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux61~6_combout ))))

	.dataa(\Mux61~1_combout ),
	.datab(\Mux61~8_combout ),
	.datac(\ctrl_readRegB[1]~input_o ),
	.datad(\Mux61~6_combout ),
	.cin(gnd),
	.combout(\Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~9 .lut_mask = 16'hCFA0;
defparam \Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N0
cycloneive_lcell_comb \Mux61~19 (
// Equation(s):
// \Mux61~19_combout  = (\Mux61~16_combout  & (((\Mux61~18_combout )) # (!\Mux62~0_combout ))) # (!\Mux61~16_combout  & (\Mux62~0_combout  & ((\Mux61~9_combout ))))

	.dataa(\Mux61~16_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux61~18_combout ),
	.datad(\Mux61~9_combout ),
	.cin(gnd),
	.combout(\Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~19 .lut_mask = 16'hE6A2;
defparam \Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N6
cycloneive_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[9].DREG|q [3])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[8].DREG|q [3])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [3]),
	.datac(\REG_WRITE[8].DREG|q [3]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~0 .lut_mask = 16'hEE50;
defparam \Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
cycloneive_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = (\Mux60~0_combout  & (((\REG_WRITE[11].DREG|q [3]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux60~0_combout  & (\REG_WRITE[10].DREG|q [3] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux60~0_combout ),
	.datab(\REG_WRITE[10].DREG|q [3]),
	.datac(\REG_WRITE[11].DREG|q [3]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~1 .lut_mask = 16'hE4AA;
defparam \Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N18
cycloneive_lcell_comb \Mux60~12 (
// Equation(s):
// \Mux60~12_combout  = (\ctrl_readRegB[0]~input_o  & (\ctrl_readRegB[1]~input_o )) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [3]))) # (!\ctrl_readRegB[1]~input_o  & (\REG_WRITE[4].DREG|q [3]))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [3]),
	.datad(\REG_WRITE[6].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~12 .lut_mask = 16'hDC98;
defparam \Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N30
cycloneive_lcell_comb \Mux60~13 (
// Equation(s):
// \Mux60~13_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux60~12_combout  & (\REG_WRITE[7].DREG|q [3])) # (!\Mux60~12_combout  & ((\REG_WRITE[5].DREG|q [3]))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux60~12_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux60~12_combout ),
	.datac(\REG_WRITE[7].DREG|q [3]),
	.datad(\REG_WRITE[5].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~13 .lut_mask = 16'hE6C4;
defparam \Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N30
cycloneive_lcell_comb \Mux60~14 (
// Equation(s):
// \Mux60~14_combout  = (\Mux62~4_combout  & (((\Mux60~13_combout )) # (!\Mux62~3_combout ))) # (!\Mux62~4_combout  & (\Mux62~3_combout  & (\REG_WRITE[1].DREG|q [3])))

	.dataa(\Mux62~4_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [3]),
	.datad(\Mux60~13_combout ),
	.cin(gnd),
	.combout(\Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~14 .lut_mask = 16'hEA62;
defparam \Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N28
cycloneive_lcell_comb \Mux60~15 (
// Equation(s):
// \Mux60~15_combout  = (\Mux60~14_combout  & (((\REG_WRITE[3].DREG|q [3])) # (!\Mux62~2_combout ))) # (!\Mux60~14_combout  & (\Mux62~2_combout  & ((\REG_WRITE[2].DREG|q [3]))))

	.dataa(\Mux60~14_combout ),
	.datab(\Mux62~2_combout ),
	.datac(\REG_WRITE[3].DREG|q [3]),
	.datad(\REG_WRITE[2].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~15 .lut_mask = 16'hE6A2;
defparam \Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N6
cycloneive_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [3]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [3] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [3]),
	.datac(\REG_WRITE[17].DREG|q [3]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~2 .lut_mask = 16'hAAD8;
defparam \Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N30
cycloneive_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = (\Mux60~2_combout  & (((\REG_WRITE[29].DREG|q [3])) # (!\ctrl_readRegB[2]~input_o ))) # (!\Mux60~2_combout  & (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[21].DREG|q [3]))))

	.dataa(\Mux60~2_combout ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[29].DREG|q [3]),
	.datad(\REG_WRITE[21].DREG|q [3]),
	.cin(gnd),
	.combout(\Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~3 .lut_mask = 16'hE6A2;
defparam \Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N2
cycloneive_lcell_comb \Mux60~6 (
// Equation(s):
// \Mux60~6_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [3])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [3])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [3]),
	.datac(\REG_WRITE[16].DREG|q [3]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~6 .lut_mask = 16'hEE50;
defparam \Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N30
cycloneive_lcell_comb \Mux60~7 (
// Equation(s):
// \Mux60~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux60~6_combout  & ((\REG_WRITE[28].DREG|q [3]))) # (!\Mux60~6_combout  & (\REG_WRITE[20].DREG|q [3])))) # (!\ctrl_readRegB[2]~input_o  & (((\Mux60~6_combout ))))

	.dataa(\REG_WRITE[20].DREG|q [3]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[28].DREG|q [3]),
	.datad(\Mux60~6_combout ),
	.cin(gnd),
	.combout(\Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~7 .lut_mask = 16'hF388;
defparam \Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N2
cycloneive_lcell_comb \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [3]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [3] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [3]),
	.datac(\REG_WRITE[18].DREG|q [3]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~4 .lut_mask = 16'hAAD8;
defparam \Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N14
cycloneive_lcell_comb \Mux60~5 (
// Equation(s):
// \Mux60~5_combout  = (\Mux60~4_combout  & (((\REG_WRITE[30].DREG|q [3]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux60~4_combout  & (\REG_WRITE[26].DREG|q [3] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux60~4_combout ),
	.datab(\REG_WRITE[26].DREG|q [3]),
	.datac(\REG_WRITE[30].DREG|q [3]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~5 .lut_mask = 16'hE4AA;
defparam \Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N26
cycloneive_lcell_comb \Mux60~8 (
// Equation(s):
// \Mux60~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\Mux60~5_combout ))) # (!\ctrl_readRegB[1]~input_o  & (\Mux60~7_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux60~7_combout ),
	.datac(\Mux60~5_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~8 .lut_mask = 16'hFA44;
defparam \Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N6
cycloneive_lcell_comb \Mux60~9 (
// Equation(s):
// \Mux60~9_combout  = (\ctrl_readRegB[3]~input_o  & (((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & (\REG_WRITE[23].DREG|q [3])) # (!\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[19].DREG|q [3])))))

	.dataa(\REG_WRITE[23].DREG|q [3]),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [3]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~9 .lut_mask = 16'hEE30;
defparam \Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N22
cycloneive_lcell_comb \Mux60~10 (
// Equation(s):
// \Mux60~10_combout  = (\Mux60~9_combout  & (((\REG_WRITE[31].DREG|q [3]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux60~9_combout  & (\REG_WRITE[27].DREG|q [3] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux60~9_combout ),
	.datab(\REG_WRITE[27].DREG|q [3]),
	.datac(\REG_WRITE[31].DREG|q [3]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~10 .lut_mask = 16'hE4AA;
defparam \Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N4
cycloneive_lcell_comb \Mux60~11 (
// Equation(s):
// \Mux60~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux60~8_combout  & ((\Mux60~10_combout ))) # (!\Mux60~8_combout  & (\Mux60~3_combout )))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux60~8_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux60~3_combout ),
	.datac(\Mux60~8_combout ),
	.datad(\Mux60~10_combout ),
	.cin(gnd),
	.combout(\Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~11 .lut_mask = 16'hF858;
defparam \Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N18
cycloneive_lcell_comb \Mux60~16 (
// Equation(s):
// \Mux60~16_combout  = (\Mux62~0_combout  & (((\Mux60~11_combout ) # (\Mux62~1_combout )))) # (!\Mux62~0_combout  & (\Mux60~15_combout  & ((!\Mux62~1_combout ))))

	.dataa(\Mux62~0_combout ),
	.datab(\Mux60~15_combout ),
	.datac(\Mux60~11_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~16 .lut_mask = 16'hAAE4;
defparam \Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N0
cycloneive_lcell_comb \Mux60~17 (
// Equation(s):
// \Mux60~17_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\REG_WRITE[14].DREG|q [3])) # (!\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[12].DREG|q [3])))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[14].DREG|q [3]),
	.datac(\REG_WRITE[12].DREG|q [3]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~17 .lut_mask = 16'hEE50;
defparam \Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N2
cycloneive_lcell_comb \Mux60~18 (
// Equation(s):
// \Mux60~18_combout  = (\Mux60~17_combout  & (((\REG_WRITE[15].DREG|q [3]) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux60~17_combout  & (\REG_WRITE[13].DREG|q [3] & ((\ctrl_readRegB[0]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [3]),
	.datab(\Mux60~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [3]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~18 .lut_mask = 16'hE2CC;
defparam \Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N10
cycloneive_lcell_comb \Mux60~19 (
// Equation(s):
// \Mux60~19_combout  = (\Mux60~16_combout  & (((\Mux60~18_combout ) # (!\Mux62~1_combout )))) # (!\Mux60~16_combout  & (\Mux60~1_combout  & (\Mux62~1_combout )))

	.dataa(\Mux60~1_combout ),
	.datab(\Mux60~16_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux60~18_combout ),
	.cin(gnd),
	.combout(\Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~19 .lut_mask = 16'hEC2C;
defparam \Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N6
cycloneive_lcell_comb \Mux59~17 (
// Equation(s):
// \Mux59~17_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [4]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[12].DREG|q [4] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[13].DREG|q [4]),
	.datac(\REG_WRITE[12].DREG|q [4]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~17 .lut_mask = 16'hAAD8;
defparam \Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N0
cycloneive_lcell_comb \Mux59~18 (
// Equation(s):
// \Mux59~18_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux59~17_combout  & ((\REG_WRITE[15].DREG|q [4]))) # (!\Mux59~17_combout  & (\REG_WRITE[14].DREG|q [4])))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux59~17_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[14].DREG|q [4]),
	.datac(\REG_WRITE[15].DREG|q [4]),
	.datad(\Mux59~17_combout ),
	.cin(gnd),
	.combout(\Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~18 .lut_mask = 16'hF588;
defparam \Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N14
cycloneive_lcell_comb \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = (\ctrl_readRegB[2]~input_o  & (\ctrl_readRegB[3]~input_o )) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[24].DREG|q [4]))) # (!\ctrl_readRegB[3]~input_o  & (\REG_WRITE[16].DREG|q [4]))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[16].DREG|q [4]),
	.datad(\REG_WRITE[24].DREG|q [4]),
	.cin(gnd),
	.combout(\Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~4 .lut_mask = 16'hDC98;
defparam \Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N18
cycloneive_lcell_comb \Mux59~5 (
// Equation(s):
// \Mux59~5_combout  = (\Mux59~4_combout  & (((\REG_WRITE[28].DREG|q [4]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux59~4_combout  & (\REG_WRITE[20].DREG|q [4] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux59~4_combout ),
	.datab(\REG_WRITE[20].DREG|q [4]),
	.datac(\REG_WRITE[28].DREG|q [4]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~5 .lut_mask = 16'hE4AA;
defparam \Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N18
cycloneive_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[25].DREG|q [4])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[17].DREG|q [4])))))

	.dataa(\REG_WRITE[25].DREG|q [4]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [4]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~2 .lut_mask = 16'hEE30;
defparam \Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N26
cycloneive_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = (\Mux59~2_combout  & (((\REG_WRITE[29].DREG|q [4]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux59~2_combout  & (\REG_WRITE[21].DREG|q [4] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[21].DREG|q [4]),
	.datab(\Mux59~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [4]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~3 .lut_mask = 16'hE2CC;
defparam \Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N12
cycloneive_lcell_comb \Mux59~6 (
// Equation(s):
// \Mux59~6_combout  = (\ctrl_readRegB[0]~input_o  & (((\Mux59~3_combout ) # (\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (\Mux59~5_combout  & ((!\ctrl_readRegB[1]~input_o ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux59~5_combout ),
	.datac(\Mux59~3_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~6 .lut_mask = 16'hAAE4;
defparam \Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N26
cycloneive_lcell_comb \Mux59~7 (
// Equation(s):
// \Mux59~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [4]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [4] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [4]),
	.datac(\REG_WRITE[19].DREG|q [4]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~7 .lut_mask = 16'hAAD8;
defparam \Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N26
cycloneive_lcell_comb \Mux59~8 (
// Equation(s):
// \Mux59~8_combout  = (\Mux59~7_combout  & (((\REG_WRITE[31].DREG|q [4]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux59~7_combout  & (\REG_WRITE[27].DREG|q [4] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux59~7_combout ),
	.datab(\REG_WRITE[27].DREG|q [4]),
	.datac(\REG_WRITE[31].DREG|q [4]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~8 .lut_mask = 16'hE4AA;
defparam \Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N14
cycloneive_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [4]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [4] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [4]),
	.datac(\REG_WRITE[18].DREG|q [4]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~0 .lut_mask = 16'hAAD8;
defparam \Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N26
cycloneive_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux59~0_combout  & (\REG_WRITE[30].DREG|q [4])) # (!\Mux59~0_combout  & ((\REG_WRITE[26].DREG|q [4]))))) # (!\ctrl_readRegB[3]~input_o  & (\Mux59~0_combout ))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\Mux59~0_combout ),
	.datac(\REG_WRITE[30].DREG|q [4]),
	.datad(\REG_WRITE[26].DREG|q [4]),
	.cin(gnd),
	.combout(\Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~1 .lut_mask = 16'hE6C4;
defparam \Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N30
cycloneive_lcell_comb \Mux59~9 (
// Equation(s):
// \Mux59~9_combout  = (\Mux59~6_combout  & ((\Mux59~8_combout ) # ((!\ctrl_readRegB[1]~input_o )))) # (!\Mux59~6_combout  & (((\Mux59~1_combout  & \ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux59~6_combout ),
	.datab(\Mux59~8_combout ),
	.datac(\Mux59~1_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~9 .lut_mask = 16'hD8AA;
defparam \Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N18
cycloneive_lcell_comb \Mux59~10 (
// Equation(s):
// \Mux59~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[10].DREG|q [4]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[8].DREG|q [4] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[10].DREG|q [4]),
	.datac(\REG_WRITE[8].DREG|q [4]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~10 .lut_mask = 16'hAAD8;
defparam \Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N2
cycloneive_lcell_comb \Mux59~11 (
// Equation(s):
// \Mux59~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux59~10_combout  & (\REG_WRITE[11].DREG|q [4])) # (!\Mux59~10_combout  & ((\REG_WRITE[9].DREG|q [4]))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux59~10_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux59~10_combout ),
	.datac(\REG_WRITE[11].DREG|q [4]),
	.datad(\REG_WRITE[9].DREG|q [4]),
	.cin(gnd),
	.combout(\Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~11 .lut_mask = 16'hE6C4;
defparam \Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N26
cycloneive_lcell_comb \Mux59~12 (
// Equation(s):
// \Mux59~12_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [4]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[4].DREG|q [4]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [4]),
	.datad(\REG_WRITE[5].DREG|q [4]),
	.cin(gnd),
	.combout(\Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~12 .lut_mask = 16'hDC98;
defparam \Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N30
cycloneive_lcell_comb \Mux59~13 (
// Equation(s):
// \Mux59~13_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux59~12_combout  & ((\REG_WRITE[7].DREG|q [4]))) # (!\Mux59~12_combout  & (\REG_WRITE[6].DREG|q [4])))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux59~12_combout ))))

	.dataa(\REG_WRITE[6].DREG|q [4]),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[7].DREG|q [4]),
	.datad(\Mux59~12_combout ),
	.cin(gnd),
	.combout(\Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~13 .lut_mask = 16'hF388;
defparam \Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N26
cycloneive_lcell_comb \Mux59~14 (
// Equation(s):
// \Mux59~14_combout  = (\Mux62~4_combout  & (((\Mux59~13_combout )) # (!\Mux62~3_combout ))) # (!\Mux62~4_combout  & (\Mux62~3_combout  & (\REG_WRITE[1].DREG|q [4])))

	.dataa(\Mux62~4_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [4]),
	.datad(\Mux59~13_combout ),
	.cin(gnd),
	.combout(\Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~14 .lut_mask = 16'hEA62;
defparam \Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N16
cycloneive_lcell_comb \Mux59~15 (
// Equation(s):
// \Mux59~15_combout  = (\Mux59~14_combout  & (((\REG_WRITE[3].DREG|q [4]) # (!\Mux62~2_combout )))) # (!\Mux59~14_combout  & (\REG_WRITE[2].DREG|q [4] & ((\Mux62~2_combout ))))

	.dataa(\Mux59~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [4]),
	.datac(\REG_WRITE[3].DREG|q [4]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~15 .lut_mask = 16'hE4AA;
defparam \Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N24
cycloneive_lcell_comb \Mux59~16 (
// Equation(s):
// \Mux59~16_combout  = (\Mux62~0_combout  & (((\Mux62~1_combout )))) # (!\Mux62~0_combout  & ((\Mux62~1_combout  & (\Mux59~11_combout )) # (!\Mux62~1_combout  & ((\Mux59~15_combout )))))

	.dataa(\Mux59~11_combout ),
	.datab(\Mux59~15_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~16 .lut_mask = 16'hFA0C;
defparam \Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N26
cycloneive_lcell_comb \Mux59~19 (
// Equation(s):
// \Mux59~19_combout  = (\Mux62~0_combout  & ((\Mux59~16_combout  & (\Mux59~18_combout )) # (!\Mux59~16_combout  & ((\Mux59~9_combout ))))) # (!\Mux62~0_combout  & (((\Mux59~16_combout ))))

	.dataa(\Mux59~18_combout ),
	.datab(\Mux59~9_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux59~16_combout ),
	.cin(gnd),
	.combout(\Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~19 .lut_mask = 16'hAFC0;
defparam \Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N30
cycloneive_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[9].DREG|q [5])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[8].DREG|q [5])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [5]),
	.datac(\REG_WRITE[8].DREG|q [5]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~0 .lut_mask = 16'hEE50;
defparam \Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N6
cycloneive_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = (\Mux58~0_combout  & (((\REG_WRITE[11].DREG|q [5]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux58~0_combout  & (\REG_WRITE[10].DREG|q [5] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux58~0_combout ),
	.datab(\REG_WRITE[10].DREG|q [5]),
	.datac(\REG_WRITE[11].DREG|q [5]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~1 .lut_mask = 16'hE4AA;
defparam \Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N18
cycloneive_lcell_comb \Mux58~12 (
// Equation(s):
// \Mux58~12_combout  = (\ctrl_readRegB[0]~input_o  & (\ctrl_readRegB[1]~input_o )) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [5]))) # (!\ctrl_readRegB[1]~input_o  & (\REG_WRITE[4].DREG|q [5]))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [5]),
	.datad(\REG_WRITE[6].DREG|q [5]),
	.cin(gnd),
	.combout(\Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~12 .lut_mask = 16'hDC98;
defparam \Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N16
cycloneive_lcell_comb \Mux58~13 (
// Equation(s):
// \Mux58~13_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux58~12_combout  & ((\REG_WRITE[7].DREG|q [5]))) # (!\Mux58~12_combout  & (\REG_WRITE[5].DREG|q [5])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux58~12_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[5].DREG|q [5]),
	.datac(\REG_WRITE[7].DREG|q [5]),
	.datad(\Mux58~12_combout ),
	.cin(gnd),
	.combout(\Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~13 .lut_mask = 16'hF588;
defparam \Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N12
cycloneive_lcell_comb \Mux58~14 (
// Equation(s):
// \Mux58~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux58~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [5]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux58~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [5]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~14 .lut_mask = 16'hBBC0;
defparam \Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N20
cycloneive_lcell_comb \Mux58~15 (
// Equation(s):
// \Mux58~15_combout  = (\Mux58~14_combout  & (((\REG_WRITE[3].DREG|q [5]) # (!\Mux62~2_combout )))) # (!\Mux58~14_combout  & (\REG_WRITE[2].DREG|q [5] & ((\Mux62~2_combout ))))

	.dataa(\REG_WRITE[2].DREG|q [5]),
	.datab(\Mux58~14_combout ),
	.datac(\REG_WRITE[3].DREG|q [5]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~15 .lut_mask = 16'hE2CC;
defparam \Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N26
cycloneive_lcell_comb \Mux58~6 (
// Equation(s):
// \Mux58~6_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [5])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [5])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [5]),
	.datac(\REG_WRITE[16].DREG|q [5]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~6 .lut_mask = 16'hEE50;
defparam \Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N6
cycloneive_lcell_comb \Mux58~7 (
// Equation(s):
// \Mux58~7_combout  = (\Mux58~6_combout  & (((\REG_WRITE[28].DREG|q [5]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux58~6_combout  & (\REG_WRITE[20].DREG|q [5] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux58~6_combout ),
	.datab(\REG_WRITE[20].DREG|q [5]),
	.datac(\REG_WRITE[28].DREG|q [5]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~7 .lut_mask = 16'hE4AA;
defparam \Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N10
cycloneive_lcell_comb \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [5]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [5] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [5]),
	.datac(\REG_WRITE[18].DREG|q [5]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~4 .lut_mask = 16'hAAD8;
defparam \Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N30
cycloneive_lcell_comb \Mux58~5 (
// Equation(s):
// \Mux58~5_combout  = (\Mux58~4_combout  & (((\REG_WRITE[30].DREG|q [5]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux58~4_combout  & (\REG_WRITE[26].DREG|q [5] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[26].DREG|q [5]),
	.datab(\Mux58~4_combout ),
	.datac(\REG_WRITE[30].DREG|q [5]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~5 .lut_mask = 16'hE2CC;
defparam \Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N22
cycloneive_lcell_comb \Mux58~8 (
// Equation(s):
// \Mux58~8_combout  = (\ctrl_readRegB[1]~input_o  & (((\Mux58~5_combout ) # (\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (\Mux58~7_combout  & ((!\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux58~7_combout ),
	.datac(\Mux58~5_combout ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~8 .lut_mask = 16'hAAE4;
defparam \Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N14
cycloneive_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [5]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [5] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[25].DREG|q [5]),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [5]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~2 .lut_mask = 16'hCCB8;
defparam \Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N6
cycloneive_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = (\Mux58~2_combout  & (((\REG_WRITE[29].DREG|q [5]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux58~2_combout  & (\REG_WRITE[21].DREG|q [5] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux58~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [5]),
	.datac(\REG_WRITE[29].DREG|q [5]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~3 .lut_mask = 16'hE4AA;
defparam \Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N30
cycloneive_lcell_comb \Mux58~9 (
// Equation(s):
// \Mux58~9_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [5]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [5] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [5]),
	.datac(\REG_WRITE[19].DREG|q [5]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~9 .lut_mask = 16'hAAD8;
defparam \Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N30
cycloneive_lcell_comb \Mux58~10 (
// Equation(s):
// \Mux58~10_combout  = (\Mux58~9_combout  & (((\REG_WRITE[31].DREG|q [5]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux58~9_combout  & (\REG_WRITE[27].DREG|q [5] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux58~9_combout ),
	.datab(\REG_WRITE[27].DREG|q [5]),
	.datac(\REG_WRITE[31].DREG|q [5]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~10 .lut_mask = 16'hE4AA;
defparam \Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N14
cycloneive_lcell_comb \Mux58~11 (
// Equation(s):
// \Mux58~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux58~8_combout  & ((\Mux58~10_combout ))) # (!\Mux58~8_combout  & (\Mux58~3_combout )))) # (!\ctrl_readRegB[0]~input_o  & (\Mux58~8_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux58~8_combout ),
	.datac(\Mux58~3_combout ),
	.datad(\Mux58~10_combout ),
	.cin(gnd),
	.combout(\Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~11 .lut_mask = 16'hEC64;
defparam \Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N24
cycloneive_lcell_comb \Mux58~16 (
// Equation(s):
// \Mux58~16_combout  = (\Mux62~1_combout  & (((\Mux62~0_combout )))) # (!\Mux62~1_combout  & ((\Mux62~0_combout  & ((\Mux58~11_combout ))) # (!\Mux62~0_combout  & (\Mux58~15_combout ))))

	.dataa(\Mux62~1_combout ),
	.datab(\Mux58~15_combout ),
	.datac(\Mux58~11_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~16 .lut_mask = 16'hFA44;
defparam \Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N24
cycloneive_lcell_comb \Mux58~17 (
// Equation(s):
// \Mux58~17_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[14].DREG|q [5])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [5])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [5]),
	.datad(\REG_WRITE[14].DREG|q [5]),
	.cin(gnd),
	.combout(\Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~17 .lut_mask = 16'hBA98;
defparam \Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N22
cycloneive_lcell_comb \Mux58~18 (
// Equation(s):
// \Mux58~18_combout  = (\Mux58~17_combout  & (((\REG_WRITE[15].DREG|q [5]) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux58~17_combout  & (\REG_WRITE[13].DREG|q [5] & ((\ctrl_readRegB[0]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [5]),
	.datab(\Mux58~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [5]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~18 .lut_mask = 16'hE2CC;
defparam \Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N4
cycloneive_lcell_comb \Mux58~19 (
// Equation(s):
// \Mux58~19_combout  = (\Mux58~16_combout  & (((\Mux58~18_combout ) # (!\Mux62~1_combout )))) # (!\Mux58~16_combout  & (\Mux58~1_combout  & ((\Mux62~1_combout ))))

	.dataa(\Mux58~1_combout ),
	.datab(\Mux58~16_combout ),
	.datac(\Mux58~18_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~19 .lut_mask = 16'hE2CC;
defparam \Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N12
cycloneive_lcell_comb \Mux57~17 (
// Equation(s):
// \Mux57~17_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [6]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [6]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [6]),
	.datad(\REG_WRITE[13].DREG|q [6]),
	.cin(gnd),
	.combout(\Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~17 .lut_mask = 16'hDC98;
defparam \Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N10
cycloneive_lcell_comb \Mux57~18 (
// Equation(s):
// \Mux57~18_combout  = (\Mux57~17_combout  & (((\REG_WRITE[15].DREG|q [6]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux57~17_combout  & (\REG_WRITE[14].DREG|q [6] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux57~17_combout ),
	.datab(\REG_WRITE[14].DREG|q [6]),
	.datac(\REG_WRITE[15].DREG|q [6]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~18 .lut_mask = 16'hE4AA;
defparam \Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N8
cycloneive_lcell_comb \Mux57~12 (
// Equation(s):
// \Mux57~12_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[5].DREG|q [6])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[4].DREG|q [6])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[5].DREG|q [6]),
	.datac(\REG_WRITE[4].DREG|q [6]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~12 .lut_mask = 16'hEE50;
defparam \Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N20
cycloneive_lcell_comb \Mux57~13 (
// Equation(s):
// \Mux57~13_combout  = (\Mux57~12_combout  & (((\REG_WRITE[7].DREG|q [6]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux57~12_combout  & (\REG_WRITE[6].DREG|q [6] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[6].DREG|q [6]),
	.datab(\Mux57~12_combout ),
	.datac(\REG_WRITE[7].DREG|q [6]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~13 .lut_mask = 16'hE2CC;
defparam \Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N24
cycloneive_lcell_comb \Mux57~14 (
// Equation(s):
// \Mux57~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux57~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [6]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux57~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [6]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~14 .lut_mask = 16'hBBC0;
defparam \Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N6
cycloneive_lcell_comb \Mux57~15 (
// Equation(s):
// \Mux57~15_combout  = (\Mux57~14_combout  & (((\REG_WRITE[3].DREG|q [6]) # (!\Mux62~2_combout )))) # (!\Mux57~14_combout  & (\REG_WRITE[2].DREG|q [6] & ((\Mux62~2_combout ))))

	.dataa(\REG_WRITE[2].DREG|q [6]),
	.datab(\Mux57~14_combout ),
	.datac(\REG_WRITE[3].DREG|q [6]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~15 .lut_mask = 16'hE2CC;
defparam \Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N24
cycloneive_lcell_comb \Mux57~10 (
// Equation(s):
// \Mux57~10_combout  = (\ctrl_readRegB[0]~input_o  & (\ctrl_readRegB[1]~input_o )) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[10].DREG|q [6]))) # (!\ctrl_readRegB[1]~input_o  & (\REG_WRITE[8].DREG|q [6]))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [6]),
	.datad(\REG_WRITE[10].DREG|q [6]),
	.cin(gnd),
	.combout(\Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~10 .lut_mask = 16'hDC98;
defparam \Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N26
cycloneive_lcell_comb \Mux57~11 (
// Equation(s):
// \Mux57~11_combout  = (\Mux57~10_combout  & (((\REG_WRITE[11].DREG|q [6]) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux57~10_combout  & (\REG_WRITE[9].DREG|q [6] & ((\ctrl_readRegB[0]~input_o ))))

	.dataa(\Mux57~10_combout ),
	.datab(\REG_WRITE[9].DREG|q [6]),
	.datac(\REG_WRITE[11].DREG|q [6]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~11 .lut_mask = 16'hE4AA;
defparam \Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N28
cycloneive_lcell_comb \Mux57~16 (
// Equation(s):
// \Mux57~16_combout  = (\Mux62~1_combout  & (((\Mux62~0_combout ) # (\Mux57~11_combout )))) # (!\Mux62~1_combout  & (\Mux57~15_combout  & (!\Mux62~0_combout )))

	.dataa(\Mux57~15_combout ),
	.datab(\Mux62~1_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux57~11_combout ),
	.cin(gnd),
	.combout(\Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~16 .lut_mask = 16'hCEC2;
defparam \Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N2
cycloneive_lcell_comb \Mux57~7 (
// Equation(s):
// \Mux57~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [6]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [6] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [6]),
	.datac(\REG_WRITE[19].DREG|q [6]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~7 .lut_mask = 16'hAAD8;
defparam \Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N18
cycloneive_lcell_comb \Mux57~8 (
// Equation(s):
// \Mux57~8_combout  = (\Mux57~7_combout  & (((\REG_WRITE[31].DREG|q [6]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux57~7_combout  & (\REG_WRITE[27].DREG|q [6] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux57~7_combout ),
	.datab(\REG_WRITE[27].DREG|q [6]),
	.datac(\REG_WRITE[31].DREG|q [6]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~8 .lut_mask = 16'hE4AA;
defparam \Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N30
cycloneive_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [6]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [6] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [6]),
	.datac(\REG_WRITE[18].DREG|q [6]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~0 .lut_mask = 16'hAAD8;
defparam \Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N26
cycloneive_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = (\Mux57~0_combout  & (((\REG_WRITE[30].DREG|q [6]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux57~0_combout  & (\REG_WRITE[26].DREG|q [6] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux57~0_combout ),
	.datab(\REG_WRITE[26].DREG|q [6]),
	.datac(\REG_WRITE[30].DREG|q [6]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~1 .lut_mask = 16'hE4AA;
defparam \Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N30
cycloneive_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [6])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [6])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [6]),
	.datac(\REG_WRITE[16].DREG|q [6]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~4 .lut_mask = 16'hEE50;
defparam \Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N22
cycloneive_lcell_comb \Mux57~5 (
// Equation(s):
// \Mux57~5_combout  = (\Mux57~4_combout  & (((\REG_WRITE[28].DREG|q [6])) # (!\ctrl_readRegB[2]~input_o ))) # (!\Mux57~4_combout  & (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[20].DREG|q [6]))))

	.dataa(\Mux57~4_combout ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[28].DREG|q [6]),
	.datad(\REG_WRITE[20].DREG|q [6]),
	.cin(gnd),
	.combout(\Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~5 .lut_mask = 16'hE6A2;
defparam \Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N10
cycloneive_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [6]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [6] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[25].DREG|q [6]),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [6]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~2 .lut_mask = 16'hCCB8;
defparam \Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N2
cycloneive_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = (\Mux57~2_combout  & (((\REG_WRITE[29].DREG|q [6]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux57~2_combout  & (\REG_WRITE[21].DREG|q [6] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux57~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [6]),
	.datac(\REG_WRITE[29].DREG|q [6]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~3 .lut_mask = 16'hE4AA;
defparam \Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N20
cycloneive_lcell_comb \Mux57~6 (
// Equation(s):
// \Mux57~6_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\Mux57~3_combout ))) # (!\ctrl_readRegB[0]~input_o  & (\Mux57~5_combout ))))

	.dataa(\Mux57~5_combout ),
	.datab(\Mux57~3_combout ),
	.datac(\ctrl_readRegB[1]~input_o ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~6 .lut_mask = 16'hFC0A;
defparam \Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N22
cycloneive_lcell_comb \Mux57~9 (
// Equation(s):
// \Mux57~9_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux57~6_combout  & (\Mux57~8_combout )) # (!\Mux57~6_combout  & ((\Mux57~1_combout ))))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux57~6_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux57~8_combout ),
	.datac(\Mux57~1_combout ),
	.datad(\Mux57~6_combout ),
	.cin(gnd),
	.combout(\Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~9 .lut_mask = 16'hDDA0;
defparam \Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N22
cycloneive_lcell_comb \Mux57~19 (
// Equation(s):
// \Mux57~19_combout  = (\Mux57~16_combout  & ((\Mux57~18_combout ) # ((!\Mux62~0_combout )))) # (!\Mux57~16_combout  & (((\Mux62~0_combout  & \Mux57~9_combout ))))

	.dataa(\Mux57~18_combout ),
	.datab(\Mux57~16_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux57~9_combout ),
	.cin(gnd),
	.combout(\Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~19 .lut_mask = 16'hBC8C;
defparam \Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N12
cycloneive_lcell_comb \Mux56~12 (
// Equation(s):
// \Mux56~12_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [7]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[4].DREG|q [7] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[6].DREG|q [7]),
	.datac(\REG_WRITE[4].DREG|q [7]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~12 .lut_mask = 16'hAAD8;
defparam \Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N4
cycloneive_lcell_comb \Mux56~13 (
// Equation(s):
// \Mux56~13_combout  = (\Mux56~12_combout  & (((\REG_WRITE[7].DREG|q [7]) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux56~12_combout  & (\REG_WRITE[5].DREG|q [7] & ((\ctrl_readRegB[0]~input_o ))))

	.dataa(\REG_WRITE[5].DREG|q [7]),
	.datab(\Mux56~12_combout ),
	.datac(\REG_WRITE[7].DREG|q [7]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~13 .lut_mask = 16'hE2CC;
defparam \Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N2
cycloneive_lcell_comb \Mux56~14 (
// Equation(s):
// \Mux56~14_combout  = (\Mux62~4_combout  & ((\Mux56~13_combout ) # ((!\Mux62~3_combout )))) # (!\Mux62~4_combout  & (((\REG_WRITE[1].DREG|q [7] & \Mux62~3_combout ))))

	.dataa(\Mux56~13_combout ),
	.datab(\Mux62~4_combout ),
	.datac(\REG_WRITE[1].DREG|q [7]),
	.datad(\Mux62~3_combout ),
	.cin(gnd),
	.combout(\Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~14 .lut_mask = 16'hB8CC;
defparam \Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N10
cycloneive_lcell_comb \Mux56~15 (
// Equation(s):
// \Mux56~15_combout  = (\Mux56~14_combout  & (((\REG_WRITE[3].DREG|q [7]) # (!\Mux62~2_combout )))) # (!\Mux56~14_combout  & (\REG_WRITE[2].DREG|q [7] & ((\Mux62~2_combout ))))

	.dataa(\Mux56~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [7]),
	.datac(\REG_WRITE[3].DREG|q [7]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~15 .lut_mask = 16'hE4AA;
defparam \Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y57_N22
cycloneive_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [7]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [7] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [7]),
	.datac(\REG_WRITE[17].DREG|q [7]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~2 .lut_mask = 16'hAAD8;
defparam \Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N2
cycloneive_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = (\Mux56~2_combout  & (((\REG_WRITE[29].DREG|q [7]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux56~2_combout  & (\REG_WRITE[21].DREG|q [7] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux56~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [7]),
	.datac(\REG_WRITE[29].DREG|q [7]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~3 .lut_mask = 16'hE4AA;
defparam \Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N14
cycloneive_lcell_comb \Mux56~9 (
// Equation(s):
// \Mux56~9_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [7]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [7] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [7]),
	.datac(\REG_WRITE[19].DREG|q [7]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~9 .lut_mask = 16'hAAD8;
defparam \Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N10
cycloneive_lcell_comb \Mux56~10 (
// Equation(s):
// \Mux56~10_combout  = (\Mux56~9_combout  & (((\REG_WRITE[31].DREG|q [7]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux56~9_combout  & (\REG_WRITE[27].DREG|q [7] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux56~9_combout ),
	.datab(\REG_WRITE[27].DREG|q [7]),
	.datac(\REG_WRITE[31].DREG|q [7]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~10 .lut_mask = 16'hE4AA;
defparam \Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N26
cycloneive_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [7]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [7] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [7]),
	.datac(\REG_WRITE[18].DREG|q [7]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~4 .lut_mask = 16'hAAD8;
defparam \Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N18
cycloneive_lcell_comb \Mux56~5 (
// Equation(s):
// \Mux56~5_combout  = (\Mux56~4_combout  & (((\REG_WRITE[30].DREG|q [7]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux56~4_combout  & (\REG_WRITE[26].DREG|q [7] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux56~4_combout ),
	.datab(\REG_WRITE[26].DREG|q [7]),
	.datac(\REG_WRITE[30].DREG|q [7]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~5 .lut_mask = 16'hE4AA;
defparam \Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N10
cycloneive_lcell_comb \Mux56~6 (
// Equation(s):
// \Mux56~6_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [7])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [7])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [7]),
	.datac(\REG_WRITE[16].DREG|q [7]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~6 .lut_mask = 16'hEE50;
defparam \Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N2
cycloneive_lcell_comb \Mux56~7 (
// Equation(s):
// \Mux56~7_combout  = (\Mux56~6_combout  & (((\REG_WRITE[28].DREG|q [7]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux56~6_combout  & (\REG_WRITE[20].DREG|q [7] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux56~6_combout ),
	.datab(\REG_WRITE[20].DREG|q [7]),
	.datac(\REG_WRITE[28].DREG|q [7]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~7 .lut_mask = 16'hE4AA;
defparam \Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N2
cycloneive_lcell_comb \Mux56~8 (
// Equation(s):
// \Mux56~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\Mux56~5_combout )) # (!\ctrl_readRegB[1]~input_o  & ((\Mux56~7_combout )))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux56~5_combout ),
	.datac(\Mux56~7_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~8 .lut_mask = 16'hEE50;
defparam \Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N20
cycloneive_lcell_comb \Mux56~11 (
// Equation(s):
// \Mux56~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux56~8_combout  & ((\Mux56~10_combout ))) # (!\Mux56~8_combout  & (\Mux56~3_combout )))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux56~8_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux56~3_combout ),
	.datac(\Mux56~10_combout ),
	.datad(\Mux56~8_combout ),
	.cin(gnd),
	.combout(\Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~11 .lut_mask = 16'hF588;
defparam \Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N30
cycloneive_lcell_comb \Mux56~16 (
// Equation(s):
// \Mux56~16_combout  = (\Mux62~1_combout  & (((\Mux62~0_combout )))) # (!\Mux62~1_combout  & ((\Mux62~0_combout  & ((\Mux56~11_combout ))) # (!\Mux62~0_combout  & (\Mux56~15_combout ))))

	.dataa(\Mux56~15_combout ),
	.datab(\Mux56~11_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~16 .lut_mask = 16'hFC0A;
defparam \Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N6
cycloneive_lcell_comb \Mux56~17 (
// Equation(s):
// \Mux56~17_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[14].DREG|q [7])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [7])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [7]),
	.datad(\REG_WRITE[14].DREG|q [7]),
	.cin(gnd),
	.combout(\Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~17 .lut_mask = 16'hBA98;
defparam \Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N18
cycloneive_lcell_comb \Mux56~18 (
// Equation(s):
// \Mux56~18_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux56~17_combout  & ((\REG_WRITE[15].DREG|q [7]))) # (!\Mux56~17_combout  & (\REG_WRITE[13].DREG|q [7])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux56~17_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[13].DREG|q [7]),
	.datac(\REG_WRITE[15].DREG|q [7]),
	.datad(\Mux56~17_combout ),
	.cin(gnd),
	.combout(\Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~18 .lut_mask = 16'hF588;
defparam \Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N12
cycloneive_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [7]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[8].DREG|q [7] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [7]),
	.datac(\REG_WRITE[8].DREG|q [7]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~0 .lut_mask = 16'hAAD8;
defparam \Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N12
cycloneive_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = (\Mux56~0_combout  & (((\REG_WRITE[11].DREG|q [7]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux56~0_combout  & (\REG_WRITE[10].DREG|q [7] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux56~0_combout ),
	.datab(\REG_WRITE[10].DREG|q [7]),
	.datac(\REG_WRITE[11].DREG|q [7]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~1 .lut_mask = 16'hE4AA;
defparam \Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N8
cycloneive_lcell_comb \Mux56~19 (
// Equation(s):
// \Mux56~19_combout  = (\Mux56~16_combout  & ((\Mux56~18_combout ) # ((!\Mux62~1_combout )))) # (!\Mux56~16_combout  & (((\Mux62~1_combout  & \Mux56~1_combout ))))

	.dataa(\Mux56~16_combout ),
	.datab(\Mux56~18_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux56~1_combout ),
	.cin(gnd),
	.combout(\Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~19 .lut_mask = 16'hDA8A;
defparam \Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N16
cycloneive_lcell_comb \Mux55~12 (
// Equation(s):
// \Mux55~12_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[5].DREG|q [8])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[4].DREG|q [8])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[5].DREG|q [8]),
	.datac(\REG_WRITE[4].DREG|q [8]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~12 .lut_mask = 16'hEE50;
defparam \Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N18
cycloneive_lcell_comb \Mux55~13 (
// Equation(s):
// \Mux55~13_combout  = (\Mux55~12_combout  & (((\REG_WRITE[7].DREG|q [8]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux55~12_combout  & (\REG_WRITE[6].DREG|q [8] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[6].DREG|q [8]),
	.datab(\Mux55~12_combout ),
	.datac(\REG_WRITE[7].DREG|q [8]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~13 .lut_mask = 16'hE2CC;
defparam \Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N24
cycloneive_lcell_comb \Mux55~14 (
// Equation(s):
// \Mux55~14_combout  = (\Mux62~4_combout  & (((\Mux55~13_combout )) # (!\Mux62~3_combout ))) # (!\Mux62~4_combout  & (\Mux62~3_combout  & (\REG_WRITE[1].DREG|q [8])))

	.dataa(\Mux62~4_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [8]),
	.datad(\Mux55~13_combout ),
	.cin(gnd),
	.combout(\Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~14 .lut_mask = 16'hEA62;
defparam \Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N22
cycloneive_lcell_comb \Mux55~15 (
// Equation(s):
// \Mux55~15_combout  = (\Mux55~14_combout  & (((\REG_WRITE[3].DREG|q [8]) # (!\Mux62~2_combout )))) # (!\Mux55~14_combout  & (\REG_WRITE[2].DREG|q [8] & ((\Mux62~2_combout ))))

	.dataa(\REG_WRITE[2].DREG|q [8]),
	.datab(\Mux55~14_combout ),
	.datac(\REG_WRITE[3].DREG|q [8]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~15 .lut_mask = 16'hE2CC;
defparam \Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N30
cycloneive_lcell_comb \Mux55~10 (
// Equation(s):
// \Mux55~10_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\REG_WRITE[10].DREG|q [8])) # (!\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[8].DREG|q [8])))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[10].DREG|q [8]),
	.datac(\REG_WRITE[8].DREG|q [8]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~10 .lut_mask = 16'hEE50;
defparam \Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
cycloneive_lcell_comb \Mux55~11 (
// Equation(s):
// \Mux55~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux55~10_combout  & ((\REG_WRITE[11].DREG|q [8]))) # (!\Mux55~10_combout  & (\REG_WRITE[9].DREG|q [8])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux55~10_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [8]),
	.datac(\REG_WRITE[11].DREG|q [8]),
	.datad(\Mux55~10_combout ),
	.cin(gnd),
	.combout(\Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~11 .lut_mask = 16'hF588;
defparam \Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N18
cycloneive_lcell_comb \Mux55~16 (
// Equation(s):
// \Mux55~16_combout  = (\Mux62~1_combout  & (((\Mux55~11_combout ) # (\Mux62~0_combout )))) # (!\Mux62~1_combout  & (\Mux55~15_combout  & ((!\Mux62~0_combout ))))

	.dataa(\Mux55~15_combout ),
	.datab(\Mux62~1_combout ),
	.datac(\Mux55~11_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~16 .lut_mask = 16'hCCE2;
defparam \Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N2
cycloneive_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [8]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [8] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [8]),
	.datac(\REG_WRITE[18].DREG|q [8]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~0 .lut_mask = 16'hAAD8;
defparam \Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N30
cycloneive_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = (\Mux55~0_combout  & (((\REG_WRITE[30].DREG|q [8]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux55~0_combout  & (\REG_WRITE[26].DREG|q [8] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux55~0_combout ),
	.datab(\REG_WRITE[26].DREG|q [8]),
	.datac(\REG_WRITE[30].DREG|q [8]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~1 .lut_mask = 16'hE4AA;
defparam \Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N10
cycloneive_lcell_comb \Mux55~7 (
// Equation(s):
// \Mux55~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [8]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [8] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [8]),
	.datac(\REG_WRITE[19].DREG|q [8]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~7 .lut_mask = 16'hAAD8;
defparam \Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N14
cycloneive_lcell_comb \Mux55~8 (
// Equation(s):
// \Mux55~8_combout  = (\Mux55~7_combout  & (((\REG_WRITE[31].DREG|q [8]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux55~7_combout  & (\REG_WRITE[27].DREG|q [8] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[27].DREG|q [8]),
	.datab(\Mux55~7_combout ),
	.datac(\REG_WRITE[31].DREG|q [8]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~8 .lut_mask = 16'hE2CC;
defparam \Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N2
cycloneive_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [8]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [8] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[25].DREG|q [8]),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [8]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~2 .lut_mask = 16'hCCB8;
defparam \Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N14
cycloneive_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = (\Mux55~2_combout  & (((\REG_WRITE[29].DREG|q [8]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux55~2_combout  & (\REG_WRITE[21].DREG|q [8] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux55~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [8]),
	.datac(\REG_WRITE[29].DREG|q [8]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~3 .lut_mask = 16'hE4AA;
defparam \Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N26
cycloneive_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [8])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [8])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [8]),
	.datac(\REG_WRITE[16].DREG|q [8]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~4 .lut_mask = 16'hEE50;
defparam \Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N22
cycloneive_lcell_comb \Mux55~5 (
// Equation(s):
// \Mux55~5_combout  = (\Mux55~4_combout  & (((\REG_WRITE[28].DREG|q [8]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux55~4_combout  & (\REG_WRITE[20].DREG|q [8] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux55~4_combout ),
	.datab(\REG_WRITE[20].DREG|q [8]),
	.datac(\REG_WRITE[28].DREG|q [8]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~5 .lut_mask = 16'hE4AA;
defparam \Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
cycloneive_lcell_comb \Mux55~6 (
// Equation(s):
// \Mux55~6_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux55~3_combout ) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux55~5_combout  & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux55~3_combout ),
	.datab(\Mux55~5_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~6 .lut_mask = 16'hF0AC;
defparam \Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
cycloneive_lcell_comb \Mux55~9 (
// Equation(s):
// \Mux55~9_combout  = (\Mux55~6_combout  & (((\Mux55~8_combout ) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux55~6_combout  & (\Mux55~1_combout  & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux55~1_combout ),
	.datab(\Mux55~8_combout ),
	.datac(\Mux55~6_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~9 .lut_mask = 16'hCAF0;
defparam \Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N24
cycloneive_lcell_comb \Mux55~17 (
// Equation(s):
// \Mux55~17_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [8]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[12].DREG|q [8] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [8]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [8]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~17 .lut_mask = 16'hCCB8;
defparam \Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N0
cycloneive_lcell_comb \Mux55~18 (
// Equation(s):
// \Mux55~18_combout  = (\Mux55~17_combout  & (((\REG_WRITE[15].DREG|q [8]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux55~17_combout  & (\REG_WRITE[14].DREG|q [8] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[14].DREG|q [8]),
	.datab(\Mux55~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [8]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~18 .lut_mask = 16'hE2CC;
defparam \Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N4
cycloneive_lcell_comb \Mux55~19 (
// Equation(s):
// \Mux55~19_combout  = (\Mux62~0_combout  & ((\Mux55~16_combout  & ((\Mux55~18_combout ))) # (!\Mux55~16_combout  & (\Mux55~9_combout )))) # (!\Mux62~0_combout  & (\Mux55~16_combout ))

	.dataa(\Mux62~0_combout ),
	.datab(\Mux55~16_combout ),
	.datac(\Mux55~9_combout ),
	.datad(\Mux55~18_combout ),
	.cin(gnd),
	.combout(\Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~19 .lut_mask = 16'hEC64;
defparam \Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N8
cycloneive_lcell_comb \Mux54~17 (
// Equation(s):
// \Mux54~17_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[14].DREG|q [9])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [9])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [9]),
	.datad(\REG_WRITE[14].DREG|q [9]),
	.cin(gnd),
	.combout(\Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~17 .lut_mask = 16'hBA98;
defparam \Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N12
cycloneive_lcell_comb \Mux54~18 (
// Equation(s):
// \Mux54~18_combout  = (\Mux54~17_combout  & (((\REG_WRITE[15].DREG|q [9]) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux54~17_combout  & (\REG_WRITE[13].DREG|q [9] & ((\ctrl_readRegB[0]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [9]),
	.datab(\Mux54~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [9]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~18 .lut_mask = 16'hE2CC;
defparam \Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N22
cycloneive_lcell_comb \Mux54~12 (
// Equation(s):
// \Mux54~12_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [9]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[4].DREG|q [9] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[6].DREG|q [9]),
	.datac(\REG_WRITE[4].DREG|q [9]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~12 .lut_mask = 16'hAAD8;
defparam \Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N8
cycloneive_lcell_comb \Mux54~13 (
// Equation(s):
// \Mux54~13_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux54~12_combout  & (\REG_WRITE[7].DREG|q [9])) # (!\Mux54~12_combout  & ((\REG_WRITE[5].DREG|q [9]))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux54~12_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux54~12_combout ),
	.datac(\REG_WRITE[7].DREG|q [9]),
	.datad(\REG_WRITE[5].DREG|q [9]),
	.cin(gnd),
	.combout(\Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~13 .lut_mask = 16'hE6C4;
defparam \Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N30
cycloneive_lcell_comb \Mux54~14 (
// Equation(s):
// \Mux54~14_combout  = (\Mux62~4_combout  & ((\Mux54~13_combout ) # ((!\Mux62~3_combout )))) # (!\Mux62~4_combout  & (((\REG_WRITE[1].DREG|q [9] & \Mux62~3_combout ))))

	.dataa(\Mux54~13_combout ),
	.datab(\Mux62~4_combout ),
	.datac(\REG_WRITE[1].DREG|q [9]),
	.datad(\Mux62~3_combout ),
	.cin(gnd),
	.combout(\Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~14 .lut_mask = 16'hB8CC;
defparam \Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N2
cycloneive_lcell_comb \Mux54~15 (
// Equation(s):
// \Mux54~15_combout  = (\Mux54~14_combout  & (((\REG_WRITE[3].DREG|q [9]) # (!\Mux62~2_combout )))) # (!\Mux54~14_combout  & (\REG_WRITE[2].DREG|q [9] & ((\Mux62~2_combout ))))

	.dataa(\Mux54~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [9]),
	.datac(\REG_WRITE[3].DREG|q [9]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~15 .lut_mask = 16'hE4AA;
defparam \Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N6
cycloneive_lcell_comb \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o ) # ((\REG_WRITE[22].DREG|q [9])))) # (!\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[3]~input_o  & (\REG_WRITE[18].DREG|q [9])))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[18].DREG|q [9]),
	.datad(\REG_WRITE[22].DREG|q [9]),
	.cin(gnd),
	.combout(\Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~4 .lut_mask = 16'hBA98;
defparam \Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N22
cycloneive_lcell_comb \Mux54~5 (
// Equation(s):
// \Mux54~5_combout  = (\Mux54~4_combout  & (((\REG_WRITE[30].DREG|q [9]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux54~4_combout  & (\REG_WRITE[26].DREG|q [9] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux54~4_combout ),
	.datab(\REG_WRITE[26].DREG|q [9]),
	.datac(\REG_WRITE[30].DREG|q [9]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~5 .lut_mask = 16'hE4AA;
defparam \Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N30
cycloneive_lcell_comb \Mux54~6 (
// Equation(s):
// \Mux54~6_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [9])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [9])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [9]),
	.datac(\REG_WRITE[16].DREG|q [9]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~6 .lut_mask = 16'hEE50;
defparam \Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N24
cycloneive_lcell_comb \Mux54~7 (
// Equation(s):
// \Mux54~7_combout  = (\Mux54~6_combout  & (((\REG_WRITE[28].DREG|q [9]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux54~6_combout  & (\REG_WRITE[20].DREG|q [9] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[20].DREG|q [9]),
	.datab(\Mux54~6_combout ),
	.datac(\REG_WRITE[28].DREG|q [9]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~7 .lut_mask = 16'hE2CC;
defparam \Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N0
cycloneive_lcell_comb \Mux54~8 (
// Equation(s):
// \Mux54~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\Mux54~5_combout )) # (!\ctrl_readRegB[1]~input_o  & ((\Mux54~7_combout )))))

	.dataa(\Mux54~5_combout ),
	.datab(\Mux54~7_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~8 .lut_mask = 16'hFA0C;
defparam \Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N6
cycloneive_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [9]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [9] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[25].DREG|q [9]),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [9]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~2 .lut_mask = 16'hCCB8;
defparam \Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N18
cycloneive_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = (\Mux54~2_combout  & (((\REG_WRITE[29].DREG|q [9])) # (!\ctrl_readRegB[2]~input_o ))) # (!\Mux54~2_combout  & (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[21].DREG|q [9]))))

	.dataa(\Mux54~2_combout ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[29].DREG|q [9]),
	.datad(\REG_WRITE[21].DREG|q [9]),
	.cin(gnd),
	.combout(\Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~3 .lut_mask = 16'hE6A2;
defparam \Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N14
cycloneive_lcell_comb \Mux54~9 (
// Equation(s):
// \Mux54~9_combout  = (\ctrl_readRegB[3]~input_o  & (((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & (\REG_WRITE[23].DREG|q [9])) # (!\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[19].DREG|q [9])))))

	.dataa(\REG_WRITE[23].DREG|q [9]),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [9]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~9 .lut_mask = 16'hEE30;
defparam \Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N2
cycloneive_lcell_comb \Mux54~10 (
// Equation(s):
// \Mux54~10_combout  = (\Mux54~9_combout  & (((\REG_WRITE[31].DREG|q [9]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux54~9_combout  & (\REG_WRITE[27].DREG|q [9] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux54~9_combout ),
	.datab(\REG_WRITE[27].DREG|q [9]),
	.datac(\REG_WRITE[31].DREG|q [9]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~10 .lut_mask = 16'hE4AA;
defparam \Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N18
cycloneive_lcell_comb \Mux54~11 (
// Equation(s):
// \Mux54~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux54~8_combout  & ((\Mux54~10_combout ))) # (!\Mux54~8_combout  & (\Mux54~3_combout )))) # (!\ctrl_readRegB[0]~input_o  & (\Mux54~8_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux54~8_combout ),
	.datac(\Mux54~3_combout ),
	.datad(\Mux54~10_combout ),
	.cin(gnd),
	.combout(\Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~11 .lut_mask = 16'hEC64;
defparam \Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N28
cycloneive_lcell_comb \Mux54~16 (
// Equation(s):
// \Mux54~16_combout  = (\Mux62~1_combout  & (((\Mux62~0_combout )))) # (!\Mux62~1_combout  & ((\Mux62~0_combout  & ((\Mux54~11_combout ))) # (!\Mux62~0_combout  & (\Mux54~15_combout ))))

	.dataa(\Mux54~15_combout ),
	.datab(\Mux54~11_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~16 .lut_mask = 16'hFC0A;
defparam \Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N10
cycloneive_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = (\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o ) # ((\REG_WRITE[9].DREG|q [9])))) # (!\ctrl_readRegB[0]~input_o  & (!\ctrl_readRegB[1]~input_o  & (\REG_WRITE[8].DREG|q [9])))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [9]),
	.datad(\REG_WRITE[9].DREG|q [9]),
	.cin(gnd),
	.combout(\Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~0 .lut_mask = 16'hBA98;
defparam \Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N22
cycloneive_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = (\Mux54~0_combout  & (((\REG_WRITE[11].DREG|q [9]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux54~0_combout  & (\REG_WRITE[10].DREG|q [9] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux54~0_combout ),
	.datab(\REG_WRITE[10].DREG|q [9]),
	.datac(\REG_WRITE[11].DREG|q [9]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~1 .lut_mask = 16'hE4AA;
defparam \Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y52_N22
cycloneive_lcell_comb \Mux54~19 (
// Equation(s):
// \Mux54~19_combout  = (\Mux54~16_combout  & ((\Mux54~18_combout ) # ((!\Mux62~1_combout )))) # (!\Mux54~16_combout  & (((\Mux62~1_combout  & \Mux54~1_combout ))))

	.dataa(\Mux54~18_combout ),
	.datab(\Mux54~16_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux54~1_combout ),
	.cin(gnd),
	.combout(\Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~19 .lut_mask = 16'hBC8C;
defparam \Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N2
cycloneive_lcell_comb \Mux53~12 (
// Equation(s):
// \Mux53~12_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[5].DREG|q [10])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[4].DREG|q [10])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[5].DREG|q [10]),
	.datac(\REG_WRITE[4].DREG|q [10]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~12 .lut_mask = 16'hEE50;
defparam \Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N6
cycloneive_lcell_comb \Mux53~13 (
// Equation(s):
// \Mux53~13_combout  = (\Mux53~12_combout  & (((\REG_WRITE[7].DREG|q [10]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux53~12_combout  & (\REG_WRITE[6].DREG|q [10] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux53~12_combout ),
	.datab(\REG_WRITE[6].DREG|q [10]),
	.datac(\REG_WRITE[7].DREG|q [10]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~13 .lut_mask = 16'hE4AA;
defparam \Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N12
cycloneive_lcell_comb \Mux53~14 (
// Equation(s):
// \Mux53~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux53~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [10]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux53~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [10]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~14 .lut_mask = 16'hBBC0;
defparam \Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N14
cycloneive_lcell_comb \Mux53~15 (
// Equation(s):
// \Mux53~15_combout  = (\Mux53~14_combout  & (((\REG_WRITE[3].DREG|q [10]) # (!\Mux62~2_combout )))) # (!\Mux53~14_combout  & (\REG_WRITE[2].DREG|q [10] & ((\Mux62~2_combout ))))

	.dataa(\REG_WRITE[2].DREG|q [10]),
	.datab(\Mux53~14_combout ),
	.datac(\REG_WRITE[3].DREG|q [10]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~15 .lut_mask = 16'hE2CC;
defparam \Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N6
cycloneive_lcell_comb \Mux53~10 (
// Equation(s):
// \Mux53~10_combout  = (\ctrl_readRegB[0]~input_o  & (\ctrl_readRegB[1]~input_o )) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[10].DREG|q [10]))) # (!\ctrl_readRegB[1]~input_o  & (\REG_WRITE[8].DREG|q [10]))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [10]),
	.datad(\REG_WRITE[10].DREG|q [10]),
	.cin(gnd),
	.combout(\Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~10 .lut_mask = 16'hDC98;
defparam \Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N24
cycloneive_lcell_comb \Mux53~11 (
// Equation(s):
// \Mux53~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux53~10_combout  & ((\REG_WRITE[11].DREG|q [10]))) # (!\Mux53~10_combout  & (\REG_WRITE[9].DREG|q [10])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux53~10_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [10]),
	.datac(\REG_WRITE[11].DREG|q [10]),
	.datad(\Mux53~10_combout ),
	.cin(gnd),
	.combout(\Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~11 .lut_mask = 16'hF588;
defparam \Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N30
cycloneive_lcell_comb \Mux53~16 (
// Equation(s):
// \Mux53~16_combout  = (\Mux62~1_combout  & ((\Mux62~0_combout ) # ((\Mux53~11_combout )))) # (!\Mux62~1_combout  & (!\Mux62~0_combout  & (\Mux53~15_combout )))

	.dataa(\Mux62~1_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux53~15_combout ),
	.datad(\Mux53~11_combout ),
	.cin(gnd),
	.combout(\Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~16 .lut_mask = 16'hBA98;
defparam \Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N4
cycloneive_lcell_comb \Mux53~17 (
// Equation(s):
// \Mux53~17_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [10]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[12].DREG|q [10] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [10]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [10]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~17 .lut_mask = 16'hCCB8;
defparam \Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N20
cycloneive_lcell_comb \Mux53~18 (
// Equation(s):
// \Mux53~18_combout  = (\Mux53~17_combout  & (((\REG_WRITE[15].DREG|q [10]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux53~17_combout  & (\REG_WRITE[14].DREG|q [10] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[14].DREG|q [10]),
	.datab(\Mux53~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [10]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~18 .lut_mask = 16'hE2CC;
defparam \Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N18
cycloneive_lcell_comb \Mux53~7 (
// Equation(s):
// \Mux53~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [10]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [10] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [10]),
	.datac(\REG_WRITE[19].DREG|q [10]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~7 .lut_mask = 16'hAAD8;
defparam \Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N6
cycloneive_lcell_comb \Mux53~8 (
// Equation(s):
// \Mux53~8_combout  = (\Mux53~7_combout  & (((\REG_WRITE[31].DREG|q [10]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux53~7_combout  & (\REG_WRITE[27].DREG|q [10] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux53~7_combout ),
	.datab(\REG_WRITE[27].DREG|q [10]),
	.datac(\REG_WRITE[31].DREG|q [10]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~8 .lut_mask = 16'hE4AA;
defparam \Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N26
cycloneive_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [10]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [10] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [10]),
	.datac(\REG_WRITE[18].DREG|q [10]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~0 .lut_mask = 16'hAAD8;
defparam \Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N10
cycloneive_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux53~0_combout  & ((\REG_WRITE[30].DREG|q [10]))) # (!\Mux53~0_combout  & (\REG_WRITE[26].DREG|q [10])))) # (!\ctrl_readRegB[3]~input_o  & (((\Mux53~0_combout ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[26].DREG|q [10]),
	.datac(\REG_WRITE[30].DREG|q [10]),
	.datad(\Mux53~0_combout ),
	.cin(gnd),
	.combout(\Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~1 .lut_mask = 16'hF588;
defparam \Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N26
cycloneive_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [10]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [10] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [10]),
	.datac(\REG_WRITE[17].DREG|q [10]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~2 .lut_mask = 16'hAAD8;
defparam \Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N22
cycloneive_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = (\Mux53~2_combout  & (((\REG_WRITE[29].DREG|q [10]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux53~2_combout  & (\REG_WRITE[21].DREG|q [10] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[21].DREG|q [10]),
	.datab(\Mux53~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [10]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~3 .lut_mask = 16'hE2CC;
defparam \Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N2
cycloneive_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [10])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [10])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [10]),
	.datac(\REG_WRITE[16].DREG|q [10]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~4 .lut_mask = 16'hEE50;
defparam \Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N4
cycloneive_lcell_comb \Mux53~5 (
// Equation(s):
// \Mux53~5_combout  = (\Mux53~4_combout  & (((\REG_WRITE[28].DREG|q [10]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux53~4_combout  & (\REG_WRITE[20].DREG|q [10] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux53~4_combout ),
	.datab(\REG_WRITE[20].DREG|q [10]),
	.datac(\REG_WRITE[28].DREG|q [10]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~5 .lut_mask = 16'hE4AA;
defparam \Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N18
cycloneive_lcell_comb \Mux53~6 (
// Equation(s):
// \Mux53~6_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux53~3_combout ) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux53~5_combout  & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux53~3_combout ),
	.datab(\Mux53~5_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~6 .lut_mask = 16'hF0AC;
defparam \Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N12
cycloneive_lcell_comb \Mux53~9 (
// Equation(s):
// \Mux53~9_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux53~6_combout  & (\Mux53~8_combout )) # (!\Mux53~6_combout  & ((\Mux53~1_combout ))))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux53~6_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux53~8_combout ),
	.datac(\Mux53~1_combout ),
	.datad(\Mux53~6_combout ),
	.cin(gnd),
	.combout(\Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~9 .lut_mask = 16'hDDA0;
defparam \Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N16
cycloneive_lcell_comb \Mux53~19 (
// Equation(s):
// \Mux53~19_combout  = (\Mux53~16_combout  & ((\Mux53~18_combout ) # ((!\Mux62~0_combout )))) # (!\Mux53~16_combout  & (((\Mux62~0_combout  & \Mux53~9_combout ))))

	.dataa(\Mux53~16_combout ),
	.datab(\Mux53~18_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux53~9_combout ),
	.cin(gnd),
	.combout(\Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~19 .lut_mask = 16'hDA8A;
defparam \Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N18
cycloneive_lcell_comb \Mux52~17 (
// Equation(s):
// \Mux52~17_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[14].DREG|q [11]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[12].DREG|q [11] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[14].DREG|q [11]),
	.datac(\REG_WRITE[12].DREG|q [11]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~17 .lut_mask = 16'hAAD8;
defparam \Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N2
cycloneive_lcell_comb \Mux52~18 (
// Equation(s):
// \Mux52~18_combout  = (\Mux52~17_combout  & (((\REG_WRITE[15].DREG|q [11])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux52~17_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [11]))))

	.dataa(\Mux52~17_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [11]),
	.datad(\REG_WRITE[13].DREG|q [11]),
	.cin(gnd),
	.combout(\Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~18 .lut_mask = 16'hE6A2;
defparam \Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N6
cycloneive_lcell_comb \Mux52~9 (
// Equation(s):
// \Mux52~9_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [11]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [11] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [11]),
	.datac(\REG_WRITE[19].DREG|q [11]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~9 .lut_mask = 16'hAAD8;
defparam \Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N26
cycloneive_lcell_comb \Mux52~10 (
// Equation(s):
// \Mux52~10_combout  = (\Mux52~9_combout  & (((\REG_WRITE[31].DREG|q [11]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux52~9_combout  & (\REG_WRITE[27].DREG|q [11] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux52~9_combout ),
	.datab(\REG_WRITE[27].DREG|q [11]),
	.datac(\REG_WRITE[31].DREG|q [11]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~10 .lut_mask = 16'hE4AA;
defparam \Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N30
cycloneive_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o ) # ((\REG_WRITE[25].DREG|q [11])))) # (!\ctrl_readRegB[3]~input_o  & (!\ctrl_readRegB[2]~input_o  & (\REG_WRITE[17].DREG|q [11])))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [11]),
	.datad(\REG_WRITE[25].DREG|q [11]),
	.cin(gnd),
	.combout(\Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~2 .lut_mask = 16'hBA98;
defparam \Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N20
cycloneive_lcell_comb \Mux52~3 (
// Equation(s):
// \Mux52~3_combout  = (\Mux52~2_combout  & (((\REG_WRITE[29].DREG|q [11]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux52~2_combout  & (\REG_WRITE[21].DREG|q [11] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[21].DREG|q [11]),
	.datab(\Mux52~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [11]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~3 .lut_mask = 16'hE2CC;
defparam \Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N6
cycloneive_lcell_comb \Mux52~6 (
// Equation(s):
// \Mux52~6_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [11])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [11])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [11]),
	.datac(\REG_WRITE[16].DREG|q [11]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~6 .lut_mask = 16'hEE50;
defparam \Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y52_N2
cycloneive_lcell_comb \Mux52~7 (
// Equation(s):
// \Mux52~7_combout  = (\Mux52~6_combout  & (((\REG_WRITE[28].DREG|q [11]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux52~6_combout  & (\REG_WRITE[20].DREG|q [11] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux52~6_combout ),
	.datab(\REG_WRITE[20].DREG|q [11]),
	.datac(\REG_WRITE[28].DREG|q [11]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~7 .lut_mask = 16'hE4AA;
defparam \Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N14
cycloneive_lcell_comb \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [11]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [11] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [11]),
	.datac(\REG_WRITE[18].DREG|q [11]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~4 .lut_mask = 16'hAAD8;
defparam \Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N26
cycloneive_lcell_comb \Mux52~5 (
// Equation(s):
// \Mux52~5_combout  = (\Mux52~4_combout  & (((\REG_WRITE[30].DREG|q [11]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux52~4_combout  & (\REG_WRITE[26].DREG|q [11] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux52~4_combout ),
	.datab(\REG_WRITE[26].DREG|q [11]),
	.datac(\REG_WRITE[30].DREG|q [11]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~5 .lut_mask = 16'hE4AA;
defparam \Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N2
cycloneive_lcell_comb \Mux52~8 (
// Equation(s):
// \Mux52~8_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o ) # (\Mux52~5_combout )))) # (!\ctrl_readRegB[1]~input_o  & (\Mux52~7_combout  & (!\ctrl_readRegB[0]~input_o )))

	.dataa(\Mux52~7_combout ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\Mux52~5_combout ),
	.cin(gnd),
	.combout(\Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~8 .lut_mask = 16'hCEC2;
defparam \Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N6
cycloneive_lcell_comb \Mux52~11 (
// Equation(s):
// \Mux52~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux52~8_combout  & (\Mux52~10_combout )) # (!\Mux52~8_combout  & ((\Mux52~3_combout ))))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux52~8_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux52~10_combout ),
	.datac(\Mux52~3_combout ),
	.datad(\Mux52~8_combout ),
	.cin(gnd),
	.combout(\Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~11 .lut_mask = 16'hDDA0;
defparam \Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N24
cycloneive_lcell_comb \Mux52~12 (
// Equation(s):
// \Mux52~12_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [11]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[4].DREG|q [11] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[6].DREG|q [11]),
	.datac(\REG_WRITE[4].DREG|q [11]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~12 .lut_mask = 16'hAAD8;
defparam \Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N28
cycloneive_lcell_comb \Mux52~13 (
// Equation(s):
// \Mux52~13_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux52~12_combout  & ((\REG_WRITE[7].DREG|q [11]))) # (!\Mux52~12_combout  & (\REG_WRITE[5].DREG|q [11])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux52~12_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[5].DREG|q [11]),
	.datac(\REG_WRITE[7].DREG|q [11]),
	.datad(\Mux52~12_combout ),
	.cin(gnd),
	.combout(\Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~13 .lut_mask = 16'hF588;
defparam \Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N18
cycloneive_lcell_comb \Mux52~14 (
// Equation(s):
// \Mux52~14_combout  = (\Mux62~4_combout  & ((\Mux52~13_combout ) # ((!\Mux62~3_combout )))) # (!\Mux62~4_combout  & (((\REG_WRITE[1].DREG|q [11] & \Mux62~3_combout ))))

	.dataa(\Mux52~13_combout ),
	.datab(\Mux62~4_combout ),
	.datac(\REG_WRITE[1].DREG|q [11]),
	.datad(\Mux62~3_combout ),
	.cin(gnd),
	.combout(\Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~14 .lut_mask = 16'hB8CC;
defparam \Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N26
cycloneive_lcell_comb \Mux52~15 (
// Equation(s):
// \Mux52~15_combout  = (\Mux52~14_combout  & (((\REG_WRITE[3].DREG|q [11]) # (!\Mux62~2_combout )))) # (!\Mux52~14_combout  & (\REG_WRITE[2].DREG|q [11] & ((\Mux62~2_combout ))))

	.dataa(\Mux52~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [11]),
	.datac(\REG_WRITE[3].DREG|q [11]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~15 .lut_mask = 16'hE4AA;
defparam \Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N0
cycloneive_lcell_comb \Mux52~16 (
// Equation(s):
// \Mux52~16_combout  = (\Mux62~1_combout  & (((\Mux62~0_combout )))) # (!\Mux62~1_combout  & ((\Mux62~0_combout  & (\Mux52~11_combout )) # (!\Mux62~0_combout  & ((\Mux52~15_combout )))))

	.dataa(\Mux62~1_combout ),
	.datab(\Mux52~11_combout ),
	.datac(\Mux52~15_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~16 .lut_mask = 16'hEE50;
defparam \Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N26
cycloneive_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [11]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[8].DREG|q [11] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [11]),
	.datac(\REG_WRITE[8].DREG|q [11]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~0 .lut_mask = 16'hAAD8;
defparam \Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N10
cycloneive_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = (\Mux52~0_combout  & (((\REG_WRITE[11].DREG|q [11]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux52~0_combout  & (\REG_WRITE[10].DREG|q [11] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux52~0_combout ),
	.datab(\REG_WRITE[10].DREG|q [11]),
	.datac(\REG_WRITE[11].DREG|q [11]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~1 .lut_mask = 16'hE4AA;
defparam \Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N26
cycloneive_lcell_comb \Mux52~19 (
// Equation(s):
// \Mux52~19_combout  = (\Mux52~16_combout  & ((\Mux52~18_combout ) # ((!\Mux62~1_combout )))) # (!\Mux52~16_combout  & (((\Mux52~1_combout  & \Mux62~1_combout ))))

	.dataa(\Mux52~18_combout ),
	.datab(\Mux52~16_combout ),
	.datac(\Mux52~1_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~19 .lut_mask = 16'hB8CC;
defparam \Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N16
cycloneive_lcell_comb \Mux51~17 (
// Equation(s):
// \Mux51~17_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [12]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [12]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [12]),
	.datad(\REG_WRITE[13].DREG|q [12]),
	.cin(gnd),
	.combout(\Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~17 .lut_mask = 16'hDC98;
defparam \Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N30
cycloneive_lcell_comb \Mux51~18 (
// Equation(s):
// \Mux51~18_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux51~17_combout  & ((\REG_WRITE[15].DREG|q [12]))) # (!\Mux51~17_combout  & (\REG_WRITE[14].DREG|q [12])))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux51~17_combout ))))

	.dataa(\REG_WRITE[14].DREG|q [12]),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [12]),
	.datad(\Mux51~17_combout ),
	.cin(gnd),
	.combout(\Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~18 .lut_mask = 16'hF388;
defparam \Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N24
cycloneive_lcell_comb \Mux51~10 (
// Equation(s):
// \Mux51~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[10].DREG|q [12])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[8].DREG|q [12])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [12]),
	.datad(\REG_WRITE[10].DREG|q [12]),
	.cin(gnd),
	.combout(\Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~10 .lut_mask = 16'hBA98;
defparam \Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N28
cycloneive_lcell_comb \Mux51~11 (
// Equation(s):
// \Mux51~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux51~10_combout  & (\REG_WRITE[11].DREG|q [12])) # (!\Mux51~10_combout  & ((\REG_WRITE[9].DREG|q [12]))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux51~10_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux51~10_combout ),
	.datac(\REG_WRITE[11].DREG|q [12]),
	.datad(\REG_WRITE[9].DREG|q [12]),
	.cin(gnd),
	.combout(\Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~11 .lut_mask = 16'hE6C4;
defparam \Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N26
cycloneive_lcell_comb \Mux51~12 (
// Equation(s):
// \Mux51~12_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[5].DREG|q [12])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[4].DREG|q [12])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[5].DREG|q [12]),
	.datac(\REG_WRITE[4].DREG|q [12]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~12 .lut_mask = 16'hEE50;
defparam \Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N24
cycloneive_lcell_comb \Mux51~13 (
// Equation(s):
// \Mux51~13_combout  = (\Mux51~12_combout  & (((\REG_WRITE[7].DREG|q [12])) # (!\ctrl_readRegB[1]~input_o ))) # (!\Mux51~12_combout  & (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [12]))))

	.dataa(\Mux51~12_combout ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[7].DREG|q [12]),
	.datad(\REG_WRITE[6].DREG|q [12]),
	.cin(gnd),
	.combout(\Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~13 .lut_mask = 16'hE6A2;
defparam \Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N14
cycloneive_lcell_comb \Mux51~14 (
// Equation(s):
// \Mux51~14_combout  = (\Mux62~4_combout  & ((\Mux51~13_combout ) # ((!\Mux62~3_combout )))) # (!\Mux62~4_combout  & (((\REG_WRITE[1].DREG|q [12] & \Mux62~3_combout ))))

	.dataa(\Mux51~13_combout ),
	.datab(\Mux62~4_combout ),
	.datac(\REG_WRITE[1].DREG|q [12]),
	.datad(\Mux62~3_combout ),
	.cin(gnd),
	.combout(\Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~14 .lut_mask = 16'hB8CC;
defparam \Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N6
cycloneive_lcell_comb \Mux51~15 (
// Equation(s):
// \Mux51~15_combout  = (\Mux51~14_combout  & (((\REG_WRITE[3].DREG|q [12]) # (!\Mux62~2_combout )))) # (!\Mux51~14_combout  & (\REG_WRITE[2].DREG|q [12] & ((\Mux62~2_combout ))))

	.dataa(\Mux51~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [12]),
	.datac(\REG_WRITE[3].DREG|q [12]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~15 .lut_mask = 16'hE4AA;
defparam \Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N20
cycloneive_lcell_comb \Mux51~16 (
// Equation(s):
// \Mux51~16_combout  = (\Mux62~0_combout  & (((\Mux62~1_combout )))) # (!\Mux62~0_combout  & ((\Mux62~1_combout  & (\Mux51~11_combout )) # (!\Mux62~1_combout  & ((\Mux51~15_combout )))))

	.dataa(\Mux62~0_combout ),
	.datab(\Mux51~11_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux51~15_combout ),
	.cin(gnd),
	.combout(\Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~16 .lut_mask = 16'hE5E0;
defparam \Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N18
cycloneive_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [12]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [12] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [12]),
	.datac(\REG_WRITE[18].DREG|q [12]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~0 .lut_mask = 16'hAAD8;
defparam \Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N6
cycloneive_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = (\Mux51~0_combout  & (((\REG_WRITE[30].DREG|q [12]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux51~0_combout  & (\REG_WRITE[26].DREG|q [12] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux51~0_combout ),
	.datab(\REG_WRITE[26].DREG|q [12]),
	.datac(\REG_WRITE[30].DREG|q [12]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~1 .lut_mask = 16'hE4AA;
defparam \Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N10
cycloneive_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o ) # ((\REG_WRITE[25].DREG|q [12])))) # (!\ctrl_readRegB[3]~input_o  & (!\ctrl_readRegB[2]~input_o  & (\REG_WRITE[17].DREG|q [12])))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [12]),
	.datad(\REG_WRITE[25].DREG|q [12]),
	.cin(gnd),
	.combout(\Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~2 .lut_mask = 16'hBA98;
defparam \Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N0
cycloneive_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = (\Mux51~2_combout  & (((\REG_WRITE[29].DREG|q [12]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux51~2_combout  & (\REG_WRITE[21].DREG|q [12] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[21].DREG|q [12]),
	.datab(\Mux51~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [12]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~3 .lut_mask = 16'hE2CC;
defparam \Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N18
cycloneive_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [12])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [12])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [12]),
	.datac(\REG_WRITE[16].DREG|q [12]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~4 .lut_mask = 16'hEE50;
defparam \Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N16
cycloneive_lcell_comb \Mux51~5 (
// Equation(s):
// \Mux51~5_combout  = (\Mux51~4_combout  & (((\REG_WRITE[28].DREG|q [12]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux51~4_combout  & (\REG_WRITE[20].DREG|q [12] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[20].DREG|q [12]),
	.datab(\Mux51~4_combout ),
	.datac(\REG_WRITE[28].DREG|q [12]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~5 .lut_mask = 16'hE2CC;
defparam \Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N4
cycloneive_lcell_comb \Mux51~6 (
// Equation(s):
// \Mux51~6_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux51~3_combout ) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux51~5_combout  & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux51~3_combout ),
	.datab(\Mux51~5_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~6 .lut_mask = 16'hF0AC;
defparam \Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N26
cycloneive_lcell_comb \Mux51~7 (
// Equation(s):
// \Mux51~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [12]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [12] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [12]),
	.datac(\REG_WRITE[19].DREG|q [12]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~7 .lut_mask = 16'hAAD8;
defparam \Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N22
cycloneive_lcell_comb \Mux51~8 (
// Equation(s):
// \Mux51~8_combout  = (\Mux51~7_combout  & (((\REG_WRITE[31].DREG|q [12]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux51~7_combout  & (\REG_WRITE[27].DREG|q [12] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[27].DREG|q [12]),
	.datab(\Mux51~7_combout ),
	.datac(\REG_WRITE[31].DREG|q [12]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~8 .lut_mask = 16'hE2CC;
defparam \Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N22
cycloneive_lcell_comb \Mux51~9 (
// Equation(s):
// \Mux51~9_combout  = (\Mux51~6_combout  & (((\Mux51~8_combout ) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux51~6_combout  & (\Mux51~1_combout  & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux51~1_combout ),
	.datab(\Mux51~6_combout ),
	.datac(\Mux51~8_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~9 .lut_mask = 16'hE2CC;
defparam \Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N30
cycloneive_lcell_comb \Mux51~19 (
// Equation(s):
// \Mux51~19_combout  = (\Mux51~16_combout  & ((\Mux51~18_combout ) # ((!\Mux62~0_combout )))) # (!\Mux51~16_combout  & (((\Mux51~9_combout  & \Mux62~0_combout ))))

	.dataa(\Mux51~18_combout ),
	.datab(\Mux51~16_combout ),
	.datac(\Mux51~9_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~19 .lut_mask = 16'hB8CC;
defparam \Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N12
cycloneive_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [13]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[8].DREG|q [13]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [13]),
	.datad(\REG_WRITE[9].DREG|q [13]),
	.cin(gnd),
	.combout(\Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~0 .lut_mask = 16'hDC98;
defparam \Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y56_N26
cycloneive_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux50~0_combout  & ((\REG_WRITE[11].DREG|q [13]))) # (!\Mux50~0_combout  & (\REG_WRITE[10].DREG|q [13])))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux50~0_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[10].DREG|q [13]),
	.datac(\REG_WRITE[11].DREG|q [13]),
	.datad(\Mux50~0_combout ),
	.cin(gnd),
	.combout(\Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~1 .lut_mask = 16'hF588;
defparam \Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N14
cycloneive_lcell_comb \Mux50~12 (
// Equation(s):
// \Mux50~12_combout  = (\ctrl_readRegB[0]~input_o  & (\ctrl_readRegB[1]~input_o )) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [13]))) # (!\ctrl_readRegB[1]~input_o  & (\REG_WRITE[4].DREG|q [13]))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [13]),
	.datad(\REG_WRITE[6].DREG|q [13]),
	.cin(gnd),
	.combout(\Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~12 .lut_mask = 16'hDC98;
defparam \Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N24
cycloneive_lcell_comb \Mux50~13 (
// Equation(s):
// \Mux50~13_combout  = (\Mux50~12_combout  & (((\REG_WRITE[7].DREG|q [13]) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux50~12_combout  & (\REG_WRITE[5].DREG|q [13] & ((\ctrl_readRegB[0]~input_o ))))

	.dataa(\Mux50~12_combout ),
	.datab(\REG_WRITE[5].DREG|q [13]),
	.datac(\REG_WRITE[7].DREG|q [13]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~13 .lut_mask = 16'hE4AA;
defparam \Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N28
cycloneive_lcell_comb \Mux50~14 (
// Equation(s):
// \Mux50~14_combout  = (\Mux62~4_combout  & ((\Mux50~13_combout ) # ((!\Mux62~3_combout )))) # (!\Mux62~4_combout  & (((\REG_WRITE[1].DREG|q [13] & \Mux62~3_combout ))))

	.dataa(\Mux50~13_combout ),
	.datab(\Mux62~4_combout ),
	.datac(\REG_WRITE[1].DREG|q [13]),
	.datad(\Mux62~3_combout ),
	.cin(gnd),
	.combout(\Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~14 .lut_mask = 16'hB8CC;
defparam \Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N14
cycloneive_lcell_comb \Mux50~15 (
// Equation(s):
// \Mux50~15_combout  = (\Mux50~14_combout  & (((\REG_WRITE[3].DREG|q [13]) # (!\Mux62~2_combout )))) # (!\Mux50~14_combout  & (\REG_WRITE[2].DREG|q [13] & ((\Mux62~2_combout ))))

	.dataa(\Mux50~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [13]),
	.datac(\REG_WRITE[3].DREG|q [13]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~15 .lut_mask = 16'hE4AA;
defparam \Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N22
cycloneive_lcell_comb \Mux50~6 (
// Equation(s):
// \Mux50~6_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [13])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [13])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [13]),
	.datac(\REG_WRITE[16].DREG|q [13]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~6 .lut_mask = 16'hEE50;
defparam \Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N28
cycloneive_lcell_comb \Mux50~7 (
// Equation(s):
// \Mux50~7_combout  = (\Mux50~6_combout  & (((\REG_WRITE[28].DREG|q [13]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux50~6_combout  & (\REG_WRITE[20].DREG|q [13] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux50~6_combout ),
	.datab(\REG_WRITE[20].DREG|q [13]),
	.datac(\REG_WRITE[28].DREG|q [13]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~7 .lut_mask = 16'hE4AA;
defparam \Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N22
cycloneive_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [13]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [13] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [13]),
	.datac(\REG_WRITE[18].DREG|q [13]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~4 .lut_mask = 16'hAAD8;
defparam \Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N6
cycloneive_lcell_comb \Mux50~5 (
// Equation(s):
// \Mux50~5_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux50~4_combout  & ((\REG_WRITE[30].DREG|q [13]))) # (!\Mux50~4_combout  & (\REG_WRITE[26].DREG|q [13])))) # (!\ctrl_readRegB[3]~input_o  & (((\Mux50~4_combout ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[26].DREG|q [13]),
	.datac(\REG_WRITE[30].DREG|q [13]),
	.datad(\Mux50~4_combout ),
	.cin(gnd),
	.combout(\Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~5 .lut_mask = 16'hF588;
defparam \Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N2
cycloneive_lcell_comb \Mux50~8 (
// Equation(s):
// \Mux50~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\Mux50~5_combout ))) # (!\ctrl_readRegB[1]~input_o  & (\Mux50~7_combout ))))

	.dataa(\Mux50~7_combout ),
	.datab(\Mux50~5_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~8 .lut_mask = 16'hFC0A;
defparam \Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N22
cycloneive_lcell_comb \Mux50~9 (
// Equation(s):
// \Mux50~9_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [13]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [13] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [13]),
	.datac(\REG_WRITE[19].DREG|q [13]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~9 .lut_mask = 16'hAAD8;
defparam \Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N18
cycloneive_lcell_comb \Mux50~10 (
// Equation(s):
// \Mux50~10_combout  = (\Mux50~9_combout  & (((\REG_WRITE[31].DREG|q [13]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux50~9_combout  & (\REG_WRITE[27].DREG|q [13] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[27].DREG|q [13]),
	.datab(\Mux50~9_combout ),
	.datac(\REG_WRITE[31].DREG|q [13]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~10 .lut_mask = 16'hE2CC;
defparam \Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N22
cycloneive_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [13]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [13] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [13]),
	.datac(\REG_WRITE[17].DREG|q [13]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~2 .lut_mask = 16'hAAD8;
defparam \Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N18
cycloneive_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = (\Mux50~2_combout  & (((\REG_WRITE[29].DREG|q [13]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux50~2_combout  & (\REG_WRITE[21].DREG|q [13] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux50~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [13]),
	.datac(\REG_WRITE[29].DREG|q [13]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~3 .lut_mask = 16'hE4AA;
defparam \Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N20
cycloneive_lcell_comb \Mux50~11 (
// Equation(s):
// \Mux50~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux50~8_combout  & (\Mux50~10_combout )) # (!\Mux50~8_combout  & ((\Mux50~3_combout ))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux50~8_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux50~8_combout ),
	.datac(\Mux50~10_combout ),
	.datad(\Mux50~3_combout ),
	.cin(gnd),
	.combout(\Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~11 .lut_mask = 16'hE6C4;
defparam \Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N14
cycloneive_lcell_comb \Mux50~16 (
// Equation(s):
// \Mux50~16_combout  = (\Mux62~1_combout  & (\Mux62~0_combout )) # (!\Mux62~1_combout  & ((\Mux62~0_combout  & ((\Mux50~11_combout ))) # (!\Mux62~0_combout  & (\Mux50~15_combout ))))

	.dataa(\Mux62~1_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux50~15_combout ),
	.datad(\Mux50~11_combout ),
	.cin(gnd),
	.combout(\Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~16 .lut_mask = 16'hDC98;
defparam \Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N6
cycloneive_lcell_comb \Mux50~17 (
// Equation(s):
// \Mux50~17_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[14].DREG|q [13])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [13])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [13]),
	.datad(\REG_WRITE[14].DREG|q [13]),
	.cin(gnd),
	.combout(\Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~17 .lut_mask = 16'hBA98;
defparam \Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N10
cycloneive_lcell_comb \Mux50~18 (
// Equation(s):
// \Mux50~18_combout  = (\Mux50~17_combout  & (((\REG_WRITE[15].DREG|q [13])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux50~17_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [13]))))

	.dataa(\Mux50~17_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [13]),
	.datad(\REG_WRITE[13].DREG|q [13]),
	.cin(gnd),
	.combout(\Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~18 .lut_mask = 16'hE6A2;
defparam \Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N28
cycloneive_lcell_comb \Mux50~19 (
// Equation(s):
// \Mux50~19_combout  = (\Mux50~16_combout  & (((\Mux50~18_combout ) # (!\Mux62~1_combout )))) # (!\Mux50~16_combout  & (\Mux50~1_combout  & (\Mux62~1_combout )))

	.dataa(\Mux50~1_combout ),
	.datab(\Mux50~16_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux50~18_combout ),
	.cin(gnd),
	.combout(\Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~19 .lut_mask = 16'hEC2C;
defparam \Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N2
cycloneive_lcell_comb \Mux49~7 (
// Equation(s):
// \Mux49~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [14]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [14] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [14]),
	.datac(\REG_WRITE[19].DREG|q [14]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~7 .lut_mask = 16'hAAD8;
defparam \Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N10
cycloneive_lcell_comb \Mux49~8 (
// Equation(s):
// \Mux49~8_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux49~7_combout  & (\REG_WRITE[31].DREG|q [14])) # (!\Mux49~7_combout  & ((\REG_WRITE[27].DREG|q [14]))))) # (!\ctrl_readRegB[3]~input_o  & (\Mux49~7_combout ))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\Mux49~7_combout ),
	.datac(\REG_WRITE[31].DREG|q [14]),
	.datad(\REG_WRITE[27].DREG|q [14]),
	.cin(gnd),
	.combout(\Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~8 .lut_mask = 16'hE6C4;
defparam \Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N10
cycloneive_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [14]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [14] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [14]),
	.datac(\REG_WRITE[18].DREG|q [14]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~0 .lut_mask = 16'hAAD8;
defparam \Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N2
cycloneive_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux49~0_combout  & ((\REG_WRITE[30].DREG|q [14]))) # (!\Mux49~0_combout  & (\REG_WRITE[26].DREG|q [14])))) # (!\ctrl_readRegB[3]~input_o  & (((\Mux49~0_combout ))))

	.dataa(\REG_WRITE[26].DREG|q [14]),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[30].DREG|q [14]),
	.datad(\Mux49~0_combout ),
	.cin(gnd),
	.combout(\Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~1 .lut_mask = 16'hF388;
defparam \Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N10
cycloneive_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [14])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [14])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [14]),
	.datac(\REG_WRITE[16].DREG|q [14]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~4 .lut_mask = 16'hEE50;
defparam \Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N0
cycloneive_lcell_comb \Mux49~5 (
// Equation(s):
// \Mux49~5_combout  = (\Mux49~4_combout  & (((\REG_WRITE[28].DREG|q [14])) # (!\ctrl_readRegB[2]~input_o ))) # (!\Mux49~4_combout  & (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[20].DREG|q [14]))))

	.dataa(\Mux49~4_combout ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[28].DREG|q [14]),
	.datad(\REG_WRITE[20].DREG|q [14]),
	.cin(gnd),
	.combout(\Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~5 .lut_mask = 16'hE6A2;
defparam \Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N18
cycloneive_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o ) # ((\REG_WRITE[25].DREG|q [14])))) # (!\ctrl_readRegB[3]~input_o  & (!\ctrl_readRegB[2]~input_o  & (\REG_WRITE[17].DREG|q [14])))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [14]),
	.datad(\REG_WRITE[25].DREG|q [14]),
	.cin(gnd),
	.combout(\Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~2 .lut_mask = 16'hBA98;
defparam \Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N6
cycloneive_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = (\Mux49~2_combout  & (((\REG_WRITE[29].DREG|q [14]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux49~2_combout  & (\REG_WRITE[21].DREG|q [14] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[21].DREG|q [14]),
	.datab(\Mux49~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [14]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~3 .lut_mask = 16'hE2CC;
defparam \Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N8
cycloneive_lcell_comb \Mux49~6 (
// Equation(s):
// \Mux49~6_combout  = (\ctrl_readRegB[0]~input_o  & (((\Mux49~3_combout ) # (\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (\Mux49~5_combout  & ((!\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux49~5_combout ),
	.datab(\Mux49~3_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~6 .lut_mask = 16'hF0CA;
defparam \Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N10
cycloneive_lcell_comb \Mux49~9 (
// Equation(s):
// \Mux49~9_combout  = (\Mux49~6_combout  & ((\Mux49~8_combout ) # ((!\ctrl_readRegB[1]~input_o )))) # (!\Mux49~6_combout  & (((\Mux49~1_combout  & \ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux49~8_combout ),
	.datab(\Mux49~1_combout ),
	.datac(\Mux49~6_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~9 .lut_mask = 16'hACF0;
defparam \Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N2
cycloneive_lcell_comb \Mux49~17 (
// Equation(s):
// \Mux49~17_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [14]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [14]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [14]),
	.datad(\REG_WRITE[13].DREG|q [14]),
	.cin(gnd),
	.combout(\Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~17 .lut_mask = 16'hDC98;
defparam \Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N28
cycloneive_lcell_comb \Mux49~18 (
// Equation(s):
// \Mux49~18_combout  = (\Mux49~17_combout  & (((\REG_WRITE[15].DREG|q [14])) # (!\ctrl_readRegB[1]~input_o ))) # (!\Mux49~17_combout  & (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[14].DREG|q [14]))))

	.dataa(\Mux49~17_combout ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [14]),
	.datad(\REG_WRITE[14].DREG|q [14]),
	.cin(gnd),
	.combout(\Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~18 .lut_mask = 16'hE6A2;
defparam \Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N0
cycloneive_lcell_comb \Mux49~10 (
// Equation(s):
// \Mux49~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[10].DREG|q [14])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[8].DREG|q [14])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [14]),
	.datad(\REG_WRITE[10].DREG|q [14]),
	.cin(gnd),
	.combout(\Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~10 .lut_mask = 16'hBA98;
defparam \Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
cycloneive_lcell_comb \Mux49~11 (
// Equation(s):
// \Mux49~11_combout  = (\Mux49~10_combout  & (((\REG_WRITE[11].DREG|q [14])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux49~10_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [14]))))

	.dataa(\Mux49~10_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[11].DREG|q [14]),
	.datad(\REG_WRITE[9].DREG|q [14]),
	.cin(gnd),
	.combout(\Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~11 .lut_mask = 16'hE6A2;
defparam \Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N12
cycloneive_lcell_comb \Mux49~12 (
// Equation(s):
// \Mux49~12_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[5].DREG|q [14])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[4].DREG|q [14])))))

	.dataa(\REG_WRITE[5].DREG|q [14]),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [14]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~12 .lut_mask = 16'hEE30;
defparam \Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N22
cycloneive_lcell_comb \Mux49~13 (
// Equation(s):
// \Mux49~13_combout  = (\Mux49~12_combout  & (((\REG_WRITE[7].DREG|q [14]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux49~12_combout  & (\REG_WRITE[6].DREG|q [14] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux49~12_combout ),
	.datab(\REG_WRITE[6].DREG|q [14]),
	.datac(\REG_WRITE[7].DREG|q [14]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~13 .lut_mask = 16'hE4AA;
defparam \Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N4
cycloneive_lcell_comb \Mux49~14 (
// Equation(s):
// \Mux49~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux49~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [14]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux49~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [14]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~14 .lut_mask = 16'hBBC0;
defparam \Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N16
cycloneive_lcell_comb \Mux49~15 (
// Equation(s):
// \Mux49~15_combout  = (\Mux49~14_combout  & (((\REG_WRITE[3].DREG|q [14]) # (!\Mux62~2_combout )))) # (!\Mux49~14_combout  & (\REG_WRITE[2].DREG|q [14] & ((\Mux62~2_combout ))))

	.dataa(\REG_WRITE[2].DREG|q [14]),
	.datab(\Mux49~14_combout ),
	.datac(\REG_WRITE[3].DREG|q [14]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~15 .lut_mask = 16'hE2CC;
defparam \Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N28
cycloneive_lcell_comb \Mux49~16 (
// Equation(s):
// \Mux49~16_combout  = (\Mux62~0_combout  & (((\Mux62~1_combout )))) # (!\Mux62~0_combout  & ((\Mux62~1_combout  & (\Mux49~11_combout )) # (!\Mux62~1_combout  & ((\Mux49~15_combout )))))

	.dataa(\Mux49~11_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux49~15_combout ),
	.cin(gnd),
	.combout(\Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~16 .lut_mask = 16'hE3E0;
defparam \Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N6
cycloneive_lcell_comb \Mux49~19 (
// Equation(s):
// \Mux49~19_combout  = (\Mux62~0_combout  & ((\Mux49~16_combout  & ((\Mux49~18_combout ))) # (!\Mux49~16_combout  & (\Mux49~9_combout )))) # (!\Mux62~0_combout  & (((\Mux49~16_combout ))))

	.dataa(\Mux49~9_combout ),
	.datab(\Mux49~18_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux49~16_combout ),
	.cin(gnd),
	.combout(\Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~19 .lut_mask = 16'hCFA0;
defparam \Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N30
cycloneive_lcell_comb \Mux48~17 (
// Equation(s):
// \Mux48~17_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[14].DREG|q [15])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [15])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [15]),
	.datad(\REG_WRITE[14].DREG|q [15]),
	.cin(gnd),
	.combout(\Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~17 .lut_mask = 16'hBA98;
defparam \Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N30
cycloneive_lcell_comb \Mux48~18 (
// Equation(s):
// \Mux48~18_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux48~17_combout  & ((\REG_WRITE[15].DREG|q [15]))) # (!\Mux48~17_combout  & (\REG_WRITE[13].DREG|q [15])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux48~17_combout ))))

	.dataa(\REG_WRITE[13].DREG|q [15]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [15]),
	.datad(\Mux48~17_combout ),
	.cin(gnd),
	.combout(\Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~18 .lut_mask = 16'hF388;
defparam \Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N10
cycloneive_lcell_comb \Mux48~9 (
// Equation(s):
// \Mux48~9_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [15]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [15] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[23].DREG|q [15]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [15]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~9 .lut_mask = 16'hCCB8;
defparam \Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N14
cycloneive_lcell_comb \Mux48~10 (
// Equation(s):
// \Mux48~10_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux48~9_combout  & (\REG_WRITE[31].DREG|q [15])) # (!\Mux48~9_combout  & ((\REG_WRITE[27].DREG|q [15]))))) # (!\ctrl_readRegB[3]~input_o  & (\Mux48~9_combout ))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\Mux48~9_combout ),
	.datac(\REG_WRITE[31].DREG|q [15]),
	.datad(\REG_WRITE[27].DREG|q [15]),
	.cin(gnd),
	.combout(\Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~10 .lut_mask = 16'hE6C4;
defparam \Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N10
cycloneive_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [15]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [15] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [15]),
	.datac(\REG_WRITE[18].DREG|q [15]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~4 .lut_mask = 16'hAAD8;
defparam \Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N14
cycloneive_lcell_comb \Mux48~5 (
// Equation(s):
// \Mux48~5_combout  = (\Mux48~4_combout  & (((\REG_WRITE[30].DREG|q [15]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux48~4_combout  & (\REG_WRITE[26].DREG|q [15] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux48~4_combout ),
	.datab(\REG_WRITE[26].DREG|q [15]),
	.datac(\REG_WRITE[30].DREG|q [15]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~5 .lut_mask = 16'hE4AA;
defparam \Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N18
cycloneive_lcell_comb \Mux48~6 (
// Equation(s):
// \Mux48~6_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[24].DREG|q [15]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[16].DREG|q [15] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [15]),
	.datac(\REG_WRITE[16].DREG|q [15]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~6 .lut_mask = 16'hAAD8;
defparam \Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N2
cycloneive_lcell_comb \Mux48~7 (
// Equation(s):
// \Mux48~7_combout  = (\Mux48~6_combout  & (((\REG_WRITE[28].DREG|q [15]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux48~6_combout  & (\REG_WRITE[20].DREG|q [15] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux48~6_combout ),
	.datab(\REG_WRITE[20].DREG|q [15]),
	.datac(\REG_WRITE[28].DREG|q [15]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~7 .lut_mask = 16'hE4AA;
defparam \Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N0
cycloneive_lcell_comb \Mux48~8 (
// Equation(s):
// \Mux48~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\Mux48~5_combout )) # (!\ctrl_readRegB[1]~input_o  & ((\Mux48~7_combout )))))

	.dataa(\Mux48~5_combout ),
	.datab(\Mux48~7_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~8 .lut_mask = 16'hFA0C;
defparam \Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N18
cycloneive_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [15]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [15] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [15]),
	.datac(\REG_WRITE[17].DREG|q [15]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~2 .lut_mask = 16'hAAD8;
defparam \Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N2
cycloneive_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux48~2_combout  & ((\REG_WRITE[29].DREG|q [15]))) # (!\Mux48~2_combout  & (\REG_WRITE[21].DREG|q [15])))) # (!\ctrl_readRegB[2]~input_o  & (((\Mux48~2_combout ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[21].DREG|q [15]),
	.datac(\REG_WRITE[29].DREG|q [15]),
	.datad(\Mux48~2_combout ),
	.cin(gnd),
	.combout(\Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~3 .lut_mask = 16'hF588;
defparam \Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N26
cycloneive_lcell_comb \Mux48~11 (
// Equation(s):
// \Mux48~11_combout  = (\Mux48~8_combout  & ((\Mux48~10_combout ) # ((!\ctrl_readRegB[0]~input_o )))) # (!\Mux48~8_combout  & (((\ctrl_readRegB[0]~input_o  & \Mux48~3_combout ))))

	.dataa(\Mux48~10_combout ),
	.datab(\Mux48~8_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\Mux48~3_combout ),
	.cin(gnd),
	.combout(\Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~11 .lut_mask = 16'hBC8C;
defparam \Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N28
cycloneive_lcell_comb \Mux48~12 (
// Equation(s):
// \Mux48~12_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [15]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[4].DREG|q [15] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\REG_WRITE[6].DREG|q [15]),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [15]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~12 .lut_mask = 16'hCCB8;
defparam \Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N26
cycloneive_lcell_comb \Mux48~13 (
// Equation(s):
// \Mux48~13_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux48~12_combout  & (\REG_WRITE[7].DREG|q [15])) # (!\Mux48~12_combout  & ((\REG_WRITE[5].DREG|q [15]))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux48~12_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux48~12_combout ),
	.datac(\REG_WRITE[7].DREG|q [15]),
	.datad(\REG_WRITE[5].DREG|q [15]),
	.cin(gnd),
	.combout(\Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~13 .lut_mask = 16'hE6C4;
defparam \Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N16
cycloneive_lcell_comb \Mux48~14 (
// Equation(s):
// \Mux48~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux48~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [15]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux48~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [15]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~14 .lut_mask = 16'hBBC0;
defparam \Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N2
cycloneive_lcell_comb \Mux48~15 (
// Equation(s):
// \Mux48~15_combout  = (\Mux48~14_combout  & (((\REG_WRITE[3].DREG|q [15]) # (!\Mux62~2_combout )))) # (!\Mux48~14_combout  & (\REG_WRITE[2].DREG|q [15] & ((\Mux62~2_combout ))))

	.dataa(\Mux48~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [15]),
	.datac(\REG_WRITE[3].DREG|q [15]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~15 .lut_mask = 16'hE4AA;
defparam \Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N4
cycloneive_lcell_comb \Mux48~16 (
// Equation(s):
// \Mux48~16_combout  = (\Mux62~0_combout  & ((\Mux48~11_combout ) # ((\Mux62~1_combout )))) # (!\Mux62~0_combout  & (((\Mux48~15_combout  & !\Mux62~1_combout ))))

	.dataa(\Mux48~11_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux48~15_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~16 .lut_mask = 16'hCCB8;
defparam \Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N24
cycloneive_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [15]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[8].DREG|q [15] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [15]),
	.datac(\REG_WRITE[8].DREG|q [15]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~0 .lut_mask = 16'hAAD8;
defparam \Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N16
cycloneive_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux48~0_combout  & (\REG_WRITE[11].DREG|q [15])) # (!\Mux48~0_combout  & ((\REG_WRITE[10].DREG|q [15]))))) # (!\ctrl_readRegB[1]~input_o  & (\Mux48~0_combout ))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux48~0_combout ),
	.datac(\REG_WRITE[11].DREG|q [15]),
	.datad(\REG_WRITE[10].DREG|q [15]),
	.cin(gnd),
	.combout(\Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~1 .lut_mask = 16'hE6C4;
defparam \Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N14
cycloneive_lcell_comb \Mux48~19 (
// Equation(s):
// \Mux48~19_combout  = (\Mux48~16_combout  & ((\Mux48~18_combout ) # ((!\Mux62~1_combout )))) # (!\Mux48~16_combout  & (((\Mux48~1_combout  & \Mux62~1_combout ))))

	.dataa(\Mux48~18_combout ),
	.datab(\Mux48~16_combout ),
	.datac(\Mux48~1_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~19 .lut_mask = 16'hB8CC;
defparam \Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N22
cycloneive_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [16]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [16] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [16]),
	.datac(\REG_WRITE[18].DREG|q [16]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~0 .lut_mask = 16'hAAD8;
defparam \Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N18
cycloneive_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux47~0_combout  & ((\REG_WRITE[30].DREG|q [16]))) # (!\Mux47~0_combout  & (\REG_WRITE[26].DREG|q [16])))) # (!\ctrl_readRegB[3]~input_o  & (((\Mux47~0_combout ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[26].DREG|q [16]),
	.datac(\REG_WRITE[30].DREG|q [16]),
	.datad(\Mux47~0_combout ),
	.cin(gnd),
	.combout(\Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~1 .lut_mask = 16'hF588;
defparam \Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N14
cycloneive_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[25].DREG|q [16])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[17].DREG|q [16])))))

	.dataa(\REG_WRITE[25].DREG|q [16]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [16]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~2 .lut_mask = 16'hEE30;
defparam \Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N30
cycloneive_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux47~2_combout  & (\REG_WRITE[29].DREG|q [16])) # (!\Mux47~2_combout  & ((\REG_WRITE[21].DREG|q [16]))))) # (!\ctrl_readRegB[2]~input_o  & (\Mux47~2_combout ))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\Mux47~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [16]),
	.datad(\REG_WRITE[21].DREG|q [16]),
	.cin(gnd),
	.combout(\Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~3 .lut_mask = 16'hE6C4;
defparam \Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N6
cycloneive_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[24].DREG|q [16]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[16].DREG|q [16] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [16]),
	.datac(\REG_WRITE[16].DREG|q [16]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~4 .lut_mask = 16'hAAD8;
defparam \Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N2
cycloneive_lcell_comb \Mux47~5 (
// Equation(s):
// \Mux47~5_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux47~4_combout  & ((\REG_WRITE[28].DREG|q [16]))) # (!\Mux47~4_combout  & (\REG_WRITE[20].DREG|q [16])))) # (!\ctrl_readRegB[2]~input_o  & (((\Mux47~4_combout ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[20].DREG|q [16]),
	.datac(\REG_WRITE[28].DREG|q [16]),
	.datad(\Mux47~4_combout ),
	.cin(gnd),
	.combout(\Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~5 .lut_mask = 16'hF588;
defparam \Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N14
cycloneive_lcell_comb \Mux47~6 (
// Equation(s):
// \Mux47~6_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux47~3_combout ) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((!\ctrl_readRegB[1]~input_o  & \Mux47~5_combout ))))

	.dataa(\Mux47~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\ctrl_readRegB[1]~input_o ),
	.datad(\Mux47~5_combout ),
	.cin(gnd),
	.combout(\Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~6 .lut_mask = 16'hCBC8;
defparam \Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N22
cycloneive_lcell_comb \Mux47~7 (
// Equation(s):
// \Mux47~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [16]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [16] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[23].DREG|q [16]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [16]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~7 .lut_mask = 16'hCCB8;
defparam \Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N4
cycloneive_lcell_comb \Mux47~8 (
// Equation(s):
// \Mux47~8_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux47~7_combout  & ((\REG_WRITE[31].DREG|q [16]))) # (!\Mux47~7_combout  & (\REG_WRITE[27].DREG|q [16])))) # (!\ctrl_readRegB[3]~input_o  & (((\Mux47~7_combout ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[27].DREG|q [16]),
	.datac(\REG_WRITE[31].DREG|q [16]),
	.datad(\Mux47~7_combout ),
	.cin(gnd),
	.combout(\Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~8 .lut_mask = 16'hF588;
defparam \Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N12
cycloneive_lcell_comb \Mux47~9 (
// Equation(s):
// \Mux47~9_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux47~6_combout  & ((\Mux47~8_combout ))) # (!\Mux47~6_combout  & (\Mux47~1_combout )))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux47~6_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux47~1_combout ),
	.datac(\Mux47~6_combout ),
	.datad(\Mux47~8_combout ),
	.cin(gnd),
	.combout(\Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~9 .lut_mask = 16'hF858;
defparam \Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N0
cycloneive_lcell_comb \Mux47~17 (
// Equation(s):
// \Mux47~17_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [16]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [16]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [16]),
	.datad(\REG_WRITE[13].DREG|q [16]),
	.cin(gnd),
	.combout(\Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~17 .lut_mask = 16'hDC98;
defparam \Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N18
cycloneive_lcell_comb \Mux47~18 (
// Equation(s):
// \Mux47~18_combout  = (\Mux47~17_combout  & (((\REG_WRITE[15].DREG|q [16]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux47~17_combout  & (\REG_WRITE[14].DREG|q [16] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[14].DREG|q [16]),
	.datab(\Mux47~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [16]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~18 .lut_mask = 16'hE2CC;
defparam \Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N24
cycloneive_lcell_comb \Mux47~12 (
// Equation(s):
// \Mux47~12_combout  = (\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o ) # ((\REG_WRITE[5].DREG|q [16])))) # (!\ctrl_readRegB[0]~input_o  & (!\ctrl_readRegB[1]~input_o  & (\REG_WRITE[4].DREG|q [16])))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [16]),
	.datad(\REG_WRITE[5].DREG|q [16]),
	.cin(gnd),
	.combout(\Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~12 .lut_mask = 16'hBA98;
defparam \Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N14
cycloneive_lcell_comb \Mux47~13 (
// Equation(s):
// \Mux47~13_combout  = (\Mux47~12_combout  & (((\REG_WRITE[7].DREG|q [16]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux47~12_combout  & (\REG_WRITE[6].DREG|q [16] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux47~12_combout ),
	.datab(\REG_WRITE[6].DREG|q [16]),
	.datac(\REG_WRITE[7].DREG|q [16]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~13 .lut_mask = 16'hE4AA;
defparam \Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N28
cycloneive_lcell_comb \Mux47~14 (
// Equation(s):
// \Mux47~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux47~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [16]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux47~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [16]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~14 .lut_mask = 16'hBBC0;
defparam \Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N20
cycloneive_lcell_comb \Mux47~15 (
// Equation(s):
// \Mux47~15_combout  = (\Mux62~2_combout  & ((\Mux47~14_combout  & (\REG_WRITE[3].DREG|q [16])) # (!\Mux47~14_combout  & ((\REG_WRITE[2].DREG|q [16]))))) # (!\Mux62~2_combout  & (\Mux47~14_combout ))

	.dataa(\Mux62~2_combout ),
	.datab(\Mux47~14_combout ),
	.datac(\REG_WRITE[3].DREG|q [16]),
	.datad(\REG_WRITE[2].DREG|q [16]),
	.cin(gnd),
	.combout(\Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~15 .lut_mask = 16'hE6C4;
defparam \Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N4
cycloneive_lcell_comb \Mux47~10 (
// Equation(s):
// \Mux47~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[10].DREG|q [16])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[8].DREG|q [16])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [16]),
	.datad(\REG_WRITE[10].DREG|q [16]),
	.cin(gnd),
	.combout(\Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~10 .lut_mask = 16'hBA98;
defparam \Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
cycloneive_lcell_comb \Mux47~11 (
// Equation(s):
// \Mux47~11_combout  = (\Mux47~10_combout  & (((\REG_WRITE[11].DREG|q [16])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux47~10_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [16]))))

	.dataa(\Mux47~10_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[11].DREG|q [16]),
	.datad(\REG_WRITE[9].DREG|q [16]),
	.cin(gnd),
	.combout(\Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~11 .lut_mask = 16'hE6A2;
defparam \Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N2
cycloneive_lcell_comb \Mux47~16 (
// Equation(s):
// \Mux47~16_combout  = (\Mux62~0_combout  & (((\Mux62~1_combout )))) # (!\Mux62~0_combout  & ((\Mux62~1_combout  & ((\Mux47~11_combout ))) # (!\Mux62~1_combout  & (\Mux47~15_combout ))))

	.dataa(\Mux47~15_combout ),
	.datab(\Mux47~11_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~16 .lut_mask = 16'hFC0A;
defparam \Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N6
cycloneive_lcell_comb \Mux47~19 (
// Equation(s):
// \Mux47~19_combout  = (\Mux62~0_combout  & ((\Mux47~16_combout  & ((\Mux47~18_combout ))) # (!\Mux47~16_combout  & (\Mux47~9_combout )))) # (!\Mux62~0_combout  & (((\Mux47~16_combout ))))

	.dataa(\Mux47~9_combout ),
	.datab(\Mux47~18_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux47~16_combout ),
	.cin(gnd),
	.combout(\Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~19 .lut_mask = 16'hCFA0;
defparam \Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N20
cycloneive_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [17]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[8].DREG|q [17] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [17]),
	.datac(\REG_WRITE[8].DREG|q [17]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~0 .lut_mask = 16'hAAD8;
defparam \Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y56_N12
cycloneive_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux46~0_combout  & (\REG_WRITE[11].DREG|q [17])) # (!\Mux46~0_combout  & ((\REG_WRITE[10].DREG|q [17]))))) # (!\ctrl_readRegB[1]~input_o  & (\Mux46~0_combout ))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux46~0_combout ),
	.datac(\REG_WRITE[11].DREG|q [17]),
	.datad(\REG_WRITE[10].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~1 .lut_mask = 16'hE6C4;
defparam \Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N24
cycloneive_lcell_comb \Mux46~17 (
// Equation(s):
// \Mux46~17_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\REG_WRITE[14].DREG|q [17])) # (!\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[12].DREG|q [17])))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[14].DREG|q [17]),
	.datac(\REG_WRITE[12].DREG|q [17]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~17 .lut_mask = 16'hEE50;
defparam \Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N16
cycloneive_lcell_comb \Mux46~18 (
// Equation(s):
// \Mux46~18_combout  = (\Mux46~17_combout  & (((\REG_WRITE[15].DREG|q [17])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux46~17_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [17]))))

	.dataa(\Mux46~17_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [17]),
	.datad(\REG_WRITE[13].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~18 .lut_mask = 16'hE6A2;
defparam \Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N12
cycloneive_lcell_comb \Mux46~12 (
// Equation(s):
// \Mux46~12_combout  = (\ctrl_readRegB[0]~input_o  & (\ctrl_readRegB[1]~input_o )) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [17]))) # (!\ctrl_readRegB[1]~input_o  & (\REG_WRITE[4].DREG|q [17]))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [17]),
	.datad(\REG_WRITE[6].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~12 .lut_mask = 16'hDC98;
defparam \Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N2
cycloneive_lcell_comb \Mux46~13 (
// Equation(s):
// \Mux46~13_combout  = (\Mux46~12_combout  & (((\REG_WRITE[7].DREG|q [17])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux46~12_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [17]))))

	.dataa(\Mux46~12_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[7].DREG|q [17]),
	.datad(\REG_WRITE[5].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~13 .lut_mask = 16'hE6A2;
defparam \Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N24
cycloneive_lcell_comb \Mux46~14 (
// Equation(s):
// \Mux46~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux46~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [17]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux62~3_combout ),
	.datab(\Mux46~13_combout ),
	.datac(\REG_WRITE[1].DREG|q [17]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~14 .lut_mask = 16'hDDA0;
defparam \Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N4
cycloneive_lcell_comb \Mux46~15 (
// Equation(s):
// \Mux46~15_combout  = (\Mux46~14_combout  & (((\REG_WRITE[3].DREG|q [17]) # (!\Mux62~2_combout )))) # (!\Mux46~14_combout  & (\REG_WRITE[2].DREG|q [17] & ((\Mux62~2_combout ))))

	.dataa(\Mux46~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [17]),
	.datac(\REG_WRITE[3].DREG|q [17]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~15 .lut_mask = 16'hE4AA;
defparam \Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N10
cycloneive_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [17]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [17] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [17]),
	.datac(\REG_WRITE[17].DREG|q [17]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~2 .lut_mask = 16'hAAD8;
defparam \Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N26
cycloneive_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux46~2_combout  & (\REG_WRITE[29].DREG|q [17])) # (!\Mux46~2_combout  & ((\REG_WRITE[21].DREG|q [17]))))) # (!\ctrl_readRegB[2]~input_o  & (\Mux46~2_combout ))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\Mux46~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [17]),
	.datad(\REG_WRITE[21].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~3 .lut_mask = 16'hE6C4;
defparam \Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N10
cycloneive_lcell_comb \Mux46~6 (
// Equation(s):
// \Mux46~6_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[24].DREG|q [17]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[16].DREG|q [17] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [17]),
	.datac(\REG_WRITE[16].DREG|q [17]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~6 .lut_mask = 16'hAAD8;
defparam \Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N30
cycloneive_lcell_comb \Mux46~7 (
// Equation(s):
// \Mux46~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux46~6_combout  & ((\REG_WRITE[28].DREG|q [17]))) # (!\Mux46~6_combout  & (\REG_WRITE[20].DREG|q [17])))) # (!\ctrl_readRegB[2]~input_o  & (((\Mux46~6_combout ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[20].DREG|q [17]),
	.datac(\REG_WRITE[28].DREG|q [17]),
	.datad(\Mux46~6_combout ),
	.cin(gnd),
	.combout(\Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~7 .lut_mask = 16'hF588;
defparam \Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneive_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [17]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [17] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [17]),
	.datac(\REG_WRITE[18].DREG|q [17]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~4 .lut_mask = 16'hAAD8;
defparam \Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N30
cycloneive_lcell_comb \Mux46~5 (
// Equation(s):
// \Mux46~5_combout  = (\Mux46~4_combout  & (((\REG_WRITE[30].DREG|q [17]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux46~4_combout  & (\REG_WRITE[26].DREG|q [17] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux46~4_combout ),
	.datab(\REG_WRITE[26].DREG|q [17]),
	.datac(\REG_WRITE[30].DREG|q [17]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~5 .lut_mask = 16'hE4AA;
defparam \Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N22
cycloneive_lcell_comb \Mux46~8 (
// Equation(s):
// \Mux46~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\Mux46~5_combout ))) # (!\ctrl_readRegB[1]~input_o  & (\Mux46~7_combout ))))

	.dataa(\Mux46~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Mux46~5_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~8 .lut_mask = 16'hFC22;
defparam \Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N2
cycloneive_lcell_comb \Mux46~9 (
// Equation(s):
// \Mux46~9_combout  = (\ctrl_readRegB[3]~input_o  & (\ctrl_readRegB[2]~input_o )) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [17]))) # (!\ctrl_readRegB[2]~input_o  & (\REG_WRITE[19].DREG|q [17]))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [17]),
	.datad(\REG_WRITE[23].DREG|q [17]),
	.cin(gnd),
	.combout(\Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~9 .lut_mask = 16'hDC98;
defparam \Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N20
cycloneive_lcell_comb \Mux46~10 (
// Equation(s):
// \Mux46~10_combout  = (\Mux46~9_combout  & (((\REG_WRITE[31].DREG|q [17]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux46~9_combout  & (\REG_WRITE[27].DREG|q [17] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[27].DREG|q [17]),
	.datab(\Mux46~9_combout ),
	.datac(\REG_WRITE[31].DREG|q [17]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~10 .lut_mask = 16'hE2CC;
defparam \Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N8
cycloneive_lcell_comb \Mux46~11 (
// Equation(s):
// \Mux46~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux46~8_combout  & ((\Mux46~10_combout ))) # (!\Mux46~8_combout  & (\Mux46~3_combout )))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux46~8_combout ))))

	.dataa(\Mux46~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Mux46~8_combout ),
	.datad(\Mux46~10_combout ),
	.cin(gnd),
	.combout(\Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~11 .lut_mask = 16'hF838;
defparam \Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N26
cycloneive_lcell_comb \Mux46~16 (
// Equation(s):
// \Mux46~16_combout  = (\Mux62~0_combout  & (((\Mux46~11_combout ) # (\Mux62~1_combout )))) # (!\Mux62~0_combout  & (\Mux46~15_combout  & ((!\Mux62~1_combout ))))

	.dataa(\Mux46~15_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux46~11_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~16 .lut_mask = 16'hCCE2;
defparam \Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N28
cycloneive_lcell_comb \Mux46~19 (
// Equation(s):
// \Mux46~19_combout  = (\Mux46~16_combout  & (((\Mux46~18_combout ) # (!\Mux62~1_combout )))) # (!\Mux46~16_combout  & (\Mux46~1_combout  & ((\Mux62~1_combout ))))

	.dataa(\Mux46~1_combout ),
	.datab(\Mux46~18_combout ),
	.datac(\Mux46~16_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~19 .lut_mask = 16'hCAF0;
defparam \Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
cycloneive_lcell_comb \Mux45~17 (
// Equation(s):
// \Mux45~17_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [18]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[12].DREG|q [18] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [18]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [18]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~17 .lut_mask = 16'hCCB8;
defparam \Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N18
cycloneive_lcell_comb \Mux45~18 (
// Equation(s):
// \Mux45~18_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux45~17_combout  & (\REG_WRITE[15].DREG|q [18])) # (!\Mux45~17_combout  & ((\REG_WRITE[14].DREG|q [18]))))) # (!\ctrl_readRegB[1]~input_o  & (\Mux45~17_combout ))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux45~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [18]),
	.datad(\REG_WRITE[14].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~18 .lut_mask = 16'hE6C4;
defparam \Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N16
cycloneive_lcell_comb \Mux45~10 (
// Equation(s):
// \Mux45~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[10].DREG|q [18])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[8].DREG|q [18])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [18]),
	.datad(\REG_WRITE[10].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~10 .lut_mask = 16'hBA98;
defparam \Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N10
cycloneive_lcell_comb \Mux45~11 (
// Equation(s):
// \Mux45~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux45~10_combout  & ((\REG_WRITE[11].DREG|q [18]))) # (!\Mux45~10_combout  & (\REG_WRITE[9].DREG|q [18])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux45~10_combout ))))

	.dataa(\REG_WRITE[9].DREG|q [18]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[11].DREG|q [18]),
	.datad(\Mux45~10_combout ),
	.cin(gnd),
	.combout(\Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~11 .lut_mask = 16'hF388;
defparam \Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N14
cycloneive_lcell_comb \Mux45~12 (
// Equation(s):
// \Mux45~12_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [18]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[4].DREG|q [18]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [18]),
	.datad(\REG_WRITE[5].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~12 .lut_mask = 16'hDC98;
defparam \Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N28
cycloneive_lcell_comb \Mux45~13 (
// Equation(s):
// \Mux45~13_combout  = (\Mux45~12_combout  & (((\REG_WRITE[7].DREG|q [18]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux45~12_combout  & (\REG_WRITE[6].DREG|q [18] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux45~12_combout ),
	.datab(\REG_WRITE[6].DREG|q [18]),
	.datac(\REG_WRITE[7].DREG|q [18]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~13 .lut_mask = 16'hE4AA;
defparam \Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N18
cycloneive_lcell_comb \Mux45~14 (
// Equation(s):
// \Mux45~14_combout  = (\Mux62~4_combout  & (((\Mux45~13_combout )) # (!\Mux62~3_combout ))) # (!\Mux62~4_combout  & (\Mux62~3_combout  & (\REG_WRITE[1].DREG|q [18])))

	.dataa(\Mux62~4_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [18]),
	.datad(\Mux45~13_combout ),
	.cin(gnd),
	.combout(\Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~14 .lut_mask = 16'hEA62;
defparam \Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N10
cycloneive_lcell_comb \Mux45~15 (
// Equation(s):
// \Mux45~15_combout  = (\Mux45~14_combout  & (((\REG_WRITE[3].DREG|q [18])) # (!\Mux62~2_combout ))) # (!\Mux45~14_combout  & (\Mux62~2_combout  & ((\REG_WRITE[2].DREG|q [18]))))

	.dataa(\Mux45~14_combout ),
	.datab(\Mux62~2_combout ),
	.datac(\REG_WRITE[3].DREG|q [18]),
	.datad(\REG_WRITE[2].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~15 .lut_mask = 16'hE6A2;
defparam \Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N2
cycloneive_lcell_comb \Mux45~16 (
// Equation(s):
// \Mux45~16_combout  = (\Mux62~0_combout  & (((\Mux62~1_combout )))) # (!\Mux62~0_combout  & ((\Mux62~1_combout  & (\Mux45~11_combout )) # (!\Mux62~1_combout  & ((\Mux45~15_combout )))))

	.dataa(\Mux45~11_combout ),
	.datab(\Mux45~15_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~16 .lut_mask = 16'hFA0C;
defparam \Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N14
cycloneive_lcell_comb \Mux45~7 (
// Equation(s):
// \Mux45~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [18]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [18] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[23].DREG|q [18]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [18]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~7 .lut_mask = 16'hCCB8;
defparam \Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N10
cycloneive_lcell_comb \Mux45~8 (
// Equation(s):
// \Mux45~8_combout  = (\Mux45~7_combout  & (((\REG_WRITE[31].DREG|q [18]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux45~7_combout  & (\REG_WRITE[27].DREG|q [18] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux45~7_combout ),
	.datab(\REG_WRITE[27].DREG|q [18]),
	.datac(\REG_WRITE[31].DREG|q [18]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~8 .lut_mask = 16'hE4AA;
defparam \Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneive_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o ) # ((\REG_WRITE[22].DREG|q [18])))) # (!\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[3]~input_o  & (\REG_WRITE[18].DREG|q [18])))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[18].DREG|q [18]),
	.datad(\REG_WRITE[22].DREG|q [18]),
	.cin(gnd),
	.combout(\Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~0 .lut_mask = 16'hBA98;
defparam \Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N2
cycloneive_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = (\Mux45~0_combout  & (((\REG_WRITE[30].DREG|q [18]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux45~0_combout  & (\REG_WRITE[26].DREG|q [18] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux45~0_combout ),
	.datab(\REG_WRITE[26].DREG|q [18]),
	.datac(\REG_WRITE[30].DREG|q [18]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~1 .lut_mask = 16'hE4AA;
defparam \Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N30
cycloneive_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [18])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [18])))))

	.dataa(\REG_WRITE[24].DREG|q [18]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[16].DREG|q [18]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~4 .lut_mask = 16'hEE30;
defparam \Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N10
cycloneive_lcell_comb \Mux45~5 (
// Equation(s):
// \Mux45~5_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux45~4_combout  & ((\REG_WRITE[28].DREG|q [18]))) # (!\Mux45~4_combout  & (\REG_WRITE[20].DREG|q [18])))) # (!\ctrl_readRegB[2]~input_o  & (((\Mux45~4_combout ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[20].DREG|q [18]),
	.datac(\REG_WRITE[28].DREG|q [18]),
	.datad(\Mux45~4_combout ),
	.cin(gnd),
	.combout(\Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~5 .lut_mask = 16'hF588;
defparam \Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N22
cycloneive_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[25].DREG|q [18])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[17].DREG|q [18])))))

	.dataa(\REG_WRITE[25].DREG|q [18]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [18]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~2 .lut_mask = 16'hEE30;
defparam \Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N14
cycloneive_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux45~2_combout  & ((\REG_WRITE[29].DREG|q [18]))) # (!\Mux45~2_combout  & (\REG_WRITE[21].DREG|q [18])))) # (!\ctrl_readRegB[2]~input_o  & (((\Mux45~2_combout ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[21].DREG|q [18]),
	.datac(\REG_WRITE[29].DREG|q [18]),
	.datad(\Mux45~2_combout ),
	.cin(gnd),
	.combout(\Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~3 .lut_mask = 16'hF588;
defparam \Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N30
cycloneive_lcell_comb \Mux45~6 (
// Equation(s):
// \Mux45~6_combout  = (\ctrl_readRegB[0]~input_o  & (((\Mux45~3_combout ) # (\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (\Mux45~5_combout  & ((!\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux45~5_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Mux45~3_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~6 .lut_mask = 16'hCCE2;
defparam \Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N24
cycloneive_lcell_comb \Mux45~9 (
// Equation(s):
// \Mux45~9_combout  = (\Mux45~6_combout  & ((\Mux45~8_combout ) # ((!\ctrl_readRegB[1]~input_o )))) # (!\Mux45~6_combout  & (((\Mux45~1_combout  & \ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux45~8_combout ),
	.datab(\Mux45~1_combout ),
	.datac(\Mux45~6_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~9 .lut_mask = 16'hACF0;
defparam \Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N20
cycloneive_lcell_comb \Mux45~19 (
// Equation(s):
// \Mux45~19_combout  = (\Mux45~16_combout  & ((\Mux45~18_combout ) # ((!\Mux62~0_combout )))) # (!\Mux45~16_combout  & (((\Mux62~0_combout  & \Mux45~9_combout ))))

	.dataa(\Mux45~18_combout ),
	.datab(\Mux45~16_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux45~9_combout ),
	.cin(gnd),
	.combout(\Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~19 .lut_mask = 16'hBC8C;
defparam \Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N26
cycloneive_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[9].DREG|q [19])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[8].DREG|q [19])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [19]),
	.datac(\REG_WRITE[8].DREG|q [19]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~0 .lut_mask = 16'hEE50;
defparam \Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y56_N14
cycloneive_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux44~0_combout  & (\REG_WRITE[11].DREG|q [19])) # (!\Mux44~0_combout  & ((\REG_WRITE[10].DREG|q [19]))))) # (!\ctrl_readRegB[1]~input_o  & (\Mux44~0_combout ))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux44~0_combout ),
	.datac(\REG_WRITE[11].DREG|q [19]),
	.datad(\REG_WRITE[10].DREG|q [19]),
	.cin(gnd),
	.combout(\Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~1 .lut_mask = 16'hE6C4;
defparam \Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N2
cycloneive_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [19]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [19] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [19]),
	.datac(\REG_WRITE[17].DREG|q [19]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~2 .lut_mask = 16'hAAD8;
defparam \Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N10
cycloneive_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = (\Mux44~2_combout  & (((\REG_WRITE[29].DREG|q [19]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux44~2_combout  & (\REG_WRITE[21].DREG|q [19] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux44~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [19]),
	.datac(\REG_WRITE[29].DREG|q [19]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~3 .lut_mask = 16'hE4AA;
defparam \Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N2
cycloneive_lcell_comb \Mux44~6 (
// Equation(s):
// \Mux44~6_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[24].DREG|q [19]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[16].DREG|q [19] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [19]),
	.datac(\REG_WRITE[16].DREG|q [19]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~6 .lut_mask = 16'hAAD8;
defparam \Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N6
cycloneive_lcell_comb \Mux44~7 (
// Equation(s):
// \Mux44~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux44~6_combout  & (\REG_WRITE[28].DREG|q [19])) # (!\Mux44~6_combout  & ((\REG_WRITE[20].DREG|q [19]))))) # (!\ctrl_readRegB[2]~input_o  & (\Mux44~6_combout ))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\Mux44~6_combout ),
	.datac(\REG_WRITE[28].DREG|q [19]),
	.datad(\REG_WRITE[20].DREG|q [19]),
	.cin(gnd),
	.combout(\Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~7 .lut_mask = 16'hE6C4;
defparam \Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N2
cycloneive_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [19]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [19] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [19]),
	.datac(\REG_WRITE[18].DREG|q [19]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~4 .lut_mask = 16'hAAD8;
defparam \Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneive_lcell_comb \Mux44~5 (
// Equation(s):
// \Mux44~5_combout  = (\Mux44~4_combout  & (((\REG_WRITE[30].DREG|q [19]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux44~4_combout  & (\REG_WRITE[26].DREG|q [19] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux44~4_combout ),
	.datab(\REG_WRITE[26].DREG|q [19]),
	.datac(\REG_WRITE[30].DREG|q [19]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~5 .lut_mask = 16'hE4AA;
defparam \Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N24
cycloneive_lcell_comb \Mux44~8 (
// Equation(s):
// \Mux44~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\Mux44~5_combout ))) # (!\ctrl_readRegB[1]~input_o  & (\Mux44~7_combout ))))

	.dataa(\Mux44~7_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Mux44~5_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~8 .lut_mask = 16'hFC22;
defparam \Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N26
cycloneive_lcell_comb \Mux44~9 (
// Equation(s):
// \Mux44~9_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [19]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [19] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[23].DREG|q [19]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [19]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~9 .lut_mask = 16'hCCB8;
defparam \Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N30
cycloneive_lcell_comb \Mux44~10 (
// Equation(s):
// \Mux44~10_combout  = (\Mux44~9_combout  & (((\REG_WRITE[31].DREG|q [19]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux44~9_combout  & (\REG_WRITE[27].DREG|q [19] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux44~9_combout ),
	.datab(\REG_WRITE[27].DREG|q [19]),
	.datac(\REG_WRITE[31].DREG|q [19]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~10 .lut_mask = 16'hE4AA;
defparam \Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N10
cycloneive_lcell_comb \Mux44~11 (
// Equation(s):
// \Mux44~11_combout  = (\Mux44~8_combout  & (((\Mux44~10_combout ) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux44~8_combout  & (\Mux44~3_combout  & (\ctrl_readRegB[0]~input_o )))

	.dataa(\Mux44~3_combout ),
	.datab(\Mux44~8_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\Mux44~10_combout ),
	.cin(gnd),
	.combout(\Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~11 .lut_mask = 16'hEC2C;
defparam \Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N0
cycloneive_lcell_comb \Mux44~12 (
// Equation(s):
// \Mux44~12_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [19]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[4].DREG|q [19] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\REG_WRITE[6].DREG|q [19]),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [19]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~12 .lut_mask = 16'hCCB8;
defparam \Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N8
cycloneive_lcell_comb \Mux44~13 (
// Equation(s):
// \Mux44~13_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux44~12_combout  & ((\REG_WRITE[7].DREG|q [19]))) # (!\Mux44~12_combout  & (\REG_WRITE[5].DREG|q [19])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux44~12_combout ))))

	.dataa(\REG_WRITE[5].DREG|q [19]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[7].DREG|q [19]),
	.datad(\Mux44~12_combout ),
	.cin(gnd),
	.combout(\Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~13 .lut_mask = 16'hF388;
defparam \Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N14
cycloneive_lcell_comb \Mux44~14 (
// Equation(s):
// \Mux44~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux44~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [19]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux62~3_combout ),
	.datab(\Mux44~13_combout ),
	.datac(\REG_WRITE[1].DREG|q [19]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~14 .lut_mask = 16'hDDA0;
defparam \Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N22
cycloneive_lcell_comb \Mux44~15 (
// Equation(s):
// \Mux44~15_combout  = (\Mux62~2_combout  & ((\Mux44~14_combout  & ((\REG_WRITE[3].DREG|q [19]))) # (!\Mux44~14_combout  & (\REG_WRITE[2].DREG|q [19])))) # (!\Mux62~2_combout  & (((\Mux44~14_combout ))))

	.dataa(\REG_WRITE[2].DREG|q [19]),
	.datab(\Mux62~2_combout ),
	.datac(\REG_WRITE[3].DREG|q [19]),
	.datad(\Mux44~14_combout ),
	.cin(gnd),
	.combout(\Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~15 .lut_mask = 16'hF388;
defparam \Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N20
cycloneive_lcell_comb \Mux44~16 (
// Equation(s):
// \Mux44~16_combout  = (\Mux62~0_combout  & ((\Mux44~11_combout ) # ((\Mux62~1_combout )))) # (!\Mux62~0_combout  & (((\Mux44~15_combout  & !\Mux62~1_combout ))))

	.dataa(\Mux44~11_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux44~15_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~16 .lut_mask = 16'hCCB8;
defparam \Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
cycloneive_lcell_comb \Mux44~17 (
// Equation(s):
// \Mux44~17_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\REG_WRITE[14].DREG|q [19])) # (!\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[12].DREG|q [19])))))

	.dataa(\REG_WRITE[14].DREG|q [19]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [19]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~17 .lut_mask = 16'hEE30;
defparam \Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N6
cycloneive_lcell_comb \Mux44~18 (
// Equation(s):
// \Mux44~18_combout  = (\Mux44~17_combout  & (((\REG_WRITE[15].DREG|q [19])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux44~17_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [19]))))

	.dataa(\Mux44~17_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [19]),
	.datad(\REG_WRITE[13].DREG|q [19]),
	.cin(gnd),
	.combout(\Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~18 .lut_mask = 16'hE6A2;
defparam \Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N22
cycloneive_lcell_comb \Mux44~19 (
// Equation(s):
// \Mux44~19_combout  = (\Mux44~16_combout  & (((\Mux44~18_combout ) # (!\Mux62~1_combout )))) # (!\Mux44~16_combout  & (\Mux44~1_combout  & ((\Mux62~1_combout ))))

	.dataa(\Mux44~1_combout ),
	.datab(\Mux44~16_combout ),
	.datac(\Mux44~18_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~19 .lut_mask = 16'hE2CC;
defparam \Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N0
cycloneive_lcell_comb \Mux43~17 (
// Equation(s):
// \Mux43~17_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [20]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[12].DREG|q [20] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [20]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [20]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~17 .lut_mask = 16'hCCB8;
defparam \Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N24
cycloneive_lcell_comb \Mux43~18 (
// Equation(s):
// \Mux43~18_combout  = (\Mux43~17_combout  & (((\REG_WRITE[15].DREG|q [20]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux43~17_combout  & (\REG_WRITE[14].DREG|q [20] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[14].DREG|q [20]),
	.datab(\Mux43~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [20]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~18 .lut_mask = 16'hE2CC;
defparam \Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N10
cycloneive_lcell_comb \Mux43~10 (
// Equation(s):
// \Mux43~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[10].DREG|q [20]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[8].DREG|q [20] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[10].DREG|q [20]),
	.datac(\REG_WRITE[8].DREG|q [20]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~10 .lut_mask = 16'hAAD8;
defparam \Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
cycloneive_lcell_comb \Mux43~11 (
// Equation(s):
// \Mux43~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux43~10_combout  & ((\REG_WRITE[11].DREG|q [20]))) # (!\Mux43~10_combout  & (\REG_WRITE[9].DREG|q [20])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux43~10_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [20]),
	.datac(\REG_WRITE[11].DREG|q [20]),
	.datad(\Mux43~10_combout ),
	.cin(gnd),
	.combout(\Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~11 .lut_mask = 16'hF588;
defparam \Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N18
cycloneive_lcell_comb \Mux43~12 (
// Equation(s):
// \Mux43~12_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [20]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[4].DREG|q [20]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [20]),
	.datad(\REG_WRITE[5].DREG|q [20]),
	.cin(gnd),
	.combout(\Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~12 .lut_mask = 16'hDC98;
defparam \Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y56_N2
cycloneive_lcell_comb \Mux43~13 (
// Equation(s):
// \Mux43~13_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux43~12_combout  & ((\REG_WRITE[7].DREG|q [20]))) # (!\Mux43~12_combout  & (\REG_WRITE[6].DREG|q [20])))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux43~12_combout ))))

	.dataa(\REG_WRITE[6].DREG|q [20]),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[7].DREG|q [20]),
	.datad(\Mux43~12_combout ),
	.cin(gnd),
	.combout(\Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~13 .lut_mask = 16'hF388;
defparam \Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N20
cycloneive_lcell_comb \Mux43~14 (
// Equation(s):
// \Mux43~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux43~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [20]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux43~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [20]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~14 .lut_mask = 16'hBBC0;
defparam \Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y56_N2
cycloneive_lcell_comb \Mux43~15 (
// Equation(s):
// \Mux43~15_combout  = (\Mux43~14_combout  & (((\REG_WRITE[3].DREG|q [20]) # (!\Mux62~2_combout )))) # (!\Mux43~14_combout  & (\REG_WRITE[2].DREG|q [20] & ((\Mux62~2_combout ))))

	.dataa(\REG_WRITE[2].DREG|q [20]),
	.datab(\Mux43~14_combout ),
	.datac(\REG_WRITE[3].DREG|q [20]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~15 .lut_mask = 16'hE2CC;
defparam \Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N30
cycloneive_lcell_comb \Mux43~16 (
// Equation(s):
// \Mux43~16_combout  = (\Mux62~0_combout  & (((\Mux62~1_combout )))) # (!\Mux62~0_combout  & ((\Mux62~1_combout  & (\Mux43~11_combout )) # (!\Mux62~1_combout  & ((\Mux43~15_combout )))))

	.dataa(\Mux62~0_combout ),
	.datab(\Mux43~11_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux43~15_combout ),
	.cin(gnd),
	.combout(\Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~16 .lut_mask = 16'hE5E0;
defparam \Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N30
cycloneive_lcell_comb \Mux43~7 (
// Equation(s):
// \Mux43~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [20]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [20] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [20]),
	.datac(\REG_WRITE[19].DREG|q [20]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~7 .lut_mask = 16'hAAD8;
defparam \Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N14
cycloneive_lcell_comb \Mux43~8 (
// Equation(s):
// \Mux43~8_combout  = (\Mux43~7_combout  & (((\REG_WRITE[31].DREG|q [20]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux43~7_combout  & (\REG_WRITE[27].DREG|q [20] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[27].DREG|q [20]),
	.datab(\Mux43~7_combout ),
	.datac(\REG_WRITE[31].DREG|q [20]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~8 .lut_mask = 16'hE2CC;
defparam \Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N30
cycloneive_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [20]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [20] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [20]),
	.datac(\REG_WRITE[17].DREG|q [20]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~2 .lut_mask = 16'hAAD8;
defparam \Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y57_N22
cycloneive_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = (\Mux43~2_combout  & (((\REG_WRITE[29].DREG|q [20]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux43~2_combout  & (\REG_WRITE[21].DREG|q [20] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux43~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [20]),
	.datac(\REG_WRITE[29].DREG|q [20]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~3 .lut_mask = 16'hE4AA;
defparam \Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N14
cycloneive_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [20])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [20])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [20]),
	.datac(\REG_WRITE[16].DREG|q [20]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~4 .lut_mask = 16'hEE50;
defparam \Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y49_N12
cycloneive_lcell_comb \Mux43~5 (
// Equation(s):
// \Mux43~5_combout  = (\Mux43~4_combout  & (((\REG_WRITE[28].DREG|q [20])) # (!\ctrl_readRegB[2]~input_o ))) # (!\Mux43~4_combout  & (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[20].DREG|q [20]))))

	.dataa(\Mux43~4_combout ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[28].DREG|q [20]),
	.datad(\REG_WRITE[20].DREG|q [20]),
	.cin(gnd),
	.combout(\Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~5 .lut_mask = 16'hE6A2;
defparam \Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N18
cycloneive_lcell_comb \Mux43~6 (
// Equation(s):
// \Mux43~6_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux43~3_combout ) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux43~5_combout  & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux43~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Mux43~5_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~6 .lut_mask = 16'hCCB8;
defparam \Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N22
cycloneive_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [20]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [20] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [20]),
	.datac(\REG_WRITE[18].DREG|q [20]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~0 .lut_mask = 16'hAAD8;
defparam \Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N2
cycloneive_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux43~0_combout  & ((\REG_WRITE[30].DREG|q [20]))) # (!\Mux43~0_combout  & (\REG_WRITE[26].DREG|q [20])))) # (!\ctrl_readRegB[3]~input_o  & (((\Mux43~0_combout ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[26].DREG|q [20]),
	.datac(\REG_WRITE[30].DREG|q [20]),
	.datad(\Mux43~0_combout ),
	.cin(gnd),
	.combout(\Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~1 .lut_mask = 16'hF588;
defparam \Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N28
cycloneive_lcell_comb \Mux43~9 (
// Equation(s):
// \Mux43~9_combout  = (\Mux43~6_combout  & ((\Mux43~8_combout ) # ((!\ctrl_readRegB[1]~input_o )))) # (!\Mux43~6_combout  & (((\Mux43~1_combout  & \ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux43~8_combout ),
	.datab(\Mux43~6_combout ),
	.datac(\Mux43~1_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~9 .lut_mask = 16'hB8CC;
defparam \Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N8
cycloneive_lcell_comb \Mux43~19 (
// Equation(s):
// \Mux43~19_combout  = (\Mux62~0_combout  & ((\Mux43~16_combout  & (\Mux43~18_combout )) # (!\Mux43~16_combout  & ((\Mux43~9_combout ))))) # (!\Mux62~0_combout  & (((\Mux43~16_combout ))))

	.dataa(\Mux62~0_combout ),
	.datab(\Mux43~18_combout ),
	.datac(\Mux43~16_combout ),
	.datad(\Mux43~9_combout ),
	.cin(gnd),
	.combout(\Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~19 .lut_mask = 16'hDAD0;
defparam \Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N10
cycloneive_lcell_comb \Mux42~17 (
// Equation(s):
// \Mux42~17_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\REG_WRITE[14].DREG|q [21])) # (!\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[12].DREG|q [21])))))

	.dataa(\REG_WRITE[14].DREG|q [21]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [21]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~17 .lut_mask = 16'hEE30;
defparam \Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N0
cycloneive_lcell_comb \Mux42~18 (
// Equation(s):
// \Mux42~18_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux42~17_combout  & (\REG_WRITE[15].DREG|q [21])) # (!\Mux42~17_combout  & ((\REG_WRITE[13].DREG|q [21]))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux42~17_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux42~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [21]),
	.datad(\REG_WRITE[13].DREG|q [21]),
	.cin(gnd),
	.combout(\Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~18 .lut_mask = 16'hE6C4;
defparam \Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N30
cycloneive_lcell_comb \Mux42~9 (
// Equation(s):
// \Mux42~9_combout  = (\ctrl_readRegB[3]~input_o  & (\ctrl_readRegB[2]~input_o )) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [21]))) # (!\ctrl_readRegB[2]~input_o  & (\REG_WRITE[19].DREG|q [21]))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [21]),
	.datad(\REG_WRITE[23].DREG|q [21]),
	.cin(gnd),
	.combout(\Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~9 .lut_mask = 16'hDC98;
defparam \Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N30
cycloneive_lcell_comb \Mux42~10 (
// Equation(s):
// \Mux42~10_combout  = (\Mux42~9_combout  & (((\REG_WRITE[31].DREG|q [21]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux42~9_combout  & (\REG_WRITE[27].DREG|q [21] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux42~9_combout ),
	.datab(\REG_WRITE[27].DREG|q [21]),
	.datac(\REG_WRITE[31].DREG|q [21]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~10 .lut_mask = 16'hE4AA;
defparam \Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N6
cycloneive_lcell_comb \Mux42~6 (
// Equation(s):
// \Mux42~6_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [21])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [21])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [21]),
	.datac(\REG_WRITE[16].DREG|q [21]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~6 .lut_mask = 16'hEE50;
defparam \Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N10
cycloneive_lcell_comb \Mux42~7 (
// Equation(s):
// \Mux42~7_combout  = (\Mux42~6_combout  & (((\REG_WRITE[28].DREG|q [21]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux42~6_combout  & (\REG_WRITE[20].DREG|q [21] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[20].DREG|q [21]),
	.datab(\Mux42~6_combout ),
	.datac(\REG_WRITE[28].DREG|q [21]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~7 .lut_mask = 16'hE2CC;
defparam \Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N30
cycloneive_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [21]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [21] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [21]),
	.datac(\REG_WRITE[18].DREG|q [21]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~4 .lut_mask = 16'hAAD8;
defparam \Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N10
cycloneive_lcell_comb \Mux42~5 (
// Equation(s):
// \Mux42~5_combout  = (\Mux42~4_combout  & (((\REG_WRITE[30].DREG|q [21])) # (!\ctrl_readRegB[3]~input_o ))) # (!\Mux42~4_combout  & (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[26].DREG|q [21]))))

	.dataa(\Mux42~4_combout ),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[30].DREG|q [21]),
	.datad(\REG_WRITE[26].DREG|q [21]),
	.cin(gnd),
	.combout(\Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~5 .lut_mask = 16'hE6A2;
defparam \Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N20
cycloneive_lcell_comb \Mux42~8 (
// Equation(s):
// \Mux42~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\Mux42~5_combout ))) # (!\ctrl_readRegB[1]~input_o  & (\Mux42~7_combout ))))

	.dataa(\Mux42~7_combout ),
	.datab(\Mux42~5_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~8 .lut_mask = 16'hFC0A;
defparam \Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y48_N14
cycloneive_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o ) # ((\REG_WRITE[25].DREG|q [21])))) # (!\ctrl_readRegB[3]~input_o  & (!\ctrl_readRegB[2]~input_o  & (\REG_WRITE[17].DREG|q [21])))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [21]),
	.datad(\REG_WRITE[25].DREG|q [21]),
	.cin(gnd),
	.combout(\Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~2 .lut_mask = 16'hBA98;
defparam \Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N10
cycloneive_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = (\Mux42~2_combout  & (((\REG_WRITE[29].DREG|q [21]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux42~2_combout  & (\REG_WRITE[21].DREG|q [21] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux42~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [21]),
	.datac(\REG_WRITE[29].DREG|q [21]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~3 .lut_mask = 16'hE4AA;
defparam \Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N6
cycloneive_lcell_comb \Mux42~11 (
// Equation(s):
// \Mux42~11_combout  = (\Mux42~8_combout  & ((\Mux42~10_combout ) # ((!\ctrl_readRegB[0]~input_o )))) # (!\Mux42~8_combout  & (((\ctrl_readRegB[0]~input_o  & \Mux42~3_combout ))))

	.dataa(\Mux42~10_combout ),
	.datab(\Mux42~8_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\Mux42~3_combout ),
	.cin(gnd),
	.combout(\Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~11 .lut_mask = 16'hBC8C;
defparam \Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y53_N6
cycloneive_lcell_comb \Mux42~12 (
// Equation(s):
// \Mux42~12_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [21]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[4].DREG|q [21] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[6].DREG|q [21]),
	.datac(\REG_WRITE[4].DREG|q [21]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~12 .lut_mask = 16'hAAD8;
defparam \Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y53_N14
cycloneive_lcell_comb \Mux42~13 (
// Equation(s):
// \Mux42~13_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux42~12_combout  & ((\REG_WRITE[7].DREG|q [21]))) # (!\Mux42~12_combout  & (\REG_WRITE[5].DREG|q [21])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux42~12_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[5].DREG|q [21]),
	.datac(\REG_WRITE[7].DREG|q [21]),
	.datad(\Mux42~12_combout ),
	.cin(gnd),
	.combout(\Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~13 .lut_mask = 16'hF588;
defparam \Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N8
cycloneive_lcell_comb \Mux42~14 (
// Equation(s):
// \Mux42~14_combout  = (\Mux62~4_combout  & ((\Mux42~13_combout ) # ((!\Mux62~3_combout )))) # (!\Mux62~4_combout  & (((\REG_WRITE[1].DREG|q [21] & \Mux62~3_combout ))))

	.dataa(\Mux42~13_combout ),
	.datab(\Mux62~4_combout ),
	.datac(\REG_WRITE[1].DREG|q [21]),
	.datad(\Mux62~3_combout ),
	.cin(gnd),
	.combout(\Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~14 .lut_mask = 16'hB8CC;
defparam \Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N18
cycloneive_lcell_comb \Mux42~15 (
// Equation(s):
// \Mux42~15_combout  = (\Mux42~14_combout  & (((\REG_WRITE[3].DREG|q [21]) # (!\Mux62~2_combout )))) # (!\Mux42~14_combout  & (\REG_WRITE[2].DREG|q [21] & ((\Mux62~2_combout ))))

	.dataa(\Mux42~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [21]),
	.datac(\REG_WRITE[3].DREG|q [21]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~15 .lut_mask = 16'hE4AA;
defparam \Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N24
cycloneive_lcell_comb \Mux42~16 (
// Equation(s):
// \Mux42~16_combout  = (\Mux62~0_combout  & ((\Mux42~11_combout ) # ((\Mux62~1_combout )))) # (!\Mux62~0_combout  & (((\Mux42~15_combout  & !\Mux62~1_combout ))))

	.dataa(\Mux42~11_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux42~15_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~16 .lut_mask = 16'hCCB8;
defparam \Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N14
cycloneive_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [21]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[8].DREG|q [21] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [21]),
	.datac(\REG_WRITE[8].DREG|q [21]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~0 .lut_mask = 16'hAAD8;
defparam \Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N30
cycloneive_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux42~0_combout  & (\REG_WRITE[11].DREG|q [21])) # (!\Mux42~0_combout  & ((\REG_WRITE[10].DREG|q [21]))))) # (!\ctrl_readRegB[1]~input_o  & (\Mux42~0_combout ))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux42~0_combout ),
	.datac(\REG_WRITE[11].DREG|q [21]),
	.datad(\REG_WRITE[10].DREG|q [21]),
	.cin(gnd),
	.combout(\Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~1 .lut_mask = 16'hE6C4;
defparam \Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N18
cycloneive_lcell_comb \Mux42~19 (
// Equation(s):
// \Mux42~19_combout  = (\Mux42~16_combout  & ((\Mux42~18_combout ) # ((!\Mux62~1_combout )))) # (!\Mux42~16_combout  & (((\Mux42~1_combout  & \Mux62~1_combout ))))

	.dataa(\Mux42~18_combout ),
	.datab(\Mux42~16_combout ),
	.datac(\Mux42~1_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~19 .lut_mask = 16'hB8CC;
defparam \Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N6
cycloneive_lcell_comb \Mux41~17 (
// Equation(s):
// \Mux41~17_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [22]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[12].DREG|q [22] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [22]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [22]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~17 .lut_mask = 16'hCCB8;
defparam \Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N2
cycloneive_lcell_comb \Mux41~18 (
// Equation(s):
// \Mux41~18_combout  = (\Mux41~17_combout  & (((\REG_WRITE[15].DREG|q [22]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux41~17_combout  & (\REG_WRITE[14].DREG|q [22] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux41~17_combout ),
	.datab(\REG_WRITE[14].DREG|q [22]),
	.datac(\REG_WRITE[15].DREG|q [22]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~18 .lut_mask = 16'hE4AA;
defparam \Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N18
cycloneive_lcell_comb \Mux41~7 (
// Equation(s):
// \Mux41~7_combout  = (\ctrl_readRegB[3]~input_o  & (\ctrl_readRegB[2]~input_o )) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [22]))) # (!\ctrl_readRegB[2]~input_o  & (\REG_WRITE[19].DREG|q [22]))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [22]),
	.datad(\REG_WRITE[23].DREG|q [22]),
	.cin(gnd),
	.combout(\Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~7 .lut_mask = 16'hDC98;
defparam \Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N20
cycloneive_lcell_comb \Mux41~8 (
// Equation(s):
// \Mux41~8_combout  = (\Mux41~7_combout  & (((\REG_WRITE[31].DREG|q [22]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux41~7_combout  & (\REG_WRITE[27].DREG|q [22] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[27].DREG|q [22]),
	.datab(\Mux41~7_combout ),
	.datac(\REG_WRITE[31].DREG|q [22]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~8 .lut_mask = 16'hE2CC;
defparam \Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N14
cycloneive_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[24].DREG|q [22]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[16].DREG|q [22] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [22]),
	.datac(\REG_WRITE[16].DREG|q [22]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~4 .lut_mask = 16'hAAD8;
defparam \Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N18
cycloneive_lcell_comb \Mux41~5 (
// Equation(s):
// \Mux41~5_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux41~4_combout  & ((\REG_WRITE[28].DREG|q [22]))) # (!\Mux41~4_combout  & (\REG_WRITE[20].DREG|q [22])))) # (!\ctrl_readRegB[2]~input_o  & (((\Mux41~4_combout ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[20].DREG|q [22]),
	.datac(\REG_WRITE[28].DREG|q [22]),
	.datad(\Mux41~4_combout ),
	.cin(gnd),
	.combout(\Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~5 .lut_mask = 16'hF588;
defparam \Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N26
cycloneive_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [22]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [22] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [22]),
	.datac(\REG_WRITE[17].DREG|q [22]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~2 .lut_mask = 16'hAAD8;
defparam \Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
cycloneive_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = (\Mux41~2_combout  & (((\REG_WRITE[29].DREG|q [22]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux41~2_combout  & (\REG_WRITE[21].DREG|q [22] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux41~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [22]),
	.datac(\REG_WRITE[29].DREG|q [22]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~3 .lut_mask = 16'hE4AA;
defparam \Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N14
cycloneive_lcell_comb \Mux41~6 (
// Equation(s):
// \Mux41~6_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\Mux41~3_combout ))) # (!\ctrl_readRegB[0]~input_o  & (\Mux41~5_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Mux41~5_combout ),
	.datad(\Mux41~3_combout ),
	.cin(gnd),
	.combout(\Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~6 .lut_mask = 16'hDC98;
defparam \Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N30
cycloneive_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [22]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [22] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [22]),
	.datac(\REG_WRITE[18].DREG|q [22]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~0 .lut_mask = 16'hAAD8;
defparam \Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N22
cycloneive_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = (\Mux41~0_combout  & (((\REG_WRITE[30].DREG|q [22]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux41~0_combout  & (\REG_WRITE[26].DREG|q [22] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux41~0_combout ),
	.datab(\REG_WRITE[26].DREG|q [22]),
	.datac(\REG_WRITE[30].DREG|q [22]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~1 .lut_mask = 16'hE4AA;
defparam \Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N16
cycloneive_lcell_comb \Mux41~9 (
// Equation(s):
// \Mux41~9_combout  = (\Mux41~6_combout  & ((\Mux41~8_combout ) # ((!\ctrl_readRegB[1]~input_o )))) # (!\Mux41~6_combout  & (((\Mux41~1_combout  & \ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux41~8_combout ),
	.datab(\Mux41~6_combout ),
	.datac(\Mux41~1_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~9 .lut_mask = 16'hB8CC;
defparam \Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N6
cycloneive_lcell_comb \Mux41~12 (
// Equation(s):
// \Mux41~12_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [22]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[4].DREG|q [22]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [22]),
	.datad(\REG_WRITE[5].DREG|q [22]),
	.cin(gnd),
	.combout(\Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~12 .lut_mask = 16'hDC98;
defparam \Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N10
cycloneive_lcell_comb \Mux41~13 (
// Equation(s):
// \Mux41~13_combout  = (\Mux41~12_combout  & (((\REG_WRITE[7].DREG|q [22]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux41~12_combout  & (\REG_WRITE[6].DREG|q [22] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux41~12_combout ),
	.datab(\REG_WRITE[6].DREG|q [22]),
	.datac(\REG_WRITE[7].DREG|q [22]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~13 .lut_mask = 16'hE4AA;
defparam \Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N16
cycloneive_lcell_comb \Mux41~14 (
// Equation(s):
// \Mux41~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux41~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [22]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux41~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [22]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~14 .lut_mask = 16'hBBC0;
defparam \Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N8
cycloneive_lcell_comb \Mux41~15 (
// Equation(s):
// \Mux41~15_combout  = (\Mux41~14_combout  & (((\REG_WRITE[3].DREG|q [22]) # (!\Mux62~2_combout )))) # (!\Mux41~14_combout  & (\REG_WRITE[2].DREG|q [22] & ((\Mux62~2_combout ))))

	.dataa(\Mux41~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [22]),
	.datac(\REG_WRITE[3].DREG|q [22]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~15 .lut_mask = 16'hE4AA;
defparam \Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N14
cycloneive_lcell_comb \Mux41~10 (
// Equation(s):
// \Mux41~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[10].DREG|q [22]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[8].DREG|q [22] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\REG_WRITE[10].DREG|q [22]),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [22]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~10 .lut_mask = 16'hCCB8;
defparam \Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N26
cycloneive_lcell_comb \Mux41~11 (
// Equation(s):
// \Mux41~11_combout  = (\Mux41~10_combout  & (((\REG_WRITE[11].DREG|q [22])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux41~10_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [22]))))

	.dataa(\Mux41~10_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[11].DREG|q [22]),
	.datad(\REG_WRITE[9].DREG|q [22]),
	.cin(gnd),
	.combout(\Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~11 .lut_mask = 16'hE6A2;
defparam \Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N18
cycloneive_lcell_comb \Mux41~16 (
// Equation(s):
// \Mux41~16_combout  = (\Mux62~0_combout  & (((\Mux62~1_combout )))) # (!\Mux62~0_combout  & ((\Mux62~1_combout  & ((\Mux41~11_combout ))) # (!\Mux62~1_combout  & (\Mux41~15_combout ))))

	.dataa(\Mux41~15_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux41~11_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~16 .lut_mask = 16'hFC22;
defparam \Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N12
cycloneive_lcell_comb \Mux41~19 (
// Equation(s):
// \Mux41~19_combout  = (\Mux62~0_combout  & ((\Mux41~16_combout  & (\Mux41~18_combout )) # (!\Mux41~16_combout  & ((\Mux41~9_combout ))))) # (!\Mux62~0_combout  & (((\Mux41~16_combout ))))

	.dataa(\Mux41~18_combout ),
	.datab(\Mux41~9_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux41~16_combout ),
	.cin(gnd),
	.combout(\Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~19 .lut_mask = 16'hAFC0;
defparam \Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N20
cycloneive_lcell_comb \Mux40~17 (
// Equation(s):
// \Mux40~17_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[14].DREG|q [23])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [23])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [23]),
	.datad(\REG_WRITE[14].DREG|q [23]),
	.cin(gnd),
	.combout(\Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~17 .lut_mask = 16'hBA98;
defparam \Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N30
cycloneive_lcell_comb \Mux40~18 (
// Equation(s):
// \Mux40~18_combout  = (\Mux40~17_combout  & (((\REG_WRITE[15].DREG|q [23])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux40~17_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [23]))))

	.dataa(\Mux40~17_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [23]),
	.datad(\REG_WRITE[13].DREG|q [23]),
	.cin(gnd),
	.combout(\Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~18 .lut_mask = 16'hE6A2;
defparam \Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N18
cycloneive_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[9].DREG|q [23])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[8].DREG|q [23])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [23]),
	.datac(\REG_WRITE[8].DREG|q [23]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~0 .lut_mask = 16'hEE50;
defparam \Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y56_N8
cycloneive_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux40~0_combout  & ((\REG_WRITE[11].DREG|q [23]))) # (!\Mux40~0_combout  & (\REG_WRITE[10].DREG|q [23])))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux40~0_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[10].DREG|q [23]),
	.datac(\REG_WRITE[11].DREG|q [23]),
	.datad(\Mux40~0_combout ),
	.cin(gnd),
	.combout(\Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~1 .lut_mask = 16'hF588;
defparam \Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N20
cycloneive_lcell_comb \Mux40~12 (
// Equation(s):
// \Mux40~12_combout  = (\ctrl_readRegB[0]~input_o  & (\ctrl_readRegB[1]~input_o )) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [23]))) # (!\ctrl_readRegB[1]~input_o  & (\REG_WRITE[4].DREG|q [23]))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [23]),
	.datad(\REG_WRITE[6].DREG|q [23]),
	.cin(gnd),
	.combout(\Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~12 .lut_mask = 16'hDC98;
defparam \Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N30
cycloneive_lcell_comb \Mux40~13 (
// Equation(s):
// \Mux40~13_combout  = (\Mux40~12_combout  & (((\REG_WRITE[7].DREG|q [23])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux40~12_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [23]))))

	.dataa(\Mux40~12_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[7].DREG|q [23]),
	.datad(\REG_WRITE[5].DREG|q [23]),
	.cin(gnd),
	.combout(\Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~13 .lut_mask = 16'hE6A2;
defparam \Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N28
cycloneive_lcell_comb \Mux40~14 (
// Equation(s):
// \Mux40~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux40~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [23]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux40~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [23]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~14 .lut_mask = 16'hBBC0;
defparam \Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N10
cycloneive_lcell_comb \Mux40~15 (
// Equation(s):
// \Mux40~15_combout  = (\Mux62~2_combout  & ((\Mux40~14_combout  & ((\REG_WRITE[3].DREG|q [23]))) # (!\Mux40~14_combout  & (\REG_WRITE[2].DREG|q [23])))) # (!\Mux62~2_combout  & (((\Mux40~14_combout ))))

	.dataa(\REG_WRITE[2].DREG|q [23]),
	.datab(\Mux62~2_combout ),
	.datac(\REG_WRITE[3].DREG|q [23]),
	.datad(\Mux40~14_combout ),
	.cin(gnd),
	.combout(\Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~15 .lut_mask = 16'hF388;
defparam \Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N26
cycloneive_lcell_comb \Mux40~6 (
// Equation(s):
// \Mux40~6_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[24].DREG|q [23]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[16].DREG|q [23] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [23]),
	.datac(\REG_WRITE[16].DREG|q [23]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~6 .lut_mask = 16'hAAD8;
defparam \Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N14
cycloneive_lcell_comb \Mux40~7 (
// Equation(s):
// \Mux40~7_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux40~6_combout  & ((\REG_WRITE[28].DREG|q [23]))) # (!\Mux40~6_combout  & (\REG_WRITE[20].DREG|q [23])))) # (!\ctrl_readRegB[2]~input_o  & (((\Mux40~6_combout ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[20].DREG|q [23]),
	.datac(\REG_WRITE[28].DREG|q [23]),
	.datad(\Mux40~6_combout ),
	.cin(gnd),
	.combout(\Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~7 .lut_mask = 16'hF588;
defparam \Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N26
cycloneive_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [23]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [23] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [23]),
	.datac(\REG_WRITE[18].DREG|q [23]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~4 .lut_mask = 16'hAAD8;
defparam \Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N10
cycloneive_lcell_comb \Mux40~5 (
// Equation(s):
// \Mux40~5_combout  = (\Mux40~4_combout  & (((\REG_WRITE[30].DREG|q [23]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux40~4_combout  & (\REG_WRITE[26].DREG|q [23] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux40~4_combout ),
	.datab(\REG_WRITE[26].DREG|q [23]),
	.datac(\REG_WRITE[30].DREG|q [23]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~5 .lut_mask = 16'hE4AA;
defparam \Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N12
cycloneive_lcell_comb \Mux40~8 (
// Equation(s):
// \Mux40~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\Mux40~5_combout ))) # (!\ctrl_readRegB[1]~input_o  & (\Mux40~7_combout ))))

	.dataa(\Mux40~7_combout ),
	.datab(\Mux40~5_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~8 .lut_mask = 16'hFC0A;
defparam \Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N6
cycloneive_lcell_comb \Mux40~9 (
// Equation(s):
// \Mux40~9_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [23]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[19].DREG|q [23] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[23].DREG|q [23]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [23]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~9 .lut_mask = 16'hCCB8;
defparam \Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N14
cycloneive_lcell_comb \Mux40~10 (
// Equation(s):
// \Mux40~10_combout  = (\Mux40~9_combout  & (((\REG_WRITE[31].DREG|q [23]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux40~9_combout  & (\REG_WRITE[27].DREG|q [23] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[27].DREG|q [23]),
	.datab(\Mux40~9_combout ),
	.datac(\REG_WRITE[31].DREG|q [23]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~10 .lut_mask = 16'hE2CC;
defparam \Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N6
cycloneive_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [23]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[17].DREG|q [23] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [23]),
	.datac(\REG_WRITE[17].DREG|q [23]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~2 .lut_mask = 16'hAAD8;
defparam \Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N26
cycloneive_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = (\Mux40~2_combout  & (((\REG_WRITE[29].DREG|q [23]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux40~2_combout  & (\REG_WRITE[21].DREG|q [23] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux40~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [23]),
	.datac(\REG_WRITE[29].DREG|q [23]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~3 .lut_mask = 16'hE4AA;
defparam \Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N14
cycloneive_lcell_comb \Mux40~11 (
// Equation(s):
// \Mux40~11_combout  = (\Mux40~8_combout  & (((\Mux40~10_combout )) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux40~8_combout  & (\ctrl_readRegB[0]~input_o  & ((\Mux40~3_combout ))))

	.dataa(\Mux40~8_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Mux40~10_combout ),
	.datad(\Mux40~3_combout ),
	.cin(gnd),
	.combout(\Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~11 .lut_mask = 16'hE6A2;
defparam \Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N8
cycloneive_lcell_comb \Mux40~16 (
// Equation(s):
// \Mux40~16_combout  = (\Mux62~1_combout  & (((\Mux62~0_combout )))) # (!\Mux62~1_combout  & ((\Mux62~0_combout  & ((\Mux40~11_combout ))) # (!\Mux62~0_combout  & (\Mux40~15_combout ))))

	.dataa(\Mux62~1_combout ),
	.datab(\Mux40~15_combout ),
	.datac(\Mux40~11_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~16 .lut_mask = 16'hFA44;
defparam \Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y56_N24
cycloneive_lcell_comb \Mux40~19 (
// Equation(s):
// \Mux40~19_combout  = (\Mux40~16_combout  & ((\Mux40~18_combout ) # ((!\Mux62~1_combout )))) # (!\Mux40~16_combout  & (((\Mux40~1_combout  & \Mux62~1_combout ))))

	.dataa(\Mux40~18_combout ),
	.datab(\Mux40~1_combout ),
	.datac(\Mux40~16_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~19 .lut_mask = 16'hACF0;
defparam \Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N26
cycloneive_lcell_comb \Mux39~7 (
// Equation(s):
// \Mux39~7_combout  = (\ctrl_readRegB[3]~input_o  & (((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & (\REG_WRITE[23].DREG|q [24])) # (!\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[19].DREG|q [24])))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [24]),
	.datac(\REG_WRITE[19].DREG|q [24]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~7 .lut_mask = 16'hEE50;
defparam \Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N18
cycloneive_lcell_comb \Mux39~8 (
// Equation(s):
// \Mux39~8_combout  = (\ctrl_readRegB[3]~input_o  & ((\Mux39~7_combout  & ((\REG_WRITE[31].DREG|q [24]))) # (!\Mux39~7_combout  & (\REG_WRITE[27].DREG|q [24])))) # (!\ctrl_readRegB[3]~input_o  & (((\Mux39~7_combout ))))

	.dataa(\REG_WRITE[27].DREG|q [24]),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[31].DREG|q [24]),
	.datad(\Mux39~7_combout ),
	.cin(gnd),
	.combout(\Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~8 .lut_mask = 16'hF388;
defparam \Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
cycloneive_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[25].DREG|q [24])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[17].DREG|q [24])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [24]),
	.datac(\REG_WRITE[17].DREG|q [24]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~2 .lut_mask = 16'hEE50;
defparam \Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N30
cycloneive_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = (\Mux39~2_combout  & (((\REG_WRITE[29].DREG|q [24])) # (!\ctrl_readRegB[2]~input_o ))) # (!\Mux39~2_combout  & (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[21].DREG|q [24]))))

	.dataa(\Mux39~2_combout ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[29].DREG|q [24]),
	.datad(\REG_WRITE[21].DREG|q [24]),
	.cin(gnd),
	.combout(\Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~3 .lut_mask = 16'hE6A2;
defparam \Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N20
cycloneive_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = (\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o ) # ((\REG_WRITE[24].DREG|q [24])))) # (!\ctrl_readRegB[3]~input_o  & (!\ctrl_readRegB[2]~input_o  & (\REG_WRITE[16].DREG|q [24])))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[16].DREG|q [24]),
	.datad(\REG_WRITE[24].DREG|q [24]),
	.cin(gnd),
	.combout(\Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~4 .lut_mask = 16'hBA98;
defparam \Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N26
cycloneive_lcell_comb \Mux39~5 (
// Equation(s):
// \Mux39~5_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux39~4_combout  & (\REG_WRITE[28].DREG|q [24])) # (!\Mux39~4_combout  & ((\REG_WRITE[20].DREG|q [24]))))) # (!\ctrl_readRegB[2]~input_o  & (\Mux39~4_combout ))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\Mux39~4_combout ),
	.datac(\REG_WRITE[28].DREG|q [24]),
	.datad(\REG_WRITE[20].DREG|q [24]),
	.cin(gnd),
	.combout(\Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~5 .lut_mask = 16'hE6C4;
defparam \Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N24
cycloneive_lcell_comb \Mux39~6 (
// Equation(s):
// \Mux39~6_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\Mux39~3_combout )) # (!\ctrl_readRegB[0]~input_o  & ((\Mux39~5_combout )))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux39~3_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\Mux39~5_combout ),
	.cin(gnd),
	.combout(\Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~6 .lut_mask = 16'hE5E0;
defparam \Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N26
cycloneive_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [24]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [24] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [24]),
	.datac(\REG_WRITE[18].DREG|q [24]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~0 .lut_mask = 16'hAAD8;
defparam \Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N22
cycloneive_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = (\Mux39~0_combout  & (((\REG_WRITE[30].DREG|q [24]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux39~0_combout  & (\REG_WRITE[26].DREG|q [24] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[26].DREG|q [24]),
	.datab(\Mux39~0_combout ),
	.datac(\REG_WRITE[30].DREG|q [24]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~1 .lut_mask = 16'hE2CC;
defparam \Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N26
cycloneive_lcell_comb \Mux39~9 (
// Equation(s):
// \Mux39~9_combout  = (\Mux39~6_combout  & ((\Mux39~8_combout ) # ((!\ctrl_readRegB[1]~input_o )))) # (!\Mux39~6_combout  & (((\Mux39~1_combout  & \ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux39~8_combout ),
	.datab(\Mux39~6_combout ),
	.datac(\Mux39~1_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~9 .lut_mask = 16'hB8CC;
defparam \Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N20
cycloneive_lcell_comb \Mux39~17 (
// Equation(s):
// \Mux39~17_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [24]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[12].DREG|q [24] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [24]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [24]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~17 .lut_mask = 16'hCCB8;
defparam \Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N18
cycloneive_lcell_comb \Mux39~18 (
// Equation(s):
// \Mux39~18_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux39~17_combout  & (\REG_WRITE[15].DREG|q [24])) # (!\Mux39~17_combout  & ((\REG_WRITE[14].DREG|q [24]))))) # (!\ctrl_readRegB[1]~input_o  & (\Mux39~17_combout ))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux39~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [24]),
	.datad(\REG_WRITE[14].DREG|q [24]),
	.cin(gnd),
	.combout(\Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~18 .lut_mask = 16'hE6C4;
defparam \Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N2
cycloneive_lcell_comb \Mux39~12 (
// Equation(s):
// \Mux39~12_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[5].DREG|q [24])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[4].DREG|q [24])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[5].DREG|q [24]),
	.datac(\REG_WRITE[4].DREG|q [24]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~12 .lut_mask = 16'hEE50;
defparam \Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N4
cycloneive_lcell_comb \Mux39~13 (
// Equation(s):
// \Mux39~13_combout  = (\Mux39~12_combout  & (((\REG_WRITE[7].DREG|q [24]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux39~12_combout  & (\REG_WRITE[6].DREG|q [24] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux39~12_combout ),
	.datab(\REG_WRITE[6].DREG|q [24]),
	.datac(\REG_WRITE[7].DREG|q [24]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~13 .lut_mask = 16'hE4AA;
defparam \Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N10
cycloneive_lcell_comb \Mux39~14 (
// Equation(s):
// \Mux39~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux39~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [24]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux39~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [24]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~14 .lut_mask = 16'hBBC0;
defparam \Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N12
cycloneive_lcell_comb \Mux39~15 (
// Equation(s):
// \Mux39~15_combout  = (\Mux39~14_combout  & (((\REG_WRITE[3].DREG|q [24])) # (!\Mux62~2_combout ))) # (!\Mux39~14_combout  & (\Mux62~2_combout  & ((\REG_WRITE[2].DREG|q [24]))))

	.dataa(\Mux39~14_combout ),
	.datab(\Mux62~2_combout ),
	.datac(\REG_WRITE[3].DREG|q [24]),
	.datad(\REG_WRITE[2].DREG|q [24]),
	.cin(gnd),
	.combout(\Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~15 .lut_mask = 16'hE6A2;
defparam \Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N22
cycloneive_lcell_comb \Mux39~10 (
// Equation(s):
// \Mux39~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[10].DREG|q [24])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[8].DREG|q [24])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [24]),
	.datad(\REG_WRITE[10].DREG|q [24]),
	.cin(gnd),
	.combout(\Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~10 .lut_mask = 16'hBA98;
defparam \Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y56_N18
cycloneive_lcell_comb \Mux39~11 (
// Equation(s):
// \Mux39~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux39~10_combout  & ((\REG_WRITE[11].DREG|q [24]))) # (!\Mux39~10_combout  & (\REG_WRITE[9].DREG|q [24])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux39~10_combout ))))

	.dataa(\REG_WRITE[9].DREG|q [24]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[11].DREG|q [24]),
	.datad(\Mux39~10_combout ),
	.cin(gnd),
	.combout(\Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~11 .lut_mask = 16'hF388;
defparam \Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y53_N6
cycloneive_lcell_comb \Mux39~16 (
// Equation(s):
// \Mux39~16_combout  = (\Mux62~0_combout  & (((\Mux62~1_combout )))) # (!\Mux62~0_combout  & ((\Mux62~1_combout  & ((\Mux39~11_combout ))) # (!\Mux62~1_combout  & (\Mux39~15_combout ))))

	.dataa(\Mux62~0_combout ),
	.datab(\Mux39~15_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux39~11_combout ),
	.cin(gnd),
	.combout(\Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~16 .lut_mask = 16'hF4A4;
defparam \Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N4
cycloneive_lcell_comb \Mux39~19 (
// Equation(s):
// \Mux39~19_combout  = (\Mux62~0_combout  & ((\Mux39~16_combout  & ((\Mux39~18_combout ))) # (!\Mux39~16_combout  & (\Mux39~9_combout )))) # (!\Mux62~0_combout  & (((\Mux39~16_combout ))))

	.dataa(\Mux39~9_combout ),
	.datab(\Mux39~18_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux39~16_combout ),
	.cin(gnd),
	.combout(\Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~19 .lut_mask = 16'hCFA0;
defparam \Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N30
cycloneive_lcell_comb \Mux38~12 (
// Equation(s):
// \Mux38~12_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\REG_WRITE[6].DREG|q [25])) # (!\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[4].DREG|q [25])))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[6].DREG|q [25]),
	.datac(\REG_WRITE[4].DREG|q [25]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~12 .lut_mask = 16'hEE50;
defparam \Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N18
cycloneive_lcell_comb \Mux38~13 (
// Equation(s):
// \Mux38~13_combout  = (\Mux38~12_combout  & (((\REG_WRITE[7].DREG|q [25])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux38~12_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [25]))))

	.dataa(\Mux38~12_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[7].DREG|q [25]),
	.datad(\REG_WRITE[5].DREG|q [25]),
	.cin(gnd),
	.combout(\Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~13 .lut_mask = 16'hE6A2;
defparam \Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N0
cycloneive_lcell_comb \Mux38~14 (
// Equation(s):
// \Mux38~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux38~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [25]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux62~3_combout ),
	.datab(\Mux38~13_combout ),
	.datac(\REG_WRITE[1].DREG|q [25]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~14 .lut_mask = 16'hDDA0;
defparam \Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y56_N10
cycloneive_lcell_comb \Mux38~15 (
// Equation(s):
// \Mux38~15_combout  = (\Mux38~14_combout  & (((\REG_WRITE[3].DREG|q [25]) # (!\Mux62~2_combout )))) # (!\Mux38~14_combout  & (\REG_WRITE[2].DREG|q [25] & ((\Mux62~2_combout ))))

	.dataa(\Mux38~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [25]),
	.datac(\REG_WRITE[3].DREG|q [25]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~15 .lut_mask = 16'hE4AA;
defparam \Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N22
cycloneive_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o ) # ((\REG_WRITE[22].DREG|q [25])))) # (!\ctrl_readRegB[2]~input_o  & (!\ctrl_readRegB[3]~input_o  & (\REG_WRITE[18].DREG|q [25])))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[18].DREG|q [25]),
	.datad(\REG_WRITE[22].DREG|q [25]),
	.cin(gnd),
	.combout(\Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~4 .lut_mask = 16'hBA98;
defparam \Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N6
cycloneive_lcell_comb \Mux38~5 (
// Equation(s):
// \Mux38~5_combout  = (\Mux38~4_combout  & (((\REG_WRITE[30].DREG|q [25]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux38~4_combout  & (\REG_WRITE[26].DREG|q [25] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[26].DREG|q [25]),
	.datab(\Mux38~4_combout ),
	.datac(\REG_WRITE[30].DREG|q [25]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~5 .lut_mask = 16'hE2CC;
defparam \Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N8
cycloneive_lcell_comb \Mux38~6 (
// Equation(s):
// \Mux38~6_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [25])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [25])))))

	.dataa(\REG_WRITE[24].DREG|q [25]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[16].DREG|q [25]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~6 .lut_mask = 16'hEE30;
defparam \Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N18
cycloneive_lcell_comb \Mux38~7 (
// Equation(s):
// \Mux38~7_combout  = (\Mux38~6_combout  & (((\REG_WRITE[28].DREG|q [25]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux38~6_combout  & (\REG_WRITE[20].DREG|q [25] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux38~6_combout ),
	.datab(\REG_WRITE[20].DREG|q [25]),
	.datac(\REG_WRITE[28].DREG|q [25]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~7 .lut_mask = 16'hE4AA;
defparam \Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N10
cycloneive_lcell_comb \Mux38~8 (
// Equation(s):
// \Mux38~8_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux38~5_combout ) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux38~7_combout  & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\Mux38~5_combout ),
	.datab(\Mux38~7_combout ),
	.datac(\ctrl_readRegB[1]~input_o ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~8 .lut_mask = 16'hF0AC;
defparam \Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N22
cycloneive_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[25].DREG|q [25])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[17].DREG|q [25])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [25]),
	.datac(\REG_WRITE[17].DREG|q [25]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~2 .lut_mask = 16'hEE50;
defparam \Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N18
cycloneive_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux38~2_combout  & (\REG_WRITE[29].DREG|q [25])) # (!\Mux38~2_combout  & ((\REG_WRITE[21].DREG|q [25]))))) # (!\ctrl_readRegB[2]~input_o  & (\Mux38~2_combout ))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\Mux38~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [25]),
	.datad(\REG_WRITE[21].DREG|q [25]),
	.cin(gnd),
	.combout(\Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~3 .lut_mask = 16'hE6C4;
defparam \Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N30
cycloneive_lcell_comb \Mux38~9 (
// Equation(s):
// \Mux38~9_combout  = (\ctrl_readRegB[3]~input_o  & (\ctrl_readRegB[2]~input_o )) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[23].DREG|q [25]))) # (!\ctrl_readRegB[2]~input_o  & (\REG_WRITE[19].DREG|q [25]))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[19].DREG|q [25]),
	.datad(\REG_WRITE[23].DREG|q [25]),
	.cin(gnd),
	.combout(\Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~9 .lut_mask = 16'hDC98;
defparam \Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N10
cycloneive_lcell_comb \Mux38~10 (
// Equation(s):
// \Mux38~10_combout  = (\Mux38~9_combout  & (((\REG_WRITE[31].DREG|q [25]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux38~9_combout  & (\REG_WRITE[27].DREG|q [25] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux38~9_combout ),
	.datab(\REG_WRITE[27].DREG|q [25]),
	.datac(\REG_WRITE[31].DREG|q [25]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~10 .lut_mask = 16'hE4AA;
defparam \Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N28
cycloneive_lcell_comb \Mux38~11 (
// Equation(s):
// \Mux38~11_combout  = (\Mux38~8_combout  & (((\Mux38~10_combout ) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux38~8_combout  & (\Mux38~3_combout  & ((\ctrl_readRegB[0]~input_o ))))

	.dataa(\Mux38~8_combout ),
	.datab(\Mux38~3_combout ),
	.datac(\Mux38~10_combout ),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~11 .lut_mask = 16'hE4AA;
defparam \Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N30
cycloneive_lcell_comb \Mux38~16 (
// Equation(s):
// \Mux38~16_combout  = (\Mux62~0_combout  & (((\Mux38~11_combout ) # (\Mux62~1_combout )))) # (!\Mux62~0_combout  & (\Mux38~15_combout  & ((!\Mux62~1_combout ))))

	.dataa(\Mux38~15_combout ),
	.datab(\Mux38~11_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~16 .lut_mask = 16'hF0CA;
defparam \Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N16
cycloneive_lcell_comb \Mux38~17 (
// Equation(s):
// \Mux38~17_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\REG_WRITE[14].DREG|q [25])) # (!\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[12].DREG|q [25])))))

	.dataa(\REG_WRITE[14].DREG|q [25]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [25]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~17 .lut_mask = 16'hEE30;
defparam \Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N2
cycloneive_lcell_comb \Mux38~18 (
// Equation(s):
// \Mux38~18_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux38~17_combout  & ((\REG_WRITE[15].DREG|q [25]))) # (!\Mux38~17_combout  & (\REG_WRITE[13].DREG|q [25])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux38~17_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[13].DREG|q [25]),
	.datac(\REG_WRITE[15].DREG|q [25]),
	.datad(\Mux38~17_combout ),
	.cin(gnd),
	.combout(\Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~18 .lut_mask = 16'hF588;
defparam \Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N2
cycloneive_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & (\REG_WRITE[9].DREG|q [25])) # (!\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[8].DREG|q [25])))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [25]),
	.datac(\REG_WRITE[8].DREG|q [25]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~0 .lut_mask = 16'hEE50;
defparam \Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y56_N20
cycloneive_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux38~0_combout  & ((\REG_WRITE[11].DREG|q [25]))) # (!\Mux38~0_combout  & (\REG_WRITE[10].DREG|q [25])))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux38~0_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[10].DREG|q [25]),
	.datac(\REG_WRITE[11].DREG|q [25]),
	.datad(\Mux38~0_combout ),
	.cin(gnd),
	.combout(\Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~1 .lut_mask = 16'hF588;
defparam \Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N8
cycloneive_lcell_comb \Mux38~19 (
// Equation(s):
// \Mux38~19_combout  = (\Mux38~16_combout  & ((\Mux38~18_combout ) # ((!\Mux62~1_combout )))) # (!\Mux38~16_combout  & (((\Mux38~1_combout  & \Mux62~1_combout ))))

	.dataa(\Mux38~16_combout ),
	.datab(\Mux38~18_combout ),
	.datac(\Mux38~1_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~19 .lut_mask = 16'hD8AA;
defparam \Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N16
cycloneive_lcell_comb \Mux37~10 (
// Equation(s):
// \Mux37~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[10].DREG|q [26])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[8].DREG|q [26])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [26]),
	.datad(\REG_WRITE[10].DREG|q [26]),
	.cin(gnd),
	.combout(\Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~10 .lut_mask = 16'hBA98;
defparam \Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
cycloneive_lcell_comb \Mux37~11 (
// Equation(s):
// \Mux37~11_combout  = (\Mux37~10_combout  & (((\REG_WRITE[11].DREG|q [26])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux37~10_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [26]))))

	.dataa(\Mux37~10_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[11].DREG|q [26]),
	.datad(\REG_WRITE[9].DREG|q [26]),
	.cin(gnd),
	.combout(\Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~11 .lut_mask = 16'hE6A2;
defparam \Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N10
cycloneive_lcell_comb \Mux37~12 (
// Equation(s):
// \Mux37~12_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [26]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[4].DREG|q [26] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[5].DREG|q [26]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [26]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~12 .lut_mask = 16'hCCB8;
defparam \Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N14
cycloneive_lcell_comb \Mux37~13 (
// Equation(s):
// \Mux37~13_combout  = (\Mux37~12_combout  & (((\REG_WRITE[7].DREG|q [26]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux37~12_combout  & (\REG_WRITE[6].DREG|q [26] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[6].DREG|q [26]),
	.datab(\Mux37~12_combout ),
	.datac(\REG_WRITE[7].DREG|q [26]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~13 .lut_mask = 16'hE2CC;
defparam \Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N12
cycloneive_lcell_comb \Mux37~14 (
// Equation(s):
// \Mux37~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux37~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [26]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux37~13_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [26]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~14 .lut_mask = 16'hBBC0;
defparam \Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y56_N30
cycloneive_lcell_comb \Mux37~15 (
// Equation(s):
// \Mux37~15_combout  = (\Mux37~14_combout  & (((\REG_WRITE[3].DREG|q [26]) # (!\Mux62~2_combout )))) # (!\Mux37~14_combout  & (\REG_WRITE[2].DREG|q [26] & ((\Mux62~2_combout ))))

	.dataa(\Mux37~14_combout ),
	.datab(\REG_WRITE[2].DREG|q [26]),
	.datac(\REG_WRITE[3].DREG|q [26]),
	.datad(\Mux62~2_combout ),
	.cin(gnd),
	.combout(\Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~15 .lut_mask = 16'hE4AA;
defparam \Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N12
cycloneive_lcell_comb \Mux37~16 (
// Equation(s):
// \Mux37~16_combout  = (\Mux62~0_combout  & (((\Mux62~1_combout )))) # (!\Mux62~0_combout  & ((\Mux62~1_combout  & (\Mux37~11_combout )) # (!\Mux62~1_combout  & ((\Mux37~15_combout )))))

	.dataa(\Mux37~11_combout ),
	.datab(\Mux37~15_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~16 .lut_mask = 16'hFA0C;
defparam \Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N28
cycloneive_lcell_comb \Mux37~17 (
// Equation(s):
// \Mux37~17_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [26]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[12].DREG|q [26] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[13].DREG|q [26]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [26]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~17 .lut_mask = 16'hCCB8;
defparam \Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y53_N0
cycloneive_lcell_comb \Mux37~18 (
// Equation(s):
// \Mux37~18_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux37~17_combout  & ((\REG_WRITE[15].DREG|q [26]))) # (!\Mux37~17_combout  & (\REG_WRITE[14].DREG|q [26])))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux37~17_combout ))))

	.dataa(\REG_WRITE[14].DREG|q [26]),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [26]),
	.datad(\Mux37~17_combout ),
	.cin(gnd),
	.combout(\Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~18 .lut_mask = 16'hF388;
defparam \Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N18
cycloneive_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [26]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [26] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [26]),
	.datac(\REG_WRITE[18].DREG|q [26]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~0 .lut_mask = 16'hAAD8;
defparam \Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N18
cycloneive_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = (\Mux37~0_combout  & (((\REG_WRITE[30].DREG|q [26]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux37~0_combout  & (\REG_WRITE[26].DREG|q [26] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux37~0_combout ),
	.datab(\REG_WRITE[26].DREG|q [26]),
	.datac(\REG_WRITE[30].DREG|q [26]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~1 .lut_mask = 16'hE4AA;
defparam \Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N2
cycloneive_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[25].DREG|q [26])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[17].DREG|q [26])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [26]),
	.datac(\REG_WRITE[17].DREG|q [26]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~2 .lut_mask = 16'hEE50;
defparam \Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N18
cycloneive_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = (\Mux37~2_combout  & (((\REG_WRITE[29].DREG|q [26]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux37~2_combout  & (\REG_WRITE[21].DREG|q [26] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\REG_WRITE[21].DREG|q [26]),
	.datab(\Mux37~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [26]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~3 .lut_mask = 16'hE2CC;
defparam \Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N12
cycloneive_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[24].DREG|q [26]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[16].DREG|q [26] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [26]),
	.datac(\REG_WRITE[16].DREG|q [26]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~4 .lut_mask = 16'hAAD8;
defparam \Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N22
cycloneive_lcell_comb \Mux37~5 (
// Equation(s):
// \Mux37~5_combout  = (\Mux37~4_combout  & (((\REG_WRITE[28].DREG|q [26]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux37~4_combout  & (\REG_WRITE[20].DREG|q [26] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux37~4_combout ),
	.datab(\REG_WRITE[20].DREG|q [26]),
	.datac(\REG_WRITE[28].DREG|q [26]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~5 .lut_mask = 16'hE4AA;
defparam \Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N0
cycloneive_lcell_comb \Mux37~6 (
// Equation(s):
// \Mux37~6_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux37~3_combout ) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux37~5_combout  & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux37~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\Mux37~5_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~6 .lut_mask = 16'hCCB8;
defparam \Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N10
cycloneive_lcell_comb \Mux37~7 (
// Equation(s):
// \Mux37~7_combout  = (\ctrl_readRegB[3]~input_o  & (((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & (\REG_WRITE[23].DREG|q [26])) # (!\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[19].DREG|q [26])))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [26]),
	.datac(\REG_WRITE[19].DREG|q [26]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~7 .lut_mask = 16'hEE50;
defparam \Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N22
cycloneive_lcell_comb \Mux37~8 (
// Equation(s):
// \Mux37~8_combout  = (\Mux37~7_combout  & (((\REG_WRITE[31].DREG|q [26]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux37~7_combout  & (\REG_WRITE[27].DREG|q [26] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux37~7_combout ),
	.datab(\REG_WRITE[27].DREG|q [26]),
	.datac(\REG_WRITE[31].DREG|q [26]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~8 .lut_mask = 16'hE4AA;
defparam \Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N10
cycloneive_lcell_comb \Mux37~9 (
// Equation(s):
// \Mux37~9_combout  = (\Mux37~6_combout  & (((\Mux37~8_combout ) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux37~6_combout  & (\Mux37~1_combout  & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux37~1_combout ),
	.datab(\Mux37~6_combout ),
	.datac(\Mux37~8_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~9 .lut_mask = 16'hE2CC;
defparam \Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N6
cycloneive_lcell_comb \Mux37~19 (
// Equation(s):
// \Mux37~19_combout  = (\Mux37~16_combout  & (((\Mux37~18_combout )) # (!\Mux62~0_combout ))) # (!\Mux37~16_combout  & (\Mux62~0_combout  & ((\Mux37~9_combout ))))

	.dataa(\Mux37~16_combout ),
	.datab(\Mux62~0_combout ),
	.datac(\Mux37~18_combout ),
	.datad(\Mux37~9_combout ),
	.cin(gnd),
	.combout(\Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~19 .lut_mask = 16'hE6A2;
defparam \Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y55_N24
cycloneive_lcell_comb \Mux36~12 (
// Equation(s):
// \Mux36~12_combout  = (\ctrl_readRegB[0]~input_o  & (\ctrl_readRegB[1]~input_o )) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [27]))) # (!\ctrl_readRegB[1]~input_o  & (\REG_WRITE[4].DREG|q [27]))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [27]),
	.datad(\REG_WRITE[6].DREG|q [27]),
	.cin(gnd),
	.combout(\Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~12 .lut_mask = 16'hDC98;
defparam \Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N16
cycloneive_lcell_comb \Mux36~13 (
// Equation(s):
// \Mux36~13_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux36~12_combout  & ((\REG_WRITE[7].DREG|q [27]))) # (!\Mux36~12_combout  & (\REG_WRITE[5].DREG|q [27])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux36~12_combout ))))

	.dataa(\REG_WRITE[5].DREG|q [27]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[7].DREG|q [27]),
	.datad(\Mux36~12_combout ),
	.cin(gnd),
	.combout(\Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~13 .lut_mask = 16'hF388;
defparam \Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N22
cycloneive_lcell_comb \Mux36~14 (
// Equation(s):
// \Mux36~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux36~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [27]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux62~3_combout ),
	.datab(\Mux36~13_combout ),
	.datac(\REG_WRITE[1].DREG|q [27]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~14 .lut_mask = 16'hDDA0;
defparam \Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N24
cycloneive_lcell_comb \Mux36~15 (
// Equation(s):
// \Mux36~15_combout  = (\Mux36~14_combout  & (((\REG_WRITE[3].DREG|q [27])) # (!\Mux62~2_combout ))) # (!\Mux36~14_combout  & (\Mux62~2_combout  & ((\REG_WRITE[2].DREG|q [27]))))

	.dataa(\Mux36~14_combout ),
	.datab(\Mux62~2_combout ),
	.datac(\REG_WRITE[3].DREG|q [27]),
	.datad(\REG_WRITE[2].DREG|q [27]),
	.cin(gnd),
	.combout(\Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~15 .lut_mask = 16'hE6A2;
defparam \Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N24
cycloneive_lcell_comb \Mux36~6 (
// Equation(s):
// \Mux36~6_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [27])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [27])))))

	.dataa(\REG_WRITE[24].DREG|q [27]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[16].DREG|q [27]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~6 .lut_mask = 16'hEE30;
defparam \Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N26
cycloneive_lcell_comb \Mux36~7 (
// Equation(s):
// \Mux36~7_combout  = (\Mux36~6_combout  & (((\REG_WRITE[28].DREG|q [27])) # (!\ctrl_readRegB[2]~input_o ))) # (!\Mux36~6_combout  & (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[20].DREG|q [27]))))

	.dataa(\Mux36~6_combout ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[28].DREG|q [27]),
	.datad(\REG_WRITE[20].DREG|q [27]),
	.cin(gnd),
	.combout(\Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~7 .lut_mask = 16'hE6A2;
defparam \Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N14
cycloneive_lcell_comb \Mux36~4 (
// Equation(s):
// \Mux36~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [27]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [27] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [27]),
	.datac(\REG_WRITE[18].DREG|q [27]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~4 .lut_mask = 16'hAAD8;
defparam \Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N26
cycloneive_lcell_comb \Mux36~5 (
// Equation(s):
// \Mux36~5_combout  = (\Mux36~4_combout  & (((\REG_WRITE[30].DREG|q [27]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux36~4_combout  & (\REG_WRITE[26].DREG|q [27] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux36~4_combout ),
	.datab(\REG_WRITE[26].DREG|q [27]),
	.datac(\REG_WRITE[30].DREG|q [27]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~5 .lut_mask = 16'hE4AA;
defparam \Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N4
cycloneive_lcell_comb \Mux36~8 (
// Equation(s):
// \Mux36~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & ((\Mux36~5_combout ))) # (!\ctrl_readRegB[1]~input_o  & (\Mux36~7_combout ))))

	.dataa(\Mux36~7_combout ),
	.datab(\Mux36~5_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~8 .lut_mask = 16'hFC0A;
defparam \Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N22
cycloneive_lcell_comb \Mux36~9 (
// Equation(s):
// \Mux36~9_combout  = (\ctrl_readRegB[3]~input_o  & (((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & (\REG_WRITE[23].DREG|q [27])) # (!\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[19].DREG|q [27])))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [27]),
	.datac(\REG_WRITE[19].DREG|q [27]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~9 .lut_mask = 16'hEE50;
defparam \Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N18
cycloneive_lcell_comb \Mux36~10 (
// Equation(s):
// \Mux36~10_combout  = (\Mux36~9_combout  & (((\REG_WRITE[31].DREG|q [27]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux36~9_combout  & (\REG_WRITE[27].DREG|q [27] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[27].DREG|q [27]),
	.datab(\Mux36~9_combout ),
	.datac(\REG_WRITE[31].DREG|q [27]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~10 .lut_mask = 16'hE2CC;
defparam \Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N14
cycloneive_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = (\ctrl_readRegB[2]~input_o  & (\ctrl_readRegB[3]~input_o )) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[25].DREG|q [27]))) # (!\ctrl_readRegB[3]~input_o  & (\REG_WRITE[17].DREG|q [27]))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[17].DREG|q [27]),
	.datad(\REG_WRITE[25].DREG|q [27]),
	.cin(gnd),
	.combout(\Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~2 .lut_mask = 16'hDC98;
defparam \Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N22
cycloneive_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = (\Mux36~2_combout  & (((\REG_WRITE[29].DREG|q [27]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux36~2_combout  & (\REG_WRITE[21].DREG|q [27] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux36~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [27]),
	.datac(\REG_WRITE[29].DREG|q [27]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~3 .lut_mask = 16'hE4AA;
defparam \Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N14
cycloneive_lcell_comb \Mux36~11 (
// Equation(s):
// \Mux36~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux36~8_combout  & (\Mux36~10_combout )) # (!\Mux36~8_combout  & ((\Mux36~3_combout ))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux36~8_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux36~8_combout ),
	.datac(\Mux36~10_combout ),
	.datad(\Mux36~3_combout ),
	.cin(gnd),
	.combout(\Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~11 .lut_mask = 16'hE6C4;
defparam \Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N24
cycloneive_lcell_comb \Mux36~16 (
// Equation(s):
// \Mux36~16_combout  = (\Mux62~0_combout  & (((\Mux36~11_combout ) # (\Mux62~1_combout )))) # (!\Mux62~0_combout  & (\Mux36~15_combout  & ((!\Mux62~1_combout ))))

	.dataa(\Mux36~15_combout ),
	.datab(\Mux36~11_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~16 .lut_mask = 16'hF0CA;
defparam \Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N0
cycloneive_lcell_comb \Mux36~17 (
// Equation(s):
// \Mux36~17_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\REG_WRITE[14].DREG|q [27])) # (!\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[12].DREG|q [27])))))

	.dataa(\REG_WRITE[14].DREG|q [27]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [27]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~17 .lut_mask = 16'hEE30;
defparam \Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N26
cycloneive_lcell_comb \Mux36~18 (
// Equation(s):
// \Mux36~18_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux36~17_combout  & (\REG_WRITE[15].DREG|q [27])) # (!\Mux36~17_combout  & ((\REG_WRITE[13].DREG|q [27]))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux36~17_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux36~17_combout ),
	.datac(\REG_WRITE[15].DREG|q [27]),
	.datad(\REG_WRITE[13].DREG|q [27]),
	.cin(gnd),
	.combout(\Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~18 .lut_mask = 16'hE6C4;
defparam \Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N28
cycloneive_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [27]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[8].DREG|q [27]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [27]),
	.datad(\REG_WRITE[9].DREG|q [27]),
	.cin(gnd),
	.combout(\Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~0 .lut_mask = 16'hDC98;
defparam \Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N0
cycloneive_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = (\Mux36~0_combout  & (((\REG_WRITE[11].DREG|q [27]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux36~0_combout  & (\REG_WRITE[10].DREG|q [27] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux36~0_combout ),
	.datab(\REG_WRITE[10].DREG|q [27]),
	.datac(\REG_WRITE[11].DREG|q [27]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~1 .lut_mask = 16'hE4AA;
defparam \Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N2
cycloneive_lcell_comb \Mux36~19 (
// Equation(s):
// \Mux36~19_combout  = (\Mux62~1_combout  & ((\Mux36~16_combout  & (\Mux36~18_combout )) # (!\Mux36~16_combout  & ((\Mux36~1_combout ))))) # (!\Mux62~1_combout  & (\Mux36~16_combout ))

	.dataa(\Mux62~1_combout ),
	.datab(\Mux36~16_combout ),
	.datac(\Mux36~18_combout ),
	.datad(\Mux36~1_combout ),
	.cin(gnd),
	.combout(\Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~19 .lut_mask = 16'hE6C4;
defparam \Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N0
cycloneive_lcell_comb \Mux35~12 (
// Equation(s):
// \Mux35~12_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [28]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[4].DREG|q [28]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [28]),
	.datad(\REG_WRITE[5].DREG|q [28]),
	.cin(gnd),
	.combout(\Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~12 .lut_mask = 16'hDC98;
defparam \Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N20
cycloneive_lcell_comb \Mux35~13 (
// Equation(s):
// \Mux35~13_combout  = (\Mux35~12_combout  & (((\REG_WRITE[7].DREG|q [28]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux35~12_combout  & (\REG_WRITE[6].DREG|q [28] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux35~12_combout ),
	.datab(\REG_WRITE[6].DREG|q [28]),
	.datac(\REG_WRITE[7].DREG|q [28]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~13 .lut_mask = 16'hE4AA;
defparam \Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y57_N2
cycloneive_lcell_comb \Mux35~14 (
// Equation(s):
// \Mux35~14_combout  = (\Mux62~4_combout  & (((\Mux35~13_combout )) # (!\Mux62~3_combout ))) # (!\Mux62~4_combout  & (\Mux62~3_combout  & (\REG_WRITE[1].DREG|q [28])))

	.dataa(\Mux62~4_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [28]),
	.datad(\Mux35~13_combout ),
	.cin(gnd),
	.combout(\Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~14 .lut_mask = 16'hEA62;
defparam \Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N14
cycloneive_lcell_comb \Mux35~15 (
// Equation(s):
// \Mux35~15_combout  = (\Mux62~2_combout  & ((\Mux35~14_combout  & ((\REG_WRITE[3].DREG|q [28]))) # (!\Mux35~14_combout  & (\REG_WRITE[2].DREG|q [28])))) # (!\Mux62~2_combout  & (((\Mux35~14_combout ))))

	.dataa(\REG_WRITE[2].DREG|q [28]),
	.datab(\Mux62~2_combout ),
	.datac(\REG_WRITE[3].DREG|q [28]),
	.datad(\Mux35~14_combout ),
	.cin(gnd),
	.combout(\Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~15 .lut_mask = 16'hF388;
defparam \Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N8
cycloneive_lcell_comb \Mux35~10 (
// Equation(s):
// \Mux35~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[10].DREG|q [28])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[8].DREG|q [28])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [28]),
	.datad(\REG_WRITE[10].DREG|q [28]),
	.cin(gnd),
	.combout(\Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~10 .lut_mask = 16'hBA98;
defparam \Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N12
cycloneive_lcell_comb \Mux35~11 (
// Equation(s):
// \Mux35~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux35~10_combout  & (\REG_WRITE[11].DREG|q [28])) # (!\Mux35~10_combout  & ((\REG_WRITE[9].DREG|q [28]))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux35~10_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux35~10_combout ),
	.datac(\REG_WRITE[11].DREG|q [28]),
	.datad(\REG_WRITE[9].DREG|q [28]),
	.cin(gnd),
	.combout(\Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~11 .lut_mask = 16'hE6C4;
defparam \Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N20
cycloneive_lcell_comb \Mux35~16 (
// Equation(s):
// \Mux35~16_combout  = (\Mux62~0_combout  & (\Mux62~1_combout )) # (!\Mux62~0_combout  & ((\Mux62~1_combout  & ((\Mux35~11_combout ))) # (!\Mux62~1_combout  & (\Mux35~15_combout ))))

	.dataa(\Mux62~0_combout ),
	.datab(\Mux62~1_combout ),
	.datac(\Mux35~15_combout ),
	.datad(\Mux35~11_combout ),
	.cin(gnd),
	.combout(\Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~16 .lut_mask = 16'hDC98;
defparam \Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N28
cycloneive_lcell_comb \Mux35~17 (
// Equation(s):
// \Mux35~17_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [28]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [28]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [28]),
	.datad(\REG_WRITE[13].DREG|q [28]),
	.cin(gnd),
	.combout(\Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~17 .lut_mask = 16'hDC98;
defparam \Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N30
cycloneive_lcell_comb \Mux35~18 (
// Equation(s):
// \Mux35~18_combout  = (\Mux35~17_combout  & (((\REG_WRITE[15].DREG|q [28]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux35~17_combout  & (\REG_WRITE[14].DREG|q [28] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux35~17_combout ),
	.datab(\REG_WRITE[14].DREG|q [28]),
	.datac(\REG_WRITE[15].DREG|q [28]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~18 .lut_mask = 16'hE4AA;
defparam \Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N10
cycloneive_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [28]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [28] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [28]),
	.datac(\REG_WRITE[18].DREG|q [28]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~0 .lut_mask = 16'hAAD8;
defparam \Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N0
cycloneive_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = (\Mux35~0_combout  & (((\REG_WRITE[30].DREG|q [28])) # (!\ctrl_readRegB[3]~input_o ))) # (!\Mux35~0_combout  & (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[26].DREG|q [28]))))

	.dataa(\Mux35~0_combout ),
	.datab(\ctrl_readRegB[3]~input_o ),
	.datac(\REG_WRITE[30].DREG|q [28]),
	.datad(\REG_WRITE[26].DREG|q [28]),
	.cin(gnd),
	.combout(\Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~1 .lut_mask = 16'hE6A2;
defparam \Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N2
cycloneive_lcell_comb \Mux35~7 (
// Equation(s):
// \Mux35~7_combout  = (\ctrl_readRegB[3]~input_o  & (((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & (\REG_WRITE[23].DREG|q [28])) # (!\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[19].DREG|q [28])))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [28]),
	.datac(\REG_WRITE[19].DREG|q [28]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~7 .lut_mask = 16'hEE50;
defparam \Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N24
cycloneive_lcell_comb \Mux35~8 (
// Equation(s):
// \Mux35~8_combout  = (\Mux35~7_combout  & (((\REG_WRITE[31].DREG|q [28]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux35~7_combout  & (\REG_WRITE[27].DREG|q [28] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[27].DREG|q [28]),
	.datab(\Mux35~7_combout ),
	.datac(\REG_WRITE[31].DREG|q [28]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~8 .lut_mask = 16'hE2CC;
defparam \Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
cycloneive_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[25].DREG|q [28])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[17].DREG|q [28])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [28]),
	.datac(\REG_WRITE[17].DREG|q [28]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~2 .lut_mask = 16'hEE50;
defparam \Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N2
cycloneive_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = (\Mux35~2_combout  & (((\REG_WRITE[29].DREG|q [28]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux35~2_combout  & (\REG_WRITE[21].DREG|q [28] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux35~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [28]),
	.datac(\REG_WRITE[29].DREG|q [28]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~3 .lut_mask = 16'hE4AA;
defparam \Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N4
cycloneive_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [28])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [28])))))

	.dataa(\REG_WRITE[24].DREG|q [28]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[16].DREG|q [28]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~4 .lut_mask = 16'hEE30;
defparam \Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N14
cycloneive_lcell_comb \Mux35~5 (
// Equation(s):
// \Mux35~5_combout  = (\Mux35~4_combout  & (((\REG_WRITE[28].DREG|q [28])) # (!\ctrl_readRegB[2]~input_o ))) # (!\Mux35~4_combout  & (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[20].DREG|q [28]))))

	.dataa(\Mux35~4_combout ),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[28].DREG|q [28]),
	.datad(\REG_WRITE[20].DREG|q [28]),
	.cin(gnd),
	.combout(\Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~5 .lut_mask = 16'hE6A2;
defparam \Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N2
cycloneive_lcell_comb \Mux35~6 (
// Equation(s):
// \Mux35~6_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux35~3_combout ) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((!\ctrl_readRegB[1]~input_o  & \Mux35~5_combout ))))

	.dataa(\Mux35~3_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\ctrl_readRegB[1]~input_o ),
	.datad(\Mux35~5_combout ),
	.cin(gnd),
	.combout(\Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~6 .lut_mask = 16'hCBC8;
defparam \Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N12
cycloneive_lcell_comb \Mux35~9 (
// Equation(s):
// \Mux35~9_combout  = (\ctrl_readRegB[1]~input_o  & ((\Mux35~6_combout  & ((\Mux35~8_combout ))) # (!\Mux35~6_combout  & (\Mux35~1_combout )))) # (!\ctrl_readRegB[1]~input_o  & (((\Mux35~6_combout ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\Mux35~1_combout ),
	.datac(\Mux35~8_combout ),
	.datad(\Mux35~6_combout ),
	.cin(gnd),
	.combout(\Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~9 .lut_mask = 16'hF588;
defparam \Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N6
cycloneive_lcell_comb \Mux35~19 (
// Equation(s):
// \Mux35~19_combout  = (\Mux62~0_combout  & ((\Mux35~16_combout  & (\Mux35~18_combout )) # (!\Mux35~16_combout  & ((\Mux35~9_combout ))))) # (!\Mux62~0_combout  & (\Mux35~16_combout ))

	.dataa(\Mux62~0_combout ),
	.datab(\Mux35~16_combout ),
	.datac(\Mux35~18_combout ),
	.datad(\Mux35~9_combout ),
	.cin(gnd),
	.combout(\Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~19 .lut_mask = 16'hE6C4;
defparam \Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N6
cycloneive_lcell_comb \Mux34~9 (
// Equation(s):
// \Mux34~9_combout  = (\ctrl_readRegB[3]~input_o  & (((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & (\REG_WRITE[23].DREG|q [29])) # (!\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[19].DREG|q [29])))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [29]),
	.datac(\REG_WRITE[19].DREG|q [29]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~9 .lut_mask = 16'hEE50;
defparam \Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N20
cycloneive_lcell_comb \Mux34~10 (
// Equation(s):
// \Mux34~10_combout  = (\Mux34~9_combout  & (((\REG_WRITE[31].DREG|q [29]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux34~9_combout  & (\REG_WRITE[27].DREG|q [29] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux34~9_combout ),
	.datab(\REG_WRITE[27].DREG|q [29]),
	.datac(\REG_WRITE[31].DREG|q [29]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~10 .lut_mask = 16'hE4AA;
defparam \Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N30
cycloneive_lcell_comb \Mux34~4 (
// Equation(s):
// \Mux34~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [29]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [29] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [29]),
	.datac(\REG_WRITE[18].DREG|q [29]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~4 .lut_mask = 16'hAAD8;
defparam \Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N12
cycloneive_lcell_comb \Mux34~5 (
// Equation(s):
// \Mux34~5_combout  = (\Mux34~4_combout  & (((\REG_WRITE[30].DREG|q [29]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux34~4_combout  & (\REG_WRITE[26].DREG|q [29] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[26].DREG|q [29]),
	.datab(\Mux34~4_combout ),
	.datac(\REG_WRITE[30].DREG|q [29]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~5 .lut_mask = 16'hE2CC;
defparam \Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N16
cycloneive_lcell_comb \Mux34~6 (
// Equation(s):
// \Mux34~6_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [29])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [29])))))

	.dataa(\REG_WRITE[24].DREG|q [29]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[16].DREG|q [29]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~6 .lut_mask = 16'hEE30;
defparam \Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N10
cycloneive_lcell_comb \Mux34~7 (
// Equation(s):
// \Mux34~7_combout  = (\Mux34~6_combout  & (((\REG_WRITE[28].DREG|q [29]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux34~6_combout  & (\REG_WRITE[20].DREG|q [29] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux34~6_combout ),
	.datab(\REG_WRITE[20].DREG|q [29]),
	.datac(\REG_WRITE[28].DREG|q [29]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~7 .lut_mask = 16'hE4AA;
defparam \Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N16
cycloneive_lcell_comb \Mux34~8 (
// Equation(s):
// \Mux34~8_combout  = (\ctrl_readRegB[0]~input_o  & (\ctrl_readRegB[1]~input_o )) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\Mux34~5_combout )) # (!\ctrl_readRegB[1]~input_o  & ((\Mux34~7_combout )))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\Mux34~5_combout ),
	.datad(\Mux34~7_combout ),
	.cin(gnd),
	.combout(\Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~8 .lut_mask = 16'hD9C8;
defparam \Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneive_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[25].DREG|q [29])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[17].DREG|q [29])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [29]),
	.datac(\REG_WRITE[17].DREG|q [29]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~2 .lut_mask = 16'hEE50;
defparam \Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N10
cycloneive_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux34~2_combout  & (\REG_WRITE[29].DREG|q [29])) # (!\Mux34~2_combout  & ((\REG_WRITE[21].DREG|q [29]))))) # (!\ctrl_readRegB[2]~input_o  & (\Mux34~2_combout ))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\Mux34~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [29]),
	.datad(\REG_WRITE[21].DREG|q [29]),
	.cin(gnd),
	.combout(\Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~3 .lut_mask = 16'hE6C4;
defparam \Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N10
cycloneive_lcell_comb \Mux34~11 (
// Equation(s):
// \Mux34~11_combout  = (\Mux34~8_combout  & ((\Mux34~10_combout ) # ((!\ctrl_readRegB[0]~input_o )))) # (!\Mux34~8_combout  & (((\ctrl_readRegB[0]~input_o  & \Mux34~3_combout ))))

	.dataa(\Mux34~10_combout ),
	.datab(\Mux34~8_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\Mux34~3_combout ),
	.cin(gnd),
	.combout(\Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~11 .lut_mask = 16'hBC8C;
defparam \Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y55_N28
cycloneive_lcell_comb \Mux34~12 (
// Equation(s):
// \Mux34~12_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\REG_WRITE[6].DREG|q [29])) # (!\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[4].DREG|q [29])))))

	.dataa(\REG_WRITE[6].DREG|q [29]),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [29]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~12 .lut_mask = 16'hEE30;
defparam \Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N0
cycloneive_lcell_comb \Mux34~13 (
// Equation(s):
// \Mux34~13_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux34~12_combout  & (\REG_WRITE[7].DREG|q [29])) # (!\Mux34~12_combout  & ((\REG_WRITE[5].DREG|q [29]))))) # (!\ctrl_readRegB[0]~input_o  & (\Mux34~12_combout ))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\Mux34~12_combout ),
	.datac(\REG_WRITE[7].DREG|q [29]),
	.datad(\REG_WRITE[5].DREG|q [29]),
	.cin(gnd),
	.combout(\Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~13 .lut_mask = 16'hE6C4;
defparam \Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N22
cycloneive_lcell_comb \Mux34~14 (
// Equation(s):
// \Mux34~14_combout  = (\Mux62~4_combout  & (((\Mux34~13_combout )) # (!\Mux62~3_combout ))) # (!\Mux62~4_combout  & (\Mux62~3_combout  & (\REG_WRITE[1].DREG|q [29])))

	.dataa(\Mux62~4_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [29]),
	.datad(\Mux34~13_combout ),
	.cin(gnd),
	.combout(\Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~14 .lut_mask = 16'hEA62;
defparam \Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y56_N20
cycloneive_lcell_comb \Mux34~15 (
// Equation(s):
// \Mux34~15_combout  = (\Mux34~14_combout  & (((\REG_WRITE[3].DREG|q [29])) # (!\Mux62~2_combout ))) # (!\Mux34~14_combout  & (\Mux62~2_combout  & ((\REG_WRITE[2].DREG|q [29]))))

	.dataa(\Mux34~14_combout ),
	.datab(\Mux62~2_combout ),
	.datac(\REG_WRITE[3].DREG|q [29]),
	.datad(\REG_WRITE[2].DREG|q [29]),
	.cin(gnd),
	.combout(\Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~15 .lut_mask = 16'hE6A2;
defparam \Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N28
cycloneive_lcell_comb \Mux34~16 (
// Equation(s):
// \Mux34~16_combout  = (\Mux62~0_combout  & ((\Mux34~11_combout ) # ((\Mux62~1_combout )))) # (!\Mux62~0_combout  & (((\Mux34~15_combout  & !\Mux62~1_combout ))))

	.dataa(\Mux34~11_combout ),
	.datab(\Mux34~15_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~16 .lut_mask = 16'hF0AC;
defparam \Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N20
cycloneive_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [29]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[8].DREG|q [29]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [29]),
	.datad(\REG_WRITE[9].DREG|q [29]),
	.cin(gnd),
	.combout(\Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~0 .lut_mask = 16'hDC98;
defparam \Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N8
cycloneive_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = (\Mux34~0_combout  & (((\REG_WRITE[11].DREG|q [29]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux34~0_combout  & (\REG_WRITE[10].DREG|q [29] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux34~0_combout ),
	.datab(\REG_WRITE[10].DREG|q [29]),
	.datac(\REG_WRITE[11].DREG|q [29]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~1 .lut_mask = 16'hE4AA;
defparam \Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N8
cycloneive_lcell_comb \Mux34~17 (
// Equation(s):
// \Mux34~17_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[14].DREG|q [29]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[12].DREG|q [29] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\REG_WRITE[14].DREG|q [29]),
	.datac(\REG_WRITE[12].DREG|q [29]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~17 .lut_mask = 16'hAAD8;
defparam \Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N18
cycloneive_lcell_comb \Mux34~18 (
// Equation(s):
// \Mux34~18_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux34~17_combout  & ((\REG_WRITE[15].DREG|q [29]))) # (!\Mux34~17_combout  & (\REG_WRITE[13].DREG|q [29])))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux34~17_combout ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[13].DREG|q [29]),
	.datac(\REG_WRITE[15].DREG|q [29]),
	.datad(\Mux34~17_combout ),
	.cin(gnd),
	.combout(\Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~18 .lut_mask = 16'hF588;
defparam \Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N22
cycloneive_lcell_comb \Mux34~19 (
// Equation(s):
// \Mux34~19_combout  = (\Mux62~1_combout  & ((\Mux34~16_combout  & ((\Mux34~18_combout ))) # (!\Mux34~16_combout  & (\Mux34~1_combout )))) # (!\Mux62~1_combout  & (\Mux34~16_combout ))

	.dataa(\Mux62~1_combout ),
	.datab(\Mux34~16_combout ),
	.datac(\Mux34~1_combout ),
	.datad(\Mux34~18_combout ),
	.cin(gnd),
	.combout(\Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~19 .lut_mask = 16'hEC64;
defparam \Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N18
cycloneive_lcell_comb \Mux33~7 (
// Equation(s):
// \Mux33~7_combout  = (\ctrl_readRegB[3]~input_o  & (((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & (\REG_WRITE[23].DREG|q [30])) # (!\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[19].DREG|q [30])))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [30]),
	.datac(\REG_WRITE[19].DREG|q [30]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~7 .lut_mask = 16'hEE50;
defparam \Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N22
cycloneive_lcell_comb \Mux33~8 (
// Equation(s):
// \Mux33~8_combout  = (\Mux33~7_combout  & (((\REG_WRITE[31].DREG|q [30]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux33~7_combout  & (\REG_WRITE[27].DREG|q [30] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux33~7_combout ),
	.datab(\REG_WRITE[27].DREG|q [30]),
	.datac(\REG_WRITE[31].DREG|q [30]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~8 .lut_mask = 16'hE4AA;
defparam \Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N28
cycloneive_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[24].DREG|q [30])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[16].DREG|q [30])))))

	.dataa(\REG_WRITE[24].DREG|q [30]),
	.datab(\ctrl_readRegB[2]~input_o ),
	.datac(\REG_WRITE[16].DREG|q [30]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~4 .lut_mask = 16'hEE30;
defparam \Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y49_N22
cycloneive_lcell_comb \Mux33~5 (
// Equation(s):
// \Mux33~5_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux33~4_combout  & ((\REG_WRITE[28].DREG|q [30]))) # (!\Mux33~4_combout  & (\REG_WRITE[20].DREG|q [30])))) # (!\ctrl_readRegB[2]~input_o  & (((\Mux33~4_combout ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[20].DREG|q [30]),
	.datac(\REG_WRITE[28].DREG|q [30]),
	.datad(\Mux33~4_combout ),
	.cin(gnd),
	.combout(\Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~5 .lut_mask = 16'hF588;
defparam \Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N18
cycloneive_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[25].DREG|q [30])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[17].DREG|q [30])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [30]),
	.datac(\REG_WRITE[17].DREG|q [30]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~2 .lut_mask = 16'hEE50;
defparam \Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N14
cycloneive_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = (\ctrl_readRegB[2]~input_o  & ((\Mux33~2_combout  & (\REG_WRITE[29].DREG|q [30])) # (!\Mux33~2_combout  & ((\REG_WRITE[21].DREG|q [30]))))) # (!\ctrl_readRegB[2]~input_o  & (\Mux33~2_combout ))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\Mux33~2_combout ),
	.datac(\REG_WRITE[29].DREG|q [30]),
	.datad(\REG_WRITE[21].DREG|q [30]),
	.cin(gnd),
	.combout(\Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~3 .lut_mask = 16'hE6C4;
defparam \Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N16
cycloneive_lcell_comb \Mux33~6 (
// Equation(s):
// \Mux33~6_combout  = (\ctrl_readRegB[1]~input_o  & (((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\Mux33~3_combout ))) # (!\ctrl_readRegB[0]~input_o  & (\Mux33~5_combout ))))

	.dataa(\Mux33~5_combout ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\Mux33~3_combout ),
	.cin(gnd),
	.combout(\Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~6 .lut_mask = 16'hF2C2;
defparam \Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N2
cycloneive_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [30]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [30] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [30]),
	.datac(\REG_WRITE[18].DREG|q [30]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~0 .lut_mask = 16'hAAD8;
defparam \Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N22
cycloneive_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = (\Mux33~0_combout  & (((\REG_WRITE[30].DREG|q [30]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux33~0_combout  & (\REG_WRITE[26].DREG|q [30] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux33~0_combout ),
	.datab(\REG_WRITE[26].DREG|q [30]),
	.datac(\REG_WRITE[30].DREG|q [30]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~1 .lut_mask = 16'hE4AA;
defparam \Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N18
cycloneive_lcell_comb \Mux33~9 (
// Equation(s):
// \Mux33~9_combout  = (\Mux33~6_combout  & ((\Mux33~8_combout ) # ((!\ctrl_readRegB[1]~input_o )))) # (!\Mux33~6_combout  & (((\Mux33~1_combout  & \ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux33~8_combout ),
	.datab(\Mux33~6_combout ),
	.datac(\Mux33~1_combout ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~9 .lut_mask = 16'hB8CC;
defparam \Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N2
cycloneive_lcell_comb \Mux33~17 (
// Equation(s):
// \Mux33~17_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[13].DREG|q [30]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [30]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [30]),
	.datad(\REG_WRITE[13].DREG|q [30]),
	.cin(gnd),
	.combout(\Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~17 .lut_mask = 16'hDC98;
defparam \Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N20
cycloneive_lcell_comb \Mux33~18 (
// Equation(s):
// \Mux33~18_combout  = (\Mux33~17_combout  & (((\REG_WRITE[15].DREG|q [30])) # (!\ctrl_readRegB[1]~input_o ))) # (!\Mux33~17_combout  & (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[14].DREG|q [30]))))

	.dataa(\Mux33~17_combout ),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[15].DREG|q [30]),
	.datad(\REG_WRITE[14].DREG|q [30]),
	.cin(gnd),
	.combout(\Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~18 .lut_mask = 16'hE6A2;
defparam \Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y56_N30
cycloneive_lcell_comb \Mux33~12 (
// Equation(s):
// \Mux33~12_combout  = (\ctrl_readRegB[1]~input_o  & (\ctrl_readRegB[0]~input_o )) # (!\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [30]))) # (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[4].DREG|q [30]))))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [30]),
	.datad(\REG_WRITE[5].DREG|q [30]),
	.cin(gnd),
	.combout(\Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~12 .lut_mask = 16'hDC98;
defparam \Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N20
cycloneive_lcell_comb \Mux33~13 (
// Equation(s):
// \Mux33~13_combout  = (\Mux33~12_combout  & (((\REG_WRITE[7].DREG|q [30]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux33~12_combout  & (\REG_WRITE[6].DREG|q [30] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\Mux33~12_combout ),
	.datab(\REG_WRITE[6].DREG|q [30]),
	.datac(\REG_WRITE[7].DREG|q [30]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~13 .lut_mask = 16'hE4AA;
defparam \Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y54_N2
cycloneive_lcell_comb \Mux33~14 (
// Equation(s):
// \Mux33~14_combout  = (\Mux62~4_combout  & (((\Mux33~13_combout )) # (!\Mux62~3_combout ))) # (!\Mux62~4_combout  & (\Mux62~3_combout  & (\REG_WRITE[1].DREG|q [30])))

	.dataa(\Mux62~4_combout ),
	.datab(\Mux62~3_combout ),
	.datac(\REG_WRITE[1].DREG|q [30]),
	.datad(\Mux33~13_combout ),
	.cin(gnd),
	.combout(\Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~14 .lut_mask = 16'hEA62;
defparam \Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y54_N6
cycloneive_lcell_comb \Mux33~15 (
// Equation(s):
// \Mux33~15_combout  = (\Mux33~14_combout  & (((\REG_WRITE[3].DREG|q [30])) # (!\Mux62~2_combout ))) # (!\Mux33~14_combout  & (\Mux62~2_combout  & ((\REG_WRITE[2].DREG|q [30]))))

	.dataa(\Mux33~14_combout ),
	.datab(\Mux62~2_combout ),
	.datac(\REG_WRITE[3].DREG|q [30]),
	.datad(\REG_WRITE[2].DREG|q [30]),
	.cin(gnd),
	.combout(\Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~15 .lut_mask = 16'hE6A2;
defparam \Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N20
cycloneive_lcell_comb \Mux33~10 (
// Equation(s):
// \Mux33~10_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[10].DREG|q [30]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[8].DREG|q [30] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\REG_WRITE[10].DREG|q [30]),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[8].DREG|q [30]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~10 .lut_mask = 16'hCCB8;
defparam \Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N16
cycloneive_lcell_comb \Mux33~11 (
// Equation(s):
// \Mux33~11_combout  = (\Mux33~10_combout  & (((\REG_WRITE[11].DREG|q [30]) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux33~10_combout  & (\REG_WRITE[9].DREG|q [30] & ((\ctrl_readRegB[0]~input_o ))))

	.dataa(\REG_WRITE[9].DREG|q [30]),
	.datab(\Mux33~10_combout ),
	.datac(\REG_WRITE[11].DREG|q [30]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~11 .lut_mask = 16'hE2CC;
defparam \Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N28
cycloneive_lcell_comb \Mux33~16 (
// Equation(s):
// \Mux33~16_combout  = (\Mux62~1_combout  & (((\Mux33~11_combout ) # (\Mux62~0_combout )))) # (!\Mux62~1_combout  & (\Mux33~15_combout  & ((!\Mux62~0_combout ))))

	.dataa(\Mux33~15_combout ),
	.datab(\Mux33~11_combout ),
	.datac(\Mux62~1_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~16 .lut_mask = 16'hF0CA;
defparam \Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y51_N22
cycloneive_lcell_comb \Mux33~19 (
// Equation(s):
// \Mux33~19_combout  = (\Mux33~16_combout  & (((\Mux33~18_combout ) # (!\Mux62~0_combout )))) # (!\Mux33~16_combout  & (\Mux33~9_combout  & ((\Mux62~0_combout ))))

	.dataa(\Mux33~9_combout ),
	.datab(\Mux33~18_combout ),
	.datac(\Mux33~16_combout ),
	.datad(\Mux62~0_combout ),
	.cin(gnd),
	.combout(\Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~19 .lut_mask = 16'hCAF0;
defparam \Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N4
cycloneive_lcell_comb \Mux32~17 (
// Equation(s):
// \Mux32~17_combout  = (\ctrl_readRegB[1]~input_o  & ((\ctrl_readRegB[0]~input_o ) # ((\REG_WRITE[14].DREG|q [31])))) # (!\ctrl_readRegB[1]~input_o  & (!\ctrl_readRegB[0]~input_o  & (\REG_WRITE[12].DREG|q [31])))

	.dataa(\ctrl_readRegB[1]~input_o ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[12].DREG|q [31]),
	.datad(\REG_WRITE[14].DREG|q [31]),
	.cin(gnd),
	.combout(\Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~17 .lut_mask = 16'hBA98;
defparam \Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N30
cycloneive_lcell_comb \Mux32~18 (
// Equation(s):
// \Mux32~18_combout  = (\Mux32~17_combout  & (((\REG_WRITE[15].DREG|q [31]) # (!\ctrl_readRegB[0]~input_o )))) # (!\Mux32~17_combout  & (\REG_WRITE[13].DREG|q [31] & ((\ctrl_readRegB[0]~input_o ))))

	.dataa(\Mux32~17_combout ),
	.datab(\REG_WRITE[13].DREG|q [31]),
	.datac(\REG_WRITE[15].DREG|q [31]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~18 .lut_mask = 16'hE4AA;
defparam \Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N6
cycloneive_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = (\ctrl_readRegB[2]~input_o  & (((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & ((\ctrl_readRegB[3]~input_o  & (\REG_WRITE[25].DREG|q [31])) # (!\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[17].DREG|q [31])))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[25].DREG|q [31]),
	.datac(\REG_WRITE[17].DREG|q [31]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~2 .lut_mask = 16'hEE50;
defparam \Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N22
cycloneive_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = (\Mux32~2_combout  & (((\REG_WRITE[29].DREG|q [31]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux32~2_combout  & (\REG_WRITE[21].DREG|q [31] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux32~2_combout ),
	.datab(\REG_WRITE[21].DREG|q [31]),
	.datac(\REG_WRITE[29].DREG|q [31]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~3 .lut_mask = 16'hE4AA;
defparam \Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N14
cycloneive_lcell_comb \Mux32~9 (
// Equation(s):
// \Mux32~9_combout  = (\ctrl_readRegB[3]~input_o  & (((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & ((\ctrl_readRegB[2]~input_o  & (\REG_WRITE[23].DREG|q [31])) # (!\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[19].DREG|q [31])))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[23].DREG|q [31]),
	.datac(\REG_WRITE[19].DREG|q [31]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~9 .lut_mask = 16'hEE50;
defparam \Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N28
cycloneive_lcell_comb \Mux32~10 (
// Equation(s):
// \Mux32~10_combout  = (\Mux32~9_combout  & (((\REG_WRITE[31].DREG|q [31]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux32~9_combout  & (\REG_WRITE[27].DREG|q [31] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\Mux32~9_combout ),
	.datab(\REG_WRITE[27].DREG|q [31]),
	.datac(\REG_WRITE[31].DREG|q [31]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~10 .lut_mask = 16'hE4AA;
defparam \Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneive_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = (\ctrl_readRegB[2]~input_o  & ((\REG_WRITE[22].DREG|q [31]) # ((\ctrl_readRegB[3]~input_o )))) # (!\ctrl_readRegB[2]~input_o  & (((\REG_WRITE[18].DREG|q [31] & !\ctrl_readRegB[3]~input_o ))))

	.dataa(\ctrl_readRegB[2]~input_o ),
	.datab(\REG_WRITE[22].DREG|q [31]),
	.datac(\REG_WRITE[18].DREG|q [31]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~4 .lut_mask = 16'hAAD8;
defparam \Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N14
cycloneive_lcell_comb \Mux32~5 (
// Equation(s):
// \Mux32~5_combout  = (\Mux32~4_combout  & (((\REG_WRITE[30].DREG|q [31]) # (!\ctrl_readRegB[3]~input_o )))) # (!\Mux32~4_combout  & (\REG_WRITE[26].DREG|q [31] & ((\ctrl_readRegB[3]~input_o ))))

	.dataa(\REG_WRITE[26].DREG|q [31]),
	.datab(\Mux32~4_combout ),
	.datac(\REG_WRITE[30].DREG|q [31]),
	.datad(\ctrl_readRegB[3]~input_o ),
	.cin(gnd),
	.combout(\Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~5 .lut_mask = 16'hE2CC;
defparam \Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y49_N22
cycloneive_lcell_comb \Mux32~6 (
// Equation(s):
// \Mux32~6_combout  = (\ctrl_readRegB[3]~input_o  & ((\REG_WRITE[24].DREG|q [31]) # ((\ctrl_readRegB[2]~input_o )))) # (!\ctrl_readRegB[3]~input_o  & (((\REG_WRITE[16].DREG|q [31] & !\ctrl_readRegB[2]~input_o ))))

	.dataa(\ctrl_readRegB[3]~input_o ),
	.datab(\REG_WRITE[24].DREG|q [31]),
	.datac(\REG_WRITE[16].DREG|q [31]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~6 .lut_mask = 16'hAAD8;
defparam \Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N14
cycloneive_lcell_comb \Mux32~7 (
// Equation(s):
// \Mux32~7_combout  = (\Mux32~6_combout  & (((\REG_WRITE[28].DREG|q [31]) # (!\ctrl_readRegB[2]~input_o )))) # (!\Mux32~6_combout  & (\REG_WRITE[20].DREG|q [31] & ((\ctrl_readRegB[2]~input_o ))))

	.dataa(\Mux32~6_combout ),
	.datab(\REG_WRITE[20].DREG|q [31]),
	.datac(\REG_WRITE[28].DREG|q [31]),
	.datad(\ctrl_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~7 .lut_mask = 16'hE4AA;
defparam \Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N0
cycloneive_lcell_comb \Mux32~8 (
// Equation(s):
// \Mux32~8_combout  = (\ctrl_readRegB[0]~input_o  & (((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & ((\ctrl_readRegB[1]~input_o  & (\Mux32~5_combout )) # (!\ctrl_readRegB[1]~input_o  & ((\Mux32~7_combout )))))

	.dataa(\Mux32~5_combout ),
	.datab(\Mux32~7_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~8 .lut_mask = 16'hFA0C;
defparam \Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N10
cycloneive_lcell_comb \Mux32~11 (
// Equation(s):
// \Mux32~11_combout  = (\ctrl_readRegB[0]~input_o  & ((\Mux32~8_combout  & ((\Mux32~10_combout ))) # (!\Mux32~8_combout  & (\Mux32~3_combout )))) # (!\ctrl_readRegB[0]~input_o  & (((\Mux32~8_combout ))))

	.dataa(\Mux32~3_combout ),
	.datab(\Mux32~10_combout ),
	.datac(\ctrl_readRegB[0]~input_o ),
	.datad(\Mux32~8_combout ),
	.cin(gnd),
	.combout(\Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~11 .lut_mask = 16'hCFA0;
defparam \Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y55_N8
cycloneive_lcell_comb \Mux32~12 (
// Equation(s):
// \Mux32~12_combout  = (\ctrl_readRegB[1]~input_o  & ((\REG_WRITE[6].DREG|q [31]) # ((\ctrl_readRegB[0]~input_o )))) # (!\ctrl_readRegB[1]~input_o  & (((\REG_WRITE[4].DREG|q [31] & !\ctrl_readRegB[0]~input_o ))))

	.dataa(\REG_WRITE[6].DREG|q [31]),
	.datab(\ctrl_readRegB[1]~input_o ),
	.datac(\REG_WRITE[4].DREG|q [31]),
	.datad(\ctrl_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~12 .lut_mask = 16'hCCB8;
defparam \Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y55_N18
cycloneive_lcell_comb \Mux32~13 (
// Equation(s):
// \Mux32~13_combout  = (\Mux32~12_combout  & (((\REG_WRITE[7].DREG|q [31])) # (!\ctrl_readRegB[0]~input_o ))) # (!\Mux32~12_combout  & (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[5].DREG|q [31]))))

	.dataa(\Mux32~12_combout ),
	.datab(\ctrl_readRegB[0]~input_o ),
	.datac(\REG_WRITE[7].DREG|q [31]),
	.datad(\REG_WRITE[5].DREG|q [31]),
	.cin(gnd),
	.combout(\Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~13 .lut_mask = 16'hE6A2;
defparam \Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N4
cycloneive_lcell_comb \Mux32~14 (
// Equation(s):
// \Mux32~14_combout  = (\Mux62~3_combout  & ((\Mux62~4_combout  & (\Mux32~13_combout )) # (!\Mux62~4_combout  & ((\REG_WRITE[1].DREG|q [31]))))) # (!\Mux62~3_combout  & (((\Mux62~4_combout ))))

	.dataa(\Mux62~3_combout ),
	.datab(\Mux32~13_combout ),
	.datac(\REG_WRITE[1].DREG|q [31]),
	.datad(\Mux62~4_combout ),
	.cin(gnd),
	.combout(\Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~14 .lut_mask = 16'hDDA0;
defparam \Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y53_N28
cycloneive_lcell_comb \Mux32~15 (
// Equation(s):
// \Mux32~15_combout  = (\Mux62~2_combout  & ((\Mux32~14_combout  & ((\REG_WRITE[3].DREG|q [31]))) # (!\Mux32~14_combout  & (\REG_WRITE[2].DREG|q [31])))) # (!\Mux62~2_combout  & (((\Mux32~14_combout ))))

	.dataa(\Mux62~2_combout ),
	.datab(\REG_WRITE[2].DREG|q [31]),
	.datac(\REG_WRITE[3].DREG|q [31]),
	.datad(\Mux32~14_combout ),
	.cin(gnd),
	.combout(\Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~15 .lut_mask = 16'hF588;
defparam \Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N28
cycloneive_lcell_comb \Mux32~16 (
// Equation(s):
// \Mux32~16_combout  = (\Mux62~0_combout  & ((\Mux32~11_combout ) # ((\Mux62~1_combout )))) # (!\Mux62~0_combout  & (((\Mux32~15_combout  & !\Mux62~1_combout ))))

	.dataa(\Mux32~11_combout ),
	.datab(\Mux32~15_combout ),
	.datac(\Mux62~0_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~16 .lut_mask = 16'hF0AC;
defparam \Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N26
cycloneive_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (\ctrl_readRegB[0]~input_o  & ((\REG_WRITE[9].DREG|q [31]) # ((\ctrl_readRegB[1]~input_o )))) # (!\ctrl_readRegB[0]~input_o  & (((\REG_WRITE[8].DREG|q [31] & !\ctrl_readRegB[1]~input_o ))))

	.dataa(\ctrl_readRegB[0]~input_o ),
	.datab(\REG_WRITE[9].DREG|q [31]),
	.datac(\REG_WRITE[8].DREG|q [31]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hAAD8;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N4
cycloneive_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = (\Mux32~0_combout  & (((\REG_WRITE[11].DREG|q [31]) # (!\ctrl_readRegB[1]~input_o )))) # (!\Mux32~0_combout  & (\REG_WRITE[10].DREG|q [31] & ((\ctrl_readRegB[1]~input_o ))))

	.dataa(\REG_WRITE[10].DREG|q [31]),
	.datab(\Mux32~0_combout ),
	.datac(\REG_WRITE[11].DREG|q [31]),
	.datad(\ctrl_readRegB[1]~input_o ),
	.cin(gnd),
	.combout(\Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~1 .lut_mask = 16'hE2CC;
defparam \Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N22
cycloneive_lcell_comb \Mux32~19 (
// Equation(s):
// \Mux32~19_combout  = (\Mux32~16_combout  & ((\Mux32~18_combout ) # ((!\Mux62~1_combout )))) # (!\Mux32~16_combout  & (((\Mux32~1_combout  & \Mux62~1_combout ))))

	.dataa(\Mux32~18_combout ),
	.datab(\Mux32~16_combout ),
	.datac(\Mux32~1_combout ),
	.datad(\Mux62~1_combout ),
	.cin(gnd),
	.combout(\Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~19 .lut_mask = 16'hB8CC;
defparam \Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
